
WSN_Node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ad4  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000053c  08008be4  08008be4  00018be4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009120  08009120  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08009120  08009120  00019120  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009128  08009128  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009128  08009128  00019128  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800912c  0800912c  0001912c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08009130  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000139c  20000078  080091a8  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20001414  080091a8  00021414  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020556  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000040fa  00000000  00000000  000405f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018b8  00000000  00000000  000446f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000017d8  00000000  00000000  00045fb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001beef  00000000  00000000  00047788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c5fe  00000000  00000000  00063677  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009dfce  00000000  00000000  0007fc75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011dc43  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006e4c  00000000  00000000  0011dc98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	08008bcc 	.word	0x08008bcc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	08008bcc 	.word	0x08008bcc

08000150 <__aeabi_frsub>:
 8000150:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__addsf3>
 8000156:	bf00      	nop

08000158 <__aeabi_fsub>:
 8000158:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800015c <__addsf3>:
 800015c:	0042      	lsls	r2, r0, #1
 800015e:	bf1f      	itttt	ne
 8000160:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000164:	ea92 0f03 	teqne	r2, r3
 8000168:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800016c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000170:	d06a      	beq.n	8000248 <__addsf3+0xec>
 8000172:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000176:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800017a:	bfc1      	itttt	gt
 800017c:	18d2      	addgt	r2, r2, r3
 800017e:	4041      	eorgt	r1, r0
 8000180:	4048      	eorgt	r0, r1
 8000182:	4041      	eorgt	r1, r0
 8000184:	bfb8      	it	lt
 8000186:	425b      	neglt	r3, r3
 8000188:	2b19      	cmp	r3, #25
 800018a:	bf88      	it	hi
 800018c:	4770      	bxhi	lr
 800018e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000192:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000196:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800019a:	bf18      	it	ne
 800019c:	4240      	negne	r0, r0
 800019e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001a2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001a6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001aa:	bf18      	it	ne
 80001ac:	4249      	negne	r1, r1
 80001ae:	ea92 0f03 	teq	r2, r3
 80001b2:	d03f      	beq.n	8000234 <__addsf3+0xd8>
 80001b4:	f1a2 0201 	sub.w	r2, r2, #1
 80001b8:	fa41 fc03 	asr.w	ip, r1, r3
 80001bc:	eb10 000c 	adds.w	r0, r0, ip
 80001c0:	f1c3 0320 	rsb	r3, r3, #32
 80001c4:	fa01 f103 	lsl.w	r1, r1, r3
 80001c8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001cc:	d502      	bpl.n	80001d4 <__addsf3+0x78>
 80001ce:	4249      	negs	r1, r1
 80001d0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001d8:	d313      	bcc.n	8000202 <__addsf3+0xa6>
 80001da:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001de:	d306      	bcc.n	80001ee <__addsf3+0x92>
 80001e0:	0840      	lsrs	r0, r0, #1
 80001e2:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e6:	f102 0201 	add.w	r2, r2, #1
 80001ea:	2afe      	cmp	r2, #254	; 0xfe
 80001ec:	d251      	bcs.n	8000292 <__addsf3+0x136>
 80001ee:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001f2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f6:	bf08      	it	eq
 80001f8:	f020 0001 	biceq.w	r0, r0, #1
 80001fc:	ea40 0003 	orr.w	r0, r0, r3
 8000200:	4770      	bx	lr
 8000202:	0049      	lsls	r1, r1, #1
 8000204:	eb40 0000 	adc.w	r0, r0, r0
 8000208:	3a01      	subs	r2, #1
 800020a:	bf28      	it	cs
 800020c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000210:	d2ed      	bcs.n	80001ee <__addsf3+0x92>
 8000212:	fab0 fc80 	clz	ip, r0
 8000216:	f1ac 0c08 	sub.w	ip, ip, #8
 800021a:	ebb2 020c 	subs.w	r2, r2, ip
 800021e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000222:	bfaa      	itet	ge
 8000224:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000228:	4252      	neglt	r2, r2
 800022a:	4318      	orrge	r0, r3
 800022c:	bfbc      	itt	lt
 800022e:	40d0      	lsrlt	r0, r2
 8000230:	4318      	orrlt	r0, r3
 8000232:	4770      	bx	lr
 8000234:	f092 0f00 	teq	r2, #0
 8000238:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 800023c:	bf06      	itte	eq
 800023e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000242:	3201      	addeq	r2, #1
 8000244:	3b01      	subne	r3, #1
 8000246:	e7b5      	b.n	80001b4 <__addsf3+0x58>
 8000248:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800024c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000250:	bf18      	it	ne
 8000252:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000256:	d021      	beq.n	800029c <__addsf3+0x140>
 8000258:	ea92 0f03 	teq	r2, r3
 800025c:	d004      	beq.n	8000268 <__addsf3+0x10c>
 800025e:	f092 0f00 	teq	r2, #0
 8000262:	bf08      	it	eq
 8000264:	4608      	moveq	r0, r1
 8000266:	4770      	bx	lr
 8000268:	ea90 0f01 	teq	r0, r1
 800026c:	bf1c      	itt	ne
 800026e:	2000      	movne	r0, #0
 8000270:	4770      	bxne	lr
 8000272:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000276:	d104      	bne.n	8000282 <__addsf3+0x126>
 8000278:	0040      	lsls	r0, r0, #1
 800027a:	bf28      	it	cs
 800027c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000280:	4770      	bx	lr
 8000282:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000286:	bf3c      	itt	cc
 8000288:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 800028c:	4770      	bxcc	lr
 800028e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000292:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000296:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800029a:	4770      	bx	lr
 800029c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002a0:	bf16      	itet	ne
 80002a2:	4608      	movne	r0, r1
 80002a4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a8:	4601      	movne	r1, r0
 80002aa:	0242      	lsls	r2, r0, #9
 80002ac:	bf06      	itte	eq
 80002ae:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002b2:	ea90 0f01 	teqeq	r0, r1
 80002b6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002ba:	4770      	bx	lr

080002bc <__aeabi_ui2f>:
 80002bc:	f04f 0300 	mov.w	r3, #0
 80002c0:	e004      	b.n	80002cc <__aeabi_i2f+0x8>
 80002c2:	bf00      	nop

080002c4 <__aeabi_i2f>:
 80002c4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002c8:	bf48      	it	mi
 80002ca:	4240      	negmi	r0, r0
 80002cc:	ea5f 0c00 	movs.w	ip, r0
 80002d0:	bf08      	it	eq
 80002d2:	4770      	bxeq	lr
 80002d4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002d8:	4601      	mov	r1, r0
 80002da:	f04f 0000 	mov.w	r0, #0
 80002de:	e01c      	b.n	800031a <__aeabi_l2f+0x2a>

080002e0 <__aeabi_ul2f>:
 80002e0:	ea50 0201 	orrs.w	r2, r0, r1
 80002e4:	bf08      	it	eq
 80002e6:	4770      	bxeq	lr
 80002e8:	f04f 0300 	mov.w	r3, #0
 80002ec:	e00a      	b.n	8000304 <__aeabi_l2f+0x14>
 80002ee:	bf00      	nop

080002f0 <__aeabi_l2f>:
 80002f0:	ea50 0201 	orrs.w	r2, r0, r1
 80002f4:	bf08      	it	eq
 80002f6:	4770      	bxeq	lr
 80002f8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80002fc:	d502      	bpl.n	8000304 <__aeabi_l2f+0x14>
 80002fe:	4240      	negs	r0, r0
 8000300:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000304:	ea5f 0c01 	movs.w	ip, r1
 8000308:	bf02      	ittt	eq
 800030a:	4684      	moveq	ip, r0
 800030c:	4601      	moveq	r1, r0
 800030e:	2000      	moveq	r0, #0
 8000310:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000314:	bf08      	it	eq
 8000316:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800031a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800031e:	fabc f28c 	clz	r2, ip
 8000322:	3a08      	subs	r2, #8
 8000324:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000328:	db10      	blt.n	800034c <__aeabi_l2f+0x5c>
 800032a:	fa01 fc02 	lsl.w	ip, r1, r2
 800032e:	4463      	add	r3, ip
 8000330:	fa00 fc02 	lsl.w	ip, r0, r2
 8000334:	f1c2 0220 	rsb	r2, r2, #32
 8000338:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800033c:	fa20 f202 	lsr.w	r2, r0, r2
 8000340:	eb43 0002 	adc.w	r0, r3, r2
 8000344:	bf08      	it	eq
 8000346:	f020 0001 	biceq.w	r0, r0, #1
 800034a:	4770      	bx	lr
 800034c:	f102 0220 	add.w	r2, r2, #32
 8000350:	fa01 fc02 	lsl.w	ip, r1, r2
 8000354:	f1c2 0220 	rsb	r2, r2, #32
 8000358:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800035c:	fa21 f202 	lsr.w	r2, r1, r2
 8000360:	eb43 0002 	adc.w	r0, r3, r2
 8000364:	bf08      	it	eq
 8000366:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800036a:	4770      	bx	lr

0800036c <__aeabi_fmul>:
 800036c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000370:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000374:	bf1e      	ittt	ne
 8000376:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800037a:	ea92 0f0c 	teqne	r2, ip
 800037e:	ea93 0f0c 	teqne	r3, ip
 8000382:	d06f      	beq.n	8000464 <__aeabi_fmul+0xf8>
 8000384:	441a      	add	r2, r3
 8000386:	ea80 0c01 	eor.w	ip, r0, r1
 800038a:	0240      	lsls	r0, r0, #9
 800038c:	bf18      	it	ne
 800038e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000392:	d01e      	beq.n	80003d2 <__aeabi_fmul+0x66>
 8000394:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000398:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800039c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003a0:	fba0 3101 	umull	r3, r1, r0, r1
 80003a4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003a8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003ac:	bf3e      	ittt	cc
 80003ae:	0049      	lslcc	r1, r1, #1
 80003b0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b4:	005b      	lslcc	r3, r3, #1
 80003b6:	ea40 0001 	orr.w	r0, r0, r1
 80003ba:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003be:	2afd      	cmp	r2, #253	; 0xfd
 80003c0:	d81d      	bhi.n	80003fe <__aeabi_fmul+0x92>
 80003c2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003c6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003ca:	bf08      	it	eq
 80003cc:	f020 0001 	biceq.w	r0, r0, #1
 80003d0:	4770      	bx	lr
 80003d2:	f090 0f00 	teq	r0, #0
 80003d6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003da:	bf08      	it	eq
 80003dc:	0249      	lsleq	r1, r1, #9
 80003de:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003e2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e6:	3a7f      	subs	r2, #127	; 0x7f
 80003e8:	bfc2      	ittt	gt
 80003ea:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003ee:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003f2:	4770      	bxgt	lr
 80003f4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003f8:	f04f 0300 	mov.w	r3, #0
 80003fc:	3a01      	subs	r2, #1
 80003fe:	dc5d      	bgt.n	80004bc <__aeabi_fmul+0x150>
 8000400:	f112 0f19 	cmn.w	r2, #25
 8000404:	bfdc      	itt	le
 8000406:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800040a:	4770      	bxle	lr
 800040c:	f1c2 0200 	rsb	r2, r2, #0
 8000410:	0041      	lsls	r1, r0, #1
 8000412:	fa21 f102 	lsr.w	r1, r1, r2
 8000416:	f1c2 0220 	rsb	r2, r2, #32
 800041a:	fa00 fc02 	lsl.w	ip, r0, r2
 800041e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000422:	f140 0000 	adc.w	r0, r0, #0
 8000426:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800042a:	bf08      	it	eq
 800042c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000430:	4770      	bx	lr
 8000432:	f092 0f00 	teq	r2, #0
 8000436:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800043a:	bf02      	ittt	eq
 800043c:	0040      	lsleq	r0, r0, #1
 800043e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000442:	3a01      	subeq	r2, #1
 8000444:	d0f9      	beq.n	800043a <__aeabi_fmul+0xce>
 8000446:	ea40 000c 	orr.w	r0, r0, ip
 800044a:	f093 0f00 	teq	r3, #0
 800044e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000452:	bf02      	ittt	eq
 8000454:	0049      	lsleq	r1, r1, #1
 8000456:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800045a:	3b01      	subeq	r3, #1
 800045c:	d0f9      	beq.n	8000452 <__aeabi_fmul+0xe6>
 800045e:	ea41 010c 	orr.w	r1, r1, ip
 8000462:	e78f      	b.n	8000384 <__aeabi_fmul+0x18>
 8000464:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000468:	ea92 0f0c 	teq	r2, ip
 800046c:	bf18      	it	ne
 800046e:	ea93 0f0c 	teqne	r3, ip
 8000472:	d00a      	beq.n	800048a <__aeabi_fmul+0x11e>
 8000474:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000478:	bf18      	it	ne
 800047a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800047e:	d1d8      	bne.n	8000432 <__aeabi_fmul+0xc6>
 8000480:	ea80 0001 	eor.w	r0, r0, r1
 8000484:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000488:	4770      	bx	lr
 800048a:	f090 0f00 	teq	r0, #0
 800048e:	bf17      	itett	ne
 8000490:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000494:	4608      	moveq	r0, r1
 8000496:	f091 0f00 	teqne	r1, #0
 800049a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800049e:	d014      	beq.n	80004ca <__aeabi_fmul+0x15e>
 80004a0:	ea92 0f0c 	teq	r2, ip
 80004a4:	d101      	bne.n	80004aa <__aeabi_fmul+0x13e>
 80004a6:	0242      	lsls	r2, r0, #9
 80004a8:	d10f      	bne.n	80004ca <__aeabi_fmul+0x15e>
 80004aa:	ea93 0f0c 	teq	r3, ip
 80004ae:	d103      	bne.n	80004b8 <__aeabi_fmul+0x14c>
 80004b0:	024b      	lsls	r3, r1, #9
 80004b2:	bf18      	it	ne
 80004b4:	4608      	movne	r0, r1
 80004b6:	d108      	bne.n	80004ca <__aeabi_fmul+0x15e>
 80004b8:	ea80 0001 	eor.w	r0, r0, r1
 80004bc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004c0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004c4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004c8:	4770      	bx	lr
 80004ca:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004ce:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004d2:	4770      	bx	lr

080004d4 <__aeabi_fdiv>:
 80004d4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004dc:	bf1e      	ittt	ne
 80004de:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004e2:	ea92 0f0c 	teqne	r2, ip
 80004e6:	ea93 0f0c 	teqne	r3, ip
 80004ea:	d069      	beq.n	80005c0 <__aeabi_fdiv+0xec>
 80004ec:	eba2 0203 	sub.w	r2, r2, r3
 80004f0:	ea80 0c01 	eor.w	ip, r0, r1
 80004f4:	0249      	lsls	r1, r1, #9
 80004f6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004fa:	d037      	beq.n	800056c <__aeabi_fdiv+0x98>
 80004fc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000500:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000504:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000508:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800050c:	428b      	cmp	r3, r1
 800050e:	bf38      	it	cc
 8000510:	005b      	lslcc	r3, r3, #1
 8000512:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000516:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800051a:	428b      	cmp	r3, r1
 800051c:	bf24      	itt	cs
 800051e:	1a5b      	subcs	r3, r3, r1
 8000520:	ea40 000c 	orrcs.w	r0, r0, ip
 8000524:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000528:	bf24      	itt	cs
 800052a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000532:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000536:	bf24      	itt	cs
 8000538:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800053c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000540:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000544:	bf24      	itt	cs
 8000546:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800054a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054e:	011b      	lsls	r3, r3, #4
 8000550:	bf18      	it	ne
 8000552:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000556:	d1e0      	bne.n	800051a <__aeabi_fdiv+0x46>
 8000558:	2afd      	cmp	r2, #253	; 0xfd
 800055a:	f63f af50 	bhi.w	80003fe <__aeabi_fmul+0x92>
 800055e:	428b      	cmp	r3, r1
 8000560:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000564:	bf08      	it	eq
 8000566:	f020 0001 	biceq.w	r0, r0, #1
 800056a:	4770      	bx	lr
 800056c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000570:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000574:	327f      	adds	r2, #127	; 0x7f
 8000576:	bfc2      	ittt	gt
 8000578:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800057c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000580:	4770      	bxgt	lr
 8000582:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000586:	f04f 0300 	mov.w	r3, #0
 800058a:	3a01      	subs	r2, #1
 800058c:	e737      	b.n	80003fe <__aeabi_fmul+0x92>
 800058e:	f092 0f00 	teq	r2, #0
 8000592:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000596:	bf02      	ittt	eq
 8000598:	0040      	lsleq	r0, r0, #1
 800059a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800059e:	3a01      	subeq	r2, #1
 80005a0:	d0f9      	beq.n	8000596 <__aeabi_fdiv+0xc2>
 80005a2:	ea40 000c 	orr.w	r0, r0, ip
 80005a6:	f093 0f00 	teq	r3, #0
 80005aa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005ae:	bf02      	ittt	eq
 80005b0:	0049      	lsleq	r1, r1, #1
 80005b2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005b6:	3b01      	subeq	r3, #1
 80005b8:	d0f9      	beq.n	80005ae <__aeabi_fdiv+0xda>
 80005ba:	ea41 010c 	orr.w	r1, r1, ip
 80005be:	e795      	b.n	80004ec <__aeabi_fdiv+0x18>
 80005c0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c4:	ea92 0f0c 	teq	r2, ip
 80005c8:	d108      	bne.n	80005dc <__aeabi_fdiv+0x108>
 80005ca:	0242      	lsls	r2, r0, #9
 80005cc:	f47f af7d 	bne.w	80004ca <__aeabi_fmul+0x15e>
 80005d0:	ea93 0f0c 	teq	r3, ip
 80005d4:	f47f af70 	bne.w	80004b8 <__aeabi_fmul+0x14c>
 80005d8:	4608      	mov	r0, r1
 80005da:	e776      	b.n	80004ca <__aeabi_fmul+0x15e>
 80005dc:	ea93 0f0c 	teq	r3, ip
 80005e0:	d104      	bne.n	80005ec <__aeabi_fdiv+0x118>
 80005e2:	024b      	lsls	r3, r1, #9
 80005e4:	f43f af4c 	beq.w	8000480 <__aeabi_fmul+0x114>
 80005e8:	4608      	mov	r0, r1
 80005ea:	e76e      	b.n	80004ca <__aeabi_fmul+0x15e>
 80005ec:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005f0:	bf18      	it	ne
 80005f2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80005f6:	d1ca      	bne.n	800058e <__aeabi_fdiv+0xba>
 80005f8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80005fc:	f47f af5c 	bne.w	80004b8 <__aeabi_fmul+0x14c>
 8000600:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000604:	f47f af3c 	bne.w	8000480 <__aeabi_fmul+0x114>
 8000608:	e75f      	b.n	80004ca <__aeabi_fmul+0x15e>
 800060a:	bf00      	nop

0800060c <__aeabi_f2uiz>:
 800060c:	0042      	lsls	r2, r0, #1
 800060e:	d20e      	bcs.n	800062e <__aeabi_f2uiz+0x22>
 8000610:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000614:	d30b      	bcc.n	800062e <__aeabi_f2uiz+0x22>
 8000616:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800061a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800061e:	d409      	bmi.n	8000634 <__aeabi_f2uiz+0x28>
 8000620:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000624:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000628:	fa23 f002 	lsr.w	r0, r3, r2
 800062c:	4770      	bx	lr
 800062e:	f04f 0000 	mov.w	r0, #0
 8000632:	4770      	bx	lr
 8000634:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000638:	d101      	bne.n	800063e <__aeabi_f2uiz+0x32>
 800063a:	0242      	lsls	r2, r0, #9
 800063c:	d102      	bne.n	8000644 <__aeabi_f2uiz+0x38>
 800063e:	f04f 30ff 	mov.w	r0, #4294967295
 8000642:	4770      	bx	lr
 8000644:	f04f 0000 	mov.w	r0, #0
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop

0800064c <__aeabi_uldivmod>:
 800064c:	b953      	cbnz	r3, 8000664 <__aeabi_uldivmod+0x18>
 800064e:	b94a      	cbnz	r2, 8000664 <__aeabi_uldivmod+0x18>
 8000650:	2900      	cmp	r1, #0
 8000652:	bf08      	it	eq
 8000654:	2800      	cmpeq	r0, #0
 8000656:	bf1c      	itt	ne
 8000658:	f04f 31ff 	movne.w	r1, #4294967295
 800065c:	f04f 30ff 	movne.w	r0, #4294967295
 8000660:	f000 b96e 	b.w	8000940 <__aeabi_idiv0>
 8000664:	f1ad 0c08 	sub.w	ip, sp, #8
 8000668:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800066c:	f000 f806 	bl	800067c <__udivmoddi4>
 8000670:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000674:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000678:	b004      	add	sp, #16
 800067a:	4770      	bx	lr

0800067c <__udivmoddi4>:
 800067c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000680:	9e08      	ldr	r6, [sp, #32]
 8000682:	460d      	mov	r5, r1
 8000684:	4604      	mov	r4, r0
 8000686:	468e      	mov	lr, r1
 8000688:	2b00      	cmp	r3, #0
 800068a:	f040 8083 	bne.w	8000794 <__udivmoddi4+0x118>
 800068e:	428a      	cmp	r2, r1
 8000690:	4617      	mov	r7, r2
 8000692:	d947      	bls.n	8000724 <__udivmoddi4+0xa8>
 8000694:	fab2 f382 	clz	r3, r2
 8000698:	b14b      	cbz	r3, 80006ae <__udivmoddi4+0x32>
 800069a:	f1c3 0120 	rsb	r1, r3, #32
 800069e:	fa05 fe03 	lsl.w	lr, r5, r3
 80006a2:	fa20 f101 	lsr.w	r1, r0, r1
 80006a6:	409f      	lsls	r7, r3
 80006a8:	ea41 0e0e 	orr.w	lr, r1, lr
 80006ac:	409c      	lsls	r4, r3
 80006ae:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80006b2:	fbbe fcf8 	udiv	ip, lr, r8
 80006b6:	fa1f f987 	uxth.w	r9, r7
 80006ba:	fb08 e21c 	mls	r2, r8, ip, lr
 80006be:	fb0c f009 	mul.w	r0, ip, r9
 80006c2:	0c21      	lsrs	r1, r4, #16
 80006c4:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 80006c8:	4290      	cmp	r0, r2
 80006ca:	d90a      	bls.n	80006e2 <__udivmoddi4+0x66>
 80006cc:	18ba      	adds	r2, r7, r2
 80006ce:	f10c 31ff 	add.w	r1, ip, #4294967295
 80006d2:	f080 8118 	bcs.w	8000906 <__udivmoddi4+0x28a>
 80006d6:	4290      	cmp	r0, r2
 80006d8:	f240 8115 	bls.w	8000906 <__udivmoddi4+0x28a>
 80006dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006e0:	443a      	add	r2, r7
 80006e2:	1a12      	subs	r2, r2, r0
 80006e4:	fbb2 f0f8 	udiv	r0, r2, r8
 80006e8:	fb08 2210 	mls	r2, r8, r0, r2
 80006ec:	fb00 f109 	mul.w	r1, r0, r9
 80006f0:	b2a4      	uxth	r4, r4
 80006f2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80006f6:	42a1      	cmp	r1, r4
 80006f8:	d909      	bls.n	800070e <__udivmoddi4+0x92>
 80006fa:	193c      	adds	r4, r7, r4
 80006fc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000700:	f080 8103 	bcs.w	800090a <__udivmoddi4+0x28e>
 8000704:	42a1      	cmp	r1, r4
 8000706:	f240 8100 	bls.w	800090a <__udivmoddi4+0x28e>
 800070a:	3802      	subs	r0, #2
 800070c:	443c      	add	r4, r7
 800070e:	1a64      	subs	r4, r4, r1
 8000710:	2100      	movs	r1, #0
 8000712:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000716:	b11e      	cbz	r6, 8000720 <__udivmoddi4+0xa4>
 8000718:	2200      	movs	r2, #0
 800071a:	40dc      	lsrs	r4, r3
 800071c:	e9c6 4200 	strd	r4, r2, [r6]
 8000720:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000724:	b902      	cbnz	r2, 8000728 <__udivmoddi4+0xac>
 8000726:	deff      	udf	#255	; 0xff
 8000728:	fab2 f382 	clz	r3, r2
 800072c:	2b00      	cmp	r3, #0
 800072e:	d14f      	bne.n	80007d0 <__udivmoddi4+0x154>
 8000730:	1a8d      	subs	r5, r1, r2
 8000732:	2101      	movs	r1, #1
 8000734:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000738:	fa1f f882 	uxth.w	r8, r2
 800073c:	fbb5 fcfe 	udiv	ip, r5, lr
 8000740:	fb0e 551c 	mls	r5, lr, ip, r5
 8000744:	fb08 f00c 	mul.w	r0, r8, ip
 8000748:	0c22      	lsrs	r2, r4, #16
 800074a:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 800074e:	42a8      	cmp	r0, r5
 8000750:	d907      	bls.n	8000762 <__udivmoddi4+0xe6>
 8000752:	197d      	adds	r5, r7, r5
 8000754:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000758:	d202      	bcs.n	8000760 <__udivmoddi4+0xe4>
 800075a:	42a8      	cmp	r0, r5
 800075c:	f200 80e9 	bhi.w	8000932 <__udivmoddi4+0x2b6>
 8000760:	4694      	mov	ip, r2
 8000762:	1a2d      	subs	r5, r5, r0
 8000764:	fbb5 f0fe 	udiv	r0, r5, lr
 8000768:	fb0e 5510 	mls	r5, lr, r0, r5
 800076c:	fb08 f800 	mul.w	r8, r8, r0
 8000770:	b2a4      	uxth	r4, r4
 8000772:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000776:	45a0      	cmp	r8, r4
 8000778:	d907      	bls.n	800078a <__udivmoddi4+0x10e>
 800077a:	193c      	adds	r4, r7, r4
 800077c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000780:	d202      	bcs.n	8000788 <__udivmoddi4+0x10c>
 8000782:	45a0      	cmp	r8, r4
 8000784:	f200 80d9 	bhi.w	800093a <__udivmoddi4+0x2be>
 8000788:	4610      	mov	r0, r2
 800078a:	eba4 0408 	sub.w	r4, r4, r8
 800078e:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000792:	e7c0      	b.n	8000716 <__udivmoddi4+0x9a>
 8000794:	428b      	cmp	r3, r1
 8000796:	d908      	bls.n	80007aa <__udivmoddi4+0x12e>
 8000798:	2e00      	cmp	r6, #0
 800079a:	f000 80b1 	beq.w	8000900 <__udivmoddi4+0x284>
 800079e:	2100      	movs	r1, #0
 80007a0:	e9c6 0500 	strd	r0, r5, [r6]
 80007a4:	4608      	mov	r0, r1
 80007a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007aa:	fab3 f183 	clz	r1, r3
 80007ae:	2900      	cmp	r1, #0
 80007b0:	d14b      	bne.n	800084a <__udivmoddi4+0x1ce>
 80007b2:	42ab      	cmp	r3, r5
 80007b4:	d302      	bcc.n	80007bc <__udivmoddi4+0x140>
 80007b6:	4282      	cmp	r2, r0
 80007b8:	f200 80b9 	bhi.w	800092e <__udivmoddi4+0x2b2>
 80007bc:	1a84      	subs	r4, r0, r2
 80007be:	eb65 0303 	sbc.w	r3, r5, r3
 80007c2:	2001      	movs	r0, #1
 80007c4:	469e      	mov	lr, r3
 80007c6:	2e00      	cmp	r6, #0
 80007c8:	d0aa      	beq.n	8000720 <__udivmoddi4+0xa4>
 80007ca:	e9c6 4e00 	strd	r4, lr, [r6]
 80007ce:	e7a7      	b.n	8000720 <__udivmoddi4+0xa4>
 80007d0:	409f      	lsls	r7, r3
 80007d2:	f1c3 0220 	rsb	r2, r3, #32
 80007d6:	40d1      	lsrs	r1, r2
 80007d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007dc:	fbb1 f0fe 	udiv	r0, r1, lr
 80007e0:	fa1f f887 	uxth.w	r8, r7
 80007e4:	fb0e 1110 	mls	r1, lr, r0, r1
 80007e8:	fa24 f202 	lsr.w	r2, r4, r2
 80007ec:	409d      	lsls	r5, r3
 80007ee:	fb00 fc08 	mul.w	ip, r0, r8
 80007f2:	432a      	orrs	r2, r5
 80007f4:	0c15      	lsrs	r5, r2, #16
 80007f6:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 80007fa:	45ac      	cmp	ip, r5
 80007fc:	fa04 f403 	lsl.w	r4, r4, r3
 8000800:	d909      	bls.n	8000816 <__udivmoddi4+0x19a>
 8000802:	197d      	adds	r5, r7, r5
 8000804:	f100 31ff 	add.w	r1, r0, #4294967295
 8000808:	f080 808f 	bcs.w	800092a <__udivmoddi4+0x2ae>
 800080c:	45ac      	cmp	ip, r5
 800080e:	f240 808c 	bls.w	800092a <__udivmoddi4+0x2ae>
 8000812:	3802      	subs	r0, #2
 8000814:	443d      	add	r5, r7
 8000816:	eba5 050c 	sub.w	r5, r5, ip
 800081a:	fbb5 f1fe 	udiv	r1, r5, lr
 800081e:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000822:	fb01 f908 	mul.w	r9, r1, r8
 8000826:	b295      	uxth	r5, r2
 8000828:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800082c:	45a9      	cmp	r9, r5
 800082e:	d907      	bls.n	8000840 <__udivmoddi4+0x1c4>
 8000830:	197d      	adds	r5, r7, r5
 8000832:	f101 32ff 	add.w	r2, r1, #4294967295
 8000836:	d274      	bcs.n	8000922 <__udivmoddi4+0x2a6>
 8000838:	45a9      	cmp	r9, r5
 800083a:	d972      	bls.n	8000922 <__udivmoddi4+0x2a6>
 800083c:	3902      	subs	r1, #2
 800083e:	443d      	add	r5, r7
 8000840:	eba5 0509 	sub.w	r5, r5, r9
 8000844:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000848:	e778      	b.n	800073c <__udivmoddi4+0xc0>
 800084a:	f1c1 0720 	rsb	r7, r1, #32
 800084e:	408b      	lsls	r3, r1
 8000850:	fa22 fc07 	lsr.w	ip, r2, r7
 8000854:	ea4c 0c03 	orr.w	ip, ip, r3
 8000858:	fa25 f407 	lsr.w	r4, r5, r7
 800085c:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000860:	fbb4 f9fe 	udiv	r9, r4, lr
 8000864:	fa1f f88c 	uxth.w	r8, ip
 8000868:	fb0e 4419 	mls	r4, lr, r9, r4
 800086c:	fa20 f307 	lsr.w	r3, r0, r7
 8000870:	fb09 fa08 	mul.w	sl, r9, r8
 8000874:	408d      	lsls	r5, r1
 8000876:	431d      	orrs	r5, r3
 8000878:	0c2b      	lsrs	r3, r5, #16
 800087a:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800087e:	45a2      	cmp	sl, r4
 8000880:	fa02 f201 	lsl.w	r2, r2, r1
 8000884:	fa00 f301 	lsl.w	r3, r0, r1
 8000888:	d909      	bls.n	800089e <__udivmoddi4+0x222>
 800088a:	eb1c 0404 	adds.w	r4, ip, r4
 800088e:	f109 30ff 	add.w	r0, r9, #4294967295
 8000892:	d248      	bcs.n	8000926 <__udivmoddi4+0x2aa>
 8000894:	45a2      	cmp	sl, r4
 8000896:	d946      	bls.n	8000926 <__udivmoddi4+0x2aa>
 8000898:	f1a9 0902 	sub.w	r9, r9, #2
 800089c:	4464      	add	r4, ip
 800089e:	eba4 040a 	sub.w	r4, r4, sl
 80008a2:	fbb4 f0fe 	udiv	r0, r4, lr
 80008a6:	fb0e 4410 	mls	r4, lr, r0, r4
 80008aa:	fb00 fa08 	mul.w	sl, r0, r8
 80008ae:	b2ad      	uxth	r5, r5
 80008b0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80008b4:	45a2      	cmp	sl, r4
 80008b6:	d908      	bls.n	80008ca <__udivmoddi4+0x24e>
 80008b8:	eb1c 0404 	adds.w	r4, ip, r4
 80008bc:	f100 35ff 	add.w	r5, r0, #4294967295
 80008c0:	d22d      	bcs.n	800091e <__udivmoddi4+0x2a2>
 80008c2:	45a2      	cmp	sl, r4
 80008c4:	d92b      	bls.n	800091e <__udivmoddi4+0x2a2>
 80008c6:	3802      	subs	r0, #2
 80008c8:	4464      	add	r4, ip
 80008ca:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80008ce:	fba0 8902 	umull	r8, r9, r0, r2
 80008d2:	eba4 040a 	sub.w	r4, r4, sl
 80008d6:	454c      	cmp	r4, r9
 80008d8:	46c6      	mov	lr, r8
 80008da:	464d      	mov	r5, r9
 80008dc:	d319      	bcc.n	8000912 <__udivmoddi4+0x296>
 80008de:	d016      	beq.n	800090e <__udivmoddi4+0x292>
 80008e0:	b15e      	cbz	r6, 80008fa <__udivmoddi4+0x27e>
 80008e2:	ebb3 020e 	subs.w	r2, r3, lr
 80008e6:	eb64 0405 	sbc.w	r4, r4, r5
 80008ea:	fa04 f707 	lsl.w	r7, r4, r7
 80008ee:	fa22 f301 	lsr.w	r3, r2, r1
 80008f2:	431f      	orrs	r7, r3
 80008f4:	40cc      	lsrs	r4, r1
 80008f6:	e9c6 7400 	strd	r7, r4, [r6]
 80008fa:	2100      	movs	r1, #0
 80008fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000900:	4631      	mov	r1, r6
 8000902:	4630      	mov	r0, r6
 8000904:	e70c      	b.n	8000720 <__udivmoddi4+0xa4>
 8000906:	468c      	mov	ip, r1
 8000908:	e6eb      	b.n	80006e2 <__udivmoddi4+0x66>
 800090a:	4610      	mov	r0, r2
 800090c:	e6ff      	b.n	800070e <__udivmoddi4+0x92>
 800090e:	4543      	cmp	r3, r8
 8000910:	d2e6      	bcs.n	80008e0 <__udivmoddi4+0x264>
 8000912:	ebb8 0e02 	subs.w	lr, r8, r2
 8000916:	eb69 050c 	sbc.w	r5, r9, ip
 800091a:	3801      	subs	r0, #1
 800091c:	e7e0      	b.n	80008e0 <__udivmoddi4+0x264>
 800091e:	4628      	mov	r0, r5
 8000920:	e7d3      	b.n	80008ca <__udivmoddi4+0x24e>
 8000922:	4611      	mov	r1, r2
 8000924:	e78c      	b.n	8000840 <__udivmoddi4+0x1c4>
 8000926:	4681      	mov	r9, r0
 8000928:	e7b9      	b.n	800089e <__udivmoddi4+0x222>
 800092a:	4608      	mov	r0, r1
 800092c:	e773      	b.n	8000816 <__udivmoddi4+0x19a>
 800092e:	4608      	mov	r0, r1
 8000930:	e749      	b.n	80007c6 <__udivmoddi4+0x14a>
 8000932:	f1ac 0c02 	sub.w	ip, ip, #2
 8000936:	443d      	add	r5, r7
 8000938:	e713      	b.n	8000762 <__udivmoddi4+0xe6>
 800093a:	3802      	subs	r0, #2
 800093c:	443c      	add	r4, r7
 800093e:	e724      	b.n	800078a <__udivmoddi4+0x10e>

08000940 <__aeabi_idiv0>:
 8000940:	4770      	bx	lr
 8000942:	bf00      	nop

08000944 <aht10_init>:




void aht10_init(I2C_HandleTypeDef *i2c, uint8_t i2c_addr)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b086      	sub	sp, #24
 8000948:	af02      	add	r7, sp, #8
 800094a:	6078      	str	r0, [r7, #4]
 800094c:	460b      	mov	r3, r1
 800094e:	70fb      	strb	r3, [r7, #3]
	uint8_t init_cmd[3] = {0xAC, 0x33, 0x00}; //init, data0, data1
 8000950:	4a0c      	ldr	r2, [pc, #48]	; (8000984 <aht10_init+0x40>)
 8000952:	f107 030c 	add.w	r3, r7, #12
 8000956:	6812      	ldr	r2, [r2, #0]
 8000958:	4611      	mov	r1, r2
 800095a:	8019      	strh	r1, [r3, #0]
 800095c:	3302      	adds	r3, #2
 800095e:	0c12      	lsrs	r2, r2, #16
 8000960:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit(i2c, i2c_addr, init_cmd, sizeof(init_cmd), 100);
 8000962:	78fb      	ldrb	r3, [r7, #3]
 8000964:	b299      	uxth	r1, r3
 8000966:	f107 020c 	add.w	r2, r7, #12
 800096a:	2364      	movs	r3, #100	; 0x64
 800096c:	9300      	str	r3, [sp, #0]
 800096e:	2303      	movs	r3, #3
 8000970:	6878      	ldr	r0, [r7, #4]
 8000972:	f002 fc61 	bl	8003238 <HAL_I2C_Master_Transmit>
	HAL_Delay(80);
 8000976:	2050      	movs	r0, #80	; 0x50
 8000978:	f001 fe50 	bl	800261c <HAL_Delay>
}
 800097c:	bf00      	nop
 800097e:	3710      	adds	r7, #16
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}
 8000984:	08008be4 	.word	0x08008be4

08000988 <aht10_get_data>:

int aht10_get_data(I2C_HandleTypeDef *i2c, uint8_t i2c_addr, sensor_typedef *m_sensor)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b08a      	sub	sp, #40	; 0x28
 800098c:	af02      	add	r7, sp, #8
 800098e:	60f8      	str	r0, [r7, #12]
 8000990:	460b      	mov	r3, r1
 8000992:	607a      	str	r2, [r7, #4]
 8000994:	72fb      	strb	r3, [r7, #11]
	uint8_t receive_buff[6] = {0};
 8000996:	2300      	movs	r3, #0
 8000998:	613b      	str	r3, [r7, #16]
 800099a:	2300      	movs	r3, #0
 800099c:	82bb      	strh	r3, [r7, #20]
	uint32_t raw_RH;
	uint32_t raw_temp;

	aht10_init(i2c, i2c_addr);
 800099e:	7afb      	ldrb	r3, [r7, #11]
 80009a0:	4619      	mov	r1, r3
 80009a2:	68f8      	ldr	r0, [r7, #12]
 80009a4:	f7ff ffce 	bl	8000944 <aht10_init>

	HAL_I2C_Master_Receive(i2c, i2c_addr, receive_buff, sizeof(receive_buff), 100);
 80009a8:	7afb      	ldrb	r3, [r7, #11]
 80009aa:	b299      	uxth	r1, r3
 80009ac:	f107 0210 	add.w	r2, r7, #16
 80009b0:	2364      	movs	r3, #100	; 0x64
 80009b2:	9300      	str	r3, [sp, #0]
 80009b4:	2306      	movs	r3, #6
 80009b6:	68f8      	ldr	r0, [r7, #12]
 80009b8:	f002 fd3c 	bl	8003434 <HAL_I2C_Master_Receive>

	if (!(receive_buff[0] & 0x80))
 80009bc:	7c3b      	ldrb	r3, [r7, #16]
 80009be:	b25b      	sxtb	r3, r3
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	db50      	blt.n	8000a66 <aht10_get_data+0xde>
	{
		 raw_RH = ((uint16_t)receive_buff[1] << 12) |
 80009c4:	7c7b      	ldrb	r3, [r7, #17]
 80009c6:	031a      	lsls	r2, r3, #12
		                 ((uint16_t)receive_buff[2] << 4)  |
 80009c8:	7cbb      	ldrb	r3, [r7, #18]
 80009ca:	011b      	lsls	r3, r3, #4
		 raw_RH = ((uint16_t)receive_buff[1] << 12) |
 80009cc:	4313      	orrs	r3, r2
		                 (receive_buff[3] >> 4);
 80009ce:	7cfa      	ldrb	r2, [r7, #19]
 80009d0:	0912      	lsrs	r2, r2, #4
 80009d2:	b2d2      	uxtb	r2, r2
		                 ((uint16_t)receive_buff[2] << 4)  |
 80009d4:	4313      	orrs	r3, r2
		 raw_RH = ((uint16_t)receive_buff[1] << 12) |
 80009d6:	61fb      	str	r3, [r7, #28]
		     m_sensor->humidity =(uint16_t) (((float)raw_RH * 100.0f / 1048576.0f)*100);
 80009d8:	69f8      	ldr	r0, [r7, #28]
 80009da:	f7ff fc6f 	bl	80002bc <__aeabi_ui2f>
 80009de:	4603      	mov	r3, r0
 80009e0:	4923      	ldr	r1, [pc, #140]	; (8000a70 <aht10_get_data+0xe8>)
 80009e2:	4618      	mov	r0, r3
 80009e4:	f7ff fcc2 	bl	800036c <__aeabi_fmul>
 80009e8:	4603      	mov	r3, r0
 80009ea:	f04f 4193 	mov.w	r1, #1233125376	; 0x49800000
 80009ee:	4618      	mov	r0, r3
 80009f0:	f7ff fd70 	bl	80004d4 <__aeabi_fdiv>
 80009f4:	4603      	mov	r3, r0
 80009f6:	491e      	ldr	r1, [pc, #120]	; (8000a70 <aht10_get_data+0xe8>)
 80009f8:	4618      	mov	r0, r3
 80009fa:	f7ff fcb7 	bl	800036c <__aeabi_fmul>
 80009fe:	4603      	mov	r3, r0
 8000a00:	4618      	mov	r0, r3
 8000a02:	f7ff fe03 	bl	800060c <__aeabi_f2uiz>
 8000a06:	4603      	mov	r3, r0
 8000a08:	b29a      	uxth	r2, r3
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	801a      	strh	r2, [r3, #0]

		        raw_temp = (((uint16_t)receive_buff[3] & 0x0F) << 16) |
 8000a0e:	7cfb      	ldrb	r3, [r7, #19]
 8000a10:	041b      	lsls	r3, r3, #16
 8000a12:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
		                    ((uint16_t)receive_buff[4] << 8)         |
 8000a16:	7d3b      	ldrb	r3, [r7, #20]
 8000a18:	021b      	lsls	r3, r3, #8
		        raw_temp = (((uint16_t)receive_buff[3] & 0x0F) << 16) |
 8000a1a:	4313      	orrs	r3, r2
		                     receive_buff[5];
 8000a1c:	7d7a      	ldrb	r2, [r7, #21]
		                    ((uint16_t)receive_buff[4] << 8)         |
 8000a1e:	4313      	orrs	r3, r2
		        raw_temp = (((uint16_t)receive_buff[3] & 0x0F) << 16) |
 8000a20:	61bb      	str	r3, [r7, #24]
		     m_sensor->temp =(uint16_t) (((float)raw_temp * 200.0f / 1048576.0f - 50.0f)*100);
 8000a22:	69b8      	ldr	r0, [r7, #24]
 8000a24:	f7ff fc4a 	bl	80002bc <__aeabi_ui2f>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	4912      	ldr	r1, [pc, #72]	; (8000a74 <aht10_get_data+0xec>)
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f7ff fc9d 	bl	800036c <__aeabi_fmul>
 8000a32:	4603      	mov	r3, r0
 8000a34:	f04f 4193 	mov.w	r1, #1233125376	; 0x49800000
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f7ff fd4b 	bl	80004d4 <__aeabi_fdiv>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	490d      	ldr	r1, [pc, #52]	; (8000a78 <aht10_get_data+0xf0>)
 8000a42:	4618      	mov	r0, r3
 8000a44:	f7ff fb88 	bl	8000158 <__aeabi_fsub>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	4909      	ldr	r1, [pc, #36]	; (8000a70 <aht10_get_data+0xe8>)
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f7ff fc8d 	bl	800036c <__aeabi_fmul>
 8000a52:	4603      	mov	r3, r0
 8000a54:	4618      	mov	r0, r3
 8000a56:	f7ff fdd9 	bl	800060c <__aeabi_f2uiz>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	b29a      	uxth	r2, r3
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	805a      	strh	r2, [r3, #2]
		     return 1;
 8000a62:	2301      	movs	r3, #1
 8000a64:	e000      	b.n	8000a68 <aht10_get_data+0xe0>
	}
	return 1;
 8000a66:	2301      	movs	r3, #1
}
 8000a68:	4618      	mov	r0, r3
 8000a6a:	3720      	adds	r7, #32
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	42c80000 	.word	0x42c80000
 8000a74:	43480000 	.word	0x43480000
 8000a78:	42480000 	.word	0x42480000

08000a7c <SX1278_SPIRead>:
 */

#include "SX1278.h"
#include <string.h>

uint8_t SX1278_SPIRead(SX1278_t *module, uint8_t addr) {
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b084      	sub	sp, #16
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
 8000a84:	460b      	mov	r3, r1
 8000a86:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp;
	SX1278_hw_SPICommand(module->hw, addr);
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	78fa      	ldrb	r2, [r7, #3]
 8000a8e:	4611      	mov	r1, r2
 8000a90:	4618      	mov	r0, r3
 8000a92:	f000 fbd0 	bl	8001236 <SX1278_hw_SPICommand>
	tmp = SX1278_hw_SPIReadByte(module->hw);
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f000 fbeb 	bl	8001276 <SX1278_hw_SPIReadByte>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	73fb      	strb	r3, [r7, #15]
	SX1278_hw_SetNSS(module->hw, 1);
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	2101      	movs	r1, #1
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f000 fb88 	bl	80011c0 <SX1278_hw_SetNSS>
	return tmp;
 8000ab0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	3710      	adds	r7, #16
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}

08000aba <SX1278_SPIWrite>:

void SX1278_SPIWrite(SX1278_t *module, uint8_t addr, uint8_t cmd) {
 8000aba:	b580      	push	{r7, lr}
 8000abc:	b082      	sub	sp, #8
 8000abe:	af00      	add	r7, sp, #0
 8000ac0:	6078      	str	r0, [r7, #4]
 8000ac2:	460b      	mov	r3, r1
 8000ac4:	70fb      	strb	r3, [r7, #3]
 8000ac6:	4613      	mov	r3, r2
 8000ac8:	70bb      	strb	r3, [r7, #2]
	SX1278_hw_SetNSS(module->hw, 0);
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	2100      	movs	r1, #0
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f000 fb75 	bl	80011c0 <SX1278_hw_SetNSS>
	SX1278_hw_SPICommand(module->hw, addr | 0x80);
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	681a      	ldr	r2, [r3, #0]
 8000ada:	78fb      	ldrb	r3, [r7, #3]
 8000adc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000ae0:	b2db      	uxtb	r3, r3
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	4610      	mov	r0, r2
 8000ae6:	f000 fba6 	bl	8001236 <SX1278_hw_SPICommand>
	SX1278_hw_SPICommand(module->hw, cmd);
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	78ba      	ldrb	r2, [r7, #2]
 8000af0:	4611      	mov	r1, r2
 8000af2:	4618      	mov	r0, r3
 8000af4:	f000 fb9f 	bl	8001236 <SX1278_hw_SPICommand>
	SX1278_hw_SetNSS(module->hw, 1);
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	2101      	movs	r1, #1
 8000afe:	4618      	mov	r0, r3
 8000b00:	f000 fb5e 	bl	80011c0 <SX1278_hw_SetNSS>
}
 8000b04:	bf00      	nop
 8000b06:	3708      	adds	r7, #8
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}

08000b0c <SX1278_SPIBurstRead>:

void SX1278_SPIBurstRead(SX1278_t *module, uint8_t addr, uint8_t *rxBuf,
		uint8_t length) {
 8000b0c:	b590      	push	{r4, r7, lr}
 8000b0e:	b087      	sub	sp, #28
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	60f8      	str	r0, [r7, #12]
 8000b14:	607a      	str	r2, [r7, #4]
 8000b16:	461a      	mov	r2, r3
 8000b18:	460b      	mov	r3, r1
 8000b1a:	72fb      	strb	r3, [r7, #11]
 8000b1c:	4613      	mov	r3, r2
 8000b1e:	72bb      	strb	r3, [r7, #10]
	uint8_t i;
	if (length <= 1) {
 8000b20:	7abb      	ldrb	r3, [r7, #10]
 8000b22:	2b01      	cmp	r3, #1
 8000b24:	d927      	bls.n	8000b76 <SX1278_SPIBurstRead+0x6a>
		return;
	} else {
		SX1278_hw_SetNSS(module->hw, 0);
 8000b26:	68fb      	ldr	r3, [r7, #12]
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	2100      	movs	r1, #0
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f000 fb47 	bl	80011c0 <SX1278_hw_SetNSS>
		SX1278_hw_SPICommand(module->hw, addr);
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	7afa      	ldrb	r2, [r7, #11]
 8000b38:	4611      	mov	r1, r2
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f000 fb7b 	bl	8001236 <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 8000b40:	2300      	movs	r3, #0
 8000b42:	75fb      	strb	r3, [r7, #23]
 8000b44:	e00c      	b.n	8000b60 <SX1278_SPIBurstRead+0x54>
			*(rxBuf + i) = SX1278_hw_SPIReadByte(module->hw);
 8000b46:	68fb      	ldr	r3, [r7, #12]
 8000b48:	6819      	ldr	r1, [r3, #0]
 8000b4a:	7dfb      	ldrb	r3, [r7, #23]
 8000b4c:	687a      	ldr	r2, [r7, #4]
 8000b4e:	18d4      	adds	r4, r2, r3
 8000b50:	4608      	mov	r0, r1
 8000b52:	f000 fb90 	bl	8001276 <SX1278_hw_SPIReadByte>
 8000b56:	4603      	mov	r3, r0
 8000b58:	7023      	strb	r3, [r4, #0]
		for (i = 0; i < length; i++) {
 8000b5a:	7dfb      	ldrb	r3, [r7, #23]
 8000b5c:	3301      	adds	r3, #1
 8000b5e:	75fb      	strb	r3, [r7, #23]
 8000b60:	7dfa      	ldrb	r2, [r7, #23]
 8000b62:	7abb      	ldrb	r3, [r7, #10]
 8000b64:	429a      	cmp	r2, r3
 8000b66:	d3ee      	bcc.n	8000b46 <SX1278_SPIBurstRead+0x3a>
		}
		SX1278_hw_SetNSS(module->hw, 1);
 8000b68:	68fb      	ldr	r3, [r7, #12]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	2101      	movs	r1, #1
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f000 fb26 	bl	80011c0 <SX1278_hw_SetNSS>
 8000b74:	e000      	b.n	8000b78 <SX1278_SPIBurstRead+0x6c>
		return;
 8000b76:	bf00      	nop
	}
}
 8000b78:	371c      	adds	r7, #28
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd90      	pop	{r4, r7, pc}

08000b7e <SX1278_SPIBurstWrite>:

void SX1278_SPIBurstWrite(SX1278_t *module, uint8_t addr, uint8_t *txBuf,
		uint8_t length) {
 8000b7e:	b580      	push	{r7, lr}
 8000b80:	b086      	sub	sp, #24
 8000b82:	af00      	add	r7, sp, #0
 8000b84:	60f8      	str	r0, [r7, #12]
 8000b86:	607a      	str	r2, [r7, #4]
 8000b88:	461a      	mov	r2, r3
 8000b8a:	460b      	mov	r3, r1
 8000b8c:	72fb      	strb	r3, [r7, #11]
 8000b8e:	4613      	mov	r3, r2
 8000b90:	72bb      	strb	r3, [r7, #10]
	unsigned char i;
	if (length <= 1) {
 8000b92:	7abb      	ldrb	r3, [r7, #10]
 8000b94:	2b01      	cmp	r3, #1
 8000b96:	d929      	bls.n	8000bec <SX1278_SPIBurstWrite+0x6e>
		return;
	} else {
		SX1278_hw_SetNSS(module->hw, 0);
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f000 fb0e 	bl	80011c0 <SX1278_hw_SetNSS>
		SX1278_hw_SPICommand(module->hw, addr | 0x80);
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	681a      	ldr	r2, [r3, #0]
 8000ba8:	7afb      	ldrb	r3, [r7, #11]
 8000baa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000bae:	b2db      	uxtb	r3, r3
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	4610      	mov	r0, r2
 8000bb4:	f000 fb3f 	bl	8001236 <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 8000bb8:	2300      	movs	r3, #0
 8000bba:	75fb      	strb	r3, [r7, #23]
 8000bbc:	e00b      	b.n	8000bd6 <SX1278_SPIBurstWrite+0x58>
			SX1278_hw_SPICommand(module->hw, *(txBuf + i));
 8000bbe:	68fb      	ldr	r3, [r7, #12]
 8000bc0:	6818      	ldr	r0, [r3, #0]
 8000bc2:	7dfb      	ldrb	r3, [r7, #23]
 8000bc4:	687a      	ldr	r2, [r7, #4]
 8000bc6:	4413      	add	r3, r2
 8000bc8:	781b      	ldrb	r3, [r3, #0]
 8000bca:	4619      	mov	r1, r3
 8000bcc:	f000 fb33 	bl	8001236 <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 8000bd0:	7dfb      	ldrb	r3, [r7, #23]
 8000bd2:	3301      	adds	r3, #1
 8000bd4:	75fb      	strb	r3, [r7, #23]
 8000bd6:	7dfa      	ldrb	r2, [r7, #23]
 8000bd8:	7abb      	ldrb	r3, [r7, #10]
 8000bda:	429a      	cmp	r2, r3
 8000bdc:	d3ef      	bcc.n	8000bbe <SX1278_SPIBurstWrite+0x40>
		}
		SX1278_hw_SetNSS(module->hw, 1);
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	2101      	movs	r1, #1
 8000be4:	4618      	mov	r0, r3
 8000be6:	f000 faeb 	bl	80011c0 <SX1278_hw_SetNSS>
 8000bea:	e000      	b.n	8000bee <SX1278_SPIBurstWrite+0x70>
		return;
 8000bec:	bf00      	nop
	}
}
 8000bee:	3718      	adds	r7, #24
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}

08000bf4 <SX1278_config>:

void SX1278_config(SX1278_t *module) {
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b086      	sub	sp, #24
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
	SX1278_sleep(module); //Change modem mode Must in Sleep mode
 8000bfc:	6878      	ldr	r0, [r7, #4]
 8000bfe:	f000 f90d 	bl	8000e1c <SX1278_sleep>
	SX1278_hw_DelayMs(15);
 8000c02:	200f      	movs	r0, #15
 8000c04:	f000 fb5d 	bl	80012c2 <SX1278_hw_DelayMs>

	SX1278_entryLoRa(module);
 8000c08:	6878      	ldr	r0, [r7, #4]
 8000c0a:	f000 f917 	bl	8000e3c <SX1278_entryLoRa>
	//SX1278_SPIWrite(module, 0x5904); //?? Change digital regulator form 1.6V to 1.47V: see errata note

	uint64_t freq = ((uint64_t) module->frequency << 19) / 32000000;
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000c14:	f04f 0000 	mov.w	r0, #0
 8000c18:	f04f 0100 	mov.w	r1, #0
 8000c1c:	04d9      	lsls	r1, r3, #19
 8000c1e:	ea41 3152 	orr.w	r1, r1, r2, lsr #13
 8000c22:	04d0      	lsls	r0, r2, #19
 8000c24:	4a6f      	ldr	r2, [pc, #444]	; (8000de4 <SX1278_config+0x1f0>)
 8000c26:	f04f 0300 	mov.w	r3, #0
 8000c2a:	f7ff fd0f 	bl	800064c <__aeabi_uldivmod>
 8000c2e:	4602      	mov	r2, r0
 8000c30:	460b      	mov	r3, r1
 8000c32:	e9c7 2304 	strd	r2, r3, [r7, #16]
	uint8_t freq_reg[3];
	freq_reg[0] = (uint8_t) (freq >> 16);
 8000c36:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000c3a:	f04f 0200 	mov.w	r2, #0
 8000c3e:	f04f 0300 	mov.w	r3, #0
 8000c42:	0c02      	lsrs	r2, r0, #16
 8000c44:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000c48:	0c0b      	lsrs	r3, r1, #16
 8000c4a:	b2d3      	uxtb	r3, r2
 8000c4c:	733b      	strb	r3, [r7, #12]
	freq_reg[1] = (uint8_t) (freq >> 8);
 8000c4e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000c52:	f04f 0200 	mov.w	r2, #0
 8000c56:	f04f 0300 	mov.w	r3, #0
 8000c5a:	0a02      	lsrs	r2, r0, #8
 8000c5c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8000c60:	0a0b      	lsrs	r3, r1, #8
 8000c62:	b2d3      	uxtb	r3, r2
 8000c64:	737b      	strb	r3, [r7, #13]
	freq_reg[2] = (uint8_t) (freq >> 0);
 8000c66:	7c3b      	ldrb	r3, [r7, #16]
 8000c68:	73bb      	strb	r3, [r7, #14]
	SX1278_SPIBurstWrite(module, LR_RegFrMsb, (uint8_t*) freq_reg, 3); //setting  frequency parameter
 8000c6a:	f107 020c 	add.w	r2, r7, #12
 8000c6e:	2303      	movs	r3, #3
 8000c70:	2106      	movs	r1, #6
 8000c72:	6878      	ldr	r0, [r7, #4]
 8000c74:	f7ff ff83 	bl	8000b7e <SX1278_SPIBurstWrite>

	SX1278_SPIWrite(module, RegSyncWord, 0x34);
 8000c78:	2234      	movs	r2, #52	; 0x34
 8000c7a:	2139      	movs	r1, #57	; 0x39
 8000c7c:	6878      	ldr	r0, [r7, #4]
 8000c7e:	f7ff ff1c 	bl	8000aba <SX1278_SPIWrite>

	//setting base parameter
	SX1278_SPIWrite(module, LR_RegPaConfig, SX1278_Power[module->power]); //Setting output power parameter
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	7c1b      	ldrb	r3, [r3, #16]
 8000c86:	461a      	mov	r2, r3
 8000c88:	4b57      	ldr	r3, [pc, #348]	; (8000de8 <SX1278_config+0x1f4>)
 8000c8a:	5c9b      	ldrb	r3, [r3, r2]
 8000c8c:	461a      	mov	r2, r3
 8000c8e:	2109      	movs	r1, #9
 8000c90:	6878      	ldr	r0, [r7, #4]
 8000c92:	f7ff ff12 	bl	8000aba <SX1278_SPIWrite>

	SX1278_SPIWrite(module, LR_RegOcp, 0x0B);			//RegOcp,Close Ocp
 8000c96:	220b      	movs	r2, #11
 8000c98:	210b      	movs	r1, #11
 8000c9a:	6878      	ldr	r0, [r7, #4]
 8000c9c:	f7ff ff0d 	bl	8000aba <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegLna, 0x23);		//RegLNA,High & LNA Enable
 8000ca0:	2223      	movs	r2, #35	; 0x23
 8000ca2:	210c      	movs	r1, #12
 8000ca4:	6878      	ldr	r0, [r7, #4]
 8000ca6:	f7ff ff08 	bl	8000aba <SX1278_SPIWrite>
	if (SX1278_SpreadFactor[module->LoRa_SF] == 6) {	//SFactor=6
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	7c5b      	ldrb	r3, [r3, #17]
 8000cae:	461a      	mov	r2, r3
 8000cb0:	4b4e      	ldr	r3, [pc, #312]	; (8000dec <SX1278_config+0x1f8>)
 8000cb2:	5c9b      	ldrb	r3, [r3, r2]
 8000cb4:	2b06      	cmp	r3, #6
 8000cb6:	d147      	bne.n	8000d48 <SX1278_config+0x154>
		uint8_t tmp;
		SX1278_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1278_LoRaBandwidth[module->LoRa_BW] << 4)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	7c9b      	ldrb	r3, [r3, #18]
 8000cbc:	461a      	mov	r2, r3
 8000cbe:	4b4c      	ldr	r3, [pc, #304]	; (8000df0 <SX1278_config+0x1fc>)
 8000cc0:	5c9b      	ldrb	r3, [r3, r2]
 8000cc2:	011b      	lsls	r3, r3, #4
 8000cc4:	b2da      	uxtb	r2, r3
						+ (SX1278_CodingRate[module->LoRa_CR] << 1) + 0x01)); //Implicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	7cdb      	ldrb	r3, [r3, #19]
 8000cca:	4619      	mov	r1, r3
 8000ccc:	4b49      	ldr	r3, [pc, #292]	; (8000df4 <SX1278_config+0x200>)
 8000cce:	5c5b      	ldrb	r3, [r3, r1]
 8000cd0:	005b      	lsls	r3, r3, #1
 8000cd2:	b2db      	uxtb	r3, r3
 8000cd4:	4413      	add	r3, r2
 8000cd6:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8000cd8:	3301      	adds	r3, #1
 8000cda:	b2db      	uxtb	r3, r3
 8000cdc:	461a      	mov	r2, r3
 8000cde:	211d      	movs	r1, #29
 8000ce0:	6878      	ldr	r0, [r7, #4]
 8000ce2:	f7ff feea 	bl	8000aba <SX1278_SPIWrite>

		SX1278_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1278_SpreadFactor[module->LoRa_SF] << 4)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	7c5b      	ldrb	r3, [r3, #17]
 8000cea:	461a      	mov	r2, r3
 8000cec:	4b3f      	ldr	r3, [pc, #252]	; (8000dec <SX1278_config+0x1f8>)
 8000cee:	5c9b      	ldrb	r3, [r3, r2]
 8000cf0:	011b      	lsls	r3, r3, #4
 8000cf2:	b2da      	uxtb	r2, r3
						+ (SX1278_CRC_Sum[module->LoRa_CRC_sum] << 2) + 0x03));
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	7d1b      	ldrb	r3, [r3, #20]
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	4b3f      	ldr	r3, [pc, #252]	; (8000df8 <SX1278_config+0x204>)
 8000cfc:	5c5b      	ldrb	r3, [r3, r1]
 8000cfe:	009b      	lsls	r3, r3, #2
 8000d00:	b2db      	uxtb	r3, r3
 8000d02:	4413      	add	r3, r2
 8000d04:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8000d06:	3303      	adds	r3, #3
 8000d08:	b2db      	uxtb	r3, r3
 8000d0a:	461a      	mov	r2, r3
 8000d0c:	211e      	movs	r1, #30
 8000d0e:	6878      	ldr	r0, [r7, #4]
 8000d10:	f7ff fed3 	bl	8000aba <SX1278_SPIWrite>

		tmp = SX1278_SPIRead(module, 0x31);
 8000d14:	2131      	movs	r1, #49	; 0x31
 8000d16:	6878      	ldr	r0, [r7, #4]
 8000d18:	f7ff feb0 	bl	8000a7c <SX1278_SPIRead>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	73fb      	strb	r3, [r7, #15]
		tmp &= 0xF8;
 8000d20:	7bfb      	ldrb	r3, [r7, #15]
 8000d22:	f023 0307 	bic.w	r3, r3, #7
 8000d26:	73fb      	strb	r3, [r7, #15]
		tmp |= 0x05;
 8000d28:	7bfb      	ldrb	r3, [r7, #15]
 8000d2a:	f043 0305 	orr.w	r3, r3, #5
 8000d2e:	73fb      	strb	r3, [r7, #15]
		SX1278_SPIWrite(module, 0x31, tmp);
 8000d30:	7bfb      	ldrb	r3, [r7, #15]
 8000d32:	461a      	mov	r2, r3
 8000d34:	2131      	movs	r1, #49	; 0x31
 8000d36:	6878      	ldr	r0, [r7, #4]
 8000d38:	f7ff febf 	bl	8000aba <SX1278_SPIWrite>
		SX1278_SPIWrite(module, 0x37, 0x0C);
 8000d3c:	220c      	movs	r2, #12
 8000d3e:	2137      	movs	r1, #55	; 0x37
 8000d40:	6878      	ldr	r0, [r7, #4]
 8000d42:	f7ff feba 	bl	8000aba <SX1278_SPIWrite>
 8000d46:	e029      	b.n	8000d9c <SX1278_config+0x1a8>
	} else {
		SX1278_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1278_LoRaBandwidth[module->LoRa_BW] << 4)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	7c9b      	ldrb	r3, [r3, #18]
 8000d4c:	461a      	mov	r2, r3
 8000d4e:	4b28      	ldr	r3, [pc, #160]	; (8000df0 <SX1278_config+0x1fc>)
 8000d50:	5c9b      	ldrb	r3, [r3, r2]
 8000d52:	011b      	lsls	r3, r3, #4
 8000d54:	b2da      	uxtb	r2, r3
						+ (SX1278_CodingRate[module->LoRa_CR] << 1) + 0x00)); //Explicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	7cdb      	ldrb	r3, [r3, #19]
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	4b25      	ldr	r3, [pc, #148]	; (8000df4 <SX1278_config+0x200>)
 8000d5e:	5c5b      	ldrb	r3, [r3, r1]
 8000d60:	005b      	lsls	r3, r3, #1
 8000d62:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8000d64:	4413      	add	r3, r2
 8000d66:	b2db      	uxtb	r3, r3
 8000d68:	461a      	mov	r2, r3
 8000d6a:	211d      	movs	r1, #29
 8000d6c:	6878      	ldr	r0, [r7, #4]
 8000d6e:	f7ff fea4 	bl	8000aba <SX1278_SPIWrite>

		SX1278_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1278_SpreadFactor[module->LoRa_SF] << 4)
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	7c5b      	ldrb	r3, [r3, #17]
 8000d76:	461a      	mov	r2, r3
 8000d78:	4b1c      	ldr	r3, [pc, #112]	; (8000dec <SX1278_config+0x1f8>)
 8000d7a:	5c9b      	ldrb	r3, [r3, r2]
 8000d7c:	011b      	lsls	r3, r3, #4
 8000d7e:	b2da      	uxtb	r2, r3
						+ (SX1278_CRC_Sum[module->LoRa_CRC_sum] << 2) + 0x00)); //SFactor &  LNA gain set by the internal AGC loop
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	7d1b      	ldrb	r3, [r3, #20]
 8000d84:	4619      	mov	r1, r3
 8000d86:	4b1c      	ldr	r3, [pc, #112]	; (8000df8 <SX1278_config+0x204>)
 8000d88:	5c5b      	ldrb	r3, [r3, r1]
 8000d8a:	009b      	lsls	r3, r3, #2
 8000d8c:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8000d8e:	4413      	add	r3, r2
 8000d90:	b2db      	uxtb	r3, r3
 8000d92:	461a      	mov	r2, r3
 8000d94:	211e      	movs	r1, #30
 8000d96:	6878      	ldr	r0, [r7, #4]
 8000d98:	f7ff fe8f 	bl	8000aba <SX1278_SPIWrite>
	}

	SX1278_SPIWrite(module, LR_RegModemConfig3, 0x04);
 8000d9c:	2204      	movs	r2, #4
 8000d9e:	2126      	movs	r1, #38	; 0x26
 8000da0:	6878      	ldr	r0, [r7, #4]
 8000da2:	f7ff fe8a 	bl	8000aba <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegSymbTimeoutLsb, 0x08); //RegSymbTimeoutLsb Timeout = 0x3FF(Max)
 8000da6:	2208      	movs	r2, #8
 8000da8:	211f      	movs	r1, #31
 8000daa:	6878      	ldr	r0, [r7, #4]
 8000dac:	f7ff fe85 	bl	8000aba <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleMsb, 0x00); //RegPreambleMsb
 8000db0:	2200      	movs	r2, #0
 8000db2:	2120      	movs	r1, #32
 8000db4:	6878      	ldr	r0, [r7, #4]
 8000db6:	f7ff fe80 	bl	8000aba <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleLsb, 8); //RegPreambleLsb 8+4=12byte Preamble
 8000dba:	2208      	movs	r2, #8
 8000dbc:	2121      	movs	r1, #33	; 0x21
 8000dbe:	6878      	ldr	r0, [r7, #4]
 8000dc0:	f7ff fe7b 	bl	8000aba <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING2, 0x01); //RegDioMapping2 DIO5=00, DIO4=01
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	2141      	movs	r1, #65	; 0x41
 8000dc8:	6878      	ldr	r0, [r7, #4]
 8000dca:	f7ff fe76 	bl	8000aba <SX1278_SPIWrite>
	module->readBytes = 0;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
	SX1278_standby(module); //Entry standby mode
 8000dd6:	6878      	ldr	r0, [r7, #4]
 8000dd8:	f000 f810 	bl	8000dfc <SX1278_standby>
}
 8000ddc:	bf00      	nop
 8000dde:	3718      	adds	r7, #24
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	01e84800 	.word	0x01e84800
 8000de8:	08009040 	.word	0x08009040
 8000dec:	08009044 	.word	0x08009044
 8000df0:	0800904c 	.word	0x0800904c
 8000df4:	08009058 	.word	0x08009058
 8000df8:	0800905c 	.word	0x0800905c

08000dfc <SX1278_standby>:

void SX1278_standby(SX1278_t *module) {
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x09);
 8000e04:	2209      	movs	r2, #9
 8000e06:	2101      	movs	r1, #1
 8000e08:	6878      	ldr	r0, [r7, #4]
 8000e0a:	f7ff fe56 	bl	8000aba <SX1278_SPIWrite>
	module->status = STANDBY;
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	2201      	movs	r2, #1
 8000e12:	759a      	strb	r2, [r3, #22]
}
 8000e14:	bf00      	nop
 8000e16:	3708      	adds	r7, #8
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}

08000e1c <SX1278_sleep>:

void SX1278_sleep(SX1278_t *module) {
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b082      	sub	sp, #8
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x08);
 8000e24:	2208      	movs	r2, #8
 8000e26:	2101      	movs	r1, #1
 8000e28:	6878      	ldr	r0, [r7, #4]
 8000e2a:	f7ff fe46 	bl	8000aba <SX1278_SPIWrite>
	module->status = SLEEP;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	2200      	movs	r2, #0
 8000e32:	759a      	strb	r2, [r3, #22]
}
 8000e34:	bf00      	nop
 8000e36:	3708      	adds	r7, #8
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}

08000e3c <SX1278_entryLoRa>:

void SX1278_entryLoRa(SX1278_t *module) {
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x88);
 8000e44:	2288      	movs	r2, #136	; 0x88
 8000e46:	2101      	movs	r1, #1
 8000e48:	6878      	ldr	r0, [r7, #4]
 8000e4a:	f7ff fe36 	bl	8000aba <SX1278_SPIWrite>
}
 8000e4e:	bf00      	nop
 8000e50:	3708      	adds	r7, #8
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}

08000e56 <SX1278_clearLoRaIrq>:

void SX1278_clearLoRaIrq(SX1278_t *module) {
 8000e56:	b580      	push	{r7, lr}
 8000e58:	b082      	sub	sp, #8
 8000e5a:	af00      	add	r7, sp, #0
 8000e5c:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegIrqFlags, 0xFF);
 8000e5e:	22ff      	movs	r2, #255	; 0xff
 8000e60:	2112      	movs	r1, #18
 8000e62:	6878      	ldr	r0, [r7, #4]
 8000e64:	f7ff fe29 	bl	8000aba <SX1278_SPIWrite>
}
 8000e68:	bf00      	nop
 8000e6a:	3708      	adds	r7, #8
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}

08000e70 <SX1278_LoRaEntryRx>:

int SX1278_LoRaEntryRx(SX1278_t *module, uint8_t length, uint32_t timeout) {
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b086      	sub	sp, #24
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	60f8      	str	r0, [r7, #12]
 8000e78:	460b      	mov	r3, r1
 8000e7a:	607a      	str	r2, [r7, #4]
 8000e7c:	72fb      	strb	r3, [r7, #11]
	uint8_t addr;

	module->packetLength = length;
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	7afa      	ldrb	r2, [r7, #11]
 8000e82:	755a      	strb	r2, [r3, #21]

	SX1278_config(module);		//Setting base parameter
 8000e84:	68f8      	ldr	r0, [r7, #12]
 8000e86:	f7ff feb5 	bl	8000bf4 <SX1278_config>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x84);	//Normal and RX
 8000e8a:	2284      	movs	r2, #132	; 0x84
 8000e8c:	214d      	movs	r1, #77	; 0x4d
 8000e8e:	68f8      	ldr	r0, [r7, #12]
 8000e90:	f7ff fe13 	bl	8000aba <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegHopPeriod, 0xFF);	//No FHSS
 8000e94:	22ff      	movs	r2, #255	; 0xff
 8000e96:	2124      	movs	r1, #36	; 0x24
 8000e98:	68f8      	ldr	r0, [r7, #12]
 8000e9a:	f7ff fe0e 	bl	8000aba <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x01);//DIO=00,DIO1=00,DIO2=00, DIO3=01
 8000e9e:	2201      	movs	r2, #1
 8000ea0:	2140      	movs	r1, #64	; 0x40
 8000ea2:	68f8      	ldr	r0, [r7, #12]
 8000ea4:	f7ff fe09 	bl	8000aba <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegIrqFlagsMask, 0x3F);//Open RxDone interrupt & Timeout
 8000ea8:	223f      	movs	r2, #63	; 0x3f
 8000eaa:	2111      	movs	r1, #17
 8000eac:	68f8      	ldr	r0, [r7, #12]
 8000eae:	f7ff fe04 	bl	8000aba <SX1278_SPIWrite>
	SX1278_clearLoRaIrq(module);
 8000eb2:	68f8      	ldr	r0, [r7, #12]
 8000eb4:	f7ff ffcf 	bl	8000e56 <SX1278_clearLoRaIrq>
	SX1278_SPIWrite(module, LR_RegPayloadLength, length);//Payload Length 21byte(this register must difine when the data long of one byte in SF is 6)
 8000eb8:	7afb      	ldrb	r3, [r7, #11]
 8000eba:	461a      	mov	r2, r3
 8000ebc:	2122      	movs	r1, #34	; 0x22
 8000ebe:	68f8      	ldr	r0, [r7, #12]
 8000ec0:	f7ff fdfb 	bl	8000aba <SX1278_SPIWrite>
	addr = SX1278_SPIRead(module, LR_RegFifoRxBaseAddr); //Read RxBaseAddr
 8000ec4:	210f      	movs	r1, #15
 8000ec6:	68f8      	ldr	r0, [r7, #12]
 8000ec8:	f7ff fdd8 	bl	8000a7c <SX1278_SPIRead>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	75fb      	strb	r3, [r7, #23]
	SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr->FiFoAddrPtr
 8000ed0:	7dfb      	ldrb	r3, [r7, #23]
 8000ed2:	461a      	mov	r2, r3
 8000ed4:	210d      	movs	r1, #13
 8000ed6:	68f8      	ldr	r0, [r7, #12]
 8000ed8:	f7ff fdef 	bl	8000aba <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0x8d);	//Mode//Low Frequency Mode
 8000edc:	228d      	movs	r2, #141	; 0x8d
 8000ede:	2101      	movs	r1, #1
 8000ee0:	68f8      	ldr	r0, [r7, #12]
 8000ee2:	f7ff fdea 	bl	8000aba <SX1278_SPIWrite>
	//SX1278_SPIWrite(module, LR_RegOpMode,0x05);	//Continuous Rx Mode //High Frequency Mode
	module->readBytes = 0;
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	2200      	movs	r2, #0
 8000eea:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117

	while (1) {
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 8000eee:	2118      	movs	r1, #24
 8000ef0:	68f8      	ldr	r0, [r7, #12]
 8000ef2:	f7ff fdc3 	bl	8000a7c <SX1278_SPIRead>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	f003 0304 	and.w	r3, r3, #4
 8000efc:	2b04      	cmp	r3, #4
 8000efe:	d104      	bne.n	8000f0a <SX1278_LoRaEntryRx+0x9a>
			module->status = RX;
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	2203      	movs	r2, #3
 8000f04:	759a      	strb	r2, [r3, #22]
			return 1;
 8000f06:	2301      	movs	r3, #1
 8000f08:	e013      	b.n	8000f32 <SX1278_LoRaEntryRx+0xc2>
		}
		if (--timeout == 0) {
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	3b01      	subs	r3, #1
 8000f0e:	607b      	str	r3, [r7, #4]
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d109      	bne.n	8000f2a <SX1278_LoRaEntryRx+0xba>
			SX1278_hw_Reset(module->hw);
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f000 f967 	bl	80011ee <SX1278_hw_Reset>
			SX1278_config(module);
 8000f20:	68f8      	ldr	r0, [r7, #12]
 8000f22:	f7ff fe67 	bl	8000bf4 <SX1278_config>
			return 0;
 8000f26:	2300      	movs	r3, #0
 8000f28:	e003      	b.n	8000f32 <SX1278_LoRaEntryRx+0xc2>
		}
		SX1278_hw_DelayMs(1);
 8000f2a:	2001      	movs	r0, #1
 8000f2c:	f000 f9c9 	bl	80012c2 <SX1278_hw_DelayMs>
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 8000f30:	e7dd      	b.n	8000eee <SX1278_LoRaEntryRx+0x7e>
	}
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	3718      	adds	r7, #24
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}

08000f3a <SX1278_LoRaRxPacket>:

uint8_t SX1278_LoRaRxPacket(SX1278_t *module) {
 8000f3a:	b580      	push	{r7, lr}
 8000f3c:	b084      	sub	sp, #16
 8000f3e:	af00      	add	r7, sp, #0
 8000f40:	6078      	str	r0, [r7, #4]
	unsigned char addr;
	unsigned char packet_size;

	if (SX1278_hw_GetDIO0(module->hw)) {
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	4618      	mov	r0, r3
 8000f48:	f000 f9c6 	bl	80012d8 <SX1278_hw_GetDIO0>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d030      	beq.n	8000fb4 <SX1278_LoRaRxPacket+0x7a>
		memset(module->rxBuffer, 0x00, SX1278_MAX_PACKET);
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	3317      	adds	r3, #23
 8000f56:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f5a:	2100      	movs	r1, #0
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f007 f97f 	bl	8008260 <memset>

		addr = SX1278_SPIRead(module, LR_RegFifoRxCurrentaddr); //last packet addr
 8000f62:	2110      	movs	r1, #16
 8000f64:	6878      	ldr	r0, [r7, #4]
 8000f66:	f7ff fd89 	bl	8000a7c <SX1278_SPIRead>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	73bb      	strb	r3, [r7, #14]
		SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr -> FiFoAddrPtr
 8000f6e:	7bbb      	ldrb	r3, [r7, #14]
 8000f70:	461a      	mov	r2, r3
 8000f72:	210d      	movs	r1, #13
 8000f74:	6878      	ldr	r0, [r7, #4]
 8000f76:	f7ff fda0 	bl	8000aba <SX1278_SPIWrite>

		if (module->LoRa_SF == SX1278_LORA_SF_6) { //When SpreadFactor is six,will used Implicit Header mode(Excluding internal packet length)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	7c5b      	ldrb	r3, [r3, #17]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d103      	bne.n	8000f8a <SX1278_LoRaRxPacket+0x50>
			packet_size = module->packetLength;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	7d5b      	ldrb	r3, [r3, #21]
 8000f86:	73fb      	strb	r3, [r7, #15]
 8000f88:	e005      	b.n	8000f96 <SX1278_LoRaRxPacket+0x5c>
		} else {
			packet_size = SX1278_SPIRead(module, LR_RegRxNbBytes); //Number for received bytes
 8000f8a:	2113      	movs	r1, #19
 8000f8c:	6878      	ldr	r0, [r7, #4]
 8000f8e:	f7ff fd75 	bl	8000a7c <SX1278_SPIRead>
 8000f92:	4603      	mov	r3, r0
 8000f94:	73fb      	strb	r3, [r7, #15]
		}

		SX1278_SPIBurstRead(module, 0x00, module->rxBuffer, packet_size);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	f103 0217 	add.w	r2, r3, #23
 8000f9c:	7bfb      	ldrb	r3, [r7, #15]
 8000f9e:	2100      	movs	r1, #0
 8000fa0:	6878      	ldr	r0, [r7, #4]
 8000fa2:	f7ff fdb3 	bl	8000b0c <SX1278_SPIBurstRead>
		module->readBytes = packet_size;
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	7bfa      	ldrb	r2, [r7, #15]
 8000faa:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
		SX1278_clearLoRaIrq(module);
 8000fae:	6878      	ldr	r0, [r7, #4]
 8000fb0:	f7ff ff51 	bl	8000e56 <SX1278_clearLoRaIrq>
	}
	return module->readBytes;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	f893 3117 	ldrb.w	r3, [r3, #279]	; 0x117
}
 8000fba:	4618      	mov	r0, r3
 8000fbc:	3710      	adds	r7, #16
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}

08000fc2 <SX1278_LoRaEntryTx>:

int SX1278_LoRaEntryTx(SX1278_t *module, uint8_t length, uint32_t timeout) {
 8000fc2:	b580      	push	{r7, lr}
 8000fc4:	b086      	sub	sp, #24
 8000fc6:	af00      	add	r7, sp, #0
 8000fc8:	60f8      	str	r0, [r7, #12]
 8000fca:	460b      	mov	r3, r1
 8000fcc:	607a      	str	r2, [r7, #4]
 8000fce:	72fb      	strb	r3, [r7, #11]
	uint8_t addr;
	uint8_t temp;

	module->packetLength = length;
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	7afa      	ldrb	r2, [r7, #11]
 8000fd4:	755a      	strb	r2, [r3, #21]

	SX1278_config(module); //setting base parameter
 8000fd6:	68f8      	ldr	r0, [r7, #12]
 8000fd8:	f7ff fe0c 	bl	8000bf4 <SX1278_config>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x87);	//Tx for 20dBm
 8000fdc:	2287      	movs	r2, #135	; 0x87
 8000fde:	214d      	movs	r1, #77	; 0x4d
 8000fe0:	68f8      	ldr	r0, [r7, #12]
 8000fe2:	f7ff fd6a 	bl	8000aba <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegHopPeriod, 0x00); //RegHopPeriod NO FHSS
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	2124      	movs	r1, #36	; 0x24
 8000fea:	68f8      	ldr	r0, [r7, #12]
 8000fec:	f7ff fd65 	bl	8000aba <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x41); //DIO0=01, DIO1=00,DIO2=00, DIO3=01
 8000ff0:	2241      	movs	r2, #65	; 0x41
 8000ff2:	2140      	movs	r1, #64	; 0x40
 8000ff4:	68f8      	ldr	r0, [r7, #12]
 8000ff6:	f7ff fd60 	bl	8000aba <SX1278_SPIWrite>
	SX1278_clearLoRaIrq(module);
 8000ffa:	68f8      	ldr	r0, [r7, #12]
 8000ffc:	f7ff ff2b 	bl	8000e56 <SX1278_clearLoRaIrq>
	SX1278_SPIWrite(module, LR_RegIrqFlagsMask, 0xF7); //Open TxDone interrupt
 8001000:	22f7      	movs	r2, #247	; 0xf7
 8001002:	2111      	movs	r1, #17
 8001004:	68f8      	ldr	r0, [r7, #12]
 8001006:	f7ff fd58 	bl	8000aba <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPayloadLength, length); //RegPayloadLength 21byte
 800100a:	7afb      	ldrb	r3, [r7, #11]
 800100c:	461a      	mov	r2, r3
 800100e:	2122      	movs	r1, #34	; 0x22
 8001010:	68f8      	ldr	r0, [r7, #12]
 8001012:	f7ff fd52 	bl	8000aba <SX1278_SPIWrite>
	addr = SX1278_SPIRead(module, LR_RegFifoTxBaseAddr); //RegFiFoTxBaseAddr
 8001016:	210e      	movs	r1, #14
 8001018:	68f8      	ldr	r0, [r7, #12]
 800101a:	f7ff fd2f 	bl	8000a7c <SX1278_SPIRead>
 800101e:	4603      	mov	r3, r0
 8001020:	75fb      	strb	r3, [r7, #23]
	SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RegFifoAddrPtr
 8001022:	7dfb      	ldrb	r3, [r7, #23]
 8001024:	461a      	mov	r2, r3
 8001026:	210d      	movs	r1, #13
 8001028:	68f8      	ldr	r0, [r7, #12]
 800102a:	f7ff fd46 	bl	8000aba <SX1278_SPIWrite>

	while (1) {
		temp = SX1278_SPIRead(module, LR_RegPayloadLength);
 800102e:	2122      	movs	r1, #34	; 0x22
 8001030:	68f8      	ldr	r0, [r7, #12]
 8001032:	f7ff fd23 	bl	8000a7c <SX1278_SPIRead>
 8001036:	4603      	mov	r3, r0
 8001038:	75bb      	strb	r3, [r7, #22]
		if (temp == length) {
 800103a:	7dba      	ldrb	r2, [r7, #22]
 800103c:	7afb      	ldrb	r3, [r7, #11]
 800103e:	429a      	cmp	r2, r3
 8001040:	d104      	bne.n	800104c <SX1278_LoRaEntryTx+0x8a>
			module->status = TX;
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	2202      	movs	r2, #2
 8001046:	759a      	strb	r2, [r3, #22]
			return 1;
 8001048:	2301      	movs	r3, #1
 800104a:	e00e      	b.n	800106a <SX1278_LoRaEntryTx+0xa8>
		}

		if (--timeout == 0) {
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	3b01      	subs	r3, #1
 8001050:	607b      	str	r3, [r7, #4]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	2b00      	cmp	r3, #0
 8001056:	d1ea      	bne.n	800102e <SX1278_LoRaEntryTx+0x6c>
			SX1278_hw_Reset(module->hw);
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4618      	mov	r0, r3
 800105e:	f000 f8c6 	bl	80011ee <SX1278_hw_Reset>
			SX1278_config(module);
 8001062:	68f8      	ldr	r0, [r7, #12]
 8001064:	f7ff fdc6 	bl	8000bf4 <SX1278_config>
			return 0;
 8001068:	2300      	movs	r3, #0
		}
	}
}
 800106a:	4618      	mov	r0, r3
 800106c:	3718      	adds	r7, #24
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}

08001072 <SX1278_LoRaTxPacket>:

int SX1278_LoRaTxPacket(SX1278_t *module, uint8_t *txBuffer, uint8_t length,
		uint32_t timeout) {
 8001072:	b580      	push	{r7, lr}
 8001074:	b084      	sub	sp, #16
 8001076:	af00      	add	r7, sp, #0
 8001078:	60f8      	str	r0, [r7, #12]
 800107a:	60b9      	str	r1, [r7, #8]
 800107c:	603b      	str	r3, [r7, #0]
 800107e:	4613      	mov	r3, r2
 8001080:	71fb      	strb	r3, [r7, #7]
	SX1278_SPIBurstWrite(module, 0x00, txBuffer, length);
 8001082:	79fb      	ldrb	r3, [r7, #7]
 8001084:	68ba      	ldr	r2, [r7, #8]
 8001086:	2100      	movs	r1, #0
 8001088:	68f8      	ldr	r0, [r7, #12]
 800108a:	f7ff fd78 	bl	8000b7e <SX1278_SPIBurstWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0x8b);	//Tx Mode
 800108e:	228b      	movs	r2, #139	; 0x8b
 8001090:	2101      	movs	r1, #1
 8001092:	68f8      	ldr	r0, [r7, #12]
 8001094:	f7ff fd11 	bl	8000aba <SX1278_SPIWrite>
	while (1) {
		if (SX1278_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4618      	mov	r0, r3
 800109e:	f000 f91b 	bl	80012d8 <SX1278_hw_GetDIO0>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d00b      	beq.n	80010c0 <SX1278_LoRaTxPacket+0x4e>
			SX1278_SPIRead(module, LR_RegIrqFlags);
 80010a8:	2112      	movs	r1, #18
 80010aa:	68f8      	ldr	r0, [r7, #12]
 80010ac:	f7ff fce6 	bl	8000a7c <SX1278_SPIRead>
			SX1278_clearLoRaIrq(module); //Clear irq
 80010b0:	68f8      	ldr	r0, [r7, #12]
 80010b2:	f7ff fed0 	bl	8000e56 <SX1278_clearLoRaIrq>
			SX1278_standby(module); //Entry Standby mode
 80010b6:	68f8      	ldr	r0, [r7, #12]
 80010b8:	f7ff fea0 	bl	8000dfc <SX1278_standby>
			return 1;
 80010bc:	2301      	movs	r3, #1
 80010be:	e013      	b.n	80010e8 <SX1278_LoRaTxPacket+0x76>
		}

		if (--timeout == 0) {
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	3b01      	subs	r3, #1
 80010c4:	603b      	str	r3, [r7, #0]
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d109      	bne.n	80010e0 <SX1278_LoRaTxPacket+0x6e>
			SX1278_hw_Reset(module->hw);
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	4618      	mov	r0, r3
 80010d2:	f000 f88c 	bl	80011ee <SX1278_hw_Reset>
			SX1278_config(module);
 80010d6:	68f8      	ldr	r0, [r7, #12]
 80010d8:	f7ff fd8c 	bl	8000bf4 <SX1278_config>
			return 0;
 80010dc:	2300      	movs	r3, #0
 80010de:	e003      	b.n	80010e8 <SX1278_LoRaTxPacket+0x76>
		}
		SX1278_hw_DelayMs(1);
 80010e0:	2001      	movs	r0, #1
 80010e2:	f000 f8ee 	bl	80012c2 <SX1278_hw_DelayMs>
		if (SX1278_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 80010e6:	e7d7      	b.n	8001098 <SX1278_LoRaTxPacket+0x26>
	}
}
 80010e8:	4618      	mov	r0, r3
 80010ea:	3710      	adds	r7, #16
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}

080010f0 <SX1278_init>:

void SX1278_init(SX1278_t *module, uint64_t frequency, uint8_t power,
		uint8_t LoRa_SF, uint8_t LoRa_BW, uint8_t LoRa_CR,
		uint8_t LoRa_CRC_sum, uint8_t packetLength) {
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b084      	sub	sp, #16
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	60f8      	str	r0, [r7, #12]
 80010f8:	e9c7 2300 	strd	r2, r3, [r7]
	SX1278_hw_init(module->hw);
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4618      	mov	r0, r3
 8001102:	f000 f848 	bl	8001196 <SX1278_hw_init>
	module->frequency = frequency;
 8001106:	68f9      	ldr	r1, [r7, #12]
 8001108:	e9d7 2300 	ldrd	r2, r3, [r7]
 800110c:	e9c1 2302 	strd	r2, r3, [r1, #8]
	module->power = power;
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	7e3a      	ldrb	r2, [r7, #24]
 8001114:	741a      	strb	r2, [r3, #16]
	module->LoRa_SF = LoRa_SF;
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	7f3a      	ldrb	r2, [r7, #28]
 800111a:	745a      	strb	r2, [r3, #17]
	module->LoRa_BW = LoRa_BW;
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001122:	749a      	strb	r2, [r3, #18]
	module->LoRa_CR = LoRa_CR;
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800112a:	74da      	strb	r2, [r3, #19]
	module->LoRa_CRC_sum = LoRa_CRC_sum;
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001132:	751a      	strb	r2, [r3, #20]
	module->packetLength = packetLength;
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800113a:	755a      	strb	r2, [r3, #21]
	SX1278_config(module);
 800113c:	68f8      	ldr	r0, [r7, #12]
 800113e:	f7ff fd59 	bl	8000bf4 <SX1278_config>
}
 8001142:	bf00      	nop
 8001144:	3710      	adds	r7, #16
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}

0800114a <SX1278_read>:

uint8_t SX1278_available(SX1278_t *module) {
	return SX1278_LoRaRxPacket(module);
}

uint8_t SX1278_read(SX1278_t *module, uint8_t *rxBuf, uint8_t length) {
 800114a:	b580      	push	{r7, lr}
 800114c:	b084      	sub	sp, #16
 800114e:	af00      	add	r7, sp, #0
 8001150:	60f8      	str	r0, [r7, #12]
 8001152:	60b9      	str	r1, [r7, #8]
 8001154:	4613      	mov	r3, r2
 8001156:	71fb      	strb	r3, [r7, #7]
	if (length != module->readBytes)
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	f893 3117 	ldrb.w	r3, [r3, #279]	; 0x117
 800115e:	79fa      	ldrb	r2, [r7, #7]
 8001160:	429a      	cmp	r2, r3
 8001162:	d003      	beq.n	800116c <SX1278_read+0x22>
		length = module->readBytes;
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	f893 3117 	ldrb.w	r3, [r3, #279]	; 0x117
 800116a:	71fb      	strb	r3, [r7, #7]
	memcpy(rxBuf, module->rxBuffer, length);
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	3317      	adds	r3, #23
 8001170:	79fa      	ldrb	r2, [r7, #7]
 8001172:	4619      	mov	r1, r3
 8001174:	68b8      	ldr	r0, [r7, #8]
 8001176:	f007 f865 	bl	8008244 <memcpy>
	rxBuf[length] = '\0';
 800117a:	79fb      	ldrb	r3, [r7, #7]
 800117c:	68ba      	ldr	r2, [r7, #8]
 800117e:	4413      	add	r3, r2
 8001180:	2200      	movs	r2, #0
 8001182:	701a      	strb	r2, [r3, #0]
	module->readBytes = 0;
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	2200      	movs	r2, #0
 8001188:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
	return length;
 800118c:	79fb      	ldrb	r3, [r7, #7]
}
 800118e:	4618      	mov	r0, r3
 8001190:	3710      	adds	r7, #16
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}

08001196 <SX1278_hw_init>:

#include "SX1278_hw.h"
#include <string.h>


__weak void SX1278_hw_init(SX1278_hw_t *hw) {
 8001196:	b580      	push	{r7, lr}
 8001198:	b082      	sub	sp, #8
 800119a:	af00      	add	r7, sp, #0
 800119c:	6078      	str	r0, [r7, #4]
	SX1278_hw_SetNSS(hw, 1);
 800119e:	2101      	movs	r1, #1
 80011a0:	6878      	ldr	r0, [r7, #4]
 80011a2:	f000 f80d 	bl	80011c0 <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	6858      	ldr	r0, [r3, #4]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	b29b      	uxth	r3, r3
 80011b0:	2201      	movs	r2, #1
 80011b2:	4619      	mov	r1, r3
 80011b4:	f001 fee3 	bl	8002f7e <HAL_GPIO_WritePin>
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <SX1278_hw_SetNSS>:

__weak void SX1278_hw_SetNSS(SX1278_hw_t *hw, int value) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(hw->nss.port, hw->nss.pin,
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	6958      	ldr	r0, [r3, #20]
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	691b      	ldr	r3, [r3, #16]
 80011d2:	b299      	uxth	r1, r3
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	2b01      	cmp	r3, #1
 80011d8:	bf0c      	ite	eq
 80011da:	2301      	moveq	r3, #1
 80011dc:	2300      	movne	r3, #0
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	461a      	mov	r2, r3
 80011e2:	f001 fecc 	bl	8002f7e <HAL_GPIO_WritePin>
			(value == 1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 80011e6:	bf00      	nop
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}

080011ee <SX1278_hw_Reset>:

__weak void SX1278_hw_Reset(SX1278_hw_t *hw) {
 80011ee:	b580      	push	{r7, lr}
 80011f0:	b082      	sub	sp, #8
 80011f2:	af00      	add	r7, sp, #0
 80011f4:	6078      	str	r0, [r7, #4]
	SX1278_hw_SetNSS(hw, 1);
 80011f6:	2101      	movs	r1, #1
 80011f8:	6878      	ldr	r0, [r7, #4]
 80011fa:	f7ff ffe1 	bl	80011c0 <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_RESET);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	6858      	ldr	r0, [r3, #4]
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	b29b      	uxth	r3, r3
 8001208:	2200      	movs	r2, #0
 800120a:	4619      	mov	r1, r3
 800120c:	f001 feb7 	bl	8002f7e <HAL_GPIO_WritePin>

	SX1278_hw_DelayMs(1);
 8001210:	2001      	movs	r0, #1
 8001212:	f000 f856 	bl	80012c2 <SX1278_hw_DelayMs>

	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6858      	ldr	r0, [r3, #4]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	b29b      	uxth	r3, r3
 8001220:	2201      	movs	r2, #1
 8001222:	4619      	mov	r1, r3
 8001224:	f001 feab 	bl	8002f7e <HAL_GPIO_WritePin>

	SX1278_hw_DelayMs(100);
 8001228:	2064      	movs	r0, #100	; 0x64
 800122a:	f000 f84a 	bl	80012c2 <SX1278_hw_DelayMs>
}
 800122e:	bf00      	nop
 8001230:	3708      	adds	r7, #8
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}

08001236 <SX1278_hw_SPICommand>:

__weak void SX1278_hw_SPICommand(SX1278_hw_t *hw, uint8_t cmd) {
 8001236:	b580      	push	{r7, lr}
 8001238:	b082      	sub	sp, #8
 800123a:	af00      	add	r7, sp, #0
 800123c:	6078      	str	r0, [r7, #4]
 800123e:	460b      	mov	r3, r1
 8001240:	70fb      	strb	r3, [r7, #3]
	SX1278_hw_SetNSS(hw, 0);
 8001242:	2100      	movs	r1, #0
 8001244:	6878      	ldr	r0, [r7, #4]
 8001246:	f7ff ffbb 	bl	80011c0 <SX1278_hw_SetNSS>
	HAL_SPI_Transmit(hw->spi, &cmd, 1, 1000);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6998      	ldr	r0, [r3, #24]
 800124e:	1cf9      	adds	r1, r7, #3
 8001250:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001254:	2201      	movs	r2, #1
 8001256:	f003 fc57 	bl	8004b08 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 800125a:	bf00      	nop
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	699b      	ldr	r3, [r3, #24]
 8001260:	4618      	mov	r0, r3
 8001262:	f003 ff3e 	bl	80050e2 <HAL_SPI_GetState>
 8001266:	4603      	mov	r3, r0
 8001268:	2b01      	cmp	r3, #1
 800126a:	d1f7      	bne.n	800125c <SX1278_hw_SPICommand+0x26>
		;
}
 800126c:	bf00      	nop
 800126e:	bf00      	nop
 8001270:	3708      	adds	r7, #8
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}

08001276 <SX1278_hw_SPIReadByte>:

__weak uint8_t SX1278_hw_SPIReadByte(SX1278_hw_t *hw) {
 8001276:	b580      	push	{r7, lr}
 8001278:	b086      	sub	sp, #24
 800127a:	af02      	add	r7, sp, #8
 800127c:	6078      	str	r0, [r7, #4]
	uint8_t txByte = 0x00;
 800127e:	2300      	movs	r3, #0
 8001280:	73fb      	strb	r3, [r7, #15]
	uint8_t rxByte = 0x00;
 8001282:	2300      	movs	r3, #0
 8001284:	73bb      	strb	r3, [r7, #14]

	SX1278_hw_SetNSS(hw, 0);
 8001286:	2100      	movs	r1, #0
 8001288:	6878      	ldr	r0, [r7, #4]
 800128a:	f7ff ff99 	bl	80011c0 <SX1278_hw_SetNSS>
	HAL_SPI_TransmitReceive(hw->spi, &txByte, &rxByte, 1, 1000);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6998      	ldr	r0, [r3, #24]
 8001292:	f107 020e 	add.w	r2, r7, #14
 8001296:	f107 010f 	add.w	r1, r7, #15
 800129a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800129e:	9300      	str	r3, [sp, #0]
 80012a0:	2301      	movs	r3, #1
 80012a2:	f003 fd75 	bl	8004d90 <HAL_SPI_TransmitReceive>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 80012a6:	bf00      	nop
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	699b      	ldr	r3, [r3, #24]
 80012ac:	4618      	mov	r0, r3
 80012ae:	f003 ff18 	bl	80050e2 <HAL_SPI_GetState>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b01      	cmp	r3, #1
 80012b6:	d1f7      	bne.n	80012a8 <SX1278_hw_SPIReadByte+0x32>
		;
	return rxByte;
 80012b8:	7bbb      	ldrb	r3, [r7, #14]
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3710      	adds	r7, #16
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}

080012c2 <SX1278_hw_DelayMs>:

__weak void SX1278_hw_DelayMs(uint32_t msec) {
 80012c2:	b580      	push	{r7, lr}
 80012c4:	b082      	sub	sp, #8
 80012c6:	af00      	add	r7, sp, #0
 80012c8:	6078      	str	r0, [r7, #4]
	HAL_Delay(msec);
 80012ca:	6878      	ldr	r0, [r7, #4]
 80012cc:	f001 f9a6 	bl	800261c <HAL_Delay>
}
 80012d0:	bf00      	nop
 80012d2:	3708      	adds	r7, #8
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}

080012d8 <SX1278_hw_GetDIO0>:

__weak int SX1278_hw_GetDIO0(SX1278_hw_t *hw) {
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
	return (HAL_GPIO_ReadPin(hw->dio0.port, hw->dio0.pin) == GPIO_PIN_SET);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	68da      	ldr	r2, [r3, #12]
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	689b      	ldr	r3, [r3, #8]
 80012e8:	b29b      	uxth	r3, r3
 80012ea:	4619      	mov	r1, r3
 80012ec:	4610      	mov	r0, r2
 80012ee:	f001 fe2f 	bl	8002f50 <HAL_GPIO_ReadPin>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b01      	cmp	r3, #1
 80012f6:	bf0c      	ite	eq
 80012f8:	2301      	moveq	r3, #1
 80012fa:	2300      	movne	r3, #0
 80012fc:	b2db      	uxtb	r3, r3
}
 80012fe:	4618      	mov	r0, r3
 8001300:	3708      	adds	r7, #8
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
	...

08001308 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001308:	b480      	push	{r7}
 800130a:	b085      	sub	sp, #20
 800130c:	af00      	add	r7, sp, #0
 800130e:	60f8      	str	r0, [r7, #12]
 8001310:	60b9      	str	r1, [r7, #8]
 8001312:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	4a06      	ldr	r2, [pc, #24]	; (8001330 <vApplicationGetIdleTaskMemory+0x28>)
 8001318:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800131a:	68bb      	ldr	r3, [r7, #8]
 800131c:	4a05      	ldr	r2, [pc, #20]	; (8001334 <vApplicationGetIdleTaskMemory+0x2c>)
 800131e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2280      	movs	r2, #128	; 0x80
 8001324:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001326:	bf00      	nop
 8001328:	3714      	adds	r7, #20
 800132a:	46bd      	mov	sp, r7
 800132c:	bc80      	pop	{r7}
 800132e:	4770      	bx	lr
 8001330:	20000094 	.word	0x20000094
 8001334:	20000148 	.word	0x20000148

08001338 <uart_printf>:
void TransmitTaskInit(void const * argument);
void SensorTaskInit(void const * argument);

/* USER CODE BEGIN PFP */
void uart_printf(const char *format,...)
{
 8001338:	b40f      	push	{r0, r1, r2, r3}
 800133a:	b580      	push	{r7, lr}
 800133c:	b0a2      	sub	sp, #136	; 0x88
 800133e:	af00      	add	r7, sp, #0
	char packet[128];
	va_list args;
	va_start(args, format);
 8001340:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001344:	603b      	str	r3, [r7, #0]
	int len = vsnprintf(packet, sizeof(packet), format, args);
 8001346:	1d38      	adds	r0, r7, #4
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800134e:	2180      	movs	r1, #128	; 0x80
 8001350:	f007 f88e 	bl	8008470 <vsniprintf>
 8001354:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
	va_end(args);

	if (len > 0) {
 8001358:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800135c:	2b00      	cmp	r3, #0
 800135e:	dd0f      	ble.n	8001380 <uart_printf+0x48>
	    if (len > sizeof(packet)) len = sizeof(packet);
 8001360:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001364:	2b80      	cmp	r3, #128	; 0x80
 8001366:	d902      	bls.n	800136e <uart_printf+0x36>
 8001368:	2380      	movs	r3, #128	; 0x80
 800136a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	    HAL_UART_Transmit(&huart1, (uint8_t*)packet, len, 500);
 800136e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001372:	b29a      	uxth	r2, r3
 8001374:	1d39      	adds	r1, r7, #4
 8001376:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800137a:	4805      	ldr	r0, [pc, #20]	; (8001390 <uart_printf+0x58>)
 800137c:	f004 fa06 	bl	800578c <HAL_UART_Transmit>
	}
}
 8001380:	bf00      	nop
 8001382:	3788      	adds	r7, #136	; 0x88
 8001384:	46bd      	mov	sp, r7
 8001386:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800138a:	b004      	add	sp, #16
 800138c:	4770      	bx	lr
 800138e:	bf00      	nop
 8001390:	200011a0 	.word	0x200011a0

08001394 <transmit_mode>:


int transmit_mode(uint8_t* packet, uint32_t size)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b084      	sub	sp, #16
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
 800139c:	6039      	str	r1, [r7, #0]
    uart_printf("[TX] Sending package...\n");
 800139e:	4823      	ldr	r0, [pc, #140]	; (800142c <transmit_mode+0x98>)
 80013a0:	f7ff ffca 	bl	8001338 <uart_printf>
    HAL_Delay(200);
 80013a4:	20c8      	movs	r0, #200	; 0xc8
 80013a6:	f001 f939 	bl	800261c <HAL_Delay>
    int ret = SX1278_LoRaEntryTx(&SX1278, size, 2000);
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	b2db      	uxtb	r3, r3
 80013ae:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80013b2:	4619      	mov	r1, r3
 80013b4:	481e      	ldr	r0, [pc, #120]	; (8001430 <transmit_mode+0x9c>)
 80013b6:	f7ff fe04 	bl	8000fc2 <SX1278_LoRaEntryTx>
 80013ba:	60b8      	str	r0, [r7, #8]
    uart_printf("[TX] Transmit mode: %d\n", ret);
 80013bc:	68b9      	ldr	r1, [r7, #8]
 80013be:	481d      	ldr	r0, [pc, #116]	; (8001434 <transmit_mode+0xa0>)
 80013c0:	f7ff ffba 	bl	8001338 <uart_printf>
    if (!ret) return 0;
 80013c4:	68bb      	ldr	r3, [r7, #8]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d101      	bne.n	80013ce <transmit_mode+0x3a>
 80013ca:	2300      	movs	r3, #0
 80013cc:	e02a      	b.n	8001424 <transmit_mode+0x90>

    uart_printf("[TX] TX HEX: ");
 80013ce:	481a      	ldr	r0, [pc, #104]	; (8001438 <transmit_mode+0xa4>)
 80013d0:	f7ff ffb2 	bl	8001338 <uart_printf>
    for(int i=0;i<size;i++)
 80013d4:	2300      	movs	r3, #0
 80013d6:	60fb      	str	r3, [r7, #12]
 80013d8:	e00a      	b.n	80013f0 <transmit_mode+0x5c>
        uart_printf("%02X ", packet[i]);
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	687a      	ldr	r2, [r7, #4]
 80013de:	4413      	add	r3, r2
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	4619      	mov	r1, r3
 80013e4:	4815      	ldr	r0, [pc, #84]	; (800143c <transmit_mode+0xa8>)
 80013e6:	f7ff ffa7 	bl	8001338 <uart_printf>
    for(int i=0;i<size;i++)
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	3301      	adds	r3, #1
 80013ee:	60fb      	str	r3, [r7, #12]
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	683a      	ldr	r2, [r7, #0]
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d8f0      	bhi.n	80013da <transmit_mode+0x46>
    uart_printf("\n");
 80013f8:	4811      	ldr	r0, [pc, #68]	; (8001440 <transmit_mode+0xac>)
 80013fa:	f7ff ff9d 	bl	8001338 <uart_printf>

    ret = SX1278_LoRaTxPacket(&SX1278, packet, size, 2000);
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	b2da      	uxtb	r2, r3
 8001402:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001406:	6879      	ldr	r1, [r7, #4]
 8001408:	4809      	ldr	r0, [pc, #36]	; (8001430 <transmit_mode+0x9c>)
 800140a:	f7ff fe32 	bl	8001072 <SX1278_LoRaTxPacket>
 800140e:	60b8      	str	r0, [r7, #8]
    if (!ret) return 0;
 8001410:	68bb      	ldr	r3, [r7, #8]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d101      	bne.n	800141a <transmit_mode+0x86>
 8001416:	2300      	movs	r3, #0
 8001418:	e004      	b.n	8001424 <transmit_mode+0x90>
    uart_printf("[TX] Transmit OK: %d\n", ret);
 800141a:	68b9      	ldr	r1, [r7, #8]
 800141c:	4809      	ldr	r0, [pc, #36]	; (8001444 <transmit_mode+0xb0>)
 800141e:	f7ff ff8b 	bl	8001338 <uart_printf>
    return 1;
 8001422:	2301      	movs	r3, #1
}
 8001424:	4618      	mov	r0, r3
 8001426:	3710      	adds	r7, #16
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	08008c00 	.word	0x08008c00
 8001430:	20001280 	.word	0x20001280
 8001434:	08008c1c 	.word	0x08008c1c
 8001438:	08008c34 	.word	0x08008c34
 800143c:	08008c44 	.word	0x08008c44
 8001440:	08008c4c 	.word	0x08008c4c
 8001444:	08008c50 	.word	0x08008c50

08001448 <receive_mode>:

int receive_mode(uint8_t* packet,uint32_t size)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b084      	sub	sp, #16
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
 8001450:	6039      	str	r1, [r7, #0]
    int ret;
    ret = SX1278_LoRaEntryRx(&SX1278, size, 2000);
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	b2db      	uxtb	r3, r3
 8001456:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800145a:	4619      	mov	r1, r3
 800145c:	481e      	ldr	r0, [pc, #120]	; (80014d8 <receive_mode+0x90>)
 800145e:	f7ff fd07 	bl	8000e70 <SX1278_LoRaEntryRx>
 8001462:	60b8      	str	r0, [r7, #8]
    uart_printf("[RX] Receive mode: %d\n", ret);
 8001464:	68b9      	ldr	r1, [r7, #8]
 8001466:	481d      	ldr	r0, [pc, #116]	; (80014dc <receive_mode+0x94>)
 8001468:	f7ff ff66 	bl	8001338 <uart_printf>
    if (!ret) return 0;
 800146c:	68bb      	ldr	r3, [r7, #8]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d101      	bne.n	8001476 <receive_mode+0x2e>
 8001472:	2300      	movs	r3, #0
 8001474:	e02c      	b.n	80014d0 <receive_mode+0x88>

    HAL_Delay(800);
 8001476:	f44f 7048 	mov.w	r0, #800	; 0x320
 800147a:	f001 f8cf 	bl	800261c <HAL_Delay>

    ret = SX1278_LoRaRxPacket(&SX1278);
 800147e:	4816      	ldr	r0, [pc, #88]	; (80014d8 <receive_mode+0x90>)
 8001480:	f7ff fd5b 	bl	8000f3a <SX1278_LoRaRxPacket>
 8001484:	4603      	mov	r3, r0
 8001486:	60bb      	str	r3, [r7, #8]
    uart_printf("[RX] Received: %d bytes\n", ret);
 8001488:	68b9      	ldr	r1, [r7, #8]
 800148a:	4815      	ldr	r0, [pc, #84]	; (80014e0 <receive_mode+0x98>)
 800148c:	f7ff ff54 	bl	8001338 <uart_printf>

    if (ret > 0)
 8001490:	68bb      	ldr	r3, [r7, #8]
 8001492:	2b00      	cmp	r3, #0
 8001494:	dd1b      	ble.n	80014ce <receive_mode+0x86>
    {
        SX1278_read(&SX1278, packet, ret);
 8001496:	68bb      	ldr	r3, [r7, #8]
 8001498:	b2db      	uxtb	r3, r3
 800149a:	461a      	mov	r2, r3
 800149c:	6879      	ldr	r1, [r7, #4]
 800149e:	480e      	ldr	r0, [pc, #56]	; (80014d8 <receive_mode+0x90>)
 80014a0:	f7ff fe53 	bl	800114a <SX1278_read>
        // print gateway or dev target only

        for(int i=0;i<ret;i++)
 80014a4:	2300      	movs	r3, #0
 80014a6:	60fb      	str	r3, [r7, #12]
 80014a8:	e00a      	b.n	80014c0 <receive_mode+0x78>
        {
            uart_printf("%02X ", packet[i]);
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	687a      	ldr	r2, [r7, #4]
 80014ae:	4413      	add	r3, r2
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	4619      	mov	r1, r3
 80014b4:	480b      	ldr	r0, [pc, #44]	; (80014e4 <receive_mode+0x9c>)
 80014b6:	f7ff ff3f 	bl	8001338 <uart_printf>
        for(int i=0;i<ret;i++)
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	3301      	adds	r3, #1
 80014be:	60fb      	str	r3, [r7, #12]
 80014c0:	68fa      	ldr	r2, [r7, #12]
 80014c2:	68bb      	ldr	r3, [r7, #8]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	dbf0      	blt.n	80014aa <receive_mode+0x62>
            //get dest = ack
        }
        uart_printf("\n");
 80014c8:	4807      	ldr	r0, [pc, #28]	; (80014e8 <receive_mode+0xa0>)
 80014ca:	f7ff ff35 	bl	8001338 <uart_printf>
    }

    return ret;   // <-- IMPORTANT: return number of bytes!
 80014ce:	68bb      	ldr	r3, [r7, #8]
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	3710      	adds	r7, #16
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	20001280 	.word	0x20001280
 80014dc:	08008c68 	.word	0x08008c68
 80014e0:	08008c80 	.word	0x08008c80
 80014e4:	08008c44 	.word	0x08008c44
 80014e8:	08008c4c 	.word	0x08008c4c

080014ec <merge_packet>:

uint32_t merge_packet(uint8_t *transmit_packet,
                      uint32_t tx_size,
                      uint8_t target_id)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b08b      	sub	sp, #44	; 0x2c
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	60f8      	str	r0, [r7, #12]
 80014f4:	60b9      	str	r1, [r7, #8]
 80014f6:	4613      	mov	r3, r2
 80014f8:	71fb      	strb	r3, [r7, #7]
    const uint32_t SEARCH_LEN = sizeof(receive_packet);
 80014fa:	233c      	movs	r3, #60	; 0x3c
 80014fc:	61bb      	str	r3, [r7, #24]
    const uint32_t MERGE_LEN  = 10;
 80014fe:	230a      	movs	r3, #10
 8001500:	617b      	str	r3, [r7, #20]
    int location = -1;
 8001502:	f04f 33ff 	mov.w	r3, #4294967295
 8001506:	627b      	str	r3, [r7, #36]	; 0x24

    // 1. Search for pattern: 0x02, dev_id, target_id
    for (uint32_t i = 0; i + 2 < SEARCH_LEN; i++)
 8001508:	2300      	movs	r3, #0
 800150a:	623b      	str	r3, [r7, #32]
 800150c:	e019      	b.n	8001542 <merge_packet+0x56>
    {
        if (receive_packet[i]     == 0x02 &&
 800150e:	4a24      	ldr	r2, [pc, #144]	; (80015a0 <merge_packet+0xb4>)
 8001510:	6a3b      	ldr	r3, [r7, #32]
 8001512:	4413      	add	r3, r2
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	2b02      	cmp	r3, #2
 8001518:	d110      	bne.n	800153c <merge_packet+0x50>
            receive_packet[i + 1] == dev_id &&
 800151a:	6a3b      	ldr	r3, [r7, #32]
 800151c:	3301      	adds	r3, #1
 800151e:	4a20      	ldr	r2, [pc, #128]	; (80015a0 <merge_packet+0xb4>)
 8001520:	5cd3      	ldrb	r3, [r2, r3]
        if (receive_packet[i]     == 0x02 &&
 8001522:	2b18      	cmp	r3, #24
 8001524:	d10a      	bne.n	800153c <merge_packet+0x50>
            receive_packet[i + 2] == target_id)
 8001526:	6a3b      	ldr	r3, [r7, #32]
 8001528:	3302      	adds	r3, #2
 800152a:	4a1d      	ldr	r2, [pc, #116]	; (80015a0 <merge_packet+0xb4>)
 800152c:	5cd3      	ldrb	r3, [r2, r3]
            receive_packet[i + 1] == dev_id &&
 800152e:	79fa      	ldrb	r2, [r7, #7]
 8001530:	429a      	cmp	r2, r3
 8001532:	d103      	bne.n	800153c <merge_packet+0x50>
        {
            location = i + 2;   // start copying FROM byte [id]
 8001534:	6a3b      	ldr	r3, [r7, #32]
 8001536:	3302      	adds	r3, #2
 8001538:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800153a:	e007      	b.n	800154c <merge_packet+0x60>
    for (uint32_t i = 0; i + 2 < SEARCH_LEN; i++)
 800153c:	6a3b      	ldr	r3, [r7, #32]
 800153e:	3301      	adds	r3, #1
 8001540:	623b      	str	r3, [r7, #32]
 8001542:	6a3b      	ldr	r3, [r7, #32]
 8001544:	3302      	adds	r3, #2
 8001546:	69ba      	ldr	r2, [r7, #24]
 8001548:	429a      	cmp	r2, r3
 800154a:	d8e0      	bhi.n	800150e <merge_packet+0x22>
        }
    }

    // 2. If not found, return unchanged size
    if (location < 0)
 800154c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800154e:	2b00      	cmp	r3, #0
 8001550:	da01      	bge.n	8001556 <merge_packet+0x6a>
        return tx_size;
 8001552:	68bb      	ldr	r3, [r7, #8]
 8001554:	e01f      	b.n	8001596 <merge_packet+0xaa>

    // 3. Ensure we dont copy out of bounds
    if (location + MERGE_LEN > SEARCH_LEN)
 8001556:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001558:	697b      	ldr	r3, [r7, #20]
 800155a:	4413      	add	r3, r2
 800155c:	69ba      	ldr	r2, [r7, #24]
 800155e:	429a      	cmp	r2, r3
 8001560:	d201      	bcs.n	8001566 <merge_packet+0x7a>
        return tx_size;
 8001562:	68bb      	ldr	r3, [r7, #8]
 8001564:	e017      	b.n	8001596 <merge_packet+0xaa>

    // 4. Copy 10 bytes into transmit_packet
    for (uint32_t i = 0; i < MERGE_LEN; i++)
 8001566:	2300      	movs	r3, #0
 8001568:	61fb      	str	r3, [r7, #28]
 800156a:	e00d      	b.n	8001588 <merge_packet+0x9c>
    {
        transmit_packet[tx_size + i] = receive_packet[location + i];
 800156c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800156e:	69fb      	ldr	r3, [r7, #28]
 8001570:	441a      	add	r2, r3
 8001572:	68b9      	ldr	r1, [r7, #8]
 8001574:	69fb      	ldr	r3, [r7, #28]
 8001576:	440b      	add	r3, r1
 8001578:	68f9      	ldr	r1, [r7, #12]
 800157a:	440b      	add	r3, r1
 800157c:	4908      	ldr	r1, [pc, #32]	; (80015a0 <merge_packet+0xb4>)
 800157e:	5c8a      	ldrb	r2, [r1, r2]
 8001580:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < MERGE_LEN; i++)
 8001582:	69fb      	ldr	r3, [r7, #28]
 8001584:	3301      	adds	r3, #1
 8001586:	61fb      	str	r3, [r7, #28]
 8001588:	69fa      	ldr	r2, [r7, #28]
 800158a:	697b      	ldr	r3, [r7, #20]
 800158c:	429a      	cmp	r2, r3
 800158e:	d3ed      	bcc.n	800156c <merge_packet+0x80>
    }

    // 5. Return new packet length
    return tx_size + MERGE_LEN;
 8001590:	68ba      	ldr	r2, [r7, #8]
 8001592:	697b      	ldr	r3, [r7, #20]
 8001594:	4413      	add	r3, r2
}
 8001596:	4618      	mov	r0, r3
 8001598:	372c      	adds	r7, #44	; 0x2c
 800159a:	46bd      	mov	sp, r7
 800159c:	bc80      	pop	{r7}
 800159e:	4770      	bx	lr
 80015a0:	20001240 	.word	0x20001240

080015a4 <packet_build>:
    return i;   // number of valid bytes until first zero
}


uint32_t packet_build(uint8_t cmd, uint8_t *transmit_packet)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b088      	sub	sp, #32
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	4603      	mov	r3, r0
 80015ac:	6039      	str	r1, [r7, #0]
 80015ae:	71fb      	strb	r3, [r7, #7]
    if (transmit_packet == NULL) return 0;
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d101      	bne.n	80015ba <packet_build+0x16>
 80015b6:	2300      	movs	r3, #0
 80015b8:	e0ad      	b.n	8001716 <packet_build+0x172>

    switch (cmd)
 80015ba:	79fb      	ldrb	r3, [r7, #7]
 80015bc:	3b01      	subs	r3, #1
 80015be:	2b10      	cmp	r3, #16
 80015c0:	f200 80a8 	bhi.w	8001714 <packet_build+0x170>
 80015c4:	a201      	add	r2, pc, #4	; (adr r2, 80015cc <packet_build+0x28>)
 80015c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015ca:	bf00      	nop
 80015cc:	08001611 	.word	0x08001611
 80015d0:	0800162b 	.word	0x0800162b
 80015d4:	08001715 	.word	0x08001715
 80015d8:	08001715 	.word	0x08001715
 80015dc:	08001715 	.word	0x08001715
 80015e0:	08001715 	.word	0x08001715
 80015e4:	08001715 	.word	0x08001715
 80015e8:	08001715 	.word	0x08001715
 80015ec:	08001715 	.word	0x08001715
 80015f0:	08001715 	.word	0x08001715
 80015f4:	08001715 	.word	0x08001715
 80015f8:	08001715 	.word	0x08001715
 80015fc:	08001715 	.word	0x08001715
 8001600:	08001715 	.word	0x08001715
 8001604:	08001715 	.word	0x08001715
 8001608:	080016f9 	.word	0x080016f9
 800160c:	080016c5 	.word	0x080016c5
    {
        case 0x01:
            // Gateway broadcast response / connection handshake packet

            transmit_packet[0] = 0x01;
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	2201      	movs	r2, #1
 8001614:	701a      	strb	r2, [r3, #0]
            transmit_packet[1] = 0xFF;         // gateway broadcast dest
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	3301      	adds	r3, #1
 800161a:	22ff      	movs	r2, #255	; 0xff
 800161c:	701a      	strb	r2, [r3, #0]
            transmit_packet[2] = dev_id;
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	3302      	adds	r3, #2
 8001622:	2218      	movs	r2, #24
 8001624:	701a      	strb	r2, [r3, #0]
            return 3;
 8001626:	2303      	movs	r3, #3
 8001628:	e075      	b.n	8001716 <packet_build+0x172>
            break;

        case 0x02:
            // Data packet: copy sensor_packet into bytes 3..10 (8 bytes)
            transmit_packet[0] = 0x02;
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	2202      	movs	r2, #2
 800162e:	701a      	strb	r2, [r3, #0]
            transmit_packet[1] = dest;         // send to current dest
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	3301      	adds	r3, #1
 8001634:	4a3a      	ldr	r2, [pc, #232]	; (8001720 <packet_build+0x17c>)
 8001636:	7812      	ldrb	r2, [r2, #0]
 8001638:	701a      	strb	r2, [r3, #0]
            transmit_packet[2] = dev_id;
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	3302      	adds	r3, #2
 800163e:	2218      	movs	r2, #24
 8001640:	701a      	strb	r2, [r3, #0]
            // Defensive copy: ensure sensor_packet has SENSOR_PACKET_LEN bytes
            for (int i = 3; i < 11; i++)
 8001642:	2303      	movs	r3, #3
 8001644:	61fb      	str	r3, [r7, #28]
 8001646:	e016      	b.n	8001676 <packet_build+0xd2>
            {
                int idx = i - 3;
 8001648:	69fb      	ldr	r3, [r7, #28]
 800164a:	3b03      	subs	r3, #3
 800164c:	60fb      	str	r3, [r7, #12]
                if (idx < SENSOR_PACKET_LEN)
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	2b07      	cmp	r3, #7
 8001652:	dc08      	bgt.n	8001666 <packet_build+0xc2>
                    transmit_packet[i] = sensor_packet[idx];
 8001654:	69fb      	ldr	r3, [r7, #28]
 8001656:	683a      	ldr	r2, [r7, #0]
 8001658:	4413      	add	r3, r2
 800165a:	4932      	ldr	r1, [pc, #200]	; (8001724 <packet_build+0x180>)
 800165c:	68fa      	ldr	r2, [r7, #12]
 800165e:	440a      	add	r2, r1
 8001660:	7812      	ldrb	r2, [r2, #0]
 8001662:	701a      	strb	r2, [r3, #0]
 8001664:	e004      	b.n	8001670 <packet_build+0xcc>
                else
                    transmit_packet[i] = 0;
 8001666:	69fb      	ldr	r3, [r7, #28]
 8001668:	683a      	ldr	r2, [r7, #0]
 800166a:	4413      	add	r3, r2
 800166c:	2200      	movs	r2, #0
 800166e:	701a      	strb	r2, [r3, #0]
            for (int i = 3; i < 11; i++)
 8001670:	69fb      	ldr	r3, [r7, #28]
 8001672:	3301      	adds	r3, #1
 8001674:	61fb      	str	r3, [r7, #28]
 8001676:	69fb      	ldr	r3, [r7, #28]
 8001678:	2b0a      	cmp	r3, #10
 800167a:	dde5      	ble.n	8001648 <packet_build+0xa4>
            }
            int size = 11;
 800167c:	230b      	movs	r3, #11
 800167e:	61bb      	str	r3, [r7, #24]
            // Optionally merge/aggregate per connected nodes
            for (int i = 0; i < con_dev; i++)
 8001680:	2300      	movs	r3, #0
 8001682:	617b      	str	r3, [r7, #20]
 8001684:	e016      	b.n	80016b4 <packet_build+0x110>
            {
                if (i < CONNECTED_NODE_COUNT && connected_node[i] != 0)
 8001686:	697b      	ldr	r3, [r7, #20]
 8001688:	2b04      	cmp	r3, #4
 800168a:	dc10      	bgt.n	80016ae <packet_build+0x10a>
 800168c:	4a26      	ldr	r2, [pc, #152]	; (8001728 <packet_build+0x184>)
 800168e:	697b      	ldr	r3, [r7, #20]
 8001690:	4413      	add	r3, r2
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d00a      	beq.n	80016ae <packet_build+0x10a>
                {
                    size = merge_packet(transmit_packet, size, connected_node[i]);
 8001698:	69b9      	ldr	r1, [r7, #24]
 800169a:	4a23      	ldr	r2, [pc, #140]	; (8001728 <packet_build+0x184>)
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	4413      	add	r3, r2
 80016a0:	781b      	ldrb	r3, [r3, #0]
 80016a2:	461a      	mov	r2, r3
 80016a4:	6838      	ldr	r0, [r7, #0]
 80016a6:	f7ff ff21 	bl	80014ec <merge_packet>
 80016aa:	4603      	mov	r3, r0
 80016ac:	61bb      	str	r3, [r7, #24]
            for (int i = 0; i < con_dev; i++)
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	3301      	adds	r3, #1
 80016b2:	617b      	str	r3, [r7, #20]
 80016b4:	4b1d      	ldr	r3, [pc, #116]	; (800172c <packet_build+0x188>)
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	461a      	mov	r2, r3
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	4293      	cmp	r3, r2
 80016be:	dbe2      	blt.n	8001686 <packet_build+0xe2>
                }
            }

            return size;
 80016c0:	69bb      	ldr	r3, [r7, #24]
 80016c2:	e028      	b.n	8001716 <packet_build+0x172>

        case 0x11:
            // response with 0x11 (you previously set 0x11 for response)
            // but when building 0x10 we will construct a 0x11 response packet

            transmit_packet[0] = 0x11;
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	2211      	movs	r2, #17
 80016c8:	701a      	strb	r2, [r3, #0]
            transmit_packet[1] = dev_id;
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	3301      	adds	r3, #1
 80016ce:	2218      	movs	r2, #24
 80016d0:	701a      	strb	r2, [r3, #0]

            for (int i = 2; i < 7; i++)
 80016d2:	2302      	movs	r3, #2
 80016d4:	613b      	str	r3, [r7, #16]
 80016d6:	e00a      	b.n	80016ee <packet_build+0x14a>
            {
                transmit_packet[i] = connected_node[i - 2];
 80016d8:	693b      	ldr	r3, [r7, #16]
 80016da:	1e9a      	subs	r2, r3, #2
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	6839      	ldr	r1, [r7, #0]
 80016e0:	440b      	add	r3, r1
 80016e2:	4911      	ldr	r1, [pc, #68]	; (8001728 <packet_build+0x184>)
 80016e4:	5c8a      	ldrb	r2, [r1, r2]
 80016e6:	701a      	strb	r2, [r3, #0]
            for (int i = 2; i < 7; i++)
 80016e8:	693b      	ldr	r3, [r7, #16]
 80016ea:	3301      	adds	r3, #1
 80016ec:	613b      	str	r3, [r7, #16]
 80016ee:	693b      	ldr	r3, [r7, #16]
 80016f0:	2b06      	cmp	r3, #6
 80016f2:	ddf1      	ble.n	80016d8 <packet_build+0x134>
            }
            return 7;
 80016f4:	2307      	movs	r3, #7
 80016f6:	e00e      	b.n	8001716 <packet_build+0x172>
            break;

        case 0x10:
        	transmit_packet[0] = 0x10;
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	2210      	movs	r2, #16
 80016fc:	701a      	strb	r2, [r3, #0]
        	transmit_packet[1] = dest;
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	3301      	adds	r3, #1
 8001702:	4a07      	ldr	r2, [pc, #28]	; (8001720 <packet_build+0x17c>)
 8001704:	7812      	ldrb	r2, [r2, #0]
 8001706:	701a      	strb	r2, [r3, #0]
        	transmit_packet[2] = dev_id;
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	3302      	adds	r3, #2
 800170c:	2218      	movs	r2, #24
 800170e:	701a      	strb	r2, [r3, #0]

        	  return 3;
 8001710:	2303      	movs	r3, #3
 8001712:	e000      	b.n	8001716 <packet_build+0x172>
        break;
        default:
            // unknown command  leave packet zeroed or set an error code
        	return 0;
 8001714:	2300      	movs	r3, #0
            break;
    }
}
 8001716:	4618      	mov	r0, r3
 8001718:	3720      	adds	r7, #32
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	20000000 	.word	0x20000000
 8001724:	20000384 	.word	0x20000384
 8001728:	20000390 	.word	0x20000390
 800172c:	2000038c 	.word	0x2000038c

08001730 <packet_process>:

/* ======= Corrected packet_process ======= */
void packet_process(uint8_t *receive_packet, uint8_t size)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b08a      	sub	sp, #40	; 0x28
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	460b      	mov	r3, r1
 800173a:	70fb      	strb	r3, [r7, #3]
    if (receive_packet == NULL || size == 0) return;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2b00      	cmp	r3, #0
 8001740:	f000 815f 	beq.w	8001a02 <packet_process+0x2d2>
 8001744:	78fb      	ldrb	r3, [r7, #3]
 8001746:	2b00      	cmp	r3, #0
 8001748:	f000 815b 	beq.w	8001a02 <packet_process+0x2d2>

    uint8_t cmd = receive_packet[0];
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	72fb      	strb	r3, [r7, #11]

    switch (cmd)
 8001752:	7afb      	ldrb	r3, [r7, #11]
 8001754:	3b01      	subs	r3, #1
 8001756:	2b10      	cmp	r3, #16
 8001758:	f200 8155 	bhi.w	8001a06 <packet_process+0x2d6>
 800175c:	a201      	add	r2, pc, #4	; (adr r2, 8001764 <packet_process+0x34>)
 800175e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001762:	bf00      	nop
 8001764:	080017a9 	.word	0x080017a9
 8001768:	0800186f 	.word	0x0800186f
 800176c:	08001a07 	.word	0x08001a07
 8001770:	08001a07 	.word	0x08001a07
 8001774:	08001a07 	.word	0x08001a07
 8001778:	08001a07 	.word	0x08001a07
 800177c:	08001a07 	.word	0x08001a07
 8001780:	08001a07 	.word	0x08001a07
 8001784:	08001a07 	.word	0x08001a07
 8001788:	08001a07 	.word	0x08001a07
 800178c:	08001a07 	.word	0x08001a07
 8001790:	08001a07 	.word	0x08001a07
 8001794:	08001a07 	.word	0x08001a07
 8001798:	08001a07 	.word	0x08001a07
 800179c:	08001a07 	.word	0x08001a07
 80017a0:	080018d7 	.word	0x080018d7
 80017a4:	0800195f 	.word	0x0800195f
    {
        case 0x01:   // gateway broadcast: check slots / join logic
        {
            // Expect at least 7 bytes (0..6) for the list check
            if (size != 7)
 80017a8:	78fb      	ldrb	r3, [r7, #3]
 80017aa:	2b07      	cmp	r3, #7
 80017ac:	d005      	beq.n	80017ba <packet_process+0x8a>
            {
                uart_printf("[01] pkt 0x01 not from gateway (size=%d)\n", size);
 80017ae:	78fb      	ldrb	r3, [r7, #3]
 80017b0:	4619      	mov	r1, r3
 80017b2:	489d      	ldr	r0, [pc, #628]	; (8001a28 <packet_process+0x2f8>)
 80017b4:	f7ff fdc0 	bl	8001338 <uart_printf>
                break;
 80017b8:	e132      	b.n	8001a20 <packet_process+0x2f0>
            }

            if (receive_packet[1] != 0xFF)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	3301      	adds	r3, #1
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	2bff      	cmp	r3, #255	; 0xff
 80017c2:	f040 8122 	bne.w	8001a0a <packet_process+0x2da>
            {
                // Not gateway broadcast
                break;
            }

            uart_printf("[01] connecting...\n");
 80017c6:	4899      	ldr	r0, [pc, #612]	; (8001a2c <packet_process+0x2fc>)
 80017c8:	f7ff fdb6 	bl	8001338 <uart_printf>

            uint8_t connected = 0;
 80017cc:	2300      	movs	r3, #0
 80017ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            uint8_t empty_slot = 0;
 80017d2:	2300      	movs	r3, #0
 80017d4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

            // fields 2..6 are nodes list
            for (int i = 2; i <= 6; i++)
 80017d8:	2302      	movs	r3, #2
 80017da:	623b      	str	r3, [r7, #32]
 80017dc:	e015      	b.n	800180a <packet_process+0xda>
            {
                if (receive_packet[i] == dev_id)
 80017de:	6a3b      	ldr	r3, [r7, #32]
 80017e0:	687a      	ldr	r2, [r7, #4]
 80017e2:	4413      	add	r3, r2
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	2b18      	cmp	r3, #24
 80017e8:	d103      	bne.n	80017f2 <packet_process+0xc2>
                {
                	connected = 1;
 80017ea:	2301      	movs	r3, #1
 80017ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

                    break; // already listed
 80017f0:	e00e      	b.n	8001810 <packet_process+0xe0>
                }
                if (receive_packet[i] == 0)
 80017f2:	6a3b      	ldr	r3, [r7, #32]
 80017f4:	687a      	ldr	r2, [r7, #4]
 80017f6:	4413      	add	r3, r2
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d102      	bne.n	8001804 <packet_process+0xd4>
                {
                    empty_slot = 1;
 80017fe:	2301      	movs	r3, #1
 8001800:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            for (int i = 2; i <= 6; i++)
 8001804:	6a3b      	ldr	r3, [r7, #32]
 8001806:	3301      	adds	r3, #1
 8001808:	623b      	str	r3, [r7, #32]
 800180a:	6a3b      	ldr	r3, [r7, #32]
 800180c:	2b06      	cmp	r3, #6
 800180e:	dde6      	ble.n	80017de <packet_process+0xae>
                }
            }

            if (connected && (!connected_to_node))
 8001810:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001814:	2b00      	cmp	r3, #0
 8001816:	d013      	beq.n	8001840 <packet_process+0x110>
 8001818:	4b85      	ldr	r3, [pc, #532]	; (8001a30 <packet_process+0x300>)
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d10f      	bne.n	8001840 <packet_process+0x110>
            {
                uart_printf("[01] node %02X already in connection\n", dev_id);
 8001820:	2118      	movs	r1, #24
 8001822:	4884      	ldr	r0, [pc, #528]	; (8001a34 <packet_process+0x304>)
 8001824:	f7ff fd88 	bl	8001338 <uart_printf>
                connected_to_gateway = 1;
 8001828:	4b83      	ldr	r3, [pc, #524]	; (8001a38 <packet_process+0x308>)
 800182a:	2201      	movs	r2, #1
 800182c:	701a      	strb	r2, [r3, #0]
                connected_to_node = 0;
 800182e:	4b80      	ldr	r3, [pc, #512]	; (8001a30 <packet_process+0x300>)
 8001830:	2200      	movs	r2, #0
 8001832:	701a      	strb	r2, [r3, #0]
                gateway_timeout_check = HAL_GetTick();
 8001834:	f000 fee8 	bl	8002608 <HAL_GetTick>
 8001838:	4603      	mov	r3, r0
 800183a:	4a80      	ldr	r2, [pc, #512]	; (8001a3c <packet_process+0x30c>)
 800183c:	6013      	str	r3, [r2, #0]
            {
                uart_printf("[01] gateway no empty slot, cannot join\n");
                // Build a response packet showing our connected list (or indicate can't join)
            }
        }
        break;
 800183e:	e0ef      	b.n	8001a20 <packet_process+0x2f0>
            else if (empty_slot)
 8001840:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001844:	2b00      	cmp	r3, #0
 8001846:	d00e      	beq.n	8001866 <packet_process+0x136>
                dest = 0xFF;
 8001848:	4b7d      	ldr	r3, [pc, #500]	; (8001a40 <packet_process+0x310>)
 800184a:	22ff      	movs	r2, #255	; 0xff
 800184c:	701a      	strb	r2, [r3, #0]
                uart_printf("[01] gateway remain slot, add %02X to slot\n", dev_id);
 800184e:	2118      	movs	r1, #24
 8001850:	487c      	ldr	r0, [pc, #496]	; (8001a44 <packet_process+0x314>)
 8001852:	f7ff fd71 	bl	8001338 <uart_printf>
                transmit_packet_size = packet_build(0x01, transmit_packet);
 8001856:	497c      	ldr	r1, [pc, #496]	; (8001a48 <packet_process+0x318>)
 8001858:	2001      	movs	r0, #1
 800185a:	f7ff fea3 	bl	80015a4 <packet_build>
 800185e:	4603      	mov	r3, r0
 8001860:	4a7a      	ldr	r2, [pc, #488]	; (8001a4c <packet_process+0x31c>)
 8001862:	6013      	str	r3, [r2, #0]
        break;
 8001864:	e0dc      	b.n	8001a20 <packet_process+0x2f0>
                uart_printf("[01] gateway no empty slot, cannot join\n");
 8001866:	487a      	ldr	r0, [pc, #488]	; (8001a50 <packet_process+0x320>)
 8001868:	f7ff fd66 	bl	8001338 <uart_printf>
        break;
 800186c:	e0d8      	b.n	8001a20 <packet_process+0x2f0>

        case 0x02:  // data packet from another node
        {
            // Ensure packet has minimal expected length (at least headers + sensor)
            if (size < 3)
 800186e:	78fb      	ldrb	r3, [r7, #3]
 8001870:	2b02      	cmp	r3, #2
 8001872:	d803      	bhi.n	800187c <packet_process+0x14c>
            {
                uart_printf("[02] pkt 0x02 too short\n");
 8001874:	4877      	ldr	r0, [pc, #476]	; (8001a54 <packet_process+0x324>)
 8001876:	f7ff fd5f 	bl	8001338 <uart_printf>
                break;
 800187a:	e0d1      	b.n	8001a20 <packet_process+0x2f0>
            }

            // If packet is not addressed to this node, ignore
            if (receive_packet[1] != dev_id)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	3301      	adds	r3, #1
 8001880:	781b      	ldrb	r3, [r3, #0]
 8001882:	2b18      	cmp	r3, #24
 8001884:	f040 80c3 	bne.w	8001a0e <packet_process+0x2de>
            {
                break;
            }

            uart_printf("[02] receive data from %02X\n", receive_packet[2]);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	3302      	adds	r3, #2
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	4619      	mov	r1, r3
 8001890:	4871      	ldr	r0, [pc, #452]	; (8001a58 <packet_process+0x328>)
 8001892:	f7ff fd51 	bl	8001338 <uart_printf>

            // If we have any connected nodes, forward/aggregate
            uint8_t any_connected = 0;
 8001896:	2300      	movs	r3, #0
 8001898:	77fb      	strb	r3, [r7, #31]
            for (int i = 0; i < con_dev; i++)
 800189a:	2300      	movs	r3, #0
 800189c:	61bb      	str	r3, [r7, #24]
 800189e:	e00b      	b.n	80018b8 <packet_process+0x188>
            {
                if (connected_node[i] != 0)
 80018a0:	4a6e      	ldr	r2, [pc, #440]	; (8001a5c <packet_process+0x32c>)
 80018a2:	69bb      	ldr	r3, [r7, #24]
 80018a4:	4413      	add	r3, r2
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d002      	beq.n	80018b2 <packet_process+0x182>
                {
                    any_connected = 1;
 80018ac:	2301      	movs	r3, #1
 80018ae:	77fb      	strb	r3, [r7, #31]
                    break;
 80018b0:	e008      	b.n	80018c4 <packet_process+0x194>
            for (int i = 0; i < con_dev; i++)
 80018b2:	69bb      	ldr	r3, [r7, #24]
 80018b4:	3301      	adds	r3, #1
 80018b6:	61bb      	str	r3, [r7, #24]
 80018b8:	4b69      	ldr	r3, [pc, #420]	; (8001a60 <packet_process+0x330>)
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	461a      	mov	r2, r3
 80018be:	69bb      	ldr	r3, [r7, #24]
 80018c0:	4293      	cmp	r3, r2
 80018c2:	dbed      	blt.n	80018a0 <packet_process+0x170>
                }
            }

            if (any_connected)
 80018c4:	7ffb      	ldrb	r3, [r7, #31]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	f000 80a3 	beq.w	8001a12 <packet_process+0x2e2>
            {

                // Build a transmit packet for forwarding
                packet_build(0x02, transmit_packet);
 80018cc:	495e      	ldr	r1, [pc, #376]	; (8001a48 <packet_process+0x318>)
 80018ce:	2002      	movs	r0, #2
 80018d0:	f7ff fe68 	bl	80015a4 <packet_build>
            }
        }
        break;
 80018d4:	e09d      	b.n	8001a12 <packet_process+0x2e2>

        case 0x10:  // node join request to this node
        {
            if (size < 3) break;
 80018d6:	78fb      	ldrb	r3, [r7, #3]
 80018d8:	2b02      	cmp	r3, #2
 80018da:	f240 809c 	bls.w	8001a16 <packet_process+0x2e6>
            // If the packet isn't for this device, ignore
            if (receive_packet[1] != dev_id) break;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	3301      	adds	r3, #1
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	2b18      	cmp	r3, #24
 80018e6:	f040 8098 	bne.w	8001a1a <packet_process+0x2ea>

            // If node list is full (connected_node[4] != 0), ignore
            if (connected_node[CONNECTED_NODE_COUNT - 1] != 0) break;
 80018ea:	4b5c      	ldr	r3, [pc, #368]	; (8001a5c <packet_process+0x32c>)
 80018ec:	791b      	ldrb	r3, [r3, #4]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	f040 8095 	bne.w	8001a1e <packet_process+0x2ee>

            // Try to register the new node id (receive_packet[2]) in first free slot
            uint8_t new_node = receive_packet[2];
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	789b      	ldrb	r3, [r3, #2]
 80018f8:	72bb      	strb	r3, [r7, #10]
            for (int i = 0; i < CONNECTED_NODE_COUNT; i++)
 80018fa:	2300      	movs	r3, #0
 80018fc:	617b      	str	r3, [r7, #20]
 80018fe:	e029      	b.n	8001954 <packet_process+0x224>
            {
                if (connected_node[i] == new_node)
 8001900:	4a56      	ldr	r2, [pc, #344]	; (8001a5c <packet_process+0x32c>)
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	4413      	add	r3, r2
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	7aba      	ldrb	r2, [r7, #10]
 800190a:	429a      	cmp	r2, r3
 800190c:	d109      	bne.n	8001922 <packet_process+0x1f2>
                {
                    uart_printf("[10] node %02X already connected with %02X\n",new_node, dev_id);
 800190e:	7abb      	ldrb	r3, [r7, #10]
 8001910:	2218      	movs	r2, #24
 8001912:	4619      	mov	r1, r3
 8001914:	4853      	ldr	r0, [pc, #332]	; (8001a64 <packet_process+0x334>)
 8001916:	f7ff fd0f 	bl	8001338 <uart_printf>
                    con_dev = 1;
 800191a:	4b51      	ldr	r3, [pc, #324]	; (8001a60 <packet_process+0x330>)
 800191c:	2201      	movs	r2, #1
 800191e:	701a      	strb	r2, [r3, #0]
                    break;
 8001920:	e01c      	b.n	800195c <packet_process+0x22c>
                }
                else if (connected_node[i] == 0)
 8001922:	4a4e      	ldr	r2, [pc, #312]	; (8001a5c <packet_process+0x32c>)
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	4413      	add	r3, r2
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d10f      	bne.n	800194e <packet_process+0x21e>
                {
                    connected_node[i] = new_node;
 800192e:	4a4b      	ldr	r2, [pc, #300]	; (8001a5c <packet_process+0x32c>)
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	4413      	add	r3, r2
 8001934:	7aba      	ldrb	r2, [r7, #10]
 8001936:	701a      	strb	r2, [r3, #0]
                    packet_build(0x11, transmit_packet);
 8001938:	4943      	ldr	r1, [pc, #268]	; (8001a48 <packet_process+0x318>)
 800193a:	2011      	movs	r0, #17
 800193c:	f7ff fe32 	bl	80015a4 <packet_build>
                    uart_printf("[10] node %02X added to %02X\n", new_node, dev_id);
 8001940:	7abb      	ldrb	r3, [r7, #10]
 8001942:	2218      	movs	r2, #24
 8001944:	4619      	mov	r1, r3
 8001946:	4848      	ldr	r0, [pc, #288]	; (8001a68 <packet_process+0x338>)
 8001948:	f7ff fcf6 	bl	8001338 <uart_printf>
                    break;
 800194c:	e006      	b.n	800195c <packet_process+0x22c>
            for (int i = 0; i < CONNECTED_NODE_COUNT; i++)
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	3301      	adds	r3, #1
 8001952:	617b      	str	r3, [r7, #20]
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	2b04      	cmp	r3, #4
 8001958:	ddd2      	ble.n	8001900 <packet_process+0x1d0>
                }
            }
        }
        break;
 800195a:	e061      	b.n	8001a20 <packet_process+0x2f0>
 800195c:	e060      	b.n	8001a20 <packet_process+0x2f0>

        case 0x11:  // gateway response to a join (or similar)
        {
            // Expect the packet to include gateway id in receive_packet[1] and the node list in 2..6
            if (size < 7)
 800195e:	78fb      	ldrb	r3, [r7, #3]
 8001960:	2b06      	cmp	r3, #6
 8001962:	d803      	bhi.n	800196c <packet_process+0x23c>
            {
                uart_printf("[11] pkt 0x11 too short\n");
 8001964:	4841      	ldr	r0, [pc, #260]	; (8001a6c <packet_process+0x33c>)
 8001966:	f7ff fce7 	bl	8001338 <uart_printf>
                break;
 800196a:	e059      	b.n	8001a20 <packet_process+0x2f0>
            }


            uint8_t connected = 0;
 800196c:	2300      	movs	r3, #0
 800196e:	74fb      	strb	r3, [r7, #19]
            uint8_t empty_slot = 0;
 8001970:	2300      	movs	r3, #0
 8001972:	74bb      	strb	r3, [r7, #18]

            for (int i = 2; i <= 6; i++)
 8001974:	2302      	movs	r3, #2
 8001976:	60fb      	str	r3, [r7, #12]
 8001978:	e013      	b.n	80019a2 <packet_process+0x272>
            {
                if (receive_packet[i] == dev_id)
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	687a      	ldr	r2, [r7, #4]
 800197e:	4413      	add	r3, r2
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	2b18      	cmp	r3, #24
 8001984:	d102      	bne.n	800198c <packet_process+0x25c>
                {
                    connected = 1;
 8001986:	2301      	movs	r3, #1
 8001988:	74fb      	strb	r3, [r7, #19]

                    break;
 800198a:	e00d      	b.n	80019a8 <packet_process+0x278>
                }
                if (receive_packet[i] == 0)
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	687a      	ldr	r2, [r7, #4]
 8001990:	4413      	add	r3, r2
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d101      	bne.n	800199c <packet_process+0x26c>
                {
                    empty_slot = 1;
 8001998:	2301      	movs	r3, #1
 800199a:	74bb      	strb	r3, [r7, #18]
            for (int i = 2; i <= 6; i++)
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	3301      	adds	r3, #1
 80019a0:	60fb      	str	r3, [r7, #12]
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	2b06      	cmp	r3, #6
 80019a6:	dde8      	ble.n	800197a <packet_process+0x24a>
                }
            }

            if (connected && (!connected_to_gateway))
 80019a8:	7cfb      	ldrb	r3, [r7, #19]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d00e      	beq.n	80019cc <packet_process+0x29c>
 80019ae:	4b22      	ldr	r3, [pc, #136]	; (8001a38 <packet_process+0x308>)
 80019b0:	781b      	ldrb	r3, [r3, #0]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d10a      	bne.n	80019cc <packet_process+0x29c>
            {
                uart_printf("[11] node %02X already in connection\n", dev_id);
 80019b6:	2118      	movs	r1, #24
 80019b8:	482d      	ldr	r0, [pc, #180]	; (8001a70 <packet_process+0x340>)
 80019ba:	f7ff fcbd 	bl	8001338 <uart_printf>
                connected_to_node = 1;
 80019be:	4b1c      	ldr	r3, [pc, #112]	; (8001a30 <packet_process+0x300>)
 80019c0:	2201      	movs	r2, #1
 80019c2:	701a      	strb	r2, [r3, #0]
                connected_to_gateway = 0;
 80019c4:	4b1c      	ldr	r3, [pc, #112]	; (8001a38 <packet_process+0x308>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	701a      	strb	r2, [r3, #0]
            else
            {
                uart_printf("[11] dest %02X have no empty slot, cannot join\n",receive_packet[1]);
            }
        }
        break;
 80019ca:	e029      	b.n	8001a20 <packet_process+0x2f0>
            else if (empty_slot)
 80019cc:	7cbb      	ldrb	r3, [r7, #18]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d00f      	beq.n	80019f2 <packet_process+0x2c2>
                dest = receive_packet[1];
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	785a      	ldrb	r2, [r3, #1]
 80019d6:	4b1a      	ldr	r3, [pc, #104]	; (8001a40 <packet_process+0x310>)
 80019d8:	701a      	strb	r2, [r3, #0]
                uart_printf("[11] dest %02X remain slot, add node %02X to dest\n", dest, dev_id);
 80019da:	4b19      	ldr	r3, [pc, #100]	; (8001a40 <packet_process+0x310>)
 80019dc:	781b      	ldrb	r3, [r3, #0]
 80019de:	2218      	movs	r2, #24
 80019e0:	4619      	mov	r1, r3
 80019e2:	4824      	ldr	r0, [pc, #144]	; (8001a74 <packet_process+0x344>)
 80019e4:	f7ff fca8 	bl	8001338 <uart_printf>
                packet_build(0x10, transmit_packet);
 80019e8:	4917      	ldr	r1, [pc, #92]	; (8001a48 <packet_process+0x318>)
 80019ea:	2010      	movs	r0, #16
 80019ec:	f7ff fdda 	bl	80015a4 <packet_build>
        break;
 80019f0:	e016      	b.n	8001a20 <packet_process+0x2f0>
                uart_printf("[11] dest %02X have no empty slot, cannot join\n",receive_packet[1]);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	3301      	adds	r3, #1
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	4619      	mov	r1, r3
 80019fa:	481f      	ldr	r0, [pc, #124]	; (8001a78 <packet_process+0x348>)
 80019fc:	f7ff fc9c 	bl	8001338 <uart_printf>
        break;
 8001a00:	e00e      	b.n	8001a20 <packet_process+0x2f0>
    if (receive_packet == NULL || size == 0) return;
 8001a02:	bf00      	nop
 8001a04:	e00c      	b.n	8001a20 <packet_process+0x2f0>

        default:
            // unknown command
            break;
 8001a06:	bf00      	nop
 8001a08:	e00a      	b.n	8001a20 <packet_process+0x2f0>
                break;
 8001a0a:	bf00      	nop
 8001a0c:	e008      	b.n	8001a20 <packet_process+0x2f0>
                break;
 8001a0e:	bf00      	nop
 8001a10:	e006      	b.n	8001a20 <packet_process+0x2f0>
        break;
 8001a12:	bf00      	nop
 8001a14:	e004      	b.n	8001a20 <packet_process+0x2f0>
            if (size < 3) break;
 8001a16:	bf00      	nop
 8001a18:	e002      	b.n	8001a20 <packet_process+0x2f0>
            if (receive_packet[1] != dev_id) break;
 8001a1a:	bf00      	nop
 8001a1c:	e000      	b.n	8001a20 <packet_process+0x2f0>
            if (connected_node[CONNECTED_NODE_COUNT - 1] != 0) break;
 8001a1e:	bf00      	nop
    }
}
 8001a20:	3728      	adds	r7, #40	; 0x28
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	08008c9c 	.word	0x08008c9c
 8001a2c:	08008cc8 	.word	0x08008cc8
 8001a30:	20000396 	.word	0x20000396
 8001a34:	08008cdc 	.word	0x08008cdc
 8001a38:	20000395 	.word	0x20000395
 8001a3c:	20001160 	.word	0x20001160
 8001a40:	20000000 	.word	0x20000000
 8001a44:	08008d04 	.word	0x08008d04
 8001a48:	20000348 	.word	0x20000348
 8001a4c:	2000116c 	.word	0x2000116c
 8001a50:	08008d30 	.word	0x08008d30
 8001a54:	08008d5c 	.word	0x08008d5c
 8001a58:	08008d78 	.word	0x08008d78
 8001a5c:	20000390 	.word	0x20000390
 8001a60:	2000038c 	.word	0x2000038c
 8001a64:	08008d98 	.word	0x08008d98
 8001a68:	08008dc4 	.word	0x08008dc4
 8001a6c:	08008de4 	.word	0x08008de4
 8001a70:	08008e00 	.word	0x08008e00
 8001a74:	08008e28 	.word	0x08008e28
 8001a78:	08008e5c 	.word	0x08008e5c

08001a7c <timeout_check>:

void timeout_check(uint32_t timeout_ms)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b084      	sub	sp, #16
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
     uint32_t now = HAL_GetTick();
 8001a84:	f000 fdc0 	bl	8002608 <HAL_GetTick>
 8001a88:	60f8      	str	r0, [r7, #12]

        if (connected_to_gateway)
 8001a8a:	4b0c      	ldr	r3, [pc, #48]	; (8001abc <timeout_check+0x40>)
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d010      	beq.n	8001ab4 <timeout_check+0x38>
        {
            if (now - gateway_timeout_check > timeout_ms)
 8001a92:	4b0b      	ldr	r3, [pc, #44]	; (8001ac0 <timeout_check+0x44>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	68fa      	ldr	r2, [r7, #12]
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	687a      	ldr	r2, [r7, #4]
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d209      	bcs.n	8001ab4 <timeout_check+0x38>
            {
                uart_printf("[TIME] Device %02X OFFLINE\n", dev_id);
 8001aa0:	2118      	movs	r1, #24
 8001aa2:	4808      	ldr	r0, [pc, #32]	; (8001ac4 <timeout_check+0x48>)
 8001aa4:	f7ff fc48 	bl	8001338 <uart_printf>

                gateway_timeout_check = 0;
 8001aa8:	4b05      	ldr	r3, [pc, #20]	; (8001ac0 <timeout_check+0x44>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	601a      	str	r2, [r3, #0]

                connected_to_gateway = 0;   // optional: remove
 8001aae:	4b03      	ldr	r3, [pc, #12]	; (8001abc <timeout_check+0x40>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	701a      	strb	r2, [r3, #0]
            }
        }
}
 8001ab4:	bf00      	nop
 8001ab6:	3710      	adds	r7, #16
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	20000395 	.word	0x20000395
 8001ac0:	20001160 	.word	0x20001160
 8001ac4:	08008e8c 	.word	0x08008e8c

08001ac8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ac8:	b5b0      	push	{r4, r5, r7, lr}
 8001aca:	b09a      	sub	sp, #104	; 0x68
 8001acc:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ace:	f000 fd73 	bl	80025b8 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ad2:	f000 f8b3 	bl	8001c3c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ad6:	f000 f9d7 	bl	8001e88 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001ada:	f000 f947 	bl	8001d6c <MX_I2C1_Init>
  MX_SPI1_Init();
 8001ade:	f000 f973 	bl	8001dc8 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001ae2:	f000 f9a7 	bl	8001e34 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001ae6:	f000 f903 	bl	8001cf0 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  SX1278_hw.dio0.port =GPIOA;
 8001aea:	4b47      	ldr	r3, [pc, #284]	; (8001c08 <main+0x140>)
 8001aec:	4a47      	ldr	r2, [pc, #284]	; (8001c0c <main+0x144>)
 8001aee:	60da      	str	r2, [r3, #12]
    	SX1278_hw.dio0.pin = GPIO_PIN_2;
 8001af0:	4b45      	ldr	r3, [pc, #276]	; (8001c08 <main+0x140>)
 8001af2:	2204      	movs	r2, #4
 8001af4:	609a      	str	r2, [r3, #8]
    	SX1278_hw.nss.port = GPIOA;
 8001af6:	4b44      	ldr	r3, [pc, #272]	; (8001c08 <main+0x140>)
 8001af8:	4a44      	ldr	r2, [pc, #272]	; (8001c0c <main+0x144>)
 8001afa:	615a      	str	r2, [r3, #20]
    	SX1278_hw.nss.pin = GPIO_PIN_4;
 8001afc:	4b42      	ldr	r3, [pc, #264]	; (8001c08 <main+0x140>)
 8001afe:	2210      	movs	r2, #16
 8001b00:	611a      	str	r2, [r3, #16]
    	SX1278_hw.reset.port = GPIOA;
 8001b02:	4b41      	ldr	r3, [pc, #260]	; (8001c08 <main+0x140>)
 8001b04:	4a41      	ldr	r2, [pc, #260]	; (8001c0c <main+0x144>)
 8001b06:	605a      	str	r2, [r3, #4]
    	SX1278_hw.reset.pin = GPIO_PIN_3;
 8001b08:	4b3f      	ldr	r3, [pc, #252]	; (8001c08 <main+0x140>)
 8001b0a:	2208      	movs	r2, #8
 8001b0c:	601a      	str	r2, [r3, #0]
    	SX1278_hw.spi = &hspi1;
 8001b0e:	4b3e      	ldr	r3, [pc, #248]	; (8001c08 <main+0x140>)
 8001b10:	4a3f      	ldr	r2, [pc, #252]	; (8001c10 <main+0x148>)
 8001b12:	619a      	str	r2, [r3, #24]

    	SX1278.hw = &SX1278_hw;
 8001b14:	4b3f      	ldr	r3, [pc, #252]	; (8001c14 <main+0x14c>)
 8001b16:	4a3c      	ldr	r2, [pc, #240]	; (8001c08 <main+0x140>)
 8001b18:	601a      	str	r2, [r3, #0]

    	uart_printf("Configuring LoRa module\r\n");
 8001b1a:	483f      	ldr	r0, [pc, #252]	; (8001c18 <main+0x150>)
 8001b1c:	f7ff fc0c 	bl	8001338 <uart_printf>
    	SX1278_init(&SX1278, 434000000, SX1278_POWER_20DBM, SX1278_LORA_SF_7,
 8001b20:	230a      	movs	r3, #10
 8001b22:	9305      	str	r3, [sp, #20]
 8001b24:	2300      	movs	r3, #0
 8001b26:	9304      	str	r3, [sp, #16]
 8001b28:	2300      	movs	r3, #0
 8001b2a:	9303      	str	r3, [sp, #12]
 8001b2c:	2307      	movs	r3, #7
 8001b2e:	9302      	str	r3, [sp, #8]
 8001b30:	2301      	movs	r3, #1
 8001b32:	9301      	str	r3, [sp, #4]
 8001b34:	2300      	movs	r3, #0
 8001b36:	9300      	str	r3, [sp, #0]
 8001b38:	a331      	add	r3, pc, #196	; (adr r3, 8001c00 <main+0x138>)
 8001b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b3e:	4835      	ldr	r0, [pc, #212]	; (8001c14 <main+0x14c>)
 8001b40:	f7ff fad6 	bl	80010f0 <SX1278_init>
    	SX1278_LORA_BW_125KHZ, SX1278_LORA_CR_4_5, SX1278_LORA_CRC_EN, 10);
    	uart_printf("Done configuring LoRaModule\r\n");
 8001b44:	4835      	ldr	r0, [pc, #212]	; (8001c1c <main+0x154>)
 8001b46:	f7ff fbf7 	bl	8001338 <uart_printf>
    	SX1278_LoRaEntryRx(&SX1278, 16, 2000);
 8001b4a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001b4e:	2110      	movs	r1, #16
 8001b50:	4830      	ldr	r0, [pc, #192]	; (8001c14 <main+0x14c>)
 8001b52:	f7ff f98d 	bl	8000e70 <SX1278_LoRaEntryRx>
  /* USER CODE BEGIN RTOS_MUTEX */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of dataReady */
  osSemaphoreDef(dataReady);
 8001b56:	2300      	movs	r3, #0
 8001b58:	64bb      	str	r3, [r7, #72]	; 0x48
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	64fb      	str	r3, [r7, #76]	; 0x4c
  dataReadyHandle = osSemaphoreCreate(osSemaphore(dataReady), 1);
 8001b5e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001b62:	2101      	movs	r1, #1
 8001b64:	4618      	mov	r0, r3
 8001b66:	f004 f874 	bl	8005c52 <osSemaphoreCreate>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	4a2c      	ldr	r2, [pc, #176]	; (8001c20 <main+0x158>)
 8001b6e:	6013      	str	r3, [r2, #0]

  /* definition and creation of transmitSuccess */
  osSemaphoreDef(transmitSuccess);
 8001b70:	2300      	movs	r3, #0
 8001b72:	643b      	str	r3, [r7, #64]	; 0x40
 8001b74:	2300      	movs	r3, #0
 8001b76:	647b      	str	r3, [r7, #68]	; 0x44
  transmitSuccessHandle = osSemaphoreCreate(osSemaphore(transmitSuccess), 1);
 8001b78:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001b7c:	2101      	movs	r1, #1
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f004 f867 	bl	8005c52 <osSemaphoreCreate>
 8001b84:	4603      	mov	r3, r0
 8001b86:	4a27      	ldr	r2, [pc, #156]	; (8001c24 <main+0x15c>)
 8001b88:	6013      	str	r3, [r2, #0]

  /* definition and creation of retry */
  osSemaphoreDef(retry);
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	63bb      	str	r3, [r7, #56]	; 0x38
 8001b8e:	2300      	movs	r3, #0
 8001b90:	63fb      	str	r3, [r7, #60]	; 0x3c
  retryHandle = osSemaphoreCreate(osSemaphore(retry), 1);
 8001b92:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001b96:	2101      	movs	r1, #1
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f004 f85a 	bl	8005c52 <osSemaphoreCreate>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	4a21      	ldr	r2, [pc, #132]	; (8001c28 <main+0x160>)
 8001ba2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_QUEUES */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of ReceiveTask */
  osThreadDef(ReceiveTask, ReceiveTaskInit, osPriorityNormal, 0, 128);
 8001ba4:	4b21      	ldr	r3, [pc, #132]	; (8001c2c <main+0x164>)
 8001ba6:	f107 041c 	add.w	r4, r7, #28
 8001baa:	461d      	mov	r5, r3
 8001bac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001bae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001bb0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001bb4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ReceiveTaskHandle = osThreadCreate(osThread(ReceiveTask), NULL);
 8001bb8:	f107 031c 	add.w	r3, r7, #28
 8001bbc:	2100      	movs	r1, #0
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f003 ffe7 	bl	8005b92 <osThreadCreate>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	4a1a      	ldr	r2, [pc, #104]	; (8001c30 <main+0x168>)
 8001bc8:	6013      	str	r3, [r2, #0]



  /* definition and creation of SensorTask */
  osThreadDef(SensorTask, SensorTaskInit, osPriorityBelowNormal, 0, 400	);
 8001bca:	4b1a      	ldr	r3, [pc, #104]	; (8001c34 <main+0x16c>)
 8001bcc:	463c      	mov	r4, r7
 8001bce:	461d      	mov	r5, r3
 8001bd0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001bd2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001bd4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001bd8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SensorTaskHandle = osThreadCreate(osThread(SensorTask), NULL);
 8001bdc:	463b      	mov	r3, r7
 8001bde:	2100      	movs	r1, #0
 8001be0:	4618      	mov	r0, r3
 8001be2:	f003 ffd6 	bl	8005b92 <osThreadCreate>
 8001be6:	4603      	mov	r3, r0
 8001be8:	4a13      	ldr	r2, [pc, #76]	; (8001c38 <main+0x170>)
 8001bea:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001bec:	f003 ffca 	bl	8005b84 <osKernelStart>
 8001bf0:	2300      	movs	r3, #0
  /* USER CODE BEGIN WHILE */
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3750      	adds	r7, #80	; 0x50
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bdb0      	pop	{r4, r5, r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	f3af 8000 	nop.w
 8001c00:	19de5080 	.word	0x19de5080
 8001c04:	00000000 	.word	0x00000000
 8001c08:	20001398 	.word	0x20001398
 8001c0c:	40010800 	.word	0x40010800
 8001c10:	200011e8 	.word	0x200011e8
 8001c14:	20001280 	.word	0x20001280
 8001c18:	08008ea8 	.word	0x08008ea8
 8001c1c:	08008ec4 	.word	0x08008ec4
 8001c20:	20001164 	.word	0x20001164
 8001c24:	2000115c 	.word	0x2000115c
 8001c28:	200010fc 	.word	0x200010fc
 8001c2c:	08008ee4 	.word	0x08008ee4
 8001c30:	20001168 	.word	0x20001168
 8001c34:	08008f00 	.word	0x08008f00
 8001c38:	200010f8 	.word	0x200010f8

08001c3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b094      	sub	sp, #80	; 0x50
 8001c40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c42:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c46:	2228      	movs	r2, #40	; 0x28
 8001c48:	2100      	movs	r1, #0
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f006 fb08 	bl	8008260 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c50:	f107 0314 	add.w	r3, r7, #20
 8001c54:	2200      	movs	r2, #0
 8001c56:	601a      	str	r2, [r3, #0]
 8001c58:	605a      	str	r2, [r3, #4]
 8001c5a:	609a      	str	r2, [r3, #8]
 8001c5c:	60da      	str	r2, [r3, #12]
 8001c5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c60:	1d3b      	adds	r3, r7, #4
 8001c62:	2200      	movs	r2, #0
 8001c64:	601a      	str	r2, [r3, #0]
 8001c66:	605a      	str	r2, [r3, #4]
 8001c68:	609a      	str	r2, [r3, #8]
 8001c6a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c70:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c74:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001c76:	2300      	movs	r3, #0
 8001c78:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c7e:	2302      	movs	r3, #2
 8001c80:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c82:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c86:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c8c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c90:	4618      	mov	r0, r3
 8001c92:	f002 f9c1 	bl	8004018 <HAL_RCC_OscConfig>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d001      	beq.n	8001ca0 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8001c9c:	f000 fa64 	bl	8002168 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ca0:	230f      	movs	r3, #15
 8001ca2:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ca4:	2302      	movs	r3, #2
 8001ca6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001ca8:	2380      	movs	r3, #128	; 0x80
 8001caa:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001cac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001cb0:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001cb2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001cb6:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001cb8:	f107 0314 	add.w	r3, r7, #20
 8001cbc:	2100      	movs	r1, #0
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f002 fc2a 	bl	8004518 <HAL_RCC_ClockConfig>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d001      	beq.n	8001cce <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001cca:	f000 fa4d 	bl	8002168 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001cce:	2302      	movs	r3, #2
 8001cd0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cd6:	1d3b      	adds	r3, r7, #4
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f002 fddb 	bl	8004894 <HAL_RCCEx_PeriphCLKConfig>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d001      	beq.n	8001ce8 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8001ce4:	f000 fa40 	bl	8002168 <Error_Handler>
  }
}
 8001ce8:	bf00      	nop
 8001cea:	3750      	adds	r7, #80	; 0x50
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}

08001cf0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b084      	sub	sp, #16
 8001cf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */
  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001cf6:	1d3b      	adds	r3, r7, #4
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	601a      	str	r2, [r3, #0]
 8001cfc:	605a      	str	r2, [r3, #4]
 8001cfe:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN ADC1_Init 1 */
  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001d00:	4b18      	ldr	r3, [pc, #96]	; (8001d64 <MX_ADC1_Init+0x74>)
 8001d02:	4a19      	ldr	r2, [pc, #100]	; (8001d68 <MX_ADC1_Init+0x78>)
 8001d04:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001d06:	4b17      	ldr	r3, [pc, #92]	; (8001d64 <MX_ADC1_Init+0x74>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001d0c:	4b15      	ldr	r3, [pc, #84]	; (8001d64 <MX_ADC1_Init+0x74>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001d12:	4b14      	ldr	r3, [pc, #80]	; (8001d64 <MX_ADC1_Init+0x74>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001d18:	4b12      	ldr	r3, [pc, #72]	; (8001d64 <MX_ADC1_Init+0x74>)
 8001d1a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001d1e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001d20:	4b10      	ldr	r3, [pc, #64]	; (8001d64 <MX_ADC1_Init+0x74>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001d26:	4b0f      	ldr	r3, [pc, #60]	; (8001d64 <MX_ADC1_Init+0x74>)
 8001d28:	2201      	movs	r2, #1
 8001d2a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001d2c:	480d      	ldr	r0, [pc, #52]	; (8001d64 <MX_ADC1_Init+0x74>)
 8001d2e:	f000 fc99 	bl	8002664 <HAL_ADC_Init>
 8001d32:	4603      	mov	r3, r0
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d001      	beq.n	8001d3c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001d38:	f000 fa16 	bl	8002168 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001d40:	2301      	movs	r3, #1
 8001d42:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001d44:	2300      	movs	r3, #0
 8001d46:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d48:	1d3b      	adds	r3, r7, #4
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	4805      	ldr	r0, [pc, #20]	; (8001d64 <MX_ADC1_Init+0x74>)
 8001d4e:	f000 fd61 	bl	8002814 <HAL_ADC_ConfigChannel>
 8001d52:	4603      	mov	r3, r0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d001      	beq.n	8001d5c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001d58:	f000 fa06 	bl	8002168 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  /* USER CODE END ADC1_Init 2 */

}
 8001d5c:	bf00      	nop
 8001d5e:	3710      	adds	r7, #16
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	20001170 	.word	0x20001170
 8001d68:	40012400 	.word	0x40012400

08001d6c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_Init 0 */
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */
  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001d70:	4b12      	ldr	r3, [pc, #72]	; (8001dbc <MX_I2C1_Init+0x50>)
 8001d72:	4a13      	ldr	r2, [pc, #76]	; (8001dc0 <MX_I2C1_Init+0x54>)
 8001d74:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001d76:	4b11      	ldr	r3, [pc, #68]	; (8001dbc <MX_I2C1_Init+0x50>)
 8001d78:	4a12      	ldr	r2, [pc, #72]	; (8001dc4 <MX_I2C1_Init+0x58>)
 8001d7a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d7c:	4b0f      	ldr	r3, [pc, #60]	; (8001dbc <MX_I2C1_Init+0x50>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001d82:	4b0e      	ldr	r3, [pc, #56]	; (8001dbc <MX_I2C1_Init+0x50>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d88:	4b0c      	ldr	r3, [pc, #48]	; (8001dbc <MX_I2C1_Init+0x50>)
 8001d8a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001d8e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d90:	4b0a      	ldr	r3, [pc, #40]	; (8001dbc <MX_I2C1_Init+0x50>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001d96:	4b09      	ldr	r3, [pc, #36]	; (8001dbc <MX_I2C1_Init+0x50>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d9c:	4b07      	ldr	r3, [pc, #28]	; (8001dbc <MX_I2C1_Init+0x50>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001da2:	4b06      	ldr	r3, [pc, #24]	; (8001dbc <MX_I2C1_Init+0x50>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001da8:	4804      	ldr	r0, [pc, #16]	; (8001dbc <MX_I2C1_Init+0x50>)
 8001daa:	f001 f901 	bl	8002fb0 <HAL_I2C_Init>
 8001dae:	4603      	mov	r3, r0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d001      	beq.n	8001db8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001db4:	f000 f9d8 	bl	8002168 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */
  /* USER CODE END I2C1_Init 2 */

}
 8001db8:	bf00      	nop
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	20001100 	.word	0x20001100
 8001dc0:	40005400 	.word	0x40005400
 8001dc4:	000186a0 	.word	0x000186a0

08001dc8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */
  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001dcc:	4b17      	ldr	r3, [pc, #92]	; (8001e2c <MX_SPI1_Init+0x64>)
 8001dce:	4a18      	ldr	r2, [pc, #96]	; (8001e30 <MX_SPI1_Init+0x68>)
 8001dd0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001dd2:	4b16      	ldr	r3, [pc, #88]	; (8001e2c <MX_SPI1_Init+0x64>)
 8001dd4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001dd8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001dda:	4b14      	ldr	r3, [pc, #80]	; (8001e2c <MX_SPI1_Init+0x64>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001de0:	4b12      	ldr	r3, [pc, #72]	; (8001e2c <MX_SPI1_Init+0x64>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001de6:	4b11      	ldr	r3, [pc, #68]	; (8001e2c <MX_SPI1_Init+0x64>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001dec:	4b0f      	ldr	r3, [pc, #60]	; (8001e2c <MX_SPI1_Init+0x64>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001df2:	4b0e      	ldr	r3, [pc, #56]	; (8001e2c <MX_SPI1_Init+0x64>)
 8001df4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001df8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001dfa:	4b0c      	ldr	r3, [pc, #48]	; (8001e2c <MX_SPI1_Init+0x64>)
 8001dfc:	2218      	movs	r2, #24
 8001dfe:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e00:	4b0a      	ldr	r3, [pc, #40]	; (8001e2c <MX_SPI1_Init+0x64>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e06:	4b09      	ldr	r3, [pc, #36]	; (8001e2c <MX_SPI1_Init+0x64>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e0c:	4b07      	ldr	r3, [pc, #28]	; (8001e2c <MX_SPI1_Init+0x64>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001e12:	4b06      	ldr	r3, [pc, #24]	; (8001e2c <MX_SPI1_Init+0x64>)
 8001e14:	220a      	movs	r2, #10
 8001e16:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001e18:	4804      	ldr	r0, [pc, #16]	; (8001e2c <MX_SPI1_Init+0x64>)
 8001e1a:	f002 fdf1 	bl	8004a00 <HAL_SPI_Init>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001e24:	f000 f9a0 	bl	8002168 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  /* USER CODE END SPI1_Init 2 */

}
 8001e28:	bf00      	nop
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	200011e8 	.word	0x200011e8
 8001e30:	40013000 	.word	0x40013000

08001e34 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_Init 0 */
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */
  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001e38:	4b11      	ldr	r3, [pc, #68]	; (8001e80 <MX_USART1_UART_Init+0x4c>)
 8001e3a:	4a12      	ldr	r2, [pc, #72]	; (8001e84 <MX_USART1_UART_Init+0x50>)
 8001e3c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001e3e:	4b10      	ldr	r3, [pc, #64]	; (8001e80 <MX_USART1_UART_Init+0x4c>)
 8001e40:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e44:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001e46:	4b0e      	ldr	r3, [pc, #56]	; (8001e80 <MX_USART1_UART_Init+0x4c>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001e4c:	4b0c      	ldr	r3, [pc, #48]	; (8001e80 <MX_USART1_UART_Init+0x4c>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001e52:	4b0b      	ldr	r3, [pc, #44]	; (8001e80 <MX_USART1_UART_Init+0x4c>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001e58:	4b09      	ldr	r3, [pc, #36]	; (8001e80 <MX_USART1_UART_Init+0x4c>)
 8001e5a:	220c      	movs	r2, #12
 8001e5c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e5e:	4b08      	ldr	r3, [pc, #32]	; (8001e80 <MX_USART1_UART_Init+0x4c>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e64:	4b06      	ldr	r3, [pc, #24]	; (8001e80 <MX_USART1_UART_Init+0x4c>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001e6a:	4805      	ldr	r0, [pc, #20]	; (8001e80 <MX_USART1_UART_Init+0x4c>)
 8001e6c:	f003 fc3e 	bl	80056ec <HAL_UART_Init>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d001      	beq.n	8001e7a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001e76:	f000 f977 	bl	8002168 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  /* USER CODE END USART1_Init 2 */

}
 8001e7a:	bf00      	nop
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	200011a0 	.word	0x200011a0
 8001e84:	40013800 	.word	0x40013800

08001e88 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b088      	sub	sp, #32
 8001e8c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e8e:	f107 0310 	add.w	r3, r7, #16
 8001e92:	2200      	movs	r2, #0
 8001e94:	601a      	str	r2, [r3, #0]
 8001e96:	605a      	str	r2, [r3, #4]
 8001e98:	609a      	str	r2, [r3, #8]
 8001e9a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e9c:	4b33      	ldr	r3, [pc, #204]	; (8001f6c <MX_GPIO_Init+0xe4>)
 8001e9e:	699b      	ldr	r3, [r3, #24]
 8001ea0:	4a32      	ldr	r2, [pc, #200]	; (8001f6c <MX_GPIO_Init+0xe4>)
 8001ea2:	f043 0310 	orr.w	r3, r3, #16
 8001ea6:	6193      	str	r3, [r2, #24]
 8001ea8:	4b30      	ldr	r3, [pc, #192]	; (8001f6c <MX_GPIO_Init+0xe4>)
 8001eaa:	699b      	ldr	r3, [r3, #24]
 8001eac:	f003 0310 	and.w	r3, r3, #16
 8001eb0:	60fb      	str	r3, [r7, #12]
 8001eb2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001eb4:	4b2d      	ldr	r3, [pc, #180]	; (8001f6c <MX_GPIO_Init+0xe4>)
 8001eb6:	699b      	ldr	r3, [r3, #24]
 8001eb8:	4a2c      	ldr	r2, [pc, #176]	; (8001f6c <MX_GPIO_Init+0xe4>)
 8001eba:	f043 0320 	orr.w	r3, r3, #32
 8001ebe:	6193      	str	r3, [r2, #24]
 8001ec0:	4b2a      	ldr	r3, [pc, #168]	; (8001f6c <MX_GPIO_Init+0xe4>)
 8001ec2:	699b      	ldr	r3, [r3, #24]
 8001ec4:	f003 0320 	and.w	r3, r3, #32
 8001ec8:	60bb      	str	r3, [r7, #8]
 8001eca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ecc:	4b27      	ldr	r3, [pc, #156]	; (8001f6c <MX_GPIO_Init+0xe4>)
 8001ece:	699b      	ldr	r3, [r3, #24]
 8001ed0:	4a26      	ldr	r2, [pc, #152]	; (8001f6c <MX_GPIO_Init+0xe4>)
 8001ed2:	f043 0304 	orr.w	r3, r3, #4
 8001ed6:	6193      	str	r3, [r2, #24]
 8001ed8:	4b24      	ldr	r3, [pc, #144]	; (8001f6c <MX_GPIO_Init+0xe4>)
 8001eda:	699b      	ldr	r3, [r3, #24]
 8001edc:	f003 0304 	and.w	r3, r3, #4
 8001ee0:	607b      	str	r3, [r7, #4]
 8001ee2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ee4:	4b21      	ldr	r3, [pc, #132]	; (8001f6c <MX_GPIO_Init+0xe4>)
 8001ee6:	699b      	ldr	r3, [r3, #24]
 8001ee8:	4a20      	ldr	r2, [pc, #128]	; (8001f6c <MX_GPIO_Init+0xe4>)
 8001eea:	f043 0308 	orr.w	r3, r3, #8
 8001eee:	6193      	str	r3, [r2, #24]
 8001ef0:	4b1e      	ldr	r3, [pc, #120]	; (8001f6c <MX_GPIO_Init+0xe4>)
 8001ef2:	699b      	ldr	r3, [r3, #24]
 8001ef4:	f003 0308 	and.w	r3, r3, #8
 8001ef8:	603b      	str	r3, [r7, #0]
 8001efa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_PIN_GPIO_Port, LED_PIN_Pin, GPIO_PIN_RESET);
 8001efc:	2200      	movs	r2, #0
 8001efe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f02:	481b      	ldr	r0, [pc, #108]	; (8001f70 <MX_GPIO_Init+0xe8>)
 8001f04:	f001 f83b 	bl	8002f7e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RESET_PIN_Pin|NSS_PIN_Pin, GPIO_PIN_RESET);
 8001f08:	2200      	movs	r2, #0
 8001f0a:	2118      	movs	r1, #24
 8001f0c:	4819      	ldr	r0, [pc, #100]	; (8001f74 <MX_GPIO_Init+0xec>)
 8001f0e:	f001 f836 	bl	8002f7e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_PIN_Pin */
  GPIO_InitStruct.Pin = LED_PIN_Pin;
 8001f12:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f16:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f20:	2302      	movs	r3, #2
 8001f22:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_PIN_GPIO_Port, &GPIO_InitStruct);
 8001f24:	f107 0310 	add.w	r3, r7, #16
 8001f28:	4619      	mov	r1, r3
 8001f2a:	4811      	ldr	r0, [pc, #68]	; (8001f70 <MX_GPIO_Init+0xe8>)
 8001f2c:	f000 fe8c 	bl	8002c48 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO_PIN_Pin */
  GPIO_InitStruct.Pin = DIO_PIN_Pin;
 8001f30:	2304      	movs	r3, #4
 8001f32:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f34:	2300      	movs	r3, #0
 8001f36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO_PIN_GPIO_Port, &GPIO_InitStruct);
 8001f3c:	f107 0310 	add.w	r3, r7, #16
 8001f40:	4619      	mov	r1, r3
 8001f42:	480c      	ldr	r0, [pc, #48]	; (8001f74 <MX_GPIO_Init+0xec>)
 8001f44:	f000 fe80 	bl	8002c48 <HAL_GPIO_Init>

  /*Configure GPIO pins : RESET_PIN_Pin NSS_PIN_Pin */
  GPIO_InitStruct.Pin = RESET_PIN_Pin|NSS_PIN_Pin;
 8001f48:	2318      	movs	r3, #24
 8001f4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f50:	2300      	movs	r3, #0
 8001f52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f54:	2302      	movs	r3, #2
 8001f56:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f58:	f107 0310 	add.w	r3, r7, #16
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	4805      	ldr	r0, [pc, #20]	; (8001f74 <MX_GPIO_Init+0xec>)
 8001f60:	f000 fe72 	bl	8002c48 <HAL_GPIO_Init>

}
 8001f64:	bf00      	nop
 8001f66:	3720      	adds	r7, #32
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	40021000 	.word	0x40021000
 8001f70:	40011000 	.word	0x40011000
 8001f74:	40010800 	.word	0x40010800

08001f78 <ReceiveTaskInit>:

void ReceiveTaskInit(void const * argument)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b084      	sub	sp, #16
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]

    while(1)
    {

        int len = receive_mode(receive_packet,sizeof(receive_packet));
 8001f80:	213c      	movs	r1, #60	; 0x3c
 8001f82:	480f      	ldr	r0, [pc, #60]	; (8001fc0 <ReceiveTaskInit+0x48>)
 8001f84:	f7ff fa60 	bl	8001448 <receive_mode>
 8001f88:	60f8      	str	r0, [r7, #12]

        if (len > 0)
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	dd09      	ble.n	8001fa4 <ReceiveTaskInit+0x2c>
        {
            uart_printf("[RX] receive success\n");
 8001f90:	480c      	ldr	r0, [pc, #48]	; (8001fc4 <ReceiveTaskInit+0x4c>)
 8001f92:	f7ff f9d1 	bl	8001338 <uart_printf>
            packet_process(receive_packet,len);
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	4808      	ldr	r0, [pc, #32]	; (8001fc0 <ReceiveTaskInit+0x48>)
 8001f9e:	f7ff fbc7 	bl	8001730 <packet_process>
 8001fa2:	e002      	b.n	8001faa <ReceiveTaskInit+0x32>
        }
        else
        {
            uart_printf("[RX] receive fail, retry...\n");
 8001fa4:	4808      	ldr	r0, [pc, #32]	; (8001fc8 <ReceiveTaskInit+0x50>)
 8001fa6:	f7ff f9c7 	bl	8001338 <uart_printf>

        }


        osSemaphoreRelease(dataReadyHandle);
 8001faa:	4b08      	ldr	r3, [pc, #32]	; (8001fcc <ReceiveTaskInit+0x54>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f003 fed0 	bl	8005d54 <osSemaphoreRelease>
        osDelay(1000);
 8001fb4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001fb8:	f003 fe37 	bl	8005c2a <osDelay>
    {
 8001fbc:	e7e0      	b.n	8001f80 <ReceiveTaskInit+0x8>
 8001fbe:	bf00      	nop
 8001fc0:	20001240 	.word	0x20001240
 8001fc4:	08008f1c 	.word	0x08008f1c
 8001fc8:	08008f34 	.word	0x08008f34
 8001fcc:	20001164 	.word	0x20001164

08001fd0 <SensorTaskInit>:
}



void SensorTaskInit(void const * argument)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b086      	sub	sp, #24
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
    while (1)
    {
        if (osSemaphoreWait(dataReadyHandle, osWaitForever) != osOK)
 8001fd8:	4b4b      	ldr	r3, [pc, #300]	; (8002108 <SensorTaskInit+0x138>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f04f 31ff 	mov.w	r1, #4294967295
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f003 fe69 	bl	8005cb8 <osSemaphoreWait>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	f040 808a 	bne.w	8002102 <SensorTaskInit+0x132>
            continue;

        /* ------------------------------------------------------
         *  1. JOIN NETWORK (only once)
         * ------------------------------------------------------ */
        timeout_check(10000);
 8001fee:	f242 7010 	movw	r0, #10000	; 0x2710
 8001ff2:	f7ff fd43 	bl	8001a7c <timeout_check>
        while(!(connected_to_gateway || connected_to_node))
 8001ff6:	e023      	b.n	8002040 <SensorTaskInit+0x70>
        {
        	 /* Send broadcast connect packet 0x01 */
        	        uint32_t    size = packet_build(0x01, transmit_packet);
 8001ff8:	4944      	ldr	r1, [pc, #272]	; (800210c <SensorTaskInit+0x13c>)
 8001ffa:	2001      	movs	r0, #1
 8001ffc:	f7ff fad2 	bl	80015a4 <packet_build>
 8002000:	6178      	str	r0, [r7, #20]
        	            uart_printf("[TX] Send broadcast (0x01) from %02X \n", dev_id);
 8002002:	2118      	movs	r1, #24
 8002004:	4842      	ldr	r0, [pc, #264]	; (8002110 <SensorTaskInit+0x140>)
 8002006:	f7ff f997 	bl	8001338 <uart_printf>
        	            transmit_mode(transmit_packet, size);
 800200a:	6979      	ldr	r1, [r7, #20]
 800200c:	483f      	ldr	r0, [pc, #252]	; (800210c <SensorTaskInit+0x13c>)
 800200e:	f7ff f9c1 	bl	8001394 <transmit_mode>


            osDelay(200);
 8002012:	20c8      	movs	r0, #200	; 0xc8
 8002014:	f003 fe09 	bl	8005c2a <osDelay>

            if (connected_to_gateway)
 8002018:	4b3e      	ldr	r3, [pc, #248]	; (8002114 <SensorTaskInit+0x144>)
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d118      	bne.n	8002052 <SensorTaskInit+0x82>
                break;
            else
            {
            /* Send join request 0x10 */
                        size = packet_build(0x10, transmit_packet);
 8002020:	493a      	ldr	r1, [pc, #232]	; (800210c <SensorTaskInit+0x13c>)
 8002022:	2010      	movs	r0, #16
 8002024:	f7ff fabe 	bl	80015a4 <packet_build>
 8002028:	6178      	str	r0, [r7, #20]
                        uart_printf("[TX] Send join request (0x10) from %02X \n", dev_id);
 800202a:	2118      	movs	r1, #24
 800202c:	483a      	ldr	r0, [pc, #232]	; (8002118 <SensorTaskInit+0x148>)
 800202e:	f7ff f983 	bl	8001338 <uart_printf>
                        transmit_mode(transmit_packet, size);
 8002032:	6979      	ldr	r1, [r7, #20]
 8002034:	4835      	ldr	r0, [pc, #212]	; (800210c <SensorTaskInit+0x13c>)
 8002036:	f7ff f9ad 	bl	8001394 <transmit_mode>
            }

            osDelay(200);
 800203a:	20c8      	movs	r0, #200	; 0xc8
 800203c:	f003 fdf5 	bl	8005c2a <osDelay>
        while(!(connected_to_gateway || connected_to_node))
 8002040:	4b34      	ldr	r3, [pc, #208]	; (8002114 <SensorTaskInit+0x144>)
 8002042:	781b      	ldrb	r3, [r3, #0]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d105      	bne.n	8002054 <SensorTaskInit+0x84>
 8002048:	4b34      	ldr	r3, [pc, #208]	; (800211c <SensorTaskInit+0x14c>)
 800204a:	781b      	ldrb	r3, [r3, #0]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d0d3      	beq.n	8001ff8 <SensorTaskInit+0x28>
 8002050:	e000      	b.n	8002054 <SensorTaskInit+0x84>
                break;
 8002052:	bf00      	nop
        }

        /* ------------------------------------------------------
         *  2. READ SENSOR DATA
         * ------------------------------------------------------ */
        if (!aht10_get_data(&hi2c1, AHT10_ADDRESS, &m_sensor))
 8002054:	4a32      	ldr	r2, [pc, #200]	; (8002120 <SensorTaskInit+0x150>)
 8002056:	2170      	movs	r1, #112	; 0x70
 8002058:	4832      	ldr	r0, [pc, #200]	; (8002124 <SensorTaskInit+0x154>)
 800205a:	f7fe fc95 	bl	8000988 <aht10_get_data>
 800205e:	4603      	mov	r3, r0
 8002060:	2b00      	cmp	r3, #0
 8002062:	d106      	bne.n	8002072 <SensorTaskInit+0xa2>
        {
        	HAL_Delay(20);
 8002064:	2014      	movs	r0, #20
 8002066:	f000 fad9 	bl	800261c <HAL_Delay>
            uart_printf("[TX] Sensor not ready, retry...\n");
 800206a:	482f      	ldr	r0, [pc, #188]	; (8002128 <SensorTaskInit+0x158>)
 800206c:	f7ff f964 	bl	8001338 <uart_printf>
            continue;
 8002070:	e048      	b.n	8002104 <SensorTaskInit+0x134>
        }

        /* Store sensor values */
        sensor_packet[0] = (uint8_t)(m_sensor.temp >> 8);
 8002072:	4b2b      	ldr	r3, [pc, #172]	; (8002120 <SensorTaskInit+0x150>)
 8002074:	885b      	ldrh	r3, [r3, #2]
 8002076:	0a1b      	lsrs	r3, r3, #8
 8002078:	b29b      	uxth	r3, r3
 800207a:	b2da      	uxtb	r2, r3
 800207c:	4b2b      	ldr	r3, [pc, #172]	; (800212c <SensorTaskInit+0x15c>)
 800207e:	701a      	strb	r2, [r3, #0]
        sensor_packet[1] = (uint8_t)(m_sensor.temp & 0xFF);
 8002080:	4b27      	ldr	r3, [pc, #156]	; (8002120 <SensorTaskInit+0x150>)
 8002082:	885b      	ldrh	r3, [r3, #2]
 8002084:	b2da      	uxtb	r2, r3
 8002086:	4b29      	ldr	r3, [pc, #164]	; (800212c <SensorTaskInit+0x15c>)
 8002088:	705a      	strb	r2, [r3, #1]

        sensor_packet[2] = (uint8_t)(m_sensor.humidity >> 8);
 800208a:	4b25      	ldr	r3, [pc, #148]	; (8002120 <SensorTaskInit+0x150>)
 800208c:	881b      	ldrh	r3, [r3, #0]
 800208e:	0a1b      	lsrs	r3, r3, #8
 8002090:	b29b      	uxth	r3, r3
 8002092:	b2da      	uxtb	r2, r3
 8002094:	4b25      	ldr	r3, [pc, #148]	; (800212c <SensorTaskInit+0x15c>)
 8002096:	709a      	strb	r2, [r3, #2]
        sensor_packet[3] = (uint8_t)(m_sensor.humidity & 0xFF);
 8002098:	4b21      	ldr	r3, [pc, #132]	; (8002120 <SensorTaskInit+0x150>)
 800209a:	881b      	ldrh	r3, [r3, #0]
 800209c:	b2da      	uxtb	r2, r3
 800209e:	4b23      	ldr	r3, [pc, #140]	; (800212c <SensorTaskInit+0x15c>)
 80020a0:	70da      	strb	r2, [r3, #3]


        /* ------------------------------------------------------
         *  3. BUILD + SEND SENSOR PACKET (0x02)
         * ------------------------------------------------------ */
        uint32_t tx_size = packet_build(0x02, transmit_packet);
 80020a2:	491a      	ldr	r1, [pc, #104]	; (800210c <SensorTaskInit+0x13c>)
 80020a4:	2002      	movs	r0, #2
 80020a6:	f7ff fa7d 	bl	80015a4 <packet_build>
 80020aa:	6138      	str	r0, [r7, #16]

        if (!transmit_mode(transmit_packet, tx_size))
 80020ac:	6939      	ldr	r1, [r7, #16]
 80020ae:	4817      	ldr	r0, [pc, #92]	; (800210c <SensorTaskInit+0x13c>)
 80020b0:	f7ff f970 	bl	8001394 <transmit_mode>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d103      	bne.n	80020c2 <SensorTaskInit+0xf2>
        {
            uart_printf("[TX] Sensor transmit FAIL\n");
 80020ba:	481d      	ldr	r0, [pc, #116]	; (8002130 <SensorTaskInit+0x160>)
 80020bc:	f7ff f93c 	bl	8001338 <uart_printf>
 80020c0:	e002      	b.n	80020c8 <SensorTaskInit+0xf8>
        }
        else
        {
            uart_printf("[TX] Sensor transmit OK\n");
 80020c2:	481c      	ldr	r0, [pc, #112]	; (8002134 <SensorTaskInit+0x164>)
 80020c4:	f7ff f938 	bl	8001338 <uart_printf>
        }
        osDelay(200);   // Small delay between cycles
 80020c8:	20c8      	movs	r0, #200	; 0xc8
 80020ca:	f003 fdae 	bl	8005c2a <osDelay>


    	uint32_t emitt_size = packet_build(0x11, transmit_packet);
 80020ce:	490f      	ldr	r1, [pc, #60]	; (800210c <SensorTaskInit+0x13c>)
 80020d0:	2011      	movs	r0, #17
 80020d2:	f7ff fa67 	bl	80015a4 <packet_build>
 80020d6:	60f8      	str	r0, [r7, #12]
    	uart_printf("[TX] Emit connected nodes\n");
 80020d8:	4817      	ldr	r0, [pc, #92]	; (8002138 <SensorTaskInit+0x168>)
 80020da:	f7ff f92d 	bl	8001338 <uart_printf>
    	if (!transmit_mode(transmit_packet, emitt_size))
 80020de:	68f9      	ldr	r1, [r7, #12]
 80020e0:	480a      	ldr	r0, [pc, #40]	; (800210c <SensorTaskInit+0x13c>)
 80020e2:	f7ff f957 	bl	8001394 <transmit_mode>
 80020e6:	4603      	mov	r3, r0
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d103      	bne.n	80020f4 <SensorTaskInit+0x124>
    	{
    	      uart_printf("[TX]  FAIL\n");
 80020ec:	4813      	ldr	r0, [pc, #76]	; (800213c <SensorTaskInit+0x16c>)
 80020ee:	f7ff f923 	bl	8001338 <uart_printf>
 80020f2:	e002      	b.n	80020fa <SensorTaskInit+0x12a>
    	}
    	else
        {
  	        uart_printf("[TX]  OK\n");
 80020f4:	4812      	ldr	r0, [pc, #72]	; (8002140 <SensorTaskInit+0x170>)
 80020f6:	f7ff f91f 	bl	8001338 <uart_printf>
    	}
    	osDelay(200);   // Small delay between cycles
 80020fa:	20c8      	movs	r0, #200	; 0xc8
 80020fc:	f003 fd95 	bl	8005c2a <osDelay>
 8002100:	e76a      	b.n	8001fd8 <SensorTaskInit+0x8>
            continue;
 8002102:	bf00      	nop
    {
 8002104:	e768      	b.n	8001fd8 <SensorTaskInit+0x8>
 8002106:	bf00      	nop
 8002108:	20001164 	.word	0x20001164
 800210c:	20000348 	.word	0x20000348
 8002110:	08008f54 	.word	0x08008f54
 8002114:	20000395 	.word	0x20000395
 8002118:	08008f7c 	.word	0x08008f7c
 800211c:	20000396 	.word	0x20000396
 8002120:	20001154 	.word	0x20001154
 8002124:	20001100 	.word	0x20001100
 8002128:	08008fa8 	.word	0x08008fa8
 800212c:	20000384 	.word	0x20000384
 8002130:	08008fcc 	.word	0x08008fcc
 8002134:	08008fe8 	.word	0x08008fe8
 8002138:	08009004 	.word	0x08009004
 800213c:	08009020 	.word	0x08009020
 8002140:	0800902c 	.word	0x0800902c

08002144 <HAL_TIM_PeriodElapsedCallback>:




void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b082      	sub	sp, #8
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a04      	ldr	r2, [pc, #16]	; (8002164 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d101      	bne.n	800215a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002156:	f000 fa45 	bl	80025e4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  /* USER CODE END Callback 1 */
}
 800215a:	bf00      	nop
 800215c:	3708      	adds	r7, #8
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	40000800 	.word	0x40000800

08002168 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002168:	b480      	push	{r7}
 800216a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 800216c:	bf00      	nop
 800216e:	46bd      	mov	sp, r7
 8002170:	bc80      	pop	{r7}
 8002172:	4770      	bx	lr

08002174 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b084      	sub	sp, #16
 8002178:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800217a:	4b18      	ldr	r3, [pc, #96]	; (80021dc <HAL_MspInit+0x68>)
 800217c:	699b      	ldr	r3, [r3, #24]
 800217e:	4a17      	ldr	r2, [pc, #92]	; (80021dc <HAL_MspInit+0x68>)
 8002180:	f043 0301 	orr.w	r3, r3, #1
 8002184:	6193      	str	r3, [r2, #24]
 8002186:	4b15      	ldr	r3, [pc, #84]	; (80021dc <HAL_MspInit+0x68>)
 8002188:	699b      	ldr	r3, [r3, #24]
 800218a:	f003 0301 	and.w	r3, r3, #1
 800218e:	60bb      	str	r3, [r7, #8]
 8002190:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002192:	4b12      	ldr	r3, [pc, #72]	; (80021dc <HAL_MspInit+0x68>)
 8002194:	69db      	ldr	r3, [r3, #28]
 8002196:	4a11      	ldr	r2, [pc, #68]	; (80021dc <HAL_MspInit+0x68>)
 8002198:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800219c:	61d3      	str	r3, [r2, #28]
 800219e:	4b0f      	ldr	r3, [pc, #60]	; (80021dc <HAL_MspInit+0x68>)
 80021a0:	69db      	ldr	r3, [r3, #28]
 80021a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021a6:	607b      	str	r3, [r7, #4]
 80021a8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80021aa:	2200      	movs	r2, #0
 80021ac:	210f      	movs	r1, #15
 80021ae:	f06f 0001 	mvn.w	r0, #1
 80021b2:	f000 fd1e 	bl	8002bf2 <HAL_NVIC_SetPriority>

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80021b6:	4b0a      	ldr	r3, [pc, #40]	; (80021e0 <HAL_MspInit+0x6c>)
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	60fb      	str	r3, [r7, #12]
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80021c2:	60fb      	str	r3, [r7, #12]
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80021ca:	60fb      	str	r3, [r7, #12]
 80021cc:	4a04      	ldr	r2, [pc, #16]	; (80021e0 <HAL_MspInit+0x6c>)
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021d2:	bf00      	nop
 80021d4:	3710      	adds	r7, #16
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	40021000 	.word	0x40021000
 80021e0:	40010000 	.word	0x40010000

080021e4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b088      	sub	sp, #32
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ec:	f107 0310 	add.w	r3, r7, #16
 80021f0:	2200      	movs	r2, #0
 80021f2:	601a      	str	r2, [r3, #0]
 80021f4:	605a      	str	r2, [r3, #4]
 80021f6:	609a      	str	r2, [r3, #8]
 80021f8:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a14      	ldr	r2, [pc, #80]	; (8002250 <HAL_ADC_MspInit+0x6c>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d121      	bne.n	8002248 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002204:	4b13      	ldr	r3, [pc, #76]	; (8002254 <HAL_ADC_MspInit+0x70>)
 8002206:	699b      	ldr	r3, [r3, #24]
 8002208:	4a12      	ldr	r2, [pc, #72]	; (8002254 <HAL_ADC_MspInit+0x70>)
 800220a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800220e:	6193      	str	r3, [r2, #24]
 8002210:	4b10      	ldr	r3, [pc, #64]	; (8002254 <HAL_ADC_MspInit+0x70>)
 8002212:	699b      	ldr	r3, [r3, #24]
 8002214:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002218:	60fb      	str	r3, [r7, #12]
 800221a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800221c:	4b0d      	ldr	r3, [pc, #52]	; (8002254 <HAL_ADC_MspInit+0x70>)
 800221e:	699b      	ldr	r3, [r3, #24]
 8002220:	4a0c      	ldr	r2, [pc, #48]	; (8002254 <HAL_ADC_MspInit+0x70>)
 8002222:	f043 0304 	orr.w	r3, r3, #4
 8002226:	6193      	str	r3, [r2, #24]
 8002228:	4b0a      	ldr	r3, [pc, #40]	; (8002254 <HAL_ADC_MspInit+0x70>)
 800222a:	699b      	ldr	r3, [r3, #24]
 800222c:	f003 0304 	and.w	r3, r3, #4
 8002230:	60bb      	str	r3, [r7, #8]
 8002232:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002234:	2301      	movs	r3, #1
 8002236:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002238:	2303      	movs	r3, #3
 800223a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800223c:	f107 0310 	add.w	r3, r7, #16
 8002240:	4619      	mov	r1, r3
 8002242:	4805      	ldr	r0, [pc, #20]	; (8002258 <HAL_ADC_MspInit+0x74>)
 8002244:	f000 fd00 	bl	8002c48 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002248:	bf00      	nop
 800224a:	3720      	adds	r7, #32
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	40012400 	.word	0x40012400
 8002254:	40021000 	.word	0x40021000
 8002258:	40010800 	.word	0x40010800

0800225c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b088      	sub	sp, #32
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002264:	f107 0310 	add.w	r3, r7, #16
 8002268:	2200      	movs	r2, #0
 800226a:	601a      	str	r2, [r3, #0]
 800226c:	605a      	str	r2, [r3, #4]
 800226e:	609a      	str	r2, [r3, #8]
 8002270:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a15      	ldr	r2, [pc, #84]	; (80022cc <HAL_I2C_MspInit+0x70>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d123      	bne.n	80022c4 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800227c:	4b14      	ldr	r3, [pc, #80]	; (80022d0 <HAL_I2C_MspInit+0x74>)
 800227e:	699b      	ldr	r3, [r3, #24]
 8002280:	4a13      	ldr	r2, [pc, #76]	; (80022d0 <HAL_I2C_MspInit+0x74>)
 8002282:	f043 0308 	orr.w	r3, r3, #8
 8002286:	6193      	str	r3, [r2, #24]
 8002288:	4b11      	ldr	r3, [pc, #68]	; (80022d0 <HAL_I2C_MspInit+0x74>)
 800228a:	699b      	ldr	r3, [r3, #24]
 800228c:	f003 0308 	and.w	r3, r3, #8
 8002290:	60fb      	str	r3, [r7, #12]
 8002292:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002294:	23c0      	movs	r3, #192	; 0xc0
 8002296:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002298:	2312      	movs	r3, #18
 800229a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800229c:	2303      	movs	r3, #3
 800229e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022a0:	f107 0310 	add.w	r3, r7, #16
 80022a4:	4619      	mov	r1, r3
 80022a6:	480b      	ldr	r0, [pc, #44]	; (80022d4 <HAL_I2C_MspInit+0x78>)
 80022a8:	f000 fcce 	bl	8002c48 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80022ac:	4b08      	ldr	r3, [pc, #32]	; (80022d0 <HAL_I2C_MspInit+0x74>)
 80022ae:	69db      	ldr	r3, [r3, #28]
 80022b0:	4a07      	ldr	r2, [pc, #28]	; (80022d0 <HAL_I2C_MspInit+0x74>)
 80022b2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80022b6:	61d3      	str	r3, [r2, #28]
 80022b8:	4b05      	ldr	r3, [pc, #20]	; (80022d0 <HAL_I2C_MspInit+0x74>)
 80022ba:	69db      	ldr	r3, [r3, #28]
 80022bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022c0:	60bb      	str	r3, [r7, #8]
 80022c2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80022c4:	bf00      	nop
 80022c6:	3720      	adds	r7, #32
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	40005400 	.word	0x40005400
 80022d0:	40021000 	.word	0x40021000
 80022d4:	40010c00 	.word	0x40010c00

080022d8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b088      	sub	sp, #32
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022e0:	f107 0310 	add.w	r3, r7, #16
 80022e4:	2200      	movs	r2, #0
 80022e6:	601a      	str	r2, [r3, #0]
 80022e8:	605a      	str	r2, [r3, #4]
 80022ea:	609a      	str	r2, [r3, #8]
 80022ec:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a1b      	ldr	r2, [pc, #108]	; (8002360 <HAL_SPI_MspInit+0x88>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d12f      	bne.n	8002358 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80022f8:	4b1a      	ldr	r3, [pc, #104]	; (8002364 <HAL_SPI_MspInit+0x8c>)
 80022fa:	699b      	ldr	r3, [r3, #24]
 80022fc:	4a19      	ldr	r2, [pc, #100]	; (8002364 <HAL_SPI_MspInit+0x8c>)
 80022fe:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002302:	6193      	str	r3, [r2, #24]
 8002304:	4b17      	ldr	r3, [pc, #92]	; (8002364 <HAL_SPI_MspInit+0x8c>)
 8002306:	699b      	ldr	r3, [r3, #24]
 8002308:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800230c:	60fb      	str	r3, [r7, #12]
 800230e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002310:	4b14      	ldr	r3, [pc, #80]	; (8002364 <HAL_SPI_MspInit+0x8c>)
 8002312:	699b      	ldr	r3, [r3, #24]
 8002314:	4a13      	ldr	r2, [pc, #76]	; (8002364 <HAL_SPI_MspInit+0x8c>)
 8002316:	f043 0304 	orr.w	r3, r3, #4
 800231a:	6193      	str	r3, [r2, #24]
 800231c:	4b11      	ldr	r3, [pc, #68]	; (8002364 <HAL_SPI_MspInit+0x8c>)
 800231e:	699b      	ldr	r3, [r3, #24]
 8002320:	f003 0304 	and.w	r3, r3, #4
 8002324:	60bb      	str	r3, [r7, #8]
 8002326:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002328:	23a0      	movs	r3, #160	; 0xa0
 800232a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800232c:	2302      	movs	r3, #2
 800232e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002330:	2303      	movs	r3, #3
 8002332:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002334:	f107 0310 	add.w	r3, r7, #16
 8002338:	4619      	mov	r1, r3
 800233a:	480b      	ldr	r0, [pc, #44]	; (8002368 <HAL_SPI_MspInit+0x90>)
 800233c:	f000 fc84 	bl	8002c48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002340:	2340      	movs	r3, #64	; 0x40
 8002342:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002344:	2300      	movs	r3, #0
 8002346:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002348:	2300      	movs	r3, #0
 800234a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800234c:	f107 0310 	add.w	r3, r7, #16
 8002350:	4619      	mov	r1, r3
 8002352:	4805      	ldr	r0, [pc, #20]	; (8002368 <HAL_SPI_MspInit+0x90>)
 8002354:	f000 fc78 	bl	8002c48 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002358:	bf00      	nop
 800235a:	3720      	adds	r7, #32
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	40013000 	.word	0x40013000
 8002364:	40021000 	.word	0x40021000
 8002368:	40010800 	.word	0x40010800

0800236c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b088      	sub	sp, #32
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002374:	f107 0310 	add.w	r3, r7, #16
 8002378:	2200      	movs	r2, #0
 800237a:	601a      	str	r2, [r3, #0]
 800237c:	605a      	str	r2, [r3, #4]
 800237e:	609a      	str	r2, [r3, #8]
 8002380:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4a1c      	ldr	r2, [pc, #112]	; (80023f8 <HAL_UART_MspInit+0x8c>)
 8002388:	4293      	cmp	r3, r2
 800238a:	d131      	bne.n	80023f0 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800238c:	4b1b      	ldr	r3, [pc, #108]	; (80023fc <HAL_UART_MspInit+0x90>)
 800238e:	699b      	ldr	r3, [r3, #24]
 8002390:	4a1a      	ldr	r2, [pc, #104]	; (80023fc <HAL_UART_MspInit+0x90>)
 8002392:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002396:	6193      	str	r3, [r2, #24]
 8002398:	4b18      	ldr	r3, [pc, #96]	; (80023fc <HAL_UART_MspInit+0x90>)
 800239a:	699b      	ldr	r3, [r3, #24]
 800239c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023a0:	60fb      	str	r3, [r7, #12]
 80023a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023a4:	4b15      	ldr	r3, [pc, #84]	; (80023fc <HAL_UART_MspInit+0x90>)
 80023a6:	699b      	ldr	r3, [r3, #24]
 80023a8:	4a14      	ldr	r2, [pc, #80]	; (80023fc <HAL_UART_MspInit+0x90>)
 80023aa:	f043 0304 	orr.w	r3, r3, #4
 80023ae:	6193      	str	r3, [r2, #24]
 80023b0:	4b12      	ldr	r3, [pc, #72]	; (80023fc <HAL_UART_MspInit+0x90>)
 80023b2:	699b      	ldr	r3, [r3, #24]
 80023b4:	f003 0304 	and.w	r3, r3, #4
 80023b8:	60bb      	str	r3, [r7, #8]
 80023ba:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80023bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80023c0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c2:	2302      	movs	r3, #2
 80023c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023c6:	2303      	movs	r3, #3
 80023c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023ca:	f107 0310 	add.w	r3, r7, #16
 80023ce:	4619      	mov	r1, r3
 80023d0:	480b      	ldr	r0, [pc, #44]	; (8002400 <HAL_UART_MspInit+0x94>)
 80023d2:	f000 fc39 	bl	8002c48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80023d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80023da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023dc:	2300      	movs	r3, #0
 80023de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e0:	2300      	movs	r3, #0
 80023e2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023e4:	f107 0310 	add.w	r3, r7, #16
 80023e8:	4619      	mov	r1, r3
 80023ea:	4805      	ldr	r0, [pc, #20]	; (8002400 <HAL_UART_MspInit+0x94>)
 80023ec:	f000 fc2c 	bl	8002c48 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80023f0:	bf00      	nop
 80023f2:	3720      	adds	r7, #32
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	40013800 	.word	0x40013800
 80023fc:	40021000 	.word	0x40021000
 8002400:	40010800 	.word	0x40010800

08002404 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b08c      	sub	sp, #48	; 0x30
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800240c:	2300      	movs	r3, #0
 800240e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002410:	2300      	movs	r3, #0
 8002412:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 8002414:	2200      	movs	r2, #0
 8002416:	6879      	ldr	r1, [r7, #4]
 8002418:	201e      	movs	r0, #30
 800241a:	f000 fbea 	bl	8002bf2 <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800241e:	201e      	movs	r0, #30
 8002420:	f000 fc03 	bl	8002c2a <HAL_NVIC_EnableIRQ>

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8002424:	4b1f      	ldr	r3, [pc, #124]	; (80024a4 <HAL_InitTick+0xa0>)
 8002426:	69db      	ldr	r3, [r3, #28]
 8002428:	4a1e      	ldr	r2, [pc, #120]	; (80024a4 <HAL_InitTick+0xa0>)
 800242a:	f043 0304 	orr.w	r3, r3, #4
 800242e:	61d3      	str	r3, [r2, #28]
 8002430:	4b1c      	ldr	r3, [pc, #112]	; (80024a4 <HAL_InitTick+0xa0>)
 8002432:	69db      	ldr	r3, [r3, #28]
 8002434:	f003 0304 	and.w	r3, r3, #4
 8002438:	60fb      	str	r3, [r7, #12]
 800243a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800243c:	f107 0210 	add.w	r2, r7, #16
 8002440:	f107 0314 	add.w	r3, r7, #20
 8002444:	4611      	mov	r1, r2
 8002446:	4618      	mov	r0, r3
 8002448:	f002 f9d6 	bl	80047f8 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800244c:	f002 f9ac 	bl	80047a8 <HAL_RCC_GetPCLK1Freq>
 8002450:	4603      	mov	r3, r0
 8002452:	005b      	lsls	r3, r3, #1
 8002454:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002456:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002458:	4a13      	ldr	r2, [pc, #76]	; (80024a8 <HAL_InitTick+0xa4>)
 800245a:	fba2 2303 	umull	r2, r3, r2, r3
 800245e:	0c9b      	lsrs	r3, r3, #18
 8002460:	3b01      	subs	r3, #1
 8002462:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8002464:	4b11      	ldr	r3, [pc, #68]	; (80024ac <HAL_InitTick+0xa8>)
 8002466:	4a12      	ldr	r2, [pc, #72]	; (80024b0 <HAL_InitTick+0xac>)
 8002468:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 800246a:	4b10      	ldr	r3, [pc, #64]	; (80024ac <HAL_InitTick+0xa8>)
 800246c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002470:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8002472:	4a0e      	ldr	r2, [pc, #56]	; (80024ac <HAL_InitTick+0xa8>)
 8002474:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002476:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8002478:	4b0c      	ldr	r3, [pc, #48]	; (80024ac <HAL_InitTick+0xa8>)
 800247a:	2200      	movs	r2, #0
 800247c:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800247e:	4b0b      	ldr	r3, [pc, #44]	; (80024ac <HAL_InitTick+0xa8>)
 8002480:	2200      	movs	r2, #0
 8002482:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8002484:	4809      	ldr	r0, [pc, #36]	; (80024ac <HAL_InitTick+0xa8>)
 8002486:	f002 fef2 	bl	800526e <HAL_TIM_Base_Init>
 800248a:	4603      	mov	r3, r0
 800248c:	2b00      	cmp	r3, #0
 800248e:	d104      	bne.n	800249a <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8002490:	4806      	ldr	r0, [pc, #24]	; (80024ac <HAL_InitTick+0xa8>)
 8002492:	f002 ff45 	bl	8005320 <HAL_TIM_Base_Start_IT>
 8002496:	4603      	mov	r3, r0
 8002498:	e000      	b.n	800249c <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
}
 800249c:	4618      	mov	r0, r3
 800249e:	3730      	adds	r7, #48	; 0x30
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	40021000 	.word	0x40021000
 80024a8:	431bde83 	.word	0x431bde83
 80024ac:	200013b8 	.word	0x200013b8
 80024b0:	40000800 	.word	0x40000800

080024b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024b4:	b480      	push	{r7}
 80024b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80024b8:	e7fe      	b.n	80024b8 <NMI_Handler+0x4>

080024ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024ba:	b480      	push	{r7}
 80024bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024be:	e7fe      	b.n	80024be <HardFault_Handler+0x4>

080024c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024c0:	b480      	push	{r7}
 80024c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024c4:	e7fe      	b.n	80024c4 <MemManage_Handler+0x4>

080024c6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024c6:	b480      	push	{r7}
 80024c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024ca:	e7fe      	b.n	80024ca <BusFault_Handler+0x4>

080024cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024d0:	e7fe      	b.n	80024d0 <UsageFault_Handler+0x4>

080024d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024d2:	b480      	push	{r7}
 80024d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024d6:	bf00      	nop
 80024d8:	46bd      	mov	sp, r7
 80024da:	bc80      	pop	{r7}
 80024dc:	4770      	bx	lr
	...

080024e0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80024e4:	4802      	ldr	r0, [pc, #8]	; (80024f0 <TIM4_IRQHandler+0x10>)
 80024e6:	f002 ff6d 	bl	80053c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80024ea:	bf00      	nop
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	200013b8 	.word	0x200013b8

080024f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b086      	sub	sp, #24
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024fc:	4a14      	ldr	r2, [pc, #80]	; (8002550 <_sbrk+0x5c>)
 80024fe:	4b15      	ldr	r3, [pc, #84]	; (8002554 <_sbrk+0x60>)
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002508:	4b13      	ldr	r3, [pc, #76]	; (8002558 <_sbrk+0x64>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d102      	bne.n	8002516 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002510:	4b11      	ldr	r3, [pc, #68]	; (8002558 <_sbrk+0x64>)
 8002512:	4a12      	ldr	r2, [pc, #72]	; (800255c <_sbrk+0x68>)
 8002514:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002516:	4b10      	ldr	r3, [pc, #64]	; (8002558 <_sbrk+0x64>)
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4413      	add	r3, r2
 800251e:	693a      	ldr	r2, [r7, #16]
 8002520:	429a      	cmp	r2, r3
 8002522:	d207      	bcs.n	8002534 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002524:	f005 fe62 	bl	80081ec <__errno>
 8002528:	4603      	mov	r3, r0
 800252a:	220c      	movs	r2, #12
 800252c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800252e:	f04f 33ff 	mov.w	r3, #4294967295
 8002532:	e009      	b.n	8002548 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002534:	4b08      	ldr	r3, [pc, #32]	; (8002558 <_sbrk+0x64>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800253a:	4b07      	ldr	r3, [pc, #28]	; (8002558 <_sbrk+0x64>)
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4413      	add	r3, r2
 8002542:	4a05      	ldr	r2, [pc, #20]	; (8002558 <_sbrk+0x64>)
 8002544:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002546:	68fb      	ldr	r3, [r7, #12]
}
 8002548:	4618      	mov	r0, r3
 800254a:	3718      	adds	r7, #24
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}
 8002550:	20005000 	.word	0x20005000
 8002554:	00000400 	.word	0x00000400
 8002558:	20000398 	.word	0x20000398
 800255c:	20001418 	.word	0x20001418

08002560 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002560:	b480      	push	{r7}
 8002562:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002564:	bf00      	nop
 8002566:	46bd      	mov	sp, r7
 8002568:	bc80      	pop	{r7}
 800256a:	4770      	bx	lr

0800256c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800256c:	f7ff fff8 	bl	8002560 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002570:	480b      	ldr	r0, [pc, #44]	; (80025a0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002572:	490c      	ldr	r1, [pc, #48]	; (80025a4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002574:	4a0c      	ldr	r2, [pc, #48]	; (80025a8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002576:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002578:	e002      	b.n	8002580 <LoopCopyDataInit>

0800257a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800257a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800257c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800257e:	3304      	adds	r3, #4

08002580 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002580:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002582:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002584:	d3f9      	bcc.n	800257a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002586:	4a09      	ldr	r2, [pc, #36]	; (80025ac <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002588:	4c09      	ldr	r4, [pc, #36]	; (80025b0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800258a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800258c:	e001      	b.n	8002592 <LoopFillZerobss>

0800258e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800258e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002590:	3204      	adds	r2, #4

08002592 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002592:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002594:	d3fb      	bcc.n	800258e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002596:	f005 fe2f 	bl	80081f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800259a:	f7ff fa95 	bl	8001ac8 <main>
  bx lr
 800259e:	4770      	bx	lr
  ldr r0, =_sdata
 80025a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025a4:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80025a8:	08009130 	.word	0x08009130
  ldr r2, =_sbss
 80025ac:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80025b0:	20001414 	.word	0x20001414

080025b4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80025b4:	e7fe      	b.n	80025b4 <ADC1_2_IRQHandler>
	...

080025b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025bc:	4b08      	ldr	r3, [pc, #32]	; (80025e0 <HAL_Init+0x28>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a07      	ldr	r2, [pc, #28]	; (80025e0 <HAL_Init+0x28>)
 80025c2:	f043 0310 	orr.w	r3, r3, #16
 80025c6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025c8:	2003      	movs	r0, #3
 80025ca:	f000 fb07 	bl	8002bdc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025ce:	200f      	movs	r0, #15
 80025d0:	f7ff ff18 	bl	8002404 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025d4:	f7ff fdce 	bl	8002174 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025d8:	2300      	movs	r3, #0
}
 80025da:	4618      	mov	r0, r3
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	40022000 	.word	0x40022000

080025e4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025e4:	b480      	push	{r7}
 80025e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025e8:	4b05      	ldr	r3, [pc, #20]	; (8002600 <HAL_IncTick+0x1c>)
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	461a      	mov	r2, r3
 80025ee:	4b05      	ldr	r3, [pc, #20]	; (8002604 <HAL_IncTick+0x20>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4413      	add	r3, r2
 80025f4:	4a03      	ldr	r2, [pc, #12]	; (8002604 <HAL_IncTick+0x20>)
 80025f6:	6013      	str	r3, [r2, #0]
}
 80025f8:	bf00      	nop
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bc80      	pop	{r7}
 80025fe:	4770      	bx	lr
 8002600:	2000000c 	.word	0x2000000c
 8002604:	20001400 	.word	0x20001400

08002608 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
  return uwTick;
 800260c:	4b02      	ldr	r3, [pc, #8]	; (8002618 <HAL_GetTick+0x10>)
 800260e:	681b      	ldr	r3, [r3, #0]
}
 8002610:	4618      	mov	r0, r3
 8002612:	46bd      	mov	sp, r7
 8002614:	bc80      	pop	{r7}
 8002616:	4770      	bx	lr
 8002618:	20001400 	.word	0x20001400

0800261c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b084      	sub	sp, #16
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002624:	f7ff fff0 	bl	8002608 <HAL_GetTick>
 8002628:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002634:	d005      	beq.n	8002642 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002636:	4b0a      	ldr	r3, [pc, #40]	; (8002660 <HAL_Delay+0x44>)
 8002638:	781b      	ldrb	r3, [r3, #0]
 800263a:	461a      	mov	r2, r3
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	4413      	add	r3, r2
 8002640:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002642:	bf00      	nop
 8002644:	f7ff ffe0 	bl	8002608 <HAL_GetTick>
 8002648:	4602      	mov	r2, r0
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	68fa      	ldr	r2, [r7, #12]
 8002650:	429a      	cmp	r2, r3
 8002652:	d8f7      	bhi.n	8002644 <HAL_Delay+0x28>
  {
  }
}
 8002654:	bf00      	nop
 8002656:	bf00      	nop
 8002658:	3710      	adds	r7, #16
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	2000000c 	.word	0x2000000c

08002664 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b086      	sub	sp, #24
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800266c:	2300      	movs	r3, #0
 800266e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002670:	2300      	movs	r3, #0
 8002672:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002674:	2300      	movs	r3, #0
 8002676:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002678:	2300      	movs	r3, #0
 800267a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d101      	bne.n	8002686 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002682:	2301      	movs	r3, #1
 8002684:	e0be      	b.n	8002804 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002690:	2b00      	cmp	r3, #0
 8002692:	d109      	bne.n	80026a8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2200      	movs	r2, #0
 8002698:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2200      	movs	r2, #0
 800269e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80026a2:	6878      	ldr	r0, [r7, #4]
 80026a4:	f7ff fd9e 	bl	80021e4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80026a8:	6878      	ldr	r0, [r7, #4]
 80026aa:	f000 f9ab 	bl	8002a04 <ADC_ConversionStop_Disable>
 80026ae:	4603      	mov	r3, r0
 80026b0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026b6:	f003 0310 	and.w	r3, r3, #16
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	f040 8099 	bne.w	80027f2 <HAL_ADC_Init+0x18e>
 80026c0:	7dfb      	ldrb	r3, [r7, #23]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	f040 8095 	bne.w	80027f2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026cc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80026d0:	f023 0302 	bic.w	r3, r3, #2
 80026d4:	f043 0202 	orr.w	r2, r3, #2
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80026e4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	7b1b      	ldrb	r3, [r3, #12]
 80026ea:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80026ec:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80026ee:	68ba      	ldr	r2, [r7, #8]
 80026f0:	4313      	orrs	r3, r2
 80026f2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80026fc:	d003      	beq.n	8002706 <HAL_ADC_Init+0xa2>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	2b01      	cmp	r3, #1
 8002704:	d102      	bne.n	800270c <HAL_ADC_Init+0xa8>
 8002706:	f44f 7380 	mov.w	r3, #256	; 0x100
 800270a:	e000      	b.n	800270e <HAL_ADC_Init+0xaa>
 800270c:	2300      	movs	r3, #0
 800270e:	693a      	ldr	r2, [r7, #16]
 8002710:	4313      	orrs	r3, r2
 8002712:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	7d1b      	ldrb	r3, [r3, #20]
 8002718:	2b01      	cmp	r3, #1
 800271a:	d119      	bne.n	8002750 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	7b1b      	ldrb	r3, [r3, #12]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d109      	bne.n	8002738 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	699b      	ldr	r3, [r3, #24]
 8002728:	3b01      	subs	r3, #1
 800272a:	035a      	lsls	r2, r3, #13
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	4313      	orrs	r3, r2
 8002730:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002734:	613b      	str	r3, [r7, #16]
 8002736:	e00b      	b.n	8002750 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800273c:	f043 0220 	orr.w	r2, r3, #32
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002748:	f043 0201 	orr.w	r2, r3, #1
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	693a      	ldr	r2, [r7, #16]
 8002760:	430a      	orrs	r2, r1
 8002762:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	689a      	ldr	r2, [r3, #8]
 800276a:	4b28      	ldr	r3, [pc, #160]	; (800280c <HAL_ADC_Init+0x1a8>)
 800276c:	4013      	ands	r3, r2
 800276e:	687a      	ldr	r2, [r7, #4]
 8002770:	6812      	ldr	r2, [r2, #0]
 8002772:	68b9      	ldr	r1, [r7, #8]
 8002774:	430b      	orrs	r3, r1
 8002776:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002780:	d003      	beq.n	800278a <HAL_ADC_Init+0x126>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	2b01      	cmp	r3, #1
 8002788:	d104      	bne.n	8002794 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	691b      	ldr	r3, [r3, #16]
 800278e:	3b01      	subs	r3, #1
 8002790:	051b      	lsls	r3, r3, #20
 8002792:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800279a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	68fa      	ldr	r2, [r7, #12]
 80027a4:	430a      	orrs	r2, r1
 80027a6:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	689a      	ldr	r2, [r3, #8]
 80027ae:	4b18      	ldr	r3, [pc, #96]	; (8002810 <HAL_ADC_Init+0x1ac>)
 80027b0:	4013      	ands	r3, r2
 80027b2:	68ba      	ldr	r2, [r7, #8]
 80027b4:	429a      	cmp	r2, r3
 80027b6:	d10b      	bne.n	80027d0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2200      	movs	r2, #0
 80027bc:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027c2:	f023 0303 	bic.w	r3, r3, #3
 80027c6:	f043 0201 	orr.w	r2, r3, #1
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80027ce:	e018      	b.n	8002802 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027d4:	f023 0312 	bic.w	r3, r3, #18
 80027d8:	f043 0210 	orr.w	r2, r3, #16
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027e4:	f043 0201 	orr.w	r2, r3, #1
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80027f0:	e007      	b.n	8002802 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027f6:	f043 0210 	orr.w	r2, r3, #16
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002802:	7dfb      	ldrb	r3, [r7, #23]
}
 8002804:	4618      	mov	r0, r3
 8002806:	3718      	adds	r7, #24
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}
 800280c:	ffe1f7fd 	.word	0xffe1f7fd
 8002810:	ff1f0efe 	.word	0xff1f0efe

08002814 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002814:	b480      	push	{r7}
 8002816:	b085      	sub	sp, #20
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
 800281c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800281e:	2300      	movs	r3, #0
 8002820:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002822:	2300      	movs	r3, #0
 8002824:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800282c:	2b01      	cmp	r3, #1
 800282e:	d101      	bne.n	8002834 <HAL_ADC_ConfigChannel+0x20>
 8002830:	2302      	movs	r3, #2
 8002832:	e0dc      	b.n	80029ee <HAL_ADC_ConfigChannel+0x1da>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2201      	movs	r2, #1
 8002838:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	2b06      	cmp	r3, #6
 8002842:	d81c      	bhi.n	800287e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	685a      	ldr	r2, [r3, #4]
 800284e:	4613      	mov	r3, r2
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	4413      	add	r3, r2
 8002854:	3b05      	subs	r3, #5
 8002856:	221f      	movs	r2, #31
 8002858:	fa02 f303 	lsl.w	r3, r2, r3
 800285c:	43db      	mvns	r3, r3
 800285e:	4019      	ands	r1, r3
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	6818      	ldr	r0, [r3, #0]
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	685a      	ldr	r2, [r3, #4]
 8002868:	4613      	mov	r3, r2
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	4413      	add	r3, r2
 800286e:	3b05      	subs	r3, #5
 8002870:	fa00 f203 	lsl.w	r2, r0, r3
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	430a      	orrs	r2, r1
 800287a:	635a      	str	r2, [r3, #52]	; 0x34
 800287c:	e03c      	b.n	80028f8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	2b0c      	cmp	r3, #12
 8002884:	d81c      	bhi.n	80028c0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	685a      	ldr	r2, [r3, #4]
 8002890:	4613      	mov	r3, r2
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	4413      	add	r3, r2
 8002896:	3b23      	subs	r3, #35	; 0x23
 8002898:	221f      	movs	r2, #31
 800289a:	fa02 f303 	lsl.w	r3, r2, r3
 800289e:	43db      	mvns	r3, r3
 80028a0:	4019      	ands	r1, r3
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	6818      	ldr	r0, [r3, #0]
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	685a      	ldr	r2, [r3, #4]
 80028aa:	4613      	mov	r3, r2
 80028ac:	009b      	lsls	r3, r3, #2
 80028ae:	4413      	add	r3, r2
 80028b0:	3b23      	subs	r3, #35	; 0x23
 80028b2:	fa00 f203 	lsl.w	r2, r0, r3
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	430a      	orrs	r2, r1
 80028bc:	631a      	str	r2, [r3, #48]	; 0x30
 80028be:	e01b      	b.n	80028f8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	685a      	ldr	r2, [r3, #4]
 80028ca:	4613      	mov	r3, r2
 80028cc:	009b      	lsls	r3, r3, #2
 80028ce:	4413      	add	r3, r2
 80028d0:	3b41      	subs	r3, #65	; 0x41
 80028d2:	221f      	movs	r2, #31
 80028d4:	fa02 f303 	lsl.w	r3, r2, r3
 80028d8:	43db      	mvns	r3, r3
 80028da:	4019      	ands	r1, r3
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	6818      	ldr	r0, [r3, #0]
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	685a      	ldr	r2, [r3, #4]
 80028e4:	4613      	mov	r3, r2
 80028e6:	009b      	lsls	r3, r3, #2
 80028e8:	4413      	add	r3, r2
 80028ea:	3b41      	subs	r3, #65	; 0x41
 80028ec:	fa00 f203 	lsl.w	r2, r0, r3
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	430a      	orrs	r2, r1
 80028f6:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	2b09      	cmp	r3, #9
 80028fe:	d91c      	bls.n	800293a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	68d9      	ldr	r1, [r3, #12]
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	4613      	mov	r3, r2
 800290c:	005b      	lsls	r3, r3, #1
 800290e:	4413      	add	r3, r2
 8002910:	3b1e      	subs	r3, #30
 8002912:	2207      	movs	r2, #7
 8002914:	fa02 f303 	lsl.w	r3, r2, r3
 8002918:	43db      	mvns	r3, r3
 800291a:	4019      	ands	r1, r3
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	6898      	ldr	r0, [r3, #8]
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	4613      	mov	r3, r2
 8002926:	005b      	lsls	r3, r3, #1
 8002928:	4413      	add	r3, r2
 800292a:	3b1e      	subs	r3, #30
 800292c:	fa00 f203 	lsl.w	r2, r0, r3
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	430a      	orrs	r2, r1
 8002936:	60da      	str	r2, [r3, #12]
 8002938:	e019      	b.n	800296e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	6919      	ldr	r1, [r3, #16]
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	4613      	mov	r3, r2
 8002946:	005b      	lsls	r3, r3, #1
 8002948:	4413      	add	r3, r2
 800294a:	2207      	movs	r2, #7
 800294c:	fa02 f303 	lsl.w	r3, r2, r3
 8002950:	43db      	mvns	r3, r3
 8002952:	4019      	ands	r1, r3
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	6898      	ldr	r0, [r3, #8]
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	4613      	mov	r3, r2
 800295e:	005b      	lsls	r3, r3, #1
 8002960:	4413      	add	r3, r2
 8002962:	fa00 f203 	lsl.w	r2, r0, r3
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	430a      	orrs	r2, r1
 800296c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	2b10      	cmp	r3, #16
 8002974:	d003      	beq.n	800297e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800297a:	2b11      	cmp	r3, #17
 800297c:	d132      	bne.n	80029e4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a1d      	ldr	r2, [pc, #116]	; (80029f8 <HAL_ADC_ConfigChannel+0x1e4>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d125      	bne.n	80029d4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	689b      	ldr	r3, [r3, #8]
 800298e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002992:	2b00      	cmp	r3, #0
 8002994:	d126      	bne.n	80029e4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	689a      	ldr	r2, [r3, #8]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80029a4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	2b10      	cmp	r3, #16
 80029ac:	d11a      	bne.n	80029e4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80029ae:	4b13      	ldr	r3, [pc, #76]	; (80029fc <HAL_ADC_ConfigChannel+0x1e8>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a13      	ldr	r2, [pc, #76]	; (8002a00 <HAL_ADC_ConfigChannel+0x1ec>)
 80029b4:	fba2 2303 	umull	r2, r3, r2, r3
 80029b8:	0c9a      	lsrs	r2, r3, #18
 80029ba:	4613      	mov	r3, r2
 80029bc:	009b      	lsls	r3, r3, #2
 80029be:	4413      	add	r3, r2
 80029c0:	005b      	lsls	r3, r3, #1
 80029c2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80029c4:	e002      	b.n	80029cc <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	3b01      	subs	r3, #1
 80029ca:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d1f9      	bne.n	80029c6 <HAL_ADC_ConfigChannel+0x1b2>
 80029d2:	e007      	b.n	80029e4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029d8:	f043 0220 	orr.w	r2, r3, #32
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80029e0:	2301      	movs	r3, #1
 80029e2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2200      	movs	r2, #0
 80029e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80029ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3714      	adds	r7, #20
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bc80      	pop	{r7}
 80029f6:	4770      	bx	lr
 80029f8:	40012400 	.word	0x40012400
 80029fc:	20000004 	.word	0x20000004
 8002a00:	431bde83 	.word	0x431bde83

08002a04 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b084      	sub	sp, #16
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	689b      	ldr	r3, [r3, #8]
 8002a16:	f003 0301 	and.w	r3, r3, #1
 8002a1a:	2b01      	cmp	r3, #1
 8002a1c:	d12e      	bne.n	8002a7c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	689a      	ldr	r2, [r3, #8]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f022 0201 	bic.w	r2, r2, #1
 8002a2c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002a2e:	f7ff fdeb 	bl	8002608 <HAL_GetTick>
 8002a32:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002a34:	e01b      	b.n	8002a6e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002a36:	f7ff fde7 	bl	8002608 <HAL_GetTick>
 8002a3a:	4602      	mov	r2, r0
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	1ad3      	subs	r3, r2, r3
 8002a40:	2b02      	cmp	r3, #2
 8002a42:	d914      	bls.n	8002a6e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	689b      	ldr	r3, [r3, #8]
 8002a4a:	f003 0301 	and.w	r3, r3, #1
 8002a4e:	2b01      	cmp	r3, #1
 8002a50:	d10d      	bne.n	8002a6e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a56:	f043 0210 	orr.w	r2, r3, #16
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a62:	f043 0201 	orr.w	r2, r3, #1
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e007      	b.n	8002a7e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	f003 0301 	and.w	r3, r3, #1
 8002a78:	2b01      	cmp	r3, #1
 8002a7a:	d0dc      	beq.n	8002a36 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002a7c:	2300      	movs	r3, #0
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	3710      	adds	r7, #16
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}
	...

08002a88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b085      	sub	sp, #20
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	f003 0307 	and.w	r3, r3, #7
 8002a96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a98:	4b0c      	ldr	r3, [pc, #48]	; (8002acc <__NVIC_SetPriorityGrouping+0x44>)
 8002a9a:	68db      	ldr	r3, [r3, #12]
 8002a9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a9e:	68ba      	ldr	r2, [r7, #8]
 8002aa0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ab0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ab4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ab8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002aba:	4a04      	ldr	r2, [pc, #16]	; (8002acc <__NVIC_SetPriorityGrouping+0x44>)
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	60d3      	str	r3, [r2, #12]
}
 8002ac0:	bf00      	nop
 8002ac2:	3714      	adds	r7, #20
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bc80      	pop	{r7}
 8002ac8:	4770      	bx	lr
 8002aca:	bf00      	nop
 8002acc:	e000ed00 	.word	0xe000ed00

08002ad0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ad4:	4b04      	ldr	r3, [pc, #16]	; (8002ae8 <__NVIC_GetPriorityGrouping+0x18>)
 8002ad6:	68db      	ldr	r3, [r3, #12]
 8002ad8:	0a1b      	lsrs	r3, r3, #8
 8002ada:	f003 0307 	and.w	r3, r3, #7
}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bc80      	pop	{r7}
 8002ae4:	4770      	bx	lr
 8002ae6:	bf00      	nop
 8002ae8:	e000ed00 	.word	0xe000ed00

08002aec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	4603      	mov	r3, r0
 8002af4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002af6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	db0b      	blt.n	8002b16 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002afe:	79fb      	ldrb	r3, [r7, #7]
 8002b00:	f003 021f 	and.w	r2, r3, #31
 8002b04:	4906      	ldr	r1, [pc, #24]	; (8002b20 <__NVIC_EnableIRQ+0x34>)
 8002b06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b0a:	095b      	lsrs	r3, r3, #5
 8002b0c:	2001      	movs	r0, #1
 8002b0e:	fa00 f202 	lsl.w	r2, r0, r2
 8002b12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b16:	bf00      	nop
 8002b18:	370c      	adds	r7, #12
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bc80      	pop	{r7}
 8002b1e:	4770      	bx	lr
 8002b20:	e000e100 	.word	0xe000e100

08002b24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b24:	b480      	push	{r7}
 8002b26:	b083      	sub	sp, #12
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	6039      	str	r1, [r7, #0]
 8002b2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	db0a      	blt.n	8002b4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	b2da      	uxtb	r2, r3
 8002b3c:	490c      	ldr	r1, [pc, #48]	; (8002b70 <__NVIC_SetPriority+0x4c>)
 8002b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b42:	0112      	lsls	r2, r2, #4
 8002b44:	b2d2      	uxtb	r2, r2
 8002b46:	440b      	add	r3, r1
 8002b48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b4c:	e00a      	b.n	8002b64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	b2da      	uxtb	r2, r3
 8002b52:	4908      	ldr	r1, [pc, #32]	; (8002b74 <__NVIC_SetPriority+0x50>)
 8002b54:	79fb      	ldrb	r3, [r7, #7]
 8002b56:	f003 030f 	and.w	r3, r3, #15
 8002b5a:	3b04      	subs	r3, #4
 8002b5c:	0112      	lsls	r2, r2, #4
 8002b5e:	b2d2      	uxtb	r2, r2
 8002b60:	440b      	add	r3, r1
 8002b62:	761a      	strb	r2, [r3, #24]
}
 8002b64:	bf00      	nop
 8002b66:	370c      	adds	r7, #12
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bc80      	pop	{r7}
 8002b6c:	4770      	bx	lr
 8002b6e:	bf00      	nop
 8002b70:	e000e100 	.word	0xe000e100
 8002b74:	e000ed00 	.word	0xe000ed00

08002b78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b089      	sub	sp, #36	; 0x24
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	60f8      	str	r0, [r7, #12]
 8002b80:	60b9      	str	r1, [r7, #8]
 8002b82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	f003 0307 	and.w	r3, r3, #7
 8002b8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b8c:	69fb      	ldr	r3, [r7, #28]
 8002b8e:	f1c3 0307 	rsb	r3, r3, #7
 8002b92:	2b04      	cmp	r3, #4
 8002b94:	bf28      	it	cs
 8002b96:	2304      	movcs	r3, #4
 8002b98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b9a:	69fb      	ldr	r3, [r7, #28]
 8002b9c:	3304      	adds	r3, #4
 8002b9e:	2b06      	cmp	r3, #6
 8002ba0:	d902      	bls.n	8002ba8 <NVIC_EncodePriority+0x30>
 8002ba2:	69fb      	ldr	r3, [r7, #28]
 8002ba4:	3b03      	subs	r3, #3
 8002ba6:	e000      	b.n	8002baa <NVIC_EncodePriority+0x32>
 8002ba8:	2300      	movs	r3, #0
 8002baa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bac:	f04f 32ff 	mov.w	r2, #4294967295
 8002bb0:	69bb      	ldr	r3, [r7, #24]
 8002bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb6:	43da      	mvns	r2, r3
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	401a      	ands	r2, r3
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bc0:	f04f 31ff 	mov.w	r1, #4294967295
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	fa01 f303 	lsl.w	r3, r1, r3
 8002bca:	43d9      	mvns	r1, r3
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bd0:	4313      	orrs	r3, r2
         );
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3724      	adds	r7, #36	; 0x24
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bc80      	pop	{r7}
 8002bda:	4770      	bx	lr

08002bdc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b082      	sub	sp, #8
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002be4:	6878      	ldr	r0, [r7, #4]
 8002be6:	f7ff ff4f 	bl	8002a88 <__NVIC_SetPriorityGrouping>
}
 8002bea:	bf00      	nop
 8002bec:	3708      	adds	r7, #8
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}

08002bf2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002bf2:	b580      	push	{r7, lr}
 8002bf4:	b086      	sub	sp, #24
 8002bf6:	af00      	add	r7, sp, #0
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	60b9      	str	r1, [r7, #8]
 8002bfc:	607a      	str	r2, [r7, #4]
 8002bfe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c00:	2300      	movs	r3, #0
 8002c02:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c04:	f7ff ff64 	bl	8002ad0 <__NVIC_GetPriorityGrouping>
 8002c08:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c0a:	687a      	ldr	r2, [r7, #4]
 8002c0c:	68b9      	ldr	r1, [r7, #8]
 8002c0e:	6978      	ldr	r0, [r7, #20]
 8002c10:	f7ff ffb2 	bl	8002b78 <NVIC_EncodePriority>
 8002c14:	4602      	mov	r2, r0
 8002c16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c1a:	4611      	mov	r1, r2
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f7ff ff81 	bl	8002b24 <__NVIC_SetPriority>
}
 8002c22:	bf00      	nop
 8002c24:	3718      	adds	r7, #24
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}

08002c2a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c2a:	b580      	push	{r7, lr}
 8002c2c:	b082      	sub	sp, #8
 8002c2e:	af00      	add	r7, sp, #0
 8002c30:	4603      	mov	r3, r0
 8002c32:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f7ff ff57 	bl	8002aec <__NVIC_EnableIRQ>
}
 8002c3e:	bf00      	nop
 8002c40:	3708      	adds	r7, #8
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}
	...

08002c48 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b08b      	sub	sp, #44	; 0x2c
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
 8002c50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c52:	2300      	movs	r3, #0
 8002c54:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002c56:	2300      	movs	r3, #0
 8002c58:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c5a:	e169      	b.n	8002f30 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c60:	fa02 f303 	lsl.w	r3, r2, r3
 8002c64:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	69fa      	ldr	r2, [r7, #28]
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002c70:	69ba      	ldr	r2, [r7, #24]
 8002c72:	69fb      	ldr	r3, [r7, #28]
 8002c74:	429a      	cmp	r2, r3
 8002c76:	f040 8158 	bne.w	8002f2a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	4a9a      	ldr	r2, [pc, #616]	; (8002ee8 <HAL_GPIO_Init+0x2a0>)
 8002c80:	4293      	cmp	r3, r2
 8002c82:	d05e      	beq.n	8002d42 <HAL_GPIO_Init+0xfa>
 8002c84:	4a98      	ldr	r2, [pc, #608]	; (8002ee8 <HAL_GPIO_Init+0x2a0>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d875      	bhi.n	8002d76 <HAL_GPIO_Init+0x12e>
 8002c8a:	4a98      	ldr	r2, [pc, #608]	; (8002eec <HAL_GPIO_Init+0x2a4>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d058      	beq.n	8002d42 <HAL_GPIO_Init+0xfa>
 8002c90:	4a96      	ldr	r2, [pc, #600]	; (8002eec <HAL_GPIO_Init+0x2a4>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d86f      	bhi.n	8002d76 <HAL_GPIO_Init+0x12e>
 8002c96:	4a96      	ldr	r2, [pc, #600]	; (8002ef0 <HAL_GPIO_Init+0x2a8>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d052      	beq.n	8002d42 <HAL_GPIO_Init+0xfa>
 8002c9c:	4a94      	ldr	r2, [pc, #592]	; (8002ef0 <HAL_GPIO_Init+0x2a8>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d869      	bhi.n	8002d76 <HAL_GPIO_Init+0x12e>
 8002ca2:	4a94      	ldr	r2, [pc, #592]	; (8002ef4 <HAL_GPIO_Init+0x2ac>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d04c      	beq.n	8002d42 <HAL_GPIO_Init+0xfa>
 8002ca8:	4a92      	ldr	r2, [pc, #584]	; (8002ef4 <HAL_GPIO_Init+0x2ac>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d863      	bhi.n	8002d76 <HAL_GPIO_Init+0x12e>
 8002cae:	4a92      	ldr	r2, [pc, #584]	; (8002ef8 <HAL_GPIO_Init+0x2b0>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d046      	beq.n	8002d42 <HAL_GPIO_Init+0xfa>
 8002cb4:	4a90      	ldr	r2, [pc, #576]	; (8002ef8 <HAL_GPIO_Init+0x2b0>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d85d      	bhi.n	8002d76 <HAL_GPIO_Init+0x12e>
 8002cba:	2b12      	cmp	r3, #18
 8002cbc:	d82a      	bhi.n	8002d14 <HAL_GPIO_Init+0xcc>
 8002cbe:	2b12      	cmp	r3, #18
 8002cc0:	d859      	bhi.n	8002d76 <HAL_GPIO_Init+0x12e>
 8002cc2:	a201      	add	r2, pc, #4	; (adr r2, 8002cc8 <HAL_GPIO_Init+0x80>)
 8002cc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cc8:	08002d43 	.word	0x08002d43
 8002ccc:	08002d1d 	.word	0x08002d1d
 8002cd0:	08002d2f 	.word	0x08002d2f
 8002cd4:	08002d71 	.word	0x08002d71
 8002cd8:	08002d77 	.word	0x08002d77
 8002cdc:	08002d77 	.word	0x08002d77
 8002ce0:	08002d77 	.word	0x08002d77
 8002ce4:	08002d77 	.word	0x08002d77
 8002ce8:	08002d77 	.word	0x08002d77
 8002cec:	08002d77 	.word	0x08002d77
 8002cf0:	08002d77 	.word	0x08002d77
 8002cf4:	08002d77 	.word	0x08002d77
 8002cf8:	08002d77 	.word	0x08002d77
 8002cfc:	08002d77 	.word	0x08002d77
 8002d00:	08002d77 	.word	0x08002d77
 8002d04:	08002d77 	.word	0x08002d77
 8002d08:	08002d77 	.word	0x08002d77
 8002d0c:	08002d25 	.word	0x08002d25
 8002d10:	08002d39 	.word	0x08002d39
 8002d14:	4a79      	ldr	r2, [pc, #484]	; (8002efc <HAL_GPIO_Init+0x2b4>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d013      	beq.n	8002d42 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002d1a:	e02c      	b.n	8002d76 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	68db      	ldr	r3, [r3, #12]
 8002d20:	623b      	str	r3, [r7, #32]
          break;
 8002d22:	e029      	b.n	8002d78 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	68db      	ldr	r3, [r3, #12]
 8002d28:	3304      	adds	r3, #4
 8002d2a:	623b      	str	r3, [r7, #32]
          break;
 8002d2c:	e024      	b.n	8002d78 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	3308      	adds	r3, #8
 8002d34:	623b      	str	r3, [r7, #32]
          break;
 8002d36:	e01f      	b.n	8002d78 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	68db      	ldr	r3, [r3, #12]
 8002d3c:	330c      	adds	r3, #12
 8002d3e:	623b      	str	r3, [r7, #32]
          break;
 8002d40:	e01a      	b.n	8002d78 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d102      	bne.n	8002d50 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002d4a:	2304      	movs	r3, #4
 8002d4c:	623b      	str	r3, [r7, #32]
          break;
 8002d4e:	e013      	b.n	8002d78 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	2b01      	cmp	r3, #1
 8002d56:	d105      	bne.n	8002d64 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002d58:	2308      	movs	r3, #8
 8002d5a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	69fa      	ldr	r2, [r7, #28]
 8002d60:	611a      	str	r2, [r3, #16]
          break;
 8002d62:	e009      	b.n	8002d78 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002d64:	2308      	movs	r3, #8
 8002d66:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	69fa      	ldr	r2, [r7, #28]
 8002d6c:	615a      	str	r2, [r3, #20]
          break;
 8002d6e:	e003      	b.n	8002d78 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002d70:	2300      	movs	r3, #0
 8002d72:	623b      	str	r3, [r7, #32]
          break;
 8002d74:	e000      	b.n	8002d78 <HAL_GPIO_Init+0x130>
          break;
 8002d76:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002d78:	69bb      	ldr	r3, [r7, #24]
 8002d7a:	2bff      	cmp	r3, #255	; 0xff
 8002d7c:	d801      	bhi.n	8002d82 <HAL_GPIO_Init+0x13a>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	e001      	b.n	8002d86 <HAL_GPIO_Init+0x13e>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	3304      	adds	r3, #4
 8002d86:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002d88:	69bb      	ldr	r3, [r7, #24]
 8002d8a:	2bff      	cmp	r3, #255	; 0xff
 8002d8c:	d802      	bhi.n	8002d94 <HAL_GPIO_Init+0x14c>
 8002d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d90:	009b      	lsls	r3, r3, #2
 8002d92:	e002      	b.n	8002d9a <HAL_GPIO_Init+0x152>
 8002d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d96:	3b08      	subs	r3, #8
 8002d98:	009b      	lsls	r3, r3, #2
 8002d9a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	210f      	movs	r1, #15
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	fa01 f303 	lsl.w	r3, r1, r3
 8002da8:	43db      	mvns	r3, r3
 8002daa:	401a      	ands	r2, r3
 8002dac:	6a39      	ldr	r1, [r7, #32]
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	fa01 f303 	lsl.w	r3, r1, r3
 8002db4:	431a      	orrs	r2, r3
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	f000 80b1 	beq.w	8002f2a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002dc8:	4b4d      	ldr	r3, [pc, #308]	; (8002f00 <HAL_GPIO_Init+0x2b8>)
 8002dca:	699b      	ldr	r3, [r3, #24]
 8002dcc:	4a4c      	ldr	r2, [pc, #304]	; (8002f00 <HAL_GPIO_Init+0x2b8>)
 8002dce:	f043 0301 	orr.w	r3, r3, #1
 8002dd2:	6193      	str	r3, [r2, #24]
 8002dd4:	4b4a      	ldr	r3, [pc, #296]	; (8002f00 <HAL_GPIO_Init+0x2b8>)
 8002dd6:	699b      	ldr	r3, [r3, #24]
 8002dd8:	f003 0301 	and.w	r3, r3, #1
 8002ddc:	60bb      	str	r3, [r7, #8]
 8002dde:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002de0:	4a48      	ldr	r2, [pc, #288]	; (8002f04 <HAL_GPIO_Init+0x2bc>)
 8002de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002de4:	089b      	lsrs	r3, r3, #2
 8002de6:	3302      	adds	r3, #2
 8002de8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002df0:	f003 0303 	and.w	r3, r3, #3
 8002df4:	009b      	lsls	r3, r3, #2
 8002df6:	220f      	movs	r2, #15
 8002df8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dfc:	43db      	mvns	r3, r3
 8002dfe:	68fa      	ldr	r2, [r7, #12]
 8002e00:	4013      	ands	r3, r2
 8002e02:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	4a40      	ldr	r2, [pc, #256]	; (8002f08 <HAL_GPIO_Init+0x2c0>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d013      	beq.n	8002e34 <HAL_GPIO_Init+0x1ec>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	4a3f      	ldr	r2, [pc, #252]	; (8002f0c <HAL_GPIO_Init+0x2c4>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d00d      	beq.n	8002e30 <HAL_GPIO_Init+0x1e8>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	4a3e      	ldr	r2, [pc, #248]	; (8002f10 <HAL_GPIO_Init+0x2c8>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d007      	beq.n	8002e2c <HAL_GPIO_Init+0x1e4>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	4a3d      	ldr	r2, [pc, #244]	; (8002f14 <HAL_GPIO_Init+0x2cc>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d101      	bne.n	8002e28 <HAL_GPIO_Init+0x1e0>
 8002e24:	2303      	movs	r3, #3
 8002e26:	e006      	b.n	8002e36 <HAL_GPIO_Init+0x1ee>
 8002e28:	2304      	movs	r3, #4
 8002e2a:	e004      	b.n	8002e36 <HAL_GPIO_Init+0x1ee>
 8002e2c:	2302      	movs	r3, #2
 8002e2e:	e002      	b.n	8002e36 <HAL_GPIO_Init+0x1ee>
 8002e30:	2301      	movs	r3, #1
 8002e32:	e000      	b.n	8002e36 <HAL_GPIO_Init+0x1ee>
 8002e34:	2300      	movs	r3, #0
 8002e36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e38:	f002 0203 	and.w	r2, r2, #3
 8002e3c:	0092      	lsls	r2, r2, #2
 8002e3e:	4093      	lsls	r3, r2
 8002e40:	68fa      	ldr	r2, [r7, #12]
 8002e42:	4313      	orrs	r3, r2
 8002e44:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002e46:	492f      	ldr	r1, [pc, #188]	; (8002f04 <HAL_GPIO_Init+0x2bc>)
 8002e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e4a:	089b      	lsrs	r3, r3, #2
 8002e4c:	3302      	adds	r3, #2
 8002e4e:	68fa      	ldr	r2, [r7, #12]
 8002e50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d006      	beq.n	8002e6e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002e60:	4b2d      	ldr	r3, [pc, #180]	; (8002f18 <HAL_GPIO_Init+0x2d0>)
 8002e62:	689a      	ldr	r2, [r3, #8]
 8002e64:	492c      	ldr	r1, [pc, #176]	; (8002f18 <HAL_GPIO_Init+0x2d0>)
 8002e66:	69bb      	ldr	r3, [r7, #24]
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	608b      	str	r3, [r1, #8]
 8002e6c:	e006      	b.n	8002e7c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002e6e:	4b2a      	ldr	r3, [pc, #168]	; (8002f18 <HAL_GPIO_Init+0x2d0>)
 8002e70:	689a      	ldr	r2, [r3, #8]
 8002e72:	69bb      	ldr	r3, [r7, #24]
 8002e74:	43db      	mvns	r3, r3
 8002e76:	4928      	ldr	r1, [pc, #160]	; (8002f18 <HAL_GPIO_Init+0x2d0>)
 8002e78:	4013      	ands	r3, r2
 8002e7a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d006      	beq.n	8002e96 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002e88:	4b23      	ldr	r3, [pc, #140]	; (8002f18 <HAL_GPIO_Init+0x2d0>)
 8002e8a:	68da      	ldr	r2, [r3, #12]
 8002e8c:	4922      	ldr	r1, [pc, #136]	; (8002f18 <HAL_GPIO_Init+0x2d0>)
 8002e8e:	69bb      	ldr	r3, [r7, #24]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	60cb      	str	r3, [r1, #12]
 8002e94:	e006      	b.n	8002ea4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002e96:	4b20      	ldr	r3, [pc, #128]	; (8002f18 <HAL_GPIO_Init+0x2d0>)
 8002e98:	68da      	ldr	r2, [r3, #12]
 8002e9a:	69bb      	ldr	r3, [r7, #24]
 8002e9c:	43db      	mvns	r3, r3
 8002e9e:	491e      	ldr	r1, [pc, #120]	; (8002f18 <HAL_GPIO_Init+0x2d0>)
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d006      	beq.n	8002ebe <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002eb0:	4b19      	ldr	r3, [pc, #100]	; (8002f18 <HAL_GPIO_Init+0x2d0>)
 8002eb2:	685a      	ldr	r2, [r3, #4]
 8002eb4:	4918      	ldr	r1, [pc, #96]	; (8002f18 <HAL_GPIO_Init+0x2d0>)
 8002eb6:	69bb      	ldr	r3, [r7, #24]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	604b      	str	r3, [r1, #4]
 8002ebc:	e006      	b.n	8002ecc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002ebe:	4b16      	ldr	r3, [pc, #88]	; (8002f18 <HAL_GPIO_Init+0x2d0>)
 8002ec0:	685a      	ldr	r2, [r3, #4]
 8002ec2:	69bb      	ldr	r3, [r7, #24]
 8002ec4:	43db      	mvns	r3, r3
 8002ec6:	4914      	ldr	r1, [pc, #80]	; (8002f18 <HAL_GPIO_Init+0x2d0>)
 8002ec8:	4013      	ands	r3, r2
 8002eca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d021      	beq.n	8002f1c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002ed8:	4b0f      	ldr	r3, [pc, #60]	; (8002f18 <HAL_GPIO_Init+0x2d0>)
 8002eda:	681a      	ldr	r2, [r3, #0]
 8002edc:	490e      	ldr	r1, [pc, #56]	; (8002f18 <HAL_GPIO_Init+0x2d0>)
 8002ede:	69bb      	ldr	r3, [r7, #24]
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	600b      	str	r3, [r1, #0]
 8002ee4:	e021      	b.n	8002f2a <HAL_GPIO_Init+0x2e2>
 8002ee6:	bf00      	nop
 8002ee8:	10320000 	.word	0x10320000
 8002eec:	10310000 	.word	0x10310000
 8002ef0:	10220000 	.word	0x10220000
 8002ef4:	10210000 	.word	0x10210000
 8002ef8:	10120000 	.word	0x10120000
 8002efc:	10110000 	.word	0x10110000
 8002f00:	40021000 	.word	0x40021000
 8002f04:	40010000 	.word	0x40010000
 8002f08:	40010800 	.word	0x40010800
 8002f0c:	40010c00 	.word	0x40010c00
 8002f10:	40011000 	.word	0x40011000
 8002f14:	40011400 	.word	0x40011400
 8002f18:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002f1c:	4b0b      	ldr	r3, [pc, #44]	; (8002f4c <HAL_GPIO_Init+0x304>)
 8002f1e:	681a      	ldr	r2, [r3, #0]
 8002f20:	69bb      	ldr	r3, [r7, #24]
 8002f22:	43db      	mvns	r3, r3
 8002f24:	4909      	ldr	r1, [pc, #36]	; (8002f4c <HAL_GPIO_Init+0x304>)
 8002f26:	4013      	ands	r3, r2
 8002f28:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f2c:	3301      	adds	r3, #1
 8002f2e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	681a      	ldr	r2, [r3, #0]
 8002f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f36:	fa22 f303 	lsr.w	r3, r2, r3
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	f47f ae8e 	bne.w	8002c5c <HAL_GPIO_Init+0x14>
  }
}
 8002f40:	bf00      	nop
 8002f42:	bf00      	nop
 8002f44:	372c      	adds	r7, #44	; 0x2c
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bc80      	pop	{r7}
 8002f4a:	4770      	bx	lr
 8002f4c:	40010400 	.word	0x40010400

08002f50 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002f50:	b480      	push	{r7}
 8002f52:	b085      	sub	sp, #20
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
 8002f58:	460b      	mov	r3, r1
 8002f5a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	689a      	ldr	r2, [r3, #8]
 8002f60:	887b      	ldrh	r3, [r7, #2]
 8002f62:	4013      	ands	r3, r2
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d002      	beq.n	8002f6e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	73fb      	strb	r3, [r7, #15]
 8002f6c:	e001      	b.n	8002f72 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002f72:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	3714      	adds	r7, #20
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bc80      	pop	{r7}
 8002f7c:	4770      	bx	lr

08002f7e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f7e:	b480      	push	{r7}
 8002f80:	b083      	sub	sp, #12
 8002f82:	af00      	add	r7, sp, #0
 8002f84:	6078      	str	r0, [r7, #4]
 8002f86:	460b      	mov	r3, r1
 8002f88:	807b      	strh	r3, [r7, #2]
 8002f8a:	4613      	mov	r3, r2
 8002f8c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002f8e:	787b      	ldrb	r3, [r7, #1]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d003      	beq.n	8002f9c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f94:	887a      	ldrh	r2, [r7, #2]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002f9a:	e003      	b.n	8002fa4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002f9c:	887b      	ldrh	r3, [r7, #2]
 8002f9e:	041a      	lsls	r2, r3, #16
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	611a      	str	r2, [r3, #16]
}
 8002fa4:	bf00      	nop
 8002fa6:	370c      	adds	r7, #12
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bc80      	pop	{r7}
 8002fac:	4770      	bx	lr
	...

08002fb0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b084      	sub	sp, #16
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d101      	bne.n	8002fc2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e12b      	b.n	800321a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d106      	bne.n	8002fdc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f7ff f940 	bl	800225c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2224      	movs	r2, #36	; 0x24
 8002fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f022 0201 	bic.w	r2, r2, #1
 8002ff2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003002:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003012:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003014:	f001 fbc8 	bl	80047a8 <HAL_RCC_GetPCLK1Freq>
 8003018:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	4a81      	ldr	r2, [pc, #516]	; (8003224 <HAL_I2C_Init+0x274>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d807      	bhi.n	8003034 <HAL_I2C_Init+0x84>
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	4a80      	ldr	r2, [pc, #512]	; (8003228 <HAL_I2C_Init+0x278>)
 8003028:	4293      	cmp	r3, r2
 800302a:	bf94      	ite	ls
 800302c:	2301      	movls	r3, #1
 800302e:	2300      	movhi	r3, #0
 8003030:	b2db      	uxtb	r3, r3
 8003032:	e006      	b.n	8003042 <HAL_I2C_Init+0x92>
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	4a7d      	ldr	r2, [pc, #500]	; (800322c <HAL_I2C_Init+0x27c>)
 8003038:	4293      	cmp	r3, r2
 800303a:	bf94      	ite	ls
 800303c:	2301      	movls	r3, #1
 800303e:	2300      	movhi	r3, #0
 8003040:	b2db      	uxtb	r3, r3
 8003042:	2b00      	cmp	r3, #0
 8003044:	d001      	beq.n	800304a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e0e7      	b.n	800321a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	4a78      	ldr	r2, [pc, #480]	; (8003230 <HAL_I2C_Init+0x280>)
 800304e:	fba2 2303 	umull	r2, r3, r2, r3
 8003052:	0c9b      	lsrs	r3, r3, #18
 8003054:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	68ba      	ldr	r2, [r7, #8]
 8003066:	430a      	orrs	r2, r1
 8003068:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	6a1b      	ldr	r3, [r3, #32]
 8003070:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	4a6a      	ldr	r2, [pc, #424]	; (8003224 <HAL_I2C_Init+0x274>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d802      	bhi.n	8003084 <HAL_I2C_Init+0xd4>
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	3301      	adds	r3, #1
 8003082:	e009      	b.n	8003098 <HAL_I2C_Init+0xe8>
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800308a:	fb02 f303 	mul.w	r3, r2, r3
 800308e:	4a69      	ldr	r2, [pc, #420]	; (8003234 <HAL_I2C_Init+0x284>)
 8003090:	fba2 2303 	umull	r2, r3, r2, r3
 8003094:	099b      	lsrs	r3, r3, #6
 8003096:	3301      	adds	r3, #1
 8003098:	687a      	ldr	r2, [r7, #4]
 800309a:	6812      	ldr	r2, [r2, #0]
 800309c:	430b      	orrs	r3, r1
 800309e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	69db      	ldr	r3, [r3, #28]
 80030a6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80030aa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	495c      	ldr	r1, [pc, #368]	; (8003224 <HAL_I2C_Init+0x274>)
 80030b4:	428b      	cmp	r3, r1
 80030b6:	d819      	bhi.n	80030ec <HAL_I2C_Init+0x13c>
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	1e59      	subs	r1, r3, #1
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	005b      	lsls	r3, r3, #1
 80030c2:	fbb1 f3f3 	udiv	r3, r1, r3
 80030c6:	1c59      	adds	r1, r3, #1
 80030c8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80030cc:	400b      	ands	r3, r1
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d00a      	beq.n	80030e8 <HAL_I2C_Init+0x138>
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	1e59      	subs	r1, r3, #1
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	005b      	lsls	r3, r3, #1
 80030dc:	fbb1 f3f3 	udiv	r3, r1, r3
 80030e0:	3301      	adds	r3, #1
 80030e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030e6:	e051      	b.n	800318c <HAL_I2C_Init+0x1dc>
 80030e8:	2304      	movs	r3, #4
 80030ea:	e04f      	b.n	800318c <HAL_I2C_Init+0x1dc>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d111      	bne.n	8003118 <HAL_I2C_Init+0x168>
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	1e58      	subs	r0, r3, #1
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6859      	ldr	r1, [r3, #4]
 80030fc:	460b      	mov	r3, r1
 80030fe:	005b      	lsls	r3, r3, #1
 8003100:	440b      	add	r3, r1
 8003102:	fbb0 f3f3 	udiv	r3, r0, r3
 8003106:	3301      	adds	r3, #1
 8003108:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800310c:	2b00      	cmp	r3, #0
 800310e:	bf0c      	ite	eq
 8003110:	2301      	moveq	r3, #1
 8003112:	2300      	movne	r3, #0
 8003114:	b2db      	uxtb	r3, r3
 8003116:	e012      	b.n	800313e <HAL_I2C_Init+0x18e>
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	1e58      	subs	r0, r3, #1
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6859      	ldr	r1, [r3, #4]
 8003120:	460b      	mov	r3, r1
 8003122:	009b      	lsls	r3, r3, #2
 8003124:	440b      	add	r3, r1
 8003126:	0099      	lsls	r1, r3, #2
 8003128:	440b      	add	r3, r1
 800312a:	fbb0 f3f3 	udiv	r3, r0, r3
 800312e:	3301      	adds	r3, #1
 8003130:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003134:	2b00      	cmp	r3, #0
 8003136:	bf0c      	ite	eq
 8003138:	2301      	moveq	r3, #1
 800313a:	2300      	movne	r3, #0
 800313c:	b2db      	uxtb	r3, r3
 800313e:	2b00      	cmp	r3, #0
 8003140:	d001      	beq.n	8003146 <HAL_I2C_Init+0x196>
 8003142:	2301      	movs	r3, #1
 8003144:	e022      	b.n	800318c <HAL_I2C_Init+0x1dc>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d10e      	bne.n	800316c <HAL_I2C_Init+0x1bc>
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	1e58      	subs	r0, r3, #1
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6859      	ldr	r1, [r3, #4]
 8003156:	460b      	mov	r3, r1
 8003158:	005b      	lsls	r3, r3, #1
 800315a:	440b      	add	r3, r1
 800315c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003160:	3301      	adds	r3, #1
 8003162:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003166:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800316a:	e00f      	b.n	800318c <HAL_I2C_Init+0x1dc>
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	1e58      	subs	r0, r3, #1
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6859      	ldr	r1, [r3, #4]
 8003174:	460b      	mov	r3, r1
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	440b      	add	r3, r1
 800317a:	0099      	lsls	r1, r3, #2
 800317c:	440b      	add	r3, r1
 800317e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003182:	3301      	adds	r3, #1
 8003184:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003188:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800318c:	6879      	ldr	r1, [r7, #4]
 800318e:	6809      	ldr	r1, [r1, #0]
 8003190:	4313      	orrs	r3, r2
 8003192:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	69da      	ldr	r2, [r3, #28]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6a1b      	ldr	r3, [r3, #32]
 80031a6:	431a      	orrs	r2, r3
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	430a      	orrs	r2, r1
 80031ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80031ba:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80031be:	687a      	ldr	r2, [r7, #4]
 80031c0:	6911      	ldr	r1, [r2, #16]
 80031c2:	687a      	ldr	r2, [r7, #4]
 80031c4:	68d2      	ldr	r2, [r2, #12]
 80031c6:	4311      	orrs	r1, r2
 80031c8:	687a      	ldr	r2, [r7, #4]
 80031ca:	6812      	ldr	r2, [r2, #0]
 80031cc:	430b      	orrs	r3, r1
 80031ce:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	68db      	ldr	r3, [r3, #12]
 80031d6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	695a      	ldr	r2, [r3, #20]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	699b      	ldr	r3, [r3, #24]
 80031e2:	431a      	orrs	r2, r3
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	430a      	orrs	r2, r1
 80031ea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f042 0201 	orr.w	r2, r2, #1
 80031fa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2200      	movs	r2, #0
 8003200:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2220      	movs	r2, #32
 8003206:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2200      	movs	r2, #0
 800320e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003218:	2300      	movs	r3, #0
}
 800321a:	4618      	mov	r0, r3
 800321c:	3710      	adds	r7, #16
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}
 8003222:	bf00      	nop
 8003224:	000186a0 	.word	0x000186a0
 8003228:	001e847f 	.word	0x001e847f
 800322c:	003d08ff 	.word	0x003d08ff
 8003230:	431bde83 	.word	0x431bde83
 8003234:	10624dd3 	.word	0x10624dd3

08003238 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b088      	sub	sp, #32
 800323c:	af02      	add	r7, sp, #8
 800323e:	60f8      	str	r0, [r7, #12]
 8003240:	607a      	str	r2, [r7, #4]
 8003242:	461a      	mov	r2, r3
 8003244:	460b      	mov	r3, r1
 8003246:	817b      	strh	r3, [r7, #10]
 8003248:	4613      	mov	r3, r2
 800324a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800324c:	f7ff f9dc 	bl	8002608 <HAL_GetTick>
 8003250:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003258:	b2db      	uxtb	r3, r3
 800325a:	2b20      	cmp	r3, #32
 800325c:	f040 80e0 	bne.w	8003420 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	9300      	str	r3, [sp, #0]
 8003264:	2319      	movs	r3, #25
 8003266:	2201      	movs	r2, #1
 8003268:	4970      	ldr	r1, [pc, #448]	; (800342c <HAL_I2C_Master_Transmit+0x1f4>)
 800326a:	68f8      	ldr	r0, [r7, #12]
 800326c:	f000 fc9e 	bl	8003bac <I2C_WaitOnFlagUntilTimeout>
 8003270:	4603      	mov	r3, r0
 8003272:	2b00      	cmp	r3, #0
 8003274:	d001      	beq.n	800327a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003276:	2302      	movs	r3, #2
 8003278:	e0d3      	b.n	8003422 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003280:	2b01      	cmp	r3, #1
 8003282:	d101      	bne.n	8003288 <HAL_I2C_Master_Transmit+0x50>
 8003284:	2302      	movs	r3, #2
 8003286:	e0cc      	b.n	8003422 <HAL_I2C_Master_Transmit+0x1ea>
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2201      	movs	r2, #1
 800328c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f003 0301 	and.w	r3, r3, #1
 800329a:	2b01      	cmp	r3, #1
 800329c:	d007      	beq.n	80032ae <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	681a      	ldr	r2, [r3, #0]
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f042 0201 	orr.w	r2, r2, #1
 80032ac:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80032bc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2221      	movs	r2, #33	; 0x21
 80032c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	2210      	movs	r2, #16
 80032ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2200      	movs	r2, #0
 80032d2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	687a      	ldr	r2, [r7, #4]
 80032d8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	893a      	ldrh	r2, [r7, #8]
 80032de:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032e4:	b29a      	uxth	r2, r3
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	4a50      	ldr	r2, [pc, #320]	; (8003430 <HAL_I2C_Master_Transmit+0x1f8>)
 80032ee:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80032f0:	8979      	ldrh	r1, [r7, #10]
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	6a3a      	ldr	r2, [r7, #32]
 80032f6:	68f8      	ldr	r0, [r7, #12]
 80032f8:	f000 fb08 	bl	800390c <I2C_MasterRequestWrite>
 80032fc:	4603      	mov	r3, r0
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d001      	beq.n	8003306 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	e08d      	b.n	8003422 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003306:	2300      	movs	r3, #0
 8003308:	613b      	str	r3, [r7, #16]
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	695b      	ldr	r3, [r3, #20]
 8003310:	613b      	str	r3, [r7, #16]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	699b      	ldr	r3, [r3, #24]
 8003318:	613b      	str	r3, [r7, #16]
 800331a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800331c:	e066      	b.n	80033ec <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800331e:	697a      	ldr	r2, [r7, #20]
 8003320:	6a39      	ldr	r1, [r7, #32]
 8003322:	68f8      	ldr	r0, [r7, #12]
 8003324:	f000 fd5c 	bl	8003de0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003328:	4603      	mov	r3, r0
 800332a:	2b00      	cmp	r3, #0
 800332c:	d00d      	beq.n	800334a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003332:	2b04      	cmp	r3, #4
 8003334:	d107      	bne.n	8003346 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003344:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e06b      	b.n	8003422 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800334e:	781a      	ldrb	r2, [r3, #0]
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800335a:	1c5a      	adds	r2, r3, #1
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003364:	b29b      	uxth	r3, r3
 8003366:	3b01      	subs	r3, #1
 8003368:	b29a      	uxth	r2, r3
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003372:	3b01      	subs	r3, #1
 8003374:	b29a      	uxth	r2, r3
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	695b      	ldr	r3, [r3, #20]
 8003380:	f003 0304 	and.w	r3, r3, #4
 8003384:	2b04      	cmp	r3, #4
 8003386:	d11b      	bne.n	80033c0 <HAL_I2C_Master_Transmit+0x188>
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800338c:	2b00      	cmp	r3, #0
 800338e:	d017      	beq.n	80033c0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003394:	781a      	ldrb	r2, [r3, #0]
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033a0:	1c5a      	adds	r2, r3, #1
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033aa:	b29b      	uxth	r3, r3
 80033ac:	3b01      	subs	r3, #1
 80033ae:	b29a      	uxth	r2, r3
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033b8:	3b01      	subs	r3, #1
 80033ba:	b29a      	uxth	r2, r3
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033c0:	697a      	ldr	r2, [r7, #20]
 80033c2:	6a39      	ldr	r1, [r7, #32]
 80033c4:	68f8      	ldr	r0, [r7, #12]
 80033c6:	f000 fd53 	bl	8003e70 <I2C_WaitOnBTFFlagUntilTimeout>
 80033ca:	4603      	mov	r3, r0
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d00d      	beq.n	80033ec <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d4:	2b04      	cmp	r3, #4
 80033d6:	d107      	bne.n	80033e8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	681a      	ldr	r2, [r3, #0]
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033e6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	e01a      	b.n	8003422 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d194      	bne.n	800331e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003402:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2220      	movs	r2, #32
 8003408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	2200      	movs	r2, #0
 8003410:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2200      	movs	r2, #0
 8003418:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800341c:	2300      	movs	r3, #0
 800341e:	e000      	b.n	8003422 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003420:	2302      	movs	r3, #2
  }
}
 8003422:	4618      	mov	r0, r3
 8003424:	3718      	adds	r7, #24
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	00100002 	.word	0x00100002
 8003430:	ffff0000 	.word	0xffff0000

08003434 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b08c      	sub	sp, #48	; 0x30
 8003438:	af02      	add	r7, sp, #8
 800343a:	60f8      	str	r0, [r7, #12]
 800343c:	607a      	str	r2, [r7, #4]
 800343e:	461a      	mov	r2, r3
 8003440:	460b      	mov	r3, r1
 8003442:	817b      	strh	r3, [r7, #10]
 8003444:	4613      	mov	r3, r2
 8003446:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003448:	2300      	movs	r3, #0
 800344a:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800344c:	f7ff f8dc 	bl	8002608 <HAL_GetTick>
 8003450:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003458:	b2db      	uxtb	r3, r3
 800345a:	2b20      	cmp	r3, #32
 800345c:	f040 824b 	bne.w	80038f6 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003462:	9300      	str	r3, [sp, #0]
 8003464:	2319      	movs	r3, #25
 8003466:	2201      	movs	r2, #1
 8003468:	497f      	ldr	r1, [pc, #508]	; (8003668 <HAL_I2C_Master_Receive+0x234>)
 800346a:	68f8      	ldr	r0, [r7, #12]
 800346c:	f000 fb9e 	bl	8003bac <I2C_WaitOnFlagUntilTimeout>
 8003470:	4603      	mov	r3, r0
 8003472:	2b00      	cmp	r3, #0
 8003474:	d001      	beq.n	800347a <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8003476:	2302      	movs	r3, #2
 8003478:	e23e      	b.n	80038f8 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003480:	2b01      	cmp	r3, #1
 8003482:	d101      	bne.n	8003488 <HAL_I2C_Master_Receive+0x54>
 8003484:	2302      	movs	r3, #2
 8003486:	e237      	b.n	80038f8 <HAL_I2C_Master_Receive+0x4c4>
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2201      	movs	r2, #1
 800348c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 0301 	and.w	r3, r3, #1
 800349a:	2b01      	cmp	r3, #1
 800349c:	d007      	beq.n	80034ae <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f042 0201 	orr.w	r2, r2, #1
 80034ac:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80034bc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2222      	movs	r2, #34	; 0x22
 80034c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2210      	movs	r2, #16
 80034ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2200      	movs	r2, #0
 80034d2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	687a      	ldr	r2, [r7, #4]
 80034d8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	893a      	ldrh	r2, [r7, #8]
 80034de:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034e4:	b29a      	uxth	r2, r3
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	4a5f      	ldr	r2, [pc, #380]	; (800366c <HAL_I2C_Master_Receive+0x238>)
 80034ee:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80034f0:	8979      	ldrh	r1, [r7, #10]
 80034f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80034f6:	68f8      	ldr	r0, [r7, #12]
 80034f8:	f000 fa8a 	bl	8003a10 <I2C_MasterRequestRead>
 80034fc:	4603      	mov	r3, r0
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d001      	beq.n	8003506 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e1f8      	b.n	80038f8 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800350a:	2b00      	cmp	r3, #0
 800350c:	d113      	bne.n	8003536 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800350e:	2300      	movs	r3, #0
 8003510:	61fb      	str	r3, [r7, #28]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	695b      	ldr	r3, [r3, #20]
 8003518:	61fb      	str	r3, [r7, #28]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	699b      	ldr	r3, [r3, #24]
 8003520:	61fb      	str	r3, [r7, #28]
 8003522:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	681a      	ldr	r2, [r3, #0]
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003532:	601a      	str	r2, [r3, #0]
 8003534:	e1cc      	b.n	80038d0 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800353a:	2b01      	cmp	r3, #1
 800353c:	d11e      	bne.n	800357c <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800354c:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800354e:	b672      	cpsid	i
}
 8003550:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003552:	2300      	movs	r3, #0
 8003554:	61bb      	str	r3, [r7, #24]
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	695b      	ldr	r3, [r3, #20]
 800355c:	61bb      	str	r3, [r7, #24]
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	699b      	ldr	r3, [r3, #24]
 8003564:	61bb      	str	r3, [r7, #24]
 8003566:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003576:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003578:	b662      	cpsie	i
}
 800357a:	e035      	b.n	80035e8 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003580:	2b02      	cmp	r3, #2
 8003582:	d11e      	bne.n	80035c2 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	681a      	ldr	r2, [r3, #0]
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003592:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003594:	b672      	cpsid	i
}
 8003596:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003598:	2300      	movs	r3, #0
 800359a:	617b      	str	r3, [r7, #20]
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	695b      	ldr	r3, [r3, #20]
 80035a2:	617b      	str	r3, [r7, #20]
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	699b      	ldr	r3, [r3, #24]
 80035aa:	617b      	str	r3, [r7, #20]
 80035ac:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	681a      	ldr	r2, [r3, #0]
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035bc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80035be:	b662      	cpsie	i
}
 80035c0:	e012      	b.n	80035e8 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	681a      	ldr	r2, [r3, #0]
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80035d0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035d2:	2300      	movs	r3, #0
 80035d4:	613b      	str	r3, [r7, #16]
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	695b      	ldr	r3, [r3, #20]
 80035dc:	613b      	str	r3, [r7, #16]
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	699b      	ldr	r3, [r3, #24]
 80035e4:	613b      	str	r3, [r7, #16]
 80035e6:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80035e8:	e172      	b.n	80038d0 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035ee:	2b03      	cmp	r3, #3
 80035f0:	f200 811f 	bhi.w	8003832 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d123      	bne.n	8003644 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035fe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003600:	68f8      	ldr	r0, [r7, #12]
 8003602:	f000 fc7d 	bl	8003f00 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003606:	4603      	mov	r3, r0
 8003608:	2b00      	cmp	r3, #0
 800360a:	d001      	beq.n	8003610 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	e173      	b.n	80038f8 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	691a      	ldr	r2, [r3, #16]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800361a:	b2d2      	uxtb	r2, r2
 800361c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003622:	1c5a      	adds	r2, r3, #1
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800362c:	3b01      	subs	r3, #1
 800362e:	b29a      	uxth	r2, r3
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003638:	b29b      	uxth	r3, r3
 800363a:	3b01      	subs	r3, #1
 800363c:	b29a      	uxth	r2, r3
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003642:	e145      	b.n	80038d0 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003648:	2b02      	cmp	r3, #2
 800364a:	d152      	bne.n	80036f2 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800364c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800364e:	9300      	str	r3, [sp, #0]
 8003650:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003652:	2200      	movs	r2, #0
 8003654:	4906      	ldr	r1, [pc, #24]	; (8003670 <HAL_I2C_Master_Receive+0x23c>)
 8003656:	68f8      	ldr	r0, [r7, #12]
 8003658:	f000 faa8 	bl	8003bac <I2C_WaitOnFlagUntilTimeout>
 800365c:	4603      	mov	r3, r0
 800365e:	2b00      	cmp	r3, #0
 8003660:	d008      	beq.n	8003674 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e148      	b.n	80038f8 <HAL_I2C_Master_Receive+0x4c4>
 8003666:	bf00      	nop
 8003668:	00100002 	.word	0x00100002
 800366c:	ffff0000 	.word	0xffff0000
 8003670:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003674:	b672      	cpsid	i
}
 8003676:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003686:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	691a      	ldr	r2, [r3, #16]
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003692:	b2d2      	uxtb	r2, r2
 8003694:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800369a:	1c5a      	adds	r2, r3, #1
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036a4:	3b01      	subs	r3, #1
 80036a6:	b29a      	uxth	r2, r3
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036b0:	b29b      	uxth	r3, r3
 80036b2:	3b01      	subs	r3, #1
 80036b4:	b29a      	uxth	r2, r3
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80036ba:	b662      	cpsie	i
}
 80036bc:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	691a      	ldr	r2, [r3, #16]
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c8:	b2d2      	uxtb	r2, r2
 80036ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036d0:	1c5a      	adds	r2, r3, #1
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036da:	3b01      	subs	r3, #1
 80036dc:	b29a      	uxth	r2, r3
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036e6:	b29b      	uxth	r3, r3
 80036e8:	3b01      	subs	r3, #1
 80036ea:	b29a      	uxth	r2, r3
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	855a      	strh	r2, [r3, #42]	; 0x2a
 80036f0:	e0ee      	b.n	80038d0 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80036f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f4:	9300      	str	r3, [sp, #0]
 80036f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036f8:	2200      	movs	r2, #0
 80036fa:	4981      	ldr	r1, [pc, #516]	; (8003900 <HAL_I2C_Master_Receive+0x4cc>)
 80036fc:	68f8      	ldr	r0, [r7, #12]
 80036fe:	f000 fa55 	bl	8003bac <I2C_WaitOnFlagUntilTimeout>
 8003702:	4603      	mov	r3, r0
 8003704:	2b00      	cmp	r3, #0
 8003706:	d001      	beq.n	800370c <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	e0f5      	b.n	80038f8 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800371a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800371c:	b672      	cpsid	i
}
 800371e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	691a      	ldr	r2, [r3, #16]
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800372a:	b2d2      	uxtb	r2, r2
 800372c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003732:	1c5a      	adds	r2, r3, #1
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800373c:	3b01      	subs	r3, #1
 800373e:	b29a      	uxth	r2, r3
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003748:	b29b      	uxth	r3, r3
 800374a:	3b01      	subs	r3, #1
 800374c:	b29a      	uxth	r2, r3
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003752:	4b6c      	ldr	r3, [pc, #432]	; (8003904 <HAL_I2C_Master_Receive+0x4d0>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	08db      	lsrs	r3, r3, #3
 8003758:	4a6b      	ldr	r2, [pc, #428]	; (8003908 <HAL_I2C_Master_Receive+0x4d4>)
 800375a:	fba2 2303 	umull	r2, r3, r2, r3
 800375e:	0a1a      	lsrs	r2, r3, #8
 8003760:	4613      	mov	r3, r2
 8003762:	009b      	lsls	r3, r3, #2
 8003764:	4413      	add	r3, r2
 8003766:	00da      	lsls	r2, r3, #3
 8003768:	1ad3      	subs	r3, r2, r3
 800376a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 800376c:	6a3b      	ldr	r3, [r7, #32]
 800376e:	3b01      	subs	r3, #1
 8003770:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003772:	6a3b      	ldr	r3, [r7, #32]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d118      	bne.n	80037aa <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2200      	movs	r2, #0
 800377c:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2220      	movs	r2, #32
 8003782:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	2200      	movs	r2, #0
 800378a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003792:	f043 0220 	orr.w	r2, r3, #32
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800379a:	b662      	cpsie	i
}
 800379c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2200      	movs	r2, #0
 80037a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	e0a6      	b.n	80038f8 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	695b      	ldr	r3, [r3, #20]
 80037b0:	f003 0304 	and.w	r3, r3, #4
 80037b4:	2b04      	cmp	r3, #4
 80037b6:	d1d9      	bne.n	800376c <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	691a      	ldr	r2, [r3, #16]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037d2:	b2d2      	uxtb	r2, r2
 80037d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037da:	1c5a      	adds	r2, r3, #1
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037e4:	3b01      	subs	r3, #1
 80037e6:	b29a      	uxth	r2, r3
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037f0:	b29b      	uxth	r3, r3
 80037f2:	3b01      	subs	r3, #1
 80037f4:	b29a      	uxth	r2, r3
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80037fa:	b662      	cpsie	i
}
 80037fc:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	691a      	ldr	r2, [r3, #16]
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003808:	b2d2      	uxtb	r2, r2
 800380a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003810:	1c5a      	adds	r2, r3, #1
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800381a:	3b01      	subs	r3, #1
 800381c:	b29a      	uxth	r2, r3
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003826:	b29b      	uxth	r3, r3
 8003828:	3b01      	subs	r3, #1
 800382a:	b29a      	uxth	r2, r3
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003830:	e04e      	b.n	80038d0 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003832:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003834:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003836:	68f8      	ldr	r0, [r7, #12]
 8003838:	f000 fb62 	bl	8003f00 <I2C_WaitOnRXNEFlagUntilTimeout>
 800383c:	4603      	mov	r3, r0
 800383e:	2b00      	cmp	r3, #0
 8003840:	d001      	beq.n	8003846 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e058      	b.n	80038f8 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	691a      	ldr	r2, [r3, #16]
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003850:	b2d2      	uxtb	r2, r2
 8003852:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003858:	1c5a      	adds	r2, r3, #1
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003862:	3b01      	subs	r3, #1
 8003864:	b29a      	uxth	r2, r3
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800386e:	b29b      	uxth	r3, r3
 8003870:	3b01      	subs	r3, #1
 8003872:	b29a      	uxth	r2, r3
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	695b      	ldr	r3, [r3, #20]
 800387e:	f003 0304 	and.w	r3, r3, #4
 8003882:	2b04      	cmp	r3, #4
 8003884:	d124      	bne.n	80038d0 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800388a:	2b03      	cmp	r3, #3
 800388c:	d107      	bne.n	800389e <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681a      	ldr	r2, [r3, #0]
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800389c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	691a      	ldr	r2, [r3, #16]
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a8:	b2d2      	uxtb	r2, r2
 80038aa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b0:	1c5a      	adds	r2, r3, #1
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038ba:	3b01      	subs	r3, #1
 80038bc:	b29a      	uxth	r2, r3
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038c6:	b29b      	uxth	r3, r3
 80038c8:	3b01      	subs	r3, #1
 80038ca:	b29a      	uxth	r2, r3
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	f47f ae88 	bne.w	80035ea <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2220      	movs	r2, #32
 80038de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2200      	movs	r2, #0
 80038e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2200      	movs	r2, #0
 80038ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80038f2:	2300      	movs	r3, #0
 80038f4:	e000      	b.n	80038f8 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 80038f6:	2302      	movs	r3, #2
  }
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	3728      	adds	r7, #40	; 0x28
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}
 8003900:	00010004 	.word	0x00010004
 8003904:	20000004 	.word	0x20000004
 8003908:	14f8b589 	.word	0x14f8b589

0800390c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b088      	sub	sp, #32
 8003910:	af02      	add	r7, sp, #8
 8003912:	60f8      	str	r0, [r7, #12]
 8003914:	607a      	str	r2, [r7, #4]
 8003916:	603b      	str	r3, [r7, #0]
 8003918:	460b      	mov	r3, r1
 800391a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003920:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003922:	697b      	ldr	r3, [r7, #20]
 8003924:	2b08      	cmp	r3, #8
 8003926:	d006      	beq.n	8003936 <I2C_MasterRequestWrite+0x2a>
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	2b01      	cmp	r3, #1
 800392c:	d003      	beq.n	8003936 <I2C_MasterRequestWrite+0x2a>
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003934:	d108      	bne.n	8003948 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	681a      	ldr	r2, [r3, #0]
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003944:	601a      	str	r2, [r3, #0]
 8003946:	e00b      	b.n	8003960 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800394c:	2b12      	cmp	r3, #18
 800394e:	d107      	bne.n	8003960 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800395e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	9300      	str	r3, [sp, #0]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2200      	movs	r2, #0
 8003968:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800396c:	68f8      	ldr	r0, [r7, #12]
 800396e:	f000 f91d 	bl	8003bac <I2C_WaitOnFlagUntilTimeout>
 8003972:	4603      	mov	r3, r0
 8003974:	2b00      	cmp	r3, #0
 8003976:	d00d      	beq.n	8003994 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003982:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003986:	d103      	bne.n	8003990 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800398e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003990:	2303      	movs	r3, #3
 8003992:	e035      	b.n	8003a00 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	691b      	ldr	r3, [r3, #16]
 8003998:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800399c:	d108      	bne.n	80039b0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800399e:	897b      	ldrh	r3, [r7, #10]
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	461a      	mov	r2, r3
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80039ac:	611a      	str	r2, [r3, #16]
 80039ae:	e01b      	b.n	80039e8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80039b0:	897b      	ldrh	r3, [r7, #10]
 80039b2:	11db      	asrs	r3, r3, #7
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	f003 0306 	and.w	r3, r3, #6
 80039ba:	b2db      	uxtb	r3, r3
 80039bc:	f063 030f 	orn	r3, r3, #15
 80039c0:	b2da      	uxtb	r2, r3
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	687a      	ldr	r2, [r7, #4]
 80039cc:	490e      	ldr	r1, [pc, #56]	; (8003a08 <I2C_MasterRequestWrite+0xfc>)
 80039ce:	68f8      	ldr	r0, [r7, #12]
 80039d0:	f000 f966 	bl	8003ca0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039d4:	4603      	mov	r3, r0
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d001      	beq.n	80039de <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80039da:	2301      	movs	r3, #1
 80039dc:	e010      	b.n	8003a00 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80039de:	897b      	ldrh	r3, [r7, #10]
 80039e0:	b2da      	uxtb	r2, r3
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	687a      	ldr	r2, [r7, #4]
 80039ec:	4907      	ldr	r1, [pc, #28]	; (8003a0c <I2C_MasterRequestWrite+0x100>)
 80039ee:	68f8      	ldr	r0, [r7, #12]
 80039f0:	f000 f956 	bl	8003ca0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039f4:	4603      	mov	r3, r0
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d001      	beq.n	80039fe <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e000      	b.n	8003a00 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80039fe:	2300      	movs	r3, #0
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	3718      	adds	r7, #24
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}
 8003a08:	00010008 	.word	0x00010008
 8003a0c:	00010002 	.word	0x00010002

08003a10 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b088      	sub	sp, #32
 8003a14:	af02      	add	r7, sp, #8
 8003a16:	60f8      	str	r0, [r7, #12]
 8003a18:	607a      	str	r2, [r7, #4]
 8003a1a:	603b      	str	r3, [r7, #0]
 8003a1c:	460b      	mov	r3, r1
 8003a1e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a24:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	681a      	ldr	r2, [r3, #0]
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003a34:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	2b08      	cmp	r3, #8
 8003a3a:	d006      	beq.n	8003a4a <I2C_MasterRequestRead+0x3a>
 8003a3c:	697b      	ldr	r3, [r7, #20]
 8003a3e:	2b01      	cmp	r3, #1
 8003a40:	d003      	beq.n	8003a4a <I2C_MasterRequestRead+0x3a>
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003a48:	d108      	bne.n	8003a5c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a58:	601a      	str	r2, [r3, #0]
 8003a5a:	e00b      	b.n	8003a74 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a60:	2b11      	cmp	r3, #17
 8003a62:	d107      	bne.n	8003a74 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	681a      	ldr	r2, [r3, #0]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a72:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	9300      	str	r3, [sp, #0]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003a80:	68f8      	ldr	r0, [r7, #12]
 8003a82:	f000 f893 	bl	8003bac <I2C_WaitOnFlagUntilTimeout>
 8003a86:	4603      	mov	r3, r0
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d00d      	beq.n	8003aa8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a9a:	d103      	bne.n	8003aa4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003aa2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003aa4:	2303      	movs	r3, #3
 8003aa6:	e079      	b.n	8003b9c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	691b      	ldr	r3, [r3, #16]
 8003aac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003ab0:	d108      	bne.n	8003ac4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003ab2:	897b      	ldrh	r3, [r7, #10]
 8003ab4:	b2db      	uxtb	r3, r3
 8003ab6:	f043 0301 	orr.w	r3, r3, #1
 8003aba:	b2da      	uxtb	r2, r3
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	611a      	str	r2, [r3, #16]
 8003ac2:	e05f      	b.n	8003b84 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003ac4:	897b      	ldrh	r3, [r7, #10]
 8003ac6:	11db      	asrs	r3, r3, #7
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	f003 0306 	and.w	r3, r3, #6
 8003ace:	b2db      	uxtb	r3, r3
 8003ad0:	f063 030f 	orn	r3, r3, #15
 8003ad4:	b2da      	uxtb	r2, r3
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	687a      	ldr	r2, [r7, #4]
 8003ae0:	4930      	ldr	r1, [pc, #192]	; (8003ba4 <I2C_MasterRequestRead+0x194>)
 8003ae2:	68f8      	ldr	r0, [r7, #12]
 8003ae4:	f000 f8dc 	bl	8003ca0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d001      	beq.n	8003af2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e054      	b.n	8003b9c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003af2:	897b      	ldrh	r3, [r7, #10]
 8003af4:	b2da      	uxtb	r2, r3
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	687a      	ldr	r2, [r7, #4]
 8003b00:	4929      	ldr	r1, [pc, #164]	; (8003ba8 <I2C_MasterRequestRead+0x198>)
 8003b02:	68f8      	ldr	r0, [r7, #12]
 8003b04:	f000 f8cc 	bl	8003ca0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d001      	beq.n	8003b12 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e044      	b.n	8003b9c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b12:	2300      	movs	r3, #0
 8003b14:	613b      	str	r3, [r7, #16]
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	695b      	ldr	r3, [r3, #20]
 8003b1c:	613b      	str	r3, [r7, #16]
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	699b      	ldr	r3, [r3, #24]
 8003b24:	613b      	str	r3, [r7, #16]
 8003b26:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b36:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	9300      	str	r3, [sp, #0]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003b44:	68f8      	ldr	r0, [r7, #12]
 8003b46:	f000 f831 	bl	8003bac <I2C_WaitOnFlagUntilTimeout>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d00d      	beq.n	8003b6c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b5e:	d103      	bne.n	8003b68 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b66:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8003b68:	2303      	movs	r3, #3
 8003b6a:	e017      	b.n	8003b9c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003b6c:	897b      	ldrh	r3, [r7, #10]
 8003b6e:	11db      	asrs	r3, r3, #7
 8003b70:	b2db      	uxtb	r3, r3
 8003b72:	f003 0306 	and.w	r3, r3, #6
 8003b76:	b2db      	uxtb	r3, r3
 8003b78:	f063 030e 	orn	r3, r3, #14
 8003b7c:	b2da      	uxtb	r2, r3
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	687a      	ldr	r2, [r7, #4]
 8003b88:	4907      	ldr	r1, [pc, #28]	; (8003ba8 <I2C_MasterRequestRead+0x198>)
 8003b8a:	68f8      	ldr	r0, [r7, #12]
 8003b8c:	f000 f888 	bl	8003ca0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b90:	4603      	mov	r3, r0
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d001      	beq.n	8003b9a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e000      	b.n	8003b9c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003b9a:	2300      	movs	r3, #0
}
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	3718      	adds	r7, #24
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}
 8003ba4:	00010008 	.word	0x00010008
 8003ba8:	00010002 	.word	0x00010002

08003bac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b084      	sub	sp, #16
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	60f8      	str	r0, [r7, #12]
 8003bb4:	60b9      	str	r1, [r7, #8]
 8003bb6:	603b      	str	r3, [r7, #0]
 8003bb8:	4613      	mov	r3, r2
 8003bba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003bbc:	e048      	b.n	8003c50 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bc4:	d044      	beq.n	8003c50 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bc6:	f7fe fd1f 	bl	8002608 <HAL_GetTick>
 8003bca:	4602      	mov	r2, r0
 8003bcc:	69bb      	ldr	r3, [r7, #24]
 8003bce:	1ad3      	subs	r3, r2, r3
 8003bd0:	683a      	ldr	r2, [r7, #0]
 8003bd2:	429a      	cmp	r2, r3
 8003bd4:	d302      	bcc.n	8003bdc <I2C_WaitOnFlagUntilTimeout+0x30>
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d139      	bne.n	8003c50 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	0c1b      	lsrs	r3, r3, #16
 8003be0:	b2db      	uxtb	r3, r3
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	d10d      	bne.n	8003c02 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	695b      	ldr	r3, [r3, #20]
 8003bec:	43da      	mvns	r2, r3
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	b29b      	uxth	r3, r3
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	bf0c      	ite	eq
 8003bf8:	2301      	moveq	r3, #1
 8003bfa:	2300      	movne	r3, #0
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	461a      	mov	r2, r3
 8003c00:	e00c      	b.n	8003c1c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	699b      	ldr	r3, [r3, #24]
 8003c08:	43da      	mvns	r2, r3
 8003c0a:	68bb      	ldr	r3, [r7, #8]
 8003c0c:	4013      	ands	r3, r2
 8003c0e:	b29b      	uxth	r3, r3
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	bf0c      	ite	eq
 8003c14:	2301      	moveq	r3, #1
 8003c16:	2300      	movne	r3, #0
 8003c18:	b2db      	uxtb	r3, r3
 8003c1a:	461a      	mov	r2, r3
 8003c1c:	79fb      	ldrb	r3, [r7, #7]
 8003c1e:	429a      	cmp	r2, r3
 8003c20:	d116      	bne.n	8003c50 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2200      	movs	r2, #0
 8003c26:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2220      	movs	r2, #32
 8003c2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2200      	movs	r2, #0
 8003c34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c3c:	f043 0220 	orr.w	r2, r3, #32
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2200      	movs	r2, #0
 8003c48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	e023      	b.n	8003c98 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	0c1b      	lsrs	r3, r3, #16
 8003c54:	b2db      	uxtb	r3, r3
 8003c56:	2b01      	cmp	r3, #1
 8003c58:	d10d      	bne.n	8003c76 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	695b      	ldr	r3, [r3, #20]
 8003c60:	43da      	mvns	r2, r3
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	4013      	ands	r3, r2
 8003c66:	b29b      	uxth	r3, r3
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	bf0c      	ite	eq
 8003c6c:	2301      	moveq	r3, #1
 8003c6e:	2300      	movne	r3, #0
 8003c70:	b2db      	uxtb	r3, r3
 8003c72:	461a      	mov	r2, r3
 8003c74:	e00c      	b.n	8003c90 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	699b      	ldr	r3, [r3, #24]
 8003c7c:	43da      	mvns	r2, r3
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	4013      	ands	r3, r2
 8003c82:	b29b      	uxth	r3, r3
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	bf0c      	ite	eq
 8003c88:	2301      	moveq	r3, #1
 8003c8a:	2300      	movne	r3, #0
 8003c8c:	b2db      	uxtb	r3, r3
 8003c8e:	461a      	mov	r2, r3
 8003c90:	79fb      	ldrb	r3, [r7, #7]
 8003c92:	429a      	cmp	r2, r3
 8003c94:	d093      	beq.n	8003bbe <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c96:	2300      	movs	r3, #0
}
 8003c98:	4618      	mov	r0, r3
 8003c9a:	3710      	adds	r7, #16
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bd80      	pop	{r7, pc}

08003ca0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b084      	sub	sp, #16
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	60f8      	str	r0, [r7, #12]
 8003ca8:	60b9      	str	r1, [r7, #8]
 8003caa:	607a      	str	r2, [r7, #4]
 8003cac:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003cae:	e071      	b.n	8003d94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	695b      	ldr	r3, [r3, #20]
 8003cb6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cbe:	d123      	bne.n	8003d08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003cce:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003cd8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	2220      	movs	r2, #32
 8003ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	2200      	movs	r2, #0
 8003cec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf4:	f043 0204 	orr.w	r2, r3, #4
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	2200      	movs	r2, #0
 8003d00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e067      	b.n	8003dd8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d0e:	d041      	beq.n	8003d94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d10:	f7fe fc7a 	bl	8002608 <HAL_GetTick>
 8003d14:	4602      	mov	r2, r0
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	1ad3      	subs	r3, r2, r3
 8003d1a:	687a      	ldr	r2, [r7, #4]
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	d302      	bcc.n	8003d26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d136      	bne.n	8003d94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003d26:	68bb      	ldr	r3, [r7, #8]
 8003d28:	0c1b      	lsrs	r3, r3, #16
 8003d2a:	b2db      	uxtb	r3, r3
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	d10c      	bne.n	8003d4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	695b      	ldr	r3, [r3, #20]
 8003d36:	43da      	mvns	r2, r3
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	4013      	ands	r3, r2
 8003d3c:	b29b      	uxth	r3, r3
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	bf14      	ite	ne
 8003d42:	2301      	movne	r3, #1
 8003d44:	2300      	moveq	r3, #0
 8003d46:	b2db      	uxtb	r3, r3
 8003d48:	e00b      	b.n	8003d62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	699b      	ldr	r3, [r3, #24]
 8003d50:	43da      	mvns	r2, r3
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	4013      	ands	r3, r2
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	bf14      	ite	ne
 8003d5c:	2301      	movne	r3, #1
 8003d5e:	2300      	moveq	r3, #0
 8003d60:	b2db      	uxtb	r3, r3
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d016      	beq.n	8003d94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	2220      	movs	r2, #32
 8003d70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	2200      	movs	r2, #0
 8003d78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d80:	f043 0220 	orr.w	r2, r3, #32
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003d90:	2301      	movs	r3, #1
 8003d92:	e021      	b.n	8003dd8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	0c1b      	lsrs	r3, r3, #16
 8003d98:	b2db      	uxtb	r3, r3
 8003d9a:	2b01      	cmp	r3, #1
 8003d9c:	d10c      	bne.n	8003db8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	695b      	ldr	r3, [r3, #20]
 8003da4:	43da      	mvns	r2, r3
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	4013      	ands	r3, r2
 8003daa:	b29b      	uxth	r3, r3
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	bf14      	ite	ne
 8003db0:	2301      	movne	r3, #1
 8003db2:	2300      	moveq	r3, #0
 8003db4:	b2db      	uxtb	r3, r3
 8003db6:	e00b      	b.n	8003dd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	699b      	ldr	r3, [r3, #24]
 8003dbe:	43da      	mvns	r2, r3
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	4013      	ands	r3, r2
 8003dc4:	b29b      	uxth	r3, r3
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	bf14      	ite	ne
 8003dca:	2301      	movne	r3, #1
 8003dcc:	2300      	moveq	r3, #0
 8003dce:	b2db      	uxtb	r3, r3
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	f47f af6d 	bne.w	8003cb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003dd6:	2300      	movs	r3, #0
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	3710      	adds	r7, #16
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bd80      	pop	{r7, pc}

08003de0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b084      	sub	sp, #16
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	60f8      	str	r0, [r7, #12]
 8003de8:	60b9      	str	r1, [r7, #8]
 8003dea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003dec:	e034      	b.n	8003e58 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003dee:	68f8      	ldr	r0, [r7, #12]
 8003df0:	f000 f8e3 	bl	8003fba <I2C_IsAcknowledgeFailed>
 8003df4:	4603      	mov	r3, r0
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d001      	beq.n	8003dfe <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e034      	b.n	8003e68 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e04:	d028      	beq.n	8003e58 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e06:	f7fe fbff 	bl	8002608 <HAL_GetTick>
 8003e0a:	4602      	mov	r2, r0
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	1ad3      	subs	r3, r2, r3
 8003e10:	68ba      	ldr	r2, [r7, #8]
 8003e12:	429a      	cmp	r2, r3
 8003e14:	d302      	bcc.n	8003e1c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003e16:	68bb      	ldr	r3, [r7, #8]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d11d      	bne.n	8003e58 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	695b      	ldr	r3, [r3, #20]
 8003e22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e26:	2b80      	cmp	r3, #128	; 0x80
 8003e28:	d016      	beq.n	8003e58 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2220      	movs	r2, #32
 8003e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e44:	f043 0220 	orr.w	r2, r3, #32
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	2200      	movs	r2, #0
 8003e50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	e007      	b.n	8003e68 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	695b      	ldr	r3, [r3, #20]
 8003e5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e62:	2b80      	cmp	r3, #128	; 0x80
 8003e64:	d1c3      	bne.n	8003dee <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003e66:	2300      	movs	r3, #0
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	3710      	adds	r7, #16
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}

08003e70 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b084      	sub	sp, #16
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	60f8      	str	r0, [r7, #12]
 8003e78:	60b9      	str	r1, [r7, #8]
 8003e7a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e7c:	e034      	b.n	8003ee8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e7e:	68f8      	ldr	r0, [r7, #12]
 8003e80:	f000 f89b 	bl	8003fba <I2C_IsAcknowledgeFailed>
 8003e84:	4603      	mov	r3, r0
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d001      	beq.n	8003e8e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e034      	b.n	8003ef8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e94:	d028      	beq.n	8003ee8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e96:	f7fe fbb7 	bl	8002608 <HAL_GetTick>
 8003e9a:	4602      	mov	r2, r0
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	1ad3      	subs	r3, r2, r3
 8003ea0:	68ba      	ldr	r2, [r7, #8]
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d302      	bcc.n	8003eac <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d11d      	bne.n	8003ee8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	695b      	ldr	r3, [r3, #20]
 8003eb2:	f003 0304 	and.w	r3, r3, #4
 8003eb6:	2b04      	cmp	r3, #4
 8003eb8:	d016      	beq.n	8003ee8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	2220      	movs	r2, #32
 8003ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ed4:	f043 0220 	orr.w	r2, r3, #32
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	e007      	b.n	8003ef8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	695b      	ldr	r3, [r3, #20]
 8003eee:	f003 0304 	and.w	r3, r3, #4
 8003ef2:	2b04      	cmp	r3, #4
 8003ef4:	d1c3      	bne.n	8003e7e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003ef6:	2300      	movs	r3, #0
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	3710      	adds	r7, #16
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}

08003f00 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b084      	sub	sp, #16
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	60f8      	str	r0, [r7, #12]
 8003f08:	60b9      	str	r1, [r7, #8]
 8003f0a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003f0c:	e049      	b.n	8003fa2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	695b      	ldr	r3, [r3, #20]
 8003f14:	f003 0310 	and.w	r3, r3, #16
 8003f18:	2b10      	cmp	r3, #16
 8003f1a:	d119      	bne.n	8003f50 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f06f 0210 	mvn.w	r2, #16
 8003f24:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2220      	movs	r2, #32
 8003f30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2200      	movs	r2, #0
 8003f38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2200      	movs	r2, #0
 8003f48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	e030      	b.n	8003fb2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f50:	f7fe fb5a 	bl	8002608 <HAL_GetTick>
 8003f54:	4602      	mov	r2, r0
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	1ad3      	subs	r3, r2, r3
 8003f5a:	68ba      	ldr	r2, [r7, #8]
 8003f5c:	429a      	cmp	r2, r3
 8003f5e:	d302      	bcc.n	8003f66 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d11d      	bne.n	8003fa2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	695b      	ldr	r3, [r3, #20]
 8003f6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f70:	2b40      	cmp	r3, #64	; 0x40
 8003f72:	d016      	beq.n	8003fa2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	2200      	movs	r2, #0
 8003f78:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	2220      	movs	r2, #32
 8003f7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	2200      	movs	r2, #0
 8003f86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f8e:	f043 0220 	orr.w	r2, r3, #32
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e007      	b.n	8003fb2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	695b      	ldr	r3, [r3, #20]
 8003fa8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fac:	2b40      	cmp	r3, #64	; 0x40
 8003fae:	d1ae      	bne.n	8003f0e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003fb0:	2300      	movs	r3, #0
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3710      	adds	r7, #16
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}

08003fba <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003fba:	b480      	push	{r7}
 8003fbc:	b083      	sub	sp, #12
 8003fbe:	af00      	add	r7, sp, #0
 8003fc0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	695b      	ldr	r3, [r3, #20]
 8003fc8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fcc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fd0:	d11b      	bne.n	800400a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003fda:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2220      	movs	r2, #32
 8003fe6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2200      	movs	r2, #0
 8003fee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ff6:	f043 0204 	orr.w	r2, r3, #4
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2200      	movs	r2, #0
 8004002:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004006:	2301      	movs	r3, #1
 8004008:	e000      	b.n	800400c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800400a:	2300      	movs	r3, #0
}
 800400c:	4618      	mov	r0, r3
 800400e:	370c      	adds	r7, #12
 8004010:	46bd      	mov	sp, r7
 8004012:	bc80      	pop	{r7}
 8004014:	4770      	bx	lr
	...

08004018 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b086      	sub	sp, #24
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d101      	bne.n	800402a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	e26c      	b.n	8004504 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f003 0301 	and.w	r3, r3, #1
 8004032:	2b00      	cmp	r3, #0
 8004034:	f000 8087 	beq.w	8004146 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004038:	4b92      	ldr	r3, [pc, #584]	; (8004284 <HAL_RCC_OscConfig+0x26c>)
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	f003 030c 	and.w	r3, r3, #12
 8004040:	2b04      	cmp	r3, #4
 8004042:	d00c      	beq.n	800405e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004044:	4b8f      	ldr	r3, [pc, #572]	; (8004284 <HAL_RCC_OscConfig+0x26c>)
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	f003 030c 	and.w	r3, r3, #12
 800404c:	2b08      	cmp	r3, #8
 800404e:	d112      	bne.n	8004076 <HAL_RCC_OscConfig+0x5e>
 8004050:	4b8c      	ldr	r3, [pc, #560]	; (8004284 <HAL_RCC_OscConfig+0x26c>)
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004058:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800405c:	d10b      	bne.n	8004076 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800405e:	4b89      	ldr	r3, [pc, #548]	; (8004284 <HAL_RCC_OscConfig+0x26c>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004066:	2b00      	cmp	r3, #0
 8004068:	d06c      	beq.n	8004144 <HAL_RCC_OscConfig+0x12c>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d168      	bne.n	8004144 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	e246      	b.n	8004504 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800407e:	d106      	bne.n	800408e <HAL_RCC_OscConfig+0x76>
 8004080:	4b80      	ldr	r3, [pc, #512]	; (8004284 <HAL_RCC_OscConfig+0x26c>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a7f      	ldr	r2, [pc, #508]	; (8004284 <HAL_RCC_OscConfig+0x26c>)
 8004086:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800408a:	6013      	str	r3, [r2, #0]
 800408c:	e02e      	b.n	80040ec <HAL_RCC_OscConfig+0xd4>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d10c      	bne.n	80040b0 <HAL_RCC_OscConfig+0x98>
 8004096:	4b7b      	ldr	r3, [pc, #492]	; (8004284 <HAL_RCC_OscConfig+0x26c>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a7a      	ldr	r2, [pc, #488]	; (8004284 <HAL_RCC_OscConfig+0x26c>)
 800409c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040a0:	6013      	str	r3, [r2, #0]
 80040a2:	4b78      	ldr	r3, [pc, #480]	; (8004284 <HAL_RCC_OscConfig+0x26c>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a77      	ldr	r2, [pc, #476]	; (8004284 <HAL_RCC_OscConfig+0x26c>)
 80040a8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80040ac:	6013      	str	r3, [r2, #0]
 80040ae:	e01d      	b.n	80040ec <HAL_RCC_OscConfig+0xd4>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80040b8:	d10c      	bne.n	80040d4 <HAL_RCC_OscConfig+0xbc>
 80040ba:	4b72      	ldr	r3, [pc, #456]	; (8004284 <HAL_RCC_OscConfig+0x26c>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4a71      	ldr	r2, [pc, #452]	; (8004284 <HAL_RCC_OscConfig+0x26c>)
 80040c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80040c4:	6013      	str	r3, [r2, #0]
 80040c6:	4b6f      	ldr	r3, [pc, #444]	; (8004284 <HAL_RCC_OscConfig+0x26c>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a6e      	ldr	r2, [pc, #440]	; (8004284 <HAL_RCC_OscConfig+0x26c>)
 80040cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040d0:	6013      	str	r3, [r2, #0]
 80040d2:	e00b      	b.n	80040ec <HAL_RCC_OscConfig+0xd4>
 80040d4:	4b6b      	ldr	r3, [pc, #428]	; (8004284 <HAL_RCC_OscConfig+0x26c>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a6a      	ldr	r2, [pc, #424]	; (8004284 <HAL_RCC_OscConfig+0x26c>)
 80040da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040de:	6013      	str	r3, [r2, #0]
 80040e0:	4b68      	ldr	r3, [pc, #416]	; (8004284 <HAL_RCC_OscConfig+0x26c>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a67      	ldr	r2, [pc, #412]	; (8004284 <HAL_RCC_OscConfig+0x26c>)
 80040e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80040ea:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d013      	beq.n	800411c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040f4:	f7fe fa88 	bl	8002608 <HAL_GetTick>
 80040f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040fa:	e008      	b.n	800410e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040fc:	f7fe fa84 	bl	8002608 <HAL_GetTick>
 8004100:	4602      	mov	r2, r0
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	1ad3      	subs	r3, r2, r3
 8004106:	2b64      	cmp	r3, #100	; 0x64
 8004108:	d901      	bls.n	800410e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800410a:	2303      	movs	r3, #3
 800410c:	e1fa      	b.n	8004504 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800410e:	4b5d      	ldr	r3, [pc, #372]	; (8004284 <HAL_RCC_OscConfig+0x26c>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004116:	2b00      	cmp	r3, #0
 8004118:	d0f0      	beq.n	80040fc <HAL_RCC_OscConfig+0xe4>
 800411a:	e014      	b.n	8004146 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800411c:	f7fe fa74 	bl	8002608 <HAL_GetTick>
 8004120:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004122:	e008      	b.n	8004136 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004124:	f7fe fa70 	bl	8002608 <HAL_GetTick>
 8004128:	4602      	mov	r2, r0
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	1ad3      	subs	r3, r2, r3
 800412e:	2b64      	cmp	r3, #100	; 0x64
 8004130:	d901      	bls.n	8004136 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004132:	2303      	movs	r3, #3
 8004134:	e1e6      	b.n	8004504 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004136:	4b53      	ldr	r3, [pc, #332]	; (8004284 <HAL_RCC_OscConfig+0x26c>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800413e:	2b00      	cmp	r3, #0
 8004140:	d1f0      	bne.n	8004124 <HAL_RCC_OscConfig+0x10c>
 8004142:	e000      	b.n	8004146 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004144:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f003 0302 	and.w	r3, r3, #2
 800414e:	2b00      	cmp	r3, #0
 8004150:	d063      	beq.n	800421a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004152:	4b4c      	ldr	r3, [pc, #304]	; (8004284 <HAL_RCC_OscConfig+0x26c>)
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	f003 030c 	and.w	r3, r3, #12
 800415a:	2b00      	cmp	r3, #0
 800415c:	d00b      	beq.n	8004176 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800415e:	4b49      	ldr	r3, [pc, #292]	; (8004284 <HAL_RCC_OscConfig+0x26c>)
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	f003 030c 	and.w	r3, r3, #12
 8004166:	2b08      	cmp	r3, #8
 8004168:	d11c      	bne.n	80041a4 <HAL_RCC_OscConfig+0x18c>
 800416a:	4b46      	ldr	r3, [pc, #280]	; (8004284 <HAL_RCC_OscConfig+0x26c>)
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004172:	2b00      	cmp	r3, #0
 8004174:	d116      	bne.n	80041a4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004176:	4b43      	ldr	r3, [pc, #268]	; (8004284 <HAL_RCC_OscConfig+0x26c>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f003 0302 	and.w	r3, r3, #2
 800417e:	2b00      	cmp	r3, #0
 8004180:	d005      	beq.n	800418e <HAL_RCC_OscConfig+0x176>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	691b      	ldr	r3, [r3, #16]
 8004186:	2b01      	cmp	r3, #1
 8004188:	d001      	beq.n	800418e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	e1ba      	b.n	8004504 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800418e:	4b3d      	ldr	r3, [pc, #244]	; (8004284 <HAL_RCC_OscConfig+0x26c>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	695b      	ldr	r3, [r3, #20]
 800419a:	00db      	lsls	r3, r3, #3
 800419c:	4939      	ldr	r1, [pc, #228]	; (8004284 <HAL_RCC_OscConfig+0x26c>)
 800419e:	4313      	orrs	r3, r2
 80041a0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041a2:	e03a      	b.n	800421a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	691b      	ldr	r3, [r3, #16]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d020      	beq.n	80041ee <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80041ac:	4b36      	ldr	r3, [pc, #216]	; (8004288 <HAL_RCC_OscConfig+0x270>)
 80041ae:	2201      	movs	r2, #1
 80041b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041b2:	f7fe fa29 	bl	8002608 <HAL_GetTick>
 80041b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041b8:	e008      	b.n	80041cc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041ba:	f7fe fa25 	bl	8002608 <HAL_GetTick>
 80041be:	4602      	mov	r2, r0
 80041c0:	693b      	ldr	r3, [r7, #16]
 80041c2:	1ad3      	subs	r3, r2, r3
 80041c4:	2b02      	cmp	r3, #2
 80041c6:	d901      	bls.n	80041cc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80041c8:	2303      	movs	r3, #3
 80041ca:	e19b      	b.n	8004504 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041cc:	4b2d      	ldr	r3, [pc, #180]	; (8004284 <HAL_RCC_OscConfig+0x26c>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f003 0302 	and.w	r3, r3, #2
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d0f0      	beq.n	80041ba <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041d8:	4b2a      	ldr	r3, [pc, #168]	; (8004284 <HAL_RCC_OscConfig+0x26c>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	695b      	ldr	r3, [r3, #20]
 80041e4:	00db      	lsls	r3, r3, #3
 80041e6:	4927      	ldr	r1, [pc, #156]	; (8004284 <HAL_RCC_OscConfig+0x26c>)
 80041e8:	4313      	orrs	r3, r2
 80041ea:	600b      	str	r3, [r1, #0]
 80041ec:	e015      	b.n	800421a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041ee:	4b26      	ldr	r3, [pc, #152]	; (8004288 <HAL_RCC_OscConfig+0x270>)
 80041f0:	2200      	movs	r2, #0
 80041f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041f4:	f7fe fa08 	bl	8002608 <HAL_GetTick>
 80041f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041fa:	e008      	b.n	800420e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041fc:	f7fe fa04 	bl	8002608 <HAL_GetTick>
 8004200:	4602      	mov	r2, r0
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	1ad3      	subs	r3, r2, r3
 8004206:	2b02      	cmp	r3, #2
 8004208:	d901      	bls.n	800420e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800420a:	2303      	movs	r3, #3
 800420c:	e17a      	b.n	8004504 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800420e:	4b1d      	ldr	r3, [pc, #116]	; (8004284 <HAL_RCC_OscConfig+0x26c>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 0302 	and.w	r3, r3, #2
 8004216:	2b00      	cmp	r3, #0
 8004218:	d1f0      	bne.n	80041fc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f003 0308 	and.w	r3, r3, #8
 8004222:	2b00      	cmp	r3, #0
 8004224:	d03a      	beq.n	800429c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	699b      	ldr	r3, [r3, #24]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d019      	beq.n	8004262 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800422e:	4b17      	ldr	r3, [pc, #92]	; (800428c <HAL_RCC_OscConfig+0x274>)
 8004230:	2201      	movs	r2, #1
 8004232:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004234:	f7fe f9e8 	bl	8002608 <HAL_GetTick>
 8004238:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800423a:	e008      	b.n	800424e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800423c:	f7fe f9e4 	bl	8002608 <HAL_GetTick>
 8004240:	4602      	mov	r2, r0
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	1ad3      	subs	r3, r2, r3
 8004246:	2b02      	cmp	r3, #2
 8004248:	d901      	bls.n	800424e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800424a:	2303      	movs	r3, #3
 800424c:	e15a      	b.n	8004504 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800424e:	4b0d      	ldr	r3, [pc, #52]	; (8004284 <HAL_RCC_OscConfig+0x26c>)
 8004250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004252:	f003 0302 	and.w	r3, r3, #2
 8004256:	2b00      	cmp	r3, #0
 8004258:	d0f0      	beq.n	800423c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800425a:	2001      	movs	r0, #1
 800425c:	f000 fafc 	bl	8004858 <RCC_Delay>
 8004260:	e01c      	b.n	800429c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004262:	4b0a      	ldr	r3, [pc, #40]	; (800428c <HAL_RCC_OscConfig+0x274>)
 8004264:	2200      	movs	r2, #0
 8004266:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004268:	f7fe f9ce 	bl	8002608 <HAL_GetTick>
 800426c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800426e:	e00f      	b.n	8004290 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004270:	f7fe f9ca 	bl	8002608 <HAL_GetTick>
 8004274:	4602      	mov	r2, r0
 8004276:	693b      	ldr	r3, [r7, #16]
 8004278:	1ad3      	subs	r3, r2, r3
 800427a:	2b02      	cmp	r3, #2
 800427c:	d908      	bls.n	8004290 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800427e:	2303      	movs	r3, #3
 8004280:	e140      	b.n	8004504 <HAL_RCC_OscConfig+0x4ec>
 8004282:	bf00      	nop
 8004284:	40021000 	.word	0x40021000
 8004288:	42420000 	.word	0x42420000
 800428c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004290:	4b9e      	ldr	r3, [pc, #632]	; (800450c <HAL_RCC_OscConfig+0x4f4>)
 8004292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004294:	f003 0302 	and.w	r3, r3, #2
 8004298:	2b00      	cmp	r3, #0
 800429a:	d1e9      	bne.n	8004270 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f003 0304 	and.w	r3, r3, #4
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	f000 80a6 	beq.w	80043f6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042aa:	2300      	movs	r3, #0
 80042ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042ae:	4b97      	ldr	r3, [pc, #604]	; (800450c <HAL_RCC_OscConfig+0x4f4>)
 80042b0:	69db      	ldr	r3, [r3, #28]
 80042b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d10d      	bne.n	80042d6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042ba:	4b94      	ldr	r3, [pc, #592]	; (800450c <HAL_RCC_OscConfig+0x4f4>)
 80042bc:	69db      	ldr	r3, [r3, #28]
 80042be:	4a93      	ldr	r2, [pc, #588]	; (800450c <HAL_RCC_OscConfig+0x4f4>)
 80042c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042c4:	61d3      	str	r3, [r2, #28]
 80042c6:	4b91      	ldr	r3, [pc, #580]	; (800450c <HAL_RCC_OscConfig+0x4f4>)
 80042c8:	69db      	ldr	r3, [r3, #28]
 80042ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042ce:	60bb      	str	r3, [r7, #8]
 80042d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042d2:	2301      	movs	r3, #1
 80042d4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042d6:	4b8e      	ldr	r3, [pc, #568]	; (8004510 <HAL_RCC_OscConfig+0x4f8>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d118      	bne.n	8004314 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042e2:	4b8b      	ldr	r3, [pc, #556]	; (8004510 <HAL_RCC_OscConfig+0x4f8>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a8a      	ldr	r2, [pc, #552]	; (8004510 <HAL_RCC_OscConfig+0x4f8>)
 80042e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042ee:	f7fe f98b 	bl	8002608 <HAL_GetTick>
 80042f2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042f4:	e008      	b.n	8004308 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042f6:	f7fe f987 	bl	8002608 <HAL_GetTick>
 80042fa:	4602      	mov	r2, r0
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	1ad3      	subs	r3, r2, r3
 8004300:	2b64      	cmp	r3, #100	; 0x64
 8004302:	d901      	bls.n	8004308 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004304:	2303      	movs	r3, #3
 8004306:	e0fd      	b.n	8004504 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004308:	4b81      	ldr	r3, [pc, #516]	; (8004510 <HAL_RCC_OscConfig+0x4f8>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004310:	2b00      	cmp	r3, #0
 8004312:	d0f0      	beq.n	80042f6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	68db      	ldr	r3, [r3, #12]
 8004318:	2b01      	cmp	r3, #1
 800431a:	d106      	bne.n	800432a <HAL_RCC_OscConfig+0x312>
 800431c:	4b7b      	ldr	r3, [pc, #492]	; (800450c <HAL_RCC_OscConfig+0x4f4>)
 800431e:	6a1b      	ldr	r3, [r3, #32]
 8004320:	4a7a      	ldr	r2, [pc, #488]	; (800450c <HAL_RCC_OscConfig+0x4f4>)
 8004322:	f043 0301 	orr.w	r3, r3, #1
 8004326:	6213      	str	r3, [r2, #32]
 8004328:	e02d      	b.n	8004386 <HAL_RCC_OscConfig+0x36e>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	68db      	ldr	r3, [r3, #12]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d10c      	bne.n	800434c <HAL_RCC_OscConfig+0x334>
 8004332:	4b76      	ldr	r3, [pc, #472]	; (800450c <HAL_RCC_OscConfig+0x4f4>)
 8004334:	6a1b      	ldr	r3, [r3, #32]
 8004336:	4a75      	ldr	r2, [pc, #468]	; (800450c <HAL_RCC_OscConfig+0x4f4>)
 8004338:	f023 0301 	bic.w	r3, r3, #1
 800433c:	6213      	str	r3, [r2, #32]
 800433e:	4b73      	ldr	r3, [pc, #460]	; (800450c <HAL_RCC_OscConfig+0x4f4>)
 8004340:	6a1b      	ldr	r3, [r3, #32]
 8004342:	4a72      	ldr	r2, [pc, #456]	; (800450c <HAL_RCC_OscConfig+0x4f4>)
 8004344:	f023 0304 	bic.w	r3, r3, #4
 8004348:	6213      	str	r3, [r2, #32]
 800434a:	e01c      	b.n	8004386 <HAL_RCC_OscConfig+0x36e>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	68db      	ldr	r3, [r3, #12]
 8004350:	2b05      	cmp	r3, #5
 8004352:	d10c      	bne.n	800436e <HAL_RCC_OscConfig+0x356>
 8004354:	4b6d      	ldr	r3, [pc, #436]	; (800450c <HAL_RCC_OscConfig+0x4f4>)
 8004356:	6a1b      	ldr	r3, [r3, #32]
 8004358:	4a6c      	ldr	r2, [pc, #432]	; (800450c <HAL_RCC_OscConfig+0x4f4>)
 800435a:	f043 0304 	orr.w	r3, r3, #4
 800435e:	6213      	str	r3, [r2, #32]
 8004360:	4b6a      	ldr	r3, [pc, #424]	; (800450c <HAL_RCC_OscConfig+0x4f4>)
 8004362:	6a1b      	ldr	r3, [r3, #32]
 8004364:	4a69      	ldr	r2, [pc, #420]	; (800450c <HAL_RCC_OscConfig+0x4f4>)
 8004366:	f043 0301 	orr.w	r3, r3, #1
 800436a:	6213      	str	r3, [r2, #32]
 800436c:	e00b      	b.n	8004386 <HAL_RCC_OscConfig+0x36e>
 800436e:	4b67      	ldr	r3, [pc, #412]	; (800450c <HAL_RCC_OscConfig+0x4f4>)
 8004370:	6a1b      	ldr	r3, [r3, #32]
 8004372:	4a66      	ldr	r2, [pc, #408]	; (800450c <HAL_RCC_OscConfig+0x4f4>)
 8004374:	f023 0301 	bic.w	r3, r3, #1
 8004378:	6213      	str	r3, [r2, #32]
 800437a:	4b64      	ldr	r3, [pc, #400]	; (800450c <HAL_RCC_OscConfig+0x4f4>)
 800437c:	6a1b      	ldr	r3, [r3, #32]
 800437e:	4a63      	ldr	r2, [pc, #396]	; (800450c <HAL_RCC_OscConfig+0x4f4>)
 8004380:	f023 0304 	bic.w	r3, r3, #4
 8004384:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	68db      	ldr	r3, [r3, #12]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d015      	beq.n	80043ba <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800438e:	f7fe f93b 	bl	8002608 <HAL_GetTick>
 8004392:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004394:	e00a      	b.n	80043ac <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004396:	f7fe f937 	bl	8002608 <HAL_GetTick>
 800439a:	4602      	mov	r2, r0
 800439c:	693b      	ldr	r3, [r7, #16]
 800439e:	1ad3      	subs	r3, r2, r3
 80043a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d901      	bls.n	80043ac <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80043a8:	2303      	movs	r3, #3
 80043aa:	e0ab      	b.n	8004504 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043ac:	4b57      	ldr	r3, [pc, #348]	; (800450c <HAL_RCC_OscConfig+0x4f4>)
 80043ae:	6a1b      	ldr	r3, [r3, #32]
 80043b0:	f003 0302 	and.w	r3, r3, #2
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d0ee      	beq.n	8004396 <HAL_RCC_OscConfig+0x37e>
 80043b8:	e014      	b.n	80043e4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043ba:	f7fe f925 	bl	8002608 <HAL_GetTick>
 80043be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043c0:	e00a      	b.n	80043d8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043c2:	f7fe f921 	bl	8002608 <HAL_GetTick>
 80043c6:	4602      	mov	r2, r0
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	1ad3      	subs	r3, r2, r3
 80043cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d901      	bls.n	80043d8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80043d4:	2303      	movs	r3, #3
 80043d6:	e095      	b.n	8004504 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043d8:	4b4c      	ldr	r3, [pc, #304]	; (800450c <HAL_RCC_OscConfig+0x4f4>)
 80043da:	6a1b      	ldr	r3, [r3, #32]
 80043dc:	f003 0302 	and.w	r3, r3, #2
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d1ee      	bne.n	80043c2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80043e4:	7dfb      	ldrb	r3, [r7, #23]
 80043e6:	2b01      	cmp	r3, #1
 80043e8:	d105      	bne.n	80043f6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043ea:	4b48      	ldr	r3, [pc, #288]	; (800450c <HAL_RCC_OscConfig+0x4f4>)
 80043ec:	69db      	ldr	r3, [r3, #28]
 80043ee:	4a47      	ldr	r2, [pc, #284]	; (800450c <HAL_RCC_OscConfig+0x4f4>)
 80043f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043f4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	69db      	ldr	r3, [r3, #28]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	f000 8081 	beq.w	8004502 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004400:	4b42      	ldr	r3, [pc, #264]	; (800450c <HAL_RCC_OscConfig+0x4f4>)
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	f003 030c 	and.w	r3, r3, #12
 8004408:	2b08      	cmp	r3, #8
 800440a:	d061      	beq.n	80044d0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	69db      	ldr	r3, [r3, #28]
 8004410:	2b02      	cmp	r3, #2
 8004412:	d146      	bne.n	80044a2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004414:	4b3f      	ldr	r3, [pc, #252]	; (8004514 <HAL_RCC_OscConfig+0x4fc>)
 8004416:	2200      	movs	r2, #0
 8004418:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800441a:	f7fe f8f5 	bl	8002608 <HAL_GetTick>
 800441e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004420:	e008      	b.n	8004434 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004422:	f7fe f8f1 	bl	8002608 <HAL_GetTick>
 8004426:	4602      	mov	r2, r0
 8004428:	693b      	ldr	r3, [r7, #16]
 800442a:	1ad3      	subs	r3, r2, r3
 800442c:	2b02      	cmp	r3, #2
 800442e:	d901      	bls.n	8004434 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004430:	2303      	movs	r3, #3
 8004432:	e067      	b.n	8004504 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004434:	4b35      	ldr	r3, [pc, #212]	; (800450c <HAL_RCC_OscConfig+0x4f4>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800443c:	2b00      	cmp	r3, #0
 800443e:	d1f0      	bne.n	8004422 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6a1b      	ldr	r3, [r3, #32]
 8004444:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004448:	d108      	bne.n	800445c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800444a:	4b30      	ldr	r3, [pc, #192]	; (800450c <HAL_RCC_OscConfig+0x4f4>)
 800444c:	685b      	ldr	r3, [r3, #4]
 800444e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	689b      	ldr	r3, [r3, #8]
 8004456:	492d      	ldr	r1, [pc, #180]	; (800450c <HAL_RCC_OscConfig+0x4f4>)
 8004458:	4313      	orrs	r3, r2
 800445a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800445c:	4b2b      	ldr	r3, [pc, #172]	; (800450c <HAL_RCC_OscConfig+0x4f4>)
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6a19      	ldr	r1, [r3, #32]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800446c:	430b      	orrs	r3, r1
 800446e:	4927      	ldr	r1, [pc, #156]	; (800450c <HAL_RCC_OscConfig+0x4f4>)
 8004470:	4313      	orrs	r3, r2
 8004472:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004474:	4b27      	ldr	r3, [pc, #156]	; (8004514 <HAL_RCC_OscConfig+0x4fc>)
 8004476:	2201      	movs	r2, #1
 8004478:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800447a:	f7fe f8c5 	bl	8002608 <HAL_GetTick>
 800447e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004480:	e008      	b.n	8004494 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004482:	f7fe f8c1 	bl	8002608 <HAL_GetTick>
 8004486:	4602      	mov	r2, r0
 8004488:	693b      	ldr	r3, [r7, #16]
 800448a:	1ad3      	subs	r3, r2, r3
 800448c:	2b02      	cmp	r3, #2
 800448e:	d901      	bls.n	8004494 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004490:	2303      	movs	r3, #3
 8004492:	e037      	b.n	8004504 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004494:	4b1d      	ldr	r3, [pc, #116]	; (800450c <HAL_RCC_OscConfig+0x4f4>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800449c:	2b00      	cmp	r3, #0
 800449e:	d0f0      	beq.n	8004482 <HAL_RCC_OscConfig+0x46a>
 80044a0:	e02f      	b.n	8004502 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044a2:	4b1c      	ldr	r3, [pc, #112]	; (8004514 <HAL_RCC_OscConfig+0x4fc>)
 80044a4:	2200      	movs	r2, #0
 80044a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044a8:	f7fe f8ae 	bl	8002608 <HAL_GetTick>
 80044ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044ae:	e008      	b.n	80044c2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044b0:	f7fe f8aa 	bl	8002608 <HAL_GetTick>
 80044b4:	4602      	mov	r2, r0
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	1ad3      	subs	r3, r2, r3
 80044ba:	2b02      	cmp	r3, #2
 80044bc:	d901      	bls.n	80044c2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80044be:	2303      	movs	r3, #3
 80044c0:	e020      	b.n	8004504 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044c2:	4b12      	ldr	r3, [pc, #72]	; (800450c <HAL_RCC_OscConfig+0x4f4>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d1f0      	bne.n	80044b0 <HAL_RCC_OscConfig+0x498>
 80044ce:	e018      	b.n	8004502 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	69db      	ldr	r3, [r3, #28]
 80044d4:	2b01      	cmp	r3, #1
 80044d6:	d101      	bne.n	80044dc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80044d8:	2301      	movs	r3, #1
 80044da:	e013      	b.n	8004504 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80044dc:	4b0b      	ldr	r3, [pc, #44]	; (800450c <HAL_RCC_OscConfig+0x4f4>)
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6a1b      	ldr	r3, [r3, #32]
 80044ec:	429a      	cmp	r2, r3
 80044ee:	d106      	bne.n	80044fe <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044fa:	429a      	cmp	r2, r3
 80044fc:	d001      	beq.n	8004502 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	e000      	b.n	8004504 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004502:	2300      	movs	r3, #0
}
 8004504:	4618      	mov	r0, r3
 8004506:	3718      	adds	r7, #24
 8004508:	46bd      	mov	sp, r7
 800450a:	bd80      	pop	{r7, pc}
 800450c:	40021000 	.word	0x40021000
 8004510:	40007000 	.word	0x40007000
 8004514:	42420060 	.word	0x42420060

08004518 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b084      	sub	sp, #16
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
 8004520:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d101      	bne.n	800452c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004528:	2301      	movs	r3, #1
 800452a:	e0d0      	b.n	80046ce <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800452c:	4b6a      	ldr	r3, [pc, #424]	; (80046d8 <HAL_RCC_ClockConfig+0x1c0>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f003 0307 	and.w	r3, r3, #7
 8004534:	683a      	ldr	r2, [r7, #0]
 8004536:	429a      	cmp	r2, r3
 8004538:	d910      	bls.n	800455c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800453a:	4b67      	ldr	r3, [pc, #412]	; (80046d8 <HAL_RCC_ClockConfig+0x1c0>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f023 0207 	bic.w	r2, r3, #7
 8004542:	4965      	ldr	r1, [pc, #404]	; (80046d8 <HAL_RCC_ClockConfig+0x1c0>)
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	4313      	orrs	r3, r2
 8004548:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800454a:	4b63      	ldr	r3, [pc, #396]	; (80046d8 <HAL_RCC_ClockConfig+0x1c0>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 0307 	and.w	r3, r3, #7
 8004552:	683a      	ldr	r2, [r7, #0]
 8004554:	429a      	cmp	r2, r3
 8004556:	d001      	beq.n	800455c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004558:	2301      	movs	r3, #1
 800455a:	e0b8      	b.n	80046ce <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f003 0302 	and.w	r3, r3, #2
 8004564:	2b00      	cmp	r3, #0
 8004566:	d020      	beq.n	80045aa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 0304 	and.w	r3, r3, #4
 8004570:	2b00      	cmp	r3, #0
 8004572:	d005      	beq.n	8004580 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004574:	4b59      	ldr	r3, [pc, #356]	; (80046dc <HAL_RCC_ClockConfig+0x1c4>)
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	4a58      	ldr	r2, [pc, #352]	; (80046dc <HAL_RCC_ClockConfig+0x1c4>)
 800457a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800457e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f003 0308 	and.w	r3, r3, #8
 8004588:	2b00      	cmp	r3, #0
 800458a:	d005      	beq.n	8004598 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800458c:	4b53      	ldr	r3, [pc, #332]	; (80046dc <HAL_RCC_ClockConfig+0x1c4>)
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	4a52      	ldr	r2, [pc, #328]	; (80046dc <HAL_RCC_ClockConfig+0x1c4>)
 8004592:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004596:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004598:	4b50      	ldr	r3, [pc, #320]	; (80046dc <HAL_RCC_ClockConfig+0x1c4>)
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	689b      	ldr	r3, [r3, #8]
 80045a4:	494d      	ldr	r1, [pc, #308]	; (80046dc <HAL_RCC_ClockConfig+0x1c4>)
 80045a6:	4313      	orrs	r3, r2
 80045a8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f003 0301 	and.w	r3, r3, #1
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d040      	beq.n	8004638 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	d107      	bne.n	80045ce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045be:	4b47      	ldr	r3, [pc, #284]	; (80046dc <HAL_RCC_ClockConfig+0x1c4>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d115      	bne.n	80045f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	e07f      	b.n	80046ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	2b02      	cmp	r3, #2
 80045d4:	d107      	bne.n	80045e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045d6:	4b41      	ldr	r3, [pc, #260]	; (80046dc <HAL_RCC_ClockConfig+0x1c4>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d109      	bne.n	80045f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045e2:	2301      	movs	r3, #1
 80045e4:	e073      	b.n	80046ce <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045e6:	4b3d      	ldr	r3, [pc, #244]	; (80046dc <HAL_RCC_ClockConfig+0x1c4>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f003 0302 	and.w	r3, r3, #2
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d101      	bne.n	80045f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e06b      	b.n	80046ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045f6:	4b39      	ldr	r3, [pc, #228]	; (80046dc <HAL_RCC_ClockConfig+0x1c4>)
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	f023 0203 	bic.w	r2, r3, #3
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	4936      	ldr	r1, [pc, #216]	; (80046dc <HAL_RCC_ClockConfig+0x1c4>)
 8004604:	4313      	orrs	r3, r2
 8004606:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004608:	f7fd fffe 	bl	8002608 <HAL_GetTick>
 800460c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800460e:	e00a      	b.n	8004626 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004610:	f7fd fffa 	bl	8002608 <HAL_GetTick>
 8004614:	4602      	mov	r2, r0
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	1ad3      	subs	r3, r2, r3
 800461a:	f241 3288 	movw	r2, #5000	; 0x1388
 800461e:	4293      	cmp	r3, r2
 8004620:	d901      	bls.n	8004626 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004622:	2303      	movs	r3, #3
 8004624:	e053      	b.n	80046ce <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004626:	4b2d      	ldr	r3, [pc, #180]	; (80046dc <HAL_RCC_ClockConfig+0x1c4>)
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	f003 020c 	and.w	r2, r3, #12
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	009b      	lsls	r3, r3, #2
 8004634:	429a      	cmp	r2, r3
 8004636:	d1eb      	bne.n	8004610 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004638:	4b27      	ldr	r3, [pc, #156]	; (80046d8 <HAL_RCC_ClockConfig+0x1c0>)
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f003 0307 	and.w	r3, r3, #7
 8004640:	683a      	ldr	r2, [r7, #0]
 8004642:	429a      	cmp	r2, r3
 8004644:	d210      	bcs.n	8004668 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004646:	4b24      	ldr	r3, [pc, #144]	; (80046d8 <HAL_RCC_ClockConfig+0x1c0>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f023 0207 	bic.w	r2, r3, #7
 800464e:	4922      	ldr	r1, [pc, #136]	; (80046d8 <HAL_RCC_ClockConfig+0x1c0>)
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	4313      	orrs	r3, r2
 8004654:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004656:	4b20      	ldr	r3, [pc, #128]	; (80046d8 <HAL_RCC_ClockConfig+0x1c0>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f003 0307 	and.w	r3, r3, #7
 800465e:	683a      	ldr	r2, [r7, #0]
 8004660:	429a      	cmp	r2, r3
 8004662:	d001      	beq.n	8004668 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	e032      	b.n	80046ce <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f003 0304 	and.w	r3, r3, #4
 8004670:	2b00      	cmp	r3, #0
 8004672:	d008      	beq.n	8004686 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004674:	4b19      	ldr	r3, [pc, #100]	; (80046dc <HAL_RCC_ClockConfig+0x1c4>)
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	68db      	ldr	r3, [r3, #12]
 8004680:	4916      	ldr	r1, [pc, #88]	; (80046dc <HAL_RCC_ClockConfig+0x1c4>)
 8004682:	4313      	orrs	r3, r2
 8004684:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f003 0308 	and.w	r3, r3, #8
 800468e:	2b00      	cmp	r3, #0
 8004690:	d009      	beq.n	80046a6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004692:	4b12      	ldr	r3, [pc, #72]	; (80046dc <HAL_RCC_ClockConfig+0x1c4>)
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	691b      	ldr	r3, [r3, #16]
 800469e:	00db      	lsls	r3, r3, #3
 80046a0:	490e      	ldr	r1, [pc, #56]	; (80046dc <HAL_RCC_ClockConfig+0x1c4>)
 80046a2:	4313      	orrs	r3, r2
 80046a4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80046a6:	f000 f821 	bl	80046ec <HAL_RCC_GetSysClockFreq>
 80046aa:	4602      	mov	r2, r0
 80046ac:	4b0b      	ldr	r3, [pc, #44]	; (80046dc <HAL_RCC_ClockConfig+0x1c4>)
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	091b      	lsrs	r3, r3, #4
 80046b2:	f003 030f 	and.w	r3, r3, #15
 80046b6:	490a      	ldr	r1, [pc, #40]	; (80046e0 <HAL_RCC_ClockConfig+0x1c8>)
 80046b8:	5ccb      	ldrb	r3, [r1, r3]
 80046ba:	fa22 f303 	lsr.w	r3, r2, r3
 80046be:	4a09      	ldr	r2, [pc, #36]	; (80046e4 <HAL_RCC_ClockConfig+0x1cc>)
 80046c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80046c2:	4b09      	ldr	r3, [pc, #36]	; (80046e8 <HAL_RCC_ClockConfig+0x1d0>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4618      	mov	r0, r3
 80046c8:	f7fd fe9c 	bl	8002404 <HAL_InitTick>

  return HAL_OK;
 80046cc:	2300      	movs	r3, #0
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3710      	adds	r7, #16
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}
 80046d6:	bf00      	nop
 80046d8:	40022000 	.word	0x40022000
 80046dc:	40021000 	.word	0x40021000
 80046e0:	08009060 	.word	0x08009060
 80046e4:	20000004 	.word	0x20000004
 80046e8:	20000008 	.word	0x20000008

080046ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b087      	sub	sp, #28
 80046f0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80046f2:	2300      	movs	r3, #0
 80046f4:	60fb      	str	r3, [r7, #12]
 80046f6:	2300      	movs	r3, #0
 80046f8:	60bb      	str	r3, [r7, #8]
 80046fa:	2300      	movs	r3, #0
 80046fc:	617b      	str	r3, [r7, #20]
 80046fe:	2300      	movs	r3, #0
 8004700:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004702:	2300      	movs	r3, #0
 8004704:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004706:	4b1e      	ldr	r3, [pc, #120]	; (8004780 <HAL_RCC_GetSysClockFreq+0x94>)
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	f003 030c 	and.w	r3, r3, #12
 8004712:	2b04      	cmp	r3, #4
 8004714:	d002      	beq.n	800471c <HAL_RCC_GetSysClockFreq+0x30>
 8004716:	2b08      	cmp	r3, #8
 8004718:	d003      	beq.n	8004722 <HAL_RCC_GetSysClockFreq+0x36>
 800471a:	e027      	b.n	800476c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800471c:	4b19      	ldr	r3, [pc, #100]	; (8004784 <HAL_RCC_GetSysClockFreq+0x98>)
 800471e:	613b      	str	r3, [r7, #16]
      break;
 8004720:	e027      	b.n	8004772 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	0c9b      	lsrs	r3, r3, #18
 8004726:	f003 030f 	and.w	r3, r3, #15
 800472a:	4a17      	ldr	r2, [pc, #92]	; (8004788 <HAL_RCC_GetSysClockFreq+0x9c>)
 800472c:	5cd3      	ldrb	r3, [r2, r3]
 800472e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004736:	2b00      	cmp	r3, #0
 8004738:	d010      	beq.n	800475c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800473a:	4b11      	ldr	r3, [pc, #68]	; (8004780 <HAL_RCC_GetSysClockFreq+0x94>)
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	0c5b      	lsrs	r3, r3, #17
 8004740:	f003 0301 	and.w	r3, r3, #1
 8004744:	4a11      	ldr	r2, [pc, #68]	; (800478c <HAL_RCC_GetSysClockFreq+0xa0>)
 8004746:	5cd3      	ldrb	r3, [r2, r3]
 8004748:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	4a0d      	ldr	r2, [pc, #52]	; (8004784 <HAL_RCC_GetSysClockFreq+0x98>)
 800474e:	fb02 f203 	mul.w	r2, r2, r3
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	fbb2 f3f3 	udiv	r3, r2, r3
 8004758:	617b      	str	r3, [r7, #20]
 800475a:	e004      	b.n	8004766 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	4a0c      	ldr	r2, [pc, #48]	; (8004790 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004760:	fb02 f303 	mul.w	r3, r2, r3
 8004764:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	613b      	str	r3, [r7, #16]
      break;
 800476a:	e002      	b.n	8004772 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800476c:	4b05      	ldr	r3, [pc, #20]	; (8004784 <HAL_RCC_GetSysClockFreq+0x98>)
 800476e:	613b      	str	r3, [r7, #16]
      break;
 8004770:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004772:	693b      	ldr	r3, [r7, #16]
}
 8004774:	4618      	mov	r0, r3
 8004776:	371c      	adds	r7, #28
 8004778:	46bd      	mov	sp, r7
 800477a:	bc80      	pop	{r7}
 800477c:	4770      	bx	lr
 800477e:	bf00      	nop
 8004780:	40021000 	.word	0x40021000
 8004784:	007a1200 	.word	0x007a1200
 8004788:	08009078 	.word	0x08009078
 800478c:	08009088 	.word	0x08009088
 8004790:	003d0900 	.word	0x003d0900

08004794 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004794:	b480      	push	{r7}
 8004796:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004798:	4b02      	ldr	r3, [pc, #8]	; (80047a4 <HAL_RCC_GetHCLKFreq+0x10>)
 800479a:	681b      	ldr	r3, [r3, #0]
}
 800479c:	4618      	mov	r0, r3
 800479e:	46bd      	mov	sp, r7
 80047a0:	bc80      	pop	{r7}
 80047a2:	4770      	bx	lr
 80047a4:	20000004 	.word	0x20000004

080047a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80047ac:	f7ff fff2 	bl	8004794 <HAL_RCC_GetHCLKFreq>
 80047b0:	4602      	mov	r2, r0
 80047b2:	4b05      	ldr	r3, [pc, #20]	; (80047c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	0a1b      	lsrs	r3, r3, #8
 80047b8:	f003 0307 	and.w	r3, r3, #7
 80047bc:	4903      	ldr	r1, [pc, #12]	; (80047cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80047be:	5ccb      	ldrb	r3, [r1, r3]
 80047c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	bd80      	pop	{r7, pc}
 80047c8:	40021000 	.word	0x40021000
 80047cc:	08009070 	.word	0x08009070

080047d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80047d4:	f7ff ffde 	bl	8004794 <HAL_RCC_GetHCLKFreq>
 80047d8:	4602      	mov	r2, r0
 80047da:	4b05      	ldr	r3, [pc, #20]	; (80047f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	0adb      	lsrs	r3, r3, #11
 80047e0:	f003 0307 	and.w	r3, r3, #7
 80047e4:	4903      	ldr	r1, [pc, #12]	; (80047f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80047e6:	5ccb      	ldrb	r3, [r1, r3]
 80047e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047ec:	4618      	mov	r0, r3
 80047ee:	bd80      	pop	{r7, pc}
 80047f0:	40021000 	.word	0x40021000
 80047f4:	08009070 	.word	0x08009070

080047f8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80047f8:	b480      	push	{r7}
 80047fa:	b083      	sub	sp, #12
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
 8004800:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	220f      	movs	r2, #15
 8004806:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004808:	4b11      	ldr	r3, [pc, #68]	; (8004850 <HAL_RCC_GetClockConfig+0x58>)
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	f003 0203 	and.w	r2, r3, #3
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004814:	4b0e      	ldr	r3, [pc, #56]	; (8004850 <HAL_RCC_GetClockConfig+0x58>)
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004820:	4b0b      	ldr	r3, [pc, #44]	; (8004850 <HAL_RCC_GetClockConfig+0x58>)
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800482c:	4b08      	ldr	r3, [pc, #32]	; (8004850 <HAL_RCC_GetClockConfig+0x58>)
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	08db      	lsrs	r3, r3, #3
 8004832:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800483a:	4b06      	ldr	r3, [pc, #24]	; (8004854 <HAL_RCC_GetClockConfig+0x5c>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 0207 	and.w	r2, r3, #7
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8004846:	bf00      	nop
 8004848:	370c      	adds	r7, #12
 800484a:	46bd      	mov	sp, r7
 800484c:	bc80      	pop	{r7}
 800484e:	4770      	bx	lr
 8004850:	40021000 	.word	0x40021000
 8004854:	40022000 	.word	0x40022000

08004858 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004858:	b480      	push	{r7}
 800485a:	b085      	sub	sp, #20
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004860:	4b0a      	ldr	r3, [pc, #40]	; (800488c <RCC_Delay+0x34>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a0a      	ldr	r2, [pc, #40]	; (8004890 <RCC_Delay+0x38>)
 8004866:	fba2 2303 	umull	r2, r3, r2, r3
 800486a:	0a5b      	lsrs	r3, r3, #9
 800486c:	687a      	ldr	r2, [r7, #4]
 800486e:	fb02 f303 	mul.w	r3, r2, r3
 8004872:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004874:	bf00      	nop
  }
  while (Delay --);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	1e5a      	subs	r2, r3, #1
 800487a:	60fa      	str	r2, [r7, #12]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d1f9      	bne.n	8004874 <RCC_Delay+0x1c>
}
 8004880:	bf00      	nop
 8004882:	bf00      	nop
 8004884:	3714      	adds	r7, #20
 8004886:	46bd      	mov	sp, r7
 8004888:	bc80      	pop	{r7}
 800488a:	4770      	bx	lr
 800488c:	20000004 	.word	0x20000004
 8004890:	10624dd3 	.word	0x10624dd3

08004894 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b086      	sub	sp, #24
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800489c:	2300      	movs	r3, #0
 800489e:	613b      	str	r3, [r7, #16]
 80048a0:	2300      	movs	r3, #0
 80048a2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f003 0301 	and.w	r3, r3, #1
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d07d      	beq.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80048b0:	2300      	movs	r3, #0
 80048b2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048b4:	4b4f      	ldr	r3, [pc, #316]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048b6:	69db      	ldr	r3, [r3, #28]
 80048b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d10d      	bne.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048c0:	4b4c      	ldr	r3, [pc, #304]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048c2:	69db      	ldr	r3, [r3, #28]
 80048c4:	4a4b      	ldr	r2, [pc, #300]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048ca:	61d3      	str	r3, [r2, #28]
 80048cc:	4b49      	ldr	r3, [pc, #292]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048ce:	69db      	ldr	r3, [r3, #28]
 80048d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048d4:	60bb      	str	r3, [r7, #8]
 80048d6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048d8:	2301      	movs	r3, #1
 80048da:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048dc:	4b46      	ldr	r3, [pc, #280]	; (80049f8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d118      	bne.n	800491a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80048e8:	4b43      	ldr	r3, [pc, #268]	; (80049f8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a42      	ldr	r2, [pc, #264]	; (80049f8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80048ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048f2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048f4:	f7fd fe88 	bl	8002608 <HAL_GetTick>
 80048f8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048fa:	e008      	b.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048fc:	f7fd fe84 	bl	8002608 <HAL_GetTick>
 8004900:	4602      	mov	r2, r0
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	1ad3      	subs	r3, r2, r3
 8004906:	2b64      	cmp	r3, #100	; 0x64
 8004908:	d901      	bls.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800490a:	2303      	movs	r3, #3
 800490c:	e06d      	b.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800490e:	4b3a      	ldr	r3, [pc, #232]	; (80049f8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004916:	2b00      	cmp	r3, #0
 8004918:	d0f0      	beq.n	80048fc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800491a:	4b36      	ldr	r3, [pc, #216]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800491c:	6a1b      	ldr	r3, [r3, #32]
 800491e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004922:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d02e      	beq.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004932:	68fa      	ldr	r2, [r7, #12]
 8004934:	429a      	cmp	r2, r3
 8004936:	d027      	beq.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004938:	4b2e      	ldr	r3, [pc, #184]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800493a:	6a1b      	ldr	r3, [r3, #32]
 800493c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004940:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004942:	4b2e      	ldr	r3, [pc, #184]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004944:	2201      	movs	r2, #1
 8004946:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004948:	4b2c      	ldr	r3, [pc, #176]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800494a:	2200      	movs	r2, #0
 800494c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800494e:	4a29      	ldr	r2, [pc, #164]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	f003 0301 	and.w	r3, r3, #1
 800495a:	2b00      	cmp	r3, #0
 800495c:	d014      	beq.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800495e:	f7fd fe53 	bl	8002608 <HAL_GetTick>
 8004962:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004964:	e00a      	b.n	800497c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004966:	f7fd fe4f 	bl	8002608 <HAL_GetTick>
 800496a:	4602      	mov	r2, r0
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	1ad3      	subs	r3, r2, r3
 8004970:	f241 3288 	movw	r2, #5000	; 0x1388
 8004974:	4293      	cmp	r3, r2
 8004976:	d901      	bls.n	800497c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004978:	2303      	movs	r3, #3
 800497a:	e036      	b.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800497c:	4b1d      	ldr	r3, [pc, #116]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800497e:	6a1b      	ldr	r3, [r3, #32]
 8004980:	f003 0302 	and.w	r3, r3, #2
 8004984:	2b00      	cmp	r3, #0
 8004986:	d0ee      	beq.n	8004966 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004988:	4b1a      	ldr	r3, [pc, #104]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800498a:	6a1b      	ldr	r3, [r3, #32]
 800498c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	4917      	ldr	r1, [pc, #92]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004996:	4313      	orrs	r3, r2
 8004998:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800499a:	7dfb      	ldrb	r3, [r7, #23]
 800499c:	2b01      	cmp	r3, #1
 800499e:	d105      	bne.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049a0:	4b14      	ldr	r3, [pc, #80]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049a2:	69db      	ldr	r3, [r3, #28]
 80049a4:	4a13      	ldr	r2, [pc, #76]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80049aa:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 0302 	and.w	r3, r3, #2
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d008      	beq.n	80049ca <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80049b8:	4b0e      	ldr	r3, [pc, #56]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	490b      	ldr	r1, [pc, #44]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049c6:	4313      	orrs	r3, r2
 80049c8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f003 0310 	and.w	r3, r3, #16
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d008      	beq.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80049d6:	4b07      	ldr	r3, [pc, #28]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	68db      	ldr	r3, [r3, #12]
 80049e2:	4904      	ldr	r1, [pc, #16]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049e4:	4313      	orrs	r3, r2
 80049e6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80049e8:	2300      	movs	r3, #0
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	3718      	adds	r7, #24
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}
 80049f2:	bf00      	nop
 80049f4:	40021000 	.word	0x40021000
 80049f8:	40007000 	.word	0x40007000
 80049fc:	42420440 	.word	0x42420440

08004a00 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b082      	sub	sp, #8
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d101      	bne.n	8004a12 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	e076      	b.n	8004b00 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d108      	bne.n	8004a2c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a22:	d009      	beq.n	8004a38 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2200      	movs	r2, #0
 8004a28:	61da      	str	r2, [r3, #28]
 8004a2a:	e005      	b.n	8004a38 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2200      	movs	r2, #0
 8004a36:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a44:	b2db      	uxtb	r3, r3
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d106      	bne.n	8004a58 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004a52:	6878      	ldr	r0, [r7, #4]
 8004a54:	f7fd fc40 	bl	80022d8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2202      	movs	r2, #2
 8004a5c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a6e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004a80:	431a      	orrs	r2, r3
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a8a:	431a      	orrs	r2, r3
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	691b      	ldr	r3, [r3, #16]
 8004a90:	f003 0302 	and.w	r3, r3, #2
 8004a94:	431a      	orrs	r2, r3
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	695b      	ldr	r3, [r3, #20]
 8004a9a:	f003 0301 	and.w	r3, r3, #1
 8004a9e:	431a      	orrs	r2, r3
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	699b      	ldr	r3, [r3, #24]
 8004aa4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004aa8:	431a      	orrs	r2, r3
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	69db      	ldr	r3, [r3, #28]
 8004aae:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004ab2:	431a      	orrs	r2, r3
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6a1b      	ldr	r3, [r3, #32]
 8004ab8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004abc:	ea42 0103 	orr.w	r1, r2, r3
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ac4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	430a      	orrs	r2, r1
 8004ace:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	699b      	ldr	r3, [r3, #24]
 8004ad4:	0c1a      	lsrs	r2, r3, #16
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f002 0204 	and.w	r2, r2, #4
 8004ade:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	69da      	ldr	r2, [r3, #28]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004aee:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2200      	movs	r2, #0
 8004af4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2201      	movs	r2, #1
 8004afa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004afe:	2300      	movs	r3, #0
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	3708      	adds	r7, #8
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bd80      	pop	{r7, pc}

08004b08 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b088      	sub	sp, #32
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	60f8      	str	r0, [r7, #12]
 8004b10:	60b9      	str	r1, [r7, #8]
 8004b12:	603b      	str	r3, [r7, #0]
 8004b14:	4613      	mov	r3, r2
 8004b16:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b18:	f7fd fd76 	bl	8002608 <HAL_GetTick>
 8004b1c:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004b1e:	88fb      	ldrh	r3, [r7, #6]
 8004b20:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004b28:	b2db      	uxtb	r3, r3
 8004b2a:	2b01      	cmp	r3, #1
 8004b2c:	d001      	beq.n	8004b32 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004b2e:	2302      	movs	r3, #2
 8004b30:	e12a      	b.n	8004d88 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d002      	beq.n	8004b3e <HAL_SPI_Transmit+0x36>
 8004b38:	88fb      	ldrh	r3, [r7, #6]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d101      	bne.n	8004b42 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e122      	b.n	8004d88 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004b48:	2b01      	cmp	r3, #1
 8004b4a:	d101      	bne.n	8004b50 <HAL_SPI_Transmit+0x48>
 8004b4c:	2302      	movs	r3, #2
 8004b4e:	e11b      	b.n	8004d88 <HAL_SPI_Transmit+0x280>
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2201      	movs	r2, #1
 8004b54:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2203      	movs	r2, #3
 8004b5c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	2200      	movs	r2, #0
 8004b64:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	68ba      	ldr	r2, [r7, #8]
 8004b6a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	88fa      	ldrh	r2, [r7, #6]
 8004b70:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	88fa      	ldrh	r2, [r7, #6]
 8004b76:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2200      	movs	r2, #0
 8004b82:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2200      	movs	r2, #0
 8004b88:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	2200      	movs	r2, #0
 8004b94:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b9e:	d10f      	bne.n	8004bc0 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004bae:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	681a      	ldr	r2, [r3, #0]
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004bbe:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bca:	2b40      	cmp	r3, #64	; 0x40
 8004bcc:	d007      	beq.n	8004bde <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004bdc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	68db      	ldr	r3, [r3, #12]
 8004be2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004be6:	d152      	bne.n	8004c8e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d002      	beq.n	8004bf6 <HAL_SPI_Transmit+0xee>
 8004bf0:	8b7b      	ldrh	r3, [r7, #26]
 8004bf2:	2b01      	cmp	r3, #1
 8004bf4:	d145      	bne.n	8004c82 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bfa:	881a      	ldrh	r2, [r3, #0]
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c06:	1c9a      	adds	r2, r3, #2
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c10:	b29b      	uxth	r3, r3
 8004c12:	3b01      	subs	r3, #1
 8004c14:	b29a      	uxth	r2, r3
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004c1a:	e032      	b.n	8004c82 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	689b      	ldr	r3, [r3, #8]
 8004c22:	f003 0302 	and.w	r3, r3, #2
 8004c26:	2b02      	cmp	r3, #2
 8004c28:	d112      	bne.n	8004c50 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c2e:	881a      	ldrh	r2, [r3, #0]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c3a:	1c9a      	adds	r2, r3, #2
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c44:	b29b      	uxth	r3, r3
 8004c46:	3b01      	subs	r3, #1
 8004c48:	b29a      	uxth	r2, r3
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	86da      	strh	r2, [r3, #54]	; 0x36
 8004c4e:	e018      	b.n	8004c82 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c50:	f7fd fcda 	bl	8002608 <HAL_GetTick>
 8004c54:	4602      	mov	r2, r0
 8004c56:	69fb      	ldr	r3, [r7, #28]
 8004c58:	1ad3      	subs	r3, r2, r3
 8004c5a:	683a      	ldr	r2, [r7, #0]
 8004c5c:	429a      	cmp	r2, r3
 8004c5e:	d803      	bhi.n	8004c68 <HAL_SPI_Transmit+0x160>
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c66:	d102      	bne.n	8004c6e <HAL_SPI_Transmit+0x166>
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d109      	bne.n	8004c82 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2201      	movs	r2, #1
 8004c72:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 8004c7e:	2303      	movs	r3, #3
 8004c80:	e082      	b.n	8004d88 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c86:	b29b      	uxth	r3, r3
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d1c7      	bne.n	8004c1c <HAL_SPI_Transmit+0x114>
 8004c8c:	e053      	b.n	8004d36 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d002      	beq.n	8004c9c <HAL_SPI_Transmit+0x194>
 8004c96:	8b7b      	ldrh	r3, [r7, #26]
 8004c98:	2b01      	cmp	r3, #1
 8004c9a:	d147      	bne.n	8004d2c <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	330c      	adds	r3, #12
 8004ca6:	7812      	ldrb	r2, [r2, #0]
 8004ca8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cae:	1c5a      	adds	r2, r3, #1
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004cb8:	b29b      	uxth	r3, r3
 8004cba:	3b01      	subs	r3, #1
 8004cbc:	b29a      	uxth	r2, r3
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004cc2:	e033      	b.n	8004d2c <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	f003 0302 	and.w	r3, r3, #2
 8004cce:	2b02      	cmp	r3, #2
 8004cd0:	d113      	bne.n	8004cfa <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	330c      	adds	r3, #12
 8004cdc:	7812      	ldrb	r2, [r2, #0]
 8004cde:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ce4:	1c5a      	adds	r2, r3, #1
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004cee:	b29b      	uxth	r3, r3
 8004cf0:	3b01      	subs	r3, #1
 8004cf2:	b29a      	uxth	r2, r3
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	86da      	strh	r2, [r3, #54]	; 0x36
 8004cf8:	e018      	b.n	8004d2c <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cfa:	f7fd fc85 	bl	8002608 <HAL_GetTick>
 8004cfe:	4602      	mov	r2, r0
 8004d00:	69fb      	ldr	r3, [r7, #28]
 8004d02:	1ad3      	subs	r3, r2, r3
 8004d04:	683a      	ldr	r2, [r7, #0]
 8004d06:	429a      	cmp	r2, r3
 8004d08:	d803      	bhi.n	8004d12 <HAL_SPI_Transmit+0x20a>
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d10:	d102      	bne.n	8004d18 <HAL_SPI_Transmit+0x210>
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d109      	bne.n	8004d2c <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	2200      	movs	r2, #0
 8004d24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 8004d28:	2303      	movs	r3, #3
 8004d2a:	e02d      	b.n	8004d88 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d30:	b29b      	uxth	r3, r3
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d1c6      	bne.n	8004cc4 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004d36:	69fa      	ldr	r2, [r7, #28]
 8004d38:	6839      	ldr	r1, [r7, #0]
 8004d3a:	68f8      	ldr	r0, [r7, #12]
 8004d3c:	f000 fa66 	bl	800520c <SPI_EndRxTxTransaction>
 8004d40:	4603      	mov	r3, r0
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d002      	beq.n	8004d4c <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	2220      	movs	r2, #32
 8004d4a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d10a      	bne.n	8004d6a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004d54:	2300      	movs	r3, #0
 8004d56:	617b      	str	r3, [r7, #20]
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	68db      	ldr	r3, [r3, #12]
 8004d5e:	617b      	str	r3, [r7, #20]
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	689b      	ldr	r3, [r3, #8]
 8004d66:	617b      	str	r3, [r7, #20]
 8004d68:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	2201      	movs	r2, #1
 8004d6e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	2200      	movs	r2, #0
 8004d76:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d001      	beq.n	8004d86 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	e000      	b.n	8004d88 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004d86:	2300      	movs	r3, #0
  }
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	3720      	adds	r7, #32
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	bd80      	pop	{r7, pc}

08004d90 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b08a      	sub	sp, #40	; 0x28
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	60f8      	str	r0, [r7, #12]
 8004d98:	60b9      	str	r1, [r7, #8]
 8004d9a:	607a      	str	r2, [r7, #4]
 8004d9c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004da2:	f7fd fc31 	bl	8002608 <HAL_GetTick>
 8004da6:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004dae:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004db6:	887b      	ldrh	r3, [r7, #2]
 8004db8:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004dba:	7ffb      	ldrb	r3, [r7, #31]
 8004dbc:	2b01      	cmp	r3, #1
 8004dbe:	d00c      	beq.n	8004dda <HAL_SPI_TransmitReceive+0x4a>
 8004dc0:	69bb      	ldr	r3, [r7, #24]
 8004dc2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004dc6:	d106      	bne.n	8004dd6 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d102      	bne.n	8004dd6 <HAL_SPI_TransmitReceive+0x46>
 8004dd0:	7ffb      	ldrb	r3, [r7, #31]
 8004dd2:	2b04      	cmp	r3, #4
 8004dd4:	d001      	beq.n	8004dda <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004dd6:	2302      	movs	r3, #2
 8004dd8:	e17f      	b.n	80050da <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d005      	beq.n	8004dec <HAL_SPI_TransmitReceive+0x5c>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d002      	beq.n	8004dec <HAL_SPI_TransmitReceive+0x5c>
 8004de6:	887b      	ldrh	r3, [r7, #2]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d101      	bne.n	8004df0 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004dec:	2301      	movs	r3, #1
 8004dee:	e174      	b.n	80050da <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004df6:	2b01      	cmp	r3, #1
 8004df8:	d101      	bne.n	8004dfe <HAL_SPI_TransmitReceive+0x6e>
 8004dfa:	2302      	movs	r3, #2
 8004dfc:	e16d      	b.n	80050da <HAL_SPI_TransmitReceive+0x34a>
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2201      	movs	r2, #1
 8004e02:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004e0c:	b2db      	uxtb	r3, r3
 8004e0e:	2b04      	cmp	r3, #4
 8004e10:	d003      	beq.n	8004e1a <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	2205      	movs	r2, #5
 8004e16:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	887a      	ldrh	r2, [r7, #2]
 8004e2a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	887a      	ldrh	r2, [r7, #2]
 8004e30:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	68ba      	ldr	r2, [r7, #8]
 8004e36:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	887a      	ldrh	r2, [r7, #2]
 8004e3c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	887a      	ldrh	r2, [r7, #2]
 8004e42:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2200      	movs	r2, #0
 8004e48:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e5a:	2b40      	cmp	r3, #64	; 0x40
 8004e5c:	d007      	beq.n	8004e6e <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	681a      	ldr	r2, [r3, #0]
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e6c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	68db      	ldr	r3, [r3, #12]
 8004e72:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e76:	d17e      	bne.n	8004f76 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d002      	beq.n	8004e86 <HAL_SPI_TransmitReceive+0xf6>
 8004e80:	8afb      	ldrh	r3, [r7, #22]
 8004e82:	2b01      	cmp	r3, #1
 8004e84:	d16c      	bne.n	8004f60 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e8a:	881a      	ldrh	r2, [r3, #0]
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e96:	1c9a      	adds	r2, r3, #2
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ea0:	b29b      	uxth	r3, r3
 8004ea2:	3b01      	subs	r3, #1
 8004ea4:	b29a      	uxth	r2, r3
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	86da      	strh	r2, [r3, #54]	; 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004eaa:	e059      	b.n	8004f60 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	689b      	ldr	r3, [r3, #8]
 8004eb2:	f003 0302 	and.w	r3, r3, #2
 8004eb6:	2b02      	cmp	r3, #2
 8004eb8:	d11b      	bne.n	8004ef2 <HAL_SPI_TransmitReceive+0x162>
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ebe:	b29b      	uxth	r3, r3
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d016      	beq.n	8004ef2 <HAL_SPI_TransmitReceive+0x162>
 8004ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec6:	2b01      	cmp	r3, #1
 8004ec8:	d113      	bne.n	8004ef2 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ece:	881a      	ldrh	r2, [r3, #0]
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eda:	1c9a      	adds	r2, r3, #2
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ee4:	b29b      	uxth	r3, r3
 8004ee6:	3b01      	subs	r3, #1
 8004ee8:	b29a      	uxth	r2, r3
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004eee:	2300      	movs	r3, #0
 8004ef0:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	689b      	ldr	r3, [r3, #8]
 8004ef8:	f003 0301 	and.w	r3, r3, #1
 8004efc:	2b01      	cmp	r3, #1
 8004efe:	d119      	bne.n	8004f34 <HAL_SPI_TransmitReceive+0x1a4>
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f04:	b29b      	uxth	r3, r3
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d014      	beq.n	8004f34 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	68da      	ldr	r2, [r3, #12]
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f14:	b292      	uxth	r2, r2
 8004f16:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f1c:	1c9a      	adds	r2, r3, #2
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f26:	b29b      	uxth	r3, r3
 8004f28:	3b01      	subs	r3, #1
 8004f2a:	b29a      	uxth	r2, r3
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004f30:	2301      	movs	r3, #1
 8004f32:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004f34:	f7fd fb68 	bl	8002608 <HAL_GetTick>
 8004f38:	4602      	mov	r2, r0
 8004f3a:	6a3b      	ldr	r3, [r7, #32]
 8004f3c:	1ad3      	subs	r3, r2, r3
 8004f3e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f40:	429a      	cmp	r2, r3
 8004f42:	d80d      	bhi.n	8004f60 <HAL_SPI_TransmitReceive+0x1d0>
 8004f44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f4a:	d009      	beq.n	8004f60 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	2201      	movs	r2, #1
 8004f50:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	2200      	movs	r2, #0
 8004f58:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_TIMEOUT;
 8004f5c:	2303      	movs	r3, #3
 8004f5e:	e0bc      	b.n	80050da <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f64:	b29b      	uxth	r3, r3
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d1a0      	bne.n	8004eac <HAL_SPI_TransmitReceive+0x11c>
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f6e:	b29b      	uxth	r3, r3
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d19b      	bne.n	8004eac <HAL_SPI_TransmitReceive+0x11c>
 8004f74:	e082      	b.n	800507c <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d002      	beq.n	8004f84 <HAL_SPI_TransmitReceive+0x1f4>
 8004f7e:	8afb      	ldrh	r3, [r7, #22]
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d171      	bne.n	8005068 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	330c      	adds	r3, #12
 8004f8e:	7812      	ldrb	r2, [r2, #0]
 8004f90:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f96:	1c5a      	adds	r2, r3, #1
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004fa0:	b29b      	uxth	r3, r3
 8004fa2:	3b01      	subs	r3, #1
 8004fa4:	b29a      	uxth	r2, r3
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004faa:	e05d      	b.n	8005068 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	689b      	ldr	r3, [r3, #8]
 8004fb2:	f003 0302 	and.w	r3, r3, #2
 8004fb6:	2b02      	cmp	r3, #2
 8004fb8:	d11c      	bne.n	8004ff4 <HAL_SPI_TransmitReceive+0x264>
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004fbe:	b29b      	uxth	r3, r3
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d017      	beq.n	8004ff4 <HAL_SPI_TransmitReceive+0x264>
 8004fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fc6:	2b01      	cmp	r3, #1
 8004fc8:	d114      	bne.n	8004ff4 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	330c      	adds	r3, #12
 8004fd4:	7812      	ldrb	r2, [r2, #0]
 8004fd6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fdc:	1c5a      	adds	r2, r3, #1
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004fe6:	b29b      	uxth	r3, r3
 8004fe8:	3b01      	subs	r3, #1
 8004fea:	b29a      	uxth	r2, r3
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	f003 0301 	and.w	r3, r3, #1
 8004ffe:	2b01      	cmp	r3, #1
 8005000:	d119      	bne.n	8005036 <HAL_SPI_TransmitReceive+0x2a6>
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005006:	b29b      	uxth	r3, r3
 8005008:	2b00      	cmp	r3, #0
 800500a:	d014      	beq.n	8005036 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	68da      	ldr	r2, [r3, #12]
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005016:	b2d2      	uxtb	r2, r2
 8005018:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800501e:	1c5a      	adds	r2, r3, #1
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005028:	b29b      	uxth	r3, r3
 800502a:	3b01      	subs	r3, #1
 800502c:	b29a      	uxth	r2, r3
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005032:	2301      	movs	r3, #1
 8005034:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005036:	f7fd fae7 	bl	8002608 <HAL_GetTick>
 800503a:	4602      	mov	r2, r0
 800503c:	6a3b      	ldr	r3, [r7, #32]
 800503e:	1ad3      	subs	r3, r2, r3
 8005040:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005042:	429a      	cmp	r2, r3
 8005044:	d803      	bhi.n	800504e <HAL_SPI_TransmitReceive+0x2be>
 8005046:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005048:	f1b3 3fff 	cmp.w	r3, #4294967295
 800504c:	d102      	bne.n	8005054 <HAL_SPI_TransmitReceive+0x2c4>
 800504e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005050:	2b00      	cmp	r3, #0
 8005052:	d109      	bne.n	8005068 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2201      	movs	r2, #1
 8005058:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2200      	movs	r2, #0
 8005060:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_TIMEOUT;
 8005064:	2303      	movs	r3, #3
 8005066:	e038      	b.n	80050da <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800506c:	b29b      	uxth	r3, r3
 800506e:	2b00      	cmp	r3, #0
 8005070:	d19c      	bne.n	8004fac <HAL_SPI_TransmitReceive+0x21c>
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005076:	b29b      	uxth	r3, r3
 8005078:	2b00      	cmp	r3, #0
 800507a:	d197      	bne.n	8004fac <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800507c:	6a3a      	ldr	r2, [r7, #32]
 800507e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005080:	68f8      	ldr	r0, [r7, #12]
 8005082:	f000 f8c3 	bl	800520c <SPI_EndRxTxTransaction>
 8005086:	4603      	mov	r3, r0
 8005088:	2b00      	cmp	r3, #0
 800508a:	d008      	beq.n	800509e <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	2220      	movs	r2, #32
 8005090:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hspi);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2200      	movs	r2, #0
 8005096:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 800509a:	2301      	movs	r3, #1
 800509c:	e01d      	b.n	80050da <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d10a      	bne.n	80050bc <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80050a6:	2300      	movs	r3, #0
 80050a8:	613b      	str	r3, [r7, #16]
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	68db      	ldr	r3, [r3, #12]
 80050b0:	613b      	str	r3, [r7, #16]
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	689b      	ldr	r3, [r3, #8]
 80050b8:	613b      	str	r3, [r7, #16]
 80050ba:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	2201      	movs	r2, #1
 80050c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	2200      	movs	r2, #0
 80050c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d001      	beq.n	80050d8 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80050d4:	2301      	movs	r3, #1
 80050d6:	e000      	b.n	80050da <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80050d8:	2300      	movs	r3, #0
  }
}
 80050da:	4618      	mov	r0, r3
 80050dc:	3728      	adds	r7, #40	; 0x28
 80050de:	46bd      	mov	sp, r7
 80050e0:	bd80      	pop	{r7, pc}

080050e2 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80050e2:	b480      	push	{r7}
 80050e4:	b083      	sub	sp, #12
 80050e6:	af00      	add	r7, sp, #0
 80050e8:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80050f0:	b2db      	uxtb	r3, r3
}
 80050f2:	4618      	mov	r0, r3
 80050f4:	370c      	adds	r7, #12
 80050f6:	46bd      	mov	sp, r7
 80050f8:	bc80      	pop	{r7}
 80050fa:	4770      	bx	lr

080050fc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b088      	sub	sp, #32
 8005100:	af00      	add	r7, sp, #0
 8005102:	60f8      	str	r0, [r7, #12]
 8005104:	60b9      	str	r1, [r7, #8]
 8005106:	603b      	str	r3, [r7, #0]
 8005108:	4613      	mov	r3, r2
 800510a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800510c:	f7fd fa7c 	bl	8002608 <HAL_GetTick>
 8005110:	4602      	mov	r2, r0
 8005112:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005114:	1a9b      	subs	r3, r3, r2
 8005116:	683a      	ldr	r2, [r7, #0]
 8005118:	4413      	add	r3, r2
 800511a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800511c:	f7fd fa74 	bl	8002608 <HAL_GetTick>
 8005120:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005122:	4b39      	ldr	r3, [pc, #228]	; (8005208 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	015b      	lsls	r3, r3, #5
 8005128:	0d1b      	lsrs	r3, r3, #20
 800512a:	69fa      	ldr	r2, [r7, #28]
 800512c:	fb02 f303 	mul.w	r3, r2, r3
 8005130:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005132:	e054      	b.n	80051de <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	f1b3 3fff 	cmp.w	r3, #4294967295
 800513a:	d050      	beq.n	80051de <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800513c:	f7fd fa64 	bl	8002608 <HAL_GetTick>
 8005140:	4602      	mov	r2, r0
 8005142:	69bb      	ldr	r3, [r7, #24]
 8005144:	1ad3      	subs	r3, r2, r3
 8005146:	69fa      	ldr	r2, [r7, #28]
 8005148:	429a      	cmp	r2, r3
 800514a:	d902      	bls.n	8005152 <SPI_WaitFlagStateUntilTimeout+0x56>
 800514c:	69fb      	ldr	r3, [r7, #28]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d13d      	bne.n	80051ce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	685a      	ldr	r2, [r3, #4]
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005160:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800516a:	d111      	bne.n	8005190 <SPI_WaitFlagStateUntilTimeout+0x94>
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	689b      	ldr	r3, [r3, #8]
 8005170:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005174:	d004      	beq.n	8005180 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	689b      	ldr	r3, [r3, #8]
 800517a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800517e:	d107      	bne.n	8005190 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	681a      	ldr	r2, [r3, #0]
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800518e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005194:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005198:	d10f      	bne.n	80051ba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	681a      	ldr	r2, [r3, #0]
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80051a8:	601a      	str	r2, [r3, #0]
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80051b8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2201      	movs	r2, #1
 80051be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	2200      	movs	r2, #0
 80051c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80051ca:	2303      	movs	r3, #3
 80051cc:	e017      	b.n	80051fe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80051ce:	697b      	ldr	r3, [r7, #20]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d101      	bne.n	80051d8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80051d4:	2300      	movs	r3, #0
 80051d6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	3b01      	subs	r3, #1
 80051dc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	689a      	ldr	r2, [r3, #8]
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	4013      	ands	r3, r2
 80051e8:	68ba      	ldr	r2, [r7, #8]
 80051ea:	429a      	cmp	r2, r3
 80051ec:	bf0c      	ite	eq
 80051ee:	2301      	moveq	r3, #1
 80051f0:	2300      	movne	r3, #0
 80051f2:	b2db      	uxtb	r3, r3
 80051f4:	461a      	mov	r2, r3
 80051f6:	79fb      	ldrb	r3, [r7, #7]
 80051f8:	429a      	cmp	r2, r3
 80051fa:	d19b      	bne.n	8005134 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80051fc:	2300      	movs	r3, #0
}
 80051fe:	4618      	mov	r0, r3
 8005200:	3720      	adds	r7, #32
 8005202:	46bd      	mov	sp, r7
 8005204:	bd80      	pop	{r7, pc}
 8005206:	bf00      	nop
 8005208:	20000004 	.word	0x20000004

0800520c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b086      	sub	sp, #24
 8005210:	af02      	add	r7, sp, #8
 8005212:	60f8      	str	r0, [r7, #12]
 8005214:	60b9      	str	r1, [r7, #8]
 8005216:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	9300      	str	r3, [sp, #0]
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	2201      	movs	r2, #1
 8005220:	2102      	movs	r1, #2
 8005222:	68f8      	ldr	r0, [r7, #12]
 8005224:	f7ff ff6a 	bl	80050fc <SPI_WaitFlagStateUntilTimeout>
 8005228:	4603      	mov	r3, r0
 800522a:	2b00      	cmp	r3, #0
 800522c:	d007      	beq.n	800523e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005232:	f043 0220 	orr.w	r2, r3, #32
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800523a:	2303      	movs	r3, #3
 800523c:	e013      	b.n	8005266 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	9300      	str	r3, [sp, #0]
 8005242:	68bb      	ldr	r3, [r7, #8]
 8005244:	2200      	movs	r2, #0
 8005246:	2180      	movs	r1, #128	; 0x80
 8005248:	68f8      	ldr	r0, [r7, #12]
 800524a:	f7ff ff57 	bl	80050fc <SPI_WaitFlagStateUntilTimeout>
 800524e:	4603      	mov	r3, r0
 8005250:	2b00      	cmp	r3, #0
 8005252:	d007      	beq.n	8005264 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005258:	f043 0220 	orr.w	r2, r3, #32
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8005260:	2303      	movs	r3, #3
 8005262:	e000      	b.n	8005266 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8005264:	2300      	movs	r3, #0
}
 8005266:	4618      	mov	r0, r3
 8005268:	3710      	adds	r7, #16
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}

0800526e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800526e:	b580      	push	{r7, lr}
 8005270:	b082      	sub	sp, #8
 8005272:	af00      	add	r7, sp, #0
 8005274:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d101      	bne.n	8005280 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800527c:	2301      	movs	r3, #1
 800527e:	e041      	b.n	8005304 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005286:	b2db      	uxtb	r3, r3
 8005288:	2b00      	cmp	r3, #0
 800528a:	d106      	bne.n	800529a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2200      	movs	r2, #0
 8005290:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005294:	6878      	ldr	r0, [r7, #4]
 8005296:	f000 f839 	bl	800530c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2202      	movs	r2, #2
 800529e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681a      	ldr	r2, [r3, #0]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	3304      	adds	r3, #4
 80052aa:	4619      	mov	r1, r3
 80052ac:	4610      	mov	r0, r2
 80052ae:	f000 f99d 	bl	80055ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2201      	movs	r2, #1
 80052b6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2201      	movs	r2, #1
 80052be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2201      	movs	r2, #1
 80052c6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2201      	movs	r2, #1
 80052ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2201      	movs	r2, #1
 80052d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2201      	movs	r2, #1
 80052de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2201      	movs	r2, #1
 80052e6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2201      	movs	r2, #1
 80052ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2201      	movs	r2, #1
 80052f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2201      	movs	r2, #1
 80052fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005302:	2300      	movs	r3, #0
}
 8005304:	4618      	mov	r0, r3
 8005306:	3708      	adds	r7, #8
 8005308:	46bd      	mov	sp, r7
 800530a:	bd80      	pop	{r7, pc}

0800530c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800530c:	b480      	push	{r7}
 800530e:	b083      	sub	sp, #12
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005314:	bf00      	nop
 8005316:	370c      	adds	r7, #12
 8005318:	46bd      	mov	sp, r7
 800531a:	bc80      	pop	{r7}
 800531c:	4770      	bx	lr
	...

08005320 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005320:	b480      	push	{r7}
 8005322:	b085      	sub	sp, #20
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800532e:	b2db      	uxtb	r3, r3
 8005330:	2b01      	cmp	r3, #1
 8005332:	d001      	beq.n	8005338 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005334:	2301      	movs	r3, #1
 8005336:	e03a      	b.n	80053ae <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2202      	movs	r2, #2
 800533c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	68da      	ldr	r2, [r3, #12]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f042 0201 	orr.w	r2, r2, #1
 800534e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4a18      	ldr	r2, [pc, #96]	; (80053b8 <HAL_TIM_Base_Start_IT+0x98>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d00e      	beq.n	8005378 <HAL_TIM_Base_Start_IT+0x58>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005362:	d009      	beq.n	8005378 <HAL_TIM_Base_Start_IT+0x58>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a14      	ldr	r2, [pc, #80]	; (80053bc <HAL_TIM_Base_Start_IT+0x9c>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d004      	beq.n	8005378 <HAL_TIM_Base_Start_IT+0x58>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a13      	ldr	r2, [pc, #76]	; (80053c0 <HAL_TIM_Base_Start_IT+0xa0>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d111      	bne.n	800539c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	689b      	ldr	r3, [r3, #8]
 800537e:	f003 0307 	and.w	r3, r3, #7
 8005382:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	2b06      	cmp	r3, #6
 8005388:	d010      	beq.n	80053ac <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	681a      	ldr	r2, [r3, #0]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f042 0201 	orr.w	r2, r2, #1
 8005398:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800539a:	e007      	b.n	80053ac <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	681a      	ldr	r2, [r3, #0]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f042 0201 	orr.w	r2, r2, #1
 80053aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80053ac:	2300      	movs	r3, #0
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	3714      	adds	r7, #20
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bc80      	pop	{r7}
 80053b6:	4770      	bx	lr
 80053b8:	40012c00 	.word	0x40012c00
 80053bc:	40000400 	.word	0x40000400
 80053c0:	40000800 	.word	0x40000800

080053c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b084      	sub	sp, #16
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	68db      	ldr	r3, [r3, #12]
 80053d2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	691b      	ldr	r3, [r3, #16]
 80053da:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	f003 0302 	and.w	r3, r3, #2
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d020      	beq.n	8005428 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	f003 0302 	and.w	r3, r3, #2
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d01b      	beq.n	8005428 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f06f 0202 	mvn.w	r2, #2
 80053f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2201      	movs	r2, #1
 80053fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	699b      	ldr	r3, [r3, #24]
 8005406:	f003 0303 	and.w	r3, r3, #3
 800540a:	2b00      	cmp	r3, #0
 800540c:	d003      	beq.n	8005416 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f000 f8d1 	bl	80055b6 <HAL_TIM_IC_CaptureCallback>
 8005414:	e005      	b.n	8005422 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005416:	6878      	ldr	r0, [r7, #4]
 8005418:	f000 f8c4 	bl	80055a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800541c:	6878      	ldr	r0, [r7, #4]
 800541e:	f000 f8d3 	bl	80055c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2200      	movs	r2, #0
 8005426:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	f003 0304 	and.w	r3, r3, #4
 800542e:	2b00      	cmp	r3, #0
 8005430:	d020      	beq.n	8005474 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	f003 0304 	and.w	r3, r3, #4
 8005438:	2b00      	cmp	r3, #0
 800543a:	d01b      	beq.n	8005474 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f06f 0204 	mvn.w	r2, #4
 8005444:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2202      	movs	r2, #2
 800544a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	699b      	ldr	r3, [r3, #24]
 8005452:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005456:	2b00      	cmp	r3, #0
 8005458:	d003      	beq.n	8005462 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800545a:	6878      	ldr	r0, [r7, #4]
 800545c:	f000 f8ab 	bl	80055b6 <HAL_TIM_IC_CaptureCallback>
 8005460:	e005      	b.n	800546e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f000 f89e 	bl	80055a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005468:	6878      	ldr	r0, [r7, #4]
 800546a:	f000 f8ad 	bl	80055c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2200      	movs	r2, #0
 8005472:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	f003 0308 	and.w	r3, r3, #8
 800547a:	2b00      	cmp	r3, #0
 800547c:	d020      	beq.n	80054c0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	f003 0308 	and.w	r3, r3, #8
 8005484:	2b00      	cmp	r3, #0
 8005486:	d01b      	beq.n	80054c0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f06f 0208 	mvn.w	r2, #8
 8005490:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2204      	movs	r2, #4
 8005496:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	69db      	ldr	r3, [r3, #28]
 800549e:	f003 0303 	and.w	r3, r3, #3
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d003      	beq.n	80054ae <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054a6:	6878      	ldr	r0, [r7, #4]
 80054a8:	f000 f885 	bl	80055b6 <HAL_TIM_IC_CaptureCallback>
 80054ac:	e005      	b.n	80054ba <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054ae:	6878      	ldr	r0, [r7, #4]
 80054b0:	f000 f878 	bl	80055a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054b4:	6878      	ldr	r0, [r7, #4]
 80054b6:	f000 f887 	bl	80055c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2200      	movs	r2, #0
 80054be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	f003 0310 	and.w	r3, r3, #16
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d020      	beq.n	800550c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	f003 0310 	and.w	r3, r3, #16
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d01b      	beq.n	800550c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f06f 0210 	mvn.w	r2, #16
 80054dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2208      	movs	r2, #8
 80054e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	69db      	ldr	r3, [r3, #28]
 80054ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d003      	beq.n	80054fa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054f2:	6878      	ldr	r0, [r7, #4]
 80054f4:	f000 f85f 	bl	80055b6 <HAL_TIM_IC_CaptureCallback>
 80054f8:	e005      	b.n	8005506 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054fa:	6878      	ldr	r0, [r7, #4]
 80054fc:	f000 f852 	bl	80055a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005500:	6878      	ldr	r0, [r7, #4]
 8005502:	f000 f861 	bl	80055c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2200      	movs	r2, #0
 800550a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	f003 0301 	and.w	r3, r3, #1
 8005512:	2b00      	cmp	r3, #0
 8005514:	d00c      	beq.n	8005530 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	f003 0301 	and.w	r3, r3, #1
 800551c:	2b00      	cmp	r3, #0
 800551e:	d007      	beq.n	8005530 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f06f 0201 	mvn.w	r2, #1
 8005528:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	f7fc fe0a 	bl	8002144 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005536:	2b00      	cmp	r3, #0
 8005538:	d00c      	beq.n	8005554 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005540:	2b00      	cmp	r3, #0
 8005542:	d007      	beq.n	8005554 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800554c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	f000 f8c3 	bl	80056da <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800555a:	2b00      	cmp	r3, #0
 800555c:	d00c      	beq.n	8005578 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005564:	2b00      	cmp	r3, #0
 8005566:	d007      	beq.n	8005578 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005570:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f000 f831 	bl	80055da <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	f003 0320 	and.w	r3, r3, #32
 800557e:	2b00      	cmp	r3, #0
 8005580:	d00c      	beq.n	800559c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	f003 0320 	and.w	r3, r3, #32
 8005588:	2b00      	cmp	r3, #0
 800558a:	d007      	beq.n	800559c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f06f 0220 	mvn.w	r2, #32
 8005594:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005596:	6878      	ldr	r0, [r7, #4]
 8005598:	f000 f896 	bl	80056c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800559c:	bf00      	nop
 800559e:	3710      	adds	r7, #16
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}

080055a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80055a4:	b480      	push	{r7}
 80055a6:	b083      	sub	sp, #12
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80055ac:	bf00      	nop
 80055ae:	370c      	adds	r7, #12
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bc80      	pop	{r7}
 80055b4:	4770      	bx	lr

080055b6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80055b6:	b480      	push	{r7}
 80055b8:	b083      	sub	sp, #12
 80055ba:	af00      	add	r7, sp, #0
 80055bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80055be:	bf00      	nop
 80055c0:	370c      	adds	r7, #12
 80055c2:	46bd      	mov	sp, r7
 80055c4:	bc80      	pop	{r7}
 80055c6:	4770      	bx	lr

080055c8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b083      	sub	sp, #12
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80055d0:	bf00      	nop
 80055d2:	370c      	adds	r7, #12
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bc80      	pop	{r7}
 80055d8:	4770      	bx	lr

080055da <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80055da:	b480      	push	{r7}
 80055dc:	b083      	sub	sp, #12
 80055de:	af00      	add	r7, sp, #0
 80055e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80055e2:	bf00      	nop
 80055e4:	370c      	adds	r7, #12
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bc80      	pop	{r7}
 80055ea:	4770      	bx	lr

080055ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b085      	sub	sp, #20
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
 80055f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	4a2f      	ldr	r2, [pc, #188]	; (80056bc <TIM_Base_SetConfig+0xd0>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d00b      	beq.n	800561c <TIM_Base_SetConfig+0x30>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800560a:	d007      	beq.n	800561c <TIM_Base_SetConfig+0x30>
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	4a2c      	ldr	r2, [pc, #176]	; (80056c0 <TIM_Base_SetConfig+0xd4>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d003      	beq.n	800561c <TIM_Base_SetConfig+0x30>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	4a2b      	ldr	r2, [pc, #172]	; (80056c4 <TIM_Base_SetConfig+0xd8>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d108      	bne.n	800562e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005622:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	68fa      	ldr	r2, [r7, #12]
 800562a:	4313      	orrs	r3, r2
 800562c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	4a22      	ldr	r2, [pc, #136]	; (80056bc <TIM_Base_SetConfig+0xd0>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d00b      	beq.n	800564e <TIM_Base_SetConfig+0x62>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800563c:	d007      	beq.n	800564e <TIM_Base_SetConfig+0x62>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	4a1f      	ldr	r2, [pc, #124]	; (80056c0 <TIM_Base_SetConfig+0xd4>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d003      	beq.n	800564e <TIM_Base_SetConfig+0x62>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	4a1e      	ldr	r2, [pc, #120]	; (80056c4 <TIM_Base_SetConfig+0xd8>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d108      	bne.n	8005660 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005654:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	68db      	ldr	r3, [r3, #12]
 800565a:	68fa      	ldr	r2, [r7, #12]
 800565c:	4313      	orrs	r3, r2
 800565e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	695b      	ldr	r3, [r3, #20]
 800566a:	4313      	orrs	r3, r2
 800566c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	68fa      	ldr	r2, [r7, #12]
 8005672:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	689a      	ldr	r2, [r3, #8]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	681a      	ldr	r2, [r3, #0]
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	4a0d      	ldr	r2, [pc, #52]	; (80056bc <TIM_Base_SetConfig+0xd0>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d103      	bne.n	8005694 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	691a      	ldr	r2, [r3, #16]
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2201      	movs	r2, #1
 8005698:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	691b      	ldr	r3, [r3, #16]
 800569e:	f003 0301 	and.w	r3, r3, #1
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d005      	beq.n	80056b2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	691b      	ldr	r3, [r3, #16]
 80056aa:	f023 0201 	bic.w	r2, r3, #1
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	611a      	str	r2, [r3, #16]
  }
}
 80056b2:	bf00      	nop
 80056b4:	3714      	adds	r7, #20
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bc80      	pop	{r7}
 80056ba:	4770      	bx	lr
 80056bc:	40012c00 	.word	0x40012c00
 80056c0:	40000400 	.word	0x40000400
 80056c4:	40000800 	.word	0x40000800

080056c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b083      	sub	sp, #12
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80056d0:	bf00      	nop
 80056d2:	370c      	adds	r7, #12
 80056d4:	46bd      	mov	sp, r7
 80056d6:	bc80      	pop	{r7}
 80056d8:	4770      	bx	lr

080056da <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80056da:	b480      	push	{r7}
 80056dc:	b083      	sub	sp, #12
 80056de:	af00      	add	r7, sp, #0
 80056e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80056e2:	bf00      	nop
 80056e4:	370c      	adds	r7, #12
 80056e6:	46bd      	mov	sp, r7
 80056e8:	bc80      	pop	{r7}
 80056ea:	4770      	bx	lr

080056ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b082      	sub	sp, #8
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d101      	bne.n	80056fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80056fa:	2301      	movs	r3, #1
 80056fc:	e042      	b.n	8005784 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005704:	b2db      	uxtb	r3, r3
 8005706:	2b00      	cmp	r3, #0
 8005708:	d106      	bne.n	8005718 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2200      	movs	r2, #0
 800570e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005712:	6878      	ldr	r0, [r7, #4]
 8005714:	f7fc fe2a 	bl	800236c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2224      	movs	r2, #36	; 0x24
 800571c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	68da      	ldr	r2, [r3, #12]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800572e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005730:	6878      	ldr	r0, [r7, #4]
 8005732:	f000 f971 	bl	8005a18 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	691a      	ldr	r2, [r3, #16]
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005744:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	695a      	ldr	r2, [r3, #20]
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005754:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	68da      	ldr	r2, [r3, #12]
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005764:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2200      	movs	r2, #0
 800576a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2220      	movs	r2, #32
 8005770:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2220      	movs	r2, #32
 8005778:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2200      	movs	r2, #0
 8005780:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005782:	2300      	movs	r3, #0
}
 8005784:	4618      	mov	r0, r3
 8005786:	3708      	adds	r7, #8
 8005788:	46bd      	mov	sp, r7
 800578a:	bd80      	pop	{r7, pc}

0800578c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b08a      	sub	sp, #40	; 0x28
 8005790:	af02      	add	r7, sp, #8
 8005792:	60f8      	str	r0, [r7, #12]
 8005794:	60b9      	str	r1, [r7, #8]
 8005796:	603b      	str	r3, [r7, #0]
 8005798:	4613      	mov	r3, r2
 800579a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800579c:	2300      	movs	r3, #0
 800579e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80057a6:	b2db      	uxtb	r3, r3
 80057a8:	2b20      	cmp	r3, #32
 80057aa:	d175      	bne.n	8005898 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d002      	beq.n	80057b8 <HAL_UART_Transmit+0x2c>
 80057b2:	88fb      	ldrh	r3, [r7, #6]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d101      	bne.n	80057bc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80057b8:	2301      	movs	r3, #1
 80057ba:	e06e      	b.n	800589a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	2200      	movs	r2, #0
 80057c0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	2221      	movs	r2, #33	; 0x21
 80057c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80057ca:	f7fc ff1d 	bl	8002608 <HAL_GetTick>
 80057ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	88fa      	ldrh	r2, [r7, #6]
 80057d4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	88fa      	ldrh	r2, [r7, #6]
 80057da:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	689b      	ldr	r3, [r3, #8]
 80057e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057e4:	d108      	bne.n	80057f8 <HAL_UART_Transmit+0x6c>
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	691b      	ldr	r3, [r3, #16]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d104      	bne.n	80057f8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80057ee:	2300      	movs	r3, #0
 80057f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80057f2:	68bb      	ldr	r3, [r7, #8]
 80057f4:	61bb      	str	r3, [r7, #24]
 80057f6:	e003      	b.n	8005800 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80057fc:	2300      	movs	r3, #0
 80057fe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005800:	e02e      	b.n	8005860 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	9300      	str	r3, [sp, #0]
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	2200      	movs	r2, #0
 800580a:	2180      	movs	r1, #128	; 0x80
 800580c:	68f8      	ldr	r0, [r7, #12]
 800580e:	f000 f848 	bl	80058a2 <UART_WaitOnFlagUntilTimeout>
 8005812:	4603      	mov	r3, r0
 8005814:	2b00      	cmp	r3, #0
 8005816:	d005      	beq.n	8005824 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	2220      	movs	r2, #32
 800581c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8005820:	2303      	movs	r3, #3
 8005822:	e03a      	b.n	800589a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005824:	69fb      	ldr	r3, [r7, #28]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d10b      	bne.n	8005842 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800582a:	69bb      	ldr	r3, [r7, #24]
 800582c:	881b      	ldrh	r3, [r3, #0]
 800582e:	461a      	mov	r2, r3
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005838:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800583a:	69bb      	ldr	r3, [r7, #24]
 800583c:	3302      	adds	r3, #2
 800583e:	61bb      	str	r3, [r7, #24]
 8005840:	e007      	b.n	8005852 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005842:	69fb      	ldr	r3, [r7, #28]
 8005844:	781a      	ldrb	r2, [r3, #0]
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800584c:	69fb      	ldr	r3, [r7, #28]
 800584e:	3301      	adds	r3, #1
 8005850:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005856:	b29b      	uxth	r3, r3
 8005858:	3b01      	subs	r3, #1
 800585a:	b29a      	uxth	r2, r3
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005864:	b29b      	uxth	r3, r3
 8005866:	2b00      	cmp	r3, #0
 8005868:	d1cb      	bne.n	8005802 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	9300      	str	r3, [sp, #0]
 800586e:	697b      	ldr	r3, [r7, #20]
 8005870:	2200      	movs	r2, #0
 8005872:	2140      	movs	r1, #64	; 0x40
 8005874:	68f8      	ldr	r0, [r7, #12]
 8005876:	f000 f814 	bl	80058a2 <UART_WaitOnFlagUntilTimeout>
 800587a:	4603      	mov	r3, r0
 800587c:	2b00      	cmp	r3, #0
 800587e:	d005      	beq.n	800588c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	2220      	movs	r2, #32
 8005884:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8005888:	2303      	movs	r3, #3
 800588a:	e006      	b.n	800589a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2220      	movs	r2, #32
 8005890:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8005894:	2300      	movs	r3, #0
 8005896:	e000      	b.n	800589a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005898:	2302      	movs	r3, #2
  }
}
 800589a:	4618      	mov	r0, r3
 800589c:	3720      	adds	r7, #32
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd80      	pop	{r7, pc}

080058a2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80058a2:	b580      	push	{r7, lr}
 80058a4:	b086      	sub	sp, #24
 80058a6:	af00      	add	r7, sp, #0
 80058a8:	60f8      	str	r0, [r7, #12]
 80058aa:	60b9      	str	r1, [r7, #8]
 80058ac:	603b      	str	r3, [r7, #0]
 80058ae:	4613      	mov	r3, r2
 80058b0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058b2:	e03b      	b.n	800592c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058b4:	6a3b      	ldr	r3, [r7, #32]
 80058b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058ba:	d037      	beq.n	800592c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058bc:	f7fc fea4 	bl	8002608 <HAL_GetTick>
 80058c0:	4602      	mov	r2, r0
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	1ad3      	subs	r3, r2, r3
 80058c6:	6a3a      	ldr	r2, [r7, #32]
 80058c8:	429a      	cmp	r2, r3
 80058ca:	d302      	bcc.n	80058d2 <UART_WaitOnFlagUntilTimeout+0x30>
 80058cc:	6a3b      	ldr	r3, [r7, #32]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d101      	bne.n	80058d6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80058d2:	2303      	movs	r3, #3
 80058d4:	e03a      	b.n	800594c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	68db      	ldr	r3, [r3, #12]
 80058dc:	f003 0304 	and.w	r3, r3, #4
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d023      	beq.n	800592c <UART_WaitOnFlagUntilTimeout+0x8a>
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	2b80      	cmp	r3, #128	; 0x80
 80058e8:	d020      	beq.n	800592c <UART_WaitOnFlagUntilTimeout+0x8a>
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	2b40      	cmp	r3, #64	; 0x40
 80058ee:	d01d      	beq.n	800592c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f003 0308 	and.w	r3, r3, #8
 80058fa:	2b08      	cmp	r3, #8
 80058fc:	d116      	bne.n	800592c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80058fe:	2300      	movs	r3, #0
 8005900:	617b      	str	r3, [r7, #20]
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	617b      	str	r3, [r7, #20]
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	617b      	str	r3, [r7, #20]
 8005912:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005914:	68f8      	ldr	r0, [r7, #12]
 8005916:	f000 f81d 	bl	8005954 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2208      	movs	r2, #8
 800591e:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2200      	movs	r2, #0
 8005924:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8005928:	2301      	movs	r3, #1
 800592a:	e00f      	b.n	800594c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	681a      	ldr	r2, [r3, #0]
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	4013      	ands	r3, r2
 8005936:	68ba      	ldr	r2, [r7, #8]
 8005938:	429a      	cmp	r2, r3
 800593a:	bf0c      	ite	eq
 800593c:	2301      	moveq	r3, #1
 800593e:	2300      	movne	r3, #0
 8005940:	b2db      	uxtb	r3, r3
 8005942:	461a      	mov	r2, r3
 8005944:	79fb      	ldrb	r3, [r7, #7]
 8005946:	429a      	cmp	r2, r3
 8005948:	d0b4      	beq.n	80058b4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800594a:	2300      	movs	r3, #0
}
 800594c:	4618      	mov	r0, r3
 800594e:	3718      	adds	r7, #24
 8005950:	46bd      	mov	sp, r7
 8005952:	bd80      	pop	{r7, pc}

08005954 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005954:	b480      	push	{r7}
 8005956:	b095      	sub	sp, #84	; 0x54
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	330c      	adds	r3, #12
 8005962:	637b      	str	r3, [r7, #52]	; 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005964:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005966:	e853 3f00 	ldrex	r3, [r3]
 800596a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800596c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800596e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005972:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	330c      	adds	r3, #12
 800597a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800597c:	643a      	str	r2, [r7, #64]	; 0x40
 800597e:	63fb      	str	r3, [r7, #60]	; 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005980:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005982:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005984:	e841 2300 	strex	r3, r2, [r1]
 8005988:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800598a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800598c:	2b00      	cmp	r3, #0
 800598e:	d1e5      	bne.n	800595c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	3314      	adds	r3, #20
 8005996:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005998:	6a3b      	ldr	r3, [r7, #32]
 800599a:	e853 3f00 	ldrex	r3, [r3]
 800599e:	61fb      	str	r3, [r7, #28]
   return(result);
 80059a0:	69fb      	ldr	r3, [r7, #28]
 80059a2:	f023 0301 	bic.w	r3, r3, #1
 80059a6:	64bb      	str	r3, [r7, #72]	; 0x48
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	3314      	adds	r3, #20
 80059ae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80059b0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80059b2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059b4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80059b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80059b8:	e841 2300 	strex	r3, r2, [r1]
 80059bc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80059be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d1e5      	bne.n	8005990 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d119      	bne.n	8005a00 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	330c      	adds	r3, #12
 80059d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	e853 3f00 	ldrex	r3, [r3]
 80059da:	60bb      	str	r3, [r7, #8]
   return(result);
 80059dc:	68bb      	ldr	r3, [r7, #8]
 80059de:	f023 0310 	bic.w	r3, r3, #16
 80059e2:	647b      	str	r3, [r7, #68]	; 0x44
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	330c      	adds	r3, #12
 80059ea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80059ec:	61ba      	str	r2, [r7, #24]
 80059ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059f0:	6979      	ldr	r1, [r7, #20]
 80059f2:	69ba      	ldr	r2, [r7, #24]
 80059f4:	e841 2300 	strex	r3, r2, [r1]
 80059f8:	613b      	str	r3, [r7, #16]
   return(result);
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d1e5      	bne.n	80059cc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2220      	movs	r2, #32
 8005a04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005a0e:	bf00      	nop
 8005a10:	3754      	adds	r7, #84	; 0x54
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bc80      	pop	{r7}
 8005a16:	4770      	bx	lr

08005a18 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b084      	sub	sp, #16
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	691b      	ldr	r3, [r3, #16]
 8005a26:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	68da      	ldr	r2, [r3, #12]
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	430a      	orrs	r2, r1
 8005a34:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	689a      	ldr	r2, [r3, #8]
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	691b      	ldr	r3, [r3, #16]
 8005a3e:	431a      	orrs	r2, r3
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	695b      	ldr	r3, [r3, #20]
 8005a44:	4313      	orrs	r3, r2
 8005a46:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	68db      	ldr	r3, [r3, #12]
 8005a4e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005a52:	f023 030c 	bic.w	r3, r3, #12
 8005a56:	687a      	ldr	r2, [r7, #4]
 8005a58:	6812      	ldr	r2, [r2, #0]
 8005a5a:	68b9      	ldr	r1, [r7, #8]
 8005a5c:	430b      	orrs	r3, r1
 8005a5e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	695b      	ldr	r3, [r3, #20]
 8005a66:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	699a      	ldr	r2, [r3, #24]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	430a      	orrs	r2, r1
 8005a74:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a2c      	ldr	r2, [pc, #176]	; (8005b2c <UART_SetConfig+0x114>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d103      	bne.n	8005a88 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005a80:	f7fe fea6 	bl	80047d0 <HAL_RCC_GetPCLK2Freq>
 8005a84:	60f8      	str	r0, [r7, #12]
 8005a86:	e002      	b.n	8005a8e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005a88:	f7fe fe8e 	bl	80047a8 <HAL_RCC_GetPCLK1Freq>
 8005a8c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005a8e:	68fa      	ldr	r2, [r7, #12]
 8005a90:	4613      	mov	r3, r2
 8005a92:	009b      	lsls	r3, r3, #2
 8005a94:	4413      	add	r3, r2
 8005a96:	009a      	lsls	r2, r3, #2
 8005a98:	441a      	add	r2, r3
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	685b      	ldr	r3, [r3, #4]
 8005a9e:	009b      	lsls	r3, r3, #2
 8005aa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005aa4:	4a22      	ldr	r2, [pc, #136]	; (8005b30 <UART_SetConfig+0x118>)
 8005aa6:	fba2 2303 	umull	r2, r3, r2, r3
 8005aaa:	095b      	lsrs	r3, r3, #5
 8005aac:	0119      	lsls	r1, r3, #4
 8005aae:	68fa      	ldr	r2, [r7, #12]
 8005ab0:	4613      	mov	r3, r2
 8005ab2:	009b      	lsls	r3, r3, #2
 8005ab4:	4413      	add	r3, r2
 8005ab6:	009a      	lsls	r2, r3, #2
 8005ab8:	441a      	add	r2, r3
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	009b      	lsls	r3, r3, #2
 8005ac0:	fbb2 f2f3 	udiv	r2, r2, r3
 8005ac4:	4b1a      	ldr	r3, [pc, #104]	; (8005b30 <UART_SetConfig+0x118>)
 8005ac6:	fba3 0302 	umull	r0, r3, r3, r2
 8005aca:	095b      	lsrs	r3, r3, #5
 8005acc:	2064      	movs	r0, #100	; 0x64
 8005ace:	fb00 f303 	mul.w	r3, r0, r3
 8005ad2:	1ad3      	subs	r3, r2, r3
 8005ad4:	011b      	lsls	r3, r3, #4
 8005ad6:	3332      	adds	r3, #50	; 0x32
 8005ad8:	4a15      	ldr	r2, [pc, #84]	; (8005b30 <UART_SetConfig+0x118>)
 8005ada:	fba2 2303 	umull	r2, r3, r2, r3
 8005ade:	095b      	lsrs	r3, r3, #5
 8005ae0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005ae4:	4419      	add	r1, r3
 8005ae6:	68fa      	ldr	r2, [r7, #12]
 8005ae8:	4613      	mov	r3, r2
 8005aea:	009b      	lsls	r3, r3, #2
 8005aec:	4413      	add	r3, r2
 8005aee:	009a      	lsls	r2, r3, #2
 8005af0:	441a      	add	r2, r3
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	009b      	lsls	r3, r3, #2
 8005af8:	fbb2 f2f3 	udiv	r2, r2, r3
 8005afc:	4b0c      	ldr	r3, [pc, #48]	; (8005b30 <UART_SetConfig+0x118>)
 8005afe:	fba3 0302 	umull	r0, r3, r3, r2
 8005b02:	095b      	lsrs	r3, r3, #5
 8005b04:	2064      	movs	r0, #100	; 0x64
 8005b06:	fb00 f303 	mul.w	r3, r0, r3
 8005b0a:	1ad3      	subs	r3, r2, r3
 8005b0c:	011b      	lsls	r3, r3, #4
 8005b0e:	3332      	adds	r3, #50	; 0x32
 8005b10:	4a07      	ldr	r2, [pc, #28]	; (8005b30 <UART_SetConfig+0x118>)
 8005b12:	fba2 2303 	umull	r2, r3, r2, r3
 8005b16:	095b      	lsrs	r3, r3, #5
 8005b18:	f003 020f 	and.w	r2, r3, #15
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	440a      	add	r2, r1
 8005b22:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005b24:	bf00      	nop
 8005b26:	3710      	adds	r7, #16
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	bd80      	pop	{r7, pc}
 8005b2c:	40013800 	.word	0x40013800
 8005b30:	51eb851f 	.word	0x51eb851f

08005b34 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005b34:	b480      	push	{r7}
 8005b36:	b085      	sub	sp, #20
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	4603      	mov	r3, r0
 8005b3c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005b3e:	2300      	movs	r3, #0
 8005b40:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005b42:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005b46:	2b84      	cmp	r3, #132	; 0x84
 8005b48:	d005      	beq.n	8005b56 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005b4a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	4413      	add	r3, r2
 8005b52:	3303      	adds	r3, #3
 8005b54:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005b56:	68fb      	ldr	r3, [r7, #12]
}
 8005b58:	4618      	mov	r0, r3
 8005b5a:	3714      	adds	r7, #20
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bc80      	pop	{r7}
 8005b60:	4770      	bx	lr

08005b62 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8005b62:	b480      	push	{r7}
 8005b64:	b083      	sub	sp, #12
 8005b66:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005b68:	f3ef 8305 	mrs	r3, IPSR
 8005b6c:	607b      	str	r3, [r7, #4]
  return(result);
 8005b6e:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	bf14      	ite	ne
 8005b74:	2301      	movne	r3, #1
 8005b76:	2300      	moveq	r3, #0
 8005b78:	b2db      	uxtb	r3, r3
}
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	370c      	adds	r7, #12
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	bc80      	pop	{r7}
 8005b82:	4770      	bx	lr

08005b84 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005b88:	f001 f922 	bl	8006dd0 <vTaskStartScheduler>
  
  return osOK;
 8005b8c:	2300      	movs	r3, #0
}
 8005b8e:	4618      	mov	r0, r3
 8005b90:	bd80      	pop	{r7, pc}

08005b92 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005b92:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b94:	b089      	sub	sp, #36	; 0x24
 8005b96:	af04      	add	r7, sp, #16
 8005b98:	6078      	str	r0, [r7, #4]
 8005b9a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	695b      	ldr	r3, [r3, #20]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d020      	beq.n	8005be6 <osThreadCreate+0x54>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	699b      	ldr	r3, [r3, #24]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d01c      	beq.n	8005be6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	685c      	ldr	r4, [r3, #4]
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681d      	ldr	r5, [r3, #0]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	691e      	ldr	r6, [r3, #16]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	f7ff ffb8 	bl	8005b34 <makeFreeRtosPriority>
 8005bc4:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	695b      	ldr	r3, [r3, #20]
 8005bca:	687a      	ldr	r2, [r7, #4]
 8005bcc:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005bce:	9202      	str	r2, [sp, #8]
 8005bd0:	9301      	str	r3, [sp, #4]
 8005bd2:	9100      	str	r1, [sp, #0]
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	4632      	mov	r2, r6
 8005bd8:	4629      	mov	r1, r5
 8005bda:	4620      	mov	r0, r4
 8005bdc:	f000 ff19 	bl	8006a12 <xTaskCreateStatic>
 8005be0:	4603      	mov	r3, r0
 8005be2:	60fb      	str	r3, [r7, #12]
 8005be4:	e01c      	b.n	8005c20 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	685c      	ldr	r4, [r3, #4]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005bf2:	b29e      	uxth	r6, r3
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	f7ff ff9a 	bl	8005b34 <makeFreeRtosPriority>
 8005c00:	4602      	mov	r2, r0
 8005c02:	f107 030c 	add.w	r3, r7, #12
 8005c06:	9301      	str	r3, [sp, #4]
 8005c08:	9200      	str	r2, [sp, #0]
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	4632      	mov	r2, r6
 8005c0e:	4629      	mov	r1, r5
 8005c10:	4620      	mov	r0, r4
 8005c12:	f000 ff5b 	bl	8006acc <xTaskCreate>
 8005c16:	4603      	mov	r3, r0
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	d001      	beq.n	8005c20 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005c1c:	2300      	movs	r3, #0
 8005c1e:	e000      	b.n	8005c22 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005c20:	68fb      	ldr	r3, [r7, #12]
}
 8005c22:	4618      	mov	r0, r3
 8005c24:	3714      	adds	r7, #20
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005c2a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005c2a:	b580      	push	{r7, lr}
 8005c2c:	b084      	sub	sp, #16
 8005c2e:	af00      	add	r7, sp, #0
 8005c30:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d001      	beq.n	8005c40 <osDelay+0x16>
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	e000      	b.n	8005c42 <osDelay+0x18>
 8005c40:	2301      	movs	r3, #1
 8005c42:	4618      	mov	r0, r3
 8005c44:	f001 f890 	bl	8006d68 <vTaskDelay>
  
  return osOK;
 8005c48:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	3710      	adds	r7, #16
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	bd80      	pop	{r7, pc}

08005c52 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8005c52:	b580      	push	{r7, lr}
 8005c54:	b086      	sub	sp, #24
 8005c56:	af02      	add	r7, sp, #8
 8005c58:	6078      	str	r0, [r7, #4]
 8005c5a:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d00f      	beq.n	8005c84 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	2b01      	cmp	r3, #1
 8005c68:	d10a      	bne.n	8005c80 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	2203      	movs	r2, #3
 8005c70:	9200      	str	r2, [sp, #0]
 8005c72:	2200      	movs	r2, #0
 8005c74:	2100      	movs	r1, #0
 8005c76:	2001      	movs	r0, #1
 8005c78:	f000 f9ba 	bl	8005ff0 <xQueueGenericCreateStatic>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	e016      	b.n	8005cae <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8005c80:	2300      	movs	r3, #0
 8005c82:	e014      	b.n	8005cae <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	2b01      	cmp	r3, #1
 8005c88:	d110      	bne.n	8005cac <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8005c8a:	2203      	movs	r2, #3
 8005c8c:	2100      	movs	r1, #0
 8005c8e:	2001      	movs	r0, #1
 8005c90:	f000 fa26 	bl	80060e0 <xQueueGenericCreate>
 8005c94:	60f8      	str	r0, [r7, #12]
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d005      	beq.n	8005ca8 <osSemaphoreCreate+0x56>
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	2100      	movs	r1, #0
 8005ca2:	68f8      	ldr	r0, [r7, #12]
 8005ca4:	f000 fa76 	bl	8006194 <xQueueGenericSend>
      return sema;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	e000      	b.n	8005cae <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8005cac:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8005cae:	4618      	mov	r0, r3
 8005cb0:	3710      	adds	r7, #16
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	bd80      	pop	{r7, pc}
	...

08005cb8 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b084      	sub	sp, #16
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
 8005cc0:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d101      	bne.n	8005cd0 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8005ccc:	2380      	movs	r3, #128	; 0x80
 8005cce:	e03a      	b.n	8005d46 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cda:	d103      	bne.n	8005ce4 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8005cdc:	f04f 33ff 	mov.w	r3, #4294967295
 8005ce0:	60fb      	str	r3, [r7, #12]
 8005ce2:	e009      	b.n	8005cf8 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d006      	beq.n	8005cf8 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d101      	bne.n	8005cf8 <osSemaphoreWait+0x40>
      ticks = 1;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8005cf8:	f7ff ff33 	bl	8005b62 <inHandlerMode>
 8005cfc:	4603      	mov	r3, r0
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d017      	beq.n	8005d32 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8005d02:	f107 0308 	add.w	r3, r7, #8
 8005d06:	461a      	mov	r2, r3
 8005d08:	2100      	movs	r1, #0
 8005d0a:	6878      	ldr	r0, [r7, #4]
 8005d0c:	f000 fcda 	bl	80066c4 <xQueueReceiveFromISR>
 8005d10:	4603      	mov	r3, r0
 8005d12:	2b01      	cmp	r3, #1
 8005d14:	d001      	beq.n	8005d1a <osSemaphoreWait+0x62>
      return osErrorOS;
 8005d16:	23ff      	movs	r3, #255	; 0xff
 8005d18:	e015      	b.n	8005d46 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d011      	beq.n	8005d44 <osSemaphoreWait+0x8c>
 8005d20:	4b0b      	ldr	r3, [pc, #44]	; (8005d50 <osSemaphoreWait+0x98>)
 8005d22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d26:	601a      	str	r2, [r3, #0]
 8005d28:	f3bf 8f4f 	dsb	sy
 8005d2c:	f3bf 8f6f 	isb	sy
 8005d30:	e008      	b.n	8005d44 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8005d32:	68f9      	ldr	r1, [r7, #12]
 8005d34:	6878      	ldr	r0, [r7, #4]
 8005d36:	f000 fbb9 	bl	80064ac <xQueueSemaphoreTake>
 8005d3a:	4603      	mov	r3, r0
 8005d3c:	2b01      	cmp	r3, #1
 8005d3e:	d001      	beq.n	8005d44 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8005d40:	23ff      	movs	r3, #255	; 0xff
 8005d42:	e000      	b.n	8005d46 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8005d44:	2300      	movs	r3, #0
}
 8005d46:	4618      	mov	r0, r3
 8005d48:	3710      	adds	r7, #16
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	bd80      	pop	{r7, pc}
 8005d4e:	bf00      	nop
 8005d50:	e000ed04 	.word	0xe000ed04

08005d54 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b084      	sub	sp, #16
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8005d60:	2300      	movs	r3, #0
 8005d62:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8005d64:	f7ff fefd 	bl	8005b62 <inHandlerMode>
 8005d68:	4603      	mov	r3, r0
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d016      	beq.n	8005d9c <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8005d6e:	f107 0308 	add.w	r3, r7, #8
 8005d72:	4619      	mov	r1, r3
 8005d74:	6878      	ldr	r0, [r7, #4]
 8005d76:	f000 fb0b 	bl	8006390 <xQueueGiveFromISR>
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	2b01      	cmp	r3, #1
 8005d7e:	d001      	beq.n	8005d84 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8005d80:	23ff      	movs	r3, #255	; 0xff
 8005d82:	e017      	b.n	8005db4 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8005d84:	68bb      	ldr	r3, [r7, #8]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d013      	beq.n	8005db2 <osSemaphoreRelease+0x5e>
 8005d8a:	4b0c      	ldr	r3, [pc, #48]	; (8005dbc <osSemaphoreRelease+0x68>)
 8005d8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d90:	601a      	str	r2, [r3, #0]
 8005d92:	f3bf 8f4f 	dsb	sy
 8005d96:	f3bf 8f6f 	isb	sy
 8005d9a:	e00a      	b.n	8005db2 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	2200      	movs	r2, #0
 8005da0:	2100      	movs	r1, #0
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	f000 f9f6 	bl	8006194 <xQueueGenericSend>
 8005da8:	4603      	mov	r3, r0
 8005daa:	2b01      	cmp	r3, #1
 8005dac:	d001      	beq.n	8005db2 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8005dae:	23ff      	movs	r3, #255	; 0xff
 8005db0:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8005db2:	68fb      	ldr	r3, [r7, #12]
}
 8005db4:	4618      	mov	r0, r3
 8005db6:	3710      	adds	r7, #16
 8005db8:	46bd      	mov	sp, r7
 8005dba:	bd80      	pop	{r7, pc}
 8005dbc:	e000ed04 	.word	0xe000ed04

08005dc0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	b083      	sub	sp, #12
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f103 0208 	add.w	r2, r3, #8
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	f04f 32ff 	mov.w	r2, #4294967295
 8005dd8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	f103 0208 	add.w	r2, r3, #8
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	f103 0208 	add.w	r2, r3, #8
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2200      	movs	r2, #0
 8005df2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005df4:	bf00      	nop
 8005df6:	370c      	adds	r7, #12
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bc80      	pop	{r7}
 8005dfc:	4770      	bx	lr

08005dfe <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005dfe:	b480      	push	{r7}
 8005e00:	b083      	sub	sp, #12
 8005e02:	af00      	add	r7, sp, #0
 8005e04:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005e0c:	bf00      	nop
 8005e0e:	370c      	adds	r7, #12
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bc80      	pop	{r7}
 8005e14:	4770      	bx	lr

08005e16 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005e16:	b480      	push	{r7}
 8005e18:	b085      	sub	sp, #20
 8005e1a:	af00      	add	r7, sp, #0
 8005e1c:	6078      	str	r0, [r7, #4]
 8005e1e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	68fa      	ldr	r2, [r7, #12]
 8005e2a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	689a      	ldr	r2, [r3, #8]
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	689b      	ldr	r3, [r3, #8]
 8005e38:	683a      	ldr	r2, [r7, #0]
 8005e3a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	683a      	ldr	r2, [r7, #0]
 8005e40:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	687a      	ldr	r2, [r7, #4]
 8005e46:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	1c5a      	adds	r2, r3, #1
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	601a      	str	r2, [r3, #0]
}
 8005e52:	bf00      	nop
 8005e54:	3714      	adds	r7, #20
 8005e56:	46bd      	mov	sp, r7
 8005e58:	bc80      	pop	{r7}
 8005e5a:	4770      	bx	lr

08005e5c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b085      	sub	sp, #20
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
 8005e64:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e72:	d103      	bne.n	8005e7c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	691b      	ldr	r3, [r3, #16]
 8005e78:	60fb      	str	r3, [r7, #12]
 8005e7a:	e00c      	b.n	8005e96 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	3308      	adds	r3, #8
 8005e80:	60fb      	str	r3, [r7, #12]
 8005e82:	e002      	b.n	8005e8a <vListInsert+0x2e>
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	685b      	ldr	r3, [r3, #4]
 8005e88:	60fb      	str	r3, [r7, #12]
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	68ba      	ldr	r2, [r7, #8]
 8005e92:	429a      	cmp	r2, r3
 8005e94:	d2f6      	bcs.n	8005e84 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	685a      	ldr	r2, [r3, #4]
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	683a      	ldr	r2, [r7, #0]
 8005ea4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	68fa      	ldr	r2, [r7, #12]
 8005eaa:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	683a      	ldr	r2, [r7, #0]
 8005eb0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	687a      	ldr	r2, [r7, #4]
 8005eb6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	1c5a      	adds	r2, r3, #1
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	601a      	str	r2, [r3, #0]
}
 8005ec2:	bf00      	nop
 8005ec4:	3714      	adds	r7, #20
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bc80      	pop	{r7}
 8005eca:	4770      	bx	lr

08005ecc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005ecc:	b480      	push	{r7}
 8005ece:	b085      	sub	sp, #20
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	691b      	ldr	r3, [r3, #16]
 8005ed8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	685b      	ldr	r3, [r3, #4]
 8005ede:	687a      	ldr	r2, [r7, #4]
 8005ee0:	6892      	ldr	r2, [r2, #8]
 8005ee2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	689b      	ldr	r3, [r3, #8]
 8005ee8:	687a      	ldr	r2, [r7, #4]
 8005eea:	6852      	ldr	r2, [r2, #4]
 8005eec:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	685b      	ldr	r3, [r3, #4]
 8005ef2:	687a      	ldr	r2, [r7, #4]
 8005ef4:	429a      	cmp	r2, r3
 8005ef6:	d103      	bne.n	8005f00 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	689a      	ldr	r2, [r3, #8]
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2200      	movs	r2, #0
 8005f04:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	1e5a      	subs	r2, r3, #1
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	3714      	adds	r7, #20
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bc80      	pop	{r7}
 8005f1c:	4770      	bx	lr
	...

08005f20 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b084      	sub	sp, #16
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
 8005f28:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d10a      	bne.n	8005f4a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005f34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f38:	f383 8811 	msr	BASEPRI, r3
 8005f3c:	f3bf 8f6f 	isb	sy
 8005f40:	f3bf 8f4f 	dsb	sy
 8005f44:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005f46:	bf00      	nop
 8005f48:	e7fe      	b.n	8005f48 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005f4a:	f001 fe67 	bl	8007c1c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681a      	ldr	r2, [r3, #0]
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f56:	68f9      	ldr	r1, [r7, #12]
 8005f58:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005f5a:	fb01 f303 	mul.w	r3, r1, r3
 8005f5e:	441a      	add	r2, r3
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	2200      	movs	r2, #0
 8005f68:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681a      	ldr	r2, [r3, #0]
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681a      	ldr	r2, [r3, #0]
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f7a:	3b01      	subs	r3, #1
 8005f7c:	68f9      	ldr	r1, [r7, #12]
 8005f7e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005f80:	fb01 f303 	mul.w	r3, r1, r3
 8005f84:	441a      	add	r2, r3
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	22ff      	movs	r2, #255	; 0xff
 8005f8e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	22ff      	movs	r2, #255	; 0xff
 8005f96:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d114      	bne.n	8005fca <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	691b      	ldr	r3, [r3, #16]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d01a      	beq.n	8005fde <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	3310      	adds	r3, #16
 8005fac:	4618      	mov	r0, r3
 8005fae:	f001 f961 	bl	8007274 <xTaskRemoveFromEventList>
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d012      	beq.n	8005fde <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005fb8:	4b0c      	ldr	r3, [pc, #48]	; (8005fec <xQueueGenericReset+0xcc>)
 8005fba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005fbe:	601a      	str	r2, [r3, #0]
 8005fc0:	f3bf 8f4f 	dsb	sy
 8005fc4:	f3bf 8f6f 	isb	sy
 8005fc8:	e009      	b.n	8005fde <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	3310      	adds	r3, #16
 8005fce:	4618      	mov	r0, r3
 8005fd0:	f7ff fef6 	bl	8005dc0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	3324      	adds	r3, #36	; 0x24
 8005fd8:	4618      	mov	r0, r3
 8005fda:	f7ff fef1 	bl	8005dc0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005fde:	f001 fe4d 	bl	8007c7c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005fe2:	2301      	movs	r3, #1
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	3710      	adds	r7, #16
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bd80      	pop	{r7, pc}
 8005fec:	e000ed04 	.word	0xe000ed04

08005ff0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b08e      	sub	sp, #56	; 0x38
 8005ff4:	af02      	add	r7, sp, #8
 8005ff6:	60f8      	str	r0, [r7, #12]
 8005ff8:	60b9      	str	r1, [r7, #8]
 8005ffa:	607a      	str	r2, [r7, #4]
 8005ffc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d10a      	bne.n	800601a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8006004:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006008:	f383 8811 	msr	BASEPRI, r3
 800600c:	f3bf 8f6f 	isb	sy
 8006010:	f3bf 8f4f 	dsb	sy
 8006014:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006016:	bf00      	nop
 8006018:	e7fe      	b.n	8006018 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d10a      	bne.n	8006036 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006020:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006024:	f383 8811 	msr	BASEPRI, r3
 8006028:	f3bf 8f6f 	isb	sy
 800602c:	f3bf 8f4f 	dsb	sy
 8006030:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006032:	bf00      	nop
 8006034:	e7fe      	b.n	8006034 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d002      	beq.n	8006042 <xQueueGenericCreateStatic+0x52>
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d001      	beq.n	8006046 <xQueueGenericCreateStatic+0x56>
 8006042:	2301      	movs	r3, #1
 8006044:	e000      	b.n	8006048 <xQueueGenericCreateStatic+0x58>
 8006046:	2300      	movs	r3, #0
 8006048:	2b00      	cmp	r3, #0
 800604a:	d10a      	bne.n	8006062 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800604c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006050:	f383 8811 	msr	BASEPRI, r3
 8006054:	f3bf 8f6f 	isb	sy
 8006058:	f3bf 8f4f 	dsb	sy
 800605c:	623b      	str	r3, [r7, #32]
}
 800605e:	bf00      	nop
 8006060:	e7fe      	b.n	8006060 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d102      	bne.n	800606e <xQueueGenericCreateStatic+0x7e>
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d101      	bne.n	8006072 <xQueueGenericCreateStatic+0x82>
 800606e:	2301      	movs	r3, #1
 8006070:	e000      	b.n	8006074 <xQueueGenericCreateStatic+0x84>
 8006072:	2300      	movs	r3, #0
 8006074:	2b00      	cmp	r3, #0
 8006076:	d10a      	bne.n	800608e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006078:	f04f 0350 	mov.w	r3, #80	; 0x50
 800607c:	f383 8811 	msr	BASEPRI, r3
 8006080:	f3bf 8f6f 	isb	sy
 8006084:	f3bf 8f4f 	dsb	sy
 8006088:	61fb      	str	r3, [r7, #28]
}
 800608a:	bf00      	nop
 800608c:	e7fe      	b.n	800608c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800608e:	2348      	movs	r3, #72	; 0x48
 8006090:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	2b48      	cmp	r3, #72	; 0x48
 8006096:	d00a      	beq.n	80060ae <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006098:	f04f 0350 	mov.w	r3, #80	; 0x50
 800609c:	f383 8811 	msr	BASEPRI, r3
 80060a0:	f3bf 8f6f 	isb	sy
 80060a4:	f3bf 8f4f 	dsb	sy
 80060a8:	61bb      	str	r3, [r7, #24]
}
 80060aa:	bf00      	nop
 80060ac:	e7fe      	b.n	80060ac <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80060ae:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80060b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d00d      	beq.n	80060d6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80060ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060bc:	2201      	movs	r2, #1
 80060be:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80060c2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80060c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060c8:	9300      	str	r3, [sp, #0]
 80060ca:	4613      	mov	r3, r2
 80060cc:	687a      	ldr	r2, [r7, #4]
 80060ce:	68b9      	ldr	r1, [r7, #8]
 80060d0:	68f8      	ldr	r0, [r7, #12]
 80060d2:	f000 f83f 	bl	8006154 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80060d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80060d8:	4618      	mov	r0, r3
 80060da:	3730      	adds	r7, #48	; 0x30
 80060dc:	46bd      	mov	sp, r7
 80060de:	bd80      	pop	{r7, pc}

080060e0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b08a      	sub	sp, #40	; 0x28
 80060e4:	af02      	add	r7, sp, #8
 80060e6:	60f8      	str	r0, [r7, #12]
 80060e8:	60b9      	str	r1, [r7, #8]
 80060ea:	4613      	mov	r3, r2
 80060ec:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d10a      	bne.n	800610a <xQueueGenericCreate+0x2a>
	__asm volatile
 80060f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060f8:	f383 8811 	msr	BASEPRI, r3
 80060fc:	f3bf 8f6f 	isb	sy
 8006100:	f3bf 8f4f 	dsb	sy
 8006104:	613b      	str	r3, [r7, #16]
}
 8006106:	bf00      	nop
 8006108:	e7fe      	b.n	8006108 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	68ba      	ldr	r2, [r7, #8]
 800610e:	fb02 f303 	mul.w	r3, r2, r3
 8006112:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006114:	69fb      	ldr	r3, [r7, #28]
 8006116:	3348      	adds	r3, #72	; 0x48
 8006118:	4618      	mov	r0, r3
 800611a:	f001 fe7f 	bl	8007e1c <pvPortMalloc>
 800611e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006120:	69bb      	ldr	r3, [r7, #24]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d011      	beq.n	800614a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006126:	69bb      	ldr	r3, [r7, #24]
 8006128:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800612a:	697b      	ldr	r3, [r7, #20]
 800612c:	3348      	adds	r3, #72	; 0x48
 800612e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006130:	69bb      	ldr	r3, [r7, #24]
 8006132:	2200      	movs	r2, #0
 8006134:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006138:	79fa      	ldrb	r2, [r7, #7]
 800613a:	69bb      	ldr	r3, [r7, #24]
 800613c:	9300      	str	r3, [sp, #0]
 800613e:	4613      	mov	r3, r2
 8006140:	697a      	ldr	r2, [r7, #20]
 8006142:	68b9      	ldr	r1, [r7, #8]
 8006144:	68f8      	ldr	r0, [r7, #12]
 8006146:	f000 f805 	bl	8006154 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800614a:	69bb      	ldr	r3, [r7, #24]
	}
 800614c:	4618      	mov	r0, r3
 800614e:	3720      	adds	r7, #32
 8006150:	46bd      	mov	sp, r7
 8006152:	bd80      	pop	{r7, pc}

08006154 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b084      	sub	sp, #16
 8006158:	af00      	add	r7, sp, #0
 800615a:	60f8      	str	r0, [r7, #12]
 800615c:	60b9      	str	r1, [r7, #8]
 800615e:	607a      	str	r2, [r7, #4]
 8006160:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	2b00      	cmp	r3, #0
 8006166:	d103      	bne.n	8006170 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006168:	69bb      	ldr	r3, [r7, #24]
 800616a:	69ba      	ldr	r2, [r7, #24]
 800616c:	601a      	str	r2, [r3, #0]
 800616e:	e002      	b.n	8006176 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006170:	69bb      	ldr	r3, [r7, #24]
 8006172:	687a      	ldr	r2, [r7, #4]
 8006174:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006176:	69bb      	ldr	r3, [r7, #24]
 8006178:	68fa      	ldr	r2, [r7, #12]
 800617a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800617c:	69bb      	ldr	r3, [r7, #24]
 800617e:	68ba      	ldr	r2, [r7, #8]
 8006180:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006182:	2101      	movs	r1, #1
 8006184:	69b8      	ldr	r0, [r7, #24]
 8006186:	f7ff fecb 	bl	8005f20 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800618a:	bf00      	nop
 800618c:	3710      	adds	r7, #16
 800618e:	46bd      	mov	sp, r7
 8006190:	bd80      	pop	{r7, pc}
	...

08006194 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b08e      	sub	sp, #56	; 0x38
 8006198:	af00      	add	r7, sp, #0
 800619a:	60f8      	str	r0, [r7, #12]
 800619c:	60b9      	str	r1, [r7, #8]
 800619e:	607a      	str	r2, [r7, #4]
 80061a0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80061a2:	2300      	movs	r3, #0
 80061a4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80061aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d10a      	bne.n	80061c6 <xQueueGenericSend+0x32>
	__asm volatile
 80061b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061b4:	f383 8811 	msr	BASEPRI, r3
 80061b8:	f3bf 8f6f 	isb	sy
 80061bc:	f3bf 8f4f 	dsb	sy
 80061c0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80061c2:	bf00      	nop
 80061c4:	e7fe      	b.n	80061c4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d103      	bne.n	80061d4 <xQueueGenericSend+0x40>
 80061cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d101      	bne.n	80061d8 <xQueueGenericSend+0x44>
 80061d4:	2301      	movs	r3, #1
 80061d6:	e000      	b.n	80061da <xQueueGenericSend+0x46>
 80061d8:	2300      	movs	r3, #0
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d10a      	bne.n	80061f4 <xQueueGenericSend+0x60>
	__asm volatile
 80061de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061e2:	f383 8811 	msr	BASEPRI, r3
 80061e6:	f3bf 8f6f 	isb	sy
 80061ea:	f3bf 8f4f 	dsb	sy
 80061ee:	627b      	str	r3, [r7, #36]	; 0x24
}
 80061f0:	bf00      	nop
 80061f2:	e7fe      	b.n	80061f2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	2b02      	cmp	r3, #2
 80061f8:	d103      	bne.n	8006202 <xQueueGenericSend+0x6e>
 80061fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061fe:	2b01      	cmp	r3, #1
 8006200:	d101      	bne.n	8006206 <xQueueGenericSend+0x72>
 8006202:	2301      	movs	r3, #1
 8006204:	e000      	b.n	8006208 <xQueueGenericSend+0x74>
 8006206:	2300      	movs	r3, #0
 8006208:	2b00      	cmp	r3, #0
 800620a:	d10a      	bne.n	8006222 <xQueueGenericSend+0x8e>
	__asm volatile
 800620c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006210:	f383 8811 	msr	BASEPRI, r3
 8006214:	f3bf 8f6f 	isb	sy
 8006218:	f3bf 8f4f 	dsb	sy
 800621c:	623b      	str	r3, [r7, #32]
}
 800621e:	bf00      	nop
 8006220:	e7fe      	b.n	8006220 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006222:	f001 f9e7 	bl	80075f4 <xTaskGetSchedulerState>
 8006226:	4603      	mov	r3, r0
 8006228:	2b00      	cmp	r3, #0
 800622a:	d102      	bne.n	8006232 <xQueueGenericSend+0x9e>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d101      	bne.n	8006236 <xQueueGenericSend+0xa2>
 8006232:	2301      	movs	r3, #1
 8006234:	e000      	b.n	8006238 <xQueueGenericSend+0xa4>
 8006236:	2300      	movs	r3, #0
 8006238:	2b00      	cmp	r3, #0
 800623a:	d10a      	bne.n	8006252 <xQueueGenericSend+0xbe>
	__asm volatile
 800623c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006240:	f383 8811 	msr	BASEPRI, r3
 8006244:	f3bf 8f6f 	isb	sy
 8006248:	f3bf 8f4f 	dsb	sy
 800624c:	61fb      	str	r3, [r7, #28]
}
 800624e:	bf00      	nop
 8006250:	e7fe      	b.n	8006250 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006252:	f001 fce3 	bl	8007c1c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006256:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006258:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800625a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800625c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800625e:	429a      	cmp	r2, r3
 8006260:	d302      	bcc.n	8006268 <xQueueGenericSend+0xd4>
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	2b02      	cmp	r3, #2
 8006266:	d129      	bne.n	80062bc <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006268:	683a      	ldr	r2, [r7, #0]
 800626a:	68b9      	ldr	r1, [r7, #8]
 800626c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800626e:	f000 fac0 	bl	80067f2 <prvCopyDataToQueue>
 8006272:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006274:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006278:	2b00      	cmp	r3, #0
 800627a:	d010      	beq.n	800629e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800627c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800627e:	3324      	adds	r3, #36	; 0x24
 8006280:	4618      	mov	r0, r3
 8006282:	f000 fff7 	bl	8007274 <xTaskRemoveFromEventList>
 8006286:	4603      	mov	r3, r0
 8006288:	2b00      	cmp	r3, #0
 800628a:	d013      	beq.n	80062b4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800628c:	4b3f      	ldr	r3, [pc, #252]	; (800638c <xQueueGenericSend+0x1f8>)
 800628e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006292:	601a      	str	r2, [r3, #0]
 8006294:	f3bf 8f4f 	dsb	sy
 8006298:	f3bf 8f6f 	isb	sy
 800629c:	e00a      	b.n	80062b4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800629e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d007      	beq.n	80062b4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80062a4:	4b39      	ldr	r3, [pc, #228]	; (800638c <xQueueGenericSend+0x1f8>)
 80062a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062aa:	601a      	str	r2, [r3, #0]
 80062ac:	f3bf 8f4f 	dsb	sy
 80062b0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80062b4:	f001 fce2 	bl	8007c7c <vPortExitCritical>
				return pdPASS;
 80062b8:	2301      	movs	r3, #1
 80062ba:	e063      	b.n	8006384 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d103      	bne.n	80062ca <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80062c2:	f001 fcdb 	bl	8007c7c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80062c6:	2300      	movs	r3, #0
 80062c8:	e05c      	b.n	8006384 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80062ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d106      	bne.n	80062de <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80062d0:	f107 0314 	add.w	r3, r7, #20
 80062d4:	4618      	mov	r0, r3
 80062d6:	f001 f82f 	bl	8007338 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80062da:	2301      	movs	r3, #1
 80062dc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80062de:	f001 fccd 	bl	8007c7c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80062e2:	f000 fddf 	bl	8006ea4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80062e6:	f001 fc99 	bl	8007c1c <vPortEnterCritical>
 80062ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062ec:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80062f0:	b25b      	sxtb	r3, r3
 80062f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062f6:	d103      	bne.n	8006300 <xQueueGenericSend+0x16c>
 80062f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062fa:	2200      	movs	r2, #0
 80062fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006302:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006306:	b25b      	sxtb	r3, r3
 8006308:	f1b3 3fff 	cmp.w	r3, #4294967295
 800630c:	d103      	bne.n	8006316 <xQueueGenericSend+0x182>
 800630e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006310:	2200      	movs	r2, #0
 8006312:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006316:	f001 fcb1 	bl	8007c7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800631a:	1d3a      	adds	r2, r7, #4
 800631c:	f107 0314 	add.w	r3, r7, #20
 8006320:	4611      	mov	r1, r2
 8006322:	4618      	mov	r0, r3
 8006324:	f001 f81e 	bl	8007364 <xTaskCheckForTimeOut>
 8006328:	4603      	mov	r3, r0
 800632a:	2b00      	cmp	r3, #0
 800632c:	d124      	bne.n	8006378 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800632e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006330:	f000 fb57 	bl	80069e2 <prvIsQueueFull>
 8006334:	4603      	mov	r3, r0
 8006336:	2b00      	cmp	r3, #0
 8006338:	d018      	beq.n	800636c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800633a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800633c:	3310      	adds	r3, #16
 800633e:	687a      	ldr	r2, [r7, #4]
 8006340:	4611      	mov	r1, r2
 8006342:	4618      	mov	r0, r3
 8006344:	f000 ff72 	bl	800722c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006348:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800634a:	f000 fae2 	bl	8006912 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800634e:	f000 fdb7 	bl	8006ec0 <xTaskResumeAll>
 8006352:	4603      	mov	r3, r0
 8006354:	2b00      	cmp	r3, #0
 8006356:	f47f af7c 	bne.w	8006252 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800635a:	4b0c      	ldr	r3, [pc, #48]	; (800638c <xQueueGenericSend+0x1f8>)
 800635c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006360:	601a      	str	r2, [r3, #0]
 8006362:	f3bf 8f4f 	dsb	sy
 8006366:	f3bf 8f6f 	isb	sy
 800636a:	e772      	b.n	8006252 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800636c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800636e:	f000 fad0 	bl	8006912 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006372:	f000 fda5 	bl	8006ec0 <xTaskResumeAll>
 8006376:	e76c      	b.n	8006252 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006378:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800637a:	f000 faca 	bl	8006912 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800637e:	f000 fd9f 	bl	8006ec0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006382:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006384:	4618      	mov	r0, r3
 8006386:	3738      	adds	r7, #56	; 0x38
 8006388:	46bd      	mov	sp, r7
 800638a:	bd80      	pop	{r7, pc}
 800638c:	e000ed04 	.word	0xe000ed04

08006390 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b08e      	sub	sp, #56	; 0x38
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
 8006398:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800639e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d10a      	bne.n	80063ba <xQueueGiveFromISR+0x2a>
	__asm volatile
 80063a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063a8:	f383 8811 	msr	BASEPRI, r3
 80063ac:	f3bf 8f6f 	isb	sy
 80063b0:	f3bf 8f4f 	dsb	sy
 80063b4:	623b      	str	r3, [r7, #32]
}
 80063b6:	bf00      	nop
 80063b8:	e7fe      	b.n	80063b8 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80063ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d00a      	beq.n	80063d8 <xQueueGiveFromISR+0x48>
	__asm volatile
 80063c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063c6:	f383 8811 	msr	BASEPRI, r3
 80063ca:	f3bf 8f6f 	isb	sy
 80063ce:	f3bf 8f4f 	dsb	sy
 80063d2:	61fb      	str	r3, [r7, #28]
}
 80063d4:	bf00      	nop
 80063d6:	e7fe      	b.n	80063d6 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80063d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d103      	bne.n	80063e8 <xQueueGiveFromISR+0x58>
 80063e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063e2:	689b      	ldr	r3, [r3, #8]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d101      	bne.n	80063ec <xQueueGiveFromISR+0x5c>
 80063e8:	2301      	movs	r3, #1
 80063ea:	e000      	b.n	80063ee <xQueueGiveFromISR+0x5e>
 80063ec:	2300      	movs	r3, #0
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d10a      	bne.n	8006408 <xQueueGiveFromISR+0x78>
	__asm volatile
 80063f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063f6:	f383 8811 	msr	BASEPRI, r3
 80063fa:	f3bf 8f6f 	isb	sy
 80063fe:	f3bf 8f4f 	dsb	sy
 8006402:	61bb      	str	r3, [r7, #24]
}
 8006404:	bf00      	nop
 8006406:	e7fe      	b.n	8006406 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006408:	f001 fcca 	bl	8007da0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800640c:	f3ef 8211 	mrs	r2, BASEPRI
 8006410:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006414:	f383 8811 	msr	BASEPRI, r3
 8006418:	f3bf 8f6f 	isb	sy
 800641c:	f3bf 8f4f 	dsb	sy
 8006420:	617a      	str	r2, [r7, #20]
 8006422:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006424:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006426:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006428:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800642a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800642c:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800642e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006430:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006432:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006434:	429a      	cmp	r2, r3
 8006436:	d22b      	bcs.n	8006490 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006438:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800643a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800643e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006444:	1c5a      	adds	r2, r3, #1
 8006446:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006448:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800644a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800644e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006452:	d112      	bne.n	800647a <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006458:	2b00      	cmp	r3, #0
 800645a:	d016      	beq.n	800648a <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800645c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800645e:	3324      	adds	r3, #36	; 0x24
 8006460:	4618      	mov	r0, r3
 8006462:	f000 ff07 	bl	8007274 <xTaskRemoveFromEventList>
 8006466:	4603      	mov	r3, r0
 8006468:	2b00      	cmp	r3, #0
 800646a:	d00e      	beq.n	800648a <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d00b      	beq.n	800648a <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	2201      	movs	r2, #1
 8006476:	601a      	str	r2, [r3, #0]
 8006478:	e007      	b.n	800648a <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800647a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800647e:	3301      	adds	r3, #1
 8006480:	b2db      	uxtb	r3, r3
 8006482:	b25a      	sxtb	r2, r3
 8006484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006486:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800648a:	2301      	movs	r3, #1
 800648c:	637b      	str	r3, [r7, #52]	; 0x34
 800648e:	e001      	b.n	8006494 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006490:	2300      	movs	r3, #0
 8006492:	637b      	str	r3, [r7, #52]	; 0x34
 8006494:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006496:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800649e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80064a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80064a2:	4618      	mov	r0, r3
 80064a4:	3738      	adds	r7, #56	; 0x38
 80064a6:	46bd      	mov	sp, r7
 80064a8:	bd80      	pop	{r7, pc}
	...

080064ac <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b08e      	sub	sp, #56	; 0x38
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
 80064b4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80064b6:	2300      	movs	r3, #0
 80064b8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80064be:	2300      	movs	r3, #0
 80064c0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80064c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d10a      	bne.n	80064de <xQueueSemaphoreTake+0x32>
	__asm volatile
 80064c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064cc:	f383 8811 	msr	BASEPRI, r3
 80064d0:	f3bf 8f6f 	isb	sy
 80064d4:	f3bf 8f4f 	dsb	sy
 80064d8:	623b      	str	r3, [r7, #32]
}
 80064da:	bf00      	nop
 80064dc:	e7fe      	b.n	80064dc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80064de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d00a      	beq.n	80064fc <xQueueSemaphoreTake+0x50>
	__asm volatile
 80064e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064ea:	f383 8811 	msr	BASEPRI, r3
 80064ee:	f3bf 8f6f 	isb	sy
 80064f2:	f3bf 8f4f 	dsb	sy
 80064f6:	61fb      	str	r3, [r7, #28]
}
 80064f8:	bf00      	nop
 80064fa:	e7fe      	b.n	80064fa <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80064fc:	f001 f87a 	bl	80075f4 <xTaskGetSchedulerState>
 8006500:	4603      	mov	r3, r0
 8006502:	2b00      	cmp	r3, #0
 8006504:	d102      	bne.n	800650c <xQueueSemaphoreTake+0x60>
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d101      	bne.n	8006510 <xQueueSemaphoreTake+0x64>
 800650c:	2301      	movs	r3, #1
 800650e:	e000      	b.n	8006512 <xQueueSemaphoreTake+0x66>
 8006510:	2300      	movs	r3, #0
 8006512:	2b00      	cmp	r3, #0
 8006514:	d10a      	bne.n	800652c <xQueueSemaphoreTake+0x80>
	__asm volatile
 8006516:	f04f 0350 	mov.w	r3, #80	; 0x50
 800651a:	f383 8811 	msr	BASEPRI, r3
 800651e:	f3bf 8f6f 	isb	sy
 8006522:	f3bf 8f4f 	dsb	sy
 8006526:	61bb      	str	r3, [r7, #24]
}
 8006528:	bf00      	nop
 800652a:	e7fe      	b.n	800652a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800652c:	f001 fb76 	bl	8007c1c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006530:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006532:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006534:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006536:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006538:	2b00      	cmp	r3, #0
 800653a:	d024      	beq.n	8006586 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800653c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800653e:	1e5a      	subs	r2, r3, #1
 8006540:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006542:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006544:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d104      	bne.n	8006556 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800654c:	f001 f9fa 	bl	8007944 <pvTaskIncrementMutexHeldCount>
 8006550:	4602      	mov	r2, r0
 8006552:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006554:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006558:	691b      	ldr	r3, [r3, #16]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d00f      	beq.n	800657e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800655e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006560:	3310      	adds	r3, #16
 8006562:	4618      	mov	r0, r3
 8006564:	f000 fe86 	bl	8007274 <xTaskRemoveFromEventList>
 8006568:	4603      	mov	r3, r0
 800656a:	2b00      	cmp	r3, #0
 800656c:	d007      	beq.n	800657e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800656e:	4b54      	ldr	r3, [pc, #336]	; (80066c0 <xQueueSemaphoreTake+0x214>)
 8006570:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006574:	601a      	str	r2, [r3, #0]
 8006576:	f3bf 8f4f 	dsb	sy
 800657a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800657e:	f001 fb7d 	bl	8007c7c <vPortExitCritical>
				return pdPASS;
 8006582:	2301      	movs	r3, #1
 8006584:	e097      	b.n	80066b6 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d111      	bne.n	80065b0 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800658c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800658e:	2b00      	cmp	r3, #0
 8006590:	d00a      	beq.n	80065a8 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8006592:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006596:	f383 8811 	msr	BASEPRI, r3
 800659a:	f3bf 8f6f 	isb	sy
 800659e:	f3bf 8f4f 	dsb	sy
 80065a2:	617b      	str	r3, [r7, #20]
}
 80065a4:	bf00      	nop
 80065a6:	e7fe      	b.n	80065a6 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80065a8:	f001 fb68 	bl	8007c7c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80065ac:	2300      	movs	r3, #0
 80065ae:	e082      	b.n	80066b6 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80065b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d106      	bne.n	80065c4 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80065b6:	f107 030c 	add.w	r3, r7, #12
 80065ba:	4618      	mov	r0, r3
 80065bc:	f000 febc 	bl	8007338 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80065c0:	2301      	movs	r3, #1
 80065c2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80065c4:	f001 fb5a 	bl	8007c7c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80065c8:	f000 fc6c 	bl	8006ea4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80065cc:	f001 fb26 	bl	8007c1c <vPortEnterCritical>
 80065d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065d2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80065d6:	b25b      	sxtb	r3, r3
 80065d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065dc:	d103      	bne.n	80065e6 <xQueueSemaphoreTake+0x13a>
 80065de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065e0:	2200      	movs	r2, #0
 80065e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80065e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065e8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80065ec:	b25b      	sxtb	r3, r3
 80065ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065f2:	d103      	bne.n	80065fc <xQueueSemaphoreTake+0x150>
 80065f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065f6:	2200      	movs	r2, #0
 80065f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80065fc:	f001 fb3e 	bl	8007c7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006600:	463a      	mov	r2, r7
 8006602:	f107 030c 	add.w	r3, r7, #12
 8006606:	4611      	mov	r1, r2
 8006608:	4618      	mov	r0, r3
 800660a:	f000 feab 	bl	8007364 <xTaskCheckForTimeOut>
 800660e:	4603      	mov	r3, r0
 8006610:	2b00      	cmp	r3, #0
 8006612:	d132      	bne.n	800667a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006614:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006616:	f000 f9ce 	bl	80069b6 <prvIsQueueEmpty>
 800661a:	4603      	mov	r3, r0
 800661c:	2b00      	cmp	r3, #0
 800661e:	d026      	beq.n	800666e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006620:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d109      	bne.n	800663c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8006628:	f001 faf8 	bl	8007c1c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800662c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800662e:	689b      	ldr	r3, [r3, #8]
 8006630:	4618      	mov	r0, r3
 8006632:	f000 fffd 	bl	8007630 <xTaskPriorityInherit>
 8006636:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8006638:	f001 fb20 	bl	8007c7c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800663c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800663e:	3324      	adds	r3, #36	; 0x24
 8006640:	683a      	ldr	r2, [r7, #0]
 8006642:	4611      	mov	r1, r2
 8006644:	4618      	mov	r0, r3
 8006646:	f000 fdf1 	bl	800722c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800664a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800664c:	f000 f961 	bl	8006912 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006650:	f000 fc36 	bl	8006ec0 <xTaskResumeAll>
 8006654:	4603      	mov	r3, r0
 8006656:	2b00      	cmp	r3, #0
 8006658:	f47f af68 	bne.w	800652c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800665c:	4b18      	ldr	r3, [pc, #96]	; (80066c0 <xQueueSemaphoreTake+0x214>)
 800665e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006662:	601a      	str	r2, [r3, #0]
 8006664:	f3bf 8f4f 	dsb	sy
 8006668:	f3bf 8f6f 	isb	sy
 800666c:	e75e      	b.n	800652c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800666e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006670:	f000 f94f 	bl	8006912 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006674:	f000 fc24 	bl	8006ec0 <xTaskResumeAll>
 8006678:	e758      	b.n	800652c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800667a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800667c:	f000 f949 	bl	8006912 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006680:	f000 fc1e 	bl	8006ec0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006684:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006686:	f000 f996 	bl	80069b6 <prvIsQueueEmpty>
 800668a:	4603      	mov	r3, r0
 800668c:	2b00      	cmp	r3, #0
 800668e:	f43f af4d 	beq.w	800652c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006694:	2b00      	cmp	r3, #0
 8006696:	d00d      	beq.n	80066b4 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8006698:	f001 fac0 	bl	8007c1c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800669c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800669e:	f000 f891 	bl	80067c4 <prvGetDisinheritPriorityAfterTimeout>
 80066a2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80066a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066a6:	689b      	ldr	r3, [r3, #8]
 80066a8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80066aa:	4618      	mov	r0, r3
 80066ac:	f001 f8bc 	bl	8007828 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80066b0:	f001 fae4 	bl	8007c7c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80066b4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80066b6:	4618      	mov	r0, r3
 80066b8:	3738      	adds	r7, #56	; 0x38
 80066ba:	46bd      	mov	sp, r7
 80066bc:	bd80      	pop	{r7, pc}
 80066be:	bf00      	nop
 80066c0:	e000ed04 	.word	0xe000ed04

080066c4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b08e      	sub	sp, #56	; 0x38
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	60f8      	str	r0, [r7, #12]
 80066cc:	60b9      	str	r1, [r7, #8]
 80066ce:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80066d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d10a      	bne.n	80066f0 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 80066da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066de:	f383 8811 	msr	BASEPRI, r3
 80066e2:	f3bf 8f6f 	isb	sy
 80066e6:	f3bf 8f4f 	dsb	sy
 80066ea:	623b      	str	r3, [r7, #32]
}
 80066ec:	bf00      	nop
 80066ee:	e7fe      	b.n	80066ee <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80066f0:	68bb      	ldr	r3, [r7, #8]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d103      	bne.n	80066fe <xQueueReceiveFromISR+0x3a>
 80066f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d101      	bne.n	8006702 <xQueueReceiveFromISR+0x3e>
 80066fe:	2301      	movs	r3, #1
 8006700:	e000      	b.n	8006704 <xQueueReceiveFromISR+0x40>
 8006702:	2300      	movs	r3, #0
 8006704:	2b00      	cmp	r3, #0
 8006706:	d10a      	bne.n	800671e <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8006708:	f04f 0350 	mov.w	r3, #80	; 0x50
 800670c:	f383 8811 	msr	BASEPRI, r3
 8006710:	f3bf 8f6f 	isb	sy
 8006714:	f3bf 8f4f 	dsb	sy
 8006718:	61fb      	str	r3, [r7, #28]
}
 800671a:	bf00      	nop
 800671c:	e7fe      	b.n	800671c <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800671e:	f001 fb3f 	bl	8007da0 <vPortValidateInterruptPriority>
	__asm volatile
 8006722:	f3ef 8211 	mrs	r2, BASEPRI
 8006726:	f04f 0350 	mov.w	r3, #80	; 0x50
 800672a:	f383 8811 	msr	BASEPRI, r3
 800672e:	f3bf 8f6f 	isb	sy
 8006732:	f3bf 8f4f 	dsb	sy
 8006736:	61ba      	str	r2, [r7, #24]
 8006738:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800673a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800673c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800673e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006740:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006742:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006744:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006746:	2b00      	cmp	r3, #0
 8006748:	d02f      	beq.n	80067aa <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800674a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800674c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006750:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006754:	68b9      	ldr	r1, [r7, #8]
 8006756:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006758:	f000 f8b5 	bl	80068c6 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800675c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800675e:	1e5a      	subs	r2, r3, #1
 8006760:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006762:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006764:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006768:	f1b3 3fff 	cmp.w	r3, #4294967295
 800676c:	d112      	bne.n	8006794 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800676e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006770:	691b      	ldr	r3, [r3, #16]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d016      	beq.n	80067a4 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006776:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006778:	3310      	adds	r3, #16
 800677a:	4618      	mov	r0, r3
 800677c:	f000 fd7a 	bl	8007274 <xTaskRemoveFromEventList>
 8006780:	4603      	mov	r3, r0
 8006782:	2b00      	cmp	r3, #0
 8006784:	d00e      	beq.n	80067a4 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d00b      	beq.n	80067a4 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2201      	movs	r2, #1
 8006790:	601a      	str	r2, [r3, #0]
 8006792:	e007      	b.n	80067a4 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006794:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006798:	3301      	adds	r3, #1
 800679a:	b2db      	uxtb	r3, r3
 800679c:	b25a      	sxtb	r2, r3
 800679e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80067a4:	2301      	movs	r3, #1
 80067a6:	637b      	str	r3, [r7, #52]	; 0x34
 80067a8:	e001      	b.n	80067ae <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 80067aa:	2300      	movs	r3, #0
 80067ac:	637b      	str	r3, [r7, #52]	; 0x34
 80067ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067b0:	613b      	str	r3, [r7, #16]
	__asm volatile
 80067b2:	693b      	ldr	r3, [r7, #16]
 80067b4:	f383 8811 	msr	BASEPRI, r3
}
 80067b8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80067ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80067bc:	4618      	mov	r0, r3
 80067be:	3738      	adds	r7, #56	; 0x38
 80067c0:	46bd      	mov	sp, r7
 80067c2:	bd80      	pop	{r7, pc}

080067c4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80067c4:	b480      	push	{r7}
 80067c6:	b085      	sub	sp, #20
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d006      	beq.n	80067e2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f1c3 0307 	rsb	r3, r3, #7
 80067de:	60fb      	str	r3, [r7, #12]
 80067e0:	e001      	b.n	80067e6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80067e2:	2300      	movs	r3, #0
 80067e4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80067e6:	68fb      	ldr	r3, [r7, #12]
	}
 80067e8:	4618      	mov	r0, r3
 80067ea:	3714      	adds	r7, #20
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bc80      	pop	{r7}
 80067f0:	4770      	bx	lr

080067f2 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80067f2:	b580      	push	{r7, lr}
 80067f4:	b086      	sub	sp, #24
 80067f6:	af00      	add	r7, sp, #0
 80067f8:	60f8      	str	r0, [r7, #12]
 80067fa:	60b9      	str	r1, [r7, #8]
 80067fc:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80067fe:	2300      	movs	r3, #0
 8006800:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006806:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800680c:	2b00      	cmp	r3, #0
 800680e:	d10d      	bne.n	800682c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d14d      	bne.n	80068b4 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	689b      	ldr	r3, [r3, #8]
 800681c:	4618      	mov	r0, r3
 800681e:	f000 ff7d 	bl	800771c <xTaskPriorityDisinherit>
 8006822:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	2200      	movs	r2, #0
 8006828:	609a      	str	r2, [r3, #8]
 800682a:	e043      	b.n	80068b4 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d119      	bne.n	8006866 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	6858      	ldr	r0, [r3, #4]
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800683a:	461a      	mov	r2, r3
 800683c:	68b9      	ldr	r1, [r7, #8]
 800683e:	f001 fd01 	bl	8008244 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	685a      	ldr	r2, [r3, #4]
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800684a:	441a      	add	r2, r3
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	685a      	ldr	r2, [r3, #4]
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	689b      	ldr	r3, [r3, #8]
 8006858:	429a      	cmp	r2, r3
 800685a:	d32b      	bcc.n	80068b4 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681a      	ldr	r2, [r3, #0]
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	605a      	str	r2, [r3, #4]
 8006864:	e026      	b.n	80068b4 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	68d8      	ldr	r0, [r3, #12]
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800686e:	461a      	mov	r2, r3
 8006870:	68b9      	ldr	r1, [r7, #8]
 8006872:	f001 fce7 	bl	8008244 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	68da      	ldr	r2, [r3, #12]
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800687e:	425b      	negs	r3, r3
 8006880:	441a      	add	r2, r3
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	68da      	ldr	r2, [r3, #12]
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	429a      	cmp	r2, r3
 8006890:	d207      	bcs.n	80068a2 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	689a      	ldr	r2, [r3, #8]
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800689a:	425b      	negs	r3, r3
 800689c:	441a      	add	r2, r3
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2b02      	cmp	r3, #2
 80068a6:	d105      	bne.n	80068b4 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80068a8:	693b      	ldr	r3, [r7, #16]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d002      	beq.n	80068b4 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80068ae:	693b      	ldr	r3, [r7, #16]
 80068b0:	3b01      	subs	r3, #1
 80068b2:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80068b4:	693b      	ldr	r3, [r7, #16]
 80068b6:	1c5a      	adds	r2, r3, #1
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80068bc:	697b      	ldr	r3, [r7, #20]
}
 80068be:	4618      	mov	r0, r3
 80068c0:	3718      	adds	r7, #24
 80068c2:	46bd      	mov	sp, r7
 80068c4:	bd80      	pop	{r7, pc}

080068c6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80068c6:	b580      	push	{r7, lr}
 80068c8:	b082      	sub	sp, #8
 80068ca:	af00      	add	r7, sp, #0
 80068cc:	6078      	str	r0, [r7, #4]
 80068ce:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d018      	beq.n	800690a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	68da      	ldr	r2, [r3, #12]
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068e0:	441a      	add	r2, r3
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	68da      	ldr	r2, [r3, #12]
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	689b      	ldr	r3, [r3, #8]
 80068ee:	429a      	cmp	r2, r3
 80068f0:	d303      	bcc.n	80068fa <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681a      	ldr	r2, [r3, #0]
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	68d9      	ldr	r1, [r3, #12]
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006902:	461a      	mov	r2, r3
 8006904:	6838      	ldr	r0, [r7, #0]
 8006906:	f001 fc9d 	bl	8008244 <memcpy>
	}
}
 800690a:	bf00      	nop
 800690c:	3708      	adds	r7, #8
 800690e:	46bd      	mov	sp, r7
 8006910:	bd80      	pop	{r7, pc}

08006912 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006912:	b580      	push	{r7, lr}
 8006914:	b084      	sub	sp, #16
 8006916:	af00      	add	r7, sp, #0
 8006918:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800691a:	f001 f97f 	bl	8007c1c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006924:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006926:	e011      	b.n	800694c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800692c:	2b00      	cmp	r3, #0
 800692e:	d012      	beq.n	8006956 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	3324      	adds	r3, #36	; 0x24
 8006934:	4618      	mov	r0, r3
 8006936:	f000 fc9d 	bl	8007274 <xTaskRemoveFromEventList>
 800693a:	4603      	mov	r3, r0
 800693c:	2b00      	cmp	r3, #0
 800693e:	d001      	beq.n	8006944 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006940:	f000 fd72 	bl	8007428 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006944:	7bfb      	ldrb	r3, [r7, #15]
 8006946:	3b01      	subs	r3, #1
 8006948:	b2db      	uxtb	r3, r3
 800694a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800694c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006950:	2b00      	cmp	r3, #0
 8006952:	dce9      	bgt.n	8006928 <prvUnlockQueue+0x16>
 8006954:	e000      	b.n	8006958 <prvUnlockQueue+0x46>
					break;
 8006956:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	22ff      	movs	r2, #255	; 0xff
 800695c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006960:	f001 f98c 	bl	8007c7c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006964:	f001 f95a 	bl	8007c1c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800696e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006970:	e011      	b.n	8006996 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	691b      	ldr	r3, [r3, #16]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d012      	beq.n	80069a0 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	3310      	adds	r3, #16
 800697e:	4618      	mov	r0, r3
 8006980:	f000 fc78 	bl	8007274 <xTaskRemoveFromEventList>
 8006984:	4603      	mov	r3, r0
 8006986:	2b00      	cmp	r3, #0
 8006988:	d001      	beq.n	800698e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800698a:	f000 fd4d 	bl	8007428 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800698e:	7bbb      	ldrb	r3, [r7, #14]
 8006990:	3b01      	subs	r3, #1
 8006992:	b2db      	uxtb	r3, r3
 8006994:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006996:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800699a:	2b00      	cmp	r3, #0
 800699c:	dce9      	bgt.n	8006972 <prvUnlockQueue+0x60>
 800699e:	e000      	b.n	80069a2 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80069a0:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	22ff      	movs	r2, #255	; 0xff
 80069a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80069aa:	f001 f967 	bl	8007c7c <vPortExitCritical>
}
 80069ae:	bf00      	nop
 80069b0:	3710      	adds	r7, #16
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}

080069b6 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80069b6:	b580      	push	{r7, lr}
 80069b8:	b084      	sub	sp, #16
 80069ba:	af00      	add	r7, sp, #0
 80069bc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80069be:	f001 f92d 	bl	8007c1c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d102      	bne.n	80069d0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80069ca:	2301      	movs	r3, #1
 80069cc:	60fb      	str	r3, [r7, #12]
 80069ce:	e001      	b.n	80069d4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80069d0:	2300      	movs	r3, #0
 80069d2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80069d4:	f001 f952 	bl	8007c7c <vPortExitCritical>

	return xReturn;
 80069d8:	68fb      	ldr	r3, [r7, #12]
}
 80069da:	4618      	mov	r0, r3
 80069dc:	3710      	adds	r7, #16
 80069de:	46bd      	mov	sp, r7
 80069e0:	bd80      	pop	{r7, pc}

080069e2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80069e2:	b580      	push	{r7, lr}
 80069e4:	b084      	sub	sp, #16
 80069e6:	af00      	add	r7, sp, #0
 80069e8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80069ea:	f001 f917 	bl	8007c1c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069f6:	429a      	cmp	r2, r3
 80069f8:	d102      	bne.n	8006a00 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80069fa:	2301      	movs	r3, #1
 80069fc:	60fb      	str	r3, [r7, #12]
 80069fe:	e001      	b.n	8006a04 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006a00:	2300      	movs	r3, #0
 8006a02:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006a04:	f001 f93a 	bl	8007c7c <vPortExitCritical>

	return xReturn;
 8006a08:	68fb      	ldr	r3, [r7, #12]
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	3710      	adds	r7, #16
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}

08006a12 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006a12:	b580      	push	{r7, lr}
 8006a14:	b08e      	sub	sp, #56	; 0x38
 8006a16:	af04      	add	r7, sp, #16
 8006a18:	60f8      	str	r0, [r7, #12]
 8006a1a:	60b9      	str	r1, [r7, #8]
 8006a1c:	607a      	str	r2, [r7, #4]
 8006a1e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006a20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d10a      	bne.n	8006a3c <xTaskCreateStatic+0x2a>
	__asm volatile
 8006a26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a2a:	f383 8811 	msr	BASEPRI, r3
 8006a2e:	f3bf 8f6f 	isb	sy
 8006a32:	f3bf 8f4f 	dsb	sy
 8006a36:	623b      	str	r3, [r7, #32]
}
 8006a38:	bf00      	nop
 8006a3a:	e7fe      	b.n	8006a3a <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006a3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d10a      	bne.n	8006a58 <xTaskCreateStatic+0x46>
	__asm volatile
 8006a42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a46:	f383 8811 	msr	BASEPRI, r3
 8006a4a:	f3bf 8f6f 	isb	sy
 8006a4e:	f3bf 8f4f 	dsb	sy
 8006a52:	61fb      	str	r3, [r7, #28]
}
 8006a54:	bf00      	nop
 8006a56:	e7fe      	b.n	8006a56 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006a58:	23b4      	movs	r3, #180	; 0xb4
 8006a5a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006a5c:	693b      	ldr	r3, [r7, #16]
 8006a5e:	2bb4      	cmp	r3, #180	; 0xb4
 8006a60:	d00a      	beq.n	8006a78 <xTaskCreateStatic+0x66>
	__asm volatile
 8006a62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a66:	f383 8811 	msr	BASEPRI, r3
 8006a6a:	f3bf 8f6f 	isb	sy
 8006a6e:	f3bf 8f4f 	dsb	sy
 8006a72:	61bb      	str	r3, [r7, #24]
}
 8006a74:	bf00      	nop
 8006a76:	e7fe      	b.n	8006a76 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006a78:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006a7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d01e      	beq.n	8006abe <xTaskCreateStatic+0xac>
 8006a80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d01b      	beq.n	8006abe <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006a86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a88:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a8c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006a8e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a92:	2202      	movs	r2, #2
 8006a94:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006a98:	2300      	movs	r3, #0
 8006a9a:	9303      	str	r3, [sp, #12]
 8006a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a9e:	9302      	str	r3, [sp, #8]
 8006aa0:	f107 0314 	add.w	r3, r7, #20
 8006aa4:	9301      	str	r3, [sp, #4]
 8006aa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aa8:	9300      	str	r3, [sp, #0]
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	687a      	ldr	r2, [r7, #4]
 8006aae:	68b9      	ldr	r1, [r7, #8]
 8006ab0:	68f8      	ldr	r0, [r7, #12]
 8006ab2:	f000 f851 	bl	8006b58 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006ab6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006ab8:	f000 f8ec 	bl	8006c94 <prvAddNewTaskToReadyList>
 8006abc:	e001      	b.n	8006ac2 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006abe:	2300      	movs	r3, #0
 8006ac0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006ac2:	697b      	ldr	r3, [r7, #20]
	}
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	3728      	adds	r7, #40	; 0x28
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bd80      	pop	{r7, pc}

08006acc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b08c      	sub	sp, #48	; 0x30
 8006ad0:	af04      	add	r7, sp, #16
 8006ad2:	60f8      	str	r0, [r7, #12]
 8006ad4:	60b9      	str	r1, [r7, #8]
 8006ad6:	603b      	str	r3, [r7, #0]
 8006ad8:	4613      	mov	r3, r2
 8006ada:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006adc:	88fb      	ldrh	r3, [r7, #6]
 8006ade:	009b      	lsls	r3, r3, #2
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	f001 f99b 	bl	8007e1c <pvPortMalloc>
 8006ae6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d00e      	beq.n	8006b0c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006aee:	20b4      	movs	r0, #180	; 0xb4
 8006af0:	f001 f994 	bl	8007e1c <pvPortMalloc>
 8006af4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006af6:	69fb      	ldr	r3, [r7, #28]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d003      	beq.n	8006b04 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006afc:	69fb      	ldr	r3, [r7, #28]
 8006afe:	697a      	ldr	r2, [r7, #20]
 8006b00:	631a      	str	r2, [r3, #48]	; 0x30
 8006b02:	e005      	b.n	8006b10 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006b04:	6978      	ldr	r0, [r7, #20]
 8006b06:	f001 fa55 	bl	8007fb4 <vPortFree>
 8006b0a:	e001      	b.n	8006b10 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006b10:	69fb      	ldr	r3, [r7, #28]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d017      	beq.n	8006b46 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006b16:	69fb      	ldr	r3, [r7, #28]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006b1e:	88fa      	ldrh	r2, [r7, #6]
 8006b20:	2300      	movs	r3, #0
 8006b22:	9303      	str	r3, [sp, #12]
 8006b24:	69fb      	ldr	r3, [r7, #28]
 8006b26:	9302      	str	r3, [sp, #8]
 8006b28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b2a:	9301      	str	r3, [sp, #4]
 8006b2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b2e:	9300      	str	r3, [sp, #0]
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	68b9      	ldr	r1, [r7, #8]
 8006b34:	68f8      	ldr	r0, [r7, #12]
 8006b36:	f000 f80f 	bl	8006b58 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006b3a:	69f8      	ldr	r0, [r7, #28]
 8006b3c:	f000 f8aa 	bl	8006c94 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006b40:	2301      	movs	r3, #1
 8006b42:	61bb      	str	r3, [r7, #24]
 8006b44:	e002      	b.n	8006b4c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006b46:	f04f 33ff 	mov.w	r3, #4294967295
 8006b4a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006b4c:	69bb      	ldr	r3, [r7, #24]
	}
 8006b4e:	4618      	mov	r0, r3
 8006b50:	3720      	adds	r7, #32
 8006b52:	46bd      	mov	sp, r7
 8006b54:	bd80      	pop	{r7, pc}
	...

08006b58 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b088      	sub	sp, #32
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	60f8      	str	r0, [r7, #12]
 8006b60:	60b9      	str	r1, [r7, #8]
 8006b62:	607a      	str	r2, [r7, #4]
 8006b64:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006b66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006b70:	3b01      	subs	r3, #1
 8006b72:	009b      	lsls	r3, r3, #2
 8006b74:	4413      	add	r3, r2
 8006b76:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006b78:	69bb      	ldr	r3, [r7, #24]
 8006b7a:	f023 0307 	bic.w	r3, r3, #7
 8006b7e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006b80:	69bb      	ldr	r3, [r7, #24]
 8006b82:	f003 0307 	and.w	r3, r3, #7
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d00a      	beq.n	8006ba0 <prvInitialiseNewTask+0x48>
	__asm volatile
 8006b8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b8e:	f383 8811 	msr	BASEPRI, r3
 8006b92:	f3bf 8f6f 	isb	sy
 8006b96:	f3bf 8f4f 	dsb	sy
 8006b9a:	617b      	str	r3, [r7, #20]
}
 8006b9c:	bf00      	nop
 8006b9e:	e7fe      	b.n	8006b9e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006ba0:	68bb      	ldr	r3, [r7, #8]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d01f      	beq.n	8006be6 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	61fb      	str	r3, [r7, #28]
 8006baa:	e012      	b.n	8006bd2 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006bac:	68ba      	ldr	r2, [r7, #8]
 8006bae:	69fb      	ldr	r3, [r7, #28]
 8006bb0:	4413      	add	r3, r2
 8006bb2:	7819      	ldrb	r1, [r3, #0]
 8006bb4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006bb6:	69fb      	ldr	r3, [r7, #28]
 8006bb8:	4413      	add	r3, r2
 8006bba:	3334      	adds	r3, #52	; 0x34
 8006bbc:	460a      	mov	r2, r1
 8006bbe:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006bc0:	68ba      	ldr	r2, [r7, #8]
 8006bc2:	69fb      	ldr	r3, [r7, #28]
 8006bc4:	4413      	add	r3, r2
 8006bc6:	781b      	ldrb	r3, [r3, #0]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d006      	beq.n	8006bda <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006bcc:	69fb      	ldr	r3, [r7, #28]
 8006bce:	3301      	adds	r3, #1
 8006bd0:	61fb      	str	r3, [r7, #28]
 8006bd2:	69fb      	ldr	r3, [r7, #28]
 8006bd4:	2b0f      	cmp	r3, #15
 8006bd6:	d9e9      	bls.n	8006bac <prvInitialiseNewTask+0x54>
 8006bd8:	e000      	b.n	8006bdc <prvInitialiseNewTask+0x84>
			{
				break;
 8006bda:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006bdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bde:	2200      	movs	r2, #0
 8006be0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006be4:	e003      	b.n	8006bee <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006be6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006be8:	2200      	movs	r2, #0
 8006bea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006bee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bf0:	2b06      	cmp	r3, #6
 8006bf2:	d901      	bls.n	8006bf8 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006bf4:	2306      	movs	r3, #6
 8006bf6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006bf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bfa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006bfc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006bfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c00:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006c02:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006c04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c06:	2200      	movs	r2, #0
 8006c08:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006c0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c0c:	3304      	adds	r3, #4
 8006c0e:	4618      	mov	r0, r3
 8006c10:	f7ff f8f5 	bl	8005dfe <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006c14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c16:	3318      	adds	r3, #24
 8006c18:	4618      	mov	r0, r3
 8006c1a:	f7ff f8f0 	bl	8005dfe <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006c1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c22:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c26:	f1c3 0207 	rsb	r2, r3, #7
 8006c2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c2c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006c2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c32:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006c34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c36:	2200      	movs	r2, #0
 8006c38:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006c3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c3e:	2200      	movs	r2, #0
 8006c40:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006c44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c46:	334c      	adds	r3, #76	; 0x4c
 8006c48:	2260      	movs	r2, #96	; 0x60
 8006c4a:	2100      	movs	r1, #0
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	f001 fb07 	bl	8008260 <memset>
 8006c52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c54:	4a0c      	ldr	r2, [pc, #48]	; (8006c88 <prvInitialiseNewTask+0x130>)
 8006c56:	651a      	str	r2, [r3, #80]	; 0x50
 8006c58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c5a:	4a0c      	ldr	r2, [pc, #48]	; (8006c8c <prvInitialiseNewTask+0x134>)
 8006c5c:	655a      	str	r2, [r3, #84]	; 0x54
 8006c5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c60:	4a0b      	ldr	r2, [pc, #44]	; (8006c90 <prvInitialiseNewTask+0x138>)
 8006c62:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006c64:	683a      	ldr	r2, [r7, #0]
 8006c66:	68f9      	ldr	r1, [r7, #12]
 8006c68:	69b8      	ldr	r0, [r7, #24]
 8006c6a:	f000 fee5 	bl	8007a38 <pxPortInitialiseStack>
 8006c6e:	4602      	mov	r2, r0
 8006c70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c72:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006c74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d002      	beq.n	8006c80 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006c7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c7e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006c80:	bf00      	nop
 8006c82:	3720      	adds	r7, #32
 8006c84:	46bd      	mov	sp, r7
 8006c86:	bd80      	pop	{r7, pc}
 8006c88:	080090ac 	.word	0x080090ac
 8006c8c:	080090cc 	.word	0x080090cc
 8006c90:	0800908c 	.word	0x0800908c

08006c94 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b082      	sub	sp, #8
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006c9c:	f000 ffbe 	bl	8007c1c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006ca0:	4b2a      	ldr	r3, [pc, #168]	; (8006d4c <prvAddNewTaskToReadyList+0xb8>)
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	3301      	adds	r3, #1
 8006ca6:	4a29      	ldr	r2, [pc, #164]	; (8006d4c <prvAddNewTaskToReadyList+0xb8>)
 8006ca8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006caa:	4b29      	ldr	r3, [pc, #164]	; (8006d50 <prvAddNewTaskToReadyList+0xbc>)
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d109      	bne.n	8006cc6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006cb2:	4a27      	ldr	r2, [pc, #156]	; (8006d50 <prvAddNewTaskToReadyList+0xbc>)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006cb8:	4b24      	ldr	r3, [pc, #144]	; (8006d4c <prvAddNewTaskToReadyList+0xb8>)
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	2b01      	cmp	r3, #1
 8006cbe:	d110      	bne.n	8006ce2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006cc0:	f000 fbd6 	bl	8007470 <prvInitialiseTaskLists>
 8006cc4:	e00d      	b.n	8006ce2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006cc6:	4b23      	ldr	r3, [pc, #140]	; (8006d54 <prvAddNewTaskToReadyList+0xc0>)
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d109      	bne.n	8006ce2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006cce:	4b20      	ldr	r3, [pc, #128]	; (8006d50 <prvAddNewTaskToReadyList+0xbc>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cd8:	429a      	cmp	r2, r3
 8006cda:	d802      	bhi.n	8006ce2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006cdc:	4a1c      	ldr	r2, [pc, #112]	; (8006d50 <prvAddNewTaskToReadyList+0xbc>)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006ce2:	4b1d      	ldr	r3, [pc, #116]	; (8006d58 <prvAddNewTaskToReadyList+0xc4>)
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	3301      	adds	r3, #1
 8006ce8:	4a1b      	ldr	r2, [pc, #108]	; (8006d58 <prvAddNewTaskToReadyList+0xc4>)
 8006cea:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cf0:	2201      	movs	r2, #1
 8006cf2:	409a      	lsls	r2, r3
 8006cf4:	4b19      	ldr	r3, [pc, #100]	; (8006d5c <prvAddNewTaskToReadyList+0xc8>)
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4313      	orrs	r3, r2
 8006cfa:	4a18      	ldr	r2, [pc, #96]	; (8006d5c <prvAddNewTaskToReadyList+0xc8>)
 8006cfc:	6013      	str	r3, [r2, #0]
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d02:	4613      	mov	r3, r2
 8006d04:	009b      	lsls	r3, r3, #2
 8006d06:	4413      	add	r3, r2
 8006d08:	009b      	lsls	r3, r3, #2
 8006d0a:	4a15      	ldr	r2, [pc, #84]	; (8006d60 <prvAddNewTaskToReadyList+0xcc>)
 8006d0c:	441a      	add	r2, r3
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	3304      	adds	r3, #4
 8006d12:	4619      	mov	r1, r3
 8006d14:	4610      	mov	r0, r2
 8006d16:	f7ff f87e 	bl	8005e16 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006d1a:	f000 ffaf 	bl	8007c7c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006d1e:	4b0d      	ldr	r3, [pc, #52]	; (8006d54 <prvAddNewTaskToReadyList+0xc0>)
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d00e      	beq.n	8006d44 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006d26:	4b0a      	ldr	r3, [pc, #40]	; (8006d50 <prvAddNewTaskToReadyList+0xbc>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d30:	429a      	cmp	r2, r3
 8006d32:	d207      	bcs.n	8006d44 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006d34:	4b0b      	ldr	r3, [pc, #44]	; (8006d64 <prvAddNewTaskToReadyList+0xd0>)
 8006d36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d3a:	601a      	str	r2, [r3, #0]
 8006d3c:	f3bf 8f4f 	dsb	sy
 8006d40:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006d44:	bf00      	nop
 8006d46:	3708      	adds	r7, #8
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	bd80      	pop	{r7, pc}
 8006d4c:	2000049c 	.word	0x2000049c
 8006d50:	2000039c 	.word	0x2000039c
 8006d54:	200004a8 	.word	0x200004a8
 8006d58:	200004b8 	.word	0x200004b8
 8006d5c:	200004a4 	.word	0x200004a4
 8006d60:	200003a0 	.word	0x200003a0
 8006d64:	e000ed04 	.word	0xe000ed04

08006d68 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b084      	sub	sp, #16
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006d70:	2300      	movs	r3, #0
 8006d72:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d017      	beq.n	8006daa <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006d7a:	4b13      	ldr	r3, [pc, #76]	; (8006dc8 <vTaskDelay+0x60>)
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d00a      	beq.n	8006d98 <vTaskDelay+0x30>
	__asm volatile
 8006d82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d86:	f383 8811 	msr	BASEPRI, r3
 8006d8a:	f3bf 8f6f 	isb	sy
 8006d8e:	f3bf 8f4f 	dsb	sy
 8006d92:	60bb      	str	r3, [r7, #8]
}
 8006d94:	bf00      	nop
 8006d96:	e7fe      	b.n	8006d96 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006d98:	f000 f884 	bl	8006ea4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006d9c:	2100      	movs	r1, #0
 8006d9e:	6878      	ldr	r0, [r7, #4]
 8006da0:	f000 fde4 	bl	800796c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006da4:	f000 f88c 	bl	8006ec0 <xTaskResumeAll>
 8006da8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d107      	bne.n	8006dc0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006db0:	4b06      	ldr	r3, [pc, #24]	; (8006dcc <vTaskDelay+0x64>)
 8006db2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006db6:	601a      	str	r2, [r3, #0]
 8006db8:	f3bf 8f4f 	dsb	sy
 8006dbc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006dc0:	bf00      	nop
 8006dc2:	3710      	adds	r7, #16
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	bd80      	pop	{r7, pc}
 8006dc8:	200004c4 	.word	0x200004c4
 8006dcc:	e000ed04 	.word	0xe000ed04

08006dd0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b08a      	sub	sp, #40	; 0x28
 8006dd4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006dd6:	2300      	movs	r3, #0
 8006dd8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006dda:	2300      	movs	r3, #0
 8006ddc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006dde:	463a      	mov	r2, r7
 8006de0:	1d39      	adds	r1, r7, #4
 8006de2:	f107 0308 	add.w	r3, r7, #8
 8006de6:	4618      	mov	r0, r3
 8006de8:	f7fa fa8e 	bl	8001308 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006dec:	6839      	ldr	r1, [r7, #0]
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	68ba      	ldr	r2, [r7, #8]
 8006df2:	9202      	str	r2, [sp, #8]
 8006df4:	9301      	str	r3, [sp, #4]
 8006df6:	2300      	movs	r3, #0
 8006df8:	9300      	str	r3, [sp, #0]
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	460a      	mov	r2, r1
 8006dfe:	4921      	ldr	r1, [pc, #132]	; (8006e84 <vTaskStartScheduler+0xb4>)
 8006e00:	4821      	ldr	r0, [pc, #132]	; (8006e88 <vTaskStartScheduler+0xb8>)
 8006e02:	f7ff fe06 	bl	8006a12 <xTaskCreateStatic>
 8006e06:	4603      	mov	r3, r0
 8006e08:	4a20      	ldr	r2, [pc, #128]	; (8006e8c <vTaskStartScheduler+0xbc>)
 8006e0a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006e0c:	4b1f      	ldr	r3, [pc, #124]	; (8006e8c <vTaskStartScheduler+0xbc>)
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d002      	beq.n	8006e1a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006e14:	2301      	movs	r3, #1
 8006e16:	617b      	str	r3, [r7, #20]
 8006e18:	e001      	b.n	8006e1e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006e1e:	697b      	ldr	r3, [r7, #20]
 8006e20:	2b01      	cmp	r3, #1
 8006e22:	d11b      	bne.n	8006e5c <vTaskStartScheduler+0x8c>
	__asm volatile
 8006e24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e28:	f383 8811 	msr	BASEPRI, r3
 8006e2c:	f3bf 8f6f 	isb	sy
 8006e30:	f3bf 8f4f 	dsb	sy
 8006e34:	613b      	str	r3, [r7, #16]
}
 8006e36:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006e38:	4b15      	ldr	r3, [pc, #84]	; (8006e90 <vTaskStartScheduler+0xc0>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	334c      	adds	r3, #76	; 0x4c
 8006e3e:	4a15      	ldr	r2, [pc, #84]	; (8006e94 <vTaskStartScheduler+0xc4>)
 8006e40:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006e42:	4b15      	ldr	r3, [pc, #84]	; (8006e98 <vTaskStartScheduler+0xc8>)
 8006e44:	f04f 32ff 	mov.w	r2, #4294967295
 8006e48:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006e4a:	4b14      	ldr	r3, [pc, #80]	; (8006e9c <vTaskStartScheduler+0xcc>)
 8006e4c:	2201      	movs	r2, #1
 8006e4e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006e50:	4b13      	ldr	r3, [pc, #76]	; (8006ea0 <vTaskStartScheduler+0xd0>)
 8006e52:	2200      	movs	r2, #0
 8006e54:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006e56:	f000 fe6f 	bl	8007b38 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006e5a:	e00e      	b.n	8006e7a <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006e5c:	697b      	ldr	r3, [r7, #20]
 8006e5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e62:	d10a      	bne.n	8006e7a <vTaskStartScheduler+0xaa>
	__asm volatile
 8006e64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e68:	f383 8811 	msr	BASEPRI, r3
 8006e6c:	f3bf 8f6f 	isb	sy
 8006e70:	f3bf 8f4f 	dsb	sy
 8006e74:	60fb      	str	r3, [r7, #12]
}
 8006e76:	bf00      	nop
 8006e78:	e7fe      	b.n	8006e78 <vTaskStartScheduler+0xa8>
}
 8006e7a:	bf00      	nop
 8006e7c:	3718      	adds	r7, #24
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	bd80      	pop	{r7, pc}
 8006e82:	bf00      	nop
 8006e84:	08009038 	.word	0x08009038
 8006e88:	08007441 	.word	0x08007441
 8006e8c:	200004c0 	.word	0x200004c0
 8006e90:	2000039c 	.word	0x2000039c
 8006e94:	20000014 	.word	0x20000014
 8006e98:	200004bc 	.word	0x200004bc
 8006e9c:	200004a8 	.word	0x200004a8
 8006ea0:	200004a0 	.word	0x200004a0

08006ea4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006ea4:	b480      	push	{r7}
 8006ea6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006ea8:	4b04      	ldr	r3, [pc, #16]	; (8006ebc <vTaskSuspendAll+0x18>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	3301      	adds	r3, #1
 8006eae:	4a03      	ldr	r2, [pc, #12]	; (8006ebc <vTaskSuspendAll+0x18>)
 8006eb0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006eb2:	bf00      	nop
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	bc80      	pop	{r7}
 8006eb8:	4770      	bx	lr
 8006eba:	bf00      	nop
 8006ebc:	200004c4 	.word	0x200004c4

08006ec0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b084      	sub	sp, #16
 8006ec4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006eca:	2300      	movs	r3, #0
 8006ecc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006ece:	4b41      	ldr	r3, [pc, #260]	; (8006fd4 <xTaskResumeAll+0x114>)
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d10a      	bne.n	8006eec <xTaskResumeAll+0x2c>
	__asm volatile
 8006ed6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006eda:	f383 8811 	msr	BASEPRI, r3
 8006ede:	f3bf 8f6f 	isb	sy
 8006ee2:	f3bf 8f4f 	dsb	sy
 8006ee6:	603b      	str	r3, [r7, #0]
}
 8006ee8:	bf00      	nop
 8006eea:	e7fe      	b.n	8006eea <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006eec:	f000 fe96 	bl	8007c1c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006ef0:	4b38      	ldr	r3, [pc, #224]	; (8006fd4 <xTaskResumeAll+0x114>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	3b01      	subs	r3, #1
 8006ef6:	4a37      	ldr	r2, [pc, #220]	; (8006fd4 <xTaskResumeAll+0x114>)
 8006ef8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006efa:	4b36      	ldr	r3, [pc, #216]	; (8006fd4 <xTaskResumeAll+0x114>)
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d161      	bne.n	8006fc6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006f02:	4b35      	ldr	r3, [pc, #212]	; (8006fd8 <xTaskResumeAll+0x118>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d05d      	beq.n	8006fc6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006f0a:	e02e      	b.n	8006f6a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f0c:	4b33      	ldr	r3, [pc, #204]	; (8006fdc <xTaskResumeAll+0x11c>)
 8006f0e:	68db      	ldr	r3, [r3, #12]
 8006f10:	68db      	ldr	r3, [r3, #12]
 8006f12:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	3318      	adds	r3, #24
 8006f18:	4618      	mov	r0, r3
 8006f1a:	f7fe ffd7 	bl	8005ecc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	3304      	adds	r3, #4
 8006f22:	4618      	mov	r0, r3
 8006f24:	f7fe ffd2 	bl	8005ecc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f2c:	2201      	movs	r2, #1
 8006f2e:	409a      	lsls	r2, r3
 8006f30:	4b2b      	ldr	r3, [pc, #172]	; (8006fe0 <xTaskResumeAll+0x120>)
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	4313      	orrs	r3, r2
 8006f36:	4a2a      	ldr	r2, [pc, #168]	; (8006fe0 <xTaskResumeAll+0x120>)
 8006f38:	6013      	str	r3, [r2, #0]
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f3e:	4613      	mov	r3, r2
 8006f40:	009b      	lsls	r3, r3, #2
 8006f42:	4413      	add	r3, r2
 8006f44:	009b      	lsls	r3, r3, #2
 8006f46:	4a27      	ldr	r2, [pc, #156]	; (8006fe4 <xTaskResumeAll+0x124>)
 8006f48:	441a      	add	r2, r3
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	3304      	adds	r3, #4
 8006f4e:	4619      	mov	r1, r3
 8006f50:	4610      	mov	r0, r2
 8006f52:	f7fe ff60 	bl	8005e16 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f5a:	4b23      	ldr	r3, [pc, #140]	; (8006fe8 <xTaskResumeAll+0x128>)
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f60:	429a      	cmp	r2, r3
 8006f62:	d302      	bcc.n	8006f6a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8006f64:	4b21      	ldr	r3, [pc, #132]	; (8006fec <xTaskResumeAll+0x12c>)
 8006f66:	2201      	movs	r2, #1
 8006f68:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006f6a:	4b1c      	ldr	r3, [pc, #112]	; (8006fdc <xTaskResumeAll+0x11c>)
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d1cc      	bne.n	8006f0c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d001      	beq.n	8006f7c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006f78:	f000 fb1c 	bl	80075b4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006f7c:	4b1c      	ldr	r3, [pc, #112]	; (8006ff0 <xTaskResumeAll+0x130>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d010      	beq.n	8006faa <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006f88:	f000 f836 	bl	8006ff8 <xTaskIncrementTick>
 8006f8c:	4603      	mov	r3, r0
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d002      	beq.n	8006f98 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8006f92:	4b16      	ldr	r3, [pc, #88]	; (8006fec <xTaskResumeAll+0x12c>)
 8006f94:	2201      	movs	r2, #1
 8006f96:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	3b01      	subs	r3, #1
 8006f9c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d1f1      	bne.n	8006f88 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8006fa4:	4b12      	ldr	r3, [pc, #72]	; (8006ff0 <xTaskResumeAll+0x130>)
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006faa:	4b10      	ldr	r3, [pc, #64]	; (8006fec <xTaskResumeAll+0x12c>)
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d009      	beq.n	8006fc6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006fb6:	4b0f      	ldr	r3, [pc, #60]	; (8006ff4 <xTaskResumeAll+0x134>)
 8006fb8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006fbc:	601a      	str	r2, [r3, #0]
 8006fbe:	f3bf 8f4f 	dsb	sy
 8006fc2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006fc6:	f000 fe59 	bl	8007c7c <vPortExitCritical>

	return xAlreadyYielded;
 8006fca:	68bb      	ldr	r3, [r7, #8]
}
 8006fcc:	4618      	mov	r0, r3
 8006fce:	3710      	adds	r7, #16
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	bd80      	pop	{r7, pc}
 8006fd4:	200004c4 	.word	0x200004c4
 8006fd8:	2000049c 	.word	0x2000049c
 8006fdc:	2000045c 	.word	0x2000045c
 8006fe0:	200004a4 	.word	0x200004a4
 8006fe4:	200003a0 	.word	0x200003a0
 8006fe8:	2000039c 	.word	0x2000039c
 8006fec:	200004b0 	.word	0x200004b0
 8006ff0:	200004ac 	.word	0x200004ac
 8006ff4:	e000ed04 	.word	0xe000ed04

08006ff8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b086      	sub	sp, #24
 8006ffc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006ffe:	2300      	movs	r3, #0
 8007000:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007002:	4b4e      	ldr	r3, [pc, #312]	; (800713c <xTaskIncrementTick+0x144>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	2b00      	cmp	r3, #0
 8007008:	f040 808e 	bne.w	8007128 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800700c:	4b4c      	ldr	r3, [pc, #304]	; (8007140 <xTaskIncrementTick+0x148>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	3301      	adds	r3, #1
 8007012:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007014:	4a4a      	ldr	r2, [pc, #296]	; (8007140 <xTaskIncrementTick+0x148>)
 8007016:	693b      	ldr	r3, [r7, #16]
 8007018:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800701a:	693b      	ldr	r3, [r7, #16]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d120      	bne.n	8007062 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007020:	4b48      	ldr	r3, [pc, #288]	; (8007144 <xTaskIncrementTick+0x14c>)
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	2b00      	cmp	r3, #0
 8007028:	d00a      	beq.n	8007040 <xTaskIncrementTick+0x48>
	__asm volatile
 800702a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800702e:	f383 8811 	msr	BASEPRI, r3
 8007032:	f3bf 8f6f 	isb	sy
 8007036:	f3bf 8f4f 	dsb	sy
 800703a:	603b      	str	r3, [r7, #0]
}
 800703c:	bf00      	nop
 800703e:	e7fe      	b.n	800703e <xTaskIncrementTick+0x46>
 8007040:	4b40      	ldr	r3, [pc, #256]	; (8007144 <xTaskIncrementTick+0x14c>)
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	60fb      	str	r3, [r7, #12]
 8007046:	4b40      	ldr	r3, [pc, #256]	; (8007148 <xTaskIncrementTick+0x150>)
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	4a3e      	ldr	r2, [pc, #248]	; (8007144 <xTaskIncrementTick+0x14c>)
 800704c:	6013      	str	r3, [r2, #0]
 800704e:	4a3e      	ldr	r2, [pc, #248]	; (8007148 <xTaskIncrementTick+0x150>)
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	6013      	str	r3, [r2, #0]
 8007054:	4b3d      	ldr	r3, [pc, #244]	; (800714c <xTaskIncrementTick+0x154>)
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	3301      	adds	r3, #1
 800705a:	4a3c      	ldr	r2, [pc, #240]	; (800714c <xTaskIncrementTick+0x154>)
 800705c:	6013      	str	r3, [r2, #0]
 800705e:	f000 faa9 	bl	80075b4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007062:	4b3b      	ldr	r3, [pc, #236]	; (8007150 <xTaskIncrementTick+0x158>)
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	693a      	ldr	r2, [r7, #16]
 8007068:	429a      	cmp	r2, r3
 800706a:	d348      	bcc.n	80070fe <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800706c:	4b35      	ldr	r3, [pc, #212]	; (8007144 <xTaskIncrementTick+0x14c>)
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d104      	bne.n	8007080 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007076:	4b36      	ldr	r3, [pc, #216]	; (8007150 <xTaskIncrementTick+0x158>)
 8007078:	f04f 32ff 	mov.w	r2, #4294967295
 800707c:	601a      	str	r2, [r3, #0]
					break;
 800707e:	e03e      	b.n	80070fe <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007080:	4b30      	ldr	r3, [pc, #192]	; (8007144 <xTaskIncrementTick+0x14c>)
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	68db      	ldr	r3, [r3, #12]
 8007086:	68db      	ldr	r3, [r3, #12]
 8007088:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800708a:	68bb      	ldr	r3, [r7, #8]
 800708c:	685b      	ldr	r3, [r3, #4]
 800708e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007090:	693a      	ldr	r2, [r7, #16]
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	429a      	cmp	r2, r3
 8007096:	d203      	bcs.n	80070a0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007098:	4a2d      	ldr	r2, [pc, #180]	; (8007150 <xTaskIncrementTick+0x158>)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800709e:	e02e      	b.n	80070fe <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80070a0:	68bb      	ldr	r3, [r7, #8]
 80070a2:	3304      	adds	r3, #4
 80070a4:	4618      	mov	r0, r3
 80070a6:	f7fe ff11 	bl	8005ecc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80070aa:	68bb      	ldr	r3, [r7, #8]
 80070ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d004      	beq.n	80070bc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80070b2:	68bb      	ldr	r3, [r7, #8]
 80070b4:	3318      	adds	r3, #24
 80070b6:	4618      	mov	r0, r3
 80070b8:	f7fe ff08 	bl	8005ecc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80070bc:	68bb      	ldr	r3, [r7, #8]
 80070be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070c0:	2201      	movs	r2, #1
 80070c2:	409a      	lsls	r2, r3
 80070c4:	4b23      	ldr	r3, [pc, #140]	; (8007154 <xTaskIncrementTick+0x15c>)
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	4313      	orrs	r3, r2
 80070ca:	4a22      	ldr	r2, [pc, #136]	; (8007154 <xTaskIncrementTick+0x15c>)
 80070cc:	6013      	str	r3, [r2, #0]
 80070ce:	68bb      	ldr	r3, [r7, #8]
 80070d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070d2:	4613      	mov	r3, r2
 80070d4:	009b      	lsls	r3, r3, #2
 80070d6:	4413      	add	r3, r2
 80070d8:	009b      	lsls	r3, r3, #2
 80070da:	4a1f      	ldr	r2, [pc, #124]	; (8007158 <xTaskIncrementTick+0x160>)
 80070dc:	441a      	add	r2, r3
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	3304      	adds	r3, #4
 80070e2:	4619      	mov	r1, r3
 80070e4:	4610      	mov	r0, r2
 80070e6:	f7fe fe96 	bl	8005e16 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80070ea:	68bb      	ldr	r3, [r7, #8]
 80070ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070ee:	4b1b      	ldr	r3, [pc, #108]	; (800715c <xTaskIncrementTick+0x164>)
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070f4:	429a      	cmp	r2, r3
 80070f6:	d3b9      	bcc.n	800706c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80070f8:	2301      	movs	r3, #1
 80070fa:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80070fc:	e7b6      	b.n	800706c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80070fe:	4b17      	ldr	r3, [pc, #92]	; (800715c <xTaskIncrementTick+0x164>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007104:	4914      	ldr	r1, [pc, #80]	; (8007158 <xTaskIncrementTick+0x160>)
 8007106:	4613      	mov	r3, r2
 8007108:	009b      	lsls	r3, r3, #2
 800710a:	4413      	add	r3, r2
 800710c:	009b      	lsls	r3, r3, #2
 800710e:	440b      	add	r3, r1
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	2b01      	cmp	r3, #1
 8007114:	d901      	bls.n	800711a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8007116:	2301      	movs	r3, #1
 8007118:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800711a:	4b11      	ldr	r3, [pc, #68]	; (8007160 <xTaskIncrementTick+0x168>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d007      	beq.n	8007132 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8007122:	2301      	movs	r3, #1
 8007124:	617b      	str	r3, [r7, #20]
 8007126:	e004      	b.n	8007132 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007128:	4b0e      	ldr	r3, [pc, #56]	; (8007164 <xTaskIncrementTick+0x16c>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	3301      	adds	r3, #1
 800712e:	4a0d      	ldr	r2, [pc, #52]	; (8007164 <xTaskIncrementTick+0x16c>)
 8007130:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007132:	697b      	ldr	r3, [r7, #20]
}
 8007134:	4618      	mov	r0, r3
 8007136:	3718      	adds	r7, #24
 8007138:	46bd      	mov	sp, r7
 800713a:	bd80      	pop	{r7, pc}
 800713c:	200004c4 	.word	0x200004c4
 8007140:	200004a0 	.word	0x200004a0
 8007144:	20000454 	.word	0x20000454
 8007148:	20000458 	.word	0x20000458
 800714c:	200004b4 	.word	0x200004b4
 8007150:	200004bc 	.word	0x200004bc
 8007154:	200004a4 	.word	0x200004a4
 8007158:	200003a0 	.word	0x200003a0
 800715c:	2000039c 	.word	0x2000039c
 8007160:	200004b0 	.word	0x200004b0
 8007164:	200004ac 	.word	0x200004ac

08007168 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007168:	b480      	push	{r7}
 800716a:	b087      	sub	sp, #28
 800716c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800716e:	4b29      	ldr	r3, [pc, #164]	; (8007214 <vTaskSwitchContext+0xac>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d003      	beq.n	800717e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007176:	4b28      	ldr	r3, [pc, #160]	; (8007218 <vTaskSwitchContext+0xb0>)
 8007178:	2201      	movs	r2, #1
 800717a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800717c:	e044      	b.n	8007208 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800717e:	4b26      	ldr	r3, [pc, #152]	; (8007218 <vTaskSwitchContext+0xb0>)
 8007180:	2200      	movs	r2, #0
 8007182:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007184:	4b25      	ldr	r3, [pc, #148]	; (800721c <vTaskSwitchContext+0xb4>)
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	fab3 f383 	clz	r3, r3
 8007190:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007192:	7afb      	ldrb	r3, [r7, #11]
 8007194:	f1c3 031f 	rsb	r3, r3, #31
 8007198:	617b      	str	r3, [r7, #20]
 800719a:	4921      	ldr	r1, [pc, #132]	; (8007220 <vTaskSwitchContext+0xb8>)
 800719c:	697a      	ldr	r2, [r7, #20]
 800719e:	4613      	mov	r3, r2
 80071a0:	009b      	lsls	r3, r3, #2
 80071a2:	4413      	add	r3, r2
 80071a4:	009b      	lsls	r3, r3, #2
 80071a6:	440b      	add	r3, r1
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d10a      	bne.n	80071c4 <vTaskSwitchContext+0x5c>
	__asm volatile
 80071ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071b2:	f383 8811 	msr	BASEPRI, r3
 80071b6:	f3bf 8f6f 	isb	sy
 80071ba:	f3bf 8f4f 	dsb	sy
 80071be:	607b      	str	r3, [r7, #4]
}
 80071c0:	bf00      	nop
 80071c2:	e7fe      	b.n	80071c2 <vTaskSwitchContext+0x5a>
 80071c4:	697a      	ldr	r2, [r7, #20]
 80071c6:	4613      	mov	r3, r2
 80071c8:	009b      	lsls	r3, r3, #2
 80071ca:	4413      	add	r3, r2
 80071cc:	009b      	lsls	r3, r3, #2
 80071ce:	4a14      	ldr	r2, [pc, #80]	; (8007220 <vTaskSwitchContext+0xb8>)
 80071d0:	4413      	add	r3, r2
 80071d2:	613b      	str	r3, [r7, #16]
 80071d4:	693b      	ldr	r3, [r7, #16]
 80071d6:	685b      	ldr	r3, [r3, #4]
 80071d8:	685a      	ldr	r2, [r3, #4]
 80071da:	693b      	ldr	r3, [r7, #16]
 80071dc:	605a      	str	r2, [r3, #4]
 80071de:	693b      	ldr	r3, [r7, #16]
 80071e0:	685a      	ldr	r2, [r3, #4]
 80071e2:	693b      	ldr	r3, [r7, #16]
 80071e4:	3308      	adds	r3, #8
 80071e6:	429a      	cmp	r2, r3
 80071e8:	d104      	bne.n	80071f4 <vTaskSwitchContext+0x8c>
 80071ea:	693b      	ldr	r3, [r7, #16]
 80071ec:	685b      	ldr	r3, [r3, #4]
 80071ee:	685a      	ldr	r2, [r3, #4]
 80071f0:	693b      	ldr	r3, [r7, #16]
 80071f2:	605a      	str	r2, [r3, #4]
 80071f4:	693b      	ldr	r3, [r7, #16]
 80071f6:	685b      	ldr	r3, [r3, #4]
 80071f8:	68db      	ldr	r3, [r3, #12]
 80071fa:	4a0a      	ldr	r2, [pc, #40]	; (8007224 <vTaskSwitchContext+0xbc>)
 80071fc:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80071fe:	4b09      	ldr	r3, [pc, #36]	; (8007224 <vTaskSwitchContext+0xbc>)
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	334c      	adds	r3, #76	; 0x4c
 8007204:	4a08      	ldr	r2, [pc, #32]	; (8007228 <vTaskSwitchContext+0xc0>)
 8007206:	6013      	str	r3, [r2, #0]
}
 8007208:	bf00      	nop
 800720a:	371c      	adds	r7, #28
 800720c:	46bd      	mov	sp, r7
 800720e:	bc80      	pop	{r7}
 8007210:	4770      	bx	lr
 8007212:	bf00      	nop
 8007214:	200004c4 	.word	0x200004c4
 8007218:	200004b0 	.word	0x200004b0
 800721c:	200004a4 	.word	0x200004a4
 8007220:	200003a0 	.word	0x200003a0
 8007224:	2000039c 	.word	0x2000039c
 8007228:	20000014 	.word	0x20000014

0800722c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b084      	sub	sp, #16
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
 8007234:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d10a      	bne.n	8007252 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800723c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007240:	f383 8811 	msr	BASEPRI, r3
 8007244:	f3bf 8f6f 	isb	sy
 8007248:	f3bf 8f4f 	dsb	sy
 800724c:	60fb      	str	r3, [r7, #12]
}
 800724e:	bf00      	nop
 8007250:	e7fe      	b.n	8007250 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007252:	4b07      	ldr	r3, [pc, #28]	; (8007270 <vTaskPlaceOnEventList+0x44>)
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	3318      	adds	r3, #24
 8007258:	4619      	mov	r1, r3
 800725a:	6878      	ldr	r0, [r7, #4]
 800725c:	f7fe fdfe 	bl	8005e5c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007260:	2101      	movs	r1, #1
 8007262:	6838      	ldr	r0, [r7, #0]
 8007264:	f000 fb82 	bl	800796c <prvAddCurrentTaskToDelayedList>
}
 8007268:	bf00      	nop
 800726a:	3710      	adds	r7, #16
 800726c:	46bd      	mov	sp, r7
 800726e:	bd80      	pop	{r7, pc}
 8007270:	2000039c 	.word	0x2000039c

08007274 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007274:	b580      	push	{r7, lr}
 8007276:	b086      	sub	sp, #24
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	68db      	ldr	r3, [r3, #12]
 8007280:	68db      	ldr	r3, [r3, #12]
 8007282:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007284:	693b      	ldr	r3, [r7, #16]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d10a      	bne.n	80072a0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800728a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800728e:	f383 8811 	msr	BASEPRI, r3
 8007292:	f3bf 8f6f 	isb	sy
 8007296:	f3bf 8f4f 	dsb	sy
 800729a:	60fb      	str	r3, [r7, #12]
}
 800729c:	bf00      	nop
 800729e:	e7fe      	b.n	800729e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80072a0:	693b      	ldr	r3, [r7, #16]
 80072a2:	3318      	adds	r3, #24
 80072a4:	4618      	mov	r0, r3
 80072a6:	f7fe fe11 	bl	8005ecc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80072aa:	4b1d      	ldr	r3, [pc, #116]	; (8007320 <xTaskRemoveFromEventList+0xac>)
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d11c      	bne.n	80072ec <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80072b2:	693b      	ldr	r3, [r7, #16]
 80072b4:	3304      	adds	r3, #4
 80072b6:	4618      	mov	r0, r3
 80072b8:	f7fe fe08 	bl	8005ecc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80072bc:	693b      	ldr	r3, [r7, #16]
 80072be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072c0:	2201      	movs	r2, #1
 80072c2:	409a      	lsls	r2, r3
 80072c4:	4b17      	ldr	r3, [pc, #92]	; (8007324 <xTaskRemoveFromEventList+0xb0>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4313      	orrs	r3, r2
 80072ca:	4a16      	ldr	r2, [pc, #88]	; (8007324 <xTaskRemoveFromEventList+0xb0>)
 80072cc:	6013      	str	r3, [r2, #0]
 80072ce:	693b      	ldr	r3, [r7, #16]
 80072d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072d2:	4613      	mov	r3, r2
 80072d4:	009b      	lsls	r3, r3, #2
 80072d6:	4413      	add	r3, r2
 80072d8:	009b      	lsls	r3, r3, #2
 80072da:	4a13      	ldr	r2, [pc, #76]	; (8007328 <xTaskRemoveFromEventList+0xb4>)
 80072dc:	441a      	add	r2, r3
 80072de:	693b      	ldr	r3, [r7, #16]
 80072e0:	3304      	adds	r3, #4
 80072e2:	4619      	mov	r1, r3
 80072e4:	4610      	mov	r0, r2
 80072e6:	f7fe fd96 	bl	8005e16 <vListInsertEnd>
 80072ea:	e005      	b.n	80072f8 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80072ec:	693b      	ldr	r3, [r7, #16]
 80072ee:	3318      	adds	r3, #24
 80072f0:	4619      	mov	r1, r3
 80072f2:	480e      	ldr	r0, [pc, #56]	; (800732c <xTaskRemoveFromEventList+0xb8>)
 80072f4:	f7fe fd8f 	bl	8005e16 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80072f8:	693b      	ldr	r3, [r7, #16]
 80072fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072fc:	4b0c      	ldr	r3, [pc, #48]	; (8007330 <xTaskRemoveFromEventList+0xbc>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007302:	429a      	cmp	r2, r3
 8007304:	d905      	bls.n	8007312 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007306:	2301      	movs	r3, #1
 8007308:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800730a:	4b0a      	ldr	r3, [pc, #40]	; (8007334 <xTaskRemoveFromEventList+0xc0>)
 800730c:	2201      	movs	r2, #1
 800730e:	601a      	str	r2, [r3, #0]
 8007310:	e001      	b.n	8007316 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8007312:	2300      	movs	r3, #0
 8007314:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007316:	697b      	ldr	r3, [r7, #20]
}
 8007318:	4618      	mov	r0, r3
 800731a:	3718      	adds	r7, #24
 800731c:	46bd      	mov	sp, r7
 800731e:	bd80      	pop	{r7, pc}
 8007320:	200004c4 	.word	0x200004c4
 8007324:	200004a4 	.word	0x200004a4
 8007328:	200003a0 	.word	0x200003a0
 800732c:	2000045c 	.word	0x2000045c
 8007330:	2000039c 	.word	0x2000039c
 8007334:	200004b0 	.word	0x200004b0

08007338 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007338:	b480      	push	{r7}
 800733a:	b083      	sub	sp, #12
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007340:	4b06      	ldr	r3, [pc, #24]	; (800735c <vTaskInternalSetTimeOutState+0x24>)
 8007342:	681a      	ldr	r2, [r3, #0]
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007348:	4b05      	ldr	r3, [pc, #20]	; (8007360 <vTaskInternalSetTimeOutState+0x28>)
 800734a:	681a      	ldr	r2, [r3, #0]
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	605a      	str	r2, [r3, #4]
}
 8007350:	bf00      	nop
 8007352:	370c      	adds	r7, #12
 8007354:	46bd      	mov	sp, r7
 8007356:	bc80      	pop	{r7}
 8007358:	4770      	bx	lr
 800735a:	bf00      	nop
 800735c:	200004b4 	.word	0x200004b4
 8007360:	200004a0 	.word	0x200004a0

08007364 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007364:	b580      	push	{r7, lr}
 8007366:	b088      	sub	sp, #32
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
 800736c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d10a      	bne.n	800738a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007374:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007378:	f383 8811 	msr	BASEPRI, r3
 800737c:	f3bf 8f6f 	isb	sy
 8007380:	f3bf 8f4f 	dsb	sy
 8007384:	613b      	str	r3, [r7, #16]
}
 8007386:	bf00      	nop
 8007388:	e7fe      	b.n	8007388 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800738a:	683b      	ldr	r3, [r7, #0]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d10a      	bne.n	80073a6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007390:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007394:	f383 8811 	msr	BASEPRI, r3
 8007398:	f3bf 8f6f 	isb	sy
 800739c:	f3bf 8f4f 	dsb	sy
 80073a0:	60fb      	str	r3, [r7, #12]
}
 80073a2:	bf00      	nop
 80073a4:	e7fe      	b.n	80073a4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80073a6:	f000 fc39 	bl	8007c1c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80073aa:	4b1d      	ldr	r3, [pc, #116]	; (8007420 <xTaskCheckForTimeOut+0xbc>)
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	69ba      	ldr	r2, [r7, #24]
 80073b6:	1ad3      	subs	r3, r2, r3
 80073b8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073c2:	d102      	bne.n	80073ca <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80073c4:	2300      	movs	r3, #0
 80073c6:	61fb      	str	r3, [r7, #28]
 80073c8:	e023      	b.n	8007412 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681a      	ldr	r2, [r3, #0]
 80073ce:	4b15      	ldr	r3, [pc, #84]	; (8007424 <xTaskCheckForTimeOut+0xc0>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	429a      	cmp	r2, r3
 80073d4:	d007      	beq.n	80073e6 <xTaskCheckForTimeOut+0x82>
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	685b      	ldr	r3, [r3, #4]
 80073da:	69ba      	ldr	r2, [r7, #24]
 80073dc:	429a      	cmp	r2, r3
 80073de:	d302      	bcc.n	80073e6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80073e0:	2301      	movs	r3, #1
 80073e2:	61fb      	str	r3, [r7, #28]
 80073e4:	e015      	b.n	8007412 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80073e6:	683b      	ldr	r3, [r7, #0]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	697a      	ldr	r2, [r7, #20]
 80073ec:	429a      	cmp	r2, r3
 80073ee:	d20b      	bcs.n	8007408 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	681a      	ldr	r2, [r3, #0]
 80073f4:	697b      	ldr	r3, [r7, #20]
 80073f6:	1ad2      	subs	r2, r2, r3
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80073fc:	6878      	ldr	r0, [r7, #4]
 80073fe:	f7ff ff9b 	bl	8007338 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007402:	2300      	movs	r3, #0
 8007404:	61fb      	str	r3, [r7, #28]
 8007406:	e004      	b.n	8007412 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	2200      	movs	r2, #0
 800740c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800740e:	2301      	movs	r3, #1
 8007410:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007412:	f000 fc33 	bl	8007c7c <vPortExitCritical>

	return xReturn;
 8007416:	69fb      	ldr	r3, [r7, #28]
}
 8007418:	4618      	mov	r0, r3
 800741a:	3720      	adds	r7, #32
 800741c:	46bd      	mov	sp, r7
 800741e:	bd80      	pop	{r7, pc}
 8007420:	200004a0 	.word	0x200004a0
 8007424:	200004b4 	.word	0x200004b4

08007428 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007428:	b480      	push	{r7}
 800742a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800742c:	4b03      	ldr	r3, [pc, #12]	; (800743c <vTaskMissedYield+0x14>)
 800742e:	2201      	movs	r2, #1
 8007430:	601a      	str	r2, [r3, #0]
}
 8007432:	bf00      	nop
 8007434:	46bd      	mov	sp, r7
 8007436:	bc80      	pop	{r7}
 8007438:	4770      	bx	lr
 800743a:	bf00      	nop
 800743c:	200004b0 	.word	0x200004b0

08007440 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007440:	b580      	push	{r7, lr}
 8007442:	b082      	sub	sp, #8
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007448:	f000 f852 	bl	80074f0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800744c:	4b06      	ldr	r3, [pc, #24]	; (8007468 <prvIdleTask+0x28>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	2b01      	cmp	r3, #1
 8007452:	d9f9      	bls.n	8007448 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007454:	4b05      	ldr	r3, [pc, #20]	; (800746c <prvIdleTask+0x2c>)
 8007456:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800745a:	601a      	str	r2, [r3, #0]
 800745c:	f3bf 8f4f 	dsb	sy
 8007460:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007464:	e7f0      	b.n	8007448 <prvIdleTask+0x8>
 8007466:	bf00      	nop
 8007468:	200003a0 	.word	0x200003a0
 800746c:	e000ed04 	.word	0xe000ed04

08007470 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b082      	sub	sp, #8
 8007474:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007476:	2300      	movs	r3, #0
 8007478:	607b      	str	r3, [r7, #4]
 800747a:	e00c      	b.n	8007496 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800747c:	687a      	ldr	r2, [r7, #4]
 800747e:	4613      	mov	r3, r2
 8007480:	009b      	lsls	r3, r3, #2
 8007482:	4413      	add	r3, r2
 8007484:	009b      	lsls	r3, r3, #2
 8007486:	4a12      	ldr	r2, [pc, #72]	; (80074d0 <prvInitialiseTaskLists+0x60>)
 8007488:	4413      	add	r3, r2
 800748a:	4618      	mov	r0, r3
 800748c:	f7fe fc98 	bl	8005dc0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	3301      	adds	r3, #1
 8007494:	607b      	str	r3, [r7, #4]
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2b06      	cmp	r3, #6
 800749a:	d9ef      	bls.n	800747c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800749c:	480d      	ldr	r0, [pc, #52]	; (80074d4 <prvInitialiseTaskLists+0x64>)
 800749e:	f7fe fc8f 	bl	8005dc0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80074a2:	480d      	ldr	r0, [pc, #52]	; (80074d8 <prvInitialiseTaskLists+0x68>)
 80074a4:	f7fe fc8c 	bl	8005dc0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80074a8:	480c      	ldr	r0, [pc, #48]	; (80074dc <prvInitialiseTaskLists+0x6c>)
 80074aa:	f7fe fc89 	bl	8005dc0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80074ae:	480c      	ldr	r0, [pc, #48]	; (80074e0 <prvInitialiseTaskLists+0x70>)
 80074b0:	f7fe fc86 	bl	8005dc0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80074b4:	480b      	ldr	r0, [pc, #44]	; (80074e4 <prvInitialiseTaskLists+0x74>)
 80074b6:	f7fe fc83 	bl	8005dc0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80074ba:	4b0b      	ldr	r3, [pc, #44]	; (80074e8 <prvInitialiseTaskLists+0x78>)
 80074bc:	4a05      	ldr	r2, [pc, #20]	; (80074d4 <prvInitialiseTaskLists+0x64>)
 80074be:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80074c0:	4b0a      	ldr	r3, [pc, #40]	; (80074ec <prvInitialiseTaskLists+0x7c>)
 80074c2:	4a05      	ldr	r2, [pc, #20]	; (80074d8 <prvInitialiseTaskLists+0x68>)
 80074c4:	601a      	str	r2, [r3, #0]
}
 80074c6:	bf00      	nop
 80074c8:	3708      	adds	r7, #8
 80074ca:	46bd      	mov	sp, r7
 80074cc:	bd80      	pop	{r7, pc}
 80074ce:	bf00      	nop
 80074d0:	200003a0 	.word	0x200003a0
 80074d4:	2000042c 	.word	0x2000042c
 80074d8:	20000440 	.word	0x20000440
 80074dc:	2000045c 	.word	0x2000045c
 80074e0:	20000470 	.word	0x20000470
 80074e4:	20000488 	.word	0x20000488
 80074e8:	20000454 	.word	0x20000454
 80074ec:	20000458 	.word	0x20000458

080074f0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b082      	sub	sp, #8
 80074f4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80074f6:	e019      	b.n	800752c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80074f8:	f000 fb90 	bl	8007c1c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80074fc:	4b10      	ldr	r3, [pc, #64]	; (8007540 <prvCheckTasksWaitingTermination+0x50>)
 80074fe:	68db      	ldr	r3, [r3, #12]
 8007500:	68db      	ldr	r3, [r3, #12]
 8007502:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	3304      	adds	r3, #4
 8007508:	4618      	mov	r0, r3
 800750a:	f7fe fcdf 	bl	8005ecc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800750e:	4b0d      	ldr	r3, [pc, #52]	; (8007544 <prvCheckTasksWaitingTermination+0x54>)
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	3b01      	subs	r3, #1
 8007514:	4a0b      	ldr	r2, [pc, #44]	; (8007544 <prvCheckTasksWaitingTermination+0x54>)
 8007516:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007518:	4b0b      	ldr	r3, [pc, #44]	; (8007548 <prvCheckTasksWaitingTermination+0x58>)
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	3b01      	subs	r3, #1
 800751e:	4a0a      	ldr	r2, [pc, #40]	; (8007548 <prvCheckTasksWaitingTermination+0x58>)
 8007520:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007522:	f000 fbab 	bl	8007c7c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007526:	6878      	ldr	r0, [r7, #4]
 8007528:	f000 f810 	bl	800754c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800752c:	4b06      	ldr	r3, [pc, #24]	; (8007548 <prvCheckTasksWaitingTermination+0x58>)
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d1e1      	bne.n	80074f8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007534:	bf00      	nop
 8007536:	bf00      	nop
 8007538:	3708      	adds	r7, #8
 800753a:	46bd      	mov	sp, r7
 800753c:	bd80      	pop	{r7, pc}
 800753e:	bf00      	nop
 8007540:	20000470 	.word	0x20000470
 8007544:	2000049c 	.word	0x2000049c
 8007548:	20000484 	.word	0x20000484

0800754c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800754c:	b580      	push	{r7, lr}
 800754e:	b084      	sub	sp, #16
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	334c      	adds	r3, #76	; 0x4c
 8007558:	4618      	mov	r0, r3
 800755a:	f000 fef1 	bl	8008340 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8007564:	2b00      	cmp	r3, #0
 8007566:	d108      	bne.n	800757a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800756c:	4618      	mov	r0, r3
 800756e:	f000 fd21 	bl	8007fb4 <vPortFree>
				vPortFree( pxTCB );
 8007572:	6878      	ldr	r0, [r7, #4]
 8007574:	f000 fd1e 	bl	8007fb4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007578:	e018      	b.n	80075ac <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8007580:	2b01      	cmp	r3, #1
 8007582:	d103      	bne.n	800758c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007584:	6878      	ldr	r0, [r7, #4]
 8007586:	f000 fd15 	bl	8007fb4 <vPortFree>
	}
 800758a:	e00f      	b.n	80075ac <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8007592:	2b02      	cmp	r3, #2
 8007594:	d00a      	beq.n	80075ac <prvDeleteTCB+0x60>
	__asm volatile
 8007596:	f04f 0350 	mov.w	r3, #80	; 0x50
 800759a:	f383 8811 	msr	BASEPRI, r3
 800759e:	f3bf 8f6f 	isb	sy
 80075a2:	f3bf 8f4f 	dsb	sy
 80075a6:	60fb      	str	r3, [r7, #12]
}
 80075a8:	bf00      	nop
 80075aa:	e7fe      	b.n	80075aa <prvDeleteTCB+0x5e>
	}
 80075ac:	bf00      	nop
 80075ae:	3710      	adds	r7, #16
 80075b0:	46bd      	mov	sp, r7
 80075b2:	bd80      	pop	{r7, pc}

080075b4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80075b4:	b480      	push	{r7}
 80075b6:	b083      	sub	sp, #12
 80075b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80075ba:	4b0c      	ldr	r3, [pc, #48]	; (80075ec <prvResetNextTaskUnblockTime+0x38>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d104      	bne.n	80075ce <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80075c4:	4b0a      	ldr	r3, [pc, #40]	; (80075f0 <prvResetNextTaskUnblockTime+0x3c>)
 80075c6:	f04f 32ff 	mov.w	r2, #4294967295
 80075ca:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80075cc:	e008      	b.n	80075e0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80075ce:	4b07      	ldr	r3, [pc, #28]	; (80075ec <prvResetNextTaskUnblockTime+0x38>)
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	68db      	ldr	r3, [r3, #12]
 80075d4:	68db      	ldr	r3, [r3, #12]
 80075d6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	685b      	ldr	r3, [r3, #4]
 80075dc:	4a04      	ldr	r2, [pc, #16]	; (80075f0 <prvResetNextTaskUnblockTime+0x3c>)
 80075de:	6013      	str	r3, [r2, #0]
}
 80075e0:	bf00      	nop
 80075e2:	370c      	adds	r7, #12
 80075e4:	46bd      	mov	sp, r7
 80075e6:	bc80      	pop	{r7}
 80075e8:	4770      	bx	lr
 80075ea:	bf00      	nop
 80075ec:	20000454 	.word	0x20000454
 80075f0:	200004bc 	.word	0x200004bc

080075f4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80075f4:	b480      	push	{r7}
 80075f6:	b083      	sub	sp, #12
 80075f8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80075fa:	4b0b      	ldr	r3, [pc, #44]	; (8007628 <xTaskGetSchedulerState+0x34>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d102      	bne.n	8007608 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007602:	2301      	movs	r3, #1
 8007604:	607b      	str	r3, [r7, #4]
 8007606:	e008      	b.n	800761a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007608:	4b08      	ldr	r3, [pc, #32]	; (800762c <xTaskGetSchedulerState+0x38>)
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d102      	bne.n	8007616 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007610:	2302      	movs	r3, #2
 8007612:	607b      	str	r3, [r7, #4]
 8007614:	e001      	b.n	800761a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007616:	2300      	movs	r3, #0
 8007618:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800761a:	687b      	ldr	r3, [r7, #4]
	}
 800761c:	4618      	mov	r0, r3
 800761e:	370c      	adds	r7, #12
 8007620:	46bd      	mov	sp, r7
 8007622:	bc80      	pop	{r7}
 8007624:	4770      	bx	lr
 8007626:	bf00      	nop
 8007628:	200004a8 	.word	0x200004a8
 800762c:	200004c4 	.word	0x200004c4

08007630 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007630:	b580      	push	{r7, lr}
 8007632:	b084      	sub	sp, #16
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800763c:	2300      	movs	r3, #0
 800763e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	2b00      	cmp	r3, #0
 8007644:	d05e      	beq.n	8007704 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007646:	68bb      	ldr	r3, [r7, #8]
 8007648:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800764a:	4b31      	ldr	r3, [pc, #196]	; (8007710 <xTaskPriorityInherit+0xe0>)
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007650:	429a      	cmp	r2, r3
 8007652:	d24e      	bcs.n	80076f2 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007654:	68bb      	ldr	r3, [r7, #8]
 8007656:	699b      	ldr	r3, [r3, #24]
 8007658:	2b00      	cmp	r3, #0
 800765a:	db06      	blt.n	800766a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800765c:	4b2c      	ldr	r3, [pc, #176]	; (8007710 <xTaskPriorityInherit+0xe0>)
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007662:	f1c3 0207 	rsb	r2, r3, #7
 8007666:	68bb      	ldr	r3, [r7, #8]
 8007668:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	6959      	ldr	r1, [r3, #20]
 800766e:	68bb      	ldr	r3, [r7, #8]
 8007670:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007672:	4613      	mov	r3, r2
 8007674:	009b      	lsls	r3, r3, #2
 8007676:	4413      	add	r3, r2
 8007678:	009b      	lsls	r3, r3, #2
 800767a:	4a26      	ldr	r2, [pc, #152]	; (8007714 <xTaskPriorityInherit+0xe4>)
 800767c:	4413      	add	r3, r2
 800767e:	4299      	cmp	r1, r3
 8007680:	d12f      	bne.n	80076e2 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007682:	68bb      	ldr	r3, [r7, #8]
 8007684:	3304      	adds	r3, #4
 8007686:	4618      	mov	r0, r3
 8007688:	f7fe fc20 	bl	8005ecc <uxListRemove>
 800768c:	4603      	mov	r3, r0
 800768e:	2b00      	cmp	r3, #0
 8007690:	d10a      	bne.n	80076a8 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007696:	2201      	movs	r2, #1
 8007698:	fa02 f303 	lsl.w	r3, r2, r3
 800769c:	43da      	mvns	r2, r3
 800769e:	4b1e      	ldr	r3, [pc, #120]	; (8007718 <xTaskPriorityInherit+0xe8>)
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	4013      	ands	r3, r2
 80076a4:	4a1c      	ldr	r2, [pc, #112]	; (8007718 <xTaskPriorityInherit+0xe8>)
 80076a6:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80076a8:	4b19      	ldr	r3, [pc, #100]	; (8007710 <xTaskPriorityInherit+0xe0>)
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076ae:	68bb      	ldr	r3, [r7, #8]
 80076b0:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80076b2:	68bb      	ldr	r3, [r7, #8]
 80076b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076b6:	2201      	movs	r2, #1
 80076b8:	409a      	lsls	r2, r3
 80076ba:	4b17      	ldr	r3, [pc, #92]	; (8007718 <xTaskPriorityInherit+0xe8>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	4313      	orrs	r3, r2
 80076c0:	4a15      	ldr	r2, [pc, #84]	; (8007718 <xTaskPriorityInherit+0xe8>)
 80076c2:	6013      	str	r3, [r2, #0]
 80076c4:	68bb      	ldr	r3, [r7, #8]
 80076c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076c8:	4613      	mov	r3, r2
 80076ca:	009b      	lsls	r3, r3, #2
 80076cc:	4413      	add	r3, r2
 80076ce:	009b      	lsls	r3, r3, #2
 80076d0:	4a10      	ldr	r2, [pc, #64]	; (8007714 <xTaskPriorityInherit+0xe4>)
 80076d2:	441a      	add	r2, r3
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	3304      	adds	r3, #4
 80076d8:	4619      	mov	r1, r3
 80076da:	4610      	mov	r0, r2
 80076dc:	f7fe fb9b 	bl	8005e16 <vListInsertEnd>
 80076e0:	e004      	b.n	80076ec <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80076e2:	4b0b      	ldr	r3, [pc, #44]	; (8007710 <xTaskPriorityInherit+0xe0>)
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076e8:	68bb      	ldr	r3, [r7, #8]
 80076ea:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80076ec:	2301      	movs	r3, #1
 80076ee:	60fb      	str	r3, [r7, #12]
 80076f0:	e008      	b.n	8007704 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80076f2:	68bb      	ldr	r3, [r7, #8]
 80076f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80076f6:	4b06      	ldr	r3, [pc, #24]	; (8007710 <xTaskPriorityInherit+0xe0>)
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076fc:	429a      	cmp	r2, r3
 80076fe:	d201      	bcs.n	8007704 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007700:	2301      	movs	r3, #1
 8007702:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007704:	68fb      	ldr	r3, [r7, #12]
	}
 8007706:	4618      	mov	r0, r3
 8007708:	3710      	adds	r7, #16
 800770a:	46bd      	mov	sp, r7
 800770c:	bd80      	pop	{r7, pc}
 800770e:	bf00      	nop
 8007710:	2000039c 	.word	0x2000039c
 8007714:	200003a0 	.word	0x200003a0
 8007718:	200004a4 	.word	0x200004a4

0800771c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800771c:	b580      	push	{r7, lr}
 800771e:	b086      	sub	sp, #24
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007728:	2300      	movs	r3, #0
 800772a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d06e      	beq.n	8007810 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007732:	4b3a      	ldr	r3, [pc, #232]	; (800781c <xTaskPriorityDisinherit+0x100>)
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	693a      	ldr	r2, [r7, #16]
 8007738:	429a      	cmp	r2, r3
 800773a:	d00a      	beq.n	8007752 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800773c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007740:	f383 8811 	msr	BASEPRI, r3
 8007744:	f3bf 8f6f 	isb	sy
 8007748:	f3bf 8f4f 	dsb	sy
 800774c:	60fb      	str	r3, [r7, #12]
}
 800774e:	bf00      	nop
 8007750:	e7fe      	b.n	8007750 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007752:	693b      	ldr	r3, [r7, #16]
 8007754:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007756:	2b00      	cmp	r3, #0
 8007758:	d10a      	bne.n	8007770 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800775a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800775e:	f383 8811 	msr	BASEPRI, r3
 8007762:	f3bf 8f6f 	isb	sy
 8007766:	f3bf 8f4f 	dsb	sy
 800776a:	60bb      	str	r3, [r7, #8]
}
 800776c:	bf00      	nop
 800776e:	e7fe      	b.n	800776e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007770:	693b      	ldr	r3, [r7, #16]
 8007772:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007774:	1e5a      	subs	r2, r3, #1
 8007776:	693b      	ldr	r3, [r7, #16]
 8007778:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800777a:	693b      	ldr	r3, [r7, #16]
 800777c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800777e:	693b      	ldr	r3, [r7, #16]
 8007780:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007782:	429a      	cmp	r2, r3
 8007784:	d044      	beq.n	8007810 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007786:	693b      	ldr	r3, [r7, #16]
 8007788:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800778a:	2b00      	cmp	r3, #0
 800778c:	d140      	bne.n	8007810 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800778e:	693b      	ldr	r3, [r7, #16]
 8007790:	3304      	adds	r3, #4
 8007792:	4618      	mov	r0, r3
 8007794:	f7fe fb9a 	bl	8005ecc <uxListRemove>
 8007798:	4603      	mov	r3, r0
 800779a:	2b00      	cmp	r3, #0
 800779c:	d115      	bne.n	80077ca <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800779e:	693b      	ldr	r3, [r7, #16]
 80077a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077a2:	491f      	ldr	r1, [pc, #124]	; (8007820 <xTaskPriorityDisinherit+0x104>)
 80077a4:	4613      	mov	r3, r2
 80077a6:	009b      	lsls	r3, r3, #2
 80077a8:	4413      	add	r3, r2
 80077aa:	009b      	lsls	r3, r3, #2
 80077ac:	440b      	add	r3, r1
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d10a      	bne.n	80077ca <xTaskPriorityDisinherit+0xae>
 80077b4:	693b      	ldr	r3, [r7, #16]
 80077b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077b8:	2201      	movs	r2, #1
 80077ba:	fa02 f303 	lsl.w	r3, r2, r3
 80077be:	43da      	mvns	r2, r3
 80077c0:	4b18      	ldr	r3, [pc, #96]	; (8007824 <xTaskPriorityDisinherit+0x108>)
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	4013      	ands	r3, r2
 80077c6:	4a17      	ldr	r2, [pc, #92]	; (8007824 <xTaskPriorityDisinherit+0x108>)
 80077c8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80077ca:	693b      	ldr	r3, [r7, #16]
 80077cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80077ce:	693b      	ldr	r3, [r7, #16]
 80077d0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80077d2:	693b      	ldr	r3, [r7, #16]
 80077d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077d6:	f1c3 0207 	rsb	r2, r3, #7
 80077da:	693b      	ldr	r3, [r7, #16]
 80077dc:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80077de:	693b      	ldr	r3, [r7, #16]
 80077e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077e2:	2201      	movs	r2, #1
 80077e4:	409a      	lsls	r2, r3
 80077e6:	4b0f      	ldr	r3, [pc, #60]	; (8007824 <xTaskPriorityDisinherit+0x108>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	4313      	orrs	r3, r2
 80077ec:	4a0d      	ldr	r2, [pc, #52]	; (8007824 <xTaskPriorityDisinherit+0x108>)
 80077ee:	6013      	str	r3, [r2, #0]
 80077f0:	693b      	ldr	r3, [r7, #16]
 80077f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077f4:	4613      	mov	r3, r2
 80077f6:	009b      	lsls	r3, r3, #2
 80077f8:	4413      	add	r3, r2
 80077fa:	009b      	lsls	r3, r3, #2
 80077fc:	4a08      	ldr	r2, [pc, #32]	; (8007820 <xTaskPriorityDisinherit+0x104>)
 80077fe:	441a      	add	r2, r3
 8007800:	693b      	ldr	r3, [r7, #16]
 8007802:	3304      	adds	r3, #4
 8007804:	4619      	mov	r1, r3
 8007806:	4610      	mov	r0, r2
 8007808:	f7fe fb05 	bl	8005e16 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800780c:	2301      	movs	r3, #1
 800780e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007810:	697b      	ldr	r3, [r7, #20]
	}
 8007812:	4618      	mov	r0, r3
 8007814:	3718      	adds	r7, #24
 8007816:	46bd      	mov	sp, r7
 8007818:	bd80      	pop	{r7, pc}
 800781a:	bf00      	nop
 800781c:	2000039c 	.word	0x2000039c
 8007820:	200003a0 	.word	0x200003a0
 8007824:	200004a4 	.word	0x200004a4

08007828 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007828:	b580      	push	{r7, lr}
 800782a:	b088      	sub	sp, #32
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
 8007830:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007836:	2301      	movs	r3, #1
 8007838:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	2b00      	cmp	r3, #0
 800783e:	d077      	beq.n	8007930 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007840:	69bb      	ldr	r3, [r7, #24]
 8007842:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007844:	2b00      	cmp	r3, #0
 8007846:	d10a      	bne.n	800785e <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8007848:	f04f 0350 	mov.w	r3, #80	; 0x50
 800784c:	f383 8811 	msr	BASEPRI, r3
 8007850:	f3bf 8f6f 	isb	sy
 8007854:	f3bf 8f4f 	dsb	sy
 8007858:	60fb      	str	r3, [r7, #12]
}
 800785a:	bf00      	nop
 800785c:	e7fe      	b.n	800785c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800785e:	69bb      	ldr	r3, [r7, #24]
 8007860:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007862:	683a      	ldr	r2, [r7, #0]
 8007864:	429a      	cmp	r2, r3
 8007866:	d902      	bls.n	800786e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	61fb      	str	r3, [r7, #28]
 800786c:	e002      	b.n	8007874 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800786e:	69bb      	ldr	r3, [r7, #24]
 8007870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007872:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007874:	69bb      	ldr	r3, [r7, #24]
 8007876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007878:	69fa      	ldr	r2, [r7, #28]
 800787a:	429a      	cmp	r2, r3
 800787c:	d058      	beq.n	8007930 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800787e:	69bb      	ldr	r3, [r7, #24]
 8007880:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007882:	697a      	ldr	r2, [r7, #20]
 8007884:	429a      	cmp	r2, r3
 8007886:	d153      	bne.n	8007930 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007888:	4b2b      	ldr	r3, [pc, #172]	; (8007938 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	69ba      	ldr	r2, [r7, #24]
 800788e:	429a      	cmp	r2, r3
 8007890:	d10a      	bne.n	80078a8 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8007892:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007896:	f383 8811 	msr	BASEPRI, r3
 800789a:	f3bf 8f6f 	isb	sy
 800789e:	f3bf 8f4f 	dsb	sy
 80078a2:	60bb      	str	r3, [r7, #8]
}
 80078a4:	bf00      	nop
 80078a6:	e7fe      	b.n	80078a6 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80078a8:	69bb      	ldr	r3, [r7, #24]
 80078aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078ac:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80078ae:	69bb      	ldr	r3, [r7, #24]
 80078b0:	69fa      	ldr	r2, [r7, #28]
 80078b2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80078b4:	69bb      	ldr	r3, [r7, #24]
 80078b6:	699b      	ldr	r3, [r3, #24]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	db04      	blt.n	80078c6 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80078bc:	69fb      	ldr	r3, [r7, #28]
 80078be:	f1c3 0207 	rsb	r2, r3, #7
 80078c2:	69bb      	ldr	r3, [r7, #24]
 80078c4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80078c6:	69bb      	ldr	r3, [r7, #24]
 80078c8:	6959      	ldr	r1, [r3, #20]
 80078ca:	693a      	ldr	r2, [r7, #16]
 80078cc:	4613      	mov	r3, r2
 80078ce:	009b      	lsls	r3, r3, #2
 80078d0:	4413      	add	r3, r2
 80078d2:	009b      	lsls	r3, r3, #2
 80078d4:	4a19      	ldr	r2, [pc, #100]	; (800793c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80078d6:	4413      	add	r3, r2
 80078d8:	4299      	cmp	r1, r3
 80078da:	d129      	bne.n	8007930 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80078dc:	69bb      	ldr	r3, [r7, #24]
 80078de:	3304      	adds	r3, #4
 80078e0:	4618      	mov	r0, r3
 80078e2:	f7fe faf3 	bl	8005ecc <uxListRemove>
 80078e6:	4603      	mov	r3, r0
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d10a      	bne.n	8007902 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80078ec:	69bb      	ldr	r3, [r7, #24]
 80078ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078f0:	2201      	movs	r2, #1
 80078f2:	fa02 f303 	lsl.w	r3, r2, r3
 80078f6:	43da      	mvns	r2, r3
 80078f8:	4b11      	ldr	r3, [pc, #68]	; (8007940 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	4013      	ands	r3, r2
 80078fe:	4a10      	ldr	r2, [pc, #64]	; (8007940 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007900:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007902:	69bb      	ldr	r3, [r7, #24]
 8007904:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007906:	2201      	movs	r2, #1
 8007908:	409a      	lsls	r2, r3
 800790a:	4b0d      	ldr	r3, [pc, #52]	; (8007940 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	4313      	orrs	r3, r2
 8007910:	4a0b      	ldr	r2, [pc, #44]	; (8007940 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007912:	6013      	str	r3, [r2, #0]
 8007914:	69bb      	ldr	r3, [r7, #24]
 8007916:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007918:	4613      	mov	r3, r2
 800791a:	009b      	lsls	r3, r3, #2
 800791c:	4413      	add	r3, r2
 800791e:	009b      	lsls	r3, r3, #2
 8007920:	4a06      	ldr	r2, [pc, #24]	; (800793c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8007922:	441a      	add	r2, r3
 8007924:	69bb      	ldr	r3, [r7, #24]
 8007926:	3304      	adds	r3, #4
 8007928:	4619      	mov	r1, r3
 800792a:	4610      	mov	r0, r2
 800792c:	f7fe fa73 	bl	8005e16 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007930:	bf00      	nop
 8007932:	3720      	adds	r7, #32
 8007934:	46bd      	mov	sp, r7
 8007936:	bd80      	pop	{r7, pc}
 8007938:	2000039c 	.word	0x2000039c
 800793c:	200003a0 	.word	0x200003a0
 8007940:	200004a4 	.word	0x200004a4

08007944 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007944:	b480      	push	{r7}
 8007946:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007948:	4b07      	ldr	r3, [pc, #28]	; (8007968 <pvTaskIncrementMutexHeldCount+0x24>)
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d004      	beq.n	800795a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007950:	4b05      	ldr	r3, [pc, #20]	; (8007968 <pvTaskIncrementMutexHeldCount+0x24>)
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007956:	3201      	adds	r2, #1
 8007958:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800795a:	4b03      	ldr	r3, [pc, #12]	; (8007968 <pvTaskIncrementMutexHeldCount+0x24>)
 800795c:	681b      	ldr	r3, [r3, #0]
	}
 800795e:	4618      	mov	r0, r3
 8007960:	46bd      	mov	sp, r7
 8007962:	bc80      	pop	{r7}
 8007964:	4770      	bx	lr
 8007966:	bf00      	nop
 8007968:	2000039c 	.word	0x2000039c

0800796c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b084      	sub	sp, #16
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
 8007974:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007976:	4b29      	ldr	r3, [pc, #164]	; (8007a1c <prvAddCurrentTaskToDelayedList+0xb0>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800797c:	4b28      	ldr	r3, [pc, #160]	; (8007a20 <prvAddCurrentTaskToDelayedList+0xb4>)
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	3304      	adds	r3, #4
 8007982:	4618      	mov	r0, r3
 8007984:	f7fe faa2 	bl	8005ecc <uxListRemove>
 8007988:	4603      	mov	r3, r0
 800798a:	2b00      	cmp	r3, #0
 800798c:	d10b      	bne.n	80079a6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800798e:	4b24      	ldr	r3, [pc, #144]	; (8007a20 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007994:	2201      	movs	r2, #1
 8007996:	fa02 f303 	lsl.w	r3, r2, r3
 800799a:	43da      	mvns	r2, r3
 800799c:	4b21      	ldr	r3, [pc, #132]	; (8007a24 <prvAddCurrentTaskToDelayedList+0xb8>)
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	4013      	ands	r3, r2
 80079a2:	4a20      	ldr	r2, [pc, #128]	; (8007a24 <prvAddCurrentTaskToDelayedList+0xb8>)
 80079a4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079ac:	d10a      	bne.n	80079c4 <prvAddCurrentTaskToDelayedList+0x58>
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d007      	beq.n	80079c4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80079b4:	4b1a      	ldr	r3, [pc, #104]	; (8007a20 <prvAddCurrentTaskToDelayedList+0xb4>)
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	3304      	adds	r3, #4
 80079ba:	4619      	mov	r1, r3
 80079bc:	481a      	ldr	r0, [pc, #104]	; (8007a28 <prvAddCurrentTaskToDelayedList+0xbc>)
 80079be:	f7fe fa2a 	bl	8005e16 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80079c2:	e026      	b.n	8007a12 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80079c4:	68fa      	ldr	r2, [r7, #12]
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	4413      	add	r3, r2
 80079ca:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80079cc:	4b14      	ldr	r3, [pc, #80]	; (8007a20 <prvAddCurrentTaskToDelayedList+0xb4>)
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	68ba      	ldr	r2, [r7, #8]
 80079d2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80079d4:	68ba      	ldr	r2, [r7, #8]
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	429a      	cmp	r2, r3
 80079da:	d209      	bcs.n	80079f0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80079dc:	4b13      	ldr	r3, [pc, #76]	; (8007a2c <prvAddCurrentTaskToDelayedList+0xc0>)
 80079de:	681a      	ldr	r2, [r3, #0]
 80079e0:	4b0f      	ldr	r3, [pc, #60]	; (8007a20 <prvAddCurrentTaskToDelayedList+0xb4>)
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	3304      	adds	r3, #4
 80079e6:	4619      	mov	r1, r3
 80079e8:	4610      	mov	r0, r2
 80079ea:	f7fe fa37 	bl	8005e5c <vListInsert>
}
 80079ee:	e010      	b.n	8007a12 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80079f0:	4b0f      	ldr	r3, [pc, #60]	; (8007a30 <prvAddCurrentTaskToDelayedList+0xc4>)
 80079f2:	681a      	ldr	r2, [r3, #0]
 80079f4:	4b0a      	ldr	r3, [pc, #40]	; (8007a20 <prvAddCurrentTaskToDelayedList+0xb4>)
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	3304      	adds	r3, #4
 80079fa:	4619      	mov	r1, r3
 80079fc:	4610      	mov	r0, r2
 80079fe:	f7fe fa2d 	bl	8005e5c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007a02:	4b0c      	ldr	r3, [pc, #48]	; (8007a34 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	68ba      	ldr	r2, [r7, #8]
 8007a08:	429a      	cmp	r2, r3
 8007a0a:	d202      	bcs.n	8007a12 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007a0c:	4a09      	ldr	r2, [pc, #36]	; (8007a34 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007a0e:	68bb      	ldr	r3, [r7, #8]
 8007a10:	6013      	str	r3, [r2, #0]
}
 8007a12:	bf00      	nop
 8007a14:	3710      	adds	r7, #16
 8007a16:	46bd      	mov	sp, r7
 8007a18:	bd80      	pop	{r7, pc}
 8007a1a:	bf00      	nop
 8007a1c:	200004a0 	.word	0x200004a0
 8007a20:	2000039c 	.word	0x2000039c
 8007a24:	200004a4 	.word	0x200004a4
 8007a28:	20000488 	.word	0x20000488
 8007a2c:	20000458 	.word	0x20000458
 8007a30:	20000454 	.word	0x20000454
 8007a34:	200004bc 	.word	0x200004bc

08007a38 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007a38:	b480      	push	{r7}
 8007a3a:	b085      	sub	sp, #20
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	60f8      	str	r0, [r7, #12]
 8007a40:	60b9      	str	r1, [r7, #8]
 8007a42:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	3b04      	subs	r3, #4
 8007a48:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007a50:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	3b04      	subs	r3, #4
 8007a56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007a58:	68bb      	ldr	r3, [r7, #8]
 8007a5a:	f023 0201 	bic.w	r2, r3, #1
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	3b04      	subs	r3, #4
 8007a66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007a68:	4a08      	ldr	r2, [pc, #32]	; (8007a8c <pxPortInitialiseStack+0x54>)
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	3b14      	subs	r3, #20
 8007a72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007a74:	687a      	ldr	r2, [r7, #4]
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	3b20      	subs	r3, #32
 8007a7e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007a80:	68fb      	ldr	r3, [r7, #12]
}
 8007a82:	4618      	mov	r0, r3
 8007a84:	3714      	adds	r7, #20
 8007a86:	46bd      	mov	sp, r7
 8007a88:	bc80      	pop	{r7}
 8007a8a:	4770      	bx	lr
 8007a8c:	08007a91 	.word	0x08007a91

08007a90 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007a90:	b480      	push	{r7}
 8007a92:	b085      	sub	sp, #20
 8007a94:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8007a96:	2300      	movs	r3, #0
 8007a98:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007a9a:	4b12      	ldr	r3, [pc, #72]	; (8007ae4 <prvTaskExitError+0x54>)
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007aa2:	d00a      	beq.n	8007aba <prvTaskExitError+0x2a>
	__asm volatile
 8007aa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007aa8:	f383 8811 	msr	BASEPRI, r3
 8007aac:	f3bf 8f6f 	isb	sy
 8007ab0:	f3bf 8f4f 	dsb	sy
 8007ab4:	60fb      	str	r3, [r7, #12]
}
 8007ab6:	bf00      	nop
 8007ab8:	e7fe      	b.n	8007ab8 <prvTaskExitError+0x28>
	__asm volatile
 8007aba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007abe:	f383 8811 	msr	BASEPRI, r3
 8007ac2:	f3bf 8f6f 	isb	sy
 8007ac6:	f3bf 8f4f 	dsb	sy
 8007aca:	60bb      	str	r3, [r7, #8]
}
 8007acc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007ace:	bf00      	nop
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d0fc      	beq.n	8007ad0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007ad6:	bf00      	nop
 8007ad8:	bf00      	nop
 8007ada:	3714      	adds	r7, #20
 8007adc:	46bd      	mov	sp, r7
 8007ade:	bc80      	pop	{r7}
 8007ae0:	4770      	bx	lr
 8007ae2:	bf00      	nop
 8007ae4:	20000010 	.word	0x20000010
	...

08007af0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007af0:	4b07      	ldr	r3, [pc, #28]	; (8007b10 <pxCurrentTCBConst2>)
 8007af2:	6819      	ldr	r1, [r3, #0]
 8007af4:	6808      	ldr	r0, [r1, #0]
 8007af6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007afa:	f380 8809 	msr	PSP, r0
 8007afe:	f3bf 8f6f 	isb	sy
 8007b02:	f04f 0000 	mov.w	r0, #0
 8007b06:	f380 8811 	msr	BASEPRI, r0
 8007b0a:	f04e 0e0d 	orr.w	lr, lr, #13
 8007b0e:	4770      	bx	lr

08007b10 <pxCurrentTCBConst2>:
 8007b10:	2000039c 	.word	0x2000039c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007b14:	bf00      	nop
 8007b16:	bf00      	nop

08007b18 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007b18:	4806      	ldr	r0, [pc, #24]	; (8007b34 <prvPortStartFirstTask+0x1c>)
 8007b1a:	6800      	ldr	r0, [r0, #0]
 8007b1c:	6800      	ldr	r0, [r0, #0]
 8007b1e:	f380 8808 	msr	MSP, r0
 8007b22:	b662      	cpsie	i
 8007b24:	b661      	cpsie	f
 8007b26:	f3bf 8f4f 	dsb	sy
 8007b2a:	f3bf 8f6f 	isb	sy
 8007b2e:	df00      	svc	0
 8007b30:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007b32:	bf00      	nop
 8007b34:	e000ed08 	.word	0xe000ed08

08007b38 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b084      	sub	sp, #16
 8007b3c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007b3e:	4b32      	ldr	r3, [pc, #200]	; (8007c08 <xPortStartScheduler+0xd0>)
 8007b40:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	781b      	ldrb	r3, [r3, #0]
 8007b46:	b2db      	uxtb	r3, r3
 8007b48:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	22ff      	movs	r2, #255	; 0xff
 8007b4e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	781b      	ldrb	r3, [r3, #0]
 8007b54:	b2db      	uxtb	r3, r3
 8007b56:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007b58:	78fb      	ldrb	r3, [r7, #3]
 8007b5a:	b2db      	uxtb	r3, r3
 8007b5c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007b60:	b2da      	uxtb	r2, r3
 8007b62:	4b2a      	ldr	r3, [pc, #168]	; (8007c0c <xPortStartScheduler+0xd4>)
 8007b64:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007b66:	4b2a      	ldr	r3, [pc, #168]	; (8007c10 <xPortStartScheduler+0xd8>)
 8007b68:	2207      	movs	r2, #7
 8007b6a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007b6c:	e009      	b.n	8007b82 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8007b6e:	4b28      	ldr	r3, [pc, #160]	; (8007c10 <xPortStartScheduler+0xd8>)
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	3b01      	subs	r3, #1
 8007b74:	4a26      	ldr	r2, [pc, #152]	; (8007c10 <xPortStartScheduler+0xd8>)
 8007b76:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007b78:	78fb      	ldrb	r3, [r7, #3]
 8007b7a:	b2db      	uxtb	r3, r3
 8007b7c:	005b      	lsls	r3, r3, #1
 8007b7e:	b2db      	uxtb	r3, r3
 8007b80:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007b82:	78fb      	ldrb	r3, [r7, #3]
 8007b84:	b2db      	uxtb	r3, r3
 8007b86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b8a:	2b80      	cmp	r3, #128	; 0x80
 8007b8c:	d0ef      	beq.n	8007b6e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007b8e:	4b20      	ldr	r3, [pc, #128]	; (8007c10 <xPortStartScheduler+0xd8>)
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f1c3 0307 	rsb	r3, r3, #7
 8007b96:	2b04      	cmp	r3, #4
 8007b98:	d00a      	beq.n	8007bb0 <xPortStartScheduler+0x78>
	__asm volatile
 8007b9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b9e:	f383 8811 	msr	BASEPRI, r3
 8007ba2:	f3bf 8f6f 	isb	sy
 8007ba6:	f3bf 8f4f 	dsb	sy
 8007baa:	60bb      	str	r3, [r7, #8]
}
 8007bac:	bf00      	nop
 8007bae:	e7fe      	b.n	8007bae <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007bb0:	4b17      	ldr	r3, [pc, #92]	; (8007c10 <xPortStartScheduler+0xd8>)
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	021b      	lsls	r3, r3, #8
 8007bb6:	4a16      	ldr	r2, [pc, #88]	; (8007c10 <xPortStartScheduler+0xd8>)
 8007bb8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007bba:	4b15      	ldr	r3, [pc, #84]	; (8007c10 <xPortStartScheduler+0xd8>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007bc2:	4a13      	ldr	r2, [pc, #76]	; (8007c10 <xPortStartScheduler+0xd8>)
 8007bc4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	b2da      	uxtb	r2, r3
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007bce:	4b11      	ldr	r3, [pc, #68]	; (8007c14 <xPortStartScheduler+0xdc>)
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	4a10      	ldr	r2, [pc, #64]	; (8007c14 <xPortStartScheduler+0xdc>)
 8007bd4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007bd8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007bda:	4b0e      	ldr	r3, [pc, #56]	; (8007c14 <xPortStartScheduler+0xdc>)
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	4a0d      	ldr	r2, [pc, #52]	; (8007c14 <xPortStartScheduler+0xdc>)
 8007be0:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007be4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007be6:	f000 f8b9 	bl	8007d5c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007bea:	4b0b      	ldr	r3, [pc, #44]	; (8007c18 <xPortStartScheduler+0xe0>)
 8007bec:	2200      	movs	r2, #0
 8007bee:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007bf0:	f7ff ff92 	bl	8007b18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007bf4:	f7ff fab8 	bl	8007168 <vTaskSwitchContext>
	prvTaskExitError();
 8007bf8:	f7ff ff4a 	bl	8007a90 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007bfc:	2300      	movs	r3, #0
}
 8007bfe:	4618      	mov	r0, r3
 8007c00:	3710      	adds	r7, #16
 8007c02:	46bd      	mov	sp, r7
 8007c04:	bd80      	pop	{r7, pc}
 8007c06:	bf00      	nop
 8007c08:	e000e400 	.word	0xe000e400
 8007c0c:	200004c8 	.word	0x200004c8
 8007c10:	200004cc 	.word	0x200004cc
 8007c14:	e000ed20 	.word	0xe000ed20
 8007c18:	20000010 	.word	0x20000010

08007c1c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007c1c:	b480      	push	{r7}
 8007c1e:	b083      	sub	sp, #12
 8007c20:	af00      	add	r7, sp, #0
	__asm volatile
 8007c22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c26:	f383 8811 	msr	BASEPRI, r3
 8007c2a:	f3bf 8f6f 	isb	sy
 8007c2e:	f3bf 8f4f 	dsb	sy
 8007c32:	607b      	str	r3, [r7, #4]
}
 8007c34:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007c36:	4b0f      	ldr	r3, [pc, #60]	; (8007c74 <vPortEnterCritical+0x58>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	3301      	adds	r3, #1
 8007c3c:	4a0d      	ldr	r2, [pc, #52]	; (8007c74 <vPortEnterCritical+0x58>)
 8007c3e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007c40:	4b0c      	ldr	r3, [pc, #48]	; (8007c74 <vPortEnterCritical+0x58>)
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	2b01      	cmp	r3, #1
 8007c46:	d10f      	bne.n	8007c68 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007c48:	4b0b      	ldr	r3, [pc, #44]	; (8007c78 <vPortEnterCritical+0x5c>)
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	b2db      	uxtb	r3, r3
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d00a      	beq.n	8007c68 <vPortEnterCritical+0x4c>
	__asm volatile
 8007c52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c56:	f383 8811 	msr	BASEPRI, r3
 8007c5a:	f3bf 8f6f 	isb	sy
 8007c5e:	f3bf 8f4f 	dsb	sy
 8007c62:	603b      	str	r3, [r7, #0]
}
 8007c64:	bf00      	nop
 8007c66:	e7fe      	b.n	8007c66 <vPortEnterCritical+0x4a>
	}
}
 8007c68:	bf00      	nop
 8007c6a:	370c      	adds	r7, #12
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	bc80      	pop	{r7}
 8007c70:	4770      	bx	lr
 8007c72:	bf00      	nop
 8007c74:	20000010 	.word	0x20000010
 8007c78:	e000ed04 	.word	0xe000ed04

08007c7c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007c7c:	b480      	push	{r7}
 8007c7e:	b083      	sub	sp, #12
 8007c80:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007c82:	4b11      	ldr	r3, [pc, #68]	; (8007cc8 <vPortExitCritical+0x4c>)
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d10a      	bne.n	8007ca0 <vPortExitCritical+0x24>
	__asm volatile
 8007c8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c8e:	f383 8811 	msr	BASEPRI, r3
 8007c92:	f3bf 8f6f 	isb	sy
 8007c96:	f3bf 8f4f 	dsb	sy
 8007c9a:	607b      	str	r3, [r7, #4]
}
 8007c9c:	bf00      	nop
 8007c9e:	e7fe      	b.n	8007c9e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007ca0:	4b09      	ldr	r3, [pc, #36]	; (8007cc8 <vPortExitCritical+0x4c>)
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	3b01      	subs	r3, #1
 8007ca6:	4a08      	ldr	r2, [pc, #32]	; (8007cc8 <vPortExitCritical+0x4c>)
 8007ca8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007caa:	4b07      	ldr	r3, [pc, #28]	; (8007cc8 <vPortExitCritical+0x4c>)
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d105      	bne.n	8007cbe <vPortExitCritical+0x42>
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007cb6:	683b      	ldr	r3, [r7, #0]
 8007cb8:	f383 8811 	msr	BASEPRI, r3
}
 8007cbc:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007cbe:	bf00      	nop
 8007cc0:	370c      	adds	r7, #12
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	bc80      	pop	{r7}
 8007cc6:	4770      	bx	lr
 8007cc8:	20000010 	.word	0x20000010
 8007ccc:	00000000 	.word	0x00000000

08007cd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007cd0:	f3ef 8009 	mrs	r0, PSP
 8007cd4:	f3bf 8f6f 	isb	sy
 8007cd8:	4b0d      	ldr	r3, [pc, #52]	; (8007d10 <pxCurrentTCBConst>)
 8007cda:	681a      	ldr	r2, [r3, #0]
 8007cdc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007ce0:	6010      	str	r0, [r2, #0]
 8007ce2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007ce6:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007cea:	f380 8811 	msr	BASEPRI, r0
 8007cee:	f7ff fa3b 	bl	8007168 <vTaskSwitchContext>
 8007cf2:	f04f 0000 	mov.w	r0, #0
 8007cf6:	f380 8811 	msr	BASEPRI, r0
 8007cfa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8007cfe:	6819      	ldr	r1, [r3, #0]
 8007d00:	6808      	ldr	r0, [r1, #0]
 8007d02:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007d06:	f380 8809 	msr	PSP, r0
 8007d0a:	f3bf 8f6f 	isb	sy
 8007d0e:	4770      	bx	lr

08007d10 <pxCurrentTCBConst>:
 8007d10:	2000039c 	.word	0x2000039c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007d14:	bf00      	nop
 8007d16:	bf00      	nop

08007d18 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	b082      	sub	sp, #8
 8007d1c:	af00      	add	r7, sp, #0
	__asm volatile
 8007d1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d22:	f383 8811 	msr	BASEPRI, r3
 8007d26:	f3bf 8f6f 	isb	sy
 8007d2a:	f3bf 8f4f 	dsb	sy
 8007d2e:	607b      	str	r3, [r7, #4]
}
 8007d30:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007d32:	f7ff f961 	bl	8006ff8 <xTaskIncrementTick>
 8007d36:	4603      	mov	r3, r0
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d003      	beq.n	8007d44 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007d3c:	4b06      	ldr	r3, [pc, #24]	; (8007d58 <SysTick_Handler+0x40>)
 8007d3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d42:	601a      	str	r2, [r3, #0]
 8007d44:	2300      	movs	r3, #0
 8007d46:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007d48:	683b      	ldr	r3, [r7, #0]
 8007d4a:	f383 8811 	msr	BASEPRI, r3
}
 8007d4e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007d50:	bf00      	nop
 8007d52:	3708      	adds	r7, #8
 8007d54:	46bd      	mov	sp, r7
 8007d56:	bd80      	pop	{r7, pc}
 8007d58:	e000ed04 	.word	0xe000ed04

08007d5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007d5c:	b480      	push	{r7}
 8007d5e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007d60:	4b0a      	ldr	r3, [pc, #40]	; (8007d8c <vPortSetupTimerInterrupt+0x30>)
 8007d62:	2200      	movs	r2, #0
 8007d64:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007d66:	4b0a      	ldr	r3, [pc, #40]	; (8007d90 <vPortSetupTimerInterrupt+0x34>)
 8007d68:	2200      	movs	r2, #0
 8007d6a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007d6c:	4b09      	ldr	r3, [pc, #36]	; (8007d94 <vPortSetupTimerInterrupt+0x38>)
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	4a09      	ldr	r2, [pc, #36]	; (8007d98 <vPortSetupTimerInterrupt+0x3c>)
 8007d72:	fba2 2303 	umull	r2, r3, r2, r3
 8007d76:	099b      	lsrs	r3, r3, #6
 8007d78:	4a08      	ldr	r2, [pc, #32]	; (8007d9c <vPortSetupTimerInterrupt+0x40>)
 8007d7a:	3b01      	subs	r3, #1
 8007d7c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007d7e:	4b03      	ldr	r3, [pc, #12]	; (8007d8c <vPortSetupTimerInterrupt+0x30>)
 8007d80:	2207      	movs	r2, #7
 8007d82:	601a      	str	r2, [r3, #0]
}
 8007d84:	bf00      	nop
 8007d86:	46bd      	mov	sp, r7
 8007d88:	bc80      	pop	{r7}
 8007d8a:	4770      	bx	lr
 8007d8c:	e000e010 	.word	0xe000e010
 8007d90:	e000e018 	.word	0xe000e018
 8007d94:	20000004 	.word	0x20000004
 8007d98:	10624dd3 	.word	0x10624dd3
 8007d9c:	e000e014 	.word	0xe000e014

08007da0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007da0:	b480      	push	{r7}
 8007da2:	b085      	sub	sp, #20
 8007da4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007da6:	f3ef 8305 	mrs	r3, IPSR
 8007daa:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	2b0f      	cmp	r3, #15
 8007db0:	d914      	bls.n	8007ddc <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007db2:	4a16      	ldr	r2, [pc, #88]	; (8007e0c <vPortValidateInterruptPriority+0x6c>)
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	4413      	add	r3, r2
 8007db8:	781b      	ldrb	r3, [r3, #0]
 8007dba:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007dbc:	4b14      	ldr	r3, [pc, #80]	; (8007e10 <vPortValidateInterruptPriority+0x70>)
 8007dbe:	781b      	ldrb	r3, [r3, #0]
 8007dc0:	7afa      	ldrb	r2, [r7, #11]
 8007dc2:	429a      	cmp	r2, r3
 8007dc4:	d20a      	bcs.n	8007ddc <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8007dc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dca:	f383 8811 	msr	BASEPRI, r3
 8007dce:	f3bf 8f6f 	isb	sy
 8007dd2:	f3bf 8f4f 	dsb	sy
 8007dd6:	607b      	str	r3, [r7, #4]
}
 8007dd8:	bf00      	nop
 8007dda:	e7fe      	b.n	8007dda <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007ddc:	4b0d      	ldr	r3, [pc, #52]	; (8007e14 <vPortValidateInterruptPriority+0x74>)
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007de4:	4b0c      	ldr	r3, [pc, #48]	; (8007e18 <vPortValidateInterruptPriority+0x78>)
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	429a      	cmp	r2, r3
 8007dea:	d90a      	bls.n	8007e02 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007dec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007df0:	f383 8811 	msr	BASEPRI, r3
 8007df4:	f3bf 8f6f 	isb	sy
 8007df8:	f3bf 8f4f 	dsb	sy
 8007dfc:	603b      	str	r3, [r7, #0]
}
 8007dfe:	bf00      	nop
 8007e00:	e7fe      	b.n	8007e00 <vPortValidateInterruptPriority+0x60>
	}
 8007e02:	bf00      	nop
 8007e04:	3714      	adds	r7, #20
 8007e06:	46bd      	mov	sp, r7
 8007e08:	bc80      	pop	{r7}
 8007e0a:	4770      	bx	lr
 8007e0c:	e000e3f0 	.word	0xe000e3f0
 8007e10:	200004c8 	.word	0x200004c8
 8007e14:	e000ed0c 	.word	0xe000ed0c
 8007e18:	200004cc 	.word	0x200004cc

08007e1c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007e1c:	b580      	push	{r7, lr}
 8007e1e:	b08a      	sub	sp, #40	; 0x28
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007e24:	2300      	movs	r3, #0
 8007e26:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007e28:	f7ff f83c 	bl	8006ea4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007e2c:	4b5b      	ldr	r3, [pc, #364]	; (8007f9c <pvPortMalloc+0x180>)
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d101      	bne.n	8007e38 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007e34:	f000 f920 	bl	8008078 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007e38:	4b59      	ldr	r3, [pc, #356]	; (8007fa0 <pvPortMalloc+0x184>)
 8007e3a:	681a      	ldr	r2, [r3, #0]
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	4013      	ands	r3, r2
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	f040 8093 	bne.w	8007f6c <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d01d      	beq.n	8007e88 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007e4c:	2208      	movs	r2, #8
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	4413      	add	r3, r2
 8007e52:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	f003 0307 	and.w	r3, r3, #7
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d014      	beq.n	8007e88 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	f023 0307 	bic.w	r3, r3, #7
 8007e64:	3308      	adds	r3, #8
 8007e66:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	f003 0307 	and.w	r3, r3, #7
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d00a      	beq.n	8007e88 <pvPortMalloc+0x6c>
	__asm volatile
 8007e72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e76:	f383 8811 	msr	BASEPRI, r3
 8007e7a:	f3bf 8f6f 	isb	sy
 8007e7e:	f3bf 8f4f 	dsb	sy
 8007e82:	617b      	str	r3, [r7, #20]
}
 8007e84:	bf00      	nop
 8007e86:	e7fe      	b.n	8007e86 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d06e      	beq.n	8007f6c <pvPortMalloc+0x150>
 8007e8e:	4b45      	ldr	r3, [pc, #276]	; (8007fa4 <pvPortMalloc+0x188>)
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	687a      	ldr	r2, [r7, #4]
 8007e94:	429a      	cmp	r2, r3
 8007e96:	d869      	bhi.n	8007f6c <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007e98:	4b43      	ldr	r3, [pc, #268]	; (8007fa8 <pvPortMalloc+0x18c>)
 8007e9a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007e9c:	4b42      	ldr	r3, [pc, #264]	; (8007fa8 <pvPortMalloc+0x18c>)
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007ea2:	e004      	b.n	8007eae <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ea6:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eb0:	685b      	ldr	r3, [r3, #4]
 8007eb2:	687a      	ldr	r2, [r7, #4]
 8007eb4:	429a      	cmp	r2, r3
 8007eb6:	d903      	bls.n	8007ec0 <pvPortMalloc+0xa4>
 8007eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d1f1      	bne.n	8007ea4 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007ec0:	4b36      	ldr	r3, [pc, #216]	; (8007f9c <pvPortMalloc+0x180>)
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ec6:	429a      	cmp	r2, r3
 8007ec8:	d050      	beq.n	8007f6c <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007eca:	6a3b      	ldr	r3, [r7, #32]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	2208      	movs	r2, #8
 8007ed0:	4413      	add	r3, r2
 8007ed2:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ed6:	681a      	ldr	r2, [r3, #0]
 8007ed8:	6a3b      	ldr	r3, [r7, #32]
 8007eda:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ede:	685a      	ldr	r2, [r3, #4]
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	1ad2      	subs	r2, r2, r3
 8007ee4:	2308      	movs	r3, #8
 8007ee6:	005b      	lsls	r3, r3, #1
 8007ee8:	429a      	cmp	r2, r3
 8007eea:	d91f      	bls.n	8007f2c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007eec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	4413      	add	r3, r2
 8007ef2:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007ef4:	69bb      	ldr	r3, [r7, #24]
 8007ef6:	f003 0307 	and.w	r3, r3, #7
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d00a      	beq.n	8007f14 <pvPortMalloc+0xf8>
	__asm volatile
 8007efe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f02:	f383 8811 	msr	BASEPRI, r3
 8007f06:	f3bf 8f6f 	isb	sy
 8007f0a:	f3bf 8f4f 	dsb	sy
 8007f0e:	613b      	str	r3, [r7, #16]
}
 8007f10:	bf00      	nop
 8007f12:	e7fe      	b.n	8007f12 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f16:	685a      	ldr	r2, [r3, #4]
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	1ad2      	subs	r2, r2, r3
 8007f1c:	69bb      	ldr	r3, [r7, #24]
 8007f1e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f22:	687a      	ldr	r2, [r7, #4]
 8007f24:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007f26:	69b8      	ldr	r0, [r7, #24]
 8007f28:	f000 f908 	bl	800813c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007f2c:	4b1d      	ldr	r3, [pc, #116]	; (8007fa4 <pvPortMalloc+0x188>)
 8007f2e:	681a      	ldr	r2, [r3, #0]
 8007f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f32:	685b      	ldr	r3, [r3, #4]
 8007f34:	1ad3      	subs	r3, r2, r3
 8007f36:	4a1b      	ldr	r2, [pc, #108]	; (8007fa4 <pvPortMalloc+0x188>)
 8007f38:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007f3a:	4b1a      	ldr	r3, [pc, #104]	; (8007fa4 <pvPortMalloc+0x188>)
 8007f3c:	681a      	ldr	r2, [r3, #0]
 8007f3e:	4b1b      	ldr	r3, [pc, #108]	; (8007fac <pvPortMalloc+0x190>)
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	429a      	cmp	r2, r3
 8007f44:	d203      	bcs.n	8007f4e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007f46:	4b17      	ldr	r3, [pc, #92]	; (8007fa4 <pvPortMalloc+0x188>)
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	4a18      	ldr	r2, [pc, #96]	; (8007fac <pvPortMalloc+0x190>)
 8007f4c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f50:	685a      	ldr	r2, [r3, #4]
 8007f52:	4b13      	ldr	r3, [pc, #76]	; (8007fa0 <pvPortMalloc+0x184>)
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	431a      	orrs	r2, r3
 8007f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f5a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f5e:	2200      	movs	r2, #0
 8007f60:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007f62:	4b13      	ldr	r3, [pc, #76]	; (8007fb0 <pvPortMalloc+0x194>)
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	3301      	adds	r3, #1
 8007f68:	4a11      	ldr	r2, [pc, #68]	; (8007fb0 <pvPortMalloc+0x194>)
 8007f6a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007f6c:	f7fe ffa8 	bl	8006ec0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007f70:	69fb      	ldr	r3, [r7, #28]
 8007f72:	f003 0307 	and.w	r3, r3, #7
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d00a      	beq.n	8007f90 <pvPortMalloc+0x174>
	__asm volatile
 8007f7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f7e:	f383 8811 	msr	BASEPRI, r3
 8007f82:	f3bf 8f6f 	isb	sy
 8007f86:	f3bf 8f4f 	dsb	sy
 8007f8a:	60fb      	str	r3, [r7, #12]
}
 8007f8c:	bf00      	nop
 8007f8e:	e7fe      	b.n	8007f8e <pvPortMalloc+0x172>
	return pvReturn;
 8007f90:	69fb      	ldr	r3, [r7, #28]
}
 8007f92:	4618      	mov	r0, r3
 8007f94:	3728      	adds	r7, #40	; 0x28
 8007f96:	46bd      	mov	sp, r7
 8007f98:	bd80      	pop	{r7, pc}
 8007f9a:	bf00      	nop
 8007f9c:	200010d8 	.word	0x200010d8
 8007fa0:	200010ec 	.word	0x200010ec
 8007fa4:	200010dc 	.word	0x200010dc
 8007fa8:	200010d0 	.word	0x200010d0
 8007fac:	200010e0 	.word	0x200010e0
 8007fb0:	200010e4 	.word	0x200010e4

08007fb4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b086      	sub	sp, #24
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d04d      	beq.n	8008062 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007fc6:	2308      	movs	r3, #8
 8007fc8:	425b      	negs	r3, r3
 8007fca:	697a      	ldr	r2, [r7, #20]
 8007fcc:	4413      	add	r3, r2
 8007fce:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007fd0:	697b      	ldr	r3, [r7, #20]
 8007fd2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007fd4:	693b      	ldr	r3, [r7, #16]
 8007fd6:	685a      	ldr	r2, [r3, #4]
 8007fd8:	4b24      	ldr	r3, [pc, #144]	; (800806c <vPortFree+0xb8>)
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	4013      	ands	r3, r2
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d10a      	bne.n	8007ff8 <vPortFree+0x44>
	__asm volatile
 8007fe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fe6:	f383 8811 	msr	BASEPRI, r3
 8007fea:	f3bf 8f6f 	isb	sy
 8007fee:	f3bf 8f4f 	dsb	sy
 8007ff2:	60fb      	str	r3, [r7, #12]
}
 8007ff4:	bf00      	nop
 8007ff6:	e7fe      	b.n	8007ff6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007ff8:	693b      	ldr	r3, [r7, #16]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d00a      	beq.n	8008016 <vPortFree+0x62>
	__asm volatile
 8008000:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008004:	f383 8811 	msr	BASEPRI, r3
 8008008:	f3bf 8f6f 	isb	sy
 800800c:	f3bf 8f4f 	dsb	sy
 8008010:	60bb      	str	r3, [r7, #8]
}
 8008012:	bf00      	nop
 8008014:	e7fe      	b.n	8008014 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008016:	693b      	ldr	r3, [r7, #16]
 8008018:	685a      	ldr	r2, [r3, #4]
 800801a:	4b14      	ldr	r3, [pc, #80]	; (800806c <vPortFree+0xb8>)
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	4013      	ands	r3, r2
 8008020:	2b00      	cmp	r3, #0
 8008022:	d01e      	beq.n	8008062 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008024:	693b      	ldr	r3, [r7, #16]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d11a      	bne.n	8008062 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800802c:	693b      	ldr	r3, [r7, #16]
 800802e:	685a      	ldr	r2, [r3, #4]
 8008030:	4b0e      	ldr	r3, [pc, #56]	; (800806c <vPortFree+0xb8>)
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	43db      	mvns	r3, r3
 8008036:	401a      	ands	r2, r3
 8008038:	693b      	ldr	r3, [r7, #16]
 800803a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800803c:	f7fe ff32 	bl	8006ea4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008040:	693b      	ldr	r3, [r7, #16]
 8008042:	685a      	ldr	r2, [r3, #4]
 8008044:	4b0a      	ldr	r3, [pc, #40]	; (8008070 <vPortFree+0xbc>)
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	4413      	add	r3, r2
 800804a:	4a09      	ldr	r2, [pc, #36]	; (8008070 <vPortFree+0xbc>)
 800804c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800804e:	6938      	ldr	r0, [r7, #16]
 8008050:	f000 f874 	bl	800813c <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008054:	4b07      	ldr	r3, [pc, #28]	; (8008074 <vPortFree+0xc0>)
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	3301      	adds	r3, #1
 800805a:	4a06      	ldr	r2, [pc, #24]	; (8008074 <vPortFree+0xc0>)
 800805c:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800805e:	f7fe ff2f 	bl	8006ec0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008062:	bf00      	nop
 8008064:	3718      	adds	r7, #24
 8008066:	46bd      	mov	sp, r7
 8008068:	bd80      	pop	{r7, pc}
 800806a:	bf00      	nop
 800806c:	200010ec 	.word	0x200010ec
 8008070:	200010dc 	.word	0x200010dc
 8008074:	200010e8 	.word	0x200010e8

08008078 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008078:	b480      	push	{r7}
 800807a:	b085      	sub	sp, #20
 800807c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800807e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8008082:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008084:	4b27      	ldr	r3, [pc, #156]	; (8008124 <prvHeapInit+0xac>)
 8008086:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	f003 0307 	and.w	r3, r3, #7
 800808e:	2b00      	cmp	r3, #0
 8008090:	d00c      	beq.n	80080ac <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	3307      	adds	r3, #7
 8008096:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	f023 0307 	bic.w	r3, r3, #7
 800809e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80080a0:	68ba      	ldr	r2, [r7, #8]
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	1ad3      	subs	r3, r2, r3
 80080a6:	4a1f      	ldr	r2, [pc, #124]	; (8008124 <prvHeapInit+0xac>)
 80080a8:	4413      	add	r3, r2
 80080aa:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80080b0:	4a1d      	ldr	r2, [pc, #116]	; (8008128 <prvHeapInit+0xb0>)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80080b6:	4b1c      	ldr	r3, [pc, #112]	; (8008128 <prvHeapInit+0xb0>)
 80080b8:	2200      	movs	r2, #0
 80080ba:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	68ba      	ldr	r2, [r7, #8]
 80080c0:	4413      	add	r3, r2
 80080c2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80080c4:	2208      	movs	r2, #8
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	1a9b      	subs	r3, r3, r2
 80080ca:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	f023 0307 	bic.w	r3, r3, #7
 80080d2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	4a15      	ldr	r2, [pc, #84]	; (800812c <prvHeapInit+0xb4>)
 80080d8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80080da:	4b14      	ldr	r3, [pc, #80]	; (800812c <prvHeapInit+0xb4>)
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	2200      	movs	r2, #0
 80080e0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80080e2:	4b12      	ldr	r3, [pc, #72]	; (800812c <prvHeapInit+0xb4>)
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	2200      	movs	r2, #0
 80080e8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80080ee:	683b      	ldr	r3, [r7, #0]
 80080f0:	68fa      	ldr	r2, [r7, #12]
 80080f2:	1ad2      	subs	r2, r2, r3
 80080f4:	683b      	ldr	r3, [r7, #0]
 80080f6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80080f8:	4b0c      	ldr	r3, [pc, #48]	; (800812c <prvHeapInit+0xb4>)
 80080fa:	681a      	ldr	r2, [r3, #0]
 80080fc:	683b      	ldr	r3, [r7, #0]
 80080fe:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008100:	683b      	ldr	r3, [r7, #0]
 8008102:	685b      	ldr	r3, [r3, #4]
 8008104:	4a0a      	ldr	r2, [pc, #40]	; (8008130 <prvHeapInit+0xb8>)
 8008106:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008108:	683b      	ldr	r3, [r7, #0]
 800810a:	685b      	ldr	r3, [r3, #4]
 800810c:	4a09      	ldr	r2, [pc, #36]	; (8008134 <prvHeapInit+0xbc>)
 800810e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008110:	4b09      	ldr	r3, [pc, #36]	; (8008138 <prvHeapInit+0xc0>)
 8008112:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008116:	601a      	str	r2, [r3, #0]
}
 8008118:	bf00      	nop
 800811a:	3714      	adds	r7, #20
 800811c:	46bd      	mov	sp, r7
 800811e:	bc80      	pop	{r7}
 8008120:	4770      	bx	lr
 8008122:	bf00      	nop
 8008124:	200004d0 	.word	0x200004d0
 8008128:	200010d0 	.word	0x200010d0
 800812c:	200010d8 	.word	0x200010d8
 8008130:	200010e0 	.word	0x200010e0
 8008134:	200010dc 	.word	0x200010dc
 8008138:	200010ec 	.word	0x200010ec

0800813c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800813c:	b480      	push	{r7}
 800813e:	b085      	sub	sp, #20
 8008140:	af00      	add	r7, sp, #0
 8008142:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008144:	4b27      	ldr	r3, [pc, #156]	; (80081e4 <prvInsertBlockIntoFreeList+0xa8>)
 8008146:	60fb      	str	r3, [r7, #12]
 8008148:	e002      	b.n	8008150 <prvInsertBlockIntoFreeList+0x14>
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	60fb      	str	r3, [r7, #12]
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	687a      	ldr	r2, [r7, #4]
 8008156:	429a      	cmp	r2, r3
 8008158:	d8f7      	bhi.n	800814a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	685b      	ldr	r3, [r3, #4]
 8008162:	68ba      	ldr	r2, [r7, #8]
 8008164:	4413      	add	r3, r2
 8008166:	687a      	ldr	r2, [r7, #4]
 8008168:	429a      	cmp	r2, r3
 800816a:	d108      	bne.n	800817e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	685a      	ldr	r2, [r3, #4]
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	685b      	ldr	r3, [r3, #4]
 8008174:	441a      	add	r2, r3
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	685b      	ldr	r3, [r3, #4]
 8008186:	68ba      	ldr	r2, [r7, #8]
 8008188:	441a      	add	r2, r3
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	429a      	cmp	r2, r3
 8008190:	d118      	bne.n	80081c4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	681a      	ldr	r2, [r3, #0]
 8008196:	4b14      	ldr	r3, [pc, #80]	; (80081e8 <prvInsertBlockIntoFreeList+0xac>)
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	429a      	cmp	r2, r3
 800819c:	d00d      	beq.n	80081ba <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	685a      	ldr	r2, [r3, #4]
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	685b      	ldr	r3, [r3, #4]
 80081a8:	441a      	add	r2, r3
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	681a      	ldr	r2, [r3, #0]
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	601a      	str	r2, [r3, #0]
 80081b8:	e008      	b.n	80081cc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80081ba:	4b0b      	ldr	r3, [pc, #44]	; (80081e8 <prvInsertBlockIntoFreeList+0xac>)
 80081bc:	681a      	ldr	r2, [r3, #0]
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	601a      	str	r2, [r3, #0]
 80081c2:	e003      	b.n	80081cc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	681a      	ldr	r2, [r3, #0]
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80081cc:	68fa      	ldr	r2, [r7, #12]
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	429a      	cmp	r2, r3
 80081d2:	d002      	beq.n	80081da <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	687a      	ldr	r2, [r7, #4]
 80081d8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80081da:	bf00      	nop
 80081dc:	3714      	adds	r7, #20
 80081de:	46bd      	mov	sp, r7
 80081e0:	bc80      	pop	{r7}
 80081e2:	4770      	bx	lr
 80081e4:	200010d0 	.word	0x200010d0
 80081e8:	200010d8 	.word	0x200010d8

080081ec <__errno>:
 80081ec:	4b01      	ldr	r3, [pc, #4]	; (80081f4 <__errno+0x8>)
 80081ee:	6818      	ldr	r0, [r3, #0]
 80081f0:	4770      	bx	lr
 80081f2:	bf00      	nop
 80081f4:	20000014 	.word	0x20000014

080081f8 <__libc_init_array>:
 80081f8:	b570      	push	{r4, r5, r6, lr}
 80081fa:	2600      	movs	r6, #0
 80081fc:	4d0c      	ldr	r5, [pc, #48]	; (8008230 <__libc_init_array+0x38>)
 80081fe:	4c0d      	ldr	r4, [pc, #52]	; (8008234 <__libc_init_array+0x3c>)
 8008200:	1b64      	subs	r4, r4, r5
 8008202:	10a4      	asrs	r4, r4, #2
 8008204:	42a6      	cmp	r6, r4
 8008206:	d109      	bne.n	800821c <__libc_init_array+0x24>
 8008208:	f000 fce0 	bl	8008bcc <_init>
 800820c:	2600      	movs	r6, #0
 800820e:	4d0a      	ldr	r5, [pc, #40]	; (8008238 <__libc_init_array+0x40>)
 8008210:	4c0a      	ldr	r4, [pc, #40]	; (800823c <__libc_init_array+0x44>)
 8008212:	1b64      	subs	r4, r4, r5
 8008214:	10a4      	asrs	r4, r4, #2
 8008216:	42a6      	cmp	r6, r4
 8008218:	d105      	bne.n	8008226 <__libc_init_array+0x2e>
 800821a:	bd70      	pop	{r4, r5, r6, pc}
 800821c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008220:	4798      	blx	r3
 8008222:	3601      	adds	r6, #1
 8008224:	e7ee      	b.n	8008204 <__libc_init_array+0xc>
 8008226:	f855 3b04 	ldr.w	r3, [r5], #4
 800822a:	4798      	blx	r3
 800822c:	3601      	adds	r6, #1
 800822e:	e7f2      	b.n	8008216 <__libc_init_array+0x1e>
 8008230:	08009128 	.word	0x08009128
 8008234:	08009128 	.word	0x08009128
 8008238:	08009128 	.word	0x08009128
 800823c:	0800912c 	.word	0x0800912c

08008240 <__retarget_lock_acquire_recursive>:
 8008240:	4770      	bx	lr

08008242 <__retarget_lock_release_recursive>:
 8008242:	4770      	bx	lr

08008244 <memcpy>:
 8008244:	440a      	add	r2, r1
 8008246:	4291      	cmp	r1, r2
 8008248:	f100 33ff 	add.w	r3, r0, #4294967295
 800824c:	d100      	bne.n	8008250 <memcpy+0xc>
 800824e:	4770      	bx	lr
 8008250:	b510      	push	{r4, lr}
 8008252:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008256:	4291      	cmp	r1, r2
 8008258:	f803 4f01 	strb.w	r4, [r3, #1]!
 800825c:	d1f9      	bne.n	8008252 <memcpy+0xe>
 800825e:	bd10      	pop	{r4, pc}

08008260 <memset>:
 8008260:	4603      	mov	r3, r0
 8008262:	4402      	add	r2, r0
 8008264:	4293      	cmp	r3, r2
 8008266:	d100      	bne.n	800826a <memset+0xa>
 8008268:	4770      	bx	lr
 800826a:	f803 1b01 	strb.w	r1, [r3], #1
 800826e:	e7f9      	b.n	8008264 <memset+0x4>

08008270 <_malloc_r>:
 8008270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008272:	1ccd      	adds	r5, r1, #3
 8008274:	f025 0503 	bic.w	r5, r5, #3
 8008278:	3508      	adds	r5, #8
 800827a:	2d0c      	cmp	r5, #12
 800827c:	bf38      	it	cc
 800827e:	250c      	movcc	r5, #12
 8008280:	2d00      	cmp	r5, #0
 8008282:	4606      	mov	r6, r0
 8008284:	db01      	blt.n	800828a <_malloc_r+0x1a>
 8008286:	42a9      	cmp	r1, r5
 8008288:	d903      	bls.n	8008292 <_malloc_r+0x22>
 800828a:	230c      	movs	r3, #12
 800828c:	6033      	str	r3, [r6, #0]
 800828e:	2000      	movs	r0, #0
 8008290:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008292:	f000 f8fb 	bl	800848c <__malloc_lock>
 8008296:	4921      	ldr	r1, [pc, #132]	; (800831c <_malloc_r+0xac>)
 8008298:	680a      	ldr	r2, [r1, #0]
 800829a:	4614      	mov	r4, r2
 800829c:	b99c      	cbnz	r4, 80082c6 <_malloc_r+0x56>
 800829e:	4f20      	ldr	r7, [pc, #128]	; (8008320 <_malloc_r+0xb0>)
 80082a0:	683b      	ldr	r3, [r7, #0]
 80082a2:	b923      	cbnz	r3, 80082ae <_malloc_r+0x3e>
 80082a4:	4621      	mov	r1, r4
 80082a6:	4630      	mov	r0, r6
 80082a8:	f000 f8a6 	bl	80083f8 <_sbrk_r>
 80082ac:	6038      	str	r0, [r7, #0]
 80082ae:	4629      	mov	r1, r5
 80082b0:	4630      	mov	r0, r6
 80082b2:	f000 f8a1 	bl	80083f8 <_sbrk_r>
 80082b6:	1c43      	adds	r3, r0, #1
 80082b8:	d123      	bne.n	8008302 <_malloc_r+0x92>
 80082ba:	230c      	movs	r3, #12
 80082bc:	4630      	mov	r0, r6
 80082be:	6033      	str	r3, [r6, #0]
 80082c0:	f000 f8ea 	bl	8008498 <__malloc_unlock>
 80082c4:	e7e3      	b.n	800828e <_malloc_r+0x1e>
 80082c6:	6823      	ldr	r3, [r4, #0]
 80082c8:	1b5b      	subs	r3, r3, r5
 80082ca:	d417      	bmi.n	80082fc <_malloc_r+0x8c>
 80082cc:	2b0b      	cmp	r3, #11
 80082ce:	d903      	bls.n	80082d8 <_malloc_r+0x68>
 80082d0:	6023      	str	r3, [r4, #0]
 80082d2:	441c      	add	r4, r3
 80082d4:	6025      	str	r5, [r4, #0]
 80082d6:	e004      	b.n	80082e2 <_malloc_r+0x72>
 80082d8:	6863      	ldr	r3, [r4, #4]
 80082da:	42a2      	cmp	r2, r4
 80082dc:	bf0c      	ite	eq
 80082de:	600b      	streq	r3, [r1, #0]
 80082e0:	6053      	strne	r3, [r2, #4]
 80082e2:	4630      	mov	r0, r6
 80082e4:	f000 f8d8 	bl	8008498 <__malloc_unlock>
 80082e8:	f104 000b 	add.w	r0, r4, #11
 80082ec:	1d23      	adds	r3, r4, #4
 80082ee:	f020 0007 	bic.w	r0, r0, #7
 80082f2:	1ac2      	subs	r2, r0, r3
 80082f4:	d0cc      	beq.n	8008290 <_malloc_r+0x20>
 80082f6:	1a1b      	subs	r3, r3, r0
 80082f8:	50a3      	str	r3, [r4, r2]
 80082fa:	e7c9      	b.n	8008290 <_malloc_r+0x20>
 80082fc:	4622      	mov	r2, r4
 80082fe:	6864      	ldr	r4, [r4, #4]
 8008300:	e7cc      	b.n	800829c <_malloc_r+0x2c>
 8008302:	1cc4      	adds	r4, r0, #3
 8008304:	f024 0403 	bic.w	r4, r4, #3
 8008308:	42a0      	cmp	r0, r4
 800830a:	d0e3      	beq.n	80082d4 <_malloc_r+0x64>
 800830c:	1a21      	subs	r1, r4, r0
 800830e:	4630      	mov	r0, r6
 8008310:	f000 f872 	bl	80083f8 <_sbrk_r>
 8008314:	3001      	adds	r0, #1
 8008316:	d1dd      	bne.n	80082d4 <_malloc_r+0x64>
 8008318:	e7cf      	b.n	80082ba <_malloc_r+0x4a>
 800831a:	bf00      	nop
 800831c:	200010f0 	.word	0x200010f0
 8008320:	200010f4 	.word	0x200010f4

08008324 <cleanup_glue>:
 8008324:	b538      	push	{r3, r4, r5, lr}
 8008326:	460c      	mov	r4, r1
 8008328:	6809      	ldr	r1, [r1, #0]
 800832a:	4605      	mov	r5, r0
 800832c:	b109      	cbz	r1, 8008332 <cleanup_glue+0xe>
 800832e:	f7ff fff9 	bl	8008324 <cleanup_glue>
 8008332:	4621      	mov	r1, r4
 8008334:	4628      	mov	r0, r5
 8008336:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800833a:	f000 b8b3 	b.w	80084a4 <_free_r>
	...

08008340 <_reclaim_reent>:
 8008340:	4b2c      	ldr	r3, [pc, #176]	; (80083f4 <_reclaim_reent+0xb4>)
 8008342:	b570      	push	{r4, r5, r6, lr}
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	4604      	mov	r4, r0
 8008348:	4283      	cmp	r3, r0
 800834a:	d051      	beq.n	80083f0 <_reclaim_reent+0xb0>
 800834c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800834e:	b143      	cbz	r3, 8008362 <_reclaim_reent+0x22>
 8008350:	68db      	ldr	r3, [r3, #12]
 8008352:	2b00      	cmp	r3, #0
 8008354:	d14a      	bne.n	80083ec <_reclaim_reent+0xac>
 8008356:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008358:	6819      	ldr	r1, [r3, #0]
 800835a:	b111      	cbz	r1, 8008362 <_reclaim_reent+0x22>
 800835c:	4620      	mov	r0, r4
 800835e:	f000 f8a1 	bl	80084a4 <_free_r>
 8008362:	6961      	ldr	r1, [r4, #20]
 8008364:	b111      	cbz	r1, 800836c <_reclaim_reent+0x2c>
 8008366:	4620      	mov	r0, r4
 8008368:	f000 f89c 	bl	80084a4 <_free_r>
 800836c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800836e:	b111      	cbz	r1, 8008376 <_reclaim_reent+0x36>
 8008370:	4620      	mov	r0, r4
 8008372:	f000 f897 	bl	80084a4 <_free_r>
 8008376:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008378:	b111      	cbz	r1, 8008380 <_reclaim_reent+0x40>
 800837a:	4620      	mov	r0, r4
 800837c:	f000 f892 	bl	80084a4 <_free_r>
 8008380:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8008382:	b111      	cbz	r1, 800838a <_reclaim_reent+0x4a>
 8008384:	4620      	mov	r0, r4
 8008386:	f000 f88d 	bl	80084a4 <_free_r>
 800838a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800838c:	b111      	cbz	r1, 8008394 <_reclaim_reent+0x54>
 800838e:	4620      	mov	r0, r4
 8008390:	f000 f888 	bl	80084a4 <_free_r>
 8008394:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8008396:	b111      	cbz	r1, 800839e <_reclaim_reent+0x5e>
 8008398:	4620      	mov	r0, r4
 800839a:	f000 f883 	bl	80084a4 <_free_r>
 800839e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80083a0:	b111      	cbz	r1, 80083a8 <_reclaim_reent+0x68>
 80083a2:	4620      	mov	r0, r4
 80083a4:	f000 f87e 	bl	80084a4 <_free_r>
 80083a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80083aa:	b111      	cbz	r1, 80083b2 <_reclaim_reent+0x72>
 80083ac:	4620      	mov	r0, r4
 80083ae:	f000 f879 	bl	80084a4 <_free_r>
 80083b2:	69a3      	ldr	r3, [r4, #24]
 80083b4:	b1e3      	cbz	r3, 80083f0 <_reclaim_reent+0xb0>
 80083b6:	4620      	mov	r0, r4
 80083b8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80083ba:	4798      	blx	r3
 80083bc:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80083be:	b1b9      	cbz	r1, 80083f0 <_reclaim_reent+0xb0>
 80083c0:	4620      	mov	r0, r4
 80083c2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80083c6:	f7ff bfad 	b.w	8008324 <cleanup_glue>
 80083ca:	5949      	ldr	r1, [r1, r5]
 80083cc:	b941      	cbnz	r1, 80083e0 <_reclaim_reent+0xa0>
 80083ce:	3504      	adds	r5, #4
 80083d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80083d2:	2d80      	cmp	r5, #128	; 0x80
 80083d4:	68d9      	ldr	r1, [r3, #12]
 80083d6:	d1f8      	bne.n	80083ca <_reclaim_reent+0x8a>
 80083d8:	4620      	mov	r0, r4
 80083da:	f000 f863 	bl	80084a4 <_free_r>
 80083de:	e7ba      	b.n	8008356 <_reclaim_reent+0x16>
 80083e0:	680e      	ldr	r6, [r1, #0]
 80083e2:	4620      	mov	r0, r4
 80083e4:	f000 f85e 	bl	80084a4 <_free_r>
 80083e8:	4631      	mov	r1, r6
 80083ea:	e7ef      	b.n	80083cc <_reclaim_reent+0x8c>
 80083ec:	2500      	movs	r5, #0
 80083ee:	e7ef      	b.n	80083d0 <_reclaim_reent+0x90>
 80083f0:	bd70      	pop	{r4, r5, r6, pc}
 80083f2:	bf00      	nop
 80083f4:	20000014 	.word	0x20000014

080083f8 <_sbrk_r>:
 80083f8:	b538      	push	{r3, r4, r5, lr}
 80083fa:	2300      	movs	r3, #0
 80083fc:	4d05      	ldr	r5, [pc, #20]	; (8008414 <_sbrk_r+0x1c>)
 80083fe:	4604      	mov	r4, r0
 8008400:	4608      	mov	r0, r1
 8008402:	602b      	str	r3, [r5, #0]
 8008404:	f7fa f876 	bl	80024f4 <_sbrk>
 8008408:	1c43      	adds	r3, r0, #1
 800840a:	d102      	bne.n	8008412 <_sbrk_r+0x1a>
 800840c:	682b      	ldr	r3, [r5, #0]
 800840e:	b103      	cbz	r3, 8008412 <_sbrk_r+0x1a>
 8008410:	6023      	str	r3, [r4, #0]
 8008412:	bd38      	pop	{r3, r4, r5, pc}
 8008414:	20001410 	.word	0x20001410

08008418 <_vsniprintf_r>:
 8008418:	b530      	push	{r4, r5, lr}
 800841a:	1e14      	subs	r4, r2, #0
 800841c:	4605      	mov	r5, r0
 800841e:	b09b      	sub	sp, #108	; 0x6c
 8008420:	4618      	mov	r0, r3
 8008422:	da05      	bge.n	8008430 <_vsniprintf_r+0x18>
 8008424:	238b      	movs	r3, #139	; 0x8b
 8008426:	f04f 30ff 	mov.w	r0, #4294967295
 800842a:	602b      	str	r3, [r5, #0]
 800842c:	b01b      	add	sp, #108	; 0x6c
 800842e:	bd30      	pop	{r4, r5, pc}
 8008430:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008434:	f8ad 300c 	strh.w	r3, [sp, #12]
 8008438:	bf0c      	ite	eq
 800843a:	4623      	moveq	r3, r4
 800843c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008440:	9302      	str	r3, [sp, #8]
 8008442:	9305      	str	r3, [sp, #20]
 8008444:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008448:	4602      	mov	r2, r0
 800844a:	9100      	str	r1, [sp, #0]
 800844c:	9104      	str	r1, [sp, #16]
 800844e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008452:	4669      	mov	r1, sp
 8008454:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008456:	4628      	mov	r0, r5
 8008458:	f000 f8cc 	bl	80085f4 <_svfiprintf_r>
 800845c:	1c43      	adds	r3, r0, #1
 800845e:	bfbc      	itt	lt
 8008460:	238b      	movlt	r3, #139	; 0x8b
 8008462:	602b      	strlt	r3, [r5, #0]
 8008464:	2c00      	cmp	r4, #0
 8008466:	d0e1      	beq.n	800842c <_vsniprintf_r+0x14>
 8008468:	2200      	movs	r2, #0
 800846a:	9b00      	ldr	r3, [sp, #0]
 800846c:	701a      	strb	r2, [r3, #0]
 800846e:	e7dd      	b.n	800842c <_vsniprintf_r+0x14>

08008470 <vsniprintf>:
 8008470:	b507      	push	{r0, r1, r2, lr}
 8008472:	9300      	str	r3, [sp, #0]
 8008474:	4613      	mov	r3, r2
 8008476:	460a      	mov	r2, r1
 8008478:	4601      	mov	r1, r0
 800847a:	4803      	ldr	r0, [pc, #12]	; (8008488 <vsniprintf+0x18>)
 800847c:	6800      	ldr	r0, [r0, #0]
 800847e:	f7ff ffcb 	bl	8008418 <_vsniprintf_r>
 8008482:	b003      	add	sp, #12
 8008484:	f85d fb04 	ldr.w	pc, [sp], #4
 8008488:	20000014 	.word	0x20000014

0800848c <__malloc_lock>:
 800848c:	4801      	ldr	r0, [pc, #4]	; (8008494 <__malloc_lock+0x8>)
 800848e:	f7ff bed7 	b.w	8008240 <__retarget_lock_acquire_recursive>
 8008492:	bf00      	nop
 8008494:	20001408 	.word	0x20001408

08008498 <__malloc_unlock>:
 8008498:	4801      	ldr	r0, [pc, #4]	; (80084a0 <__malloc_unlock+0x8>)
 800849a:	f7ff bed2 	b.w	8008242 <__retarget_lock_release_recursive>
 800849e:	bf00      	nop
 80084a0:	20001408 	.word	0x20001408

080084a4 <_free_r>:
 80084a4:	b538      	push	{r3, r4, r5, lr}
 80084a6:	4605      	mov	r5, r0
 80084a8:	2900      	cmp	r1, #0
 80084aa:	d043      	beq.n	8008534 <_free_r+0x90>
 80084ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80084b0:	1f0c      	subs	r4, r1, #4
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	bfb8      	it	lt
 80084b6:	18e4      	addlt	r4, r4, r3
 80084b8:	f7ff ffe8 	bl	800848c <__malloc_lock>
 80084bc:	4a1e      	ldr	r2, [pc, #120]	; (8008538 <_free_r+0x94>)
 80084be:	6813      	ldr	r3, [r2, #0]
 80084c0:	4610      	mov	r0, r2
 80084c2:	b933      	cbnz	r3, 80084d2 <_free_r+0x2e>
 80084c4:	6063      	str	r3, [r4, #4]
 80084c6:	6014      	str	r4, [r2, #0]
 80084c8:	4628      	mov	r0, r5
 80084ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80084ce:	f7ff bfe3 	b.w	8008498 <__malloc_unlock>
 80084d2:	42a3      	cmp	r3, r4
 80084d4:	d90a      	bls.n	80084ec <_free_r+0x48>
 80084d6:	6821      	ldr	r1, [r4, #0]
 80084d8:	1862      	adds	r2, r4, r1
 80084da:	4293      	cmp	r3, r2
 80084dc:	bf01      	itttt	eq
 80084de:	681a      	ldreq	r2, [r3, #0]
 80084e0:	685b      	ldreq	r3, [r3, #4]
 80084e2:	1852      	addeq	r2, r2, r1
 80084e4:	6022      	streq	r2, [r4, #0]
 80084e6:	6063      	str	r3, [r4, #4]
 80084e8:	6004      	str	r4, [r0, #0]
 80084ea:	e7ed      	b.n	80084c8 <_free_r+0x24>
 80084ec:	461a      	mov	r2, r3
 80084ee:	685b      	ldr	r3, [r3, #4]
 80084f0:	b10b      	cbz	r3, 80084f6 <_free_r+0x52>
 80084f2:	42a3      	cmp	r3, r4
 80084f4:	d9fa      	bls.n	80084ec <_free_r+0x48>
 80084f6:	6811      	ldr	r1, [r2, #0]
 80084f8:	1850      	adds	r0, r2, r1
 80084fa:	42a0      	cmp	r0, r4
 80084fc:	d10b      	bne.n	8008516 <_free_r+0x72>
 80084fe:	6820      	ldr	r0, [r4, #0]
 8008500:	4401      	add	r1, r0
 8008502:	1850      	adds	r0, r2, r1
 8008504:	4283      	cmp	r3, r0
 8008506:	6011      	str	r1, [r2, #0]
 8008508:	d1de      	bne.n	80084c8 <_free_r+0x24>
 800850a:	6818      	ldr	r0, [r3, #0]
 800850c:	685b      	ldr	r3, [r3, #4]
 800850e:	4401      	add	r1, r0
 8008510:	6011      	str	r1, [r2, #0]
 8008512:	6053      	str	r3, [r2, #4]
 8008514:	e7d8      	b.n	80084c8 <_free_r+0x24>
 8008516:	d902      	bls.n	800851e <_free_r+0x7a>
 8008518:	230c      	movs	r3, #12
 800851a:	602b      	str	r3, [r5, #0]
 800851c:	e7d4      	b.n	80084c8 <_free_r+0x24>
 800851e:	6820      	ldr	r0, [r4, #0]
 8008520:	1821      	adds	r1, r4, r0
 8008522:	428b      	cmp	r3, r1
 8008524:	bf01      	itttt	eq
 8008526:	6819      	ldreq	r1, [r3, #0]
 8008528:	685b      	ldreq	r3, [r3, #4]
 800852a:	1809      	addeq	r1, r1, r0
 800852c:	6021      	streq	r1, [r4, #0]
 800852e:	6063      	str	r3, [r4, #4]
 8008530:	6054      	str	r4, [r2, #4]
 8008532:	e7c9      	b.n	80084c8 <_free_r+0x24>
 8008534:	bd38      	pop	{r3, r4, r5, pc}
 8008536:	bf00      	nop
 8008538:	200010f0 	.word	0x200010f0

0800853c <__ssputs_r>:
 800853c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008540:	688e      	ldr	r6, [r1, #8]
 8008542:	4682      	mov	sl, r0
 8008544:	429e      	cmp	r6, r3
 8008546:	460c      	mov	r4, r1
 8008548:	4690      	mov	r8, r2
 800854a:	461f      	mov	r7, r3
 800854c:	d838      	bhi.n	80085c0 <__ssputs_r+0x84>
 800854e:	898a      	ldrh	r2, [r1, #12]
 8008550:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008554:	d032      	beq.n	80085bc <__ssputs_r+0x80>
 8008556:	6825      	ldr	r5, [r4, #0]
 8008558:	6909      	ldr	r1, [r1, #16]
 800855a:	3301      	adds	r3, #1
 800855c:	eba5 0901 	sub.w	r9, r5, r1
 8008560:	6965      	ldr	r5, [r4, #20]
 8008562:	444b      	add	r3, r9
 8008564:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008568:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800856c:	106d      	asrs	r5, r5, #1
 800856e:	429d      	cmp	r5, r3
 8008570:	bf38      	it	cc
 8008572:	461d      	movcc	r5, r3
 8008574:	0553      	lsls	r3, r2, #21
 8008576:	d531      	bpl.n	80085dc <__ssputs_r+0xa0>
 8008578:	4629      	mov	r1, r5
 800857a:	f7ff fe79 	bl	8008270 <_malloc_r>
 800857e:	4606      	mov	r6, r0
 8008580:	b950      	cbnz	r0, 8008598 <__ssputs_r+0x5c>
 8008582:	230c      	movs	r3, #12
 8008584:	f04f 30ff 	mov.w	r0, #4294967295
 8008588:	f8ca 3000 	str.w	r3, [sl]
 800858c:	89a3      	ldrh	r3, [r4, #12]
 800858e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008592:	81a3      	strh	r3, [r4, #12]
 8008594:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008598:	464a      	mov	r2, r9
 800859a:	6921      	ldr	r1, [r4, #16]
 800859c:	f7ff fe52 	bl	8008244 <memcpy>
 80085a0:	89a3      	ldrh	r3, [r4, #12]
 80085a2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80085a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80085aa:	81a3      	strh	r3, [r4, #12]
 80085ac:	6126      	str	r6, [r4, #16]
 80085ae:	444e      	add	r6, r9
 80085b0:	6026      	str	r6, [r4, #0]
 80085b2:	463e      	mov	r6, r7
 80085b4:	6165      	str	r5, [r4, #20]
 80085b6:	eba5 0509 	sub.w	r5, r5, r9
 80085ba:	60a5      	str	r5, [r4, #8]
 80085bc:	42be      	cmp	r6, r7
 80085be:	d900      	bls.n	80085c2 <__ssputs_r+0x86>
 80085c0:	463e      	mov	r6, r7
 80085c2:	4632      	mov	r2, r6
 80085c4:	4641      	mov	r1, r8
 80085c6:	6820      	ldr	r0, [r4, #0]
 80085c8:	f000 fab8 	bl	8008b3c <memmove>
 80085cc:	68a3      	ldr	r3, [r4, #8]
 80085ce:	6822      	ldr	r2, [r4, #0]
 80085d0:	1b9b      	subs	r3, r3, r6
 80085d2:	4432      	add	r2, r6
 80085d4:	2000      	movs	r0, #0
 80085d6:	60a3      	str	r3, [r4, #8]
 80085d8:	6022      	str	r2, [r4, #0]
 80085da:	e7db      	b.n	8008594 <__ssputs_r+0x58>
 80085dc:	462a      	mov	r2, r5
 80085de:	f000 fac7 	bl	8008b70 <_realloc_r>
 80085e2:	4606      	mov	r6, r0
 80085e4:	2800      	cmp	r0, #0
 80085e6:	d1e1      	bne.n	80085ac <__ssputs_r+0x70>
 80085e8:	4650      	mov	r0, sl
 80085ea:	6921      	ldr	r1, [r4, #16]
 80085ec:	f7ff ff5a 	bl	80084a4 <_free_r>
 80085f0:	e7c7      	b.n	8008582 <__ssputs_r+0x46>
	...

080085f4 <_svfiprintf_r>:
 80085f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085f8:	4698      	mov	r8, r3
 80085fa:	898b      	ldrh	r3, [r1, #12]
 80085fc:	4607      	mov	r7, r0
 80085fe:	061b      	lsls	r3, r3, #24
 8008600:	460d      	mov	r5, r1
 8008602:	4614      	mov	r4, r2
 8008604:	b09d      	sub	sp, #116	; 0x74
 8008606:	d50e      	bpl.n	8008626 <_svfiprintf_r+0x32>
 8008608:	690b      	ldr	r3, [r1, #16]
 800860a:	b963      	cbnz	r3, 8008626 <_svfiprintf_r+0x32>
 800860c:	2140      	movs	r1, #64	; 0x40
 800860e:	f7ff fe2f 	bl	8008270 <_malloc_r>
 8008612:	6028      	str	r0, [r5, #0]
 8008614:	6128      	str	r0, [r5, #16]
 8008616:	b920      	cbnz	r0, 8008622 <_svfiprintf_r+0x2e>
 8008618:	230c      	movs	r3, #12
 800861a:	603b      	str	r3, [r7, #0]
 800861c:	f04f 30ff 	mov.w	r0, #4294967295
 8008620:	e0d1      	b.n	80087c6 <_svfiprintf_r+0x1d2>
 8008622:	2340      	movs	r3, #64	; 0x40
 8008624:	616b      	str	r3, [r5, #20]
 8008626:	2300      	movs	r3, #0
 8008628:	9309      	str	r3, [sp, #36]	; 0x24
 800862a:	2320      	movs	r3, #32
 800862c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008630:	2330      	movs	r3, #48	; 0x30
 8008632:	f04f 0901 	mov.w	r9, #1
 8008636:	f8cd 800c 	str.w	r8, [sp, #12]
 800863a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80087e0 <_svfiprintf_r+0x1ec>
 800863e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008642:	4623      	mov	r3, r4
 8008644:	469a      	mov	sl, r3
 8008646:	f813 2b01 	ldrb.w	r2, [r3], #1
 800864a:	b10a      	cbz	r2, 8008650 <_svfiprintf_r+0x5c>
 800864c:	2a25      	cmp	r2, #37	; 0x25
 800864e:	d1f9      	bne.n	8008644 <_svfiprintf_r+0x50>
 8008650:	ebba 0b04 	subs.w	fp, sl, r4
 8008654:	d00b      	beq.n	800866e <_svfiprintf_r+0x7a>
 8008656:	465b      	mov	r3, fp
 8008658:	4622      	mov	r2, r4
 800865a:	4629      	mov	r1, r5
 800865c:	4638      	mov	r0, r7
 800865e:	f7ff ff6d 	bl	800853c <__ssputs_r>
 8008662:	3001      	adds	r0, #1
 8008664:	f000 80aa 	beq.w	80087bc <_svfiprintf_r+0x1c8>
 8008668:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800866a:	445a      	add	r2, fp
 800866c:	9209      	str	r2, [sp, #36]	; 0x24
 800866e:	f89a 3000 	ldrb.w	r3, [sl]
 8008672:	2b00      	cmp	r3, #0
 8008674:	f000 80a2 	beq.w	80087bc <_svfiprintf_r+0x1c8>
 8008678:	2300      	movs	r3, #0
 800867a:	f04f 32ff 	mov.w	r2, #4294967295
 800867e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008682:	f10a 0a01 	add.w	sl, sl, #1
 8008686:	9304      	str	r3, [sp, #16]
 8008688:	9307      	str	r3, [sp, #28]
 800868a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800868e:	931a      	str	r3, [sp, #104]	; 0x68
 8008690:	4654      	mov	r4, sl
 8008692:	2205      	movs	r2, #5
 8008694:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008698:	4851      	ldr	r0, [pc, #324]	; (80087e0 <_svfiprintf_r+0x1ec>)
 800869a:	f000 fa41 	bl	8008b20 <memchr>
 800869e:	9a04      	ldr	r2, [sp, #16]
 80086a0:	b9d8      	cbnz	r0, 80086da <_svfiprintf_r+0xe6>
 80086a2:	06d0      	lsls	r0, r2, #27
 80086a4:	bf44      	itt	mi
 80086a6:	2320      	movmi	r3, #32
 80086a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80086ac:	0711      	lsls	r1, r2, #28
 80086ae:	bf44      	itt	mi
 80086b0:	232b      	movmi	r3, #43	; 0x2b
 80086b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80086b6:	f89a 3000 	ldrb.w	r3, [sl]
 80086ba:	2b2a      	cmp	r3, #42	; 0x2a
 80086bc:	d015      	beq.n	80086ea <_svfiprintf_r+0xf6>
 80086be:	4654      	mov	r4, sl
 80086c0:	2000      	movs	r0, #0
 80086c2:	f04f 0c0a 	mov.w	ip, #10
 80086c6:	9a07      	ldr	r2, [sp, #28]
 80086c8:	4621      	mov	r1, r4
 80086ca:	f811 3b01 	ldrb.w	r3, [r1], #1
 80086ce:	3b30      	subs	r3, #48	; 0x30
 80086d0:	2b09      	cmp	r3, #9
 80086d2:	d94e      	bls.n	8008772 <_svfiprintf_r+0x17e>
 80086d4:	b1b0      	cbz	r0, 8008704 <_svfiprintf_r+0x110>
 80086d6:	9207      	str	r2, [sp, #28]
 80086d8:	e014      	b.n	8008704 <_svfiprintf_r+0x110>
 80086da:	eba0 0308 	sub.w	r3, r0, r8
 80086de:	fa09 f303 	lsl.w	r3, r9, r3
 80086e2:	4313      	orrs	r3, r2
 80086e4:	46a2      	mov	sl, r4
 80086e6:	9304      	str	r3, [sp, #16]
 80086e8:	e7d2      	b.n	8008690 <_svfiprintf_r+0x9c>
 80086ea:	9b03      	ldr	r3, [sp, #12]
 80086ec:	1d19      	adds	r1, r3, #4
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	9103      	str	r1, [sp, #12]
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	bfbb      	ittet	lt
 80086f6:	425b      	neglt	r3, r3
 80086f8:	f042 0202 	orrlt.w	r2, r2, #2
 80086fc:	9307      	strge	r3, [sp, #28]
 80086fe:	9307      	strlt	r3, [sp, #28]
 8008700:	bfb8      	it	lt
 8008702:	9204      	strlt	r2, [sp, #16]
 8008704:	7823      	ldrb	r3, [r4, #0]
 8008706:	2b2e      	cmp	r3, #46	; 0x2e
 8008708:	d10c      	bne.n	8008724 <_svfiprintf_r+0x130>
 800870a:	7863      	ldrb	r3, [r4, #1]
 800870c:	2b2a      	cmp	r3, #42	; 0x2a
 800870e:	d135      	bne.n	800877c <_svfiprintf_r+0x188>
 8008710:	9b03      	ldr	r3, [sp, #12]
 8008712:	3402      	adds	r4, #2
 8008714:	1d1a      	adds	r2, r3, #4
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	9203      	str	r2, [sp, #12]
 800871a:	2b00      	cmp	r3, #0
 800871c:	bfb8      	it	lt
 800871e:	f04f 33ff 	movlt.w	r3, #4294967295
 8008722:	9305      	str	r3, [sp, #20]
 8008724:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80087f0 <_svfiprintf_r+0x1fc>
 8008728:	2203      	movs	r2, #3
 800872a:	4650      	mov	r0, sl
 800872c:	7821      	ldrb	r1, [r4, #0]
 800872e:	f000 f9f7 	bl	8008b20 <memchr>
 8008732:	b140      	cbz	r0, 8008746 <_svfiprintf_r+0x152>
 8008734:	2340      	movs	r3, #64	; 0x40
 8008736:	eba0 000a 	sub.w	r0, r0, sl
 800873a:	fa03 f000 	lsl.w	r0, r3, r0
 800873e:	9b04      	ldr	r3, [sp, #16]
 8008740:	3401      	adds	r4, #1
 8008742:	4303      	orrs	r3, r0
 8008744:	9304      	str	r3, [sp, #16]
 8008746:	f814 1b01 	ldrb.w	r1, [r4], #1
 800874a:	2206      	movs	r2, #6
 800874c:	4825      	ldr	r0, [pc, #148]	; (80087e4 <_svfiprintf_r+0x1f0>)
 800874e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008752:	f000 f9e5 	bl	8008b20 <memchr>
 8008756:	2800      	cmp	r0, #0
 8008758:	d038      	beq.n	80087cc <_svfiprintf_r+0x1d8>
 800875a:	4b23      	ldr	r3, [pc, #140]	; (80087e8 <_svfiprintf_r+0x1f4>)
 800875c:	bb1b      	cbnz	r3, 80087a6 <_svfiprintf_r+0x1b2>
 800875e:	9b03      	ldr	r3, [sp, #12]
 8008760:	3307      	adds	r3, #7
 8008762:	f023 0307 	bic.w	r3, r3, #7
 8008766:	3308      	adds	r3, #8
 8008768:	9303      	str	r3, [sp, #12]
 800876a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800876c:	4433      	add	r3, r6
 800876e:	9309      	str	r3, [sp, #36]	; 0x24
 8008770:	e767      	b.n	8008642 <_svfiprintf_r+0x4e>
 8008772:	460c      	mov	r4, r1
 8008774:	2001      	movs	r0, #1
 8008776:	fb0c 3202 	mla	r2, ip, r2, r3
 800877a:	e7a5      	b.n	80086c8 <_svfiprintf_r+0xd4>
 800877c:	2300      	movs	r3, #0
 800877e:	f04f 0c0a 	mov.w	ip, #10
 8008782:	4619      	mov	r1, r3
 8008784:	3401      	adds	r4, #1
 8008786:	9305      	str	r3, [sp, #20]
 8008788:	4620      	mov	r0, r4
 800878a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800878e:	3a30      	subs	r2, #48	; 0x30
 8008790:	2a09      	cmp	r2, #9
 8008792:	d903      	bls.n	800879c <_svfiprintf_r+0x1a8>
 8008794:	2b00      	cmp	r3, #0
 8008796:	d0c5      	beq.n	8008724 <_svfiprintf_r+0x130>
 8008798:	9105      	str	r1, [sp, #20]
 800879a:	e7c3      	b.n	8008724 <_svfiprintf_r+0x130>
 800879c:	4604      	mov	r4, r0
 800879e:	2301      	movs	r3, #1
 80087a0:	fb0c 2101 	mla	r1, ip, r1, r2
 80087a4:	e7f0      	b.n	8008788 <_svfiprintf_r+0x194>
 80087a6:	ab03      	add	r3, sp, #12
 80087a8:	9300      	str	r3, [sp, #0]
 80087aa:	462a      	mov	r2, r5
 80087ac:	4638      	mov	r0, r7
 80087ae:	4b0f      	ldr	r3, [pc, #60]	; (80087ec <_svfiprintf_r+0x1f8>)
 80087b0:	a904      	add	r1, sp, #16
 80087b2:	f3af 8000 	nop.w
 80087b6:	1c42      	adds	r2, r0, #1
 80087b8:	4606      	mov	r6, r0
 80087ba:	d1d6      	bne.n	800876a <_svfiprintf_r+0x176>
 80087bc:	89ab      	ldrh	r3, [r5, #12]
 80087be:	065b      	lsls	r3, r3, #25
 80087c0:	f53f af2c 	bmi.w	800861c <_svfiprintf_r+0x28>
 80087c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80087c6:	b01d      	add	sp, #116	; 0x74
 80087c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087cc:	ab03      	add	r3, sp, #12
 80087ce:	9300      	str	r3, [sp, #0]
 80087d0:	462a      	mov	r2, r5
 80087d2:	4638      	mov	r0, r7
 80087d4:	4b05      	ldr	r3, [pc, #20]	; (80087ec <_svfiprintf_r+0x1f8>)
 80087d6:	a904      	add	r1, sp, #16
 80087d8:	f000 f87c 	bl	80088d4 <_printf_i>
 80087dc:	e7eb      	b.n	80087b6 <_svfiprintf_r+0x1c2>
 80087de:	bf00      	nop
 80087e0:	080090ec 	.word	0x080090ec
 80087e4:	080090f6 	.word	0x080090f6
 80087e8:	00000000 	.word	0x00000000
 80087ec:	0800853d 	.word	0x0800853d
 80087f0:	080090f2 	.word	0x080090f2

080087f4 <_printf_common>:
 80087f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087f8:	4616      	mov	r6, r2
 80087fa:	4699      	mov	r9, r3
 80087fc:	688a      	ldr	r2, [r1, #8]
 80087fe:	690b      	ldr	r3, [r1, #16]
 8008800:	4607      	mov	r7, r0
 8008802:	4293      	cmp	r3, r2
 8008804:	bfb8      	it	lt
 8008806:	4613      	movlt	r3, r2
 8008808:	6033      	str	r3, [r6, #0]
 800880a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800880e:	460c      	mov	r4, r1
 8008810:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008814:	b10a      	cbz	r2, 800881a <_printf_common+0x26>
 8008816:	3301      	adds	r3, #1
 8008818:	6033      	str	r3, [r6, #0]
 800881a:	6823      	ldr	r3, [r4, #0]
 800881c:	0699      	lsls	r1, r3, #26
 800881e:	bf42      	ittt	mi
 8008820:	6833      	ldrmi	r3, [r6, #0]
 8008822:	3302      	addmi	r3, #2
 8008824:	6033      	strmi	r3, [r6, #0]
 8008826:	6825      	ldr	r5, [r4, #0]
 8008828:	f015 0506 	ands.w	r5, r5, #6
 800882c:	d106      	bne.n	800883c <_printf_common+0x48>
 800882e:	f104 0a19 	add.w	sl, r4, #25
 8008832:	68e3      	ldr	r3, [r4, #12]
 8008834:	6832      	ldr	r2, [r6, #0]
 8008836:	1a9b      	subs	r3, r3, r2
 8008838:	42ab      	cmp	r3, r5
 800883a:	dc28      	bgt.n	800888e <_printf_common+0x9a>
 800883c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008840:	1e13      	subs	r3, r2, #0
 8008842:	6822      	ldr	r2, [r4, #0]
 8008844:	bf18      	it	ne
 8008846:	2301      	movne	r3, #1
 8008848:	0692      	lsls	r2, r2, #26
 800884a:	d42d      	bmi.n	80088a8 <_printf_common+0xb4>
 800884c:	4649      	mov	r1, r9
 800884e:	4638      	mov	r0, r7
 8008850:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008854:	47c0      	blx	r8
 8008856:	3001      	adds	r0, #1
 8008858:	d020      	beq.n	800889c <_printf_common+0xa8>
 800885a:	6823      	ldr	r3, [r4, #0]
 800885c:	68e5      	ldr	r5, [r4, #12]
 800885e:	f003 0306 	and.w	r3, r3, #6
 8008862:	2b04      	cmp	r3, #4
 8008864:	bf18      	it	ne
 8008866:	2500      	movne	r5, #0
 8008868:	6832      	ldr	r2, [r6, #0]
 800886a:	f04f 0600 	mov.w	r6, #0
 800886e:	68a3      	ldr	r3, [r4, #8]
 8008870:	bf08      	it	eq
 8008872:	1aad      	subeq	r5, r5, r2
 8008874:	6922      	ldr	r2, [r4, #16]
 8008876:	bf08      	it	eq
 8008878:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800887c:	4293      	cmp	r3, r2
 800887e:	bfc4      	itt	gt
 8008880:	1a9b      	subgt	r3, r3, r2
 8008882:	18ed      	addgt	r5, r5, r3
 8008884:	341a      	adds	r4, #26
 8008886:	42b5      	cmp	r5, r6
 8008888:	d11a      	bne.n	80088c0 <_printf_common+0xcc>
 800888a:	2000      	movs	r0, #0
 800888c:	e008      	b.n	80088a0 <_printf_common+0xac>
 800888e:	2301      	movs	r3, #1
 8008890:	4652      	mov	r2, sl
 8008892:	4649      	mov	r1, r9
 8008894:	4638      	mov	r0, r7
 8008896:	47c0      	blx	r8
 8008898:	3001      	adds	r0, #1
 800889a:	d103      	bne.n	80088a4 <_printf_common+0xb0>
 800889c:	f04f 30ff 	mov.w	r0, #4294967295
 80088a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088a4:	3501      	adds	r5, #1
 80088a6:	e7c4      	b.n	8008832 <_printf_common+0x3e>
 80088a8:	2030      	movs	r0, #48	; 0x30
 80088aa:	18e1      	adds	r1, r4, r3
 80088ac:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80088b0:	1c5a      	adds	r2, r3, #1
 80088b2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80088b6:	4422      	add	r2, r4
 80088b8:	3302      	adds	r3, #2
 80088ba:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80088be:	e7c5      	b.n	800884c <_printf_common+0x58>
 80088c0:	2301      	movs	r3, #1
 80088c2:	4622      	mov	r2, r4
 80088c4:	4649      	mov	r1, r9
 80088c6:	4638      	mov	r0, r7
 80088c8:	47c0      	blx	r8
 80088ca:	3001      	adds	r0, #1
 80088cc:	d0e6      	beq.n	800889c <_printf_common+0xa8>
 80088ce:	3601      	adds	r6, #1
 80088d0:	e7d9      	b.n	8008886 <_printf_common+0x92>
	...

080088d4 <_printf_i>:
 80088d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80088d8:	460c      	mov	r4, r1
 80088da:	7e27      	ldrb	r7, [r4, #24]
 80088dc:	4691      	mov	r9, r2
 80088de:	2f78      	cmp	r7, #120	; 0x78
 80088e0:	4680      	mov	r8, r0
 80088e2:	469a      	mov	sl, r3
 80088e4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80088e6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80088ea:	d807      	bhi.n	80088fc <_printf_i+0x28>
 80088ec:	2f62      	cmp	r7, #98	; 0x62
 80088ee:	d80a      	bhi.n	8008906 <_printf_i+0x32>
 80088f0:	2f00      	cmp	r7, #0
 80088f2:	f000 80d9 	beq.w	8008aa8 <_printf_i+0x1d4>
 80088f6:	2f58      	cmp	r7, #88	; 0x58
 80088f8:	f000 80a4 	beq.w	8008a44 <_printf_i+0x170>
 80088fc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008900:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008904:	e03a      	b.n	800897c <_printf_i+0xa8>
 8008906:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800890a:	2b15      	cmp	r3, #21
 800890c:	d8f6      	bhi.n	80088fc <_printf_i+0x28>
 800890e:	a001      	add	r0, pc, #4	; (adr r0, 8008914 <_printf_i+0x40>)
 8008910:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008914:	0800896d 	.word	0x0800896d
 8008918:	08008981 	.word	0x08008981
 800891c:	080088fd 	.word	0x080088fd
 8008920:	080088fd 	.word	0x080088fd
 8008924:	080088fd 	.word	0x080088fd
 8008928:	080088fd 	.word	0x080088fd
 800892c:	08008981 	.word	0x08008981
 8008930:	080088fd 	.word	0x080088fd
 8008934:	080088fd 	.word	0x080088fd
 8008938:	080088fd 	.word	0x080088fd
 800893c:	080088fd 	.word	0x080088fd
 8008940:	08008a8f 	.word	0x08008a8f
 8008944:	080089b1 	.word	0x080089b1
 8008948:	08008a71 	.word	0x08008a71
 800894c:	080088fd 	.word	0x080088fd
 8008950:	080088fd 	.word	0x080088fd
 8008954:	08008ab1 	.word	0x08008ab1
 8008958:	080088fd 	.word	0x080088fd
 800895c:	080089b1 	.word	0x080089b1
 8008960:	080088fd 	.word	0x080088fd
 8008964:	080088fd 	.word	0x080088fd
 8008968:	08008a79 	.word	0x08008a79
 800896c:	680b      	ldr	r3, [r1, #0]
 800896e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008972:	1d1a      	adds	r2, r3, #4
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	600a      	str	r2, [r1, #0]
 8008978:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800897c:	2301      	movs	r3, #1
 800897e:	e0a4      	b.n	8008aca <_printf_i+0x1f6>
 8008980:	6825      	ldr	r5, [r4, #0]
 8008982:	6808      	ldr	r0, [r1, #0]
 8008984:	062e      	lsls	r6, r5, #24
 8008986:	f100 0304 	add.w	r3, r0, #4
 800898a:	d50a      	bpl.n	80089a2 <_printf_i+0xce>
 800898c:	6805      	ldr	r5, [r0, #0]
 800898e:	600b      	str	r3, [r1, #0]
 8008990:	2d00      	cmp	r5, #0
 8008992:	da03      	bge.n	800899c <_printf_i+0xc8>
 8008994:	232d      	movs	r3, #45	; 0x2d
 8008996:	426d      	negs	r5, r5
 8008998:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800899c:	230a      	movs	r3, #10
 800899e:	485e      	ldr	r0, [pc, #376]	; (8008b18 <_printf_i+0x244>)
 80089a0:	e019      	b.n	80089d6 <_printf_i+0x102>
 80089a2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80089a6:	6805      	ldr	r5, [r0, #0]
 80089a8:	600b      	str	r3, [r1, #0]
 80089aa:	bf18      	it	ne
 80089ac:	b22d      	sxthne	r5, r5
 80089ae:	e7ef      	b.n	8008990 <_printf_i+0xbc>
 80089b0:	680b      	ldr	r3, [r1, #0]
 80089b2:	6825      	ldr	r5, [r4, #0]
 80089b4:	1d18      	adds	r0, r3, #4
 80089b6:	6008      	str	r0, [r1, #0]
 80089b8:	0628      	lsls	r0, r5, #24
 80089ba:	d501      	bpl.n	80089c0 <_printf_i+0xec>
 80089bc:	681d      	ldr	r5, [r3, #0]
 80089be:	e002      	b.n	80089c6 <_printf_i+0xf2>
 80089c0:	0669      	lsls	r1, r5, #25
 80089c2:	d5fb      	bpl.n	80089bc <_printf_i+0xe8>
 80089c4:	881d      	ldrh	r5, [r3, #0]
 80089c6:	2f6f      	cmp	r7, #111	; 0x6f
 80089c8:	bf0c      	ite	eq
 80089ca:	2308      	moveq	r3, #8
 80089cc:	230a      	movne	r3, #10
 80089ce:	4852      	ldr	r0, [pc, #328]	; (8008b18 <_printf_i+0x244>)
 80089d0:	2100      	movs	r1, #0
 80089d2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80089d6:	6866      	ldr	r6, [r4, #4]
 80089d8:	2e00      	cmp	r6, #0
 80089da:	bfa8      	it	ge
 80089dc:	6821      	ldrge	r1, [r4, #0]
 80089de:	60a6      	str	r6, [r4, #8]
 80089e0:	bfa4      	itt	ge
 80089e2:	f021 0104 	bicge.w	r1, r1, #4
 80089e6:	6021      	strge	r1, [r4, #0]
 80089e8:	b90d      	cbnz	r5, 80089ee <_printf_i+0x11a>
 80089ea:	2e00      	cmp	r6, #0
 80089ec:	d04d      	beq.n	8008a8a <_printf_i+0x1b6>
 80089ee:	4616      	mov	r6, r2
 80089f0:	fbb5 f1f3 	udiv	r1, r5, r3
 80089f4:	fb03 5711 	mls	r7, r3, r1, r5
 80089f8:	5dc7      	ldrb	r7, [r0, r7]
 80089fa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80089fe:	462f      	mov	r7, r5
 8008a00:	42bb      	cmp	r3, r7
 8008a02:	460d      	mov	r5, r1
 8008a04:	d9f4      	bls.n	80089f0 <_printf_i+0x11c>
 8008a06:	2b08      	cmp	r3, #8
 8008a08:	d10b      	bne.n	8008a22 <_printf_i+0x14e>
 8008a0a:	6823      	ldr	r3, [r4, #0]
 8008a0c:	07df      	lsls	r7, r3, #31
 8008a0e:	d508      	bpl.n	8008a22 <_printf_i+0x14e>
 8008a10:	6923      	ldr	r3, [r4, #16]
 8008a12:	6861      	ldr	r1, [r4, #4]
 8008a14:	4299      	cmp	r1, r3
 8008a16:	bfde      	ittt	le
 8008a18:	2330      	movle	r3, #48	; 0x30
 8008a1a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008a1e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008a22:	1b92      	subs	r2, r2, r6
 8008a24:	6122      	str	r2, [r4, #16]
 8008a26:	464b      	mov	r3, r9
 8008a28:	4621      	mov	r1, r4
 8008a2a:	4640      	mov	r0, r8
 8008a2c:	f8cd a000 	str.w	sl, [sp]
 8008a30:	aa03      	add	r2, sp, #12
 8008a32:	f7ff fedf 	bl	80087f4 <_printf_common>
 8008a36:	3001      	adds	r0, #1
 8008a38:	d14c      	bne.n	8008ad4 <_printf_i+0x200>
 8008a3a:	f04f 30ff 	mov.w	r0, #4294967295
 8008a3e:	b004      	add	sp, #16
 8008a40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a44:	4834      	ldr	r0, [pc, #208]	; (8008b18 <_printf_i+0x244>)
 8008a46:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008a4a:	680e      	ldr	r6, [r1, #0]
 8008a4c:	6823      	ldr	r3, [r4, #0]
 8008a4e:	f856 5b04 	ldr.w	r5, [r6], #4
 8008a52:	061f      	lsls	r7, r3, #24
 8008a54:	600e      	str	r6, [r1, #0]
 8008a56:	d514      	bpl.n	8008a82 <_printf_i+0x1ae>
 8008a58:	07d9      	lsls	r1, r3, #31
 8008a5a:	bf44      	itt	mi
 8008a5c:	f043 0320 	orrmi.w	r3, r3, #32
 8008a60:	6023      	strmi	r3, [r4, #0]
 8008a62:	b91d      	cbnz	r5, 8008a6c <_printf_i+0x198>
 8008a64:	6823      	ldr	r3, [r4, #0]
 8008a66:	f023 0320 	bic.w	r3, r3, #32
 8008a6a:	6023      	str	r3, [r4, #0]
 8008a6c:	2310      	movs	r3, #16
 8008a6e:	e7af      	b.n	80089d0 <_printf_i+0xfc>
 8008a70:	6823      	ldr	r3, [r4, #0]
 8008a72:	f043 0320 	orr.w	r3, r3, #32
 8008a76:	6023      	str	r3, [r4, #0]
 8008a78:	2378      	movs	r3, #120	; 0x78
 8008a7a:	4828      	ldr	r0, [pc, #160]	; (8008b1c <_printf_i+0x248>)
 8008a7c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008a80:	e7e3      	b.n	8008a4a <_printf_i+0x176>
 8008a82:	065e      	lsls	r6, r3, #25
 8008a84:	bf48      	it	mi
 8008a86:	b2ad      	uxthmi	r5, r5
 8008a88:	e7e6      	b.n	8008a58 <_printf_i+0x184>
 8008a8a:	4616      	mov	r6, r2
 8008a8c:	e7bb      	b.n	8008a06 <_printf_i+0x132>
 8008a8e:	680b      	ldr	r3, [r1, #0]
 8008a90:	6826      	ldr	r6, [r4, #0]
 8008a92:	1d1d      	adds	r5, r3, #4
 8008a94:	6960      	ldr	r0, [r4, #20]
 8008a96:	600d      	str	r5, [r1, #0]
 8008a98:	0635      	lsls	r5, r6, #24
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	d501      	bpl.n	8008aa2 <_printf_i+0x1ce>
 8008a9e:	6018      	str	r0, [r3, #0]
 8008aa0:	e002      	b.n	8008aa8 <_printf_i+0x1d4>
 8008aa2:	0671      	lsls	r1, r6, #25
 8008aa4:	d5fb      	bpl.n	8008a9e <_printf_i+0x1ca>
 8008aa6:	8018      	strh	r0, [r3, #0]
 8008aa8:	2300      	movs	r3, #0
 8008aaa:	4616      	mov	r6, r2
 8008aac:	6123      	str	r3, [r4, #16]
 8008aae:	e7ba      	b.n	8008a26 <_printf_i+0x152>
 8008ab0:	680b      	ldr	r3, [r1, #0]
 8008ab2:	1d1a      	adds	r2, r3, #4
 8008ab4:	600a      	str	r2, [r1, #0]
 8008ab6:	681e      	ldr	r6, [r3, #0]
 8008ab8:	2100      	movs	r1, #0
 8008aba:	4630      	mov	r0, r6
 8008abc:	6862      	ldr	r2, [r4, #4]
 8008abe:	f000 f82f 	bl	8008b20 <memchr>
 8008ac2:	b108      	cbz	r0, 8008ac8 <_printf_i+0x1f4>
 8008ac4:	1b80      	subs	r0, r0, r6
 8008ac6:	6060      	str	r0, [r4, #4]
 8008ac8:	6863      	ldr	r3, [r4, #4]
 8008aca:	6123      	str	r3, [r4, #16]
 8008acc:	2300      	movs	r3, #0
 8008ace:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008ad2:	e7a8      	b.n	8008a26 <_printf_i+0x152>
 8008ad4:	4632      	mov	r2, r6
 8008ad6:	4649      	mov	r1, r9
 8008ad8:	4640      	mov	r0, r8
 8008ada:	6923      	ldr	r3, [r4, #16]
 8008adc:	47d0      	blx	sl
 8008ade:	3001      	adds	r0, #1
 8008ae0:	d0ab      	beq.n	8008a3a <_printf_i+0x166>
 8008ae2:	6823      	ldr	r3, [r4, #0]
 8008ae4:	079b      	lsls	r3, r3, #30
 8008ae6:	d413      	bmi.n	8008b10 <_printf_i+0x23c>
 8008ae8:	68e0      	ldr	r0, [r4, #12]
 8008aea:	9b03      	ldr	r3, [sp, #12]
 8008aec:	4298      	cmp	r0, r3
 8008aee:	bfb8      	it	lt
 8008af0:	4618      	movlt	r0, r3
 8008af2:	e7a4      	b.n	8008a3e <_printf_i+0x16a>
 8008af4:	2301      	movs	r3, #1
 8008af6:	4632      	mov	r2, r6
 8008af8:	4649      	mov	r1, r9
 8008afa:	4640      	mov	r0, r8
 8008afc:	47d0      	blx	sl
 8008afe:	3001      	adds	r0, #1
 8008b00:	d09b      	beq.n	8008a3a <_printf_i+0x166>
 8008b02:	3501      	adds	r5, #1
 8008b04:	68e3      	ldr	r3, [r4, #12]
 8008b06:	9903      	ldr	r1, [sp, #12]
 8008b08:	1a5b      	subs	r3, r3, r1
 8008b0a:	42ab      	cmp	r3, r5
 8008b0c:	dcf2      	bgt.n	8008af4 <_printf_i+0x220>
 8008b0e:	e7eb      	b.n	8008ae8 <_printf_i+0x214>
 8008b10:	2500      	movs	r5, #0
 8008b12:	f104 0619 	add.w	r6, r4, #25
 8008b16:	e7f5      	b.n	8008b04 <_printf_i+0x230>
 8008b18:	080090fd 	.word	0x080090fd
 8008b1c:	0800910e 	.word	0x0800910e

08008b20 <memchr>:
 8008b20:	4603      	mov	r3, r0
 8008b22:	b510      	push	{r4, lr}
 8008b24:	b2c9      	uxtb	r1, r1
 8008b26:	4402      	add	r2, r0
 8008b28:	4293      	cmp	r3, r2
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	d101      	bne.n	8008b32 <memchr+0x12>
 8008b2e:	2000      	movs	r0, #0
 8008b30:	e003      	b.n	8008b3a <memchr+0x1a>
 8008b32:	7804      	ldrb	r4, [r0, #0]
 8008b34:	3301      	adds	r3, #1
 8008b36:	428c      	cmp	r4, r1
 8008b38:	d1f6      	bne.n	8008b28 <memchr+0x8>
 8008b3a:	bd10      	pop	{r4, pc}

08008b3c <memmove>:
 8008b3c:	4288      	cmp	r0, r1
 8008b3e:	b510      	push	{r4, lr}
 8008b40:	eb01 0402 	add.w	r4, r1, r2
 8008b44:	d902      	bls.n	8008b4c <memmove+0x10>
 8008b46:	4284      	cmp	r4, r0
 8008b48:	4623      	mov	r3, r4
 8008b4a:	d807      	bhi.n	8008b5c <memmove+0x20>
 8008b4c:	1e43      	subs	r3, r0, #1
 8008b4e:	42a1      	cmp	r1, r4
 8008b50:	d008      	beq.n	8008b64 <memmove+0x28>
 8008b52:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008b56:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008b5a:	e7f8      	b.n	8008b4e <memmove+0x12>
 8008b5c:	4601      	mov	r1, r0
 8008b5e:	4402      	add	r2, r0
 8008b60:	428a      	cmp	r2, r1
 8008b62:	d100      	bne.n	8008b66 <memmove+0x2a>
 8008b64:	bd10      	pop	{r4, pc}
 8008b66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008b6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008b6e:	e7f7      	b.n	8008b60 <memmove+0x24>

08008b70 <_realloc_r>:
 8008b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b72:	4607      	mov	r7, r0
 8008b74:	4614      	mov	r4, r2
 8008b76:	460e      	mov	r6, r1
 8008b78:	b921      	cbnz	r1, 8008b84 <_realloc_r+0x14>
 8008b7a:	4611      	mov	r1, r2
 8008b7c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008b80:	f7ff bb76 	b.w	8008270 <_malloc_r>
 8008b84:	b922      	cbnz	r2, 8008b90 <_realloc_r+0x20>
 8008b86:	f7ff fc8d 	bl	80084a4 <_free_r>
 8008b8a:	4625      	mov	r5, r4
 8008b8c:	4628      	mov	r0, r5
 8008b8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b90:	f000 f814 	bl	8008bbc <_malloc_usable_size_r>
 8008b94:	42a0      	cmp	r0, r4
 8008b96:	d20f      	bcs.n	8008bb8 <_realloc_r+0x48>
 8008b98:	4621      	mov	r1, r4
 8008b9a:	4638      	mov	r0, r7
 8008b9c:	f7ff fb68 	bl	8008270 <_malloc_r>
 8008ba0:	4605      	mov	r5, r0
 8008ba2:	2800      	cmp	r0, #0
 8008ba4:	d0f2      	beq.n	8008b8c <_realloc_r+0x1c>
 8008ba6:	4631      	mov	r1, r6
 8008ba8:	4622      	mov	r2, r4
 8008baa:	f7ff fb4b 	bl	8008244 <memcpy>
 8008bae:	4631      	mov	r1, r6
 8008bb0:	4638      	mov	r0, r7
 8008bb2:	f7ff fc77 	bl	80084a4 <_free_r>
 8008bb6:	e7e9      	b.n	8008b8c <_realloc_r+0x1c>
 8008bb8:	4635      	mov	r5, r6
 8008bba:	e7e7      	b.n	8008b8c <_realloc_r+0x1c>

08008bbc <_malloc_usable_size_r>:
 8008bbc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008bc0:	1f18      	subs	r0, r3, #4
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	bfbc      	itt	lt
 8008bc6:	580b      	ldrlt	r3, [r1, r0]
 8008bc8:	18c0      	addlt	r0, r0, r3
 8008bca:	4770      	bx	lr

08008bcc <_init>:
 8008bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bce:	bf00      	nop
 8008bd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bd2:	bc08      	pop	{r3}
 8008bd4:	469e      	mov	lr, r3
 8008bd6:	4770      	bx	lr

08008bd8 <_fini>:
 8008bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bda:	bf00      	nop
 8008bdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bde:	bc08      	pop	{r3}
 8008be0:	469e      	mov	lr, r3
 8008be2:	4770      	bx	lr
