<stg><name>vlsiModel</name>


<trans_list>

<trans id="150" from="1" to="2">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="2" to="3">
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="2" to="4">
<condition id="26">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="3" to="2">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="4" to="5">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="5" to="6">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="6" to="7">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="7" to="8">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="8" to="9">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="9" to="10">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="10" to="11">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="11" to="12">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="12" to="13">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="13" to="14">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="14" to="15">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="15" to="16">
<condition id="44">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="16" to="15">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %dense_input_input_array), !map !315

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i64* %dense_input_input_ndim), !map !319

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i64* %dense_input_input_numel), !map !323

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([5 x i64]* %dense_input_input_shape), !map !327

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %dense_3_output_array), !map !331

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i64* %dense_3_output_ndim), !map !335

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i64* %dense_3_output_numel), !map !339

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap([5 x i64]* %dense_3_output_shape), !map !343

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @vlsiModel_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %z1 = phi i10 [ 0, %0 ], [ %z1_1, %2 ]

]]></Node>
<StgValue><ssdm name="z1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="10">
<![CDATA[
:1  %z1_cast2 = zext i10 %z1 to i64

]]></Node>
<StgValue><ssdm name="z1_cast2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %tmp = icmp eq i10 %z1, -240

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %z1_1 = add i10 %z1, 1

]]></Node>
<StgValue><ssdm name="z1_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dense_input_input_a = getelementptr [784 x float]* %dense_input_input_array, i64 0, i64 %z1_cast2

]]></Node>
<StgValue><ssdm name="dense_input_input_a"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="10">
<![CDATA[
:1  %dense_input_input_a_1 = load float* %dense_input_input_a, align 4

]]></Node>
<StgValue><ssdm name="dense_input_input_a_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dense_input_input_s = getelementptr [5 x i64]* %dense_input_input_shape, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dense_input_input_s"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="3">
<![CDATA[
:3  %dense_input_input_s_1 = load i64* %dense_input_input_s, align 8

]]></Node>
<StgValue><ssdm name="dense_input_input_s_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  store i64 1, i64* @dense_output_ndim, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  store i64 100, i64* @dense_output_numel, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:29  store i64 1, i64* @dense_1_output_ndim, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:30  store i64 50, i64* @dense_1_output_numel, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  store i64 2, i64* @dense_1_kernel_ndim, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:37  store i64 5000, i64* @dense_1_kernel_numel, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:43  store i64 50, i64* @dense_1_bias_numel, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:44  store i64 1, i64* @dense_2_output_ndim, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:45  store i64 25, i64* @dense_2_output_numel, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:51  store i64 2, i64* @dense_2_kernel_ndim, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:52  store i64 1250, i64* @dense_2_kernel_numel, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:58  store i64 25, i64* @dense_2_bias_numel, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:59  store i64 2, i64* @dense_3_kernel_ndim, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:60  store i64 250, i64* @dense_3_kernel_numel, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:66  store i64 10, i64* @dense_3_bias_numel, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="52" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="10">
<![CDATA[
:1  %dense_input_input_a_1 = load float* %dense_input_input_a, align 4

]]></Node>
<StgValue><ssdm name="dense_input_input_a_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dense_input_input_ar_1 = getelementptr inbounds [784 x float]* @dense_input_input_ar, i64 0, i64 %z1_cast2

]]></Node>
<StgValue><ssdm name="dense_input_input_ar_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:3  store float %dense_input_input_a_1, float* %dense_input_input_ar_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="56" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="3">
<![CDATA[
:3  %dense_input_input_s_1 = load i64* %dense_input_input_s, align 8

]]></Node>
<StgValue><ssdm name="dense_input_input_s_1"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  store i64 %dense_input_input_s_1, i64* getelementptr inbounds ([5 x i64]* @dense_input_input_sh, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dense_input_input_s_2 = getelementptr [5 x i64]* %dense_input_input_shape, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="dense_input_input_s_2"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="3">
<![CDATA[
:6  %dense_input_input_s_3 = load i64* %dense_input_input_s_2, align 8

]]></Node>
<StgValue><ssdm name="dense_input_input_s_3"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %dense_input_input_s_4 = getelementptr [5 x i64]* %dense_input_input_shape, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="dense_input_input_s_4"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="3">
<![CDATA[
:9  %dense_input_input_s_5 = load i64* %dense_input_input_s_4, align 8

]]></Node>
<StgValue><ssdm name="dense_input_input_s_5"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  store i64 784, i64* getelementptr inbounds ([5 x i64]* @dense_kernel_shape, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="63" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="3">
<![CDATA[
:6  %dense_input_input_s_3 = load i64* %dense_input_input_s_2, align 8

]]></Node>
<StgValue><ssdm name="dense_input_input_s_3"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  store i64 %dense_input_input_s_3, i64* getelementptr inbounds ([5 x i64]* @dense_input_input_sh, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="3">
<![CDATA[
:9  %dense_input_input_s_5 = load i64* %dense_input_input_s_4, align 8

]]></Node>
<StgValue><ssdm name="dense_input_input_s_5"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  store i64 %dense_input_input_s_5, i64* getelementptr inbounds ([5 x i64]* @dense_input_input_sh, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %dense_input_input_s_6 = getelementptr [5 x i64]* %dense_input_input_shape, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="dense_input_input_s_6"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="3">
<![CDATA[
:12  %dense_input_input_s_7 = load i64* %dense_input_input_s_6, align 8

]]></Node>
<StgValue><ssdm name="dense_input_input_s_7"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %dense_input_input_s_8 = getelementptr [5 x i64]* %dense_input_input_shape, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="dense_input_input_s_8"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="3">
<![CDATA[
:15  %dense_input_input_s_9 = load i64* %dense_input_input_s_8, align 8

]]></Node>
<StgValue><ssdm name="dense_input_input_s_9"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  store i64 100, i64* getelementptr inbounds ([5 x i64]* @dense_kernel_shape, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_kernel_shape, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="73" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="3">
<![CDATA[
:12  %dense_input_input_s_7 = load i64* %dense_input_input_s_6, align 8

]]></Node>
<StgValue><ssdm name="dense_input_input_s_7"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  store i64 %dense_input_input_s_7, i64* getelementptr inbounds ([5 x i64]* @dense_input_input_sh, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="3">
<![CDATA[
:15  %dense_input_input_s_9 = load i64* %dense_input_input_s_8, align 8

]]></Node>
<StgValue><ssdm name="dense_input_input_s_9"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  store i64 %dense_input_input_s_9, i64* getelementptr inbounds ([5 x i64]* @dense_input_input_sh, i64 0, i64 4), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  store i64 100, i64* getelementptr inbounds ([5 x i64]* @dense_output_shape, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_kernel_shape, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_kernel_shape, i64 0, i64 4), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38  store i64 100, i64* getelementptr inbounds ([5 x i64]* @dense_1_kernel_shape, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %dense_input_input_n = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %dense_input_input_ndim)

]]></Node>
<StgValue><ssdm name="dense_input_input_n"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %dense_input_input_n_1 = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %dense_input_input_numel)

]]></Node>
<StgValue><ssdm name="dense_input_input_n_1"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_output_shape, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_output_shape, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:39  store i64 50, i64* getelementptr inbounds ([5 x i64]* @dense_1_kernel_shape, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:40  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_1_kernel_shape, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="32">
<![CDATA[
:67  call fastcc void @k2c_dense(i64 %dense_input_input_n, i64 %dense_input_input_n_1, [5 x i64]* @dense_input_input_sh, [5 x i64]* @dense_kernel_shape, [784 x float]* @dense_input_input_ar)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="88" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_output_shape, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_output_shape, i64 0, i64 4), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:31  store i64 50, i64* getelementptr inbounds ([5 x i64]* @dense_1_output_shape, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_1_kernel_shape, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:42  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_1_kernel_shape, i64 0, i64 4), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:53  store i64 50, i64* getelementptr inbounds ([5 x i64]* @dense_2_kernel_shape, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="32">
<![CDATA[
:67  call fastcc void @k2c_dense(i64 %dense_input_input_n, i64 %dense_input_input_n_1, [5 x i64]* @dense_input_input_sh, [5 x i64]* @dense_kernel_shape, [784 x float]* @dense_input_input_ar)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="95" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:32  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_1_output_shape, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:33  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_1_output_shape, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:54  store i64 25, i64* getelementptr inbounds ([5 x i64]* @dense_2_kernel_shape, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:55  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_2_kernel_shape, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64">
<![CDATA[
:68  %dense_1_output_numel_1 = load i64* @dense_1_output_numel, align 8

]]></Node>
<StgValue><ssdm name="dense_1_output_numel_1"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64">
<![CDATA[
:69  %dense_output_ndim_lo = load i64* @dense_output_ndim, align 8

]]></Node>
<StgValue><ssdm name="dense_output_ndim_lo"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64">
<![CDATA[
:70  %dense_output_numel_l = load i64* @dense_output_numel, align 8

]]></Node>
<StgValue><ssdm name="dense_output_numel_l"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64">
<![CDATA[
:71  %dense_1_kernel_ndim_s = load i64* @dense_1_kernel_ndim, align 8

]]></Node>
<StgValue><ssdm name="dense_1_kernel_ndim_s"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64">
<![CDATA[
:72  %dense_1_kernel_numel_1 = load i64* @dense_1_kernel_numel, align 8

]]></Node>
<StgValue><ssdm name="dense_1_kernel_numel_1"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64">
<![CDATA[
:73  %dense_1_bias_numel_l = load i64* @dense_1_bias_numel, align 8

]]></Node>
<StgValue><ssdm name="dense_1_bias_numel_l"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
:74  call fastcc void @k2c_dense.3(i64 %dense_1_output_numel_1, i64 %dense_output_ndim_lo, i64 %dense_output_numel_l, [5 x i64]* @dense_output_shape, i64 %dense_1_kernel_ndim_s, i64 %dense_1_kernel_numel_1, [5 x i64]* @dense_1_kernel_shape, i64 %dense_1_bias_numel_l)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="106" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_1_output_shape, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_1_output_shape, i64 0, i64 4), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:46  store i64 25, i64* getelementptr inbounds ([5 x i64]* @dense_2_output_shape, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:56  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_2_kernel_shape, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:57  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_2_kernel_shape, i64 0, i64 4), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:61  store i64 25, i64* getelementptr inbounds ([5 x i64]* @dense_3_kernel_shape, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
:74  call fastcc void @k2c_dense.3(i64 %dense_1_output_numel_1, i64 %dense_output_ndim_lo, i64 %dense_output_numel_l, [5 x i64]* @dense_output_shape, i64 %dense_1_kernel_ndim_s, i64 %dense_1_kernel_numel_1, [5 x i64]* @dense_1_kernel_shape, i64 %dense_1_bias_numel_l)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="113" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:47  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_2_output_shape, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:48  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_2_output_shape, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:62  store i64 10, i64* getelementptr inbounds ([5 x i64]* @dense_3_kernel_shape, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:63  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_3_kernel_shape, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64">
<![CDATA[
:75  %dense_2_output_numel_1 = load i64* @dense_2_output_numel, align 8

]]></Node>
<StgValue><ssdm name="dense_2_output_numel_1"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64">
<![CDATA[
:76  %dense_1_output_ndim_s = load i64* @dense_1_output_ndim, align 8

]]></Node>
<StgValue><ssdm name="dense_1_output_ndim_s"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64">
<![CDATA[
:77  %dense_1_output_numel_2 = load i64* @dense_1_output_numel, align 8

]]></Node>
<StgValue><ssdm name="dense_1_output_numel_2"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64">
<![CDATA[
:78  %dense_2_kernel_ndim_s = load i64* @dense_2_kernel_ndim, align 8

]]></Node>
<StgValue><ssdm name="dense_2_kernel_ndim_s"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64">
<![CDATA[
:79  %dense_2_kernel_numel_1 = load i64* @dense_2_kernel_numel, align 8

]]></Node>
<StgValue><ssdm name="dense_2_kernel_numel_1"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64">
<![CDATA[
:80  %dense_2_bias_numel_l = load i64* @dense_2_bias_numel, align 8

]]></Node>
<StgValue><ssdm name="dense_2_bias_numel_l"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
:81  call fastcc void @k2c_dense.2(i64 %dense_2_output_numel_1, i64 %dense_1_output_ndim_s, i64 %dense_1_output_numel_2, [5 x i64]* @dense_1_output_shape, i64 %dense_2_kernel_ndim_s, i64 %dense_2_kernel_numel_1, [5 x i64]* @dense_2_kernel_shape, i64 %dense_2_bias_numel_l)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="124" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:49  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_2_output_shape, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:50  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_2_output_shape, i64 0, i64 4), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:64  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_3_kernel_shape, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:65  store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_3_kernel_shape, i64 0, i64 4), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
:81  call fastcc void @k2c_dense.2(i64 %dense_2_output_numel_1, i64 %dense_1_output_ndim_s, i64 %dense_1_output_numel_2, [5 x i64]* @dense_1_output_shape, i64 %dense_2_kernel_ndim_s, i64 %dense_2_kernel_numel_1, [5 x i64]* @dense_2_kernel_shape, i64 %dense_2_bias_numel_l)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64">
<![CDATA[
:82  %dense_2_output_ndim_s = load i64* @dense_2_output_ndim, align 8

]]></Node>
<StgValue><ssdm name="dense_2_output_ndim_s"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64">
<![CDATA[
:83  %dense_2_output_numel_2 = load i64* @dense_2_output_numel, align 8

]]></Node>
<StgValue><ssdm name="dense_2_output_numel_2"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64">
<![CDATA[
:84  %dense_3_kernel_ndim_s = load i64* @dense_3_kernel_ndim, align 8

]]></Node>
<StgValue><ssdm name="dense_3_kernel_ndim_s"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64">
<![CDATA[
:85  %dense_3_kernel_numel_1 = load i64* @dense_3_kernel_numel, align 8

]]></Node>
<StgValue><ssdm name="dense_3_kernel_numel_1"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64">
<![CDATA[
:86  %dense_3_bias_numel_l = load i64* @dense_3_bias_numel, align 8

]]></Node>
<StgValue><ssdm name="dense_3_bias_numel_l"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="32">
<![CDATA[
:87  call fastcc void @k2c_dense.1(i64 %dense_2_output_ndim_s, i64 %dense_2_output_numel_2, [5 x i64]* @dense_2_output_shape, i64 %dense_3_kernel_ndim_s, i64 %dense_3_kernel_numel_1, [5 x i64]* @dense_3_kernel_shape, i64 %dense_3_bias_numel_l, [10 x float]* @dense_3_output_array_r)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="135" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="32">
<![CDATA[
:87  call fastcc void @k2c_dense.1(i64 %dense_2_output_ndim_s, i64 %dense_2_output_numel_2, [5 x i64]* @dense_2_output_shape, i64 %dense_3_kernel_ndim_s, i64 %dense_3_kernel_numel_1, [5 x i64]* @dense_3_kernel_shape, i64 %dense_3_bias_numel_l, [10 x float]* @dense_3_output_array_r)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
:88  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="137" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %z2 = phi i4 [ 0, %3 ], [ %z2_1, %5 ]

]]></Node>
<StgValue><ssdm name="z2"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="4">
<![CDATA[
:1  %z2_cast1 = zext i4 %z2 to i64

]]></Node>
<StgValue><ssdm name="z2_cast1"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %tmp_2 = icmp eq i4 %z2, -6

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %z2_1 = add i4 %z2, 1

]]></Node>
<StgValue><ssdm name="z2_1"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_2, label %6, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dense_3_output_array_1 = getelementptr inbounds [10 x float]* @dense_3_output_array_r, i64 0, i64 %z2_cast1

]]></Node>
<StgValue><ssdm name="dense_3_output_array_1"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="4">
<![CDATA[
:1  %dense_3_output_array_2 = load float* %dense_3_output_array_1, align 4

]]></Node>
<StgValue><ssdm name="dense_3_output_array_2"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="146" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="4">
<![CDATA[
:1  %dense_3_output_array_2 = load float* %dense_3_output_array_1, align 4

]]></Node>
<StgValue><ssdm name="dense_3_output_array_2"/></StgValue>
</operation>

<operation id="147" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dense_3_output_arra = getelementptr [784 x float]* %dense_3_output_array, i64 0, i64 %z2_cast1

]]></Node>
<StgValue><ssdm name="dense_3_output_arra"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:3  store float %dense_3_output_array_2, float* %dense_3_output_arra, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
