// Code your testbench here
// or browse Examples
`timescale 1ns / 1ps

module gates_tb;
  reg a,b;
  wire y;
  gates uut (y,a,b);
    initial begin
      $dumpfile("gate_tb.vcd");
      $dumpvars(0, gates_tb);
      $monitor("Time=%0t | a=%b b= %b y=%b", 
                  $time,a,b,y);
        a=0; b=0;  #10;
        a=0; b=1;  #10;
        a=1; b=0;  #10;
        a=1; b=1;  #10; 

        $finish;
    end

endmodule
