<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › tty › serial › m32r_sio_reg.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>m32r_sio_reg.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * m32r_sio_reg.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1992, 1994 by Theodore Ts&#39;o.</span>
<span class="cm"> * Copyright (C) 2004  Hirokazu Takata &lt;takata at linux-m32r.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Redistribution of this file is permitted under the terms of the GNU</span>
<span class="cm"> * Public License (GPL)</span>
<span class="cm"> *</span>
<span class="cm"> * These are the UART port assignments, expressed as offsets from the base</span>
<span class="cm"> * register.  These assignments should hold for any serial port based on</span>
<span class="cm"> * a 8250, 16450, or 16550(A).</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _M32R_SIO_REG_H</span>
<span class="cp">#define _M32R_SIO_REG_H</span>


<span class="cp">#ifdef CONFIG_SERIAL_M32R_PLDSIO</span>

<span class="cp">#define SIOCR		0x000</span>
<span class="cp">#define SIOMOD0		0x002</span>
<span class="cp">#define SIOMOD1		0x004</span>
<span class="cp">#define SIOSTS		0x006</span>
<span class="cp">#define SIOTRCR		0x008</span>
<span class="cp">#define SIOBAUR		0x00a</span></pre></div></td></tr>


<tr id="section-2"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-2">&#182;</a></div><h1>define SIORBAUR    0x018</h1></td><td class="code"><div class="highlight"><pre><span class="cp">#define SIOTXB		0x00c</span>
<span class="cp">#define SIORXB		0x00e</span>

<span class="cp">#define UART_RX		((unsigned long) PLD_ESIO0RXB)</span>
				<span class="cm">/* In:  Receive buffer (DLAB=0) */</span>
<span class="cp">#define UART_TX		((unsigned long) PLD_ESIO0TXB)</span>
				<span class="cm">/* Out: Transmit buffer (DLAB=0) */</span>
<span class="cp">#define UART_DLL	0	</span><span class="cm">/* Out: Divisor Latch Low (DLAB=1) */</span><span class="cp"></span>
<span class="cp">#define UART_TRG	0	</span><span class="cm">/* (LCR=BF) FCTR bit 7 selects Rx or Tx</span>
<span class="cm">				 * In: Fifo count</span>
<span class="cm">				 * Out: Fifo custom trigger levels</span>
<span class="cm">				 * XR16C85x only */</span><span class="cp"></span>

<span class="cp">#define UART_DLM	0	</span><span class="cm">/* Out: Divisor Latch High (DLAB=1) */</span><span class="cp"></span>
<span class="cp">#define UART_IER	((unsigned long) PLD_ESIO0INTCR)</span>
				<span class="cm">/* Out: Interrupt Enable Register */</span>
<span class="cp">#define UART_FCTR	0	</span><span class="cm">/* (LCR=BF) Feature Control Register</span>
<span class="cm">				 * XR16C85x only */</span><span class="cp"></span>

<span class="cp">#define UART_IIR	0	</span><span class="cm">/* In:  Interrupt ID Register */</span><span class="cp"></span>
<span class="cp">#define UART_FCR	0	</span><span class="cm">/* Out: FIFO Control Register */</span><span class="cp"></span>
<span class="cp">#define UART_EFR	0	</span><span class="cm">/* I/O: Extended Features Register */</span><span class="cp"></span>
				<span class="cm">/* (DLAB=1, 16C660 only) */</span>

<span class="cp">#define UART_LCR	0	</span><span class="cm">/* Out: Line Control Register */</span><span class="cp"></span>
<span class="cp">#define UART_MCR	0	</span><span class="cm">/* Out: Modem Control Register */</span><span class="cp"></span>
<span class="cp">#define UART_LSR	((unsigned long) PLD_ESIO0STS)</span>
				<span class="cm">/* In:  Line Status Register */</span>
<span class="cp">#define UART_MSR	0	</span><span class="cm">/* In:  Modem Status Register */</span><span class="cp"></span>
<span class="cp">#define UART_SCR	0	</span><span class="cm">/* I/O: Scratch Register */</span><span class="cp"></span>
<span class="cp">#define UART_EMSR	0	</span><span class="cm">/* (LCR=BF) Extended Mode Select Register</span>
<span class="cm">				 * FCTR bit 6 selects SCR or EMSR</span>
<span class="cm">				 * XR16c85x only */</span><span class="cp"></span>

<span class="cp">#else </span><span class="cm">/* not CONFIG_SERIAL_M32R_PLDSIO */</span><span class="cp"></span>

<span class="cp">#define SIOCR		0x000</span>
<span class="cp">#define SIOMOD0		0x004</span>
<span class="cp">#define SIOMOD1		0x008</span>
<span class="cp">#define SIOSTS		0x00c</span>
<span class="cp">#define SIOTRCR		0x010</span>
<span class="cp">#define SIOBAUR		0x014</span>
<span class="cp">#define SIORBAUR	0x018</span>
<span class="cp">#define SIOTXB		0x01c</span>
<span class="cp">#define SIORXB		0x020</span>

<span class="cp">#define UART_RX		M32R_SIO0_RXB_PORTL	</span><span class="cm">/* In:  Receive buffer (DLAB=0) */</span><span class="cp"></span>
<span class="cp">#define UART_TX		M32R_SIO0_TXB_PORTL	</span><span class="cm">/* Out: Transmit buffer (DLAB=0) */</span><span class="cp"></span>
<span class="cp">#define UART_DLL	0	</span><span class="cm">/* Out: Divisor Latch Low (DLAB=1) */</span><span class="cp"></span>
<span class="cp">#define UART_TRG	0	</span><span class="cm">/* (LCR=BF) FCTR bit 7 selects Rx or Tx</span>
<span class="cm">				 * In: Fifo count</span>
<span class="cm">				 * Out: Fifo custom trigger levels</span>
<span class="cm">				 * XR16C85x only */</span><span class="cp"></span>

<span class="cp">#define UART_DLM	0	</span><span class="cm">/* Out: Divisor Latch High (DLAB=1) */</span><span class="cp"></span>
<span class="cp">#define UART_IER	M32R_SIO0_TRCR_PORTL	</span><span class="cm">/* Out: Interrupt Enable Register */</span><span class="cp"></span>
<span class="cp">#define UART_FCTR	0	</span><span class="cm">/* (LCR=BF) Feature Control Register</span>
<span class="cm">				 * XR16C85x only */</span><span class="cp"></span>

<span class="cp">#define UART_IIR	0	</span><span class="cm">/* In:  Interrupt ID Register */</span><span class="cp"></span>
<span class="cp">#define UART_FCR	0	</span><span class="cm">/* Out: FIFO Control Register */</span><span class="cp"></span>
<span class="cp">#define UART_EFR	0	</span><span class="cm">/* I/O: Extended Features Register */</span><span class="cp"></span>
				<span class="cm">/* (DLAB=1, 16C660 only) */</span>

<span class="cp">#define UART_LCR	0	</span><span class="cm">/* Out: Line Control Register */</span><span class="cp"></span>
<span class="cp">#define UART_MCR	0	</span><span class="cm">/* Out: Modem Control Register */</span><span class="cp"></span>
<span class="cp">#define UART_LSR	M32R_SIO0_STS_PORTL	</span><span class="cm">/* In:  Line Status Register */</span><span class="cp"></span>
<span class="cp">#define UART_MSR	0	</span><span class="cm">/* In:  Modem Status Register */</span><span class="cp"></span>
<span class="cp">#define UART_SCR	0	</span><span class="cm">/* I/O: Scratch Register */</span><span class="cp"></span>
<span class="cp">#define UART_EMSR	0	</span><span class="cm">/* (LCR=BF) Extended Mode Select Register</span>
<span class="cm">				 * FCTR bit 6 selects SCR or EMSR</span>
<span class="cm">				 * XR16c85x only */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* CONFIG_SERIAL_M32R_PLDSIO */</span><span class="cp"></span>

<span class="cp">#define UART_EMPTY	(UART_LSR_TEMT | UART_LSR_THRE)</span>

<span class="cm">/*</span>
<span class="cm"> * These are the definitions for the Line Control Register</span>
<span class="cm"> *</span>
<span class="cm"> * Note: if the word length is 5 bits (UART_LCR_WLEN5), then setting</span>
<span class="cm"> * UART_LCR_STOP will select 1.5 stop bits, not 2 stop bits.</span>
<span class="cm"> */</span>
<span class="cp">#define UART_LCR_DLAB	0x80	</span><span class="cm">/* Divisor latch access bit */</span><span class="cp"></span>
<span class="cp">#define UART_LCR_SBC	0x40	</span><span class="cm">/* Set break control */</span><span class="cp"></span>
<span class="cp">#define UART_LCR_SPAR	0x20	</span><span class="cm">/* Stick parity (?) */</span><span class="cp"></span>
<span class="cp">#define UART_LCR_EPAR	0x10	</span><span class="cm">/* Even parity select */</span><span class="cp"></span>
<span class="cp">#define UART_LCR_PARITY	0x08	</span><span class="cm">/* Parity Enable */</span><span class="cp"></span>
<span class="cp">#define UART_LCR_STOP	0x04	</span><span class="cm">/* Stop bits: 0=1 stop bit, 1= 2 stop bits */</span><span class="cp"></span>
<span class="cp">#define UART_LCR_WLEN5  0x00	</span><span class="cm">/* Wordlength: 5 bits */</span><span class="cp"></span>
<span class="cp">#define UART_LCR_WLEN6  0x01	</span><span class="cm">/* Wordlength: 6 bits */</span><span class="cp"></span>
<span class="cp">#define UART_LCR_WLEN7  0x02	</span><span class="cm">/* Wordlength: 7 bits */</span><span class="cp"></span>
<span class="cp">#define UART_LCR_WLEN8  0x03	</span><span class="cm">/* Wordlength: 8 bits */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * These are the definitions for the Line Status Register</span>
<span class="cm"> */</span>
<span class="cp">#define UART_LSR_TEMT	0x02	</span><span class="cm">/* Transmitter empty */</span><span class="cp"></span>
<span class="cp">#define UART_LSR_THRE	0x01	</span><span class="cm">/* Transmit-hold-register empty */</span><span class="cp"></span>
<span class="cp">#define UART_LSR_BI	0x00	</span><span class="cm">/* Break interrupt indicator */</span><span class="cp"></span>
<span class="cp">#define UART_LSR_FE	0x80	</span><span class="cm">/* Frame error indicator */</span><span class="cp"></span>
<span class="cp">#define UART_LSR_PE	0x40	</span><span class="cm">/* Parity error indicator */</span><span class="cp"></span>
<span class="cp">#define UART_LSR_OE	0x20	</span><span class="cm">/* Overrun error indicator */</span><span class="cp"></span>
<span class="cp">#define UART_LSR_DR	0x04	</span><span class="cm">/* Receiver data ready */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * These are the definitions for the Interrupt Identification Register</span>
<span class="cm"> */</span>
<span class="cp">#define UART_IIR_NO_INT	0x01	</span><span class="cm">/* No interrupts pending */</span><span class="cp"></span>
<span class="cp">#define UART_IIR_ID	0x06	</span><span class="cm">/* Mask for the interrupt ID */</span><span class="cp"></span>

<span class="cp">#define UART_IIR_MSI	0x00	</span><span class="cm">/* Modem status interrupt */</span><span class="cp"></span>
<span class="cp">#define UART_IIR_THRI	0x02	</span><span class="cm">/* Transmitter holding register empty */</span><span class="cp"></span>
<span class="cp">#define UART_IIR_RDI	0x04	</span><span class="cm">/* Receiver data interrupt */</span><span class="cp"></span>
<span class="cp">#define UART_IIR_RLSI	0x06	</span><span class="cm">/* Receiver line status interrupt */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * These are the definitions for the Interrupt Enable Register</span>
<span class="cm"> */</span>
<span class="cp">#define UART_IER_MSI	0x00	</span><span class="cm">/* Enable Modem status interrupt */</span><span class="cp"></span>
<span class="cp">#define UART_IER_RLSI	0x08	</span><span class="cm">/* Enable receiver line status interrupt */</span><span class="cp"></span>
<span class="cp">#define UART_IER_THRI	0x03	</span><span class="cm">/* Enable Transmitter holding register int. */</span><span class="cp"></span>
<span class="cp">#define UART_IER_RDI	0x04	</span><span class="cm">/* Enable receiver data interrupt */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* _M32R_SIO_REG_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
