Analysis & Synthesis report for microprocessor
Sat Dec 17 03:15:08 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for program_memory:prog_mem|altsyncram:altsyncram_component|altsyncram_6jb1:auto_generated
 13. Source assignments for data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_avh1:auto_generated
 14. Parameter Settings for User Entity Instance: program_memory:prog_mem|altsyncram:altsyncram_component
 15. Parameter Settings for User Entity Instance: data_memory:data_mem|altsyncram:altsyncram_component
 16. Parameter Settings for Inferred Entity Instance: Computational_unit:comp_unit|lpm_mult:Mult0
 17. altsyncram Parameter Settings by Entity Instance
 18. lpm_mult Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "data_memory:data_mem"
 20. Port Connectivity Checks: "Computational_unit:comp_unit"
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec 17 03:15:08 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; microprocessor                              ;
; Top-level Entity Name              ; microprocessor                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 217                                         ;
;     Total combinational functions  ; 188                                         ;
;     Dedicated logic registers      ; 50                                          ;
; Total registers                    ; 50                                          ;
; Total pins                         ; 108                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,112                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; microprocessor     ; microprocessor     ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-12        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                              ;
+----------------------------------+-----------------+---------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                                                 ; Library ;
+----------------------------------+-----------------+---------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; final_program_preamble.hex       ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/final_program_preamble.hex ;         ;
; Computational_unit.sv            ; yes             ; User SystemVerilog HDL File           ; C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv      ;         ;
; instruction_decoder.sv           ; yes             ; User SystemVerilog HDL File           ; C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/instruction_decoder.sv     ;         ;
; program_sequencer.sv             ; yes             ; User SystemVerilog HDL File           ; C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_sequencer.sv       ;         ;
; microprocessor.sv                ; yes             ; User SystemVerilog HDL File           ; C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/microprocessor.sv          ;         ;
; program_memory.v                 ; yes             ; User Wizard-Generated File            ; C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_memory.v           ;         ;
; data_memory.v                    ; yes             ; User Wizard-Generated File            ; C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/data_memory.v              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                 ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                        ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                         ;         ;
; altrom.inc                       ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                            ;         ;
; altram.inc                       ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                          ;         ;
; db/altsyncram_6jb1.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/db/altsyncram_6jb1.tdf     ;         ;
; db/altsyncram_avh1.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/db/altsyncram_avh1.tdf     ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                                          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                       ;         ;
; multcore.inc                     ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc                                          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                          ;         ;
; altshift.inc                     ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                          ;         ;
; db/mult_j8t.tdf                  ; yes             ; Auto-Generated Megafunction           ; C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/db/mult_j8t.tdf            ;         ;
+----------------------------------+-----------------+---------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 217       ;
;                                             ;           ;
; Total combinational functions               ; 188       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 120       ;
;     -- 3 input functions                    ; 42        ;
;     -- <=2 input functions                  ; 26        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 161       ;
;     -- arithmetic mode                      ; 27        ;
;                                             ;           ;
; Total registers                             ; 50        ;
;     -- Dedicated logic registers            ; 50        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 108       ;
; Total memory bits                           ; 2112      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 62        ;
; Total fan-out                               ; 1109      ;
; Average fan-out                             ; 2.38      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                    ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |microprocessor                           ; 188 (0)             ; 50 (1)                    ; 2112        ; 0            ; 0       ; 0         ; 108  ; 0            ; |microprocessor                                                                                        ; microprocessor      ; work         ;
;    |Computational_unit:comp_unit|         ; 127 (96)            ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microprocessor|Computational_unit:comp_unit                                                           ; Computational_unit  ; work         ;
;       |lpm_mult:Mult0|                    ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microprocessor|Computational_unit:comp_unit|lpm_mult:Mult0                                            ; lpm_mult            ; work         ;
;          |mult_j8t:auto_generated|        ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microprocessor|Computational_unit:comp_unit|lpm_mult:Mult0|mult_j8t:auto_generated                    ; mult_j8t            ; work         ;
;    |data_memory:data_mem|                 ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |microprocessor|data_memory:data_mem                                                                   ; data_memory         ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |microprocessor|data_memory:data_mem|altsyncram:altsyncram_component                                   ; altsyncram          ; work         ;
;          |altsyncram_avh1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |microprocessor|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_avh1:auto_generated    ; altsyncram_avh1     ; work         ;
;    |instruction_decoder:inst_decoder1|    ; 43 (43)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microprocessor|instruction_decoder:inst_decoder1                                                      ; instruction_decoder ; work         ;
;    |program_memory:prog_mem|              ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |microprocessor|program_memory:prog_mem                                                                ; program_memory      ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |microprocessor|program_memory:prog_mem|altsyncram:altsyncram_component                                ; altsyncram          ; work         ;
;          |altsyncram_6jb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |microprocessor|program_memory:prog_mem|altsyncram:altsyncram_component|altsyncram_6jb1:auto_generated ; altsyncram_6jb1     ; work         ;
;    |program_sequencer:prog_sequencer|     ; 18 (18)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microprocessor|program_sequencer:prog_sequencer                                                       ; program_sequencer   ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------------------+
; Name                                                                                              ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                        ;
+---------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------------------+
; data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_avh1:auto_generated|ALTSYNCRAM    ; M9K  ; Single Port ; 16           ; 8            ; --           ; --           ; 128  ; None                       ;
; program_memory:prog_mem|altsyncram:altsyncram_component|altsyncram_6jb1:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 256          ; 8            ; --           ; --           ; 2048 ; final_program_preamble.hex ;
+---------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                        ;
+-----------------------------------------------------+---------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                         ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------------------+------------------------+
; program_sequencer:prog_sequencer|pm_addr[0]         ; program_sequencer:prog_sequencer|pm_addr[7] ; yes                    ;
; program_sequencer:prog_sequencer|pm_addr[1]         ; program_sequencer:prog_sequencer|pm_addr[7] ; yes                    ;
; program_sequencer:prog_sequencer|pm_addr[2]         ; program_sequencer:prog_sequencer|pm_addr[7] ; yes                    ;
; program_sequencer:prog_sequencer|pm_addr[3]         ; program_sequencer:prog_sequencer|pm_addr[7] ; yes                    ;
; program_sequencer:prog_sequencer|pm_addr[4]         ; VCC                                         ; yes                    ;
; program_sequencer:prog_sequencer|pm_addr[5]         ; VCC                                         ; yes                    ;
; program_sequencer:prog_sequencer|pm_addr[6]         ; VCC                                         ; yes                    ;
; program_sequencer:prog_sequencer|pm_addr[7]         ; VCC                                         ; yes                    ;
; Computational_unit:comp_unit|alu_out[0]             ; Computational_unit:comp_unit|alu_out[3]     ; yes                    ;
; Computational_unit:comp_unit|alu_out[2]             ; Computational_unit:comp_unit|alu_out[3]     ; yes                    ;
; Computational_unit:comp_unit|alu_out[3]             ; Computational_unit:comp_unit|alu_out[3]     ; yes                    ;
; Computational_unit:comp_unit|alu_out[1]             ; Computational_unit:comp_unit|alu_out[3]     ; yes                    ;
; Number of user-specified and inferred latches = 12  ;                                             ;                        ;
+-----------------------------------------------------+---------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 50    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 33    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; 16:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; No         ; |microprocessor|Computational_unit:comp_unit|Mux3               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |microprocessor|instruction_decoder:inst_decoder1|source_sel[2] ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |microprocessor|Computational_unit:comp_unit|alu_out[2]         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for program_memory:prog_mem|altsyncram:altsyncram_component|altsyncram_6jb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_avh1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: program_memory:prog_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+------------------------------------+
; Parameter Name                     ; Value                      ; Type                               ;
+------------------------------------+----------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                            ;
; OPERATION_MODE                     ; ROM                        ; Untyped                            ;
; WIDTH_A                            ; 8                          ; Signed Integer                     ;
; WIDTHAD_A                          ; 8                          ; Signed Integer                     ;
; NUMWORDS_A                         ; 256                        ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                            ;
; WIDTH_B                            ; 1                          ; Untyped                            ;
; WIDTHAD_B                          ; 1                          ; Untyped                            ;
; NUMWORDS_B                         ; 1                          ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                            ;
; BYTE_SIZE                          ; 8                          ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                            ;
; INIT_FILE                          ; final_program_preamble.hex ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_6jb1            ; Untyped                            ;
+------------------------------------+----------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory:data_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                        ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_avh1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Computational_unit:comp_unit|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------+
; Parameter Name                                 ; Value        ; Type                         ;
+------------------------------------------------+--------------+------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE               ;
; LPM_WIDTHA                                     ; 4            ; Untyped                      ;
; LPM_WIDTHB                                     ; 4            ; Untyped                      ;
; LPM_WIDTHP                                     ; 8            ; Untyped                      ;
; LPM_WIDTHR                                     ; 8            ; Untyped                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                      ;
; LATENCY                                        ; 0            ; Untyped                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                      ;
; USE_EAB                                        ; OFF          ; Untyped                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                      ;
; CBXI_PARAMETER                                 ; mult_j8t     ; Untyped                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                      ;
+------------------------------------------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 2                                                       ;
; Entity Instance                           ; program_memory:prog_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 8                                                       ;
;     -- NUMWORDS_A                         ; 256                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; data_memory:data_mem|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                             ;
;     -- WIDTH_A                            ; 8                                                       ;
;     -- NUMWORDS_A                         ; 16                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
+-------------------------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                      ;
+---------------------------------------+---------------------------------------------+
; Name                                  ; Value                                       ;
+---------------------------------------+---------------------------------------------+
; Number of entity instances            ; 1                                           ;
; Entity Instance                       ; Computational_unit:comp_unit|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 4                                           ;
;     -- LPM_WIDTHB                     ; 4                                           ;
;     -- LPM_WIDTHP                     ; 8                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                          ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
+---------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_memory:data_mem"                                                                                                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "data[7..4]" will be connected to GND. ;
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (4 bits) it drives; bit(s) "q[7..4]" have no fanouts                         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computational_unit:comp_unit"                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; alu_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 108                         ;
; cycloneiii_ff         ; 50                          ;
;     ENA               ; 28                          ;
;     ENA SLD           ; 5                           ;
;     plain             ; 17                          ;
; cycloneiii_lcell_comb ; 188                         ;
;     arith             ; 27                          ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 20                          ;
;     normal            ; 161                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 22                          ;
;         4 data inputs ; 120                         ;
; cycloneiii_ram_block  ; 12                          ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 5.97                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Dec 17 03:15:00 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file computational_unit.sv
    Info (12023): Found entity 1: Computational_unit File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instruction_decoder.sv
    Info (12023): Found entity 1: instruction_decoder File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/instruction_decoder.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file program_sequencer.sv
    Info (12023): Found entity 1: program_sequencer File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_sequencer.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file microprocessor.sv
    Info (12023): Found entity 1: microprocessor File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/microprocessor.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file program_memory.v
    Info (12023): Found entity 1: program_memory File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.v
    Info (12023): Found entity 1: data_memory File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/data_memory.v Line: 40
Info (12127): Elaborating entity "microprocessor" for the top level hierarchy
Info (12128): Elaborating entity "program_memory" for hierarchy "program_memory:prog_mem" File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/microprocessor.sv Line: 19
Info (12128): Elaborating entity "altsyncram" for hierarchy "program_memory:prog_mem|altsyncram:altsyncram_component" File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_memory.v Line: 82
Info (12130): Elaborated megafunction instantiation "program_memory:prog_mem|altsyncram:altsyncram_component" File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_memory.v Line: 82
Info (12133): Instantiated megafunction "program_memory:prog_mem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_memory.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "final_program_preamble.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6jb1.tdf
    Info (12023): Found entity 1: altsyncram_6jb1 File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/db/altsyncram_6jb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6jb1" for hierarchy "program_memory:prog_mem|altsyncram:altsyncram_component|altsyncram_6jb1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "program_sequencer" for hierarchy "program_sequencer:prog_sequencer" File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/microprocessor.sv Line: 42
Warning (10240): Verilog HDL Always Construct warning at program_sequencer.sv(24): inferring latch(es) for variable "pm_addr", which holds its previous value in one or more paths through the always construct File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_sequencer.sv Line: 24
Info (10041): Inferred latch for "pm_addr[0]" at program_sequencer.sv(26) File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_sequencer.sv Line: 26
Info (10041): Inferred latch for "pm_addr[1]" at program_sequencer.sv(26) File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_sequencer.sv Line: 26
Info (10041): Inferred latch for "pm_addr[2]" at program_sequencer.sv(26) File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_sequencer.sv Line: 26
Info (10041): Inferred latch for "pm_addr[3]" at program_sequencer.sv(26) File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_sequencer.sv Line: 26
Info (10041): Inferred latch for "pm_addr[4]" at program_sequencer.sv(26) File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_sequencer.sv Line: 26
Info (10041): Inferred latch for "pm_addr[5]" at program_sequencer.sv(26) File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_sequencer.sv Line: 26
Info (10041): Inferred latch for "pm_addr[6]" at program_sequencer.sv(26) File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_sequencer.sv Line: 26
Info (10041): Inferred latch for "pm_addr[7]" at program_sequencer.sv(26) File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_sequencer.sv Line: 26
Info (12128): Elaborating entity "instruction_decoder" for hierarchy "instruction_decoder:inst_decoder1" File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/microprocessor.sv Line: 65
Info (12128): Elaborating entity "Computational_unit" for hierarchy "Computational_unit:comp_unit" File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/microprocessor.sv Line: 95
Warning (10230): Verilog HDL assignment warning at Computational_unit.sv(167): truncated value with size 32 to match size of target (4) File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv Line: 167
Warning (10270): Verilog HDL Case Statement warning at Computational_unit.sv(183): incomplete case statement has no default case item File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv Line: 183
Warning (10240): Verilog HDL Always Construct warning at Computational_unit.sv(164): inferring latch(es) for variable "alu_out", which holds its previous value in one or more paths through the always construct File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv Line: 164
Info (10041): Inferred latch for "alu_out[0]" at Computational_unit.sv(164) File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv Line: 164
Info (10041): Inferred latch for "alu_out[1]" at Computational_unit.sv(164) File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv Line: 164
Info (10041): Inferred latch for "alu_out[2]" at Computational_unit.sv(164) File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv Line: 164
Info (10041): Inferred latch for "alu_out[3]" at Computational_unit.sv(164) File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv Line: 164
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:data_mem" File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/microprocessor.sv Line: 104
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_memory:data_mem|altsyncram:altsyncram_component" File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/data_memory.v Line: 86
Info (12130): Elaborated megafunction instantiation "data_memory:data_mem|altsyncram:altsyncram_component" File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/data_memory.v Line: 86
Info (12133): Instantiated megafunction "data_memory:data_mem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/data_memory.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_avh1.tdf
    Info (12023): Found entity 1: altsyncram_avh1 File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/db/altsyncram_avh1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_avh1" for hierarchy "data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_avh1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_avh1:auto_generated|q_a[4]" File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/db/altsyncram_avh1.tdf Line: 125
        Warning (14320): Synthesized away node "data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_avh1:auto_generated|q_a[5]" File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/db/altsyncram_avh1.tdf Line: 147
        Warning (14320): Synthesized away node "data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_avh1:auto_generated|q_a[6]" File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/db/altsyncram_avh1.tdf Line: 169
        Warning (14320): Synthesized away node "data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_avh1:auto_generated|q_a[7]" File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/db/altsyncram_avh1.tdf Line: 191
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Computational_unit:comp_unit|Mult0" File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv Line: 160
Info (12130): Elaborated megafunction instantiation "Computational_unit:comp_unit|lpm_mult:Mult0" File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv Line: 160
Info (12133): Instantiated megafunction "Computational_unit:comp_unit|lpm_mult:Mult0" with the following parameter: File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv Line: 160
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "8"
    Info (12134): Parameter "LPM_WIDTHR" = "8"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j8t.tdf
    Info (12023): Found entity 1: mult_j8t File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/db/mult_j8t.tdf Line: 29
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "Computational_unit:comp_unit|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[4]" File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/db/mult_j8t.tdf Line: 43
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 48 buffer(s)
    Info (13016): Ignored 4 CARRY_SUM buffer(s)
    Info (13019): Ignored 44 SOFT buffer(s)
Warning (13012): Latch program_sequencer:prog_sequencer|pm_addr[0] has unsafe behavior File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_sequencer.sv Line: 26
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Computational_unit:comp_unit|r_eq_0 File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv Line: 4
Warning (13012): Latch program_sequencer:prog_sequencer|pm_addr[1] has unsafe behavior File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_sequencer.sv Line: 26
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Computational_unit:comp_unit|r_eq_0 File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv Line: 4
Warning (13012): Latch program_sequencer:prog_sequencer|pm_addr[2] has unsafe behavior File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_sequencer.sv Line: 26
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Computational_unit:comp_unit|r_eq_0 File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv Line: 4
Warning (13012): Latch program_sequencer:prog_sequencer|pm_addr[3] has unsafe behavior File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_sequencer.sv Line: 26
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Computational_unit:comp_unit|r_eq_0 File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv Line: 4
Warning (13012): Latch Computational_unit:comp_unit|alu_out[0] has unsafe behavior File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv Line: 164
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_decoder:inst_decoder1|ir[3] File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/instruction_decoder.sv Line: 49
Warning (13012): Latch Computational_unit:comp_unit|alu_out[2] has unsafe behavior File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv Line: 164
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_decoder:inst_decoder1|ir[0] File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/instruction_decoder.sv Line: 49
Warning (13012): Latch Computational_unit:comp_unit|alu_out[3] has unsafe behavior File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv Line: 164
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_decoder:inst_decoder1|ir[0] File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/instruction_decoder.sv Line: 49
Warning (13012): Latch Computational_unit:comp_unit|alu_out[1] has unsafe behavior File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv Line: 164
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_decoder:inst_decoder1|ir[0] File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/instruction_decoder.sv Line: 49
Warning (14026): LATCH primitive "Computational_unit:comp_unit|alu_out[0]" is permanently enabled File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv Line: 164
Warning (14026): LATCH primitive "Computational_unit:comp_unit|alu_out[2]" is permanently enabled File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv Line: 164
Warning (14026): LATCH primitive "Computational_unit:comp_unit|alu_out[3]" is permanently enabled File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv Line: 164
Warning (14026): LATCH primitive "Computational_unit:comp_unit|alu_out[1]" is permanently enabled File: C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv Line: 164
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 350 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 102 output pins
    Info (21061): Implemented 230 logic cells
    Info (21064): Implemented 12 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 4832 megabytes
    Info: Processing ended: Sat Dec 17 03:15:08 2022
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:05


