0.7
2020.2
Jun 10 2021
20:04:57
C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v,1649277193,verilog,,,,TB_CPU,,,,,,,,
C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/imports/Project2.sources/sources_1/new/ALU.v,1649274804,verilog,,C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v,,ALU,,,,,,,,
C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/ALU_Ctrl.v,1645221619,verilog,,C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v,,ALU_Ctrl,,,,,,,,
C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/CPU.v,1649275271,verilog,,C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v,,CPU,,,,,,,,
C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Registers.v,1648231366,verilog,,C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v,,Registers,,,,,,,,
C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/Sign_Extend.v,1645825412,verilog,,C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v,,Sign_Extend,,,,,,,,
C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sources_1/new/control.v,1648231366,verilog,,C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v,,control,,,,,,,,
C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/forwarding_unit.v,1649270754,verilog,,C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v,,forwarding_unit,,,,,,,,
C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/new/hazard_detection.v,1649268307,verilog,,C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v,,hazard_detection,,,,,,,,
