#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x160d830 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x160d9c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x16002d0 .functor NOT 1, L_0x165c7b0, C4<0>, C4<0>, C4<0>;
L_0x165c590 .functor XOR 2, L_0x165c430, L_0x165c4f0, C4<00>, C4<00>;
L_0x165c6a0 .functor XOR 2, L_0x165c590, L_0x165c600, C4<00>, C4<00>;
v0x1657c20_0 .net *"_ivl_10", 1 0, L_0x165c600;  1 drivers
v0x1657d20_0 .net *"_ivl_12", 1 0, L_0x165c6a0;  1 drivers
v0x1657e00_0 .net *"_ivl_2", 1 0, L_0x165afe0;  1 drivers
v0x1657ec0_0 .net *"_ivl_4", 1 0, L_0x165c430;  1 drivers
v0x1657fa0_0 .net *"_ivl_6", 1 0, L_0x165c4f0;  1 drivers
v0x16580d0_0 .net *"_ivl_8", 1 0, L_0x165c590;  1 drivers
v0x16581b0_0 .net "a", 0 0, v0x1654ab0_0;  1 drivers
v0x1658250_0 .net "b", 0 0, v0x1654b50_0;  1 drivers
v0x16582f0_0 .net "c", 0 0, v0x1654bf0_0;  1 drivers
v0x1658390_0 .var "clk", 0 0;
v0x1658430_0 .net "d", 0 0, v0x1654d30_0;  1 drivers
v0x16584d0_0 .net "out_pos_dut", 0 0, L_0x165c190;  1 drivers
v0x1658570_0 .net "out_pos_ref", 0 0, L_0x1659aa0;  1 drivers
v0x1658610_0 .net "out_sop_dut", 0 0, L_0x165ab30;  1 drivers
v0x16586b0_0 .net "out_sop_ref", 0 0, L_0x162f260;  1 drivers
v0x1658750_0 .var/2u "stats1", 223 0;
v0x16587f0_0 .var/2u "strobe", 0 0;
v0x1658890_0 .net "tb_match", 0 0, L_0x165c7b0;  1 drivers
v0x1658960_0 .net "tb_mismatch", 0 0, L_0x16002d0;  1 drivers
v0x1658a00_0 .net "wavedrom_enable", 0 0, v0x1655000_0;  1 drivers
v0x1658ad0_0 .net "wavedrom_title", 511 0, v0x16550a0_0;  1 drivers
L_0x165afe0 .concat [ 1 1 0 0], L_0x1659aa0, L_0x162f260;
L_0x165c430 .concat [ 1 1 0 0], L_0x1659aa0, L_0x162f260;
L_0x165c4f0 .concat [ 1 1 0 0], L_0x165c190, L_0x165ab30;
L_0x165c600 .concat [ 1 1 0 0], L_0x1659aa0, L_0x162f260;
L_0x165c7b0 .cmp/eeq 2, L_0x165afe0, L_0x165c6a0;
S_0x160db50 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x160d9c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x16006b0 .functor AND 1, v0x1654bf0_0, v0x1654d30_0, C4<1>, C4<1>;
L_0x1600a90 .functor NOT 1, v0x1654ab0_0, C4<0>, C4<0>, C4<0>;
L_0x1600e70 .functor NOT 1, v0x1654b50_0, C4<0>, C4<0>, C4<0>;
L_0x16010f0 .functor AND 1, L_0x1600a90, L_0x1600e70, C4<1>, C4<1>;
L_0x1618450 .functor AND 1, L_0x16010f0, v0x1654bf0_0, C4<1>, C4<1>;
L_0x162f260 .functor OR 1, L_0x16006b0, L_0x1618450, C4<0>, C4<0>;
L_0x1658f20 .functor NOT 1, v0x1654b50_0, C4<0>, C4<0>, C4<0>;
L_0x1658f90 .functor OR 1, L_0x1658f20, v0x1654d30_0, C4<0>, C4<0>;
L_0x16590a0 .functor AND 1, v0x1654bf0_0, L_0x1658f90, C4<1>, C4<1>;
L_0x1659160 .functor NOT 1, v0x1654ab0_0, C4<0>, C4<0>, C4<0>;
L_0x1659230 .functor OR 1, L_0x1659160, v0x1654b50_0, C4<0>, C4<0>;
L_0x16592a0 .functor AND 1, L_0x16590a0, L_0x1659230, C4<1>, C4<1>;
L_0x1659420 .functor NOT 1, v0x1654b50_0, C4<0>, C4<0>, C4<0>;
L_0x1659490 .functor OR 1, L_0x1659420, v0x1654d30_0, C4<0>, C4<0>;
L_0x16593b0 .functor AND 1, v0x1654bf0_0, L_0x1659490, C4<1>, C4<1>;
L_0x1659620 .functor NOT 1, v0x1654ab0_0, C4<0>, C4<0>, C4<0>;
L_0x1659720 .functor OR 1, L_0x1659620, v0x1654d30_0, C4<0>, C4<0>;
L_0x16597e0 .functor AND 1, L_0x16593b0, L_0x1659720, C4<1>, C4<1>;
L_0x1659990 .functor XNOR 1, L_0x16592a0, L_0x16597e0, C4<0>, C4<0>;
v0x15ffc00_0 .net *"_ivl_0", 0 0, L_0x16006b0;  1 drivers
v0x1600000_0 .net *"_ivl_12", 0 0, L_0x1658f20;  1 drivers
v0x16003e0_0 .net *"_ivl_14", 0 0, L_0x1658f90;  1 drivers
v0x16007c0_0 .net *"_ivl_16", 0 0, L_0x16590a0;  1 drivers
v0x1600ba0_0 .net *"_ivl_18", 0 0, L_0x1659160;  1 drivers
v0x1600f80_0 .net *"_ivl_2", 0 0, L_0x1600a90;  1 drivers
v0x1601200_0 .net *"_ivl_20", 0 0, L_0x1659230;  1 drivers
v0x1653020_0 .net *"_ivl_24", 0 0, L_0x1659420;  1 drivers
v0x1653100_0 .net *"_ivl_26", 0 0, L_0x1659490;  1 drivers
v0x16531e0_0 .net *"_ivl_28", 0 0, L_0x16593b0;  1 drivers
v0x16532c0_0 .net *"_ivl_30", 0 0, L_0x1659620;  1 drivers
v0x16533a0_0 .net *"_ivl_32", 0 0, L_0x1659720;  1 drivers
v0x1653480_0 .net *"_ivl_36", 0 0, L_0x1659990;  1 drivers
L_0x7feb4402a018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1653540_0 .net *"_ivl_38", 0 0, L_0x7feb4402a018;  1 drivers
v0x1653620_0 .net *"_ivl_4", 0 0, L_0x1600e70;  1 drivers
v0x1653700_0 .net *"_ivl_6", 0 0, L_0x16010f0;  1 drivers
v0x16537e0_0 .net *"_ivl_8", 0 0, L_0x1618450;  1 drivers
v0x16538c0_0 .net "a", 0 0, v0x1654ab0_0;  alias, 1 drivers
v0x1653980_0 .net "b", 0 0, v0x1654b50_0;  alias, 1 drivers
v0x1653a40_0 .net "c", 0 0, v0x1654bf0_0;  alias, 1 drivers
v0x1653b00_0 .net "d", 0 0, v0x1654d30_0;  alias, 1 drivers
v0x1653bc0_0 .net "out_pos", 0 0, L_0x1659aa0;  alias, 1 drivers
v0x1653c80_0 .net "out_sop", 0 0, L_0x162f260;  alias, 1 drivers
v0x1653d40_0 .net "pos0", 0 0, L_0x16592a0;  1 drivers
v0x1653e00_0 .net "pos1", 0 0, L_0x16597e0;  1 drivers
L_0x1659aa0 .functor MUXZ 1, L_0x7feb4402a018, L_0x16592a0, L_0x1659990, C4<>;
S_0x1653f80 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x160d9c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1654ab0_0 .var "a", 0 0;
v0x1654b50_0 .var "b", 0 0;
v0x1654bf0_0 .var "c", 0 0;
v0x1654c90_0 .net "clk", 0 0, v0x1658390_0;  1 drivers
v0x1654d30_0 .var "d", 0 0;
v0x1654e20_0 .var/2u "fail", 0 0;
v0x1654ec0_0 .var/2u "fail1", 0 0;
v0x1654f60_0 .net "tb_match", 0 0, L_0x165c7b0;  alias, 1 drivers
v0x1655000_0 .var "wavedrom_enable", 0 0;
v0x16550a0_0 .var "wavedrom_title", 511 0;
E_0x160c1a0/0 .event negedge, v0x1654c90_0;
E_0x160c1a0/1 .event posedge, v0x1654c90_0;
E_0x160c1a0 .event/or E_0x160c1a0/0, E_0x160c1a0/1;
S_0x16542b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1653f80;
 .timescale -12 -12;
v0x16544f0_0 .var/2s "i", 31 0;
E_0x160c040 .event posedge, v0x1654c90_0;
S_0x16545f0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1653f80;
 .timescale -12 -12;
v0x16547f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x16548d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1653f80;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1655280 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x160d9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1659c50 .functor NOT 1, v0x1654ab0_0, C4<0>, C4<0>, C4<0>;
L_0x1659ce0 .functor NOT 1, v0x1654b50_0, C4<0>, C4<0>, C4<0>;
L_0x1659e80 .functor AND 1, L_0x1659c50, L_0x1659ce0, C4<1>, C4<1>;
L_0x1659f90 .functor AND 1, L_0x1659e80, v0x1654bf0_0, C4<1>, C4<1>;
L_0x165a190 .functor AND 1, L_0x1659f90, v0x1654d30_0, C4<1>, C4<1>;
L_0x165a360 .functor NOT 1, v0x1654ab0_0, C4<0>, C4<0>, C4<0>;
L_0x165a520 .functor AND 1, L_0x165a360, v0x1654b50_0, C4<1>, C4<1>;
L_0x165a5e0 .functor AND 1, L_0x165a520, v0x1654bf0_0, C4<1>, C4<1>;
L_0x165a6f0 .functor AND 1, L_0x165a5e0, v0x1654d30_0, C4<1>, C4<1>;
L_0x165a7b0 .functor OR 1, L_0x165a190, L_0x165a6f0, C4<0>, C4<0>;
L_0x165a920 .functor AND 1, v0x1654ab0_0, v0x1654b50_0, C4<1>, C4<1>;
L_0x165a990 .functor AND 1, L_0x165a920, v0x1654bf0_0, C4<1>, C4<1>;
L_0x165aa70 .functor AND 1, L_0x165a990, v0x1654d30_0, C4<1>, C4<1>;
L_0x165ab30 .functor OR 1, L_0x165a7b0, L_0x165aa70, C4<0>, C4<0>;
L_0x165aa00 .functor NOT 1, v0x1654b50_0, C4<0>, C4<0>, C4<0>;
L_0x165ad10 .functor OR 1, v0x1654ab0_0, L_0x165aa00, C4<0>, C4<0>;
L_0x165ae60 .functor NOT 1, v0x1654bf0_0, C4<0>, C4<0>, C4<0>;
L_0x165aed0 .functor OR 1, L_0x165ad10, L_0x165ae60, C4<0>, C4<0>;
L_0x165b080 .functor NOT 1, v0x1654bf0_0, C4<0>, C4<0>, C4<0>;
L_0x165b0f0 .functor OR 1, v0x1654ab0_0, L_0x165b080, C4<0>, C4<0>;
L_0x165b260 .functor NOT 1, v0x1654d30_0, C4<0>, C4<0>, C4<0>;
L_0x165b2d0 .functor OR 1, L_0x165b0f0, L_0x165b260, C4<0>, C4<0>;
L_0x165b4a0 .functor AND 1, L_0x165aed0, L_0x165b2d0, C4<1>, C4<1>;
L_0x165b5b0 .functor NOT 1, v0x1654ab0_0, C4<0>, C4<0>, C4<0>;
L_0x165b6f0 .functor NOT 1, v0x1654b50_0, C4<0>, C4<0>, C4<0>;
L_0x165b760 .functor OR 1, L_0x165b5b0, L_0x165b6f0, C4<0>, C4<0>;
L_0x165b950 .functor NOT 1, v0x1654d30_0, C4<0>, C4<0>, C4<0>;
L_0x165b9c0 .functor OR 1, L_0x165b760, L_0x165b950, C4<0>, C4<0>;
L_0x165bbc0 .functor AND 1, L_0x165b4a0, L_0x165b9c0, C4<1>, C4<1>;
L_0x165bcd0 .functor NOT 1, v0x1654ab0_0, C4<0>, C4<0>, C4<0>;
L_0x165be40 .functor NOT 1, v0x1654bf0_0, C4<0>, C4<0>, C4<0>;
L_0x165beb0 .functor OR 1, L_0x165bcd0, L_0x165be40, C4<0>, C4<0>;
L_0x165c0d0 .functor OR 1, L_0x165beb0, v0x1654d30_0, C4<0>, C4<0>;
L_0x165c190 .functor AND 1, L_0x165bbc0, L_0x165c0d0, C4<1>, C4<1>;
v0x1655440_0 .net *"_ivl_0", 0 0, L_0x1659c50;  1 drivers
v0x1655520_0 .net *"_ivl_10", 0 0, L_0x165a360;  1 drivers
v0x1655600_0 .net *"_ivl_12", 0 0, L_0x165a520;  1 drivers
v0x16556f0_0 .net *"_ivl_14", 0 0, L_0x165a5e0;  1 drivers
v0x16557d0_0 .net *"_ivl_16", 0 0, L_0x165a6f0;  1 drivers
v0x1655900_0 .net *"_ivl_18", 0 0, L_0x165a7b0;  1 drivers
v0x16559e0_0 .net *"_ivl_2", 0 0, L_0x1659ce0;  1 drivers
v0x1655ac0_0 .net *"_ivl_20", 0 0, L_0x165a920;  1 drivers
v0x1655ba0_0 .net *"_ivl_22", 0 0, L_0x165a990;  1 drivers
v0x1655d10_0 .net *"_ivl_24", 0 0, L_0x165aa70;  1 drivers
v0x1655df0_0 .net *"_ivl_28", 0 0, L_0x165aa00;  1 drivers
v0x1655ed0_0 .net *"_ivl_30", 0 0, L_0x165ad10;  1 drivers
v0x1655fb0_0 .net *"_ivl_32", 0 0, L_0x165ae60;  1 drivers
v0x1656090_0 .net *"_ivl_34", 0 0, L_0x165aed0;  1 drivers
v0x1656170_0 .net *"_ivl_36", 0 0, L_0x165b080;  1 drivers
v0x1656250_0 .net *"_ivl_38", 0 0, L_0x165b0f0;  1 drivers
v0x1656330_0 .net *"_ivl_4", 0 0, L_0x1659e80;  1 drivers
v0x1656520_0 .net *"_ivl_40", 0 0, L_0x165b260;  1 drivers
v0x1656600_0 .net *"_ivl_42", 0 0, L_0x165b2d0;  1 drivers
v0x16566e0_0 .net *"_ivl_44", 0 0, L_0x165b4a0;  1 drivers
v0x16567c0_0 .net *"_ivl_46", 0 0, L_0x165b5b0;  1 drivers
v0x16568a0_0 .net *"_ivl_48", 0 0, L_0x165b6f0;  1 drivers
v0x1656980_0 .net *"_ivl_50", 0 0, L_0x165b760;  1 drivers
v0x1656a60_0 .net *"_ivl_52", 0 0, L_0x165b950;  1 drivers
v0x1656b40_0 .net *"_ivl_54", 0 0, L_0x165b9c0;  1 drivers
v0x1656c20_0 .net *"_ivl_56", 0 0, L_0x165bbc0;  1 drivers
v0x1656d00_0 .net *"_ivl_58", 0 0, L_0x165bcd0;  1 drivers
v0x1656de0_0 .net *"_ivl_6", 0 0, L_0x1659f90;  1 drivers
v0x1656ec0_0 .net *"_ivl_60", 0 0, L_0x165be40;  1 drivers
v0x1656fa0_0 .net *"_ivl_62", 0 0, L_0x165beb0;  1 drivers
v0x1657080_0 .net *"_ivl_64", 0 0, L_0x165c0d0;  1 drivers
v0x1657160_0 .net *"_ivl_8", 0 0, L_0x165a190;  1 drivers
v0x1657240_0 .net "a", 0 0, v0x1654ab0_0;  alias, 1 drivers
v0x16574f0_0 .net "b", 0 0, v0x1654b50_0;  alias, 1 drivers
v0x16575e0_0 .net "c", 0 0, v0x1654bf0_0;  alias, 1 drivers
v0x16576d0_0 .net "d", 0 0, v0x1654d30_0;  alias, 1 drivers
v0x16577c0_0 .net "out_pos", 0 0, L_0x165c190;  alias, 1 drivers
v0x1657880_0 .net "out_sop", 0 0, L_0x165ab30;  alias, 1 drivers
S_0x1657a00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x160d9c0;
 .timescale -12 -12;
E_0x15f59f0 .event anyedge, v0x16587f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x16587f0_0;
    %nor/r;
    %assign/vec4 v0x16587f0_0, 0;
    %wait E_0x15f59f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1653f80;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1654e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1654ec0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1653f80;
T_4 ;
    %wait E_0x160c1a0;
    %load/vec4 v0x1654f60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1654e20_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1653f80;
T_5 ;
    %wait E_0x160c040;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1654d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1654bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1654b50_0, 0;
    %assign/vec4 v0x1654ab0_0, 0;
    %wait E_0x160c040;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1654d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1654bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1654b50_0, 0;
    %assign/vec4 v0x1654ab0_0, 0;
    %wait E_0x160c040;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1654d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1654bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1654b50_0, 0;
    %assign/vec4 v0x1654ab0_0, 0;
    %wait E_0x160c040;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1654d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1654bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1654b50_0, 0;
    %assign/vec4 v0x1654ab0_0, 0;
    %wait E_0x160c040;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1654d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1654bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1654b50_0, 0;
    %assign/vec4 v0x1654ab0_0, 0;
    %wait E_0x160c040;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1654d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1654bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1654b50_0, 0;
    %assign/vec4 v0x1654ab0_0, 0;
    %wait E_0x160c040;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1654d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1654bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1654b50_0, 0;
    %assign/vec4 v0x1654ab0_0, 0;
    %wait E_0x160c040;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1654d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1654bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1654b50_0, 0;
    %assign/vec4 v0x1654ab0_0, 0;
    %wait E_0x160c040;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1654d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1654bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1654b50_0, 0;
    %assign/vec4 v0x1654ab0_0, 0;
    %wait E_0x160c040;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1654d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1654bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1654b50_0, 0;
    %assign/vec4 v0x1654ab0_0, 0;
    %wait E_0x160c040;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1654d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1654bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1654b50_0, 0;
    %assign/vec4 v0x1654ab0_0, 0;
    %wait E_0x160c040;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1654d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1654bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1654b50_0, 0;
    %assign/vec4 v0x1654ab0_0, 0;
    %wait E_0x160c040;
    %load/vec4 v0x1654e20_0;
    %store/vec4 v0x1654ec0_0, 0, 1;
    %fork t_1, S_0x16542b0;
    %jmp t_0;
    .scope S_0x16542b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16544f0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x16544f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x160c040;
    %load/vec4 v0x16544f0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1654d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1654bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1654b50_0, 0;
    %assign/vec4 v0x1654ab0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16544f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x16544f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1653f80;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x160c1a0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1654d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1654bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1654b50_0, 0;
    %assign/vec4 v0x1654ab0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1654e20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1654ec0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x160d9c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1658390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16587f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x160d9c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1658390_0;
    %inv;
    %store/vec4 v0x1658390_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x160d9c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1654c90_0, v0x1658960_0, v0x16581b0_0, v0x1658250_0, v0x16582f0_0, v0x1658430_0, v0x16586b0_0, v0x1658610_0, v0x1658570_0, v0x16584d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x160d9c0;
T_9 ;
    %load/vec4 v0x1658750_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1658750_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1658750_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1658750_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1658750_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1658750_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1658750_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1658750_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1658750_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1658750_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x160d9c0;
T_10 ;
    %wait E_0x160c1a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1658750_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1658750_0, 4, 32;
    %load/vec4 v0x1658890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1658750_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1658750_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1658750_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1658750_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x16586b0_0;
    %load/vec4 v0x16586b0_0;
    %load/vec4 v0x1658610_0;
    %xor;
    %load/vec4 v0x16586b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1658750_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1658750_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1658750_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1658750_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1658570_0;
    %load/vec4 v0x1658570_0;
    %load/vec4 v0x16584d0_0;
    %xor;
    %load/vec4 v0x1658570_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1658750_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1658750_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1658750_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1658750_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/ece241_2013_q2/iter0/response25/top_module.sv";
