INFO:sim:172 - Generating IP...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Resolving generics for 'test'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Applying external generics to 'test'...
Finished delivering C-model simulation files.
Delivering associated files for 'test'...
Delivering EJava files for 'test'...
Generating implementation netlist for 'test'...
INFO:sim - Pre-processing HDL files for 'test'...
Running synthesis for 'test'
ERROR:sim -
   "\\uofa\users$\users6\a1687296\Desktop\XilinxProject\my_usb\ipcore_dir\tmp\_c
   g\_dbg\test.prj" line 1: Source file
   //uofa/users$/users6/a1687296/Desktop/XilinxProject/my_usb/ipcore_dir/tmp/xbi
   p_utils_v2_0/bip_utils_pkg_v2_0.vhd does not exist
ERROR:sim - Failed executing Tcl generator.
ERROR:sim - Failed to generate 'test'.  Failed executing Tcl generator.

Wrote CGP file for project 'test'.
