Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 13:58:00 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 163 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 91 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.364        0.000                      0                 6099        0.040        0.000                      0                 6099        2.927        0.000                       0                  2716  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.364        0.000                      0                 6099        0.040        0.000                      0                 6099        2.927        0.000                       0                  2716  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 par_reset2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x20/mem_reg_0_7_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.472ns (32.480%)  route 3.060ns (67.520%))
  Logic Levels:           13  (CARRY8=4 LUT4=3 LUT5=3 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.035     0.035    par_reset2/clk
    SLICE_X18Y134        FDRE                                         r  par_reset2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y134        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  par_reset2/out_reg[0]/Q
                         net (fo=5, routed)           0.190     0.322    fsm9/par_reset2_out
    SLICE_X18Y135        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     0.499 f  fsm9/out[1]_i_3__4/O
                         net (fo=16, routed)          0.188     0.687    fsm0/out_reg[0]_3
    SLICE_X18Y135        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     0.767 f  fsm0/out[0]_i_2__7/O
                         net (fo=4, routed)           0.293     1.060    fsm/out_reg[0]_9
    SLICE_X23Y137        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     1.174 f  fsm/x2_int0_addr0[3]_INST_0_i_2/O
                         net (fo=12, routed)          0.114     1.288    fsm/x2_int0_addr0[3]_INST_0_i_2_n_0
    SLICE_X23Y137        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     1.327 r  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=41, routed)          0.318     1.645    fsm4/done_reg_68
    SLICE_X21Y140        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.100     1.745 r  fsm4/mem_reg_0_7_0_0_i_8/O
                         net (fo=68, routed)          0.228     1.973    i4/out_reg[31]
    SLICE_X23Y139        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     2.073 r  i4/mem_reg_0_7_0_0_i_4/O
                         net (fo=32, routed)          0.572     2.645    x10/mem_reg_0_7_7_7/A1
    SLICE_X24Y144        RAMS32 (Prop_B5LUT_SLICEM_ADR1_O)
                                                      0.176     2.821 r  x10/mem_reg_0_7_7_7/SP/O
                         net (fo=3, routed)           0.531     3.352    add3/mem_reg_0_7_24_24_i_2_0[7]
    SLICE_X25Y141        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.501 r  add3/mem_reg_0_7_0_0_i_17/O
                         net (fo=1, routed)           0.011     3.512    add3/mem_reg_0_7_0_0_i_17_n_0
    SLICE_X25Y141        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.660 r  add3/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.688    add3/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X25Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.711 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.739    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X25Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.762 r  add3/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.790    add3/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X25Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.936 r  add3/mem_reg_0_7_24_24_i_2/O[7]
                         net (fo=2, routed)           0.207     4.143    add3/out[31]
    SLICE_X27Y144        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     4.243 r  add3/mem_reg_0_7_31_31_i_1__0/O
                         net (fo=1, routed)           0.324     4.567    x20/mem_reg_0_7_31_31/D
    SLICE_X28Y142        RAMS32                                       r  x20/mem_reg_0_7_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2747, unset)         0.052     7.052    x20/mem_reg_0_7_31_31/WCLK
    SLICE_X28Y142        RAMS32                                       r  x20/mem_reg_0_7_31_31/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X28Y142        RAMS32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    x20/mem_reg_0_7_31_31/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.567    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.397ns  (required time - arrival time)
  Source:                 par_reset2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x20/mem_reg_0_7_28_28/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.374ns (30.547%)  route 3.124ns (69.453%))
  Logic Levels:           13  (CARRY8=4 LUT4=3 LUT5=3 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.035     0.035    par_reset2/clk
    SLICE_X18Y134        FDRE                                         r  par_reset2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y134        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  par_reset2/out_reg[0]/Q
                         net (fo=5, routed)           0.190     0.322    fsm9/par_reset2_out
    SLICE_X18Y135        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     0.499 f  fsm9/out[1]_i_3__4/O
                         net (fo=16, routed)          0.188     0.687    fsm0/out_reg[0]_3
    SLICE_X18Y135        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     0.767 f  fsm0/out[0]_i_2__7/O
                         net (fo=4, routed)           0.293     1.060    fsm/out_reg[0]_9
    SLICE_X23Y137        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     1.174 f  fsm/x2_int0_addr0[3]_INST_0_i_2/O
                         net (fo=12, routed)          0.114     1.288    fsm/x2_int0_addr0[3]_INST_0_i_2_n_0
    SLICE_X23Y137        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     1.327 r  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=41, routed)          0.318     1.645    fsm4/done_reg_68
    SLICE_X21Y140        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.100     1.745 r  fsm4/mem_reg_0_7_0_0_i_8/O
                         net (fo=68, routed)          0.228     1.973    i4/out_reg[31]
    SLICE_X23Y139        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     2.073 r  i4/mem_reg_0_7_0_0_i_4/O
                         net (fo=32, routed)          0.572     2.645    x10/mem_reg_0_7_7_7/A1
    SLICE_X24Y144        RAMS32 (Prop_B5LUT_SLICEM_ADR1_O)
                                                      0.176     2.821 r  x10/mem_reg_0_7_7_7/SP/O
                         net (fo=3, routed)           0.531     3.352    add3/mem_reg_0_7_24_24_i_2_0[7]
    SLICE_X25Y141        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.501 r  add3/mem_reg_0_7_0_0_i_17/O
                         net (fo=1, routed)           0.011     3.512    add3/mem_reg_0_7_0_0_i_17_n_0
    SLICE_X25Y141        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.660 r  add3/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.688    add3/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X25Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.711 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.739    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X25Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.762 r  add3/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.790    add3/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X25Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     3.899 r  add3/mem_reg_0_7_24_24_i_2/O[4]
                         net (fo=2, routed)           0.260     4.159    add3/out[28]
    SLICE_X25Y145        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     4.198 r  add3/mem_reg_0_7_28_28_i_1__0/O
                         net (fo=1, routed)           0.335     4.533    x20/mem_reg_0_7_28_28/D
    SLICE_X28Y142        RAMS32                                       r  x20/mem_reg_0_7_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2747, unset)         0.052     7.052    x20/mem_reg_0_7_28_28/WCLK
    SLICE_X28Y142        RAMS32                                       r  x20/mem_reg_0_7_28_28/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X28Y142        RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     6.930    x20/mem_reg_0_7_28_28/SP
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -4.533    
  -------------------------------------------------------------------
                         slack                                  2.397    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 par_reset2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x20/mem_reg_0_7_13_13/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 1.504ns (33.571%)  route 2.976ns (66.429%))
  Logic Levels:           11  (CARRY8=2 LUT4=3 LUT5=3 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.035     0.035    par_reset2/clk
    SLICE_X18Y134        FDRE                                         r  par_reset2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y134        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  par_reset2/out_reg[0]/Q
                         net (fo=5, routed)           0.190     0.322    fsm9/par_reset2_out
    SLICE_X18Y135        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     0.499 f  fsm9/out[1]_i_3__4/O
                         net (fo=16, routed)          0.188     0.687    fsm0/out_reg[0]_3
    SLICE_X18Y135        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     0.767 f  fsm0/out[0]_i_2__7/O
                         net (fo=4, routed)           0.293     1.060    fsm/out_reg[0]_9
    SLICE_X23Y137        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     1.174 f  fsm/x2_int0_addr0[3]_INST_0_i_2/O
                         net (fo=12, routed)          0.114     1.288    fsm/x2_int0_addr0[3]_INST_0_i_2_n_0
    SLICE_X23Y137        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     1.327 r  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=41, routed)          0.318     1.645    fsm4/done_reg_68
    SLICE_X21Y140        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.100     1.745 r  fsm4/mem_reg_0_7_0_0_i_8/O
                         net (fo=68, routed)          0.228     1.973    i4/out_reg[31]
    SLICE_X23Y139        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     2.073 r  i4/mem_reg_0_7_0_0_i_4/O
                         net (fo=32, routed)          0.572     2.645    x10/mem_reg_0_7_7_7/A1
    SLICE_X24Y144        RAMS32 (Prop_B5LUT_SLICEM_ADR1_O)
                                                      0.176     2.821 r  x10/mem_reg_0_7_7_7/SP/O
                         net (fo=3, routed)           0.531     3.352    add3/mem_reg_0_7_24_24_i_2_0[7]
    SLICE_X25Y141        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.501 r  add3/mem_reg_0_7_0_0_i_17/O
                         net (fo=1, routed)           0.011     3.512    add3/mem_reg_0_7_0_0_i_17_n_0
    SLICE_X25Y141        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.660 r  add3/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.688    add3/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X25Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     3.833 r  add3/mem_reg_0_7_8_8_i_2/O[5]
                         net (fo=2, routed)           0.232     4.065    add3/out[13]
    SLICE_X22Y142        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     4.244 r  add3/mem_reg_0_7_13_13_i_1__0/O
                         net (fo=1, routed)           0.271     4.515    x20/mem_reg_0_7_13_13/D
    SLICE_X24Y142        RAMS32                                       r  x20/mem_reg_0_7_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2747, unset)         0.052     7.052    x20/mem_reg_0_7_13_13/WCLK
    SLICE_X24Y142        RAMS32                                       r  x20/mem_reg_0_7_13_13/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y142        RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     6.930    x20/mem_reg_0_7_13_13/SP
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -4.515    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.418ns  (required time - arrival time)
  Source:                 par_reset2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_7_8_8/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 1.401ns (31.279%)  route 3.078ns (68.721%))
  Logic Levels:           11  (CARRY8=2 LUT4=3 LUT5=3 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.035     0.035    par_reset2/clk
    SLICE_X18Y134        FDRE                                         r  par_reset2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y134        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  par_reset2/out_reg[0]/Q
                         net (fo=5, routed)           0.190     0.322    fsm9/par_reset2_out
    SLICE_X18Y135        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     0.499 f  fsm9/out[1]_i_3__4/O
                         net (fo=16, routed)          0.188     0.687    fsm0/out_reg[0]_3
    SLICE_X18Y135        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     0.767 f  fsm0/out[0]_i_2__7/O
                         net (fo=4, routed)           0.293     1.060    fsm/out_reg[0]_9
    SLICE_X23Y137        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     1.174 f  fsm/x2_int0_addr0[3]_INST_0_i_2/O
                         net (fo=12, routed)          0.114     1.288    fsm/x2_int0_addr0[3]_INST_0_i_2_n_0
    SLICE_X23Y137        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     1.327 r  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=41, routed)          0.318     1.645    fsm4/done_reg_68
    SLICE_X21Y140        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.100     1.745 r  fsm4/mem_reg_0_7_0_0_i_8/O
                         net (fo=68, routed)          0.228     1.973    i4/out_reg[31]
    SLICE_X23Y139        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     2.073 r  i4/mem_reg_0_7_0_0_i_4/O
                         net (fo=32, routed)          0.572     2.645    x10/mem_reg_0_7_7_7/A1
    SLICE_X24Y144        RAMS32 (Prop_B5LUT_SLICEM_ADR1_O)
                                                      0.176     2.821 r  x10/mem_reg_0_7_7_7/SP/O
                         net (fo=3, routed)           0.531     3.352    add3/mem_reg_0_7_24_24_i_2_0[7]
    SLICE_X25Y141        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.501 r  add3/mem_reg_0_7_0_0_i_17/O
                         net (fo=1, routed)           0.011     3.512    add3/mem_reg_0_7_0_0_i_17_n_0
    SLICE_X25Y141        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.660 r  add3/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.688    add3/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X25Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     3.760 r  add3/mem_reg_0_7_8_8_i_2/O[0]
                         net (fo=2, routed)           0.217     3.977    fsm4/out[8]
    SLICE_X26Y144        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     4.126 r  fsm4/mem_reg_0_7_8_8_i_1/O
                         net (fo=1, routed)           0.388     4.514    x10/mem_reg_0_7_8_8/D
    SLICE_X24Y144        RAMS32                                       r  x10/mem_reg_0_7_8_8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2747, unset)         0.052     7.052    x10/mem_reg_0_7_8_8/WCLK
    SLICE_X24Y144        RAMS32                                       r  x10/mem_reg_0_7_8_8/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y144        RAMS32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.085     6.932    x10/mem_reg_0_7_8_8/SP
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -4.514    
  -------------------------------------------------------------------
                         slack                                  2.418    

Slack (MET) :             2.435ns  (required time - arrival time)
  Source:                 par_reset2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x20/mem_reg_0_7_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 1.414ns (31.697%)  route 3.047ns (68.303%))
  Logic Levels:           12  (CARRY8=3 LUT4=3 LUT5=3 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.035     0.035    par_reset2/clk
    SLICE_X18Y134        FDRE                                         r  par_reset2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y134        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  par_reset2/out_reg[0]/Q
                         net (fo=5, routed)           0.190     0.322    fsm9/par_reset2_out
    SLICE_X18Y135        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     0.499 f  fsm9/out[1]_i_3__4/O
                         net (fo=16, routed)          0.188     0.687    fsm0/out_reg[0]_3
    SLICE_X18Y135        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     0.767 f  fsm0/out[0]_i_2__7/O
                         net (fo=4, routed)           0.293     1.060    fsm/out_reg[0]_9
    SLICE_X23Y137        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     1.174 f  fsm/x2_int0_addr0[3]_INST_0_i_2/O
                         net (fo=12, routed)          0.114     1.288    fsm/x2_int0_addr0[3]_INST_0_i_2_n_0
    SLICE_X23Y137        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     1.327 r  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=41, routed)          0.318     1.645    fsm4/done_reg_68
    SLICE_X21Y140        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.100     1.745 r  fsm4/mem_reg_0_7_0_0_i_8/O
                         net (fo=68, routed)          0.228     1.973    i4/out_reg[31]
    SLICE_X23Y139        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     2.073 r  i4/mem_reg_0_7_0_0_i_4/O
                         net (fo=32, routed)          0.572     2.645    x10/mem_reg_0_7_7_7/A1
    SLICE_X24Y144        RAMS32 (Prop_B5LUT_SLICEM_ADR1_O)
                                                      0.176     2.821 r  x10/mem_reg_0_7_7_7/SP/O
                         net (fo=3, routed)           0.531     3.352    add3/mem_reg_0_7_24_24_i_2_0[7]
    SLICE_X25Y141        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.501 r  add3/mem_reg_0_7_0_0_i_17/O
                         net (fo=1, routed)           0.011     3.512    add3/mem_reg_0_7_0_0_i_17_n_0
    SLICE_X25Y141        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.660 r  add3/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.688    add3/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X25Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.711 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.739    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X25Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.836 r  add3/mem_reg_0_7_16_16_i_2/O[1]
                         net (fo=2, routed)           0.211     4.047    add3/out[17]
    SLICE_X23Y142        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     4.161 r  add3/mem_reg_0_7_17_17_i_1__0/O
                         net (fo=1, routed)           0.335     4.496    x20/mem_reg_0_7_17_17/D
    SLICE_X24Y142        RAMS32                                       r  x20/mem_reg_0_7_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2747, unset)         0.052     7.052    x20/mem_reg_0_7_17_17/WCLK
    SLICE_X24Y142        RAMS32                                       r  x20/mem_reg_0_7_17_17/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y142        RAMS32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    x20/mem_reg_0_7_17_17/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             2.435ns  (required time - arrival time)
  Source:                 par_reset2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_7_9_9/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 1.391ns (31.001%)  route 3.096ns (68.999%))
  Logic Levels:           11  (CARRY8=2 LUT4=3 LUT5=3 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.035     0.035    par_reset2/clk
    SLICE_X18Y134        FDRE                                         r  par_reset2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y134        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  par_reset2/out_reg[0]/Q
                         net (fo=5, routed)           0.190     0.322    fsm9/par_reset2_out
    SLICE_X18Y135        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     0.499 f  fsm9/out[1]_i_3__4/O
                         net (fo=16, routed)          0.188     0.687    fsm0/out_reg[0]_3
    SLICE_X18Y135        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     0.767 f  fsm0/out[0]_i_2__7/O
                         net (fo=4, routed)           0.293     1.060    fsm/out_reg[0]_9
    SLICE_X23Y137        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     1.174 f  fsm/x2_int0_addr0[3]_INST_0_i_2/O
                         net (fo=12, routed)          0.114     1.288    fsm/x2_int0_addr0[3]_INST_0_i_2_n_0
    SLICE_X23Y137        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     1.327 r  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=41, routed)          0.318     1.645    fsm4/done_reg_68
    SLICE_X21Y140        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.100     1.745 r  fsm4/mem_reg_0_7_0_0_i_8/O
                         net (fo=68, routed)          0.228     1.973    i4/out_reg[31]
    SLICE_X23Y139        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     2.073 r  i4/mem_reg_0_7_0_0_i_4/O
                         net (fo=32, routed)          0.572     2.645    x10/mem_reg_0_7_7_7/A1
    SLICE_X24Y144        RAMS32 (Prop_B5LUT_SLICEM_ADR1_O)
                                                      0.176     2.821 r  x10/mem_reg_0_7_7_7/SP/O
                         net (fo=3, routed)           0.531     3.352    add3/mem_reg_0_7_24_24_i_2_0[7]
    SLICE_X25Y141        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.501 r  add3/mem_reg_0_7_0_0_i_17/O
                         net (fo=1, routed)           0.011     3.512    add3/mem_reg_0_7_0_0_i_17_n_0
    SLICE_X25Y141        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.660 r  add3/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.688    add3/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X25Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.785 r  add3/mem_reg_0_7_8_8_i_2/O[1]
                         net (fo=2, routed)           0.263     4.048    fsm4/out[9]
    SLICE_X26Y144        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     4.162 r  fsm4/mem_reg_0_7_9_9_i_1/O
                         net (fo=1, routed)           0.360     4.522    x10/mem_reg_0_7_9_9/D
    SLICE_X24Y144        RAMS32                                       r  x10/mem_reg_0_7_9_9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2747, unset)         0.052     7.052    x10/mem_reg_0_7_9_9/WCLK
    SLICE_X24Y144        RAMS32                                       r  x10/mem_reg_0_7_9_9/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y144        RAMS32 (Setup_A5LUT_SLICEM_CLK_I)
                                                     -0.060     6.957    x10/mem_reg_0_7_9_9/SP
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -4.522    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 par_reset2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x20/mem_reg_0_7_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 1.409ns (31.528%)  route 3.060ns (68.472%))
  Logic Levels:           13  (CARRY8=4 LUT4=3 LUT5=3 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.035     0.035    par_reset2/clk
    SLICE_X18Y134        FDRE                                         r  par_reset2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y134        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  par_reset2/out_reg[0]/Q
                         net (fo=5, routed)           0.190     0.322    fsm9/par_reset2_out
    SLICE_X18Y135        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     0.499 f  fsm9/out[1]_i_3__4/O
                         net (fo=16, routed)          0.188     0.687    fsm0/out_reg[0]_3
    SLICE_X18Y135        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     0.767 f  fsm0/out[0]_i_2__7/O
                         net (fo=4, routed)           0.293     1.060    fsm/out_reg[0]_9
    SLICE_X23Y137        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     1.174 f  fsm/x2_int0_addr0[3]_INST_0_i_2/O
                         net (fo=12, routed)          0.114     1.288    fsm/x2_int0_addr0[3]_INST_0_i_2_n_0
    SLICE_X23Y137        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     1.327 r  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=41, routed)          0.318     1.645    fsm4/done_reg_68
    SLICE_X21Y140        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.100     1.745 r  fsm4/mem_reg_0_7_0_0_i_8/O
                         net (fo=68, routed)          0.228     1.973    i4/out_reg[31]
    SLICE_X23Y139        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     2.073 r  i4/mem_reg_0_7_0_0_i_4/O
                         net (fo=32, routed)          0.572     2.645    x10/mem_reg_0_7_7_7/A1
    SLICE_X24Y144        RAMS32 (Prop_B5LUT_SLICEM_ADR1_O)
                                                      0.176     2.821 r  x10/mem_reg_0_7_7_7/SP/O
                         net (fo=3, routed)           0.531     3.352    add3/mem_reg_0_7_24_24_i_2_0[7]
    SLICE_X25Y141        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.501 r  add3/mem_reg_0_7_0_0_i_17/O
                         net (fo=1, routed)           0.011     3.512    add3/mem_reg_0_7_0_0_i_17_n_0
    SLICE_X25Y141        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.660 r  add3/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.688    add3/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X25Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.711 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.739    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X25Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.762 r  add3/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.790    add3/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X25Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     3.935 r  add3/mem_reg_0_7_24_24_i_2/O[5]
                         net (fo=2, routed)           0.158     4.093    add3/out[29]
    SLICE_X25Y145        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     4.131 r  add3/mem_reg_0_7_29_29_i_1__0/O
                         net (fo=1, routed)           0.373     4.504    x20/mem_reg_0_7_29_29/D
    SLICE_X28Y142        RAMS32                                       r  x20/mem_reg_0_7_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2747, unset)         0.052     7.052    x20/mem_reg_0_7_29_29/WCLK
    SLICE_X28Y142        RAMS32                                       r  x20/mem_reg_0_7_29_29/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X28Y142        RAMS32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.061     6.956    x20/mem_reg_0_7_29_29/SP
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -4.504    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.456ns  (required time - arrival time)
  Source:                 par_reset2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_7_19_19/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 1.423ns (32.050%)  route 3.017ns (67.950%))
  Logic Levels:           12  (CARRY8=3 LUT4=3 LUT5=3 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.035     0.035    par_reset2/clk
    SLICE_X18Y134        FDRE                                         r  par_reset2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y134        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  par_reset2/out_reg[0]/Q
                         net (fo=5, routed)           0.190     0.322    fsm9/par_reset2_out
    SLICE_X18Y135        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     0.499 f  fsm9/out[1]_i_3__4/O
                         net (fo=16, routed)          0.188     0.687    fsm0/out_reg[0]_3
    SLICE_X18Y135        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     0.767 f  fsm0/out[0]_i_2__7/O
                         net (fo=4, routed)           0.293     1.060    fsm/out_reg[0]_9
    SLICE_X23Y137        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     1.174 f  fsm/x2_int0_addr0[3]_INST_0_i_2/O
                         net (fo=12, routed)          0.114     1.288    fsm/x2_int0_addr0[3]_INST_0_i_2_n_0
    SLICE_X23Y137        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     1.327 r  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=41, routed)          0.318     1.645    fsm4/done_reg_68
    SLICE_X21Y140        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.100     1.745 r  fsm4/mem_reg_0_7_0_0_i_8/O
                         net (fo=68, routed)          0.228     1.973    i4/out_reg[31]
    SLICE_X23Y139        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     2.073 r  i4/mem_reg_0_7_0_0_i_4/O
                         net (fo=32, routed)          0.572     2.645    x10/mem_reg_0_7_7_7/A1
    SLICE_X24Y144        RAMS32 (Prop_B5LUT_SLICEM_ADR1_O)
                                                      0.176     2.821 r  x10/mem_reg_0_7_7_7/SP/O
                         net (fo=3, routed)           0.531     3.352    add3/mem_reg_0_7_24_24_i_2_0[7]
    SLICE_X25Y141        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.501 r  add3/mem_reg_0_7_0_0_i_17/O
                         net (fo=1, routed)           0.011     3.512    add3/mem_reg_0_7_0_0_i_17_n_0
    SLICE_X25Y141        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.660 r  add3/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.688    add3/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X25Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.711 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.739    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X25Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     3.843 r  add3/mem_reg_0_7_16_16_i_2/O[3]
                         net (fo=2, routed)           0.259     4.102    fsm4/out[19]
    SLICE_X23Y143        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     4.218 r  fsm4/mem_reg_0_7_19_19_i_1/O
                         net (fo=1, routed)           0.257     4.475    x10/mem_reg_0_7_19_19/D
    SLICE_X24Y143        RAMS32                                       r  x10/mem_reg_0_7_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2747, unset)         0.052     7.052    x10/mem_reg_0_7_19_19/WCLK
    SLICE_X24Y143        RAMS32                                       r  x10/mem_reg_0_7_19_19/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y143        RAMS32 (Setup_C6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    x10/mem_reg_0_7_19_19/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.475    
  -------------------------------------------------------------------
                         slack                                  2.456    

Slack (MET) :             2.467ns  (required time - arrival time)
  Source:                 par_reset2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_7_13_13/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 1.364ns (30.804%)  route 3.064ns (69.196%))
  Logic Levels:           11  (CARRY8=2 LUT4=3 LUT5=3 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.035     0.035    par_reset2/clk
    SLICE_X18Y134        FDRE                                         r  par_reset2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y134        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  par_reset2/out_reg[0]/Q
                         net (fo=5, routed)           0.190     0.322    fsm9/par_reset2_out
    SLICE_X18Y135        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     0.499 f  fsm9/out[1]_i_3__4/O
                         net (fo=16, routed)          0.188     0.687    fsm0/out_reg[0]_3
    SLICE_X18Y135        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     0.767 f  fsm0/out[0]_i_2__7/O
                         net (fo=4, routed)           0.293     1.060    fsm/out_reg[0]_9
    SLICE_X23Y137        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     1.174 f  fsm/x2_int0_addr0[3]_INST_0_i_2/O
                         net (fo=12, routed)          0.114     1.288    fsm/x2_int0_addr0[3]_INST_0_i_2_n_0
    SLICE_X23Y137        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     1.327 r  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=41, routed)          0.318     1.645    fsm4/done_reg_68
    SLICE_X21Y140        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.100     1.745 r  fsm4/mem_reg_0_7_0_0_i_8/O
                         net (fo=68, routed)          0.228     1.973    i4/out_reg[31]
    SLICE_X23Y139        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     2.073 r  i4/mem_reg_0_7_0_0_i_4/O
                         net (fo=32, routed)          0.572     2.645    x10/mem_reg_0_7_7_7/A1
    SLICE_X24Y144        RAMS32 (Prop_B5LUT_SLICEM_ADR1_O)
                                                      0.176     2.821 r  x10/mem_reg_0_7_7_7/SP/O
                         net (fo=3, routed)           0.531     3.352    add3/mem_reg_0_7_24_24_i_2_0[7]
    SLICE_X25Y141        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.501 r  add3/mem_reg_0_7_0_0_i_17/O
                         net (fo=1, routed)           0.011     3.512    add3/mem_reg_0_7_0_0_i_17_n_0
    SLICE_X25Y141        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.660 r  add3/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.688    add3/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X25Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     3.833 r  add3/mem_reg_0_7_8_8_i_2/O[5]
                         net (fo=2, routed)           0.326     4.159    fsm4/out[13]
    SLICE_X23Y142        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     4.198 r  fsm4/mem_reg_0_7_13_13_i_1/O
                         net (fo=1, routed)           0.265     4.463    x10/mem_reg_0_7_13_13/D
    SLICE_X24Y143        RAMS32                                       r  x10/mem_reg_0_7_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2747, unset)         0.052     7.052    x10/mem_reg_0_7_13_13/WCLK
    SLICE_X24Y143        RAMS32                                       r  x10/mem_reg_0_7_13_13/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y143        RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     6.930    x10/mem_reg_0_7_13_13/SP
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -4.463    
  -------------------------------------------------------------------
                         slack                                  2.467    

Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 par_reset2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x20/mem_reg_0_7_23_23/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 1.465ns (32.988%)  route 2.976ns (67.012%))
  Logic Levels:           12  (CARRY8=3 LUT4=3 LUT5=3 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.035     0.035    par_reset2/clk
    SLICE_X18Y134        FDRE                                         r  par_reset2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y134        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  par_reset2/out_reg[0]/Q
                         net (fo=5, routed)           0.190     0.322    fsm9/par_reset2_out
    SLICE_X18Y135        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     0.499 f  fsm9/out[1]_i_3__4/O
                         net (fo=16, routed)          0.188     0.687    fsm0/out_reg[0]_3
    SLICE_X18Y135        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     0.767 f  fsm0/out[0]_i_2__7/O
                         net (fo=4, routed)           0.293     1.060    fsm/out_reg[0]_9
    SLICE_X23Y137        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     1.174 f  fsm/x2_int0_addr0[3]_INST_0_i_2/O
                         net (fo=12, routed)          0.114     1.288    fsm/x2_int0_addr0[3]_INST_0_i_2_n_0
    SLICE_X23Y137        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     1.327 r  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=41, routed)          0.318     1.645    fsm4/done_reg_68
    SLICE_X21Y140        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.100     1.745 r  fsm4/mem_reg_0_7_0_0_i_8/O
                         net (fo=68, routed)          0.228     1.973    i4/out_reg[31]
    SLICE_X23Y139        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     2.073 r  i4/mem_reg_0_7_0_0_i_4/O
                         net (fo=32, routed)          0.572     2.645    x10/mem_reg_0_7_7_7/A1
    SLICE_X24Y144        RAMS32 (Prop_B5LUT_SLICEM_ADR1_O)
                                                      0.176     2.821 r  x10/mem_reg_0_7_7_7/SP/O
                         net (fo=3, routed)           0.531     3.352    add3/mem_reg_0_7_24_24_i_2_0[7]
    SLICE_X25Y141        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.501 r  add3/mem_reg_0_7_0_0_i_17/O
                         net (fo=1, routed)           0.011     3.512    add3/mem_reg_0_7_0_0_i_17_n_0
    SLICE_X25Y141        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     3.660 r  add3/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.688    add3/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X25Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.711 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.739    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X25Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.885 r  add3/mem_reg_0_7_16_16_i_2/O[7]
                         net (fo=2, routed)           0.160     4.045    add3/out[23]
    SLICE_X25Y145        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     4.161 r  add3/mem_reg_0_7_23_23_i_1__0/O
                         net (fo=1, routed)           0.315     4.476    x20/mem_reg_0_7_23_23/D
    SLICE_X24Y142        RAMS32                                       r  x20/mem_reg_0_7_23_23/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2747, unset)         0.052     7.052    x20/mem_reg_0_7_23_23/WCLK
    SLICE_X24Y142        RAMS32                                       r  x20/mem_reg_0_7_23_23/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y142        RAMS32 (Setup_A5LUT_SLICEM_CLK_I)
                                                     -0.060     6.957    x20/mem_reg_0_7_23_23/SP
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -4.476    
  -------------------------------------------------------------------
                         slack                                  2.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp_0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.935%)  route 0.054ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.012     0.012    bin_read0_0/clk
    SLICE_X21Y142        FDRE                                         r  bin_read0_0/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y142        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bin_read0_0/out_reg[12]/Q
                         net (fo=2, routed)           0.054     0.105    tmp_0/Q[12]
    SLICE_X21Y142        FDRE                                         r  tmp_0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.018     0.018    tmp_0/clk
    SLICE_X21Y142        FDRE                                         r  tmp_0/out_reg[12]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y142        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    tmp_0/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp_0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.012     0.012    bin_read0_0/clk
    SLICE_X21Y143        FDRE                                         r  bin_read0_0/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y143        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bin_read0_0/out_reg[10]/Q
                         net (fo=2, routed)           0.056     0.107    tmp_0/Q[10]
    SLICE_X21Y142        FDRE                                         r  tmp_0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.018     0.018    tmp_0/clk
    SLICE_X21Y142        FDRE                                         r  tmp_0/out_reg[10]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y142        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    tmp_0/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg12/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg12/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.012     0.012    par_done_reg12/clk
    SLICE_X25Y136        FDRE                                         r  par_done_reg12/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y136        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg12/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    par_reset5/par_done_reg12_out
    SLICE_X25Y136        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.093 r  par_reset5/out[0]_i_1__44/O
                         net (fo=1, routed)           0.015     0.108    par_done_reg12/out_reg[0]_1
    SLICE_X25Y136        FDRE                                         r  par_done_reg12/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.018     0.018    par_done_reg12/clk
    SLICE_X25Y136        FDRE                                         r  par_done_reg12/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y136        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg12/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 par_done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.639%)  route 0.044ns (45.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.012     0.012    par_done_reg3/clk
    SLICE_X21Y140        FDRE                                         r  par_done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y140        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg3/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    par_done_reg3/par_done_reg3_out
    SLICE_X21Y140        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.093 r  par_done_reg3/out[0]_i_1__49/O
                         net (fo=1, routed)           0.016     0.109    par_reset1/out_reg[0]_2
    SLICE_X21Y140        FDRE                                         r  par_reset1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.018     0.018    par_reset1/clk
    SLICE_X21Y140        FDRE                                         r  par_reset1/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y140        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.012     0.012    par_done_reg3/clk
    SLICE_X21Y140        FDRE                                         r  par_done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y140        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg3/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    par_reset1/par_done_reg3_out
    SLICE_X21Y140        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.093 r  par_reset1/out[0]_i_1__21/O
                         net (fo=1, routed)           0.017     0.110    par_done_reg3/out_reg[0]_1
    SLICE_X21Y140        FDRE                                         r  par_done_reg3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.018     0.018    par_done_reg3/clk
    SLICE_X21Y140        FDRE                                         r  par_done_reg3/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y140        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[7][0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.013     0.013    A_int_read0_0/clk
    SLICE_X26Y150        FDRE                                         r  A_int_read0_0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y150        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  A_int_read0_0/out_reg[6]/Q
                         net (fo=65, routed)          0.060     0.112    A0_0/Q[6]
    SLICE_X26Y150        FDRE                                         r  A0_0/mem_reg[7][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.018     0.018    A0_0/clk
    SLICE_X26Y150        FDRE                                         r  A0_0/mem_reg[7][0][6]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y150        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    A0_0/mem_reg[7][0][6]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 par_done_reg11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset5/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.535%)  route 0.046ns (46.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.012     0.012    par_done_reg11/clk
    SLICE_X25Y136        FDRE                                         r  par_done_reg11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y136        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg11/out_reg[0]/Q
                         net (fo=39, routed)          0.030     0.081    par_done_reg12/par_done_reg11_out
    SLICE_X25Y136        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.095 r  par_done_reg12/out[0]_i_1__60/O
                         net (fo=1, routed)           0.016     0.111    par_reset5/out_reg[0]_2
    SLICE_X25Y136        FDRE                                         r  par_reset5/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.018     0.018    par_reset5/clk
    SLICE_X25Y136        FDRE                                         r  par_reset5/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y136        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset5/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm8/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.053ns (52.475%)  route 0.048ns (47.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.012     0.012    fsm8/clk
    SLICE_X22Y133        FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y133        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 f  fsm8/out_reg[0]/Q
                         net (fo=11, routed)          0.031     0.082    fsm8/out_reg_n_0_[0]
    SLICE_X22Y133        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.096 r  fsm8/out[0]_i_1__7/O
                         net (fo=1, routed)           0.017     0.113    fsm8/fsm8_in[0]
    SLICE_X22Y133        FDRE                                         r  fsm8/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.018     0.018    fsm8/clk
    SLICE_X22Y133        FDRE                                         r  fsm8/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y133        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    fsm8/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 bin_read1_0/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp2_0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.061ns (59.804%)  route 0.041ns (40.196%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.013     0.013    bin_read1_0/clk
    SLICE_X26Y138        FDRE                                         r  bin_read1_0/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y138        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read1_0/out_reg[12]/Q
                         net (fo=2, routed)           0.025     0.077    fsm/out_reg[31]_2[12]
    SLICE_X26Y138        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.022     0.099 r  fsm/out[12]_i_1__2/O
                         net (fo=1, routed)           0.016     0.115    tmp2_0/D[12]
    SLICE_X26Y138        FDRE                                         r  tmp2_0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.018     0.018    tmp2_0/clk
    SLICE_X26Y138        FDRE                                         r  tmp2_0/out_reg[12]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y138        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    tmp2_0/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 bin_read1_0/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp2_0/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.061ns (59.804%)  route 0.041ns (40.196%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.013     0.013    bin_read1_0/clk
    SLICE_X26Y140        FDRE                                         r  bin_read1_0/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y140        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read1_0/out_reg[16]/Q
                         net (fo=2, routed)           0.025     0.077    fsm/out_reg[31]_2[16]
    SLICE_X26Y140        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.022     0.099 r  fsm/out[16]_i_1__2/O
                         net (fo=1, routed)           0.016     0.115    tmp2_0/D[16]
    SLICE_X26Y140        FDRE                                         r  tmp2_0/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.018     0.018    tmp2_0/clk
    SLICE_X26Y140        FDRE                                         r  tmp2_0/out_reg[16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y140        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    tmp2_0/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y142  x20/mem_reg_0_7_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y142  x20/mem_reg_0_7_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y142  x20/mem_reg_0_7_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y142  x20/mem_reg_0_7_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y142  x20/mem_reg_0_7_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y142  x20/mem_reg_0_7_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y142  x20/mem_reg_0_7_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y142  x20/mem_reg_0_7_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y142  x20/mem_reg_0_7_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y142  x20/mem_reg_0_7_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y142  x20/mem_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y142  x20/mem_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y142  x20/mem_reg_0_7_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y142  x20/mem_reg_0_7_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y142  x20/mem_reg_0_7_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y142  x20/mem_reg_0_7_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y142  x20/mem_reg_0_7_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y142  x20/mem_reg_0_7_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y142  x20/mem_reg_0_7_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y142  x20/mem_reg_0_7_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y142  x20/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y142  x20/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y142  x20/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y142  x20/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y142  x20/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y142  x20/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y142  x20/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y142  x20/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y142  x20/mem_reg_0_7_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y142  x20/mem_reg_0_7_13_13/SP/CLK



