--------------------------------------------------------------------------------
Release 10.1 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
D:/Designs/DCSE/FPGA Prototyping/PS2_Keyboard/PS2_Keyboard.ise -intstyle ise -e
3 -s 4 -xml kb_monitor kb_monitor.ncd -o kb_monitor.twr kb_monitor.pcf -ucf
kb_monitor.ucf

Design file:              kb_monitor.ncd
Physical constraint file: kb_monitor.pcf
Device,package,speed:     xc3s700a,fg484,-4 (PRODUCTION 1.39 2008-01-09)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
ps2c        |    1.323(R)|   -0.233(R)|clk_BUFGP         |   0.000|
ps2d        |    1.297(R)|   -0.209(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
leds<0>     |   35.359(R)|clk_BUFGP         |   0.000|
leds<1>     |   35.398(R)|clk_BUFGP         |   0.000|
leds<2>     |   35.419(R)|clk_BUFGP         |   0.000|
leds<3>     |   35.618(R)|clk_BUFGP         |   0.000|
leds<4>     |   35.767(R)|clk_BUFGP         |   0.000|
leds<5>     |   36.159(R)|clk_BUFGP         |   0.000|
leds<6>     |   35.826(R)|clk_BUFGP         |   0.000|
leds<7>     |   35.931(R)|clk_BUFGP         |   0.000|
tx          |   11.599(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.502|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Aug 21 19:43:30 2009 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 119 MB



