<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file OneBitSDR_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Wed Aug  7 15:53:35 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o OneBitSDR_impl1.twr -gui OneBitSDR_impl1.ncd OneBitSDR_impl1.prf 
Design file:     OneBitSDR_impl1.ncd
Preference file: OneBitSDR_impl1.prf
Device,speed:    LFE5U-85F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "clk_80mhz" 83.333333 MHz (22 errors)</FONT></A></LI>
</FONT>            4096 items scored, 22 timing errors detected.
Warning:  58.851MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "clk_25mhz_c" 25.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_2' Target='right'><FONT COLOR=red>FREQUENCY PORT "clk_25mhz" 25.000000 MHz (4096 errors)</FONT></A></LI>
</FONT>            4096 items scored, 4096 timing errors detected.
Warning:  24.171MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;
            4096 items scored, 22 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.664ns (weighted slack = -4.992ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/r_Rx_DV_64  (from uart_rx_inst/UartClk[2] +)
   Destination:    FF         Data in        uart_rx_inst/o_Rx_DV_59  (to clk_80mhz +)

   Delay:               1.764ns  (29.8% logic, 70.2% route), 1 logic levels.

 Constraint Details:

      1.764ns physical path delay uart_rx_inst/SLICE_2480 to uart_rx_inst/SLICE_2467 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
      0.424ns LSR_SET requirement (totaling 0.100ns) by 1.664ns

 Physical Path Details:

      Data path uart_rx_inst/SLICE_2480 to uart_rx_inst/SLICE_2467:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R62C67C.CLK to     R62C67C.Q0 uart_rx_inst/SLICE_2480 (from uart_rx_inst/UartClk[2])
ROUTE         2     1.239     R62C67C.Q0 to    R61C80D.LSR uart_rx_inst/r_Rx_DV (to clk_80mhz)
                  --------
                    1.764   (29.8% logic, 70.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx_inst/SLICE_2480:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx_inst/SLICE_2469
ROUTE        29     2.951     R59C68A.Q0 to    R62C67C.CLK uart_rx_inst/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to uart_rx_inst/SLICE_2467:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R61C80D.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.094ns (weighted slack = -3.282ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/r_Rx_DV_64  (from uart_rx_inst/UartClk[2] +)
   Destination:    FF         Data in        uart_rx_inst/r_Rx_DV_last_60  (to clk_80mhz +)

   Delay:               1.780ns  (29.5% logic, 70.5% route), 1 logic levels.

 Constraint Details:

      1.780ns physical path delay uart_rx_inst/SLICE_2480 to uart_rx_inst/SLICE_2481 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
     -0.162ns M_SET requirement (totaling 0.686ns) by 1.094ns

 Physical Path Details:

      Data path uart_rx_inst/SLICE_2480 to uart_rx_inst/SLICE_2481:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R62C67C.CLK to     R62C67C.Q0 uart_rx_inst/SLICE_2480 (from uart_rx_inst/UartClk[2])
ROUTE         2     1.255     R62C67C.Q0 to     R61C80C.M0 uart_rx_inst/r_Rx_DV (to clk_80mhz)
                  --------
                    1.780   (29.5% logic, 70.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx_inst/SLICE_2480:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx_inst/SLICE_2469
ROUTE        29     2.951     R59C68A.Q0 to    R62C67C.CLK uart_rx_inst/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to uart_rx_inst/SLICE_2481:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R61C80C.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.969ns (weighted slack = -2.907ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AMDemodulator_inst/amdemod_out_i10  (from cic_sine_clk +)
   Destination:    FF         Data in        pwm_inst/data_in_reg__i10  (to clk_80mhz +)

   Delay:               1.762ns  (43.2% logic, 56.8% route), 2 logic levels.

 Constraint Details:

      1.762ns physical path delay AMDemodulator_inst/SLICE_1620 to pwm_inst/SLICE_2126 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.467ns skew and
      0.000ns feedback compensation and
     -0.260ns DIN_SET requirement (totaling 0.793ns) by 0.969ns

 Physical Path Details:

      Data path AMDemodulator_inst/SLICE_1620 to pwm_inst/SLICE_2126:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R45C43C.CLK to     R45C43C.Q0 AMDemodulator_inst/SLICE_1620 (from cic_sine_clk)
ROUTE         1     1.001     R45C43C.Q0 to     R50C42D.D0 amdemod_out_9
CTOF_DEL    ---     0.236     R50C42D.D0 to     R50C42D.F0 pwm_inst/SLICE_2126
ROUTE         1     0.000     R50C42D.F0 to    R50C42D.DI0 pwm_inst/n2740 (to clk_80mhz)
                  --------
                    1.762   (43.2% logic, 56.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to AMDemodulator_inst/SLICE_1620:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C67A.CLK to     R59C67A.Q0 cic_sine_inst/SLICE_1641
ROUTE        55     2.942     R59C67A.Q0 to    R45C43C.CLK cic_sine_clk
                  --------
                    7.889   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to pwm_inst/SLICE_2126:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R50C42D.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.941ns (weighted slack = -2.823ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AMDemodulator_inst/amdemod_out_i6  (from cic_sine_clk +)
   Destination:    FF         Data in        pwm_inst/data_in_reg__i6  (to clk_80mhz +)

   Delay:               1.637ns  (31.9% logic, 68.1% route), 1 logic levels.

 Constraint Details:

      1.637ns physical path delay AMDemodulator_inst/SLICE_2129 to pwm_inst/SLICE_2123 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.467ns skew and
      0.000ns feedback compensation and
     -0.163ns M_SET requirement (totaling 0.696ns) by 0.941ns

 Physical Path Details:

      Data path AMDemodulator_inst/SLICE_2129 to pwm_inst/SLICE_2123:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R48C48D.CLK to     R48C48D.Q1 AMDemodulator_inst/SLICE_2129 (from cic_sine_clk)
ROUTE         1     1.115     R48C48D.Q1 to     R51C43B.M1 data_in_reg_11_N_2339_5 (to clk_80mhz)
                  --------
                    1.637   (31.9% logic, 68.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to AMDemodulator_inst/SLICE_2129:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C67A.CLK to     R59C67A.Q0 cic_sine_inst/SLICE_1641
ROUTE        55     2.942     R59C67A.Q0 to    R48C48D.CLK cic_sine_clk
                  --------
                    7.889   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to pwm_inst/SLICE_2123:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R51C43B.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.768ns (weighted slack = -2.304ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AMDemodulator_inst/amdemod_out_i5  (from cic_sine_clk +)
   Destination:    FF         Data in        pwm_inst/data_in_reg__i5  (to clk_80mhz +)

   Delay:               1.463ns  (35.9% logic, 64.1% route), 1 logic levels.

 Constraint Details:

      1.463ns physical path delay AMDemodulator_inst/SLICE_2129 to pwm_inst/SLICE_2123 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.467ns skew and
      0.000ns feedback compensation and
     -0.162ns M_SET requirement (totaling 0.695ns) by 0.768ns

 Physical Path Details:

      Data path AMDemodulator_inst/SLICE_2129 to pwm_inst/SLICE_2123:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R48C48D.CLK to     R48C48D.Q0 AMDemodulator_inst/SLICE_2129 (from cic_sine_clk)
ROUTE         1     0.938     R48C48D.Q0 to     R51C43B.M0 data_in_reg_11_N_2339_4 (to clk_80mhz)
                  --------
                    1.463   (35.9% logic, 64.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to AMDemodulator_inst/SLICE_2129:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C67A.CLK to     R59C67A.Q0 cic_sine_inst/SLICE_1641
ROUTE        55     2.942     R59C67A.Q0 to    R48C48D.CLK cic_sine_clk
                  --------
                    7.889   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to pwm_inst/SLICE_2123:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R51C43B.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.743ns (weighted slack = -2.229ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AMDemodulator_inst/amdemod_out_i2  (from cic_sine_clk +)
   Destination:    FF         Data in        pwm_inst/data_in_reg__i2  (to clk_80mhz +)

   Delay:               1.439ns  (36.3% logic, 63.7% route), 1 logic levels.

 Constraint Details:

      1.439ns physical path delay AMDemodulator_inst/SLICE_2127 to pwm_inst/SLICE_2121 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.467ns skew and
      0.000ns feedback compensation and
     -0.163ns M_SET requirement (totaling 0.696ns) by 0.743ns

 Physical Path Details:

      Data path AMDemodulator_inst/SLICE_2127 to pwm_inst/SLICE_2121:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R54C46D.CLK to     R54C46D.Q1 AMDemodulator_inst/SLICE_2127 (from cic_sine_clk)
ROUTE         1     0.917     R54C46D.Q1 to     R51C43A.M1 data_in_reg_11_N_2339_1 (to clk_80mhz)
                  --------
                    1.439   (36.3% logic, 63.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to AMDemodulator_inst/SLICE_2127:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C67A.CLK to     R59C67A.Q0 cic_sine_inst/SLICE_1641
ROUTE        55     2.942     R59C67A.Q0 to    R54C46D.CLK cic_sine_clk
                  --------
                    7.889   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to pwm_inst/SLICE_2121:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R51C43A.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.735ns (weighted slack = -2.205ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AMDemodulator_inst/amdemod_out_i1  (from cic_sine_clk +)
   Destination:    FF         Data in        pwm_inst/data_in_reg__i1  (to clk_80mhz +)

   Delay:               1.430ns  (36.7% logic, 63.3% route), 1 logic levels.

 Constraint Details:

      1.430ns physical path delay AMDemodulator_inst/SLICE_2127 to pwm_inst/SLICE_2121 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.467ns skew and
      0.000ns feedback compensation and
     -0.162ns M_SET requirement (totaling 0.695ns) by 0.735ns

 Physical Path Details:

      Data path AMDemodulator_inst/SLICE_2127 to pwm_inst/SLICE_2121:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R54C46D.CLK to     R54C46D.Q0 AMDemodulator_inst/SLICE_2127 (from cic_sine_clk)
ROUTE         1     0.905     R54C46D.Q0 to     R51C43A.M0 data_in_reg_11_N_2339_0 (to clk_80mhz)
                  --------
                    1.430   (36.7% logic, 63.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to AMDemodulator_inst/SLICE_2127:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C67A.CLK to     R59C67A.Q0 cic_sine_inst/SLICE_1641
ROUTE        55     2.942     R59C67A.Q0 to    R54C46D.CLK cic_sine_clk
                  --------
                    7.889   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to pwm_inst/SLICE_2121:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R51C43A.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.709ns (weighted slack = -2.127ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/o_Rx_Byte_i2  (from uart_rx_inst/UartClk[2] +)
   Destination:    FF         Data in        rx_byte_i3_rep_371  (to clk_80mhz +)

   Delay:               1.395ns  (37.6% logic, 62.4% route), 1 logic levels.

 Constraint Details:

      1.395ns physical path delay uart_rx_inst/SLICE_2463 to SLICE_2403 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
     -0.162ns M_SET requirement (totaling 0.686ns) by 0.709ns

 Physical Path Details:

      Data path uart_rx_inst/SLICE_2463 to SLICE_2403:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R62C73D.CLK to     R62C73D.Q0 uart_rx_inst/SLICE_2463 (from uart_rx_inst/UartClk[2])
ROUTE         2     0.870     R62C73D.Q0 to     R62C80D.M0 rx_byte1_2 (to clk_80mhz)
                  --------
                    1.395   (37.6% logic, 62.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx_inst/SLICE_2463:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx_inst/SLICE_2469
ROUTE        29     2.951     R59C68A.Q0 to    R62C73D.CLK uart_rx_inst/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_2403:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R62C80D.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.702ns (weighted slack = -2.106ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/o_Rx_Byte_i3  (from uart_rx_inst/UartClk[2] +)
   Destination:    FF         Data in        rx_byte_i4_rep_372  (to clk_80mhz +)

   Delay:               1.389ns  (37.6% logic, 62.4% route), 1 logic levels.

 Constraint Details:

      1.389ns physical path delay uart_rx_inst/SLICE_2463 to SLICE_2403 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
     -0.163ns M_SET requirement (totaling 0.687ns) by 0.702ns

 Physical Path Details:

      Data path uart_rx_inst/SLICE_2463 to SLICE_2403:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R62C73D.CLK to     R62C73D.Q1 uart_rx_inst/SLICE_2463 (from uart_rx_inst/UartClk[2])
ROUTE         2     0.867     R62C73D.Q1 to     R62C80D.M1 rx_byte1_3 (to clk_80mhz)
                  --------
                    1.389   (37.6% logic, 62.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx_inst/SLICE_2463:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx_inst/SLICE_2469
ROUTE        29     2.951     R59C68A.Q0 to    R62C73D.CLK uart_rx_inst/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_2403:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R62C80D.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.691ns (weighted slack = -2.073ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AMDemodulator_inst/amdemod_out_i9  (from cic_sine_clk +)
   Destination:    FF         Data in        pwm_inst/data_in_reg__i9  (to clk_80mhz +)

   Delay:               1.386ns  (37.9% logic, 62.1% route), 1 logic levels.

 Constraint Details:

      1.386ns physical path delay AMDemodulator_inst/SLICE_2131 to pwm_inst/SLICE_2125 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.467ns skew and
      0.000ns feedback compensation and
     -0.162ns M_SET requirement (totaling 0.695ns) by 0.691ns

 Physical Path Details:

      Data path AMDemodulator_inst/SLICE_2131 to pwm_inst/SLICE_2125:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R50C51B.CLK to     R50C51B.Q0 AMDemodulator_inst/SLICE_2131 (from cic_sine_clk)
ROUTE         1     0.861     R50C51B.Q0 to     R50C43C.M0 data_in_reg_11_N_2339_8 (to clk_80mhz)
                  --------
                    1.386   (37.9% logic, 62.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to AMDemodulator_inst/SLICE_2131:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C67A.CLK to     R59C67A.Q0 cic_sine_inst/SLICE_1641
ROUTE        55     2.942     R59C67A.Q0 to    R50C51B.CLK cic_sine_clk
                  --------
                    7.889   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to pwm_inst/SLICE_2125:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R50C43C.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

Warning:  58.851MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "clk_25mhz_c" 25.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              square_sum_e3__i23  (from cic_sine_clk +)
   Destination:    FF         Data in        AMDemodulator_inst/amdemod_d__0_i1  (to cic_sine_clk +)

   Delay:              41.632ns  (40.0% logic, 60.0% route), 83 logic levels.

 Constraint Details:

     41.632ns physical path delay SLICE_1355 to AMDemodulator_inst/SLICE_1574 exceeds
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 1.372ns

 Physical Path Details:

      Data path SLICE_1355 to AMDemodulator_inst/SLICE_1574:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R41C52D.CLK to     R41C52D.Q0 SLICE_1355 (from cic_sine_clk)
ROUTE        61     1.033     R41C52D.Q0 to     R40C52B.A1 square_sum_22
CTOF_DEL    ---     0.236     R40C52B.A1 to     R40C52B.F1 AMDemodulator_inst/SLICE_2573
ROUTE         4     1.249     R40C52B.F1 to     R43C51C.B0 n17163
CTOF_DEL    ---     0.236     R43C51C.B0 to     R43C51C.F0 AMDemodulator_inst/SLICE_2572
ROUTE        19     0.839     R43C51C.F0 to     R43C50B.B0 n17137
C0TOFCO_DE  ---     0.447     R43C50B.B0 to    R43C50B.FCO SLICE_636
ROUTE         1     0.000    R43C50B.FCO to    R43C50C.FCI n14798
FCITOFCO_D  ---     0.071    R43C50C.FCI to    R43C50C.FCO SLICE_635
ROUTE         1     0.000    R43C50C.FCO to    R43C50D.FCI n14799
FCITOFCO_D  ---     0.071    R43C50D.FCI to    R43C50D.FCO SLICE_634
ROUTE         1     0.000    R43C50D.FCO to    R43C51A.FCI n14800
FCITOF1_DE  ---     0.474    R43C51A.FCI to     R43C51A.F1 SLICE_633
ROUTE         1     1.007     R43C51A.F1 to     R44C53C.A0 n22_adj_5224
CTOF_DEL    ---     0.236     R44C53C.A0 to     R44C53C.F0 AMDemodulator_inst/SLICE_2689
ROUTE         2     0.614     R44C53C.F0 to     R44C52B.C1 AMDemodulator_inst/n16838
CTOF_DEL    ---     0.236     R44C52B.C1 to     R44C52B.F1 AMDemodulator_inst/SLICE_2590
ROUTE        76     0.861     R44C52B.F1 to     R45C52B.B1 n17134
C1TOFCO_DE  ---     0.447     R45C52B.B1 to    R45C52B.FCO SLICE_315
ROUTE         1     0.000    R45C52B.FCO to    R45C52C.FCI n15796
FCITOFCO_D  ---     0.071    R45C52C.FCI to    R45C52C.FCO SLICE_314
ROUTE         1     0.000    R45C52C.FCO to    R45C52D.FCI n15797
FCITOFCO_D  ---     0.071    R45C52D.FCI to    R45C52D.FCO SLICE_313
ROUTE         1     0.000    R45C52D.FCO to    R45C53A.FCI n15798
FCITOFCO_D  ---     0.071    R45C53A.FCI to    R45C53A.FCO SLICE_312
ROUTE         1     0.000    R45C53A.FCO to    R45C53B.FCI n15799
FCITOFCO_D  ---     0.071    R45C53B.FCI to    R45C53B.FCO SLICE_311
ROUTE         1     0.000    R45C53B.FCO to    R45C53C.FCI n15800
FCITOF0_DE  ---     0.443    R45C53C.FCI to     R45C53C.F0 SLICE_310
ROUTE        20     1.083     R45C53C.F0 to     R45C46B.C1 amdemod_d_11_N_1841_11
CTOF_DEL    ---     0.236     R45C46B.C1 to     R45C46B.F1 AMDemodulator_inst/SLICE_2675
ROUTE        20     1.044     R45C46B.F1 to     R45C50B.B0 n17133
C0TOFCO_DE  ---     0.447     R45C50B.B0 to    R45C50B.FCO SLICE_488
ROUTE         1     0.000    R45C50B.FCO to    R45C50C.FCI n15568
FCITOFCO_D  ---     0.071    R45C50C.FCI to    R45C50C.FCO SLICE_487
ROUTE         1     0.000    R45C50C.FCO to    R45C50D.FCI n15569
FCITOFCO_D  ---     0.071    R45C50D.FCI to    R45C50D.FCO SLICE_486
ROUTE         1     0.000    R45C50D.FCO to    R45C51A.FCI n15570
FCITOFCO_D  ---     0.071    R45C51A.FCI to    R45C51A.FCO SLICE_485
ROUTE         1     0.000    R45C51A.FCO to    R45C51B.FCI n15571
FCITOFCO_D  ---     0.071    R45C51B.FCI to    R45C51B.FCO SLICE_484
ROUTE         1     0.000    R45C51B.FCO to    R45C51C.FCI n15572
FCITOFCO_D  ---     0.071    R45C51C.FCI to    R45C51C.FCO SLICE_483
ROUTE         1     0.000    R45C51C.FCO to    R45C51D.FCI n15573
FCITOF0_DE  ---     0.443    R45C51D.FCI to     R45C51D.F0 SLICE_482
ROUTE         1     0.648     R45C51D.F0 to     R44C52B.D0 n34_adj_5835
CTOF_DEL    ---     0.236     R44C52B.D0 to     R44C52B.F0 AMDemodulator_inst/SLICE_2590
ROUTE         2     1.229     R44C52B.F0 to     R49C46C.D1 AMDemodulator_inst/n16771
CTOF_DEL    ---     0.236     R49C46C.D1 to     R49C46C.F1 AMDemodulator_inst/SLICE_2591
ROUTE        63     1.148     R49C46C.F1 to     R52C46B.A0 n17132
C0TOFCO_DE  ---     0.447     R52C46B.A0 to    R52C46B.FCO SLICE_1007
ROUTE         1     0.000    R52C46B.FCO to    R52C46C.FCI n14422
FCITOFCO_D  ---     0.071    R52C46C.FCI to    R52C46C.FCO SLICE_1006
ROUTE         1     0.000    R52C46C.FCO to    R52C46D.FCI n14423
FCITOFCO_D  ---     0.071    R52C46D.FCI to    R52C46D.FCO SLICE_1005
ROUTE         1     0.000    R52C46D.FCO to    R52C47A.FCI n14424
FCITOFCO_D  ---     0.071    R52C47A.FCI to    R52C47A.FCO SLICE_1004
ROUTE         1     0.000    R52C47A.FCO to    R52C47B.FCI n14425
FCITOFCO_D  ---     0.071    R52C47B.FCI to    R52C47B.FCO SLICE_1003
ROUTE         1     0.000    R52C47B.FCO to    R52C47C.FCI n14426
FCITOFCO_D  ---     0.071    R52C47C.FCI to    R52C47C.FCO SLICE_1002
ROUTE         1     0.000    R52C47C.FCO to    R52C47D.FCI n14427
FCITOF0_DE  ---     0.443    R52C47D.FCI to     R52C47D.F0 SLICE_1001
ROUTE        15     1.148     R52C47D.F0 to     R49C52C.D0 amdemod_d_11_N_1851_13
CTOF_DEL    ---     0.236     R49C52C.D0 to     R49C52C.F0 AMDemodulator_inst/SLICE_2592
ROUTE        17     1.131     R49C52C.F0 to     R51C46B.A1 n17131
C1TOFCO_DE  ---     0.447     R51C46B.A1 to    R51C46B.FCO SLICE_580
ROUTE         1     0.000    R51C46B.FCO to    R51C46C.FCI n15709
FCITOFCO_D  ---     0.071    R51C46C.FCI to    R51C46C.FCO SLICE_578
ROUTE         1     0.000    R51C46C.FCO to    R51C46D.FCI n15710
FCITOFCO_D  ---     0.071    R51C46D.FCI to    R51C46D.FCO SLICE_577
ROUTE         1     0.000    R51C46D.FCO to    R51C47A.FCI n15711
FCITOFCO_D  ---     0.071    R51C47A.FCI to    R51C47A.FCO SLICE_576
ROUTE         1     0.000    R51C47A.FCO to    R51C47B.FCI n15712
FCITOFCO_D  ---     0.071    R51C47B.FCI to    R51C47B.FCO SLICE_575
ROUTE         1     0.000    R51C47B.FCO to    R51C47C.FCI n15713
FCITOFCO_D  ---     0.071    R51C47C.FCI to    R51C47C.FCO SLICE_573
ROUTE         1     0.000    R51C47C.FCO to    R51C47D.FCI n15714
FCITOF0_DE  ---     0.443    R51C47D.FCI to     R51C47D.F0 SLICE_572
ROUTE         1     0.852     R51C47D.F0 to     R49C53A.D0 n32_adj_5962
CTOF_DEL    ---     0.236     R49C53A.D0 to     R49C53A.F0 AMDemodulator_inst/SLICE_2682
ROUTE         2     0.805     R49C53A.F0 to     R49C52C.A1 AMDemodulator_inst/n16766
CTOF_DEL    ---     0.236     R49C52C.A1 to     R49C52C.F1 AMDemodulator_inst/SLICE_2592
ROUTE        54     0.847     R49C52C.F1 to     R47C52B.A0 n17130
C0TOFCO_DE  ---     0.447     R47C52B.A0 to    R47C52B.FCO SLICE_380
ROUTE         1     0.000    R47C52B.FCO to    R47C52C.FCI n15285
FCITOFCO_D  ---     0.071    R47C52C.FCI to    R47C52C.FCO SLICE_292
ROUTE         1     0.000    R47C52C.FCO to    R47C52D.FCI n15286
FCITOFCO_D  ---     0.071    R47C52D.FCI to    R47C52D.FCO SLICE_289
ROUTE         1     0.000    R47C52D.FCO to    R47C53A.FCI n15287
FCITOFCO_D  ---     0.071    R47C53A.FCI to    R47C53A.FCO SLICE_220
ROUTE         1     0.000    R47C53A.FCO to    R47C53B.FCI n15288
FCITOFCO_D  ---     0.071    R47C53B.FCI to    R47C53B.FCO SLICE_201
ROUTE         1     0.000    R47C53B.FCO to    R47C53C.FCI n15289
FCITOFCO_D  ---     0.071    R47C53C.FCI to    R47C53C.FCO SLICE_200
ROUTE         1     0.000    R47C53C.FCO to    R47C53D.FCI n15290
FCITOF0_DE  ---     0.443    R47C53D.FCI to     R47C53D.F0 SLICE_199
ROUTE        12     1.060     R47C53D.F0 to     R49C52D.C1 amdemod_d_11_N_1860_13
CTOF_DEL    ---     0.236     R49C52D.C1 to     R49C52D.F1 AMDemodulator_inst/SLICE_2674
ROUTE        14     1.053     R49C52D.F1 to     R48C50B.B0 n17129
C0TOFCO_DE  ---     0.447     R48C50B.B0 to    R48C50B.FCO SLICE_934
ROUTE         1     0.000    R48C50B.FCO to    R48C50C.FCI n14490
FCITOFCO_D  ---     0.071    R48C50C.FCI to    R48C50C.FCO SLICE_933
ROUTE         1     0.000    R48C50C.FCO to    R48C50D.FCI n14491
FCITOFCO_D  ---     0.071    R48C50D.FCI to    R48C50D.FCO SLICE_932
ROUTE         1     0.000    R48C50D.FCO to    R48C51A.FCI n14492
FCITOFCO_D  ---     0.071    R48C51A.FCI to    R48C51A.FCO SLICE_931
ROUTE         1     0.000    R48C51A.FCO to    R48C51B.FCI n14493
FCITOFCO_D  ---     0.071    R48C51B.FCI to    R48C51B.FCO SLICE_930
ROUTE         1     0.000    R48C51B.FCO to    R48C51C.FCI n14494
FCITOFCO_D  ---     0.071    R48C51C.FCI to    R48C51C.FCO SLICE_929
ROUTE         1     0.000    R48C51C.FCO to    R48C51D.FCI n14495
FCITOF0_DE  ---     0.443    R48C51D.FCI to     R48C51D.F0 SLICE_928
ROUTE         1     1.006     R48C51D.F0 to     R49C53C.C1 n34_adj_5483
CTOF_DEL    ---     0.236     R49C53C.C1 to     R49C53C.F1 AMDemodulator_inst/SLICE_2683
ROUTE         2     0.867     R49C53C.F1 to     R49C49B.C1 AMDemodulator_inst/n16726
CTOF_DEL    ---     0.236     R49C49B.C1 to     R49C49B.F1 AMDemodulator_inst/SLICE_2589
ROUTE        46     0.858     R49C49B.F1 to     R50C49B.B0 n17128
C0TOFCO_DE  ---     0.447     R50C49B.B0 to    R50C49B.FCO SLICE_1353
ROUTE         1     0.000    R50C49B.FCO to    R50C49C.FCI n15072
FCITOFCO_D  ---     0.071    R50C49C.FCI to    R50C49C.FCO SLICE_1352
ROUTE         1     0.000    R50C49C.FCO to    R50C49D.FCI n15073
FCITOFCO_D  ---     0.071    R50C49D.FCI to    R50C49D.FCO SLICE_1351
ROUTE         1     0.000    R50C49D.FCO to    R50C50A.FCI n15074
FCITOFCO_D  ---     0.071    R50C50A.FCI to    R50C50A.FCO SLICE_1350
ROUTE         1     0.000    R50C50A.FCO to    R50C50B.FCI n15075
FCITOFCO_D  ---     0.071    R50C50B.FCI to    R50C50B.FCO SLICE_1349
ROUTE         1     0.000    R50C50B.FCO to    R50C50C.FCI n15076
FCITOFCO_D  ---     0.071    R50C50C.FCI to    R50C50C.FCO SLICE_1348
ROUTE         1     0.000    R50C50C.FCO to    R50C50D.FCI n15077
FCITOF0_DE  ---     0.443    R50C50D.FCI to     R50C50D.F0 SLICE_1347
ROUTE        10     0.618     R50C50D.F0 to     R52C50A.C1 amdemod_d_11_N_1871_13
CTOF_DEL    ---     0.236     R52C50A.C1 to     R52C50A.F1 AMDemodulator_inst/SLICE_2673
ROUTE         6     1.028     R52C50A.F1 to     R53C48B.B1 n17127
C1TOFCO_DE  ---     0.447     R53C48B.B1 to    R53C48B.FCO SLICE_999
ROUTE         1     0.000    R53C48B.FCO to    R53C48C.FCI n14429
FCITOFCO_D  ---     0.071    R53C48C.FCI to    R53C48C.FCO SLICE_998
ROUTE         1     0.000    R53C48C.FCO to    R53C48D.FCI n14430
FCITOFCO_D  ---     0.071    R53C48D.FCI to    R53C48D.FCO SLICE_997
ROUTE         1     0.000    R53C48D.FCO to    R53C49A.FCI n14431
FCITOFCO_D  ---     0.071    R53C49A.FCI to    R53C49A.FCO SLICE_996
ROUTE         1     0.000    R53C49A.FCO to    R53C49B.FCI n14432
FCITOFCO_D  ---     0.071    R53C49B.FCI to    R53C49B.FCO SLICE_995
ROUTE         1     0.000    R53C49B.FCO to    R53C49C.FCI n14433
FCITOFCO_D  ---     0.071    R53C49C.FCI to    R53C49C.FCO SLICE_994
ROUTE         1     0.000    R53C49C.FCO to    R53C49D.FCI n14434
FCITOF0_DE  ---     0.443    R53C49D.FCI to     R53C49D.F0 SLICE_993
ROUTE         1     1.021     R53C49D.F0 to     R52C51A.A1 n32_adj_5534
CTOOFX_DEL  ---     0.401     R52C51A.A1 to   R52C51A.OFX0 AMDemodulator_inst/i5478/SLICE_2487
ROUTE         6     1.062   R52C51A.OFX0 to     R52C43B.B0 amdemod_d_11__N_1874
C0TOFCO_DE  ---     0.447     R52C43B.B0 to    R52C43B.FCO SLICE_612
ROUTE         1     0.000    R52C43B.FCO to    R52C43C.FCI n14826
FCITOFCO_D  ---     0.071    R52C43C.FCI to    R52C43C.FCO SLICE_611
ROUTE         1     0.000    R52C43C.FCO to    R52C43D.FCI n14827
FCITOFCO_D  ---     0.071    R52C43D.FCI to    R52C43D.FCO SLICE_610
ROUTE         1     0.000    R52C43D.FCO to    R52C44A.FCI n14828
FCITOFCO_D  ---     0.071    R52C44A.FCI to    R52C44A.FCO SLICE_609
ROUTE         1     0.000    R52C44A.FCO to    R52C44B.FCI n14829
FCITOFCO_D  ---     0.071    R52C44B.FCI to    R52C44B.FCO SLICE_608
ROUTE         1     0.000    R52C44B.FCO to    R52C44C.FCI n14830
FCITOFCO_D  ---     0.071    R52C44C.FCI to    R52C44C.FCO SLICE_607
ROUTE         1     0.000    R52C44C.FCO to    R52C44D.FCI n14831
FCITOF0_DE  ---     0.443    R52C44D.FCI to     R52C44D.F0 SLICE_606
ROUTE         1     0.858     R52C44D.F0 to     R54C50A.C0 amdemod_d_11_N_1880_13
CTOF_DEL    ---     0.236     R54C50A.C0 to     R54C50A.F0 AMDemodulator_inst/SLICE_1574
ROUTE         1     0.000     R54C50A.F0 to    R54C50A.DI0 AMDemodulator_inst/amdemod_d_11__N_1879 (to cic_sine_clk)
                  --------
                   41.632   (40.0% logic, 60.0% route), 83 logic levels.

 Clock Skew Details: 

      Source Clock Path cic_sine_inst/SLICE_1641 to SLICE_1355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.942     R59C67A.Q0 to    R41C52D.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cic_sine_inst/SLICE_1641 to AMDemodulator_inst/SLICE_1574:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.942     R59C67A.Q0 to    R54C50A.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              square_sum_e3__i23  (from cic_sine_clk +)
   Destination:    FF         Data in        AMDemodulator_inst/amdemod_d__0_i1  (to cic_sine_clk +)

   Delay:              41.632ns  (40.0% logic, 60.0% route), 83 logic levels.

 Constraint Details:

     41.632ns physical path delay SLICE_1355 to AMDemodulator_inst/SLICE_1574 exceeds
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 1.372ns

 Physical Path Details:

      Data path SLICE_1355 to AMDemodulator_inst/SLICE_1574:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R41C52D.CLK to     R41C52D.Q0 SLICE_1355 (from cic_sine_clk)
ROUTE        61     1.033     R41C52D.Q0 to     R40C52B.A1 square_sum_22
CTOF_DEL    ---     0.236     R40C52B.A1 to     R40C52B.F1 AMDemodulator_inst/SLICE_2573
ROUTE         4     1.249     R40C52B.F1 to     R43C51C.B0 n17163
CTOF_DEL    ---     0.236     R43C51C.B0 to     R43C51C.F0 AMDemodulator_inst/SLICE_2572
ROUTE        19     0.839     R43C51C.F0 to     R43C50B.B0 n17137
C0TOFCO_DE  ---     0.447     R43C50B.B0 to    R43C50B.FCO SLICE_636
ROUTE         1     0.000    R43C50B.FCO to    R43C50C.FCI n14798
FCITOFCO_D  ---     0.071    R43C50C.FCI to    R43C50C.FCO SLICE_635
ROUTE         1     0.000    R43C50C.FCO to    R43C50D.FCI n14799
FCITOFCO_D  ---     0.071    R43C50D.FCI to    R43C50D.FCO SLICE_634
ROUTE         1     0.000    R43C50D.FCO to    R43C51A.FCI n14800
FCITOF1_DE  ---     0.474    R43C51A.FCI to     R43C51A.F1 SLICE_633
ROUTE         1     1.007     R43C51A.F1 to     R44C53C.A0 n22_adj_5224
CTOF_DEL    ---     0.236     R44C53C.A0 to     R44C53C.F0 AMDemodulator_inst/SLICE_2689
ROUTE         2     0.614     R44C53C.F0 to     R44C52B.C1 AMDemodulator_inst/n16838
CTOF_DEL    ---     0.236     R44C52B.C1 to     R44C52B.F1 AMDemodulator_inst/SLICE_2590
ROUTE        76     0.861     R44C52B.F1 to     R45C52B.B1 n17134
C1TOFCO_DE  ---     0.447     R45C52B.B1 to    R45C52B.FCO SLICE_315
ROUTE         1     0.000    R45C52B.FCO to    R45C52C.FCI n15796
FCITOFCO_D  ---     0.071    R45C52C.FCI to    R45C52C.FCO SLICE_314
ROUTE         1     0.000    R45C52C.FCO to    R45C52D.FCI n15797
FCITOFCO_D  ---     0.071    R45C52D.FCI to    R45C52D.FCO SLICE_313
ROUTE         1     0.000    R45C52D.FCO to    R45C53A.FCI n15798
FCITOFCO_D  ---     0.071    R45C53A.FCI to    R45C53A.FCO SLICE_312
ROUTE         1     0.000    R45C53A.FCO to    R45C53B.FCI n15799
FCITOFCO_D  ---     0.071    R45C53B.FCI to    R45C53B.FCO SLICE_311
ROUTE         1     0.000    R45C53B.FCO to    R45C53C.FCI n15800
FCITOF0_DE  ---     0.443    R45C53C.FCI to     R45C53C.F0 SLICE_310
ROUTE        20     1.083     R45C53C.F0 to     R45C46B.C1 amdemod_d_11_N_1841_11
CTOF_DEL    ---     0.236     R45C46B.C1 to     R45C46B.F1 AMDemodulator_inst/SLICE_2675
ROUTE        20     1.044     R45C46B.F1 to     R45C50B.B0 n17133
C0TOFCO_DE  ---     0.447     R45C50B.B0 to    R45C50B.FCO SLICE_488
ROUTE         1     0.000    R45C50B.FCO to    R45C50C.FCI n15568
FCITOFCO_D  ---     0.071    R45C50C.FCI to    R45C50C.FCO SLICE_487
ROUTE         1     0.000    R45C50C.FCO to    R45C50D.FCI n15569
FCITOFCO_D  ---     0.071    R45C50D.FCI to    R45C50D.FCO SLICE_486
ROUTE         1     0.000    R45C50D.FCO to    R45C51A.FCI n15570
FCITOFCO_D  ---     0.071    R45C51A.FCI to    R45C51A.FCO SLICE_485
ROUTE         1     0.000    R45C51A.FCO to    R45C51B.FCI n15571
FCITOFCO_D  ---     0.071    R45C51B.FCI to    R45C51B.FCO SLICE_484
ROUTE         1     0.000    R45C51B.FCO to    R45C51C.FCI n15572
FCITOFCO_D  ---     0.071    R45C51C.FCI to    R45C51C.FCO SLICE_483
ROUTE         1     0.000    R45C51C.FCO to    R45C51D.FCI n15573
FCITOF0_DE  ---     0.443    R45C51D.FCI to     R45C51D.F0 SLICE_482
ROUTE         1     0.648     R45C51D.F0 to     R44C52B.D0 n34_adj_5835
CTOF_DEL    ---     0.236     R44C52B.D0 to     R44C52B.F0 AMDemodulator_inst/SLICE_2590
ROUTE         2     1.229     R44C52B.F0 to     R49C46C.D1 AMDemodulator_inst/n16771
CTOF_DEL    ---     0.236     R49C46C.D1 to     R49C46C.F1 AMDemodulator_inst/SLICE_2591
ROUTE        63     1.148     R49C46C.F1 to     R52C46B.A0 n17132
C0TOFCO_DE  ---     0.447     R52C46B.A0 to    R52C46B.FCO SLICE_1007
ROUTE         1     0.000    R52C46B.FCO to    R52C46C.FCI n14422
FCITOFCO_D  ---     0.071    R52C46C.FCI to    R52C46C.FCO SLICE_1006
ROUTE         1     0.000    R52C46C.FCO to    R52C46D.FCI n14423
FCITOFCO_D  ---     0.071    R52C46D.FCI to    R52C46D.FCO SLICE_1005
ROUTE         1     0.000    R52C46D.FCO to    R52C47A.FCI n14424
FCITOFCO_D  ---     0.071    R52C47A.FCI to    R52C47A.FCO SLICE_1004
ROUTE         1     0.000    R52C47A.FCO to    R52C47B.FCI n14425
FCITOFCO_D  ---     0.071    R52C47B.FCI to    R52C47B.FCO SLICE_1003
ROUTE         1     0.000    R52C47B.FCO to    R52C47C.FCI n14426
FCITOFCO_D  ---     0.071    R52C47C.FCI to    R52C47C.FCO SLICE_1002
ROUTE         1     0.000    R52C47C.FCO to    R52C47D.FCI n14427
FCITOF0_DE  ---     0.443    R52C47D.FCI to     R52C47D.F0 SLICE_1001
ROUTE        15     1.148     R52C47D.F0 to     R49C52C.D0 amdemod_d_11_N_1851_13
CTOF_DEL    ---     0.236     R49C52C.D0 to     R49C52C.F0 AMDemodulator_inst/SLICE_2592
ROUTE        17     1.131     R49C52C.F0 to     R51C46B.A1 n17131
C1TOFCO_DE  ---     0.447     R51C46B.A1 to    R51C46B.FCO SLICE_580
ROUTE         1     0.000    R51C46B.FCO to    R51C46C.FCI n15709
FCITOFCO_D  ---     0.071    R51C46C.FCI to    R51C46C.FCO SLICE_578
ROUTE         1     0.000    R51C46C.FCO to    R51C46D.FCI n15710
FCITOFCO_D  ---     0.071    R51C46D.FCI to    R51C46D.FCO SLICE_577
ROUTE         1     0.000    R51C46D.FCO to    R51C47A.FCI n15711
FCITOFCO_D  ---     0.071    R51C47A.FCI to    R51C47A.FCO SLICE_576
ROUTE         1     0.000    R51C47A.FCO to    R51C47B.FCI n15712
FCITOFCO_D  ---     0.071    R51C47B.FCI to    R51C47B.FCO SLICE_575
ROUTE         1     0.000    R51C47B.FCO to    R51C47C.FCI n15713
FCITOFCO_D  ---     0.071    R51C47C.FCI to    R51C47C.FCO SLICE_573
ROUTE         1     0.000    R51C47C.FCO to    R51C47D.FCI n15714
FCITOF0_DE  ---     0.443    R51C47D.FCI to     R51C47D.F0 SLICE_572
ROUTE         1     0.852     R51C47D.F0 to     R49C53A.D0 n32_adj_5962
CTOF_DEL    ---     0.236     R49C53A.D0 to     R49C53A.F0 AMDemodulator_inst/SLICE_2682
ROUTE         2     0.805     R49C53A.F0 to     R49C52C.A1 AMDemodulator_inst/n16766
CTOF_DEL    ---     0.236     R49C52C.A1 to     R49C52C.F1 AMDemodulator_inst/SLICE_2592
ROUTE        54     0.847     R49C52C.F1 to     R47C52B.A0 n17130
C0TOFCO_DE  ---     0.447     R47C52B.A0 to    R47C52B.FCO SLICE_380
ROUTE         1     0.000    R47C52B.FCO to    R47C52C.FCI n15285
FCITOFCO_D  ---     0.071    R47C52C.FCI to    R47C52C.FCO SLICE_292
ROUTE         1     0.000    R47C52C.FCO to    R47C52D.FCI n15286
FCITOFCO_D  ---     0.071    R47C52D.FCI to    R47C52D.FCO SLICE_289
ROUTE         1     0.000    R47C52D.FCO to    R47C53A.FCI n15287
FCITOFCO_D  ---     0.071    R47C53A.FCI to    R47C53A.FCO SLICE_220
ROUTE         1     0.000    R47C53A.FCO to    R47C53B.FCI n15288
FCITOFCO_D  ---     0.071    R47C53B.FCI to    R47C53B.FCO SLICE_201
ROUTE         1     0.000    R47C53B.FCO to    R47C53C.FCI n15289
FCITOFCO_D  ---     0.071    R47C53C.FCI to    R47C53C.FCO SLICE_200
ROUTE         1     0.000    R47C53C.FCO to    R47C53D.FCI n15290
FCITOF0_DE  ---     0.443    R47C53D.FCI to     R47C53D.F0 SLICE_199
ROUTE        12     1.060     R47C53D.F0 to     R49C52D.C1 amdemod_d_11_N_1860_13
CTOF_DEL    ---     0.236     R49C52D.C1 to     R49C52D.F1 AMDemodulator_inst/SLICE_2674
ROUTE        14     1.053     R49C52D.F1 to     R48C50B.B0 n17129
C0TOFCO_DE  ---     0.447     R48C50B.B0 to    R48C50B.FCO SLICE_934
ROUTE         1     0.000    R48C50B.FCO to    R48C50C.FCI n14490
FCITOFCO_D  ---     0.071    R48C50C.FCI to    R48C50C.FCO SLICE_933
ROUTE         1     0.000    R48C50C.FCO to    R48C50D.FCI n14491
FCITOFCO_D  ---     0.071    R48C50D.FCI to    R48C50D.FCO SLICE_932
ROUTE         1     0.000    R48C50D.FCO to    R48C51A.FCI n14492
FCITOFCO_D  ---     0.071    R48C51A.FCI to    R48C51A.FCO SLICE_931
ROUTE         1     0.000    R48C51A.FCO to    R48C51B.FCI n14493
FCITOFCO_D  ---     0.071    R48C51B.FCI to    R48C51B.FCO SLICE_930
ROUTE         1     0.000    R48C51B.FCO to    R48C51C.FCI n14494
FCITOFCO_D  ---     0.071    R48C51C.FCI to    R48C51C.FCO SLICE_929
ROUTE         1     0.000    R48C51C.FCO to    R48C51D.FCI n14495
FCITOF0_DE  ---     0.443    R48C51D.FCI to     R48C51D.F0 SLICE_928
ROUTE         1     1.006     R48C51D.F0 to     R49C53C.C1 n34_adj_5483
CTOF_DEL    ---     0.236     R49C53C.C1 to     R49C53C.F1 AMDemodulator_inst/SLICE_2683
ROUTE         2     0.867     R49C53C.F1 to     R49C49B.C1 AMDemodulator_inst/n16726
CTOF_DEL    ---     0.236     R49C49B.C1 to     R49C49B.F1 AMDemodulator_inst/SLICE_2589
ROUTE        46     0.858     R49C49B.F1 to     R50C49B.B0 n17128
C0TOFCO_DE  ---     0.447     R50C49B.B0 to    R50C49B.FCO SLICE_1353
ROUTE         1     0.000    R50C49B.FCO to    R50C49C.FCI n15072
FCITOFCO_D  ---     0.071    R50C49C.FCI to    R50C49C.FCO SLICE_1352
ROUTE         1     0.000    R50C49C.FCO to    R50C49D.FCI n15073
FCITOFCO_D  ---     0.071    R50C49D.FCI to    R50C49D.FCO SLICE_1351
ROUTE         1     0.000    R50C49D.FCO to    R50C50A.FCI n15074
FCITOFCO_D  ---     0.071    R50C50A.FCI to    R50C50A.FCO SLICE_1350
ROUTE         1     0.000    R50C50A.FCO to    R50C50B.FCI n15075
FCITOFCO_D  ---     0.071    R50C50B.FCI to    R50C50B.FCO SLICE_1349
ROUTE         1     0.000    R50C50B.FCO to    R50C50C.FCI n15076
FCITOFCO_D  ---     0.071    R50C50C.FCI to    R50C50C.FCO SLICE_1348
ROUTE         1     0.000    R50C50C.FCO to    R50C50D.FCI n15077
FCITOF0_DE  ---     0.443    R50C50D.FCI to     R50C50D.F0 SLICE_1347
ROUTE        10     0.618     R50C50D.F0 to     R52C50A.C1 amdemod_d_11_N_1871_13
CTOF_DEL    ---     0.236     R52C50A.C1 to     R52C50A.F1 AMDemodulator_inst/SLICE_2673
ROUTE         6     1.028     R52C50A.F1 to     R53C48B.B1 n17127
C1TOFCO_DE  ---     0.447     R53C48B.B1 to    R53C48B.FCO SLICE_999
ROUTE         1     0.000    R53C48B.FCO to    R53C48C.FCI n14429
FCITOFCO_D  ---     0.071    R53C48C.FCI to    R53C48C.FCO SLICE_998
ROUTE         1     0.000    R53C48C.FCO to    R53C48D.FCI n14430
FCITOFCO_D  ---     0.071    R53C48D.FCI to    R53C48D.FCO SLICE_997
ROUTE         1     0.000    R53C48D.FCO to    R53C49A.FCI n14431
FCITOFCO_D  ---     0.071    R53C49A.FCI to    R53C49A.FCO SLICE_996
ROUTE         1     0.000    R53C49A.FCO to    R53C49B.FCI n14432
FCITOFCO_D  ---     0.071    R53C49B.FCI to    R53C49B.FCO SLICE_995
ROUTE         1     0.000    R53C49B.FCO to    R53C49C.FCI n14433
FCITOFCO_D  ---     0.071    R53C49C.FCI to    R53C49C.FCO SLICE_994
ROUTE         1     0.000    R53C49C.FCO to    R53C49D.FCI n14434
FCITOF0_DE  ---     0.443    R53C49D.FCI to     R53C49D.F0 SLICE_993
ROUTE         1     1.021     R53C49D.F0 to     R52C51A.A1 n32_adj_5534
CTOOFX_DEL  ---     0.401     R52C51A.A1 to   R52C51A.OFX0 AMDemodulator_inst/i5478/SLICE_2487
ROUTE         6     1.062   R52C51A.OFX0 to     R52C43B.B1 amdemod_d_11__N_1874
C1TOFCO_DE  ---     0.447     R52C43B.B1 to    R52C43B.FCO SLICE_612
ROUTE         1     0.000    R52C43B.FCO to    R52C43C.FCI n14826
FCITOFCO_D  ---     0.071    R52C43C.FCI to    R52C43C.FCO SLICE_611
ROUTE         1     0.000    R52C43C.FCO to    R52C43D.FCI n14827
FCITOFCO_D  ---     0.071    R52C43D.FCI to    R52C43D.FCO SLICE_610
ROUTE         1     0.000    R52C43D.FCO to    R52C44A.FCI n14828
FCITOFCO_D  ---     0.071    R52C44A.FCI to    R52C44A.FCO SLICE_609
ROUTE         1     0.000    R52C44A.FCO to    R52C44B.FCI n14829
FCITOFCO_D  ---     0.071    R52C44B.FCI to    R52C44B.FCO SLICE_608
ROUTE         1     0.000    R52C44B.FCO to    R52C44C.FCI n14830
FCITOFCO_D  ---     0.071    R52C44C.FCI to    R52C44C.FCO SLICE_607
ROUTE         1     0.000    R52C44C.FCO to    R52C44D.FCI n14831
FCITOF0_DE  ---     0.443    R52C44D.FCI to     R52C44D.F0 SLICE_606
ROUTE         1     0.858     R52C44D.F0 to     R54C50A.C0 amdemod_d_11_N_1880_13
CTOF_DEL    ---     0.236     R54C50A.C0 to     R54C50A.F0 AMDemodulator_inst/SLICE_1574
ROUTE         1     0.000     R54C50A.F0 to    R54C50A.DI0 AMDemodulator_inst/amdemod_d_11__N_1879 (to cic_sine_clk)
                  --------
                   41.632   (40.0% logic, 60.0% route), 83 logic levels.

 Clock Skew Details: 

      Source Clock Path cic_sine_inst/SLICE_1641 to SLICE_1355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.942     R59C67A.Q0 to    R41C52D.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cic_sine_inst/SLICE_1641 to AMDemodulator_inst/SLICE_1574:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.942     R59C67A.Q0 to    R54C50A.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              square_sum_e3__i23  (from cic_sine_clk +)
   Destination:    FF         Data in        AMDemodulator_inst/amdemod_d__0_i1  (to cic_sine_clk +)

   Delay:              41.632ns  (40.0% logic, 60.0% route), 83 logic levels.

 Constraint Details:

     41.632ns physical path delay SLICE_1355 to AMDemodulator_inst/SLICE_1574 exceeds
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 1.372ns

 Physical Path Details:

      Data path SLICE_1355 to AMDemodulator_inst/SLICE_1574:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R41C52D.CLK to     R41C52D.Q0 SLICE_1355 (from cic_sine_clk)
ROUTE        61     1.033     R41C52D.Q0 to     R40C52B.A1 square_sum_22
CTOF_DEL    ---     0.236     R40C52B.A1 to     R40C52B.F1 AMDemodulator_inst/SLICE_2573
ROUTE         4     1.249     R40C52B.F1 to     R43C51C.B0 n17163
CTOF_DEL    ---     0.236     R43C51C.B0 to     R43C51C.F0 AMDemodulator_inst/SLICE_2572
ROUTE        19     0.839     R43C51C.F0 to     R43C50B.B0 n17137
C0TOFCO_DE  ---     0.447     R43C50B.B0 to    R43C50B.FCO SLICE_636
ROUTE         1     0.000    R43C50B.FCO to    R43C50C.FCI n14798
FCITOFCO_D  ---     0.071    R43C50C.FCI to    R43C50C.FCO SLICE_635
ROUTE         1     0.000    R43C50C.FCO to    R43C50D.FCI n14799
FCITOFCO_D  ---     0.071    R43C50D.FCI to    R43C50D.FCO SLICE_634
ROUTE         1     0.000    R43C50D.FCO to    R43C51A.FCI n14800
FCITOF1_DE  ---     0.474    R43C51A.FCI to     R43C51A.F1 SLICE_633
ROUTE         1     1.007     R43C51A.F1 to     R44C53C.A0 n22_adj_5224
CTOF_DEL    ---     0.236     R44C53C.A0 to     R44C53C.F0 AMDemodulator_inst/SLICE_2689
ROUTE         2     0.614     R44C53C.F0 to     R44C52B.C1 AMDemodulator_inst/n16838
CTOF_DEL    ---     0.236     R44C52B.C1 to     R44C52B.F1 AMDemodulator_inst/SLICE_2590
ROUTE        76     0.861     R44C52B.F1 to     R45C52B.B1 n17134
C1TOFCO_DE  ---     0.447     R45C52B.B1 to    R45C52B.FCO SLICE_315
ROUTE         1     0.000    R45C52B.FCO to    R45C52C.FCI n15796
FCITOFCO_D  ---     0.071    R45C52C.FCI to    R45C52C.FCO SLICE_314
ROUTE         1     0.000    R45C52C.FCO to    R45C52D.FCI n15797
FCITOFCO_D  ---     0.071    R45C52D.FCI to    R45C52D.FCO SLICE_313
ROUTE         1     0.000    R45C52D.FCO to    R45C53A.FCI n15798
FCITOFCO_D  ---     0.071    R45C53A.FCI to    R45C53A.FCO SLICE_312
ROUTE         1     0.000    R45C53A.FCO to    R45C53B.FCI n15799
FCITOFCO_D  ---     0.071    R45C53B.FCI to    R45C53B.FCO SLICE_311
ROUTE         1     0.000    R45C53B.FCO to    R45C53C.FCI n15800
FCITOF0_DE  ---     0.443    R45C53C.FCI to     R45C53C.F0 SLICE_310
ROUTE        20     1.083     R45C53C.F0 to     R45C46B.C1 amdemod_d_11_N_1841_11
CTOF_DEL    ---     0.236     R45C46B.C1 to     R45C46B.F1 AMDemodulator_inst/SLICE_2675
ROUTE        20     1.044     R45C46B.F1 to     R45C50B.B0 n17133
C0TOFCO_DE  ---     0.447     R45C50B.B0 to    R45C50B.FCO SLICE_488
ROUTE         1     0.000    R45C50B.FCO to    R45C50C.FCI n15568
FCITOFCO_D  ---     0.071    R45C50C.FCI to    R45C50C.FCO SLICE_487
ROUTE         1     0.000    R45C50C.FCO to    R45C50D.FCI n15569
FCITOFCO_D  ---     0.071    R45C50D.FCI to    R45C50D.FCO SLICE_486
ROUTE         1     0.000    R45C50D.FCO to    R45C51A.FCI n15570
FCITOFCO_D  ---     0.071    R45C51A.FCI to    R45C51A.FCO SLICE_485
ROUTE         1     0.000    R45C51A.FCO to    R45C51B.FCI n15571
FCITOFCO_D  ---     0.071    R45C51B.FCI to    R45C51B.FCO SLICE_484
ROUTE         1     0.000    R45C51B.FCO to    R45C51C.FCI n15572
FCITOFCO_D  ---     0.071    R45C51C.FCI to    R45C51C.FCO SLICE_483
ROUTE         1     0.000    R45C51C.FCO to    R45C51D.FCI n15573
FCITOF0_DE  ---     0.443    R45C51D.FCI to     R45C51D.F0 SLICE_482
ROUTE         1     0.648     R45C51D.F0 to     R44C52B.D0 n34_adj_5835
CTOF_DEL    ---     0.236     R44C52B.D0 to     R44C52B.F0 AMDemodulator_inst/SLICE_2590
ROUTE         2     1.229     R44C52B.F0 to     R49C46C.D1 AMDemodulator_inst/n16771
CTOF_DEL    ---     0.236     R49C46C.D1 to     R49C46C.F1 AMDemodulator_inst/SLICE_2591
ROUTE        63     1.148     R49C46C.F1 to     R52C46B.A1 n17132
C1TOFCO_DE  ---     0.447     R52C46B.A1 to    R52C46B.FCO SLICE_1007
ROUTE         1     0.000    R52C46B.FCO to    R52C46C.FCI n14422
FCITOFCO_D  ---     0.071    R52C46C.FCI to    R52C46C.FCO SLICE_1006
ROUTE         1     0.000    R52C46C.FCO to    R52C46D.FCI n14423
FCITOFCO_D  ---     0.071    R52C46D.FCI to    R52C46D.FCO SLICE_1005
ROUTE         1     0.000    R52C46D.FCO to    R52C47A.FCI n14424
FCITOFCO_D  ---     0.071    R52C47A.FCI to    R52C47A.FCO SLICE_1004
ROUTE         1     0.000    R52C47A.FCO to    R52C47B.FCI n14425
FCITOFCO_D  ---     0.071    R52C47B.FCI to    R52C47B.FCO SLICE_1003
ROUTE         1     0.000    R52C47B.FCO to    R52C47C.FCI n14426
FCITOFCO_D  ---     0.071    R52C47C.FCI to    R52C47C.FCO SLICE_1002
ROUTE         1     0.000    R52C47C.FCO to    R52C47D.FCI n14427
FCITOF0_DE  ---     0.443    R52C47D.FCI to     R52C47D.F0 SLICE_1001
ROUTE        15     1.148     R52C47D.F0 to     R49C52C.D0 amdemod_d_11_N_1851_13
CTOF_DEL    ---     0.236     R49C52C.D0 to     R49C52C.F0 AMDemodulator_inst/SLICE_2592
ROUTE        17     1.131     R49C52C.F0 to     R51C46B.A1 n17131
C1TOFCO_DE  ---     0.447     R51C46B.A1 to    R51C46B.FCO SLICE_580
ROUTE         1     0.000    R51C46B.FCO to    R51C46C.FCI n15709
FCITOFCO_D  ---     0.071    R51C46C.FCI to    R51C46C.FCO SLICE_578
ROUTE         1     0.000    R51C46C.FCO to    R51C46D.FCI n15710
FCITOFCO_D  ---     0.071    R51C46D.FCI to    R51C46D.FCO SLICE_577
ROUTE         1     0.000    R51C46D.FCO to    R51C47A.FCI n15711
FCITOFCO_D  ---     0.071    R51C47A.FCI to    R51C47A.FCO SLICE_576
ROUTE         1     0.000    R51C47A.FCO to    R51C47B.FCI n15712
FCITOFCO_D  ---     0.071    R51C47B.FCI to    R51C47B.FCO SLICE_575
ROUTE         1     0.000    R51C47B.FCO to    R51C47C.FCI n15713
FCITOFCO_D  ---     0.071    R51C47C.FCI to    R51C47C.FCO SLICE_573
ROUTE         1     0.000    R51C47C.FCO to    R51C47D.FCI n15714
FCITOF0_DE  ---     0.443    R51C47D.FCI to     R51C47D.F0 SLICE_572
ROUTE         1     0.852     R51C47D.F0 to     R49C53A.D0 n32_adj_5962
CTOF_DEL    ---     0.236     R49C53A.D0 to     R49C53A.F0 AMDemodulator_inst/SLICE_2682
ROUTE         2     0.805     R49C53A.F0 to     R49C52C.A1 AMDemodulator_inst/n16766
CTOF_DEL    ---     0.236     R49C52C.A1 to     R49C52C.F1 AMDemodulator_inst/SLICE_2592
ROUTE        54     0.847     R49C52C.F1 to     R47C52B.A1 n17130
C1TOFCO_DE  ---     0.447     R47C52B.A1 to    R47C52B.FCO SLICE_380
ROUTE         1     0.000    R47C52B.FCO to    R47C52C.FCI n15285
FCITOFCO_D  ---     0.071    R47C52C.FCI to    R47C52C.FCO SLICE_292
ROUTE         1     0.000    R47C52C.FCO to    R47C52D.FCI n15286
FCITOFCO_D  ---     0.071    R47C52D.FCI to    R47C52D.FCO SLICE_289
ROUTE         1     0.000    R47C52D.FCO to    R47C53A.FCI n15287
FCITOFCO_D  ---     0.071    R47C53A.FCI to    R47C53A.FCO SLICE_220
ROUTE         1     0.000    R47C53A.FCO to    R47C53B.FCI n15288
FCITOFCO_D  ---     0.071    R47C53B.FCI to    R47C53B.FCO SLICE_201
ROUTE         1     0.000    R47C53B.FCO to    R47C53C.FCI n15289
FCITOFCO_D  ---     0.071    R47C53C.FCI to    R47C53C.FCO SLICE_200
ROUTE         1     0.000    R47C53C.FCO to    R47C53D.FCI n15290
FCITOF0_DE  ---     0.443    R47C53D.FCI to     R47C53D.F0 SLICE_199
ROUTE        12     1.060     R47C53D.F0 to     R49C52D.C1 amdemod_d_11_N_1860_13
CTOF_DEL    ---     0.236     R49C52D.C1 to     R49C52D.F1 AMDemodulator_inst/SLICE_2674
ROUTE        14     1.053     R49C52D.F1 to     R48C50B.B0 n17129
C0TOFCO_DE  ---     0.447     R48C50B.B0 to    R48C50B.FCO SLICE_934
ROUTE         1     0.000    R48C50B.FCO to    R48C50C.FCI n14490
FCITOFCO_D  ---     0.071    R48C50C.FCI to    R48C50C.FCO SLICE_933
ROUTE         1     0.000    R48C50C.FCO to    R48C50D.FCI n14491
FCITOFCO_D  ---     0.071    R48C50D.FCI to    R48C50D.FCO SLICE_932
ROUTE         1     0.000    R48C50D.FCO to    R48C51A.FCI n14492
FCITOFCO_D  ---     0.071    R48C51A.FCI to    R48C51A.FCO SLICE_931
ROUTE         1     0.000    R48C51A.FCO to    R48C51B.FCI n14493
FCITOFCO_D  ---     0.071    R48C51B.FCI to    R48C51B.FCO SLICE_930
ROUTE         1     0.000    R48C51B.FCO to    R48C51C.FCI n14494
FCITOFCO_D  ---     0.071    R48C51C.FCI to    R48C51C.FCO SLICE_929
ROUTE         1     0.000    R48C51C.FCO to    R48C51D.FCI n14495
FCITOF0_DE  ---     0.443    R48C51D.FCI to     R48C51D.F0 SLICE_928
ROUTE         1     1.006     R48C51D.F0 to     R49C53C.C1 n34_adj_5483
CTOF_DEL    ---     0.236     R49C53C.C1 to     R49C53C.F1 AMDemodulator_inst/SLICE_2683
ROUTE         2     0.867     R49C53C.F1 to     R49C49B.C1 AMDemodulator_inst/n16726
CTOF_DEL    ---     0.236     R49C49B.C1 to     R49C49B.F1 AMDemodulator_inst/SLICE_2589
ROUTE        46     0.858     R49C49B.F1 to     R50C49B.B0 n17128
C0TOFCO_DE  ---     0.447     R50C49B.B0 to    R50C49B.FCO SLICE_1353
ROUTE         1     0.000    R50C49B.FCO to    R50C49C.FCI n15072
FCITOFCO_D  ---     0.071    R50C49C.FCI to    R50C49C.FCO SLICE_1352
ROUTE         1     0.000    R50C49C.FCO to    R50C49D.FCI n15073
FCITOFCO_D  ---     0.071    R50C49D.FCI to    R50C49D.FCO SLICE_1351
ROUTE         1     0.000    R50C49D.FCO to    R50C50A.FCI n15074
FCITOFCO_D  ---     0.071    R50C50A.FCI to    R50C50A.FCO SLICE_1350
ROUTE         1     0.000    R50C50A.FCO to    R50C50B.FCI n15075
FCITOFCO_D  ---     0.071    R50C50B.FCI to    R50C50B.FCO SLICE_1349
ROUTE         1     0.000    R50C50B.FCO to    R50C50C.FCI n15076
FCITOFCO_D  ---     0.071    R50C50C.FCI to    R50C50C.FCO SLICE_1348
ROUTE         1     0.000    R50C50C.FCO to    R50C50D.FCI n15077
FCITOF0_DE  ---     0.443    R50C50D.FCI to     R50C50D.F0 SLICE_1347
ROUTE        10     0.618     R50C50D.F0 to     R52C50A.C1 amdemod_d_11_N_1871_13
CTOF_DEL    ---     0.236     R52C50A.C1 to     R52C50A.F1 AMDemodulator_inst/SLICE_2673
ROUTE         6     1.028     R52C50A.F1 to     R53C48B.B1 n17127
C1TOFCO_DE  ---     0.447     R53C48B.B1 to    R53C48B.FCO SLICE_999
ROUTE         1     0.000    R53C48B.FCO to    R53C48C.FCI n14429
FCITOFCO_D  ---     0.071    R53C48C.FCI to    R53C48C.FCO SLICE_998
ROUTE         1     0.000    R53C48C.FCO to    R53C48D.FCI n14430
FCITOFCO_D  ---     0.071    R53C48D.FCI to    R53C48D.FCO SLICE_997
ROUTE         1     0.000    R53C48D.FCO to    R53C49A.FCI n14431
FCITOFCO_D  ---     0.071    R53C49A.FCI to    R53C49A.FCO SLICE_996
ROUTE         1     0.000    R53C49A.FCO to    R53C49B.FCI n14432
FCITOFCO_D  ---     0.071    R53C49B.FCI to    R53C49B.FCO SLICE_995
ROUTE         1     0.000    R53C49B.FCO to    R53C49C.FCI n14433
FCITOFCO_D  ---     0.071    R53C49C.FCI to    R53C49C.FCO SLICE_994
ROUTE         1     0.000    R53C49C.FCO to    R53C49D.FCI n14434
FCITOF0_DE  ---     0.443    R53C49D.FCI to     R53C49D.F0 SLICE_993
ROUTE         1     1.021     R53C49D.F0 to     R52C51A.A1 n32_adj_5534
CTOOFX_DEL  ---     0.401     R52C51A.A1 to   R52C51A.OFX0 AMDemodulator_inst/i5478/SLICE_2487
ROUTE         6     1.062   R52C51A.OFX0 to     R52C43B.B1 amdemod_d_11__N_1874
C1TOFCO_DE  ---     0.447     R52C43B.B1 to    R52C43B.FCO SLICE_612
ROUTE         1     0.000    R52C43B.FCO to    R52C43C.FCI n14826
FCITOFCO_D  ---     0.071    R52C43C.FCI to    R52C43C.FCO SLICE_611
ROUTE         1     0.000    R52C43C.FCO to    R52C43D.FCI n14827
FCITOFCO_D  ---     0.071    R52C43D.FCI to    R52C43D.FCO SLICE_610
ROUTE         1     0.000    R52C43D.FCO to    R52C44A.FCI n14828
FCITOFCO_D  ---     0.071    R52C44A.FCI to    R52C44A.FCO SLICE_609
ROUTE         1     0.000    R52C44A.FCO to    R52C44B.FCI n14829
FCITOFCO_D  ---     0.071    R52C44B.FCI to    R52C44B.FCO SLICE_608
ROUTE         1     0.000    R52C44B.FCO to    R52C44C.FCI n14830
FCITOFCO_D  ---     0.071    R52C44C.FCI to    R52C44C.FCO SLICE_607
ROUTE         1     0.000    R52C44C.FCO to    R52C44D.FCI n14831
FCITOF0_DE  ---     0.443    R52C44D.FCI to     R52C44D.F0 SLICE_606
ROUTE         1     0.858     R52C44D.F0 to     R54C50A.C0 amdemod_d_11_N_1880_13
CTOF_DEL    ---     0.236     R54C50A.C0 to     R54C50A.F0 AMDemodulator_inst/SLICE_1574
ROUTE         1     0.000     R54C50A.F0 to    R54C50A.DI0 AMDemodulator_inst/amdemod_d_11__N_1879 (to cic_sine_clk)
                  --------
                   41.632   (40.0% logic, 60.0% route), 83 logic levels.

 Clock Skew Details: 

      Source Clock Path cic_sine_inst/SLICE_1641 to SLICE_1355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.942     R59C67A.Q0 to    R41C52D.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cic_sine_inst/SLICE_1641 to AMDemodulator_inst/SLICE_1574:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.942     R59C67A.Q0 to    R54C50A.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              square_sum_e3__i23  (from cic_sine_clk +)
   Destination:    FF         Data in        AMDemodulator_inst/amdemod_d__0_i1  (to cic_sine_clk +)

   Delay:              41.632ns  (40.0% logic, 60.0% route), 83 logic levels.

 Constraint Details:

     41.632ns physical path delay SLICE_1355 to AMDemodulator_inst/SLICE_1574 exceeds
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 1.372ns

 Physical Path Details:

      Data path SLICE_1355 to AMDemodulator_inst/SLICE_1574:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R41C52D.CLK to     R41C52D.Q0 SLICE_1355 (from cic_sine_clk)
ROUTE        61     1.033     R41C52D.Q0 to     R40C52B.A1 square_sum_22
CTOF_DEL    ---     0.236     R40C52B.A1 to     R40C52B.F1 AMDemodulator_inst/SLICE_2573
ROUTE         4     1.249     R40C52B.F1 to     R43C51C.B0 n17163
CTOF_DEL    ---     0.236     R43C51C.B0 to     R43C51C.F0 AMDemodulator_inst/SLICE_2572
ROUTE        19     0.839     R43C51C.F0 to     R43C50B.B0 n17137
C0TOFCO_DE  ---     0.447     R43C50B.B0 to    R43C50B.FCO SLICE_636
ROUTE         1     0.000    R43C50B.FCO to    R43C50C.FCI n14798
FCITOFCO_D  ---     0.071    R43C50C.FCI to    R43C50C.FCO SLICE_635
ROUTE         1     0.000    R43C50C.FCO to    R43C50D.FCI n14799
FCITOFCO_D  ---     0.071    R43C50D.FCI to    R43C50D.FCO SLICE_634
ROUTE         1     0.000    R43C50D.FCO to    R43C51A.FCI n14800
FCITOF1_DE  ---     0.474    R43C51A.FCI to     R43C51A.F1 SLICE_633
ROUTE         1     1.007     R43C51A.F1 to     R44C53C.A0 n22_adj_5224
CTOF_DEL    ---     0.236     R44C53C.A0 to     R44C53C.F0 AMDemodulator_inst/SLICE_2689
ROUTE         2     0.614     R44C53C.F0 to     R44C52B.C1 AMDemodulator_inst/n16838
CTOF_DEL    ---     0.236     R44C52B.C1 to     R44C52B.F1 AMDemodulator_inst/SLICE_2590
ROUTE        76     0.861     R44C52B.F1 to     R45C52B.B1 n17134
C1TOFCO_DE  ---     0.447     R45C52B.B1 to    R45C52B.FCO SLICE_315
ROUTE         1     0.000    R45C52B.FCO to    R45C52C.FCI n15796
FCITOFCO_D  ---     0.071    R45C52C.FCI to    R45C52C.FCO SLICE_314
ROUTE         1     0.000    R45C52C.FCO to    R45C52D.FCI n15797
FCITOFCO_D  ---     0.071    R45C52D.FCI to    R45C52D.FCO SLICE_313
ROUTE         1     0.000    R45C52D.FCO to    R45C53A.FCI n15798
FCITOFCO_D  ---     0.071    R45C53A.FCI to    R45C53A.FCO SLICE_312
ROUTE         1     0.000    R45C53A.FCO to    R45C53B.FCI n15799
FCITOFCO_D  ---     0.071    R45C53B.FCI to    R45C53B.FCO SLICE_311
ROUTE         1     0.000    R45C53B.FCO to    R45C53C.FCI n15800
FCITOF0_DE  ---     0.443    R45C53C.FCI to     R45C53C.F0 SLICE_310
ROUTE        20     1.083     R45C53C.F0 to     R45C46B.C1 amdemod_d_11_N_1841_11
CTOF_DEL    ---     0.236     R45C46B.C1 to     R45C46B.F1 AMDemodulator_inst/SLICE_2675
ROUTE        20     1.044     R45C46B.F1 to     R45C50B.B0 n17133
C0TOFCO_DE  ---     0.447     R45C50B.B0 to    R45C50B.FCO SLICE_488
ROUTE         1     0.000    R45C50B.FCO to    R45C50C.FCI n15568
FCITOFCO_D  ---     0.071    R45C50C.FCI to    R45C50C.FCO SLICE_487
ROUTE         1     0.000    R45C50C.FCO to    R45C50D.FCI n15569
FCITOFCO_D  ---     0.071    R45C50D.FCI to    R45C50D.FCO SLICE_486
ROUTE         1     0.000    R45C50D.FCO to    R45C51A.FCI n15570
FCITOFCO_D  ---     0.071    R45C51A.FCI to    R45C51A.FCO SLICE_485
ROUTE         1     0.000    R45C51A.FCO to    R45C51B.FCI n15571
FCITOFCO_D  ---     0.071    R45C51B.FCI to    R45C51B.FCO SLICE_484
ROUTE         1     0.000    R45C51B.FCO to    R45C51C.FCI n15572
FCITOFCO_D  ---     0.071    R45C51C.FCI to    R45C51C.FCO SLICE_483
ROUTE         1     0.000    R45C51C.FCO to    R45C51D.FCI n15573
FCITOF0_DE  ---     0.443    R45C51D.FCI to     R45C51D.F0 SLICE_482
ROUTE         1     0.648     R45C51D.F0 to     R44C52B.D0 n34_adj_5835
CTOF_DEL    ---     0.236     R44C52B.D0 to     R44C52B.F0 AMDemodulator_inst/SLICE_2590
ROUTE         2     1.229     R44C52B.F0 to     R49C46C.D1 AMDemodulator_inst/n16771
CTOF_DEL    ---     0.236     R49C46C.D1 to     R49C46C.F1 AMDemodulator_inst/SLICE_2591
ROUTE        63     1.148     R49C46C.F1 to     R52C46B.A1 n17132
C1TOFCO_DE  ---     0.447     R52C46B.A1 to    R52C46B.FCO SLICE_1007
ROUTE         1     0.000    R52C46B.FCO to    R52C46C.FCI n14422
FCITOFCO_D  ---     0.071    R52C46C.FCI to    R52C46C.FCO SLICE_1006
ROUTE         1     0.000    R52C46C.FCO to    R52C46D.FCI n14423
FCITOFCO_D  ---     0.071    R52C46D.FCI to    R52C46D.FCO SLICE_1005
ROUTE         1     0.000    R52C46D.FCO to    R52C47A.FCI n14424
FCITOFCO_D  ---     0.071    R52C47A.FCI to    R52C47A.FCO SLICE_1004
ROUTE         1     0.000    R52C47A.FCO to    R52C47B.FCI n14425
FCITOFCO_D  ---     0.071    R52C47B.FCI to    R52C47B.FCO SLICE_1003
ROUTE         1     0.000    R52C47B.FCO to    R52C47C.FCI n14426
FCITOFCO_D  ---     0.071    R52C47C.FCI to    R52C47C.FCO SLICE_1002
ROUTE         1     0.000    R52C47C.FCO to    R52C47D.FCI n14427
FCITOF0_DE  ---     0.443    R52C47D.FCI to     R52C47D.F0 SLICE_1001
ROUTE        15     1.148     R52C47D.F0 to     R49C52C.D0 amdemod_d_11_N_1851_13
CTOF_DEL    ---     0.236     R49C52C.D0 to     R49C52C.F0 AMDemodulator_inst/SLICE_2592
ROUTE        17     1.131     R49C52C.F0 to     R51C46B.A1 n17131
C1TOFCO_DE  ---     0.447     R51C46B.A1 to    R51C46B.FCO SLICE_580
ROUTE         1     0.000    R51C46B.FCO to    R51C46C.FCI n15709
FCITOFCO_D  ---     0.071    R51C46C.FCI to    R51C46C.FCO SLICE_578
ROUTE         1     0.000    R51C46C.FCO to    R51C46D.FCI n15710
FCITOFCO_D  ---     0.071    R51C46D.FCI to    R51C46D.FCO SLICE_577
ROUTE         1     0.000    R51C46D.FCO to    R51C47A.FCI n15711
FCITOFCO_D  ---     0.071    R51C47A.FCI to    R51C47A.FCO SLICE_576
ROUTE         1     0.000    R51C47A.FCO to    R51C47B.FCI n15712
FCITOFCO_D  ---     0.071    R51C47B.FCI to    R51C47B.FCO SLICE_575
ROUTE         1     0.000    R51C47B.FCO to    R51C47C.FCI n15713
FCITOFCO_D  ---     0.071    R51C47C.FCI to    R51C47C.FCO SLICE_573
ROUTE         1     0.000    R51C47C.FCO to    R51C47D.FCI n15714
FCITOF0_DE  ---     0.443    R51C47D.FCI to     R51C47D.F0 SLICE_572
ROUTE         1     0.852     R51C47D.F0 to     R49C53A.D0 n32_adj_5962
CTOF_DEL    ---     0.236     R49C53A.D0 to     R49C53A.F0 AMDemodulator_inst/SLICE_2682
ROUTE         2     0.805     R49C53A.F0 to     R49C52C.A1 AMDemodulator_inst/n16766
CTOF_DEL    ---     0.236     R49C52C.A1 to     R49C52C.F1 AMDemodulator_inst/SLICE_2592
ROUTE        54     0.847     R49C52C.F1 to     R47C52B.A0 n17130
C0TOFCO_DE  ---     0.447     R47C52B.A0 to    R47C52B.FCO SLICE_380
ROUTE         1     0.000    R47C52B.FCO to    R47C52C.FCI n15285
FCITOFCO_D  ---     0.071    R47C52C.FCI to    R47C52C.FCO SLICE_292
ROUTE         1     0.000    R47C52C.FCO to    R47C52D.FCI n15286
FCITOFCO_D  ---     0.071    R47C52D.FCI to    R47C52D.FCO SLICE_289
ROUTE         1     0.000    R47C52D.FCO to    R47C53A.FCI n15287
FCITOFCO_D  ---     0.071    R47C53A.FCI to    R47C53A.FCO SLICE_220
ROUTE         1     0.000    R47C53A.FCO to    R47C53B.FCI n15288
FCITOFCO_D  ---     0.071    R47C53B.FCI to    R47C53B.FCO SLICE_201
ROUTE         1     0.000    R47C53B.FCO to    R47C53C.FCI n15289
FCITOFCO_D  ---     0.071    R47C53C.FCI to    R47C53C.FCO SLICE_200
ROUTE         1     0.000    R47C53C.FCO to    R47C53D.FCI n15290
FCITOF0_DE  ---     0.443    R47C53D.FCI to     R47C53D.F0 SLICE_199
ROUTE        12     1.060     R47C53D.F0 to     R49C52D.C1 amdemod_d_11_N_1860_13
CTOF_DEL    ---     0.236     R49C52D.C1 to     R49C52D.F1 AMDemodulator_inst/SLICE_2674
ROUTE        14     1.053     R49C52D.F1 to     R48C50B.B0 n17129
C0TOFCO_DE  ---     0.447     R48C50B.B0 to    R48C50B.FCO SLICE_934
ROUTE         1     0.000    R48C50B.FCO to    R48C50C.FCI n14490
FCITOFCO_D  ---     0.071    R48C50C.FCI to    R48C50C.FCO SLICE_933
ROUTE         1     0.000    R48C50C.FCO to    R48C50D.FCI n14491
FCITOFCO_D  ---     0.071    R48C50D.FCI to    R48C50D.FCO SLICE_932
ROUTE         1     0.000    R48C50D.FCO to    R48C51A.FCI n14492
FCITOFCO_D  ---     0.071    R48C51A.FCI to    R48C51A.FCO SLICE_931
ROUTE         1     0.000    R48C51A.FCO to    R48C51B.FCI n14493
FCITOFCO_D  ---     0.071    R48C51B.FCI to    R48C51B.FCO SLICE_930
ROUTE         1     0.000    R48C51B.FCO to    R48C51C.FCI n14494
FCITOFCO_D  ---     0.071    R48C51C.FCI to    R48C51C.FCO SLICE_929
ROUTE         1     0.000    R48C51C.FCO to    R48C51D.FCI n14495
FCITOF0_DE  ---     0.443    R48C51D.FCI to     R48C51D.F0 SLICE_928
ROUTE         1     1.006     R48C51D.F0 to     R49C53C.C1 n34_adj_5483
CTOF_DEL    ---     0.236     R49C53C.C1 to     R49C53C.F1 AMDemodulator_inst/SLICE_2683
ROUTE         2     0.867     R49C53C.F1 to     R49C49B.C1 AMDemodulator_inst/n16726
CTOF_DEL    ---     0.236     R49C49B.C1 to     R49C49B.F1 AMDemodulator_inst/SLICE_2589
ROUTE        46     0.858     R49C49B.F1 to     R50C49B.B0 n17128
C0TOFCO_DE  ---     0.447     R50C49B.B0 to    R50C49B.FCO SLICE_1353
ROUTE         1     0.000    R50C49B.FCO to    R50C49C.FCI n15072
FCITOFCO_D  ---     0.071    R50C49C.FCI to    R50C49C.FCO SLICE_1352
ROUTE         1     0.000    R50C49C.FCO to    R50C49D.FCI n15073
FCITOFCO_D  ---     0.071    R50C49D.FCI to    R50C49D.FCO SLICE_1351
ROUTE         1     0.000    R50C49D.FCO to    R50C50A.FCI n15074
FCITOFCO_D  ---     0.071    R50C50A.FCI to    R50C50A.FCO SLICE_1350
ROUTE         1     0.000    R50C50A.FCO to    R50C50B.FCI n15075
FCITOFCO_D  ---     0.071    R50C50B.FCI to    R50C50B.FCO SLICE_1349
ROUTE         1     0.000    R50C50B.FCO to    R50C50C.FCI n15076
FCITOFCO_D  ---     0.071    R50C50C.FCI to    R50C50C.FCO SLICE_1348
ROUTE         1     0.000    R50C50C.FCO to    R50C50D.FCI n15077
FCITOF0_DE  ---     0.443    R50C50D.FCI to     R50C50D.F0 SLICE_1347
ROUTE        10     0.618     R50C50D.F0 to     R52C50A.C1 amdemod_d_11_N_1871_13
CTOF_DEL    ---     0.236     R52C50A.C1 to     R52C50A.F1 AMDemodulator_inst/SLICE_2673
ROUTE         6     1.028     R52C50A.F1 to     R53C48B.B1 n17127
C1TOFCO_DE  ---     0.447     R53C48B.B1 to    R53C48B.FCO SLICE_999
ROUTE         1     0.000    R53C48B.FCO to    R53C48C.FCI n14429
FCITOFCO_D  ---     0.071    R53C48C.FCI to    R53C48C.FCO SLICE_998
ROUTE         1     0.000    R53C48C.FCO to    R53C48D.FCI n14430
FCITOFCO_D  ---     0.071    R53C48D.FCI to    R53C48D.FCO SLICE_997
ROUTE         1     0.000    R53C48D.FCO to    R53C49A.FCI n14431
FCITOFCO_D  ---     0.071    R53C49A.FCI to    R53C49A.FCO SLICE_996
ROUTE         1     0.000    R53C49A.FCO to    R53C49B.FCI n14432
FCITOFCO_D  ---     0.071    R53C49B.FCI to    R53C49B.FCO SLICE_995
ROUTE         1     0.000    R53C49B.FCO to    R53C49C.FCI n14433
FCITOFCO_D  ---     0.071    R53C49C.FCI to    R53C49C.FCO SLICE_994
ROUTE         1     0.000    R53C49C.FCO to    R53C49D.FCI n14434
FCITOF0_DE  ---     0.443    R53C49D.FCI to     R53C49D.F0 SLICE_993
ROUTE         1     1.021     R53C49D.F0 to     R52C51A.A1 n32_adj_5534
CTOOFX_DEL  ---     0.401     R52C51A.A1 to   R52C51A.OFX0 AMDemodulator_inst/i5478/SLICE_2487
ROUTE         6     1.062   R52C51A.OFX0 to     R52C43B.B0 amdemod_d_11__N_1874
C0TOFCO_DE  ---     0.447     R52C43B.B0 to    R52C43B.FCO SLICE_612
ROUTE         1     0.000    R52C43B.FCO to    R52C43C.FCI n14826
FCITOFCO_D  ---     0.071    R52C43C.FCI to    R52C43C.FCO SLICE_611
ROUTE         1     0.000    R52C43C.FCO to    R52C43D.FCI n14827
FCITOFCO_D  ---     0.071    R52C43D.FCI to    R52C43D.FCO SLICE_610
ROUTE         1     0.000    R52C43D.FCO to    R52C44A.FCI n14828
FCITOFCO_D  ---     0.071    R52C44A.FCI to    R52C44A.FCO SLICE_609
ROUTE         1     0.000    R52C44A.FCO to    R52C44B.FCI n14829
FCITOFCO_D  ---     0.071    R52C44B.FCI to    R52C44B.FCO SLICE_608
ROUTE         1     0.000    R52C44B.FCO to    R52C44C.FCI n14830
FCITOFCO_D  ---     0.071    R52C44C.FCI to    R52C44C.FCO SLICE_607
ROUTE         1     0.000    R52C44C.FCO to    R52C44D.FCI n14831
FCITOF0_DE  ---     0.443    R52C44D.FCI to     R52C44D.F0 SLICE_606
ROUTE         1     0.858     R52C44D.F0 to     R54C50A.C0 amdemod_d_11_N_1880_13
CTOF_DEL    ---     0.236     R54C50A.C0 to     R54C50A.F0 AMDemodulator_inst/SLICE_1574
ROUTE         1     0.000     R54C50A.F0 to    R54C50A.DI0 AMDemodulator_inst/amdemod_d_11__N_1879 (to cic_sine_clk)
                  --------
                   41.632   (40.0% logic, 60.0% route), 83 logic levels.

 Clock Skew Details: 

      Source Clock Path cic_sine_inst/SLICE_1641 to SLICE_1355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.942     R59C67A.Q0 to    R41C52D.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cic_sine_inst/SLICE_1641 to AMDemodulator_inst/SLICE_1574:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.942     R59C67A.Q0 to    R54C50A.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              square_sum_e3__i23  (from cic_sine_clk +)
   Destination:    FF         Data in        AMDemodulator_inst/amdemod_d__0_i1  (to cic_sine_clk +)

   Delay:              41.632ns  (40.0% logic, 60.0% route), 83 logic levels.

 Constraint Details:

     41.632ns physical path delay SLICE_1355 to AMDemodulator_inst/SLICE_1574 exceeds
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 1.372ns

 Physical Path Details:

      Data path SLICE_1355 to AMDemodulator_inst/SLICE_1574:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R41C52D.CLK to     R41C52D.Q0 SLICE_1355 (from cic_sine_clk)
ROUTE        61     1.033     R41C52D.Q0 to     R40C52B.A1 square_sum_22
CTOF_DEL    ---     0.236     R40C52B.A1 to     R40C52B.F1 AMDemodulator_inst/SLICE_2573
ROUTE         4     1.249     R40C52B.F1 to     R43C51C.B0 n17163
CTOF_DEL    ---     0.236     R43C51C.B0 to     R43C51C.F0 AMDemodulator_inst/SLICE_2572
ROUTE        19     0.839     R43C51C.F0 to     R43C50B.B0 n17137
C0TOFCO_DE  ---     0.447     R43C50B.B0 to    R43C50B.FCO SLICE_636
ROUTE         1     0.000    R43C50B.FCO to    R43C50C.FCI n14798
FCITOFCO_D  ---     0.071    R43C50C.FCI to    R43C50C.FCO SLICE_635
ROUTE         1     0.000    R43C50C.FCO to    R43C50D.FCI n14799
FCITOFCO_D  ---     0.071    R43C50D.FCI to    R43C50D.FCO SLICE_634
ROUTE         1     0.000    R43C50D.FCO to    R43C51A.FCI n14800
FCITOF1_DE  ---     0.474    R43C51A.FCI to     R43C51A.F1 SLICE_633
ROUTE         1     1.007     R43C51A.F1 to     R44C53C.A0 n22_adj_5224
CTOF_DEL    ---     0.236     R44C53C.A0 to     R44C53C.F0 AMDemodulator_inst/SLICE_2689
ROUTE         2     0.614     R44C53C.F0 to     R44C52B.C1 AMDemodulator_inst/n16838
CTOF_DEL    ---     0.236     R44C52B.C1 to     R44C52B.F1 AMDemodulator_inst/SLICE_2590
ROUTE        76     0.861     R44C52B.F1 to     R45C52B.B1 n17134
C1TOFCO_DE  ---     0.447     R45C52B.B1 to    R45C52B.FCO SLICE_315
ROUTE         1     0.000    R45C52B.FCO to    R45C52C.FCI n15796
FCITOFCO_D  ---     0.071    R45C52C.FCI to    R45C52C.FCO SLICE_314
ROUTE         1     0.000    R45C52C.FCO to    R45C52D.FCI n15797
FCITOFCO_D  ---     0.071    R45C52D.FCI to    R45C52D.FCO SLICE_313
ROUTE         1     0.000    R45C52D.FCO to    R45C53A.FCI n15798
FCITOFCO_D  ---     0.071    R45C53A.FCI to    R45C53A.FCO SLICE_312
ROUTE         1     0.000    R45C53A.FCO to    R45C53B.FCI n15799
FCITOFCO_D  ---     0.071    R45C53B.FCI to    R45C53B.FCO SLICE_311
ROUTE         1     0.000    R45C53B.FCO to    R45C53C.FCI n15800
FCITOF0_DE  ---     0.443    R45C53C.FCI to     R45C53C.F0 SLICE_310
ROUTE        20     1.083     R45C53C.F0 to     R45C46B.C1 amdemod_d_11_N_1841_11
CTOF_DEL    ---     0.236     R45C46B.C1 to     R45C46B.F1 AMDemodulator_inst/SLICE_2675
ROUTE        20     1.044     R45C46B.F1 to     R45C50B.B0 n17133
C0TOFCO_DE  ---     0.447     R45C50B.B0 to    R45C50B.FCO SLICE_488
ROUTE         1     0.000    R45C50B.FCO to    R45C50C.FCI n15568
FCITOFCO_D  ---     0.071    R45C50C.FCI to    R45C50C.FCO SLICE_487
ROUTE         1     0.000    R45C50C.FCO to    R45C50D.FCI n15569
FCITOFCO_D  ---     0.071    R45C50D.FCI to    R45C50D.FCO SLICE_486
ROUTE         1     0.000    R45C50D.FCO to    R45C51A.FCI n15570
FCITOFCO_D  ---     0.071    R45C51A.FCI to    R45C51A.FCO SLICE_485
ROUTE         1     0.000    R45C51A.FCO to    R45C51B.FCI n15571
FCITOFCO_D  ---     0.071    R45C51B.FCI to    R45C51B.FCO SLICE_484
ROUTE         1     0.000    R45C51B.FCO to    R45C51C.FCI n15572
FCITOFCO_D  ---     0.071    R45C51C.FCI to    R45C51C.FCO SLICE_483
ROUTE         1     0.000    R45C51C.FCO to    R45C51D.FCI n15573
FCITOF0_DE  ---     0.443    R45C51D.FCI to     R45C51D.F0 SLICE_482
ROUTE         1     0.648     R45C51D.F0 to     R44C52B.D0 n34_adj_5835
CTOF_DEL    ---     0.236     R44C52B.D0 to     R44C52B.F0 AMDemodulator_inst/SLICE_2590
ROUTE         2     1.229     R44C52B.F0 to     R49C46C.D1 AMDemodulator_inst/n16771
CTOF_DEL    ---     0.236     R49C46C.D1 to     R49C46C.F1 AMDemodulator_inst/SLICE_2591
ROUTE        63     1.148     R49C46C.F1 to     R52C46B.A1 n17132
C1TOFCO_DE  ---     0.447     R52C46B.A1 to    R52C46B.FCO SLICE_1007
ROUTE         1     0.000    R52C46B.FCO to    R52C46C.FCI n14422
FCITOFCO_D  ---     0.071    R52C46C.FCI to    R52C46C.FCO SLICE_1006
ROUTE         1     0.000    R52C46C.FCO to    R52C46D.FCI n14423
FCITOFCO_D  ---     0.071    R52C46D.FCI to    R52C46D.FCO SLICE_1005
ROUTE         1     0.000    R52C46D.FCO to    R52C47A.FCI n14424
FCITOFCO_D  ---     0.071    R52C47A.FCI to    R52C47A.FCO SLICE_1004
ROUTE         1     0.000    R52C47A.FCO to    R52C47B.FCI n14425
FCITOFCO_D  ---     0.071    R52C47B.FCI to    R52C47B.FCO SLICE_1003
ROUTE         1     0.000    R52C47B.FCO to    R52C47C.FCI n14426
FCITOFCO_D  ---     0.071    R52C47C.FCI to    R52C47C.FCO SLICE_1002
ROUTE         1     0.000    R52C47C.FCO to    R52C47D.FCI n14427
FCITOF0_DE  ---     0.443    R52C47D.FCI to     R52C47D.F0 SLICE_1001
ROUTE        15     1.148     R52C47D.F0 to     R49C52C.D0 amdemod_d_11_N_1851_13
CTOF_DEL    ---     0.236     R49C52C.D0 to     R49C52C.F0 AMDemodulator_inst/SLICE_2592
ROUTE        17     1.131     R49C52C.F0 to     R51C46B.A1 n17131
C1TOFCO_DE  ---     0.447     R51C46B.A1 to    R51C46B.FCO SLICE_580
ROUTE         1     0.000    R51C46B.FCO to    R51C46C.FCI n15709
FCITOFCO_D  ---     0.071    R51C46C.FCI to    R51C46C.FCO SLICE_578
ROUTE         1     0.000    R51C46C.FCO to    R51C46D.FCI n15710
FCITOFCO_D  ---     0.071    R51C46D.FCI to    R51C46D.FCO SLICE_577
ROUTE         1     0.000    R51C46D.FCO to    R51C47A.FCI n15711
FCITOFCO_D  ---     0.071    R51C47A.FCI to    R51C47A.FCO SLICE_576
ROUTE         1     0.000    R51C47A.FCO to    R51C47B.FCI n15712
FCITOFCO_D  ---     0.071    R51C47B.FCI to    R51C47B.FCO SLICE_575
ROUTE         1     0.000    R51C47B.FCO to    R51C47C.FCI n15713
FCITOFCO_D  ---     0.071    R51C47C.FCI to    R51C47C.FCO SLICE_573
ROUTE         1     0.000    R51C47C.FCO to    R51C47D.FCI n15714
FCITOF0_DE  ---     0.443    R51C47D.FCI to     R51C47D.F0 SLICE_572
ROUTE         1     0.852     R51C47D.F0 to     R49C53A.D0 n32_adj_5962
CTOF_DEL    ---     0.236     R49C53A.D0 to     R49C53A.F0 AMDemodulator_inst/SLICE_2682
ROUTE         2     0.805     R49C53A.F0 to     R49C52C.A1 AMDemodulator_inst/n16766
CTOF_DEL    ---     0.236     R49C52C.A1 to     R49C52C.F1 AMDemodulator_inst/SLICE_2592
ROUTE        54     0.847     R49C52C.F1 to     R47C52B.A0 n17130
C0TOFCO_DE  ---     0.447     R47C52B.A0 to    R47C52B.FCO SLICE_380
ROUTE         1     0.000    R47C52B.FCO to    R47C52C.FCI n15285
FCITOFCO_D  ---     0.071    R47C52C.FCI to    R47C52C.FCO SLICE_292
ROUTE         1     0.000    R47C52C.FCO to    R47C52D.FCI n15286
FCITOFCO_D  ---     0.071    R47C52D.FCI to    R47C52D.FCO SLICE_289
ROUTE         1     0.000    R47C52D.FCO to    R47C53A.FCI n15287
FCITOFCO_D  ---     0.071    R47C53A.FCI to    R47C53A.FCO SLICE_220
ROUTE         1     0.000    R47C53A.FCO to    R47C53B.FCI n15288
FCITOFCO_D  ---     0.071    R47C53B.FCI to    R47C53B.FCO SLICE_201
ROUTE         1     0.000    R47C53B.FCO to    R47C53C.FCI n15289
FCITOFCO_D  ---     0.071    R47C53C.FCI to    R47C53C.FCO SLICE_200
ROUTE         1     0.000    R47C53C.FCO to    R47C53D.FCI n15290
FCITOF0_DE  ---     0.443    R47C53D.FCI to     R47C53D.F0 SLICE_199
ROUTE        12     1.060     R47C53D.F0 to     R49C52D.C1 amdemod_d_11_N_1860_13
CTOF_DEL    ---     0.236     R49C52D.C1 to     R49C52D.F1 AMDemodulator_inst/SLICE_2674
ROUTE        14     1.053     R49C52D.F1 to     R48C50B.B0 n17129
C0TOFCO_DE  ---     0.447     R48C50B.B0 to    R48C50B.FCO SLICE_934
ROUTE         1     0.000    R48C50B.FCO to    R48C50C.FCI n14490
FCITOFCO_D  ---     0.071    R48C50C.FCI to    R48C50C.FCO SLICE_933
ROUTE         1     0.000    R48C50C.FCO to    R48C50D.FCI n14491
FCITOFCO_D  ---     0.071    R48C50D.FCI to    R48C50D.FCO SLICE_932
ROUTE         1     0.000    R48C50D.FCO to    R48C51A.FCI n14492
FCITOFCO_D  ---     0.071    R48C51A.FCI to    R48C51A.FCO SLICE_931
ROUTE         1     0.000    R48C51A.FCO to    R48C51B.FCI n14493
FCITOFCO_D  ---     0.071    R48C51B.FCI to    R48C51B.FCO SLICE_930
ROUTE         1     0.000    R48C51B.FCO to    R48C51C.FCI n14494
FCITOFCO_D  ---     0.071    R48C51C.FCI to    R48C51C.FCO SLICE_929
ROUTE         1     0.000    R48C51C.FCO to    R48C51D.FCI n14495
FCITOF0_DE  ---     0.443    R48C51D.FCI to     R48C51D.F0 SLICE_928
ROUTE         1     1.006     R48C51D.F0 to     R49C53C.C1 n34_adj_5483
CTOF_DEL    ---     0.236     R49C53C.C1 to     R49C53C.F1 AMDemodulator_inst/SLICE_2683
ROUTE         2     0.867     R49C53C.F1 to     R49C49B.C1 AMDemodulator_inst/n16726
CTOF_DEL    ---     0.236     R49C49B.C1 to     R49C49B.F1 AMDemodulator_inst/SLICE_2589
ROUTE        46     0.858     R49C49B.F1 to     R50C49B.B0 n17128
C0TOFCO_DE  ---     0.447     R50C49B.B0 to    R50C49B.FCO SLICE_1353
ROUTE         1     0.000    R50C49B.FCO to    R50C49C.FCI n15072
FCITOFCO_D  ---     0.071    R50C49C.FCI to    R50C49C.FCO SLICE_1352
ROUTE         1     0.000    R50C49C.FCO to    R50C49D.FCI n15073
FCITOFCO_D  ---     0.071    R50C49D.FCI to    R50C49D.FCO SLICE_1351
ROUTE         1     0.000    R50C49D.FCO to    R50C50A.FCI n15074
FCITOFCO_D  ---     0.071    R50C50A.FCI to    R50C50A.FCO SLICE_1350
ROUTE         1     0.000    R50C50A.FCO to    R50C50B.FCI n15075
FCITOFCO_D  ---     0.071    R50C50B.FCI to    R50C50B.FCO SLICE_1349
ROUTE         1     0.000    R50C50B.FCO to    R50C50C.FCI n15076
FCITOFCO_D  ---     0.071    R50C50C.FCI to    R50C50C.FCO SLICE_1348
ROUTE         1     0.000    R50C50C.FCO to    R50C50D.FCI n15077
FCITOF0_DE  ---     0.443    R50C50D.FCI to     R50C50D.F0 SLICE_1347
ROUTE        10     0.618     R50C50D.F0 to     R52C50A.C1 amdemod_d_11_N_1871_13
CTOF_DEL    ---     0.236     R52C50A.C1 to     R52C50A.F1 AMDemodulator_inst/SLICE_2673
ROUTE         6     1.028     R52C50A.F1 to     R53C48B.B1 n17127
C1TOFCO_DE  ---     0.447     R53C48B.B1 to    R53C48B.FCO SLICE_999
ROUTE         1     0.000    R53C48B.FCO to    R53C48C.FCI n14429
FCITOFCO_D  ---     0.071    R53C48C.FCI to    R53C48C.FCO SLICE_998
ROUTE         1     0.000    R53C48C.FCO to    R53C48D.FCI n14430
FCITOFCO_D  ---     0.071    R53C48D.FCI to    R53C48D.FCO SLICE_997
ROUTE         1     0.000    R53C48D.FCO to    R53C49A.FCI n14431
FCITOFCO_D  ---     0.071    R53C49A.FCI to    R53C49A.FCO SLICE_996
ROUTE         1     0.000    R53C49A.FCO to    R53C49B.FCI n14432
FCITOFCO_D  ---     0.071    R53C49B.FCI to    R53C49B.FCO SLICE_995
ROUTE         1     0.000    R53C49B.FCO to    R53C49C.FCI n14433
FCITOFCO_D  ---     0.071    R53C49C.FCI to    R53C49C.FCO SLICE_994
ROUTE         1     0.000    R53C49C.FCO to    R53C49D.FCI n14434
FCITOF0_DE  ---     0.443    R53C49D.FCI to     R53C49D.F0 SLICE_993
ROUTE         1     1.021     R53C49D.F0 to     R52C51A.A1 n32_adj_5534
CTOOFX_DEL  ---     0.401     R52C51A.A1 to   R52C51A.OFX0 AMDemodulator_inst/i5478/SLICE_2487
ROUTE         6     1.062   R52C51A.OFX0 to     R52C43B.B1 amdemod_d_11__N_1874
C1TOFCO_DE  ---     0.447     R52C43B.B1 to    R52C43B.FCO SLICE_612
ROUTE         1     0.000    R52C43B.FCO to    R52C43C.FCI n14826
FCITOFCO_D  ---     0.071    R52C43C.FCI to    R52C43C.FCO SLICE_611
ROUTE         1     0.000    R52C43C.FCO to    R52C43D.FCI n14827
FCITOFCO_D  ---     0.071    R52C43D.FCI to    R52C43D.FCO SLICE_610
ROUTE         1     0.000    R52C43D.FCO to    R52C44A.FCI n14828
FCITOFCO_D  ---     0.071    R52C44A.FCI to    R52C44A.FCO SLICE_609
ROUTE         1     0.000    R52C44A.FCO to    R52C44B.FCI n14829
FCITOFCO_D  ---     0.071    R52C44B.FCI to    R52C44B.FCO SLICE_608
ROUTE         1     0.000    R52C44B.FCO to    R52C44C.FCI n14830
FCITOFCO_D  ---     0.071    R52C44C.FCI to    R52C44C.FCO SLICE_607
ROUTE         1     0.000    R52C44C.FCO to    R52C44D.FCI n14831
FCITOF0_DE  ---     0.443    R52C44D.FCI to     R52C44D.F0 SLICE_606
ROUTE         1     0.858     R52C44D.F0 to     R54C50A.C0 amdemod_d_11_N_1880_13
CTOF_DEL    ---     0.236     R54C50A.C0 to     R54C50A.F0 AMDemodulator_inst/SLICE_1574
ROUTE         1     0.000     R54C50A.F0 to    R54C50A.DI0 AMDemodulator_inst/amdemod_d_11__N_1879 (to cic_sine_clk)
                  --------
                   41.632   (40.0% logic, 60.0% route), 83 logic levels.

 Clock Skew Details: 

      Source Clock Path cic_sine_inst/SLICE_1641 to SLICE_1355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.942     R59C67A.Q0 to    R41C52D.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cic_sine_inst/SLICE_1641 to AMDemodulator_inst/SLICE_1574:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.942     R59C67A.Q0 to    R54C50A.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              square_sum_e3__i23  (from cic_sine_clk +)
   Destination:    FF         Data in        AMDemodulator_inst/amdemod_d__0_i1  (to cic_sine_clk +)

   Delay:              41.632ns  (40.0% logic, 60.0% route), 83 logic levels.

 Constraint Details:

     41.632ns physical path delay SLICE_1355 to AMDemodulator_inst/SLICE_1574 exceeds
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 1.372ns

 Physical Path Details:

      Data path SLICE_1355 to AMDemodulator_inst/SLICE_1574:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R41C52D.CLK to     R41C52D.Q0 SLICE_1355 (from cic_sine_clk)
ROUTE        61     1.033     R41C52D.Q0 to     R40C52B.A1 square_sum_22
CTOF_DEL    ---     0.236     R40C52B.A1 to     R40C52B.F1 AMDemodulator_inst/SLICE_2573
ROUTE         4     1.249     R40C52B.F1 to     R43C51C.B0 n17163
CTOF_DEL    ---     0.236     R43C51C.B0 to     R43C51C.F0 AMDemodulator_inst/SLICE_2572
ROUTE        19     0.839     R43C51C.F0 to     R43C50B.B0 n17137
C0TOFCO_DE  ---     0.447     R43C50B.B0 to    R43C50B.FCO SLICE_636
ROUTE         1     0.000    R43C50B.FCO to    R43C50C.FCI n14798
FCITOFCO_D  ---     0.071    R43C50C.FCI to    R43C50C.FCO SLICE_635
ROUTE         1     0.000    R43C50C.FCO to    R43C50D.FCI n14799
FCITOFCO_D  ---     0.071    R43C50D.FCI to    R43C50D.FCO SLICE_634
ROUTE         1     0.000    R43C50D.FCO to    R43C51A.FCI n14800
FCITOF1_DE  ---     0.474    R43C51A.FCI to     R43C51A.F1 SLICE_633
ROUTE         1     1.007     R43C51A.F1 to     R44C53C.A0 n22_adj_5224
CTOF_DEL    ---     0.236     R44C53C.A0 to     R44C53C.F0 AMDemodulator_inst/SLICE_2689
ROUTE         2     0.614     R44C53C.F0 to     R44C52B.C1 AMDemodulator_inst/n16838
CTOF_DEL    ---     0.236     R44C52B.C1 to     R44C52B.F1 AMDemodulator_inst/SLICE_2590
ROUTE        76     0.861     R44C52B.F1 to     R45C52B.B1 n17134
C1TOFCO_DE  ---     0.447     R45C52B.B1 to    R45C52B.FCO SLICE_315
ROUTE         1     0.000    R45C52B.FCO to    R45C52C.FCI n15796
FCITOFCO_D  ---     0.071    R45C52C.FCI to    R45C52C.FCO SLICE_314
ROUTE         1     0.000    R45C52C.FCO to    R45C52D.FCI n15797
FCITOFCO_D  ---     0.071    R45C52D.FCI to    R45C52D.FCO SLICE_313
ROUTE         1     0.000    R45C52D.FCO to    R45C53A.FCI n15798
FCITOFCO_D  ---     0.071    R45C53A.FCI to    R45C53A.FCO SLICE_312
ROUTE         1     0.000    R45C53A.FCO to    R45C53B.FCI n15799
FCITOFCO_D  ---     0.071    R45C53B.FCI to    R45C53B.FCO SLICE_311
ROUTE         1     0.000    R45C53B.FCO to    R45C53C.FCI n15800
FCITOF0_DE  ---     0.443    R45C53C.FCI to     R45C53C.F0 SLICE_310
ROUTE        20     1.083     R45C53C.F0 to     R45C46B.C1 amdemod_d_11_N_1841_11
CTOF_DEL    ---     0.236     R45C46B.C1 to     R45C46B.F1 AMDemodulator_inst/SLICE_2675
ROUTE        20     1.044     R45C46B.F1 to     R45C50B.B0 n17133
C0TOFCO_DE  ---     0.447     R45C50B.B0 to    R45C50B.FCO SLICE_488
ROUTE         1     0.000    R45C50B.FCO to    R45C50C.FCI n15568
FCITOFCO_D  ---     0.071    R45C50C.FCI to    R45C50C.FCO SLICE_487
ROUTE         1     0.000    R45C50C.FCO to    R45C50D.FCI n15569
FCITOFCO_D  ---     0.071    R45C50D.FCI to    R45C50D.FCO SLICE_486
ROUTE         1     0.000    R45C50D.FCO to    R45C51A.FCI n15570
FCITOFCO_D  ---     0.071    R45C51A.FCI to    R45C51A.FCO SLICE_485
ROUTE         1     0.000    R45C51A.FCO to    R45C51B.FCI n15571
FCITOFCO_D  ---     0.071    R45C51B.FCI to    R45C51B.FCO SLICE_484
ROUTE         1     0.000    R45C51B.FCO to    R45C51C.FCI n15572
FCITOFCO_D  ---     0.071    R45C51C.FCI to    R45C51C.FCO SLICE_483
ROUTE         1     0.000    R45C51C.FCO to    R45C51D.FCI n15573
FCITOF0_DE  ---     0.443    R45C51D.FCI to     R45C51D.F0 SLICE_482
ROUTE         1     0.648     R45C51D.F0 to     R44C52B.D0 n34_adj_5835
CTOF_DEL    ---     0.236     R44C52B.D0 to     R44C52B.F0 AMDemodulator_inst/SLICE_2590
ROUTE         2     1.229     R44C52B.F0 to     R49C46C.D1 AMDemodulator_inst/n16771
CTOF_DEL    ---     0.236     R49C46C.D1 to     R49C46C.F1 AMDemodulator_inst/SLICE_2591
ROUTE        63     1.148     R49C46C.F1 to     R52C46B.A0 n17132
C0TOFCO_DE  ---     0.447     R52C46B.A0 to    R52C46B.FCO SLICE_1007
ROUTE         1     0.000    R52C46B.FCO to    R52C46C.FCI n14422
FCITOFCO_D  ---     0.071    R52C46C.FCI to    R52C46C.FCO SLICE_1006
ROUTE         1     0.000    R52C46C.FCO to    R52C46D.FCI n14423
FCITOFCO_D  ---     0.071    R52C46D.FCI to    R52C46D.FCO SLICE_1005
ROUTE         1     0.000    R52C46D.FCO to    R52C47A.FCI n14424
FCITOFCO_D  ---     0.071    R52C47A.FCI to    R52C47A.FCO SLICE_1004
ROUTE         1     0.000    R52C47A.FCO to    R52C47B.FCI n14425
FCITOFCO_D  ---     0.071    R52C47B.FCI to    R52C47B.FCO SLICE_1003
ROUTE         1     0.000    R52C47B.FCO to    R52C47C.FCI n14426
FCITOFCO_D  ---     0.071    R52C47C.FCI to    R52C47C.FCO SLICE_1002
ROUTE         1     0.000    R52C47C.FCO to    R52C47D.FCI n14427
FCITOF0_DE  ---     0.443    R52C47D.FCI to     R52C47D.F0 SLICE_1001
ROUTE        15     1.148     R52C47D.F0 to     R49C52C.D0 amdemod_d_11_N_1851_13
CTOF_DEL    ---     0.236     R49C52C.D0 to     R49C52C.F0 AMDemodulator_inst/SLICE_2592
ROUTE        17     1.131     R49C52C.F0 to     R51C46B.A1 n17131
C1TOFCO_DE  ---     0.447     R51C46B.A1 to    R51C46B.FCO SLICE_580
ROUTE         1     0.000    R51C46B.FCO to    R51C46C.FCI n15709
FCITOFCO_D  ---     0.071    R51C46C.FCI to    R51C46C.FCO SLICE_578
ROUTE         1     0.000    R51C46C.FCO to    R51C46D.FCI n15710
FCITOFCO_D  ---     0.071    R51C46D.FCI to    R51C46D.FCO SLICE_577
ROUTE         1     0.000    R51C46D.FCO to    R51C47A.FCI n15711
FCITOFCO_D  ---     0.071    R51C47A.FCI to    R51C47A.FCO SLICE_576
ROUTE         1     0.000    R51C47A.FCO to    R51C47B.FCI n15712
FCITOFCO_D  ---     0.071    R51C47B.FCI to    R51C47B.FCO SLICE_575
ROUTE         1     0.000    R51C47B.FCO to    R51C47C.FCI n15713
FCITOFCO_D  ---     0.071    R51C47C.FCI to    R51C47C.FCO SLICE_573
ROUTE         1     0.000    R51C47C.FCO to    R51C47D.FCI n15714
FCITOF0_DE  ---     0.443    R51C47D.FCI to     R51C47D.F0 SLICE_572
ROUTE         1     0.852     R51C47D.F0 to     R49C53A.D0 n32_adj_5962
CTOF_DEL    ---     0.236     R49C53A.D0 to     R49C53A.F0 AMDemodulator_inst/SLICE_2682
ROUTE         2     0.805     R49C53A.F0 to     R49C52C.A1 AMDemodulator_inst/n16766
CTOF_DEL    ---     0.236     R49C52C.A1 to     R49C52C.F1 AMDemodulator_inst/SLICE_2592
ROUTE        54     0.847     R49C52C.F1 to     R47C52B.A1 n17130
C1TOFCO_DE  ---     0.447     R47C52B.A1 to    R47C52B.FCO SLICE_380
ROUTE         1     0.000    R47C52B.FCO to    R47C52C.FCI n15285
FCITOFCO_D  ---     0.071    R47C52C.FCI to    R47C52C.FCO SLICE_292
ROUTE         1     0.000    R47C52C.FCO to    R47C52D.FCI n15286
FCITOFCO_D  ---     0.071    R47C52D.FCI to    R47C52D.FCO SLICE_289
ROUTE         1     0.000    R47C52D.FCO to    R47C53A.FCI n15287
FCITOFCO_D  ---     0.071    R47C53A.FCI to    R47C53A.FCO SLICE_220
ROUTE         1     0.000    R47C53A.FCO to    R47C53B.FCI n15288
FCITOFCO_D  ---     0.071    R47C53B.FCI to    R47C53B.FCO SLICE_201
ROUTE         1     0.000    R47C53B.FCO to    R47C53C.FCI n15289
FCITOFCO_D  ---     0.071    R47C53C.FCI to    R47C53C.FCO SLICE_200
ROUTE         1     0.000    R47C53C.FCO to    R47C53D.FCI n15290
FCITOF0_DE  ---     0.443    R47C53D.FCI to     R47C53D.F0 SLICE_199
ROUTE        12     1.060     R47C53D.F0 to     R49C52D.C1 amdemod_d_11_N_1860_13
CTOF_DEL    ---     0.236     R49C52D.C1 to     R49C52D.F1 AMDemodulator_inst/SLICE_2674
ROUTE        14     1.053     R49C52D.F1 to     R48C50B.B0 n17129
C0TOFCO_DE  ---     0.447     R48C50B.B0 to    R48C50B.FCO SLICE_934
ROUTE         1     0.000    R48C50B.FCO to    R48C50C.FCI n14490
FCITOFCO_D  ---     0.071    R48C50C.FCI to    R48C50C.FCO SLICE_933
ROUTE         1     0.000    R48C50C.FCO to    R48C50D.FCI n14491
FCITOFCO_D  ---     0.071    R48C50D.FCI to    R48C50D.FCO SLICE_932
ROUTE         1     0.000    R48C50D.FCO to    R48C51A.FCI n14492
FCITOFCO_D  ---     0.071    R48C51A.FCI to    R48C51A.FCO SLICE_931
ROUTE         1     0.000    R48C51A.FCO to    R48C51B.FCI n14493
FCITOFCO_D  ---     0.071    R48C51B.FCI to    R48C51B.FCO SLICE_930
ROUTE         1     0.000    R48C51B.FCO to    R48C51C.FCI n14494
FCITOFCO_D  ---     0.071    R48C51C.FCI to    R48C51C.FCO SLICE_929
ROUTE         1     0.000    R48C51C.FCO to    R48C51D.FCI n14495
FCITOF0_DE  ---     0.443    R48C51D.FCI to     R48C51D.F0 SLICE_928
ROUTE         1     1.006     R48C51D.F0 to     R49C53C.C1 n34_adj_5483
CTOF_DEL    ---     0.236     R49C53C.C1 to     R49C53C.F1 AMDemodulator_inst/SLICE_2683
ROUTE         2     0.867     R49C53C.F1 to     R49C49B.C1 AMDemodulator_inst/n16726
CTOF_DEL    ---     0.236     R49C49B.C1 to     R49C49B.F1 AMDemodulator_inst/SLICE_2589
ROUTE        46     0.858     R49C49B.F1 to     R50C49B.B0 n17128
C0TOFCO_DE  ---     0.447     R50C49B.B0 to    R50C49B.FCO SLICE_1353
ROUTE         1     0.000    R50C49B.FCO to    R50C49C.FCI n15072
FCITOFCO_D  ---     0.071    R50C49C.FCI to    R50C49C.FCO SLICE_1352
ROUTE         1     0.000    R50C49C.FCO to    R50C49D.FCI n15073
FCITOFCO_D  ---     0.071    R50C49D.FCI to    R50C49D.FCO SLICE_1351
ROUTE         1     0.000    R50C49D.FCO to    R50C50A.FCI n15074
FCITOFCO_D  ---     0.071    R50C50A.FCI to    R50C50A.FCO SLICE_1350
ROUTE         1     0.000    R50C50A.FCO to    R50C50B.FCI n15075
FCITOFCO_D  ---     0.071    R50C50B.FCI to    R50C50B.FCO SLICE_1349
ROUTE         1     0.000    R50C50B.FCO to    R50C50C.FCI n15076
FCITOFCO_D  ---     0.071    R50C50C.FCI to    R50C50C.FCO SLICE_1348
ROUTE         1     0.000    R50C50C.FCO to    R50C50D.FCI n15077
FCITOF0_DE  ---     0.443    R50C50D.FCI to     R50C50D.F0 SLICE_1347
ROUTE        10     0.618     R50C50D.F0 to     R52C50A.C1 amdemod_d_11_N_1871_13
CTOF_DEL    ---     0.236     R52C50A.C1 to     R52C50A.F1 AMDemodulator_inst/SLICE_2673
ROUTE         6     1.028     R52C50A.F1 to     R53C48B.B1 n17127
C1TOFCO_DE  ---     0.447     R53C48B.B1 to    R53C48B.FCO SLICE_999
ROUTE         1     0.000    R53C48B.FCO to    R53C48C.FCI n14429
FCITOFCO_D  ---     0.071    R53C48C.FCI to    R53C48C.FCO SLICE_998
ROUTE         1     0.000    R53C48C.FCO to    R53C48D.FCI n14430
FCITOFCO_D  ---     0.071    R53C48D.FCI to    R53C48D.FCO SLICE_997
ROUTE         1     0.000    R53C48D.FCO to    R53C49A.FCI n14431
FCITOFCO_D  ---     0.071    R53C49A.FCI to    R53C49A.FCO SLICE_996
ROUTE         1     0.000    R53C49A.FCO to    R53C49B.FCI n14432
FCITOFCO_D  ---     0.071    R53C49B.FCI to    R53C49B.FCO SLICE_995
ROUTE         1     0.000    R53C49B.FCO to    R53C49C.FCI n14433
FCITOFCO_D  ---     0.071    R53C49C.FCI to    R53C49C.FCO SLICE_994
ROUTE         1     0.000    R53C49C.FCO to    R53C49D.FCI n14434
FCITOF0_DE  ---     0.443    R53C49D.FCI to     R53C49D.F0 SLICE_993
ROUTE         1     1.021     R53C49D.F0 to     R52C51A.A1 n32_adj_5534
CTOOFX_DEL  ---     0.401     R52C51A.A1 to   R52C51A.OFX0 AMDemodulator_inst/i5478/SLICE_2487
ROUTE         6     1.062   R52C51A.OFX0 to     R52C43B.B1 amdemod_d_11__N_1874
C1TOFCO_DE  ---     0.447     R52C43B.B1 to    R52C43B.FCO SLICE_612
ROUTE         1     0.000    R52C43B.FCO to    R52C43C.FCI n14826
FCITOFCO_D  ---     0.071    R52C43C.FCI to    R52C43C.FCO SLICE_611
ROUTE         1     0.000    R52C43C.FCO to    R52C43D.FCI n14827
FCITOFCO_D  ---     0.071    R52C43D.FCI to    R52C43D.FCO SLICE_610
ROUTE         1     0.000    R52C43D.FCO to    R52C44A.FCI n14828
FCITOFCO_D  ---     0.071    R52C44A.FCI to    R52C44A.FCO SLICE_609
ROUTE         1     0.000    R52C44A.FCO to    R52C44B.FCI n14829
FCITOFCO_D  ---     0.071    R52C44B.FCI to    R52C44B.FCO SLICE_608
ROUTE         1     0.000    R52C44B.FCO to    R52C44C.FCI n14830
FCITOFCO_D  ---     0.071    R52C44C.FCI to    R52C44C.FCO SLICE_607
ROUTE         1     0.000    R52C44C.FCO to    R52C44D.FCI n14831
FCITOF0_DE  ---     0.443    R52C44D.FCI to     R52C44D.F0 SLICE_606
ROUTE         1     0.858     R52C44D.F0 to     R54C50A.C0 amdemod_d_11_N_1880_13
CTOF_DEL    ---     0.236     R54C50A.C0 to     R54C50A.F0 AMDemodulator_inst/SLICE_1574
ROUTE         1     0.000     R54C50A.F0 to    R54C50A.DI0 AMDemodulator_inst/amdemod_d_11__N_1879 (to cic_sine_clk)
                  --------
                   41.632   (40.0% logic, 60.0% route), 83 logic levels.

 Clock Skew Details: 

      Source Clock Path cic_sine_inst/SLICE_1641 to SLICE_1355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.942     R59C67A.Q0 to    R41C52D.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cic_sine_inst/SLICE_1641 to AMDemodulator_inst/SLICE_1574:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.942     R59C67A.Q0 to    R54C50A.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              square_sum_e3__i23  (from cic_sine_clk +)
   Destination:    FF         Data in        AMDemodulator_inst/amdemod_d__0_i1  (to cic_sine_clk +)

   Delay:              41.632ns  (40.0% logic, 60.0% route), 83 logic levels.

 Constraint Details:

     41.632ns physical path delay SLICE_1355 to AMDemodulator_inst/SLICE_1574 exceeds
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 1.372ns

 Physical Path Details:

      Data path SLICE_1355 to AMDemodulator_inst/SLICE_1574:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R41C52D.CLK to     R41C52D.Q0 SLICE_1355 (from cic_sine_clk)
ROUTE        61     1.033     R41C52D.Q0 to     R40C52B.A1 square_sum_22
CTOF_DEL    ---     0.236     R40C52B.A1 to     R40C52B.F1 AMDemodulator_inst/SLICE_2573
ROUTE         4     1.249     R40C52B.F1 to     R43C51C.B0 n17163
CTOF_DEL    ---     0.236     R43C51C.B0 to     R43C51C.F0 AMDemodulator_inst/SLICE_2572
ROUTE        19     0.839     R43C51C.F0 to     R43C50B.B0 n17137
C0TOFCO_DE  ---     0.447     R43C50B.B0 to    R43C50B.FCO SLICE_636
ROUTE         1     0.000    R43C50B.FCO to    R43C50C.FCI n14798
FCITOFCO_D  ---     0.071    R43C50C.FCI to    R43C50C.FCO SLICE_635
ROUTE         1     0.000    R43C50C.FCO to    R43C50D.FCI n14799
FCITOFCO_D  ---     0.071    R43C50D.FCI to    R43C50D.FCO SLICE_634
ROUTE         1     0.000    R43C50D.FCO to    R43C51A.FCI n14800
FCITOF1_DE  ---     0.474    R43C51A.FCI to     R43C51A.F1 SLICE_633
ROUTE         1     1.007     R43C51A.F1 to     R44C53C.A0 n22_adj_5224
CTOF_DEL    ---     0.236     R44C53C.A0 to     R44C53C.F0 AMDemodulator_inst/SLICE_2689
ROUTE         2     0.614     R44C53C.F0 to     R44C52B.C1 AMDemodulator_inst/n16838
CTOF_DEL    ---     0.236     R44C52B.C1 to     R44C52B.F1 AMDemodulator_inst/SLICE_2590
ROUTE        76     0.861     R44C52B.F1 to     R45C52B.B1 n17134
C1TOFCO_DE  ---     0.447     R45C52B.B1 to    R45C52B.FCO SLICE_315
ROUTE         1     0.000    R45C52B.FCO to    R45C52C.FCI n15796
FCITOFCO_D  ---     0.071    R45C52C.FCI to    R45C52C.FCO SLICE_314
ROUTE         1     0.000    R45C52C.FCO to    R45C52D.FCI n15797
FCITOFCO_D  ---     0.071    R45C52D.FCI to    R45C52D.FCO SLICE_313
ROUTE         1     0.000    R45C52D.FCO to    R45C53A.FCI n15798
FCITOFCO_D  ---     0.071    R45C53A.FCI to    R45C53A.FCO SLICE_312
ROUTE         1     0.000    R45C53A.FCO to    R45C53B.FCI n15799
FCITOFCO_D  ---     0.071    R45C53B.FCI to    R45C53B.FCO SLICE_311
ROUTE         1     0.000    R45C53B.FCO to    R45C53C.FCI n15800
FCITOF0_DE  ---     0.443    R45C53C.FCI to     R45C53C.F0 SLICE_310
ROUTE        20     1.083     R45C53C.F0 to     R45C46B.C1 amdemod_d_11_N_1841_11
CTOF_DEL    ---     0.236     R45C46B.C1 to     R45C46B.F1 AMDemodulator_inst/SLICE_2675
ROUTE        20     1.044     R45C46B.F1 to     R45C50B.B0 n17133
C0TOFCO_DE  ---     0.447     R45C50B.B0 to    R45C50B.FCO SLICE_488
ROUTE         1     0.000    R45C50B.FCO to    R45C50C.FCI n15568
FCITOFCO_D  ---     0.071    R45C50C.FCI to    R45C50C.FCO SLICE_487
ROUTE         1     0.000    R45C50C.FCO to    R45C50D.FCI n15569
FCITOFCO_D  ---     0.071    R45C50D.FCI to    R45C50D.FCO SLICE_486
ROUTE         1     0.000    R45C50D.FCO to    R45C51A.FCI n15570
FCITOFCO_D  ---     0.071    R45C51A.FCI to    R45C51A.FCO SLICE_485
ROUTE         1     0.000    R45C51A.FCO to    R45C51B.FCI n15571
FCITOFCO_D  ---     0.071    R45C51B.FCI to    R45C51B.FCO SLICE_484
ROUTE         1     0.000    R45C51B.FCO to    R45C51C.FCI n15572
FCITOFCO_D  ---     0.071    R45C51C.FCI to    R45C51C.FCO SLICE_483
ROUTE         1     0.000    R45C51C.FCO to    R45C51D.FCI n15573
FCITOF0_DE  ---     0.443    R45C51D.FCI to     R45C51D.F0 SLICE_482
ROUTE         1     0.648     R45C51D.F0 to     R44C52B.D0 n34_adj_5835
CTOF_DEL    ---     0.236     R44C52B.D0 to     R44C52B.F0 AMDemodulator_inst/SLICE_2590
ROUTE         2     1.229     R44C52B.F0 to     R49C46C.D1 AMDemodulator_inst/n16771
CTOF_DEL    ---     0.236     R49C46C.D1 to     R49C46C.F1 AMDemodulator_inst/SLICE_2591
ROUTE        63     1.148     R49C46C.F1 to     R52C46B.A0 n17132
C0TOFCO_DE  ---     0.447     R52C46B.A0 to    R52C46B.FCO SLICE_1007
ROUTE         1     0.000    R52C46B.FCO to    R52C46C.FCI n14422
FCITOFCO_D  ---     0.071    R52C46C.FCI to    R52C46C.FCO SLICE_1006
ROUTE         1     0.000    R52C46C.FCO to    R52C46D.FCI n14423
FCITOFCO_D  ---     0.071    R52C46D.FCI to    R52C46D.FCO SLICE_1005
ROUTE         1     0.000    R52C46D.FCO to    R52C47A.FCI n14424
FCITOFCO_D  ---     0.071    R52C47A.FCI to    R52C47A.FCO SLICE_1004
ROUTE         1     0.000    R52C47A.FCO to    R52C47B.FCI n14425
FCITOFCO_D  ---     0.071    R52C47B.FCI to    R52C47B.FCO SLICE_1003
ROUTE         1     0.000    R52C47B.FCO to    R52C47C.FCI n14426
FCITOFCO_D  ---     0.071    R52C47C.FCI to    R52C47C.FCO SLICE_1002
ROUTE         1     0.000    R52C47C.FCO to    R52C47D.FCI n14427
FCITOF0_DE  ---     0.443    R52C47D.FCI to     R52C47D.F0 SLICE_1001
ROUTE        15     1.148     R52C47D.F0 to     R49C52C.D0 amdemod_d_11_N_1851_13
CTOF_DEL    ---     0.236     R49C52C.D0 to     R49C52C.F0 AMDemodulator_inst/SLICE_2592
ROUTE        17     1.131     R49C52C.F0 to     R51C46B.A1 n17131
C1TOFCO_DE  ---     0.447     R51C46B.A1 to    R51C46B.FCO SLICE_580
ROUTE         1     0.000    R51C46B.FCO to    R51C46C.FCI n15709
FCITOFCO_D  ---     0.071    R51C46C.FCI to    R51C46C.FCO SLICE_578
ROUTE         1     0.000    R51C46C.FCO to    R51C46D.FCI n15710
FCITOFCO_D  ---     0.071    R51C46D.FCI to    R51C46D.FCO SLICE_577
ROUTE         1     0.000    R51C46D.FCO to    R51C47A.FCI n15711
FCITOFCO_D  ---     0.071    R51C47A.FCI to    R51C47A.FCO SLICE_576
ROUTE         1     0.000    R51C47A.FCO to    R51C47B.FCI n15712
FCITOFCO_D  ---     0.071    R51C47B.FCI to    R51C47B.FCO SLICE_575
ROUTE         1     0.000    R51C47B.FCO to    R51C47C.FCI n15713
FCITOFCO_D  ---     0.071    R51C47C.FCI to    R51C47C.FCO SLICE_573
ROUTE         1     0.000    R51C47C.FCO to    R51C47D.FCI n15714
FCITOF0_DE  ---     0.443    R51C47D.FCI to     R51C47D.F0 SLICE_572
ROUTE         1     0.852     R51C47D.F0 to     R49C53A.D0 n32_adj_5962
CTOF_DEL    ---     0.236     R49C53A.D0 to     R49C53A.F0 AMDemodulator_inst/SLICE_2682
ROUTE         2     0.805     R49C53A.F0 to     R49C52C.A1 AMDemodulator_inst/n16766
CTOF_DEL    ---     0.236     R49C52C.A1 to     R49C52C.F1 AMDemodulator_inst/SLICE_2592
ROUTE        54     0.847     R49C52C.F1 to     R47C52B.A1 n17130
C1TOFCO_DE  ---     0.447     R47C52B.A1 to    R47C52B.FCO SLICE_380
ROUTE         1     0.000    R47C52B.FCO to    R47C52C.FCI n15285
FCITOFCO_D  ---     0.071    R47C52C.FCI to    R47C52C.FCO SLICE_292
ROUTE         1     0.000    R47C52C.FCO to    R47C52D.FCI n15286
FCITOFCO_D  ---     0.071    R47C52D.FCI to    R47C52D.FCO SLICE_289
ROUTE         1     0.000    R47C52D.FCO to    R47C53A.FCI n15287
FCITOFCO_D  ---     0.071    R47C53A.FCI to    R47C53A.FCO SLICE_220
ROUTE         1     0.000    R47C53A.FCO to    R47C53B.FCI n15288
FCITOFCO_D  ---     0.071    R47C53B.FCI to    R47C53B.FCO SLICE_201
ROUTE         1     0.000    R47C53B.FCO to    R47C53C.FCI n15289
FCITOFCO_D  ---     0.071    R47C53C.FCI to    R47C53C.FCO SLICE_200
ROUTE         1     0.000    R47C53C.FCO to    R47C53D.FCI n15290
FCITOF0_DE  ---     0.443    R47C53D.FCI to     R47C53D.F0 SLICE_199
ROUTE        12     1.060     R47C53D.F0 to     R49C52D.C1 amdemod_d_11_N_1860_13
CTOF_DEL    ---     0.236     R49C52D.C1 to     R49C52D.F1 AMDemodulator_inst/SLICE_2674
ROUTE        14     1.053     R49C52D.F1 to     R48C50B.B0 n17129
C0TOFCO_DE  ---     0.447     R48C50B.B0 to    R48C50B.FCO SLICE_934
ROUTE         1     0.000    R48C50B.FCO to    R48C50C.FCI n14490
FCITOFCO_D  ---     0.071    R48C50C.FCI to    R48C50C.FCO SLICE_933
ROUTE         1     0.000    R48C50C.FCO to    R48C50D.FCI n14491
FCITOFCO_D  ---     0.071    R48C50D.FCI to    R48C50D.FCO SLICE_932
ROUTE         1     0.000    R48C50D.FCO to    R48C51A.FCI n14492
FCITOFCO_D  ---     0.071    R48C51A.FCI to    R48C51A.FCO SLICE_931
ROUTE         1     0.000    R48C51A.FCO to    R48C51B.FCI n14493
FCITOFCO_D  ---     0.071    R48C51B.FCI to    R48C51B.FCO SLICE_930
ROUTE         1     0.000    R48C51B.FCO to    R48C51C.FCI n14494
FCITOFCO_D  ---     0.071    R48C51C.FCI to    R48C51C.FCO SLICE_929
ROUTE         1     0.000    R48C51C.FCO to    R48C51D.FCI n14495
FCITOF0_DE  ---     0.443    R48C51D.FCI to     R48C51D.F0 SLICE_928
ROUTE         1     1.006     R48C51D.F0 to     R49C53C.C1 n34_adj_5483
CTOF_DEL    ---     0.236     R49C53C.C1 to     R49C53C.F1 AMDemodulator_inst/SLICE_2683
ROUTE         2     0.867     R49C53C.F1 to     R49C49B.C1 AMDemodulator_inst/n16726
CTOF_DEL    ---     0.236     R49C49B.C1 to     R49C49B.F1 AMDemodulator_inst/SLICE_2589
ROUTE        46     0.858     R49C49B.F1 to     R50C49B.B0 n17128
C0TOFCO_DE  ---     0.447     R50C49B.B0 to    R50C49B.FCO SLICE_1353
ROUTE         1     0.000    R50C49B.FCO to    R50C49C.FCI n15072
FCITOFCO_D  ---     0.071    R50C49C.FCI to    R50C49C.FCO SLICE_1352
ROUTE         1     0.000    R50C49C.FCO to    R50C49D.FCI n15073
FCITOFCO_D  ---     0.071    R50C49D.FCI to    R50C49D.FCO SLICE_1351
ROUTE         1     0.000    R50C49D.FCO to    R50C50A.FCI n15074
FCITOFCO_D  ---     0.071    R50C50A.FCI to    R50C50A.FCO SLICE_1350
ROUTE         1     0.000    R50C50A.FCO to    R50C50B.FCI n15075
FCITOFCO_D  ---     0.071    R50C50B.FCI to    R50C50B.FCO SLICE_1349
ROUTE         1     0.000    R50C50B.FCO to    R50C50C.FCI n15076
FCITOFCO_D  ---     0.071    R50C50C.FCI to    R50C50C.FCO SLICE_1348
ROUTE         1     0.000    R50C50C.FCO to    R50C50D.FCI n15077
FCITOF0_DE  ---     0.443    R50C50D.FCI to     R50C50D.F0 SLICE_1347
ROUTE        10     0.618     R50C50D.F0 to     R52C50A.C1 amdemod_d_11_N_1871_13
CTOF_DEL    ---     0.236     R52C50A.C1 to     R52C50A.F1 AMDemodulator_inst/SLICE_2673
ROUTE         6     1.028     R52C50A.F1 to     R53C48B.B1 n17127
C1TOFCO_DE  ---     0.447     R53C48B.B1 to    R53C48B.FCO SLICE_999
ROUTE         1     0.000    R53C48B.FCO to    R53C48C.FCI n14429
FCITOFCO_D  ---     0.071    R53C48C.FCI to    R53C48C.FCO SLICE_998
ROUTE         1     0.000    R53C48C.FCO to    R53C48D.FCI n14430
FCITOFCO_D  ---     0.071    R53C48D.FCI to    R53C48D.FCO SLICE_997
ROUTE         1     0.000    R53C48D.FCO to    R53C49A.FCI n14431
FCITOFCO_D  ---     0.071    R53C49A.FCI to    R53C49A.FCO SLICE_996
ROUTE         1     0.000    R53C49A.FCO to    R53C49B.FCI n14432
FCITOFCO_D  ---     0.071    R53C49B.FCI to    R53C49B.FCO SLICE_995
ROUTE         1     0.000    R53C49B.FCO to    R53C49C.FCI n14433
FCITOFCO_D  ---     0.071    R53C49C.FCI to    R53C49C.FCO SLICE_994
ROUTE         1     0.000    R53C49C.FCO to    R53C49D.FCI n14434
FCITOF0_DE  ---     0.443    R53C49D.FCI to     R53C49D.F0 SLICE_993
ROUTE         1     1.021     R53C49D.F0 to     R52C51A.A1 n32_adj_5534
CTOOFX_DEL  ---     0.401     R52C51A.A1 to   R52C51A.OFX0 AMDemodulator_inst/i5478/SLICE_2487
ROUTE         6     1.062   R52C51A.OFX0 to     R52C43B.B0 amdemod_d_11__N_1874
C0TOFCO_DE  ---     0.447     R52C43B.B0 to    R52C43B.FCO SLICE_612
ROUTE         1     0.000    R52C43B.FCO to    R52C43C.FCI n14826
FCITOFCO_D  ---     0.071    R52C43C.FCI to    R52C43C.FCO SLICE_611
ROUTE         1     0.000    R52C43C.FCO to    R52C43D.FCI n14827
FCITOFCO_D  ---     0.071    R52C43D.FCI to    R52C43D.FCO SLICE_610
ROUTE         1     0.000    R52C43D.FCO to    R52C44A.FCI n14828
FCITOFCO_D  ---     0.071    R52C44A.FCI to    R52C44A.FCO SLICE_609
ROUTE         1     0.000    R52C44A.FCO to    R52C44B.FCI n14829
FCITOFCO_D  ---     0.071    R52C44B.FCI to    R52C44B.FCO SLICE_608
ROUTE         1     0.000    R52C44B.FCO to    R52C44C.FCI n14830
FCITOFCO_D  ---     0.071    R52C44C.FCI to    R52C44C.FCO SLICE_607
ROUTE         1     0.000    R52C44C.FCO to    R52C44D.FCI n14831
FCITOF0_DE  ---     0.443    R52C44D.FCI to     R52C44D.F0 SLICE_606
ROUTE         1     0.858     R52C44D.F0 to     R54C50A.C0 amdemod_d_11_N_1880_13
CTOF_DEL    ---     0.236     R54C50A.C0 to     R54C50A.F0 AMDemodulator_inst/SLICE_1574
ROUTE         1     0.000     R54C50A.F0 to    R54C50A.DI0 AMDemodulator_inst/amdemod_d_11__N_1879 (to cic_sine_clk)
                  --------
                   41.632   (40.0% logic, 60.0% route), 83 logic levels.

 Clock Skew Details: 

      Source Clock Path cic_sine_inst/SLICE_1641 to SLICE_1355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.942     R59C67A.Q0 to    R41C52D.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cic_sine_inst/SLICE_1641 to AMDemodulator_inst/SLICE_1574:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.942     R59C67A.Q0 to    R54C50A.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              square_sum_e3__i23  (from cic_sine_clk +)
   Destination:    FF         Data in        AMDemodulator_inst/amdemod_d__0_i1  (to cic_sine_clk +)

   Delay:              41.632ns  (40.0% logic, 60.0% route), 83 logic levels.

 Constraint Details:

     41.632ns physical path delay SLICE_1355 to AMDemodulator_inst/SLICE_1574 exceeds
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 1.372ns

 Physical Path Details:

      Data path SLICE_1355 to AMDemodulator_inst/SLICE_1574:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R41C52D.CLK to     R41C52D.Q0 SLICE_1355 (from cic_sine_clk)
ROUTE        61     1.033     R41C52D.Q0 to     R40C52B.A1 square_sum_22
CTOF_DEL    ---     0.236     R40C52B.A1 to     R40C52B.F1 AMDemodulator_inst/SLICE_2573
ROUTE         4     1.249     R40C52B.F1 to     R43C51C.B0 n17163
CTOF_DEL    ---     0.236     R43C51C.B0 to     R43C51C.F0 AMDemodulator_inst/SLICE_2572
ROUTE        19     0.839     R43C51C.F0 to     R43C50B.B0 n17137
C0TOFCO_DE  ---     0.447     R43C50B.B0 to    R43C50B.FCO SLICE_636
ROUTE         1     0.000    R43C50B.FCO to    R43C50C.FCI n14798
FCITOFCO_D  ---     0.071    R43C50C.FCI to    R43C50C.FCO SLICE_635
ROUTE         1     0.000    R43C50C.FCO to    R43C50D.FCI n14799
FCITOFCO_D  ---     0.071    R43C50D.FCI to    R43C50D.FCO SLICE_634
ROUTE         1     0.000    R43C50D.FCO to    R43C51A.FCI n14800
FCITOF1_DE  ---     0.474    R43C51A.FCI to     R43C51A.F1 SLICE_633
ROUTE         1     1.007     R43C51A.F1 to     R44C53C.A0 n22_adj_5224
CTOF_DEL    ---     0.236     R44C53C.A0 to     R44C53C.F0 AMDemodulator_inst/SLICE_2689
ROUTE         2     0.614     R44C53C.F0 to     R44C52B.C1 AMDemodulator_inst/n16838
CTOF_DEL    ---     0.236     R44C52B.C1 to     R44C52B.F1 AMDemodulator_inst/SLICE_2590
ROUTE        76     0.861     R44C52B.F1 to     R45C52B.B1 n17134
C1TOFCO_DE  ---     0.447     R45C52B.B1 to    R45C52B.FCO SLICE_315
ROUTE         1     0.000    R45C52B.FCO to    R45C52C.FCI n15796
FCITOFCO_D  ---     0.071    R45C52C.FCI to    R45C52C.FCO SLICE_314
ROUTE         1     0.000    R45C52C.FCO to    R45C52D.FCI n15797
FCITOFCO_D  ---     0.071    R45C52D.FCI to    R45C52D.FCO SLICE_313
ROUTE         1     0.000    R45C52D.FCO to    R45C53A.FCI n15798
FCITOFCO_D  ---     0.071    R45C53A.FCI to    R45C53A.FCO SLICE_312
ROUTE         1     0.000    R45C53A.FCO to    R45C53B.FCI n15799
FCITOFCO_D  ---     0.071    R45C53B.FCI to    R45C53B.FCO SLICE_311
ROUTE         1     0.000    R45C53B.FCO to    R45C53C.FCI n15800
FCITOF0_DE  ---     0.443    R45C53C.FCI to     R45C53C.F0 SLICE_310
ROUTE        20     1.083     R45C53C.F0 to     R45C46B.C1 amdemod_d_11_N_1841_11
CTOF_DEL    ---     0.236     R45C46B.C1 to     R45C46B.F1 AMDemodulator_inst/SLICE_2675
ROUTE        20     1.044     R45C46B.F1 to     R45C50B.B0 n17133
C0TOFCO_DE  ---     0.447     R45C50B.B0 to    R45C50B.FCO SLICE_488
ROUTE         1     0.000    R45C50B.FCO to    R45C50C.FCI n15568
FCITOFCO_D  ---     0.071    R45C50C.FCI to    R45C50C.FCO SLICE_487
ROUTE         1     0.000    R45C50C.FCO to    R45C50D.FCI n15569
FCITOFCO_D  ---     0.071    R45C50D.FCI to    R45C50D.FCO SLICE_486
ROUTE         1     0.000    R45C50D.FCO to    R45C51A.FCI n15570
FCITOFCO_D  ---     0.071    R45C51A.FCI to    R45C51A.FCO SLICE_485
ROUTE         1     0.000    R45C51A.FCO to    R45C51B.FCI n15571
FCITOFCO_D  ---     0.071    R45C51B.FCI to    R45C51B.FCO SLICE_484
ROUTE         1     0.000    R45C51B.FCO to    R45C51C.FCI n15572
FCITOFCO_D  ---     0.071    R45C51C.FCI to    R45C51C.FCO SLICE_483
ROUTE         1     0.000    R45C51C.FCO to    R45C51D.FCI n15573
FCITOF0_DE  ---     0.443    R45C51D.FCI to     R45C51D.F0 SLICE_482
ROUTE         1     0.648     R45C51D.F0 to     R44C52B.D0 n34_adj_5835
CTOF_DEL    ---     0.236     R44C52B.D0 to     R44C52B.F0 AMDemodulator_inst/SLICE_2590
ROUTE         2     1.229     R44C52B.F0 to     R49C46C.D1 AMDemodulator_inst/n16771
CTOF_DEL    ---     0.236     R49C46C.D1 to     R49C46C.F1 AMDemodulator_inst/SLICE_2591
ROUTE        63     1.148     R49C46C.F1 to     R52C46B.A1 n17132
C1TOFCO_DE  ---     0.447     R52C46B.A1 to    R52C46B.FCO SLICE_1007
ROUTE         1     0.000    R52C46B.FCO to    R52C46C.FCI n14422
FCITOFCO_D  ---     0.071    R52C46C.FCI to    R52C46C.FCO SLICE_1006
ROUTE         1     0.000    R52C46C.FCO to    R52C46D.FCI n14423
FCITOFCO_D  ---     0.071    R52C46D.FCI to    R52C46D.FCO SLICE_1005
ROUTE         1     0.000    R52C46D.FCO to    R52C47A.FCI n14424
FCITOFCO_D  ---     0.071    R52C47A.FCI to    R52C47A.FCO SLICE_1004
ROUTE         1     0.000    R52C47A.FCO to    R52C47B.FCI n14425
FCITOFCO_D  ---     0.071    R52C47B.FCI to    R52C47B.FCO SLICE_1003
ROUTE         1     0.000    R52C47B.FCO to    R52C47C.FCI n14426
FCITOFCO_D  ---     0.071    R52C47C.FCI to    R52C47C.FCO SLICE_1002
ROUTE         1     0.000    R52C47C.FCO to    R52C47D.FCI n14427
FCITOF0_DE  ---     0.443    R52C47D.FCI to     R52C47D.F0 SLICE_1001
ROUTE        15     1.148     R52C47D.F0 to     R49C52C.D0 amdemod_d_11_N_1851_13
CTOF_DEL    ---     0.236     R49C52C.D0 to     R49C52C.F0 AMDemodulator_inst/SLICE_2592
ROUTE        17     1.131     R49C52C.F0 to     R51C46B.A1 n17131
C1TOFCO_DE  ---     0.447     R51C46B.A1 to    R51C46B.FCO SLICE_580
ROUTE         1     0.000    R51C46B.FCO to    R51C46C.FCI n15709
FCITOFCO_D  ---     0.071    R51C46C.FCI to    R51C46C.FCO SLICE_578
ROUTE         1     0.000    R51C46C.FCO to    R51C46D.FCI n15710
FCITOFCO_D  ---     0.071    R51C46D.FCI to    R51C46D.FCO SLICE_577
ROUTE         1     0.000    R51C46D.FCO to    R51C47A.FCI n15711
FCITOFCO_D  ---     0.071    R51C47A.FCI to    R51C47A.FCO SLICE_576
ROUTE         1     0.000    R51C47A.FCO to    R51C47B.FCI n15712
FCITOFCO_D  ---     0.071    R51C47B.FCI to    R51C47B.FCO SLICE_575
ROUTE         1     0.000    R51C47B.FCO to    R51C47C.FCI n15713
FCITOFCO_D  ---     0.071    R51C47C.FCI to    R51C47C.FCO SLICE_573
ROUTE         1     0.000    R51C47C.FCO to    R51C47D.FCI n15714
FCITOF0_DE  ---     0.443    R51C47D.FCI to     R51C47D.F0 SLICE_572
ROUTE         1     0.852     R51C47D.F0 to     R49C53A.D0 n32_adj_5962
CTOF_DEL    ---     0.236     R49C53A.D0 to     R49C53A.F0 AMDemodulator_inst/SLICE_2682
ROUTE         2     0.805     R49C53A.F0 to     R49C52C.A1 AMDemodulator_inst/n16766
CTOF_DEL    ---     0.236     R49C52C.A1 to     R49C52C.F1 AMDemodulator_inst/SLICE_2592
ROUTE        54     0.847     R49C52C.F1 to     R47C52B.A1 n17130
C1TOFCO_DE  ---     0.447     R47C52B.A1 to    R47C52B.FCO SLICE_380
ROUTE         1     0.000    R47C52B.FCO to    R47C52C.FCI n15285
FCITOFCO_D  ---     0.071    R47C52C.FCI to    R47C52C.FCO SLICE_292
ROUTE         1     0.000    R47C52C.FCO to    R47C52D.FCI n15286
FCITOFCO_D  ---     0.071    R47C52D.FCI to    R47C52D.FCO SLICE_289
ROUTE         1     0.000    R47C52D.FCO to    R47C53A.FCI n15287
FCITOFCO_D  ---     0.071    R47C53A.FCI to    R47C53A.FCO SLICE_220
ROUTE         1     0.000    R47C53A.FCO to    R47C53B.FCI n15288
FCITOFCO_D  ---     0.071    R47C53B.FCI to    R47C53B.FCO SLICE_201
ROUTE         1     0.000    R47C53B.FCO to    R47C53C.FCI n15289
FCITOFCO_D  ---     0.071    R47C53C.FCI to    R47C53C.FCO SLICE_200
ROUTE         1     0.000    R47C53C.FCO to    R47C53D.FCI n15290
FCITOF0_DE  ---     0.443    R47C53D.FCI to     R47C53D.F0 SLICE_199
ROUTE        12     1.060     R47C53D.F0 to     R49C52D.C1 amdemod_d_11_N_1860_13
CTOF_DEL    ---     0.236     R49C52D.C1 to     R49C52D.F1 AMDemodulator_inst/SLICE_2674
ROUTE        14     1.053     R49C52D.F1 to     R48C50B.B0 n17129
C0TOFCO_DE  ---     0.447     R48C50B.B0 to    R48C50B.FCO SLICE_934
ROUTE         1     0.000    R48C50B.FCO to    R48C50C.FCI n14490
FCITOFCO_D  ---     0.071    R48C50C.FCI to    R48C50C.FCO SLICE_933
ROUTE         1     0.000    R48C50C.FCO to    R48C50D.FCI n14491
FCITOFCO_D  ---     0.071    R48C50D.FCI to    R48C50D.FCO SLICE_932
ROUTE         1     0.000    R48C50D.FCO to    R48C51A.FCI n14492
FCITOFCO_D  ---     0.071    R48C51A.FCI to    R48C51A.FCO SLICE_931
ROUTE         1     0.000    R48C51A.FCO to    R48C51B.FCI n14493
FCITOFCO_D  ---     0.071    R48C51B.FCI to    R48C51B.FCO SLICE_930
ROUTE         1     0.000    R48C51B.FCO to    R48C51C.FCI n14494
FCITOFCO_D  ---     0.071    R48C51C.FCI to    R48C51C.FCO SLICE_929
ROUTE         1     0.000    R48C51C.FCO to    R48C51D.FCI n14495
FCITOF0_DE  ---     0.443    R48C51D.FCI to     R48C51D.F0 SLICE_928
ROUTE         1     1.006     R48C51D.F0 to     R49C53C.C1 n34_adj_5483
CTOF_DEL    ---     0.236     R49C53C.C1 to     R49C53C.F1 AMDemodulator_inst/SLICE_2683
ROUTE         2     0.867     R49C53C.F1 to     R49C49B.C1 AMDemodulator_inst/n16726
CTOF_DEL    ---     0.236     R49C49B.C1 to     R49C49B.F1 AMDemodulator_inst/SLICE_2589
ROUTE        46     0.858     R49C49B.F1 to     R50C49B.B0 n17128
C0TOFCO_DE  ---     0.447     R50C49B.B0 to    R50C49B.FCO SLICE_1353
ROUTE         1     0.000    R50C49B.FCO to    R50C49C.FCI n15072
FCITOFCO_D  ---     0.071    R50C49C.FCI to    R50C49C.FCO SLICE_1352
ROUTE         1     0.000    R50C49C.FCO to    R50C49D.FCI n15073
FCITOFCO_D  ---     0.071    R50C49D.FCI to    R50C49D.FCO SLICE_1351
ROUTE         1     0.000    R50C49D.FCO to    R50C50A.FCI n15074
FCITOFCO_D  ---     0.071    R50C50A.FCI to    R50C50A.FCO SLICE_1350
ROUTE         1     0.000    R50C50A.FCO to    R50C50B.FCI n15075
FCITOFCO_D  ---     0.071    R50C50B.FCI to    R50C50B.FCO SLICE_1349
ROUTE         1     0.000    R50C50B.FCO to    R50C50C.FCI n15076
FCITOFCO_D  ---     0.071    R50C50C.FCI to    R50C50C.FCO SLICE_1348
ROUTE         1     0.000    R50C50C.FCO to    R50C50D.FCI n15077
FCITOF0_DE  ---     0.443    R50C50D.FCI to     R50C50D.F0 SLICE_1347
ROUTE        10     0.618     R50C50D.F0 to     R52C50A.C1 amdemod_d_11_N_1871_13
CTOF_DEL    ---     0.236     R52C50A.C1 to     R52C50A.F1 AMDemodulator_inst/SLICE_2673
ROUTE         6     1.028     R52C50A.F1 to     R53C48B.B1 n17127
C1TOFCO_DE  ---     0.447     R53C48B.B1 to    R53C48B.FCO SLICE_999
ROUTE         1     0.000    R53C48B.FCO to    R53C48C.FCI n14429
FCITOFCO_D  ---     0.071    R53C48C.FCI to    R53C48C.FCO SLICE_998
ROUTE         1     0.000    R53C48C.FCO to    R53C48D.FCI n14430
FCITOFCO_D  ---     0.071    R53C48D.FCI to    R53C48D.FCO SLICE_997
ROUTE         1     0.000    R53C48D.FCO to    R53C49A.FCI n14431
FCITOFCO_D  ---     0.071    R53C49A.FCI to    R53C49A.FCO SLICE_996
ROUTE         1     0.000    R53C49A.FCO to    R53C49B.FCI n14432
FCITOFCO_D  ---     0.071    R53C49B.FCI to    R53C49B.FCO SLICE_995
ROUTE         1     0.000    R53C49B.FCO to    R53C49C.FCI n14433
FCITOFCO_D  ---     0.071    R53C49C.FCI to    R53C49C.FCO SLICE_994
ROUTE         1     0.000    R53C49C.FCO to    R53C49D.FCI n14434
FCITOF0_DE  ---     0.443    R53C49D.FCI to     R53C49D.F0 SLICE_993
ROUTE         1     1.021     R53C49D.F0 to     R52C51A.A1 n32_adj_5534
CTOOFX_DEL  ---     0.401     R52C51A.A1 to   R52C51A.OFX0 AMDemodulator_inst/i5478/SLICE_2487
ROUTE         6     1.062   R52C51A.OFX0 to     R52C43B.B0 amdemod_d_11__N_1874
C0TOFCO_DE  ---     0.447     R52C43B.B0 to    R52C43B.FCO SLICE_612
ROUTE         1     0.000    R52C43B.FCO to    R52C43C.FCI n14826
FCITOFCO_D  ---     0.071    R52C43C.FCI to    R52C43C.FCO SLICE_611
ROUTE         1     0.000    R52C43C.FCO to    R52C43D.FCI n14827
FCITOFCO_D  ---     0.071    R52C43D.FCI to    R52C43D.FCO SLICE_610
ROUTE         1     0.000    R52C43D.FCO to    R52C44A.FCI n14828
FCITOFCO_D  ---     0.071    R52C44A.FCI to    R52C44A.FCO SLICE_609
ROUTE         1     0.000    R52C44A.FCO to    R52C44B.FCI n14829
FCITOFCO_D  ---     0.071    R52C44B.FCI to    R52C44B.FCO SLICE_608
ROUTE         1     0.000    R52C44B.FCO to    R52C44C.FCI n14830
FCITOFCO_D  ---     0.071    R52C44C.FCI to    R52C44C.FCO SLICE_607
ROUTE         1     0.000    R52C44C.FCO to    R52C44D.FCI n14831
FCITOF0_DE  ---     0.443    R52C44D.FCI to     R52C44D.F0 SLICE_606
ROUTE         1     0.858     R52C44D.F0 to     R54C50A.C0 amdemod_d_11_N_1880_13
CTOF_DEL    ---     0.236     R54C50A.C0 to     R54C50A.F0 AMDemodulator_inst/SLICE_1574
ROUTE         1     0.000     R54C50A.F0 to    R54C50A.DI0 AMDemodulator_inst/amdemod_d_11__N_1879 (to cic_sine_clk)
                  --------
                   41.632   (40.0% logic, 60.0% route), 83 logic levels.

 Clock Skew Details: 

      Source Clock Path cic_sine_inst/SLICE_1641 to SLICE_1355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.942     R59C67A.Q0 to    R41C52D.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cic_sine_inst/SLICE_1641 to AMDemodulator_inst/SLICE_1574:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.942     R59C67A.Q0 to    R54C50A.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.362ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              square_sum_e3__i23  (from cic_sine_clk +)
   Destination:    FF         Data in        AMDemodulator_inst/amdemod_d__0_i1  (to cic_sine_clk +)

   Delay:              41.622ns  (40.0% logic, 60.0% route), 83 logic levels.

 Constraint Details:

     41.622ns physical path delay SLICE_1355 to AMDemodulator_inst/SLICE_1574 exceeds
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 1.362ns

 Physical Path Details:

      Data path SLICE_1355 to AMDemodulator_inst/SLICE_1574:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R41C52D.CLK to     R41C52D.Q0 SLICE_1355 (from cic_sine_clk)
ROUTE        61     1.033     R41C52D.Q0 to     R40C52B.A1 square_sum_22
CTOF_DEL    ---     0.236     R40C52B.A1 to     R40C52B.F1 AMDemodulator_inst/SLICE_2573
ROUTE         4     1.249     R40C52B.F1 to     R43C51C.B0 n17163
CTOF_DEL    ---     0.236     R43C51C.B0 to     R43C51C.F0 AMDemodulator_inst/SLICE_2572
ROUTE        19     1.240     R43C51C.F0 to     R42C52B.A0 n17137
C0TOFCO_DE  ---     0.447     R42C52B.A0 to    R42C52B.FCO SLICE_604
ROUTE         1     0.000    R42C52B.FCO to    R42C52C.FCI n14833
FCITOFCO_D  ---     0.071    R42C52C.FCI to    R42C52C.FCO SLICE_603
ROUTE         1     0.000    R42C52C.FCO to    R42C52D.FCI n14834
FCITOFCO_D  ---     0.071    R42C52D.FCI to    R42C52D.FCO SLICE_602
ROUTE         1     0.000    R42C52D.FCO to    R42C53A.FCI n14835
FCITOF1_DE  ---     0.474    R42C53A.FCI to     R42C53A.F1 SLICE_542
ROUTE         1     0.596     R42C53A.F1 to     R44C53C.D0 n22_adj_5179
CTOF_DEL    ---     0.236     R44C53C.D0 to     R44C53C.F0 AMDemodulator_inst/SLICE_2689
ROUTE         2     0.614     R44C53C.F0 to     R44C52B.C1 AMDemodulator_inst/n16838
CTOF_DEL    ---     0.236     R44C52B.C1 to     R44C52B.F1 AMDemodulator_inst/SLICE_2590
ROUTE        76     0.861     R44C52B.F1 to     R45C52B.B1 n17134
C1TOFCO_DE  ---     0.447     R45C52B.B1 to    R45C52B.FCO SLICE_315
ROUTE         1     0.000    R45C52B.FCO to    R45C52C.FCI n15796
FCITOFCO_D  ---     0.071    R45C52C.FCI to    R45C52C.FCO SLICE_314
ROUTE         1     0.000    R45C52C.FCO to    R45C52D.FCI n15797
FCITOFCO_D  ---     0.071    R45C52D.FCI to    R45C52D.FCO SLICE_313
ROUTE         1     0.000    R45C52D.FCO to    R45C53A.FCI n15798
FCITOFCO_D  ---     0.071    R45C53A.FCI to    R45C53A.FCO SLICE_312
ROUTE         1     0.000    R45C53A.FCO to    R45C53B.FCI n15799
FCITOFCO_D  ---     0.071    R45C53B.FCI to    R45C53B.FCO SLICE_311
ROUTE         1     0.000    R45C53B.FCO to    R45C53C.FCI n15800
FCITOF0_DE  ---     0.443    R45C53C.FCI to     R45C53C.F0 SLICE_310
ROUTE        20     1.083     R45C53C.F0 to     R45C46B.C1 amdemod_d_11_N_1841_11
CTOF_DEL    ---     0.236     R45C46B.C1 to     R45C46B.F1 AMDemodulator_inst/SLICE_2675
ROUTE        20     1.044     R45C46B.F1 to     R45C50B.B0 n17133
C0TOFCO_DE  ---     0.447     R45C50B.B0 to    R45C50B.FCO SLICE_488
ROUTE         1     0.000    R45C50B.FCO to    R45C50C.FCI n15568
FCITOFCO_D  ---     0.071    R45C50C.FCI to    R45C50C.FCO SLICE_487
ROUTE         1     0.000    R45C50C.FCO to    R45C50D.FCI n15569
FCITOFCO_D  ---     0.071    R45C50D.FCI to    R45C50D.FCO SLICE_486
ROUTE         1     0.000    R45C50D.FCO to    R45C51A.FCI n15570
FCITOFCO_D  ---     0.071    R45C51A.FCI to    R45C51A.FCO SLICE_485
ROUTE         1     0.000    R45C51A.FCO to    R45C51B.FCI n15571
FCITOFCO_D  ---     0.071    R45C51B.FCI to    R45C51B.FCO SLICE_484
ROUTE         1     0.000    R45C51B.FCO to    R45C51C.FCI n15572
FCITOFCO_D  ---     0.071    R45C51C.FCI to    R45C51C.FCO SLICE_483
ROUTE         1     0.000    R45C51C.FCO to    R45C51D.FCI n15573
FCITOF0_DE  ---     0.443    R45C51D.FCI to     R45C51D.F0 SLICE_482
ROUTE         1     0.648     R45C51D.F0 to     R44C52B.D0 n34_adj_5835
CTOF_DEL    ---     0.236     R44C52B.D0 to     R44C52B.F0 AMDemodulator_inst/SLICE_2590
ROUTE         2     1.229     R44C52B.F0 to     R49C46C.D1 AMDemodulator_inst/n16771
CTOF_DEL    ---     0.236     R49C46C.D1 to     R49C46C.F1 AMDemodulator_inst/SLICE_2591
ROUTE        63     1.148     R49C46C.F1 to     R52C46B.A0 n17132
C0TOFCO_DE  ---     0.447     R52C46B.A0 to    R52C46B.FCO SLICE_1007
ROUTE         1     0.000    R52C46B.FCO to    R52C46C.FCI n14422
FCITOFCO_D  ---     0.071    R52C46C.FCI to    R52C46C.FCO SLICE_1006
ROUTE         1     0.000    R52C46C.FCO to    R52C46D.FCI n14423
FCITOFCO_D  ---     0.071    R52C46D.FCI to    R52C46D.FCO SLICE_1005
ROUTE         1     0.000    R52C46D.FCO to    R52C47A.FCI n14424
FCITOFCO_D  ---     0.071    R52C47A.FCI to    R52C47A.FCO SLICE_1004
ROUTE         1     0.000    R52C47A.FCO to    R52C47B.FCI n14425
FCITOFCO_D  ---     0.071    R52C47B.FCI to    R52C47B.FCO SLICE_1003
ROUTE         1     0.000    R52C47B.FCO to    R52C47C.FCI n14426
FCITOFCO_D  ---     0.071    R52C47C.FCI to    R52C47C.FCO SLICE_1002
ROUTE         1     0.000    R52C47C.FCO to    R52C47D.FCI n14427
FCITOF0_DE  ---     0.443    R52C47D.FCI to     R52C47D.F0 SLICE_1001
ROUTE        15     1.148     R52C47D.F0 to     R49C52C.D0 amdemod_d_11_N_1851_13
CTOF_DEL    ---     0.236     R49C52C.D0 to     R49C52C.F0 AMDemodulator_inst/SLICE_2592
ROUTE        17     1.131     R49C52C.F0 to     R51C46B.A1 n17131
C1TOFCO_DE  ---     0.447     R51C46B.A1 to    R51C46B.FCO SLICE_580
ROUTE         1     0.000    R51C46B.FCO to    R51C46C.FCI n15709
FCITOFCO_D  ---     0.071    R51C46C.FCI to    R51C46C.FCO SLICE_578
ROUTE         1     0.000    R51C46C.FCO to    R51C46D.FCI n15710
FCITOFCO_D  ---     0.071    R51C46D.FCI to    R51C46D.FCO SLICE_577
ROUTE         1     0.000    R51C46D.FCO to    R51C47A.FCI n15711
FCITOFCO_D  ---     0.071    R51C47A.FCI to    R51C47A.FCO SLICE_576
ROUTE         1     0.000    R51C47A.FCO to    R51C47B.FCI n15712
FCITOFCO_D  ---     0.071    R51C47B.FCI to    R51C47B.FCO SLICE_575
ROUTE         1     0.000    R51C47B.FCO to    R51C47C.FCI n15713
FCITOFCO_D  ---     0.071    R51C47C.FCI to    R51C47C.FCO SLICE_573
ROUTE         1     0.000    R51C47C.FCO to    R51C47D.FCI n15714
FCITOF0_DE  ---     0.443    R51C47D.FCI to     R51C47D.F0 SLICE_572
ROUTE         1     0.852     R51C47D.F0 to     R49C53A.D0 n32_adj_5962
CTOF_DEL    ---     0.236     R49C53A.D0 to     R49C53A.F0 AMDemodulator_inst/SLICE_2682
ROUTE         2     0.805     R49C53A.F0 to     R49C52C.A1 AMDemodulator_inst/n16766
CTOF_DEL    ---     0.236     R49C52C.A1 to     R49C52C.F1 AMDemodulator_inst/SLICE_2592
ROUTE        54     0.847     R49C52C.F1 to     R47C52B.A1 n17130
C1TOFCO_DE  ---     0.447     R47C52B.A1 to    R47C52B.FCO SLICE_380
ROUTE         1     0.000    R47C52B.FCO to    R47C52C.FCI n15285
FCITOFCO_D  ---     0.071    R47C52C.FCI to    R47C52C.FCO SLICE_292
ROUTE         1     0.000    R47C52C.FCO to    R47C52D.FCI n15286
FCITOFCO_D  ---     0.071    R47C52D.FCI to    R47C52D.FCO SLICE_289
ROUTE         1     0.000    R47C52D.FCO to    R47C53A.FCI n15287
FCITOFCO_D  ---     0.071    R47C53A.FCI to    R47C53A.FCO SLICE_220
ROUTE         1     0.000    R47C53A.FCO to    R47C53B.FCI n15288
FCITOFCO_D  ---     0.071    R47C53B.FCI to    R47C53B.FCO SLICE_201
ROUTE         1     0.000    R47C53B.FCO to    R47C53C.FCI n15289
FCITOFCO_D  ---     0.071    R47C53C.FCI to    R47C53C.FCO SLICE_200
ROUTE         1     0.000    R47C53C.FCO to    R47C53D.FCI n15290
FCITOF0_DE  ---     0.443    R47C53D.FCI to     R47C53D.F0 SLICE_199
ROUTE        12     1.060     R47C53D.F0 to     R49C52D.C1 amdemod_d_11_N_1860_13
CTOF_DEL    ---     0.236     R49C52D.C1 to     R49C52D.F1 AMDemodulator_inst/SLICE_2674
ROUTE        14     1.053     R49C52D.F1 to     R48C50B.B0 n17129
C0TOFCO_DE  ---     0.447     R48C50B.B0 to    R48C50B.FCO SLICE_934
ROUTE         1     0.000    R48C50B.FCO to    R48C50C.FCI n14490
FCITOFCO_D  ---     0.071    R48C50C.FCI to    R48C50C.FCO SLICE_933
ROUTE         1     0.000    R48C50C.FCO to    R48C50D.FCI n14491
FCITOFCO_D  ---     0.071    R48C50D.FCI to    R48C50D.FCO SLICE_932
ROUTE         1     0.000    R48C50D.FCO to    R48C51A.FCI n14492
FCITOFCO_D  ---     0.071    R48C51A.FCI to    R48C51A.FCO SLICE_931
ROUTE         1     0.000    R48C51A.FCO to    R48C51B.FCI n14493
FCITOFCO_D  ---     0.071    R48C51B.FCI to    R48C51B.FCO SLICE_930
ROUTE         1     0.000    R48C51B.FCO to    R48C51C.FCI n14494
FCITOFCO_D  ---     0.071    R48C51C.FCI to    R48C51C.FCO SLICE_929
ROUTE         1     0.000    R48C51C.FCO to    R48C51D.FCI n14495
FCITOF0_DE  ---     0.443    R48C51D.FCI to     R48C51D.F0 SLICE_928
ROUTE         1     1.006     R48C51D.F0 to     R49C53C.C1 n34_adj_5483
CTOF_DEL    ---     0.236     R49C53C.C1 to     R49C53C.F1 AMDemodulator_inst/SLICE_2683
ROUTE         2     0.867     R49C53C.F1 to     R49C49B.C1 AMDemodulator_inst/n16726
CTOF_DEL    ---     0.236     R49C49B.C1 to     R49C49B.F1 AMDemodulator_inst/SLICE_2589
ROUTE        46     0.858     R49C49B.F1 to     R50C49B.B0 n17128
C0TOFCO_DE  ---     0.447     R50C49B.B0 to    R50C49B.FCO SLICE_1353
ROUTE         1     0.000    R50C49B.FCO to    R50C49C.FCI n15072
FCITOFCO_D  ---     0.071    R50C49C.FCI to    R50C49C.FCO SLICE_1352
ROUTE         1     0.000    R50C49C.FCO to    R50C49D.FCI n15073
FCITOFCO_D  ---     0.071    R50C49D.FCI to    R50C49D.FCO SLICE_1351
ROUTE         1     0.000    R50C49D.FCO to    R50C50A.FCI n15074
FCITOFCO_D  ---     0.071    R50C50A.FCI to    R50C50A.FCO SLICE_1350
ROUTE         1     0.000    R50C50A.FCO to    R50C50B.FCI n15075
FCITOFCO_D  ---     0.071    R50C50B.FCI to    R50C50B.FCO SLICE_1349
ROUTE         1     0.000    R50C50B.FCO to    R50C50C.FCI n15076
FCITOFCO_D  ---     0.071    R50C50C.FCI to    R50C50C.FCO SLICE_1348
ROUTE         1     0.000    R50C50C.FCO to    R50C50D.FCI n15077
FCITOF0_DE  ---     0.443    R50C50D.FCI to     R50C50D.F0 SLICE_1347
ROUTE        10     0.618     R50C50D.F0 to     R52C50A.C1 amdemod_d_11_N_1871_13
CTOF_DEL    ---     0.236     R52C50A.C1 to     R52C50A.F1 AMDemodulator_inst/SLICE_2673
ROUTE         6     1.028     R52C50A.F1 to     R53C48B.B1 n17127
C1TOFCO_DE  ---     0.447     R53C48B.B1 to    R53C48B.FCO SLICE_999
ROUTE         1     0.000    R53C48B.FCO to    R53C48C.FCI n14429
FCITOFCO_D  ---     0.071    R53C48C.FCI to    R53C48C.FCO SLICE_998
ROUTE         1     0.000    R53C48C.FCO to    R53C48D.FCI n14430
FCITOFCO_D  ---     0.071    R53C48D.FCI to    R53C48D.FCO SLICE_997
ROUTE         1     0.000    R53C48D.FCO to    R53C49A.FCI n14431
FCITOFCO_D  ---     0.071    R53C49A.FCI to    R53C49A.FCO SLICE_996
ROUTE         1     0.000    R53C49A.FCO to    R53C49B.FCI n14432
FCITOFCO_D  ---     0.071    R53C49B.FCI to    R53C49B.FCO SLICE_995
ROUTE         1     0.000    R53C49B.FCO to    R53C49C.FCI n14433
FCITOFCO_D  ---     0.071    R53C49C.FCI to    R53C49C.FCO SLICE_994
ROUTE         1     0.000    R53C49C.FCO to    R53C49D.FCI n14434
FCITOF0_DE  ---     0.443    R53C49D.FCI to     R53C49D.F0 SLICE_993
ROUTE         1     1.021     R53C49D.F0 to     R52C51A.A1 n32_adj_5534
CTOOFX_DEL  ---     0.401     R52C51A.A1 to   R52C51A.OFX0 AMDemodulator_inst/i5478/SLICE_2487
ROUTE         6     1.062   R52C51A.OFX0 to     R52C43B.B1 amdemod_d_11__N_1874
C1TOFCO_DE  ---     0.447     R52C43B.B1 to    R52C43B.FCO SLICE_612
ROUTE         1     0.000    R52C43B.FCO to    R52C43C.FCI n14826
FCITOFCO_D  ---     0.071    R52C43C.FCI to    R52C43C.FCO SLICE_611
ROUTE         1     0.000    R52C43C.FCO to    R52C43D.FCI n14827
FCITOFCO_D  ---     0.071    R52C43D.FCI to    R52C43D.FCO SLICE_610
ROUTE         1     0.000    R52C43D.FCO to    R52C44A.FCI n14828
FCITOFCO_D  ---     0.071    R52C44A.FCI to    R52C44A.FCO SLICE_609
ROUTE         1     0.000    R52C44A.FCO to    R52C44B.FCI n14829
FCITOFCO_D  ---     0.071    R52C44B.FCI to    R52C44B.FCO SLICE_608
ROUTE         1     0.000    R52C44B.FCO to    R52C44C.FCI n14830
FCITOFCO_D  ---     0.071    R52C44C.FCI to    R52C44C.FCO SLICE_607
ROUTE         1     0.000    R52C44C.FCO to    R52C44D.FCI n14831
FCITOF0_DE  ---     0.443    R52C44D.FCI to     R52C44D.F0 SLICE_606
ROUTE         1     0.858     R52C44D.F0 to     R54C50A.C0 amdemod_d_11_N_1880_13
CTOF_DEL    ---     0.236     R54C50A.C0 to     R54C50A.F0 AMDemodulator_inst/SLICE_1574
ROUTE         1     0.000     R54C50A.F0 to    R54C50A.DI0 AMDemodulator_inst/amdemod_d_11__N_1879 (to cic_sine_clk)
                  --------
                   41.622   (40.0% logic, 60.0% route), 83 logic levels.

 Clock Skew Details: 

      Source Clock Path cic_sine_inst/SLICE_1641 to SLICE_1355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.942     R59C67A.Q0 to    R41C52D.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cic_sine_inst/SLICE_1641 to AMDemodulator_inst/SLICE_1574:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.942     R59C67A.Q0 to    R54C50A.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.362ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              square_sum_e3__i23  (from cic_sine_clk +)
   Destination:    FF         Data in        AMDemodulator_inst/amdemod_d__0_i1  (to cic_sine_clk +)

   Delay:              41.622ns  (40.0% logic, 60.0% route), 83 logic levels.

 Constraint Details:

     41.622ns physical path delay SLICE_1355 to AMDemodulator_inst/SLICE_1574 exceeds
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 1.362ns

 Physical Path Details:

      Data path SLICE_1355 to AMDemodulator_inst/SLICE_1574:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R41C52D.CLK to     R41C52D.Q0 SLICE_1355 (from cic_sine_clk)
ROUTE        61     1.033     R41C52D.Q0 to     R40C52B.A1 square_sum_22
CTOF_DEL    ---     0.236     R40C52B.A1 to     R40C52B.F1 AMDemodulator_inst/SLICE_2573
ROUTE         4     1.249     R40C52B.F1 to     R43C51C.B0 n17163
CTOF_DEL    ---     0.236     R43C51C.B0 to     R43C51C.F0 AMDemodulator_inst/SLICE_2572
ROUTE        19     1.240     R43C51C.F0 to     R42C52B.A0 n17137
C0TOFCO_DE  ---     0.447     R42C52B.A0 to    R42C52B.FCO SLICE_604
ROUTE         1     0.000    R42C52B.FCO to    R42C52C.FCI n14833
FCITOFCO_D  ---     0.071    R42C52C.FCI to    R42C52C.FCO SLICE_603
ROUTE         1     0.000    R42C52C.FCO to    R42C52D.FCI n14834
FCITOFCO_D  ---     0.071    R42C52D.FCI to    R42C52D.FCO SLICE_602
ROUTE         1     0.000    R42C52D.FCO to    R42C53A.FCI n14835
FCITOF1_DE  ---     0.474    R42C53A.FCI to     R42C53A.F1 SLICE_542
ROUTE         1     0.596     R42C53A.F1 to     R44C53C.D0 n22_adj_5179
CTOF_DEL    ---     0.236     R44C53C.D0 to     R44C53C.F0 AMDemodulator_inst/SLICE_2689
ROUTE         2     0.614     R44C53C.F0 to     R44C52B.C1 AMDemodulator_inst/n16838
CTOF_DEL    ---     0.236     R44C52B.C1 to     R44C52B.F1 AMDemodulator_inst/SLICE_2590
ROUTE        76     0.861     R44C52B.F1 to     R45C52B.B1 n17134
C1TOFCO_DE  ---     0.447     R45C52B.B1 to    R45C52B.FCO SLICE_315
ROUTE         1     0.000    R45C52B.FCO to    R45C52C.FCI n15796
FCITOFCO_D  ---     0.071    R45C52C.FCI to    R45C52C.FCO SLICE_314
ROUTE         1     0.000    R45C52C.FCO to    R45C52D.FCI n15797
FCITOFCO_D  ---     0.071    R45C52D.FCI to    R45C52D.FCO SLICE_313
ROUTE         1     0.000    R45C52D.FCO to    R45C53A.FCI n15798
FCITOFCO_D  ---     0.071    R45C53A.FCI to    R45C53A.FCO SLICE_312
ROUTE         1     0.000    R45C53A.FCO to    R45C53B.FCI n15799
FCITOFCO_D  ---     0.071    R45C53B.FCI to    R45C53B.FCO SLICE_311
ROUTE         1     0.000    R45C53B.FCO to    R45C53C.FCI n15800
FCITOF0_DE  ---     0.443    R45C53C.FCI to     R45C53C.F0 SLICE_310
ROUTE        20     1.083     R45C53C.F0 to     R45C46B.C1 amdemod_d_11_N_1841_11
CTOF_DEL    ---     0.236     R45C46B.C1 to     R45C46B.F1 AMDemodulator_inst/SLICE_2675
ROUTE        20     1.044     R45C46B.F1 to     R45C50B.B0 n17133
C0TOFCO_DE  ---     0.447     R45C50B.B0 to    R45C50B.FCO SLICE_488
ROUTE         1     0.000    R45C50B.FCO to    R45C50C.FCI n15568
FCITOFCO_D  ---     0.071    R45C50C.FCI to    R45C50C.FCO SLICE_487
ROUTE         1     0.000    R45C50C.FCO to    R45C50D.FCI n15569
FCITOFCO_D  ---     0.071    R45C50D.FCI to    R45C50D.FCO SLICE_486
ROUTE         1     0.000    R45C50D.FCO to    R45C51A.FCI n15570
FCITOFCO_D  ---     0.071    R45C51A.FCI to    R45C51A.FCO SLICE_485
ROUTE         1     0.000    R45C51A.FCO to    R45C51B.FCI n15571
FCITOFCO_D  ---     0.071    R45C51B.FCI to    R45C51B.FCO SLICE_484
ROUTE         1     0.000    R45C51B.FCO to    R45C51C.FCI n15572
FCITOFCO_D  ---     0.071    R45C51C.FCI to    R45C51C.FCO SLICE_483
ROUTE         1     0.000    R45C51C.FCO to    R45C51D.FCI n15573
FCITOF0_DE  ---     0.443    R45C51D.FCI to     R45C51D.F0 SLICE_482
ROUTE         1     0.648     R45C51D.F0 to     R44C52B.D0 n34_adj_5835
CTOF_DEL    ---     0.236     R44C52B.D0 to     R44C52B.F0 AMDemodulator_inst/SLICE_2590
ROUTE         2     1.229     R44C52B.F0 to     R49C46C.D1 AMDemodulator_inst/n16771
CTOF_DEL    ---     0.236     R49C46C.D1 to     R49C46C.F1 AMDemodulator_inst/SLICE_2591
ROUTE        63     1.148     R49C46C.F1 to     R52C46B.A0 n17132
C0TOFCO_DE  ---     0.447     R52C46B.A0 to    R52C46B.FCO SLICE_1007
ROUTE         1     0.000    R52C46B.FCO to    R52C46C.FCI n14422
FCITOFCO_D  ---     0.071    R52C46C.FCI to    R52C46C.FCO SLICE_1006
ROUTE         1     0.000    R52C46C.FCO to    R52C46D.FCI n14423
FCITOFCO_D  ---     0.071    R52C46D.FCI to    R52C46D.FCO SLICE_1005
ROUTE         1     0.000    R52C46D.FCO to    R52C47A.FCI n14424
FCITOFCO_D  ---     0.071    R52C47A.FCI to    R52C47A.FCO SLICE_1004
ROUTE         1     0.000    R52C47A.FCO to    R52C47B.FCI n14425
FCITOFCO_D  ---     0.071    R52C47B.FCI to    R52C47B.FCO SLICE_1003
ROUTE         1     0.000    R52C47B.FCO to    R52C47C.FCI n14426
FCITOFCO_D  ---     0.071    R52C47C.FCI to    R52C47C.FCO SLICE_1002
ROUTE         1     0.000    R52C47C.FCO to    R52C47D.FCI n14427
FCITOF0_DE  ---     0.443    R52C47D.FCI to     R52C47D.F0 SLICE_1001
ROUTE        15     1.148     R52C47D.F0 to     R49C52C.D0 amdemod_d_11_N_1851_13
CTOF_DEL    ---     0.236     R49C52C.D0 to     R49C52C.F0 AMDemodulator_inst/SLICE_2592
ROUTE        17     1.131     R49C52C.F0 to     R51C46B.A1 n17131
C1TOFCO_DE  ---     0.447     R51C46B.A1 to    R51C46B.FCO SLICE_580
ROUTE         1     0.000    R51C46B.FCO to    R51C46C.FCI n15709
FCITOFCO_D  ---     0.071    R51C46C.FCI to    R51C46C.FCO SLICE_578
ROUTE         1     0.000    R51C46C.FCO to    R51C46D.FCI n15710
FCITOFCO_D  ---     0.071    R51C46D.FCI to    R51C46D.FCO SLICE_577
ROUTE         1     0.000    R51C46D.FCO to    R51C47A.FCI n15711
FCITOFCO_D  ---     0.071    R51C47A.FCI to    R51C47A.FCO SLICE_576
ROUTE         1     0.000    R51C47A.FCO to    R51C47B.FCI n15712
FCITOFCO_D  ---     0.071    R51C47B.FCI to    R51C47B.FCO SLICE_575
ROUTE         1     0.000    R51C47B.FCO to    R51C47C.FCI n15713
FCITOFCO_D  ---     0.071    R51C47C.FCI to    R51C47C.FCO SLICE_573
ROUTE         1     0.000    R51C47C.FCO to    R51C47D.FCI n15714
FCITOF0_DE  ---     0.443    R51C47D.FCI to     R51C47D.F0 SLICE_572
ROUTE         1     0.852     R51C47D.F0 to     R49C53A.D0 n32_adj_5962
CTOF_DEL    ---     0.236     R49C53A.D0 to     R49C53A.F0 AMDemodulator_inst/SLICE_2682
ROUTE         2     0.805     R49C53A.F0 to     R49C52C.A1 AMDemodulator_inst/n16766
CTOF_DEL    ---     0.236     R49C52C.A1 to     R49C52C.F1 AMDemodulator_inst/SLICE_2592
ROUTE        54     0.847     R49C52C.F1 to     R47C52B.A1 n17130
C1TOFCO_DE  ---     0.447     R47C52B.A1 to    R47C52B.FCO SLICE_380
ROUTE         1     0.000    R47C52B.FCO to    R47C52C.FCI n15285
FCITOFCO_D  ---     0.071    R47C52C.FCI to    R47C52C.FCO SLICE_292
ROUTE         1     0.000    R47C52C.FCO to    R47C52D.FCI n15286
FCITOFCO_D  ---     0.071    R47C52D.FCI to    R47C52D.FCO SLICE_289
ROUTE         1     0.000    R47C52D.FCO to    R47C53A.FCI n15287
FCITOFCO_D  ---     0.071    R47C53A.FCI to    R47C53A.FCO SLICE_220
ROUTE         1     0.000    R47C53A.FCO to    R47C53B.FCI n15288
FCITOFCO_D  ---     0.071    R47C53B.FCI to    R47C53B.FCO SLICE_201
ROUTE         1     0.000    R47C53B.FCO to    R47C53C.FCI n15289
FCITOFCO_D  ---     0.071    R47C53C.FCI to    R47C53C.FCO SLICE_200
ROUTE         1     0.000    R47C53C.FCO to    R47C53D.FCI n15290
FCITOF0_DE  ---     0.443    R47C53D.FCI to     R47C53D.F0 SLICE_199
ROUTE        12     1.060     R47C53D.F0 to     R49C52D.C1 amdemod_d_11_N_1860_13
CTOF_DEL    ---     0.236     R49C52D.C1 to     R49C52D.F1 AMDemodulator_inst/SLICE_2674
ROUTE        14     1.053     R49C52D.F1 to     R48C50B.B0 n17129
C0TOFCO_DE  ---     0.447     R48C50B.B0 to    R48C50B.FCO SLICE_934
ROUTE         1     0.000    R48C50B.FCO to    R48C50C.FCI n14490
FCITOFCO_D  ---     0.071    R48C50C.FCI to    R48C50C.FCO SLICE_933
ROUTE         1     0.000    R48C50C.FCO to    R48C50D.FCI n14491
FCITOFCO_D  ---     0.071    R48C50D.FCI to    R48C50D.FCO SLICE_932
ROUTE         1     0.000    R48C50D.FCO to    R48C51A.FCI n14492
FCITOFCO_D  ---     0.071    R48C51A.FCI to    R48C51A.FCO SLICE_931
ROUTE         1     0.000    R48C51A.FCO to    R48C51B.FCI n14493
FCITOFCO_D  ---     0.071    R48C51B.FCI to    R48C51B.FCO SLICE_930
ROUTE         1     0.000    R48C51B.FCO to    R48C51C.FCI n14494
FCITOFCO_D  ---     0.071    R48C51C.FCI to    R48C51C.FCO SLICE_929
ROUTE         1     0.000    R48C51C.FCO to    R48C51D.FCI n14495
FCITOF0_DE  ---     0.443    R48C51D.FCI to     R48C51D.F0 SLICE_928
ROUTE         1     1.006     R48C51D.F0 to     R49C53C.C1 n34_adj_5483
CTOF_DEL    ---     0.236     R49C53C.C1 to     R49C53C.F1 AMDemodulator_inst/SLICE_2683
ROUTE         2     0.867     R49C53C.F1 to     R49C49B.C1 AMDemodulator_inst/n16726
CTOF_DEL    ---     0.236     R49C49B.C1 to     R49C49B.F1 AMDemodulator_inst/SLICE_2589
ROUTE        46     0.858     R49C49B.F1 to     R50C49B.B0 n17128
C0TOFCO_DE  ---     0.447     R50C49B.B0 to    R50C49B.FCO SLICE_1353
ROUTE         1     0.000    R50C49B.FCO to    R50C49C.FCI n15072
FCITOFCO_D  ---     0.071    R50C49C.FCI to    R50C49C.FCO SLICE_1352
ROUTE         1     0.000    R50C49C.FCO to    R50C49D.FCI n15073
FCITOFCO_D  ---     0.071    R50C49D.FCI to    R50C49D.FCO SLICE_1351
ROUTE         1     0.000    R50C49D.FCO to    R50C50A.FCI n15074
FCITOFCO_D  ---     0.071    R50C50A.FCI to    R50C50A.FCO SLICE_1350
ROUTE         1     0.000    R50C50A.FCO to    R50C50B.FCI n15075
FCITOFCO_D  ---     0.071    R50C50B.FCI to    R50C50B.FCO SLICE_1349
ROUTE         1     0.000    R50C50B.FCO to    R50C50C.FCI n15076
FCITOFCO_D  ---     0.071    R50C50C.FCI to    R50C50C.FCO SLICE_1348
ROUTE         1     0.000    R50C50C.FCO to    R50C50D.FCI n15077
FCITOF0_DE  ---     0.443    R50C50D.FCI to     R50C50D.F0 SLICE_1347
ROUTE        10     0.618     R50C50D.F0 to     R52C50A.C1 amdemod_d_11_N_1871_13
CTOF_DEL    ---     0.236     R52C50A.C1 to     R52C50A.F1 AMDemodulator_inst/SLICE_2673
ROUTE         6     1.028     R52C50A.F1 to     R53C48B.B1 n17127
C1TOFCO_DE  ---     0.447     R53C48B.B1 to    R53C48B.FCO SLICE_999
ROUTE         1     0.000    R53C48B.FCO to    R53C48C.FCI n14429
FCITOFCO_D  ---     0.071    R53C48C.FCI to    R53C48C.FCO SLICE_998
ROUTE         1     0.000    R53C48C.FCO to    R53C48D.FCI n14430
FCITOFCO_D  ---     0.071    R53C48D.FCI to    R53C48D.FCO SLICE_997
ROUTE         1     0.000    R53C48D.FCO to    R53C49A.FCI n14431
FCITOFCO_D  ---     0.071    R53C49A.FCI to    R53C49A.FCO SLICE_996
ROUTE         1     0.000    R53C49A.FCO to    R53C49B.FCI n14432
FCITOFCO_D  ---     0.071    R53C49B.FCI to    R53C49B.FCO SLICE_995
ROUTE         1     0.000    R53C49B.FCO to    R53C49C.FCI n14433
FCITOFCO_D  ---     0.071    R53C49C.FCI to    R53C49C.FCO SLICE_994
ROUTE         1     0.000    R53C49C.FCO to    R53C49D.FCI n14434
FCITOF0_DE  ---     0.443    R53C49D.FCI to     R53C49D.F0 SLICE_993
ROUTE         1     1.021     R53C49D.F0 to     R52C51A.A1 n32_adj_5534
CTOOFX_DEL  ---     0.401     R52C51A.A1 to   R52C51A.OFX0 AMDemodulator_inst/i5478/SLICE_2487
ROUTE         6     1.062   R52C51A.OFX0 to     R52C43B.B0 amdemod_d_11__N_1874
C0TOFCO_DE  ---     0.447     R52C43B.B0 to    R52C43B.FCO SLICE_612
ROUTE         1     0.000    R52C43B.FCO to    R52C43C.FCI n14826
FCITOFCO_D  ---     0.071    R52C43C.FCI to    R52C43C.FCO SLICE_611
ROUTE         1     0.000    R52C43C.FCO to    R52C43D.FCI n14827
FCITOFCO_D  ---     0.071    R52C43D.FCI to    R52C43D.FCO SLICE_610
ROUTE         1     0.000    R52C43D.FCO to    R52C44A.FCI n14828
FCITOFCO_D  ---     0.071    R52C44A.FCI to    R52C44A.FCO SLICE_609
ROUTE         1     0.000    R52C44A.FCO to    R52C44B.FCI n14829
FCITOFCO_D  ---     0.071    R52C44B.FCI to    R52C44B.FCO SLICE_608
ROUTE         1     0.000    R52C44B.FCO to    R52C44C.FCI n14830
FCITOFCO_D  ---     0.071    R52C44C.FCI to    R52C44C.FCO SLICE_607
ROUTE         1     0.000    R52C44C.FCO to    R52C44D.FCI n14831
FCITOF0_DE  ---     0.443    R52C44D.FCI to     R52C44D.F0 SLICE_606
ROUTE         1     0.858     R52C44D.F0 to     R54C50A.C0 amdemod_d_11_N_1880_13
CTOF_DEL    ---     0.236     R54C50A.C0 to     R54C50A.F0 AMDemodulator_inst/SLICE_1574
ROUTE         1     0.000     R54C50A.F0 to    R54C50A.DI0 AMDemodulator_inst/amdemod_d_11__N_1879 (to cic_sine_clk)
                  --------
                   41.622   (40.0% logic, 60.0% route), 83 logic levels.

 Clock Skew Details: 

      Source Clock Path cic_sine_inst/SLICE_1641 to SLICE_1355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.942     R59C67A.Q0 to    R41C52D.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cic_sine_inst/SLICE_1641 to AMDemodulator_inst/SLICE_1574:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        55     2.942     R59C67A.Q0 to    R54C50A.CLK cic_sine_clk
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  24.171MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_80mhz" 83.333333 MHz |             |             |
;                                       |   83.333 MHz|   58.851 MHz|   1 *
                                        |             |             |
FREQUENCY NET "clk_25mhz_c" 25.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "clk_25mhz" 25.000000    |             |             |
MHz ;                                   |   25.000 MHz|   24.171 MHz|  83 *
                                        |             |             |
----------------------------------------------------------------------------


2 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14422">n14422</a>                                  |       1|    4096|     99.47%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14423">n14423</a>                                  |       1|    4096|     99.47%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14424">n14424</a>                                  |       1|    4096|     99.47%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14425">n14425</a>                                  |       1|    4096|     99.47%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14426">n14426</a>                                  |       1|    4096|     99.47%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14427">n14427</a>                                  |       1|    4096|     99.47%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14429">n14429</a>                                  |       1|    4096|     99.47%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14430">n14430</a>                                  |       1|    4096|     99.47%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14490">n14490</a>                                  |       1|    4096|     99.47%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14491">n14491</a>                                  |       1|    4096|     99.47%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14492">n14492</a>                                  |       1|    4096|     99.47%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14493">n14493</a>                                  |       1|    4096|     99.47%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14494">n14494</a>                                  |       1|    4096|     99.47%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14495">n14495</a>                                  |       1|    4096|     99.47%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n34_adj_5483">n34_adj_5483</a>                            |       1|    4096|     99.47%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=AMDemodulator_inst/n16766">AMDemodulator_inst/n16766</a>               |       2|    4096|     99.47%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17133">n17133</a>                                  |      20|    4096|     99.47%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17137">n17137</a>                                  |      19|    4096|     99.47%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17163">n17163</a>                                  |       4|    4096|     99.47%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17127">n17127</a>                                  |       6|    4096|     99.47%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17129">n17129</a>                                  |      14|    4096|     99.47%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=AMDemodulator_inst/n16726">AMDemodulator_inst/n16726</a>               |       2|    4096|     99.47%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17130">n17130</a>                                  |      54|    4096|     99.47%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=AMDemodulator_inst/amdemod_d_11__N_1879">AMDemodulator_inst/amdemod_d_11__N_1879</a> |       1|    4096|     99.47%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=AMDemodulator_inst/n16771">AMDemodulator_inst/n16771</a>               |       2|    4096|     99.47%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17128">n17128</a>                                  |      46|    4096|     99.47%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17131">n17131</a>                                  |      17|    4096|     99.47%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17132">n17132</a>                                  |      63|    4096|     99.47%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=amdemod_d_11_N_1851_13">amdemod_d_11_N_1851_13</a>                  |      15|    4096|     99.47%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15709">n15709</a>                                  |       1|    4070|     98.83%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15710">n15710</a>                                  |       1|    4070|     98.83%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15711">n15711</a>                                  |       1|    4070|     98.83%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15712">n15712</a>                                  |       1|    4070|     98.83%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15713">n15713</a>                                  |       1|    4070|     98.83%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15714">n15714</a>                                  |       1|    4070|     98.83%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n32_adj_5962">n32_adj_5962</a>                            |       1|    4070|     98.83%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14431">n14431</a>                                  |       1|    3916|     95.09%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14432">n14432</a>                                  |       1|    3916|     95.09%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17134">n17134</a>                                  |      76|    3724|     90.43%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14831">n14831</a>                                  |       1|    3466|     84.17%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=amdemod_d_11_N_1880_13">amdemod_d_11_N_1880_13</a>                  |       1|    3466|     84.17%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=AMDemodulator_inst/n16838">AMDemodulator_inst/n16838</a>               |       2|    3420|     83.05%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14433">n14433</a>                                  |       1|    3416|     82.95%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14434">n14434</a>                                  |       1|    3416|     82.95%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n32_adj_5534">n32_adj_5534</a>                            |       1|    3416|     82.95%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=amdemod_d_11__N_1874">amdemod_d_11__N_1874</a>                    |       6|    3416|     82.95%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15285">n15285</a>                                  |       1|    3116|     75.67%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15286">n15286</a>                                  |       1|    3116|     75.67%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15287">n15287</a>                                  |       1|    3116|     75.67%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15288">n15288</a>                                  |       1|    3116|     75.67%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15289">n15289</a>                                  |       1|    3116|     75.67%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15290">n15290</a>                                  |       1|    3116|     75.67%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=amdemod_d_11_N_1860_13">amdemod_d_11_N_1860_13</a>                  |      12|    3116|     75.67%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14829">n14829</a>                                  |       1|    2966|     72.03%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14830">n14830</a>                                  |       1|    2966|     72.03%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15072">n15072</a>                                  |       1|    2944|     71.49%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15073">n15073</a>                                  |       1|    2944|     71.49%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15074">n15074</a>                                  |       1|    2944|     71.49%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15075">n15075</a>                                  |       1|    2944|     71.49%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15076">n15076</a>                                  |       1|    2944|     71.49%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15077">n15077</a>                                  |       1|    2944|     71.49%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=amdemod_d_11_N_1871_13">amdemod_d_11_N_1871_13</a>                  |      10|    2944|     71.49%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15800">n15800</a>                                  |       1|    2800|     67.99%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=amdemod_d_11_N_1841_11">amdemod_d_11_N_1841_11</a>                  |      20|    2800|     67.99%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14826">n14826</a>                                  |       1|    2786|     67.65%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14827">n14827</a>                                  |       1|    2786|     67.65%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14828">n14828</a>                                  |       1|    2786|     67.65%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=square_sum_22">square_sum_22</a>                           |      61|    2210|     53.67%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15799">n15799</a>                                  |       1|    2206|     53.57%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15568">n15568</a>                                  |       1|    2122|     51.53%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15569">n15569</a>                                  |       1|    2122|     51.53%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15570">n15570</a>                                  |       1|    2122|     51.53%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15571">n15571</a>                                  |       1|    2122|     51.53%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15572">n15572</a>                                  |       1|    2122|     51.53%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15573">n15573</a>                                  |       1|    2122|     51.53%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n34_adj_5835">n34_adj_5835</a>                            |       1|    2122|     51.53%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14833">n14833</a>                                  |       1|    2030|     49.30%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14834">n14834</a>                                  |       1|    2030|     49.30%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15767">n15767</a>                                  |       1|    1974|     47.94%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15768">n15768</a>                                  |       1|    1974|     47.94%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15769">n15769</a>                                  |       1|    1974|     47.94%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15770">n15770</a>                                  |       1|    1974|     47.94%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15771">n15771</a>                                  |       1|    1974|     47.94%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15772">n15772</a>                                  |       1|    1974|     47.94%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n34_adj_5988">n34_adj_5988</a>                            |       1|    1974|     47.94%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=square_sum_23">square_sum_23</a>                           |      61|    1878|     45.60%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15796">n15796</a>                                  |       1|    1834|     44.54%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15797">n15797</a>                                  |       1|    1834|     44.54%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15798">n15798</a>                                  |       1|    1834|     44.54%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14798">n14798</a>                                  |       1|    1762|     42.79%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14799">n14799</a>                                  |       1|    1762|     42.79%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14800">n14800</a>                                  |       1|    1762|     42.79%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n22_adj_5224">n22_adj_5224</a>                            |       1|    1762|     42.79%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14835">n14835</a>                                  |       1|    1658|     40.26%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n22_adj_5179">n22_adj_5179</a>                            |       1|    1658|     40.26%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15283">n15283</a>                                  |       1|    1296|     31.47%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=amdemod_d_11_N_1840_11">amdemod_d_11_N_1840_11</a>                  |      20|    1296|     31.47%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15279">n15279</a>                                  |       1|    1232|     29.92%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15280">n15280</a>                                  |       1|    1232|     29.92%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15281">n15281</a>                                  |       1|    1232|     29.92%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15282">n15282</a>                                  |       1|    1232|     29.92%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14982">n14982</a>                                  |       1|    1152|     27.97%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14983">n14983</a>                                  |       1|    1152|     27.97%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14984">n14984</a>                                  |       1|    1152|     27.97%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14985">n14985</a>                                  |       1|    1152|     27.97%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14986">n14986</a>                                  |       1|    1152|     27.97%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14987">n14987</a>                                  |       1|    1152|     27.97%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=amdemod_d_11_N_1870_13">amdemod_d_11_N_1870_13</a>                  |      10|    1152|     27.97%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15503">n15503</a>                                  |       1|     980|     23.80%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15504">n15504</a>                                  |       1|     980|     23.80%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15505">n15505</a>                                  |       1|     980|     23.80%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15506">n15506</a>                                  |       1|     980|     23.80%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15507">n15507</a>                                  |       1|     980|     23.80%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15508">n15508</a>                                  |       1|     980|     23.80%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=amdemod_d_11_N_1861_13">amdemod_d_11_N_1861_13</a>                  |      12|     980|     23.80%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15845">n15845</a>                                  |       1|     630|     15.30%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15846">n15846</a>                                  |       1|     630|     15.30%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15847">n15847</a>                                  |       1|     630|     15.30%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15848">n15848</a>                                  |       1|     630|     15.30%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n15849">n15849</a>                                  |       1|     630|     15.30%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=amdemod_d_11_N_1881_13">amdemod_d_11_N_1881_13</a>                  |       1|     630|     15.30%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n41_adj_5536">n41_adj_5536</a>                            |       1|     500|     12.14%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=amdemod_d_11__N_2284">amdemod_d_11__N_2284</a>                    |       2|     500|     12.14%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: uart_rx_inst/UartClk[2]   Source: uart_rx_inst/SLICE_2469.Q0   Loads: 29
   Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;

Clock Domain: clk_80mhz   Source: PLL_inst/PLLInst_0.CLKOP   Loads: 1589
   Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;

   Data transfers from:
   Clock Domain: uart_rx_inst/UartClk[2]   Source: uart_rx_inst/SLICE_2469.Q0
      Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;   Transfers: 9

   Clock Domain: cic_sine_clk   Source: cic_sine_inst/SLICE_1641.Q0
      Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;   Transfers: 10

Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: cic_sine_clk   Source: cic_sine_inst/SLICE_1641.Q0   Loads: 55
   Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_80mhz   Source: PLL_inst/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;   Transfers: 24


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 4118  Score: 4554832
Cumulative negative slack: 4554832

Constraints cover 2231290939 paths, 4 nets, and 16834 connections (99.88% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Wed Aug  7 15:53:37 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o OneBitSDR_impl1.twr -gui OneBitSDR_impl1.ncd OneBitSDR_impl1.prf 
Design file:     OneBitSDR_impl1.ncd
Preference file: OneBitSDR_impl1.prf
Device,speed:    LFE5U-85F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk_80mhz" 83.333333 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "clk_25mhz_c" 25.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_2' Target='right'><FONT COLOR=red>FREQUENCY PORT "clk_25mhz" 25.000000 MHz (48 errors)</FONT></A></LI>
</FONT>            4096 items scored, 48 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_sine_inst/integrator_tmp_i0_i28  (from clk_80mhz +)
   Destination:    FF         Data in        cic_sine_inst/integrator_d_tmp_i0_i28  (to clk_80mhz +)

   Delay:               0.294ns  (55.4% logic, 44.6% route), 1 logic levels.

 Constraint Details:

      0.294ns physical path delay cic_sine_inst/SLICE_2267 to cic_sine_inst/SLICE_2158 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.176ns

 Physical Path Details:

      Data path cic_sine_inst/SLICE_2267 to cic_sine_inst/SLICE_2158:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R49C61D.CLK to     R49C61D.Q1 cic_sine_inst/SLICE_2267 (from clk_80mhz)
ROUTE         2     0.131     R49C61D.Q1 to     R49C61C.M0 integrator_tmp_28 (to clk_80mhz)
                  --------
                    0.294   (55.4% logic, 44.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_inst/PLLInst_0 to cic_sine_inst/SLICE_2267:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R49C61D.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_inst/PLLInst_0 to cic_sine_inst/SLICE_2158:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R49C61C.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mixer_inst/rf_in_delayed_1_13  (from clk_80mhz +)
   Destination:    FF         Data in        mixer_inst/rf_in_delayed_2_14  (to clk_80mhz +)

   Delay:               0.294ns  (55.4% logic, 44.6% route), 1 logic levels.

 Constraint Details:

      0.294ns physical path delay mixer_inst/SLICE_2390 to mixer_inst/SLICE_2390 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.176ns

 Physical Path Details:

      Data path mixer_inst/SLICE_2390 to mixer_inst/SLICE_2390:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R41C121A.CLK to    R41C121A.Q1 mixer_inst/SLICE_2390 (from clk_80mhz)
ROUTE         2     0.131    R41C121A.Q1 to    R41C121A.M0 diff_out_c (to clk_80mhz)
                  --------
                    0.294   (55.4% logic, 44.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_inst/PLLInst_0 to mixer_inst/SLICE_2390:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to   R41C121A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_inst/PLLInst_0 to mixer_inst/SLICE_2390:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to   R41C121A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_sine_inst/integrator_tmp_i0_i26  (from clk_80mhz +)
   Destination:    FF         Data in        cic_sine_inst/integrator_d_tmp_i0_i26  (to clk_80mhz +)

   Delay:               0.294ns  (55.4% logic, 44.6% route), 1 logic levels.

 Constraint Details:

      0.294ns physical path delay cic_sine_inst/SLICE_2266 to cic_sine_inst/SLICE_2157 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.176ns

 Physical Path Details:

      Data path cic_sine_inst/SLICE_2266 to cic_sine_inst/SLICE_2157:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R50C63A.CLK to     R50C63A.Q1 cic_sine_inst/SLICE_2266 (from clk_80mhz)
ROUTE         2     0.131     R50C63A.Q1 to     R50C63C.M0 integrator_tmp_26 (to clk_80mhz)
                  --------
                    0.294   (55.4% logic, 44.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_inst/PLLInst_0 to cic_sine_inst/SLICE_2266:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R50C63A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_inst/PLLInst_0 to cic_sine_inst/SLICE_2157:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R50C63C.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_cosine_inst/comb8_i0_i32  (from clk_80mhz +)
   Destination:    FF         Data in        cic_cosine_inst/comb_d8_i0_i32  (to clk_80mhz +)

   Delay:               0.294ns  (55.4% logic, 44.6% route), 1 logic levels.

 Constraint Details:

      0.294ns physical path delay SLICE_854 to cic_cosine_inst/SLICE_1961 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.176ns

 Physical Path Details:

      Data path SLICE_854 to cic_cosine_inst/SLICE_1961:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R15C62A.CLK to     R15C62A.Q1 SLICE_854 (from clk_80mhz)
ROUTE         2     0.131     R15C62A.Q1 to     R15C62D.M0 comb8_32_adj_3806 (to clk_80mhz)
                  --------
                    0.294   (55.4% logic, 44.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_inst/PLLInst_0 to SLICE_854:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R15C62A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_inst/PLLInst_0 to cic_cosine_inst/SLICE_1961:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R15C62D.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_cosine_inst/integrator_tmp_i0_i1  (from clk_80mhz +)
   Destination:    FF         Data in        cic_cosine_inst/integrator_d_tmp_i0_i1  (to clk_80mhz +)

   Delay:               0.295ns  (55.6% logic, 44.4% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay cic_cosine_inst/SLICE_2301 to cic_cosine_inst/SLICE_2192 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path cic_cosine_inst/SLICE_2301 to cic_cosine_inst/SLICE_2192:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R23C54C.CLK to     R23C54C.Q0 cic_cosine_inst/SLICE_2301 (from clk_80mhz)
ROUTE         2     0.131     R23C54C.Q0 to     R23C54B.M0 integrator_tmp_1_adj_3045 (to clk_80mhz)
                  --------
                    0.295   (55.6% logic, 44.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_inst/PLLInst_0 to cic_cosine_inst/SLICE_2301:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R23C54C.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_inst/PLLInst_0 to cic_cosine_inst/SLICE_2192:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R23C54B.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_cosine_inst/comb6_i0_i20  (from clk_80mhz +)
   Destination:    FF         Data in        cic_cosine_inst/comb_d6_i0_i20  (to clk_80mhz +)

   Delay:               0.295ns  (55.6% logic, 44.4% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay cic_cosine_inst/SLICE_1677 to cic_cosine_inst/SLICE_1730 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path cic_cosine_inst/SLICE_1677 to cic_cosine_inst/SLICE_1730:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R23C56D.CLK to     R23C56D.Q0 cic_cosine_inst/SLICE_1677 (from clk_80mhz)
ROUTE         2     0.131     R23C56D.Q0 to     R23C56C.M0 comb6_20_adj_3530 (to clk_80mhz)
                  --------
                    0.295   (55.6% logic, 44.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_inst/PLLInst_0 to cic_cosine_inst/SLICE_1677:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R23C56D.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_inst/PLLInst_0 to cic_cosine_inst/SLICE_1730:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R23C56C.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_cosine_inst/integrator_tmp_i0_i5  (from clk_80mhz +)
   Destination:    FF         Data in        cic_cosine_inst/integrator_d_tmp_i0_i5  (to clk_80mhz +)

   Delay:               0.295ns  (55.6% logic, 44.4% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay cic_cosine_inst/SLICE_2345 to cic_cosine_inst/SLICE_2236 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path cic_cosine_inst/SLICE_2345 to cic_cosine_inst/SLICE_2236:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R21C52C.CLK to     R21C52C.Q0 cic_cosine_inst/SLICE_2345 (from clk_80mhz)
ROUTE         2     0.131     R21C52C.Q0 to     R21C52A.M0 integrator_tmp_5_adj_3041 (to clk_80mhz)
                  --------
                    0.295   (55.6% logic, 44.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_inst/PLLInst_0 to cic_cosine_inst/SLICE_2345:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R21C52C.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_inst/PLLInst_0 to cic_cosine_inst/SLICE_2236:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R21C52A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_sine_inst/integrator_tmp_i0_i13  (from clk_80mhz +)
   Destination:    FF         Data in        cic_sine_inst/integrator_d_tmp_i0_i13  (to clk_80mhz +)

   Delay:               0.295ns  (55.6% logic, 44.4% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay cic_sine_inst/SLICE_2260 to cic_sine_inst/SLICE_2150 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path cic_sine_inst/SLICE_2260 to cic_sine_inst/SLICE_2150:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R49C59A.CLK to     R49C59A.Q0 cic_sine_inst/SLICE_2260 (from clk_80mhz)
ROUTE         2     0.131     R49C59A.Q0 to     R49C59D.M0 integrator_tmp_13 (to clk_80mhz)
                  --------
                    0.295   (55.6% logic, 44.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_inst/PLLInst_0 to cic_sine_inst/SLICE_2260:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R49C59A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_inst/PLLInst_0 to cic_sine_inst/SLICE_2150:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R49C59D.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_sine_inst/integrator_tmp_i0_i0  (from clk_80mhz +)
   Destination:    FF         Data in        cic_sine_inst/integrator_d_tmp_i0_i0  (to clk_80mhz +)

   Delay:               0.295ns  (55.6% logic, 44.4% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay cic_sine_inst/SLICE_2253 to cic_sine_inst/SLICE_2143 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path cic_sine_inst/SLICE_2253 to cic_sine_inst/SLICE_2143:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R48C58D.CLK to     R48C58D.Q0 cic_sine_inst/SLICE_2253 (from clk_80mhz)
ROUTE         2     0.131     R48C58D.Q0 to     R48C58C.M0 integrator_tmp_0 (to clk_80mhz)
                  --------
                    0.295   (55.6% logic, 44.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_inst/PLLInst_0 to cic_sine_inst/SLICE_2253:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R48C58D.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_inst/PLLInst_0 to cic_sine_inst/SLICE_2143:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R48C58C.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SinCos_inst/FF_55  (from clk_80mhz +)
   Destination:    FF         Data in        SinCos_inst/FF_27  (to clk_80mhz +)

   Delay:               0.295ns  (55.3% logic, 44.7% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay SinCos_inst/SLICE_1619 to SinCos_inst/SLICE_1619 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path SinCos_inst/SLICE_1619 to SinCos_inst/SLICE_1619:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R41C62A.CLK to     R41C62A.Q1 SinCos_inst/SLICE_1619 (from clk_80mhz)
ROUTE         3     0.132     R41C62A.Q1 to     R41C62A.M0 SinCos_inst/mx_ctrl_r_1 (to clk_80mhz)
                  --------
                    0.295   (55.3% logic, 44.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_inst/PLLInst_0 to SinCos_inst/SLICE_1619:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R41C62A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_inst/PLLInst_0 to SinCos_inst/SLICE_1619:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R41C62A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "clk_25mhz_c" 25.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;
            4096 items scored, 48 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.932ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_cosine_inst/data_out_i0_i3  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator_inst/mult_result_q_res2_e1__i4  (to cic_sine_clk +)

   Delay:               0.391ns  (41.7% logic, 58.3% route), 1 logic levels.

 Constraint Details:

      0.391ns physical path delay SLICE_1633 to AMDemodulator_inst/SLICE_1583 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.932ns

 Physical Path Details:

      Data path SLICE_1633 to AMDemodulator_inst/SLICE_1583:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R36C54C.CLK to     R36C54C.Q1 SLICE_1633 (from clk_80mhz)
ROUTE         1     0.228     R36C54C.Q1 to     R35C53B.M0 cic_cosine_out_3 (to cic_sine_clk)
                  --------
                    0.391   (41.7% logic, 58.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_1633:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R36C54C.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator_inst/SLICE_1583:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 cic_sine_inst/SLICE_1641
ROUTE        55     1.011     R59C67A.Q0 to    R35C53B.CLK cic_sine_clk
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.930ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_cosine_inst/data_out_i0_i7  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator_inst/mult_result_q_res2_e1__i8  (to cic_sine_clk +)

   Delay:               0.393ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      0.393ns physical path delay SLICE_1635 to AMDemodulator_inst/SLICE_1581 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.930ns

 Physical Path Details:

      Data path SLICE_1635 to AMDemodulator_inst/SLICE_1581:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R36C53A.CLK to     R36C53A.Q1 SLICE_1635 (from clk_80mhz)
ROUTE         1     0.230     R36C53A.Q1 to     R35C53C.M0 cic_cosine_out_7 (to cic_sine_clk)
                  --------
                    0.393   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_1635:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R36C53A.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator_inst/SLICE_1581:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 cic_sine_inst/SLICE_1641
ROUTE        55     1.011     R59C67A.Q0 to    R35C53C.CLK cic_sine_clk
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.921ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_cosine_inst/data_out_i0_i9  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator_inst/mult_result_q_res2_e1__i10  (to cic_sine_clk +)

   Delay:               0.402ns  (40.8% logic, 59.2% route), 1 logic levels.

 Constraint Details:

      0.402ns physical path delay SLICE_1637 to AMDemodulator_inst/SLICE_1580 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.921ns

 Physical Path Details:

      Data path SLICE_1637 to AMDemodulator_inst/SLICE_1580:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R36C57C.CLK to     R36C57C.Q0 SLICE_1637 (from clk_80mhz)
ROUTE         1     0.238     R36C57C.Q0 to     R36C53D.M0 cic_cosine_out_9 (to cic_sine_clk)
                  --------
                    0.402   (40.8% logic, 59.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_1637:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R36C57C.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator_inst/SLICE_1580:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 cic_sine_inst/SLICE_1641
ROUTE        55     1.011     R59C67A.Q0 to    R36C53D.CLK cic_sine_clk
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.866ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_cosine_inst/data_out_i0_i5  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator_inst/mult_result_q_res2_e1__i6  (to cic_sine_clk +)

   Delay:               0.457ns  (35.7% logic, 64.3% route), 1 logic levels.

 Constraint Details:

      0.457ns physical path delay SLICE_1634 to AMDemodulator_inst/SLICE_1582 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.866ns

 Physical Path Details:

      Data path SLICE_1634 to AMDemodulator_inst/SLICE_1582:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R36C53B.CLK to     R36C53B.Q1 SLICE_1634 (from clk_80mhz)
ROUTE         1     0.294     R36C53B.Q1 to     R35C53D.M0 cic_cosine_out_5 (to cic_sine_clk)
                  --------
                    0.457   (35.7% logic, 64.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_1634:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R36C53B.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator_inst/SLICE_1582:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 cic_sine_inst/SLICE_1641
ROUTE        55     1.011     R59C67A.Q0 to    R35C53D.CLK cic_sine_clk
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.865ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_cosine_inst/data_out_i0_i0  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator_inst/mult_result_q_res2_e1__i1  (to cic_sine_clk +)

   Delay:               0.458ns  (35.8% logic, 64.2% route), 1 logic levels.

 Constraint Details:

      0.458ns physical path delay cic_cosine_inst/SLICE_1631 to AMDemodulator_inst/SLICE_1584 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.865ns

 Physical Path Details:

      Data path cic_cosine_inst/SLICE_1631 to AMDemodulator_inst/SLICE_1584:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R36C56C.CLK to     R36C56C.Q0 cic_cosine_inst/SLICE_1631 (from clk_80mhz)
ROUTE         1     0.294     R36C56C.Q0 to     R36C53C.M1 cic_cosine_out_0 (to cic_sine_clk)
                  --------
                    0.458   (35.8% logic, 64.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to cic_cosine_inst/SLICE_1631:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R36C56C.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator_inst/SLICE_1584:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 cic_sine_inst/SLICE_1641
ROUTE        55     1.011     R59C67A.Q0 to    R36C53C.CLK cic_sine_clk
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.865ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_cosine_inst/data_out_i0_i6  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator_inst/mult_result_q_res2_e1__i7  (to cic_sine_clk +)

   Delay:               0.458ns  (35.8% logic, 64.2% route), 1 logic levels.

 Constraint Details:

      0.458ns physical path delay SLICE_1635 to AMDemodulator_inst/SLICE_1581 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.865ns

 Physical Path Details:

      Data path SLICE_1635 to AMDemodulator_inst/SLICE_1581:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R36C53A.CLK to     R36C53A.Q0 SLICE_1635 (from clk_80mhz)
ROUTE         1     0.294     R36C53A.Q0 to     R35C53C.M1 cic_cosine_out_6 (to cic_sine_clk)
                  --------
                    0.458   (35.8% logic, 64.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_1635:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R36C53A.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator_inst/SLICE_1581:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 cic_sine_inst/SLICE_1641
ROUTE        55     1.011     R59C67A.Q0 to    R35C53C.CLK cic_sine_clk
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.840ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_cosine_inst/data_out_i0_i2  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator_inst/mult_result_q_res2_e1__i3  (to cic_sine_clk +)

   Delay:               0.483ns  (34.0% logic, 66.0% route), 1 logic levels.

 Constraint Details:

      0.483ns physical path delay SLICE_1633 to AMDemodulator_inst/SLICE_1583 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.840ns

 Physical Path Details:

      Data path SLICE_1633 to AMDemodulator_inst/SLICE_1583:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R36C54C.CLK to     R36C54C.Q0 SLICE_1633 (from clk_80mhz)
ROUTE         1     0.319     R36C54C.Q0 to     R35C53B.M1 cic_cosine_out_2 (to cic_sine_clk)
                  --------
                    0.483   (34.0% logic, 66.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_1633:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R36C54C.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator_inst/SLICE_1583:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 cic_sine_inst/SLICE_1641
ROUTE        55     1.011     R59C67A.Q0 to    R35C53B.CLK cic_sine_clk
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.839ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_cosine_inst/data_out_i0_i8  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator_inst/mult_result_q_res2_e1__i9  (to cic_sine_clk +)

   Delay:               0.484ns  (33.9% logic, 66.1% route), 1 logic levels.

 Constraint Details:

      0.484ns physical path delay SLICE_1636 to AMDemodulator_inst/SLICE_1580 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.839ns

 Physical Path Details:

      Data path SLICE_1636 to AMDemodulator_inst/SLICE_1580:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R36C56B.CLK to     R36C56B.Q0 SLICE_1636 (from clk_80mhz)
ROUTE         1     0.320     R36C56B.Q0 to     R36C53D.M1 cic_cosine_out_8 (to cic_sine_clk)
                  --------
                    0.484   (33.9% logic, 66.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_1636:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R36C56B.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator_inst/SLICE_1580:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 cic_sine_inst/SLICE_1641
ROUTE        55     1.011     R59C67A.Q0 to    R36C53D.CLK cic_sine_clk
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.827ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_cosine_inst/data_out_i0_i4  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator_inst/mult_result_q_res2_e1__i5  (to cic_sine_clk +)

   Delay:               0.496ns  (33.1% logic, 66.9% route), 1 logic levels.

 Constraint Details:

      0.496ns physical path delay SLICE_1634 to AMDemodulator_inst/SLICE_1582 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.827ns

 Physical Path Details:

      Data path SLICE_1634 to AMDemodulator_inst/SLICE_1582:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R36C53B.CLK to     R36C53B.Q0 SLICE_1634 (from clk_80mhz)
ROUTE         1     0.332     R36C53B.Q0 to     R35C53D.M1 cic_cosine_out_4 (to cic_sine_clk)
                  --------
                    0.496   (33.1% logic, 66.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_1634:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R36C53B.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator_inst/SLICE_1582:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 cic_sine_inst/SLICE_1641
ROUTE        55     1.011     R59C67A.Q0 to    R35C53D.CLK cic_sine_clk
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.782ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cic_cosine_inst/data_out_i0_i1  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator_inst/mult_result_q_res2_e1__i2  (to cic_sine_clk +)

   Delay:               0.541ns  (30.3% logic, 69.7% route), 1 logic levels.

 Constraint Details:

      0.541ns physical path delay cic_cosine_inst/SLICE_1632 to AMDemodulator_inst/SLICE_1584 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.782ns

 Physical Path Details:

      Data path cic_cosine_inst/SLICE_1632 to AMDemodulator_inst/SLICE_1584:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R36C55A.CLK to     R36C55A.Q0 cic_cosine_inst/SLICE_1632 (from clk_80mhz)
ROUTE         1     0.377     R36C55A.Q0 to     R36C53C.M0 cic_cosine_out_1 (to cic_sine_clk)
                  --------
                    0.541   (30.3% logic, 69.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to cic_cosine_inst/SLICE_1632:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R36C55A.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator_inst/SLICE_1584:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 cic_sine_inst/SLICE_1641
ROUTE        55     1.011     R59C67A.Q0 to    R36C53C.CLK cic_sine_clk
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_80mhz" 83.333333 MHz |             |             |
;                                       |     0.000 ns|     0.176 ns|   1  
                                        |             |             |
FREQUENCY NET "clk_25mhz_c" 25.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "clk_25mhz" 25.000000    |             |             |
MHz ;                                   |            -|            -|   1 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=mult_i_b_11">mult_i_b_11</a>                             |      14|      14|     29.17%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: uart_rx_inst/UartClk[2]   Source: uart_rx_inst/SLICE_2469.Q0   Loads: 29
   Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;

Clock Domain: clk_80mhz   Source: PLL_inst/PLLInst_0.CLKOP   Loads: 1589
   Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;

   Data transfers from:
   Clock Domain: uart_rx_inst/UartClk[2]   Source: uart_rx_inst/SLICE_2469.Q0
      Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;   Transfers: 9

   Clock Domain: cic_sine_clk   Source: cic_sine_inst/SLICE_1641.Q0
      Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;   Transfers: 10

Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: cic_sine_clk   Source: cic_sine_inst/SLICE_1641.Q0   Loads: 55
   Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_80mhz   Source: PLL_inst/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;   Transfers: 24


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 48  Score: 21287
Cumulative negative slack: 21287

Constraints cover 2231290939 paths, 4 nets, and 16834 connections (99.88% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 4118 (setup), 48 (hold)
Score: 4554832 (setup), 21287 (hold)
Cumulative negative slack: 4576119 (4554832+21287)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
