############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode s_axilite "wsrsa1024" base_mem
set_directive_interface -mode s_axilite "wsrsa1024" result_mem
set_directive_interface -mode s_axilite "wsrsa1024" modulus_mem
set_directive_interface -mode s_axilite "wsrsa1024" publexp_mem
set_directive_interface -mode s_axilite "wsrsa1024"
set_directive_interface -mode ap_vld "wsrsa1024" xbar_dbg
set_directive_interface -mode s_axilite "wsrsa1024" xbar0
set_directive_interface -mode s_axilite "wsrsa1024" Mbar0
