#ifndef _AW8624_REG_H_
#define _AW8624_REG_H_

/********************************************
 * Register List
 *******************************************/
#define AW8624_REG_ID			0x00
#define AW8624_REG_SYSST		0x01
#define AW8624_REG_SYSINT		0x02
#define AW8624_REG_SYSINTM		0x03
#define AW8624_REG_SYSCTRL		0x04
#define AW8624_REG_GO			0x05
#define AW8624_REG_RTP_DATA		0x06
#define AW8624_REG_WAVSEQ1		0x07
#define AW8624_REG_WAVSEQ2		0x08
#define AW8624_REG_WAVSEQ3		0x09
#define AW8624_REG_WAVSEQ4		0x0a
#define AW8624_REG_WAVSEQ5		0x0b
#define AW8624_REG_WAVSEQ6		0x0c
#define AW8624_REG_WAVSEQ7		0x0d
#define AW8624_REG_WAVSEQ8		0x0e
#define AW8624_REG_WAVLOOP1		0x0f
#define AW8624_REG_WAVLOOP2		0x10
#define AW8624_REG_WAVLOOP3		0x11
#define AW8624_REG_WAVLOOP4		0x12
#define AW8624_REG_MAIN_LOOP		0x13
#define AW8624_REG_TRG1_SEQP		0x14
#define AW8624_REG_TRG1_SEQN		0x17
#define AW8624_REG_PLAY_PRIO		0x1a
#define AW8624_REG_TRG_CFG1		0x1b
#define AW8624_REG_TRG_CFG2		0x1c
#define AW8624_REG_DBGCTRL		0x20
#define AW8624_REG_BASE_ADDRH		0x21
#define AW8624_REG_BASE_ADDRL		0x22
#define AW8624_REG_FIFO_AEH		0x23
#define AW8624_REG_FIFO_AEL		0x24
#define AW8624_REG_FIFO_AFH		0x25
#define AW8624_REG_FIFO_AFL		0x26
#define AW8624_REG_WAKE_DLY		0x27
#define AW8624_REG_START_DLY		0x28
#define AW8624_REG_END_DLY_H		0x29
#define AW8624_REG_END_DLY_L		0x2a
#define AW8624_REG_DATCTRL		0x2b
#define AW8624_REG_PWMDEL		0x2c
#define AW8624_REG_PWMPRC		0x2d
#define AW8624_REG_PWMDBG		0x2e
#define AW8624_REG_LDOCTRL		0x2f
#define AW8624_REG_DBGSTAT		0x30
#define AW8624_REG_WAVECTRL		0x31
#define AW8624_REG_BRAKE0_CTRL		0x32
#define AW8624_REG_BRAKE1_CTRL		0x33
#define AW8624_REG_BRAKE2_CTRL		0x34
#define AW8624_REG_BRAKE_NUM		0x35
#define AW8624_REG_ANADBG1		0x36
#define AW8624_REG_ANADBG2		0x37
#define AW8624_REG_ANACTRL		0x38
#define AW8624_REG_SW_BRAKE		0x39
#define AW8624_REG_GLBDBG		0x3a
#define AW8624_REG_DATDBG		0x3b
#define AW8624_REG_WDCTRL		0x3c
#define AW8624_REG_HDRVDBG		0x3d
#define AW8624_REG_PRLVL		0x3e
#define AW8624_REG_PRTIME		0x3f
#define AW8624_REG_RAMADDRH		0x40
#define AW8624_REG_RAMADDRL		0x41
#define AW8624_REG_RAMDATA		0x42
#define AW8624_REG_TM			0x43
#define AW8624_REG_BRA_MAX_NUM		0x44
#define AW8624_REG_BEMF_ERM_FAC		0x45
#define AW8624_REG_BEMF_BRA_FAC		0x46
#define AW8624_REG_GLB_STATE		0x47
#define AW8624_REG_CONT_CTRL		0x48
#define AW8624_REG_F_PRE_H		0x49
#define AW8624_REG_F_PRE_L		0x4a
#define AW8624_REG_TD_H			0x4b
#define AW8624_REG_TD_L			0x4c
#define AW8624_REG_TSET			0x4d
#define AW8624_REG_THRS_BRA_RAP		0x4e
#define AW8624_REG_THRS_BRA_END		0x4f
#define AW8624_REG_EF_CTRL		0x50
#define AW8624_REG_EF_WDATAH		0x53
#define AW8624_REG_EF_WDATAL		0x54
#define AW8624_REG_EF_RDATAH		0x55
#define AW8624_REG_EF_RDATAL		0x56
#define AW8624_REG_DLY			0x57
#define AW8624_REG_EF_WR_WIDTH		0x58
#define AW8624_REG_EF_RD_WIDTH		0x59
#define AW8624_REG_TRIM_LRA		0x5b
#define AW8624_REG_TRIM_OSC		0x5c
#define AW8624_REG_R_SPARE		0x5d
#define AW8624_REG_D2SCFG		0x5e
#define AW8624_REG_DETCTRL		0x5f
#define AW8624_REG_RLDET		0x60
#define AW8624_REG_OSDET		0x61
#define AW8624_REG_VBATDET		0x62
#define AW8624_REG_TESTDET		0x63
#define AW8624_REG_DETLO		0x64
#define AW8624_REG_BEMFDBG		0x65
#define AW8624_REG_ADCTEST		0x66
#define AW8624_REG_BEMFTEST		0x67
#define AW8624_REG_F_LRA_F0_H		0x68
#define AW8624_REG_F_LRA_F0_L		0x69
#define AW8624_REG_F_LRA_CONT_H		0x6a
#define AW8624_REG_F_LRA_CONT_L		0x6b
#define AW8624_REG_WAIT_VOL_MP		0x6e
#define AW8624_REG_WAIT_VOL_MN		0x6f
#define AW8624_REG_BEMF_VOL_H		0x70
#define AW8624_REG_BEMF_VOL_L		0x71
#define AW8624_REG_ZC_THRSH_H		0x72
#define AW8624_REG_ZC_THRSH_L		0x73
#define AW8624_REG_BEMF_VTHH_H		0x74
#define AW8624_REG_BEMF_VTHH_L		0x75
#define AW8624_REG_BEMF_VTHL_H		0x76
#define AW8624_REG_BEMF_VTHL_L		0x77
#define AW8624_REG_BEMF_NUM		0x78
#define AW8624_REG_DRV_TIME		0x79
#define AW8624_REG_TIME_NZC		0x7a
#define AW8624_REG_DRV_LVL		0x7b
#define AW8624_REG_DRV_LVL_OV		0x7c
#define AW8624_REG_NUM_F0_1		0x7d
#define AW8624_REG_NUM_F0_2		0x7e
#define AW8624_REG_NUM_F0_3		0x7f



/********************************************
 * Register Access
 *******************************************/
#define REG_NONE_ACCESS		0
#define REG_RD_ACCESS		(1 << 0)
#define REG_WR_ACCESS			(1 << 1)
#define AW8624_REG_MAX 0xff


const unsigned char aw8624_reg_access[AW8624_REG_MAX] = {
	[AW8624_REG_ID] = REG_RD_ACCESS,
	[AW8624_REG_SYSST] = REG_RD_ACCESS,
	[AW8624_REG_SYSINT] = REG_RD_ACCESS,
	[AW8624_REG_SYSINTM] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_SYSCTRL] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_GO] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_RTP_DATA] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_WAVSEQ1] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_WAVSEQ2] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_WAVSEQ3] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_WAVSEQ4] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_WAVSEQ5] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_WAVSEQ6] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_WAVSEQ7] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_WAVSEQ8] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_WAVLOOP1] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_WAVLOOP2] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_WAVLOOP3] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_WAVLOOP4] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_MAIN_LOOP] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_TRG1_SEQP] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_TRG1_SEQN] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_PLAY_PRIO] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_TRG_CFG1] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_TRG_CFG2] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_DBGCTRL] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_BASE_ADDRH] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_BASE_ADDRL] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_FIFO_AEH] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_FIFO_AEL] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_FIFO_AFH] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_FIFO_AFL] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_WAKE_DLY] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_START_DLY] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_END_DLY_H] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_END_DLY_L] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_DATCTRL] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_PWMDEL] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_PWMPRC] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_PWMDBG] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_LDOCTRL] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_DBGSTAT] = REG_RD_ACCESS,
	[AW8624_REG_WAVECTRL] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_BRAKE0_CTRL] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_BRAKE1_CTRL] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_BRAKE2_CTRL] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_BRAKE_NUM] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_ANADBG1] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_ANADBG2] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_ANACTRL] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_SW_BRAKE] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_GLBDBG] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_DATDBG] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_WDCTRL] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_HDRVDBG] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_PRLVL] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_PRTIME] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_RAMADDRH] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_RAMADDRL] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_RAMDATA] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_TM] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_BRA_MAX_NUM] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_BEMF_ERM_FAC] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_BEMF_BRA_FAC] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_GLB_STATE] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_CONT_CTRL] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_F_PRE_H] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_F_PRE_L] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_TD_H] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_TD_L] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_TSET] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_THRS_BRA_RAP] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_THRS_BRA_END] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_EF_CTRL] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_EF_WDATAH] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_EF_WDATAL] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_EF_RDATAH] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_EF_RDATAL] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_DLY] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_EF_WR_WIDTH] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_EF_RD_WIDTH] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_TRIM_LRA] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_TRIM_OSC] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_R_SPARE] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_D2SCFG] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_DETCTRL] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_RLDET] = REG_RD_ACCESS,
	[AW8624_REG_OSDET] = REG_RD_ACCESS,
	[AW8624_REG_VBATDET] = REG_RD_ACCESS,
	[AW8624_REG_TESTDET] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_DETLO] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_BEMFDBG] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_ADCTEST] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_BEMFTEST] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_F_LRA_F0_H] = REG_RD_ACCESS,
	[AW8624_REG_F_LRA_F0_L] = REG_RD_ACCESS,
	[AW8624_REG_F_LRA_CONT_H] = REG_RD_ACCESS,
	[AW8624_REG_F_LRA_CONT_L] = REG_RD_ACCESS,
	[AW8624_REG_WAIT_VOL_MP] = REG_RD_ACCESS,
	[AW8624_REG_WAIT_VOL_MN] = REG_RD_ACCESS,
	[AW8624_REG_BEMF_VOL_H] = REG_RD_ACCESS,
	[AW8624_REG_BEMF_VOL_L] = REG_RD_ACCESS,
	[AW8624_REG_ZC_THRSH_H] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_ZC_THRSH_L] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_BEMF_VTHH_H] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_BEMF_VTHH_L] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_BEMF_VTHL_H] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_BEMF_VTHL_L] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_BEMF_NUM] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_DRV_TIME] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_TIME_NZC] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_DRV_LVL] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_DRV_LVL_OV] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_NUM_F0_1] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_NUM_F0_2] = REG_RD_ACCESS|REG_WR_ACCESS,
	[AW8624_REG_NUM_F0_3] = REG_RD_ACCESS|REG_WR_ACCESS,
};




/******************************************************
 * Register Detail
 *****************************************************/
 /* SYSST  0x01 */
#define AW8624_BIT_SYSST_OVS				(1<<6)
#define AW8624_BIT_SYSST_UVLS				(1<<5)
#define AW8624_BIT_SYSST_FF_AES				(1<<4)
#define AW8624_BIT_SYSST_FF_AFS				(1<<3)
#define AW8624_BIT_SYSST_OCDS				(1<<2)
#define AW8624_BIT_SYSST_OTS				(1<<1)
#define AW8624_BIT_SYSST_DONES				(1<<0)

 /* SYSINT  0x02 */
#define AW8624_BIT_SYSINT_OVI				(1<<6)
#define AW8624_BIT_SYSINT_UVLI				(1<<5)
#define AW8624_BIT_SYSINT_FF_AEI			(1<<4)
#define AW8624_BIT_SYSINT_FF_AFI			(1<<3)
#define AW8624_BIT_SYSINT_OCDI				(1<<2)
#define AW8624_BIT_SYSINT_OTI				(1<<1)
#define AW8624_BIT_SYSINT_DONEI				(1<<0)

 /* SYSINTM 0x03 */
#define AW8624_BIT_SYSINTM_OV_MASK			(~(1<<6))
#define AW8624_BIT_SYSINTM_OV_OFF			(1<<6)
#define AW8624_BIT_SYSINTM_OV_EN			(0<<6)
#define AW8624_BIT_SYSINTM_UVLO_MASK			(~(1<<5))
#define AW8624_BIT_SYSINTM_UVLO_OFF			(1<<5)
#define AW8624_BIT_SYSINTM_UVLO_EN			(0<<5)
#define AW8624_BIT_SYSINTM_FF_AE_MASK			(~(1<<4))
#define AW8624_BIT_SYSINTM_FF_AE_OFF			(1<<4)
#define AW8624_BIT_SYSINTM_FF_AE_EN			(0<<4)
#define AW8624_BIT_SYSINTM_FF_AF_MASK			(~(1<<3))
#define AW8624_BIT_SYSINTM_FF_AF_OFF			(1<<3)
#define AW8624_BIT_SYSINTM_FF_AF_EN			(0<<3)
#define AW8624_BIT_SYSINTM_OCD_MASK			(~(1<<2))
#define AW8624_BIT_SYSINTM_OCD_OFF			(1<<2)
#define AW8624_BIT_SYSINTM_OCD_EN			(0<<2)
#define AW8624_BIT_SYSINTM_OT_MASK			(~(1<<1))
#define AW8624_BIT_SYSINTM_OT_OFF			(1<<1)
#define AW8624_BIT_SYSINTM_OT_EN			(0<<1)
#define AW8624_BIT_SYSINTM_DONE_MASK			(~(1<<0))
#define AW8624_BIT_SYSINTM_DONE_OFF			(1<<0)
#define AW8624_BIT_SYSINTM_DONE_EN			(0<<0)

 /* SYSCTRL 0x04 */
#define AW8624_BIT_SYSCTRL_WAVDAT_MODE_MASK		(~(3<<6))
#define AW8624_BIT_SYSCTRL_WAVDAT_MODE_4X		(3<<6)
#define AW8624_BIT_SYSCTRL_WAVDAT_MODE_2X		(0<<6)
#define AW8624_BIT_SYSCTRL_WAVDAT_MODE_1X		(1<<6)
#define AW8624_BIT_SYSCTRL_RAMINIT_MASK			(~(1<<5))
#define AW8624_BIT_SYSCTRL_RAMINIT_EN			(1<<5)
#define AW8624_BIT_SYSCTRL_RAMINIT_OFF			(0<<5)
#define AW8624_BIT_SYSCTRL_PLAY_MODE_MASK		(~(3<<2))
#define AW8624_BIT_SYSCTRL_PLAY_MODE_CONT		(2<<2)
#define AW8624_BIT_SYSCTRL_PLAY_MODE_RTP		(1<<2)
#define AW8624_BIT_SYSCTRL_PLAY_MODE_RAM		(0<<2)
#define AW8624_BIT_SYSCTRL_WORK_MODE_MASK		(~(1<<0))
#define AW8624_BIT_SYSCTRL_STANDBY			(1<<0)
#define AW8624_BIT_SYSCTRL_ACTIVE			(0<<0)

 /* GO 0x05 */
#define AW8624_BIT_GO_MASK				(~(1<<0))
#define AW8624_BIT_GO_ENABLE				(1<<0)
#define AW8624_BIT_GO_DISABLE				(0<<0)

 /* WAVSEQ1 0x07 */
#define AW8624_BIT_WAVSEQ1_WAIT				(1<<7)
#define AW8624_BIT_WAVSEQ1_WAV_FRM_SEQ1_MASK		(~(127<<0))

 /* WAVSEQ2 0x08 */
#define AW8624_BIT_WAVSEQ2_WAIT				(1<<7)
#define AW8624_BIT_WAVSEQ2_WAV_FRM_SEQ2_MASK		(~(127<<0))

 /* WAVSEQ3 0x09 */
#define AW8624_BIT_WAVSEQ3_WAIT				(1<<7)
#define AW8624_BIT_WAVSEQ3_WAV_FRM_SEQ3_MASK		(~(127<<0))

 /* WAVSEQ4 0x0A */
#define AW8624_BIT_WAVSEQ4_WAIT				(1<<7)
#define AW8624_BIT_WAVSEQ4_WAV_FRM_SEQ4_MASK		(~(127<<0))

 /* WAVSEQ5 0X0B */
#define AW8624_BIT_WAVSEQ5_WAIT				(1<<7)
#define AW8624_BIT_WAVSEQ5_WAV_FRM_SEQ5_MASK		(~(127<<0))

 /* WAVSEQ6 0X0C */
#define AW8624_BIT_WAVSEQ6_WAIT				(1<<7)
#define AW8624_BIT_WAVSEQ6_WAV_FRM_SEQ6_MASK		(~(127<<0))

 /* WAVSEQ7 */
#define AW8624_BIT_WAVSEQ7_WAIT				(1<<7)
#define AW8624_BIT_WAVSEQ7_WAV_FRM_SEQ7_MASK		(~(127<<0))

 /* WAVSEQ8 */
#define AW8624_BIT_WAVSEQ8_WAIT				(1<<7)
#define AW8624_BIT_WAVSEQ8_WAV_FRM_SEQ8_MASK		(~(127<<0))

 /* WAVLOOP */
#define AW8624_BIT_WAVLOOP_SEQN_MASK			(~(15<<4))
#define AW8624_BIT_WAVLOOP_SEQNP1_MASK			(~(15<<0))
#define AW8624_BIT_WAVLOOP_INIFINITELY			(15<<0)

 /* WAVLOOP1 */
#define AW8624_BIT_WAVLOOP1_SEQ1_MASK			(~(15<<4))
#define AW8624_BIT_WAVLOOP1_SEQ2_MASK			(~(15<<0))

 /* WAVLOOP2 */
#define AW8624_BIT_WAVLOOP2_SEQ3_MASK			(~(15<<4))
#define AW8624_BIT_WAVLOOP2_SEQ4_MASK			(~(15<<0))

 /* WAVLOOP3 */
#define AW8624_BIT_WAVLOOP3_SEQ5_MASK			(~(15<<4))
#define AW8624_BIT_WAVLOOP3_SEQ6_MASK			(~(15<<0))

 /* WAVLOOP4 */
#define AW8624_BIT_WAVLOOP4_SEQ7_MASK			(~(15<<4))
#define AW8624_BIT_WAVLOOP4_SEQ8_MASK			(~(15<<0))


 /* PLAYPRIO */
#define AW8624_BIT_PLAYPRIO_GO_MASK			(~(3<<6))
#define AW8624_BIT_PLAYPRIO_TRIG3_MASK			(~(3<<4))
#define AW8624_BIT_PLAYPRIO_TRIG2_MASK			(~(3<<2))
#define AW8624_BIT_PLAYPRIO_TRIG1_MASK			(~(3<<0))

 /* TRGCFG1 */
#define AW8624_BIT_TRGCFG1_TRG3_POLAR_MASK		(~(1<<5))
#define AW8624_BIT_TRGCFG1_TRG3_POLAR_NEG		(1<<5)
#define AW8624_BIT_TRGCFG1_TRG3_POLAR_POS		(0<<5)
#define AW8624_BIT_TRGCFG1_TRG3_EDGE_MASK		(~(1<<4))
#define AW8624_BIT_TRGCFG1_TRG3_EDGE_POS		(1<<4)
#define AW8624_BIT_TRGCFG1_TRG3_EDGE_POS_NEG		(0<<4)
#define AW8624_BIT_TRGCFG1_TRG2_POLAR_MASK		(~(1<<3))
#define AW8624_BIT_TRGCFG1_TRG2_POLAR_NEG		(1<<3)
#define AW8624_BIT_TRGCFG1_TRG2_POLAR_POS		(0<<3)
#define AW8624_BIT_TRGCFG1_TRG2_EDGE_MASK		(~(1<<2))
#define AW8624_BIT_TRGCFG1_TRG2_EDGE_POS		(1<<2)
#define AW8624_BIT_TRGCFG1_TRG2_EDGE_POS_NEG		(0<<2)
#define AW8624_BIT_TRGCFG1_TRG1_POLAR_MASK		(~(1<<1))
#define AW8624_BIT_TRGCFG1_TRG1_POLAR_NEG		(1<<1)
#define AW8624_BIT_TRGCFG1_TRG1_POLAR_POS		(0<<1)
#define AW8624_BIT_TRGCFG1_TRG1_EDGE_MASK		(~(1<<0))
#define AW8624_BIT_TRGCFG1_TRG1_EDGE_POS		(1<<0)
#define AW8624_BIT_TRGCFG1_TRG1_EDGE_POS_NEG		(0<<0)

 /* TRGCFG2 */
#define AW8624_BIT_TRGCFG2_TRG3_ENABLE_MASK		(~(1<<2))
#define AW8624_BIT_TRGCFG2_TRG3_ENABLE			(1<<2)
#define AW8624_BIT_TRGCFG2_TRG3_DISABLE			(0<<2)
#define AW8624_BIT_TRGCFG2_TRG2_ENABLE_MASK		(~(1<<1))
#define AW8624_BIT_TRGCFG2_TRG2_ENABLE			(1<<1)
#define AW8624_BIT_TRGCFG2_TRG2_DISABLE			(0<<1)
#define AW8624_BIT_TRGCFG2_TRG1_ENABLE_MASK		(~(1<<0))
#define AW8624_BIT_TRGCFG2_TRG1_ENABLE			(1<<0)
#define AW8624_BIT_TRGCFG2_TRG1_DISABLE			(0<<0)

/*DBGCTRL 0X20 */
#define AW8624_BIT_DBGCTRL_INTN_TRG_SEL_MASK		(~(1<<5))
#define AW8624_BIT_DBGCTRL_INTN_SEL_ENABLE		(1<<5)
#define AW8624_BIT_DBGCTRL_TRG_SEL_ENABLE		(0<<5)
#define AW8624_BIT_DBGCTRL_INTMODE_MASK			(~(3<<2))
#define AW8624_BIT_DBGCTRL_INTN_LEVEL_MODE		(0<<2)
#define AW8624_BIT_DBGCTRL_INTN_EDGE_MODE		(1<<2)
#define AW8624_BIT_DBGCTRL_INTN_POSEDGE_MODE		(2<<2)
#define AW8624_BIT_DBGCTRL_INTN_BOTH_EDGE_MODE		(3<<2)


 /* DATCTRL */
#define AW8624_BIT_DATCTRL_FC_MASK			(~(1<<6))
#define AW8624_BIT_DATCTRL_FC_1000HZ			(3<<6)
#define AW8624_BIT_DATCTRL_FC_800HZ			(3<<6)
#define AW8624_BIT_DATCTRL_FC_600HZ			(1<<6)
#define AW8624_BIT_DATCTRL_FC_400HZ			(0<<6)
#define AW8624_BIT_DATCTRL_LPF_ENABLE_MASK		(~(1<<5))
#define AW8624_BIT_DATCTRL_LPF_ENABLE			(1<<5)
#define AW8624_BIT_DATCTRL_LPF_DISABLE			(0<<5)

 /*PWMPRC 0X2D */
#define AW8624_BIT_PWMPRC_PRC_EN_MASK			(~(1<<7))
#define AW8624_BIT_PWMPRC_PRC_ENABLE			(1<<7)
#define AW8624_BIT_PWMPRC_PRC_DISABLE			(0<<7)
#define AW8624_BIT_PWMPRC_PRCTIME_MASK			(~(0x7f<<0))

 /* REG:0X2E PWMDBG */
#define AW8624_BIT_PWMDBG_PWM_MODE_MASK			(~(3<<5))
#define AW8624_BIT_PWMDBG_PWM_12K			(3<<5)
#define AW8624_BIT_PWMDBG_PWM_24K			(2<<5)
#define AW8624_BIT_PWMDBG_PWM_48K			(0<<5)

 /* WAVECTRL */
#define AW8624_BIT_WAVECTRL_NUM_OV_DRIVER_MASK		(~(0xF<<4))
#define AW8624_BIT_WAVECTRL_NUM_OV_DRIVER		(0<<4)

 /* CONT_CTRL */
#define AW8624_BIT_CONT_CTRL_ZC_DETEC_MASK		(~(1<<7))
#define AW8624_BIT_CONT_CTRL_ZC_DETEC_ENABLE		(1<<7)
#define AW8624_BIT_CONT_CTRL_ZC_DETEC_DISABLE		(0<<7)
#define AW8624_BIT_CONT_CTRL_WAIT_PERIOD_MASK		(~(3<<5))
#define AW8624_BIT_CONT_CTRL_WAIT_8PERIOD		(3<<5)
#define AW8624_BIT_CONT_CTRL_WAIT_4PERIOD		(2<<5)
#define AW8624_BIT_CONT_CTRL_WAIT_2PERIOD		(1<<5)
#define AW8624_BIT_CONT_CTRL_WAIT_1PERIOD		(0<<5)
#define AW8624_BIT_CONT_CTRL_MODE_MASK			(~(1<<4))
#define AW8624_BIT_CONT_CTRL_BY_DRV_TIME		(1<<4)
#define AW8624_BIT_CONT_CTRL_BY_GO_SIGNAL		(0<<4)
#define AW8624_BIT_CONT_CTRL_EN_CLOSE_MASK		(~(1<<3))
#define AW8624_BIT_CONT_CTRL_CLOSE_PLAYBACK		(1<<3)
#define AW8624_BIT_CONT_CTRL_OPEN_PLAYBACK		(0<<3)
#define AW8624_BIT_CONT_CTRL_F0_DETECT_MASK		(~(1<<2))
#define AW8624_BIT_CONT_CTRL_F0_DETECT_ENABLE		(1<<2)
#define AW8624_BIT_CONT_CTRL_F0_DETECT_DISABLE		(0<<2)
#define AW8624_BIT_CONT_CTRL_O2C_MASK			(~(1<<1))
#define AW8624_BIT_CONT_CTRL_O2C_ENABLE			(1<<1)
#define AW8624_BIT_CONT_CTRL_O2C_DISABLE		(0<<1)
#define AW8624_BIT_CONT_CTRL_AUTO_BRK_MASK		(~(1<<0))
#define AW8624_BIT_CONT_CTRL_AUTO_BRK_ENABLE		(1<<0)
#define AW8624_BIT_CONT_CTRL_AUTO_BRK_DISABLE		(0<<0)

#define AW8624_BIT_D2SCFG_CLK_ADC_MASK			(~(7<<4))
#define AW8624_BIT_D2SCFG_CLK_ASC_1P5MHZ		(3<<4)

 /* DETCTRL */
#define AW8624_BIT_DETCTRL_RL_OS_MASK			(~(1<<6))
#define AW8624_BIT_DETCTRL_RL_DETECT			(1<<6)
#define AW8624_BIT_DETCTRL_OS_DETECT			(0<<6)
#define AW8624_BIT_DETCTRL_PROTECT_MASK			(~(1<<5))
#define AW8624_BIT_DETCTRL_PROTECT_NO_ACTION		(1<<5)
#define AW8624_BIT_DETCTRL_PROTECT_SHUTDOWN		(0<<5)
#define AW8624_BIT_DETCTRL_VBAT_GO_MASK			(~(1<<1))
#define AW8624_BIT_DETCTRL_VABT_GO_ENABLE		(1<<1)
#define AW8624_BIT_DETCTRL_VBAT_GO_DISBALE		(0<<1)
#define AW8624_BIT_DETCTRL_DIAG_GO_MASK			(~(1<<0))
#define AW8624_BIT_DETCTRL_DIAG_GO_ENABLE		(1<<0)
#define AW8624_BIT_DETCTRL_DIAG_GO_DISABLE		(0<<0)


 /* VBAT MODE */
#define AW8624_BIT_DETCTRL_VBAT_MODE_MASK		(~(1<<6))
#define AW8624_BIT_DETCTRL_VBAT_HW_COMP			(1<<6)
#define AW8624_BIT_DETCTRL_VBAT_SW_COMP			(0<<6)


 /* ANACTRL */
#define AW8624_BIT_ANACTRL_LRA_SRC_MASK			(~(1<<5))
#define AW8624_BIT_ANACTRL_LRA_SRC_REG			(1<<5)
#define AW8624_BIT_ANACTRL_LRA_SRC_EFUSE		(0<<5)
#define AW8624_BIT_ANACTRL_EN_IO_PD1_MASK		(~(1<<0))
#define AW8624_BIT_ANACTRL_EN_IO_PD1_HIGH		(1<<0)
#define AW8624_BIT_ANACTRL_EN_IO_PD1_LOW		(0<<0)

/* SW_BRAKE */
#define AW8624_BIT_EN_BRAKE_CONT_MASK			(~(1<<3))
#define AW8624_BIT_EN_BRAKE_CONT_ENABLE			(1<<3)
#define AW8624_BIT_EN_BRAKE_CONT_DISABLE		(0<<3)
#define AW8624_BIT_EN_BRAKE_RAM_MASK			(~(1<<2))
#define AW8624_BIT_EN_BRAKE_RAM_ENABLE			(1<<2)
#define AW8624_BIT_EN_BRAKE_RAM_DISABLE			(0<<2)
#define AW8624_BIT_EN_BRAKE_RTP_MASK			(~(1<<1))
#define AW8624_BIT_EN_BRAKE_RTP_ENABLE			(1<<1)
#define AW8624_BIT_EN_BRAKE_RTP_DISABLE			(0<<1)
#define AW8624_BIT_EN_BRAKE_TRIG_MASK			(~(1<<0))
#define AW8624_BIT_EN_BRAKE_TRIG_ENABLE			(1<<0)
#define AW8624_BIT_EN_BRAKE_TRIG_DISABLE		(0<<0)

/* PRLVL */
#define AW8624_BIT_PRLVL_PR_EN_MASK			(~(1<<7))
#define AW8624_BIT_PRLVL_PR_ENABLE			(1<<7)
#define AW8624_BIT_PRLVL_PR_DISABLE			(0<<7)
#define AW8624_BIT_PRLVL_PRLVL_MASK			(~(0x7f<<0))

/* PRTIME */
#define AW8624_BIT_PRTIME_PRTIME_MASK			(~(0xff<<0))

#define AW8624_BIT_BEMF_NUM_BRK_MASK			(~(0xf<<0))

/* TD_H 0x4b TD_brake */
#define AW8624_BIT_TDH_TD_BRAKE_MASK			(~(0xF<<4))
#define AW8624_BIT_R_SPARE_MASK				(~(1<<7))
#define AW8624_BIT_R_SPARE_ENABLE			(1<<7)
 /* PWMDBG */
#define AW8624_BIT_D2SCFG_DS_GAIN_MASK			(~(7<<0))
#define AW8624_BIT_D2SCFG_DS_GAIN_40			(7<<0)
#endif

