Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-14_12-03-08/37-openroad-resizertimingpostcts/DigitalSine.odb'…
Reading design constraints file at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/cons.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000066    0.120286 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.036048    0.175855    0.296142 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.036048    0.000015    0.296156 v fanout55/A (sg13g2_buf_8)
     6    0.030091    0.026657    0.081618    0.377774 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.026657    0.000027    0.377801 v _218_/A1 (sg13g2_o21ai_1)
     1    0.003333    0.044389    0.086154    0.463955 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.044389    0.000005    0.463960 ^ _219_/A (sg13g2_inv_1)
     1    0.001596    0.016954    0.028050    0.492010 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.016954    0.000000    0.492011 v _301_/D (sg13g2_dfrbpq_1)
                                              0.492011   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000066    0.120286 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.270286   clock uncertainty
                                  0.000000    0.270286   clock reconvergence pessimism
                                 -0.032735    0.237551   library hold time
                                              0.237551   data required time
---------------------------------------------------------------------------------------------
                                              0.237551   data required time
                                             -0.492011   data arrival time
---------------------------------------------------------------------------------------------
                                              0.254460   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000066    0.120286 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.036048    0.175855    0.296142 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.036048    0.000015    0.296156 v fanout55/A (sg13g2_buf_8)
     6    0.030091    0.026657    0.081618    0.377774 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.026657    0.000030    0.377804 v _213_/A (sg13g2_nand3_1)
     2    0.009639    0.051348    0.053411    0.431215 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.051348    0.000030    0.431245 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002088    0.029621    0.057403    0.488648 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.029621    0.000004    0.488652 v _300_/D (sg13g2_dfrbpq_1)
                                              0.488652   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000058    0.120278 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.270278   clock uncertainty
                                  0.000000    0.270278   clock reconvergence pessimism
                                 -0.036750    0.233528   library hold time
                                              0.233528   data required time
---------------------------------------------------------------------------------------------
                                              0.233528   data required time
                                             -0.488652   data arrival time
---------------------------------------------------------------------------------------------
                                              0.255124   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000058    0.120278 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009107    0.036670    0.176372    0.296650 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.036670    0.000035    0.296685 v output2/A (sg13g2_buf_2)
     1    0.050792    0.086539    0.135668    0.432353 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.086539    0.000150    0.432503 v sign (out)
                                              0.432503   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.432503   data arrival time
---------------------------------------------------------------------------------------------
                                              0.282503   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018352    0.040775    0.192244    0.311748 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040775    0.000062    0.311809 v fanout58/A (sg13g2_buf_8)
     7    0.035313    0.028524    0.085696    0.397505 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028524    0.000111    0.397616 v _210_/B (sg13g2_xnor2_1)
     1    0.005466    0.046362    0.064282    0.461898 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.046362    0.000007    0.461905 v _211_/B (sg13g2_xnor2_1)
     1    0.002170    0.029182    0.056086    0.517992 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.029182    0.000005    0.517996 v _299_/D (sg13g2_dfrbpq_2)
                                              0.517996   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.269504   clock uncertainty
                                  0.000000    0.269504   clock reconvergence pessimism
                                 -0.036839    0.232664   library hold time
                                              0.232664   data required time
---------------------------------------------------------------------------------------------
                                              0.232664   data required time
                                             -0.517996   data arrival time
---------------------------------------------------------------------------------------------
                                              0.285332   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000032    0.120252 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009241    0.037059    0.176700    0.296953 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.037059    0.000026    0.296978 v fanout73/A (sg13g2_buf_8)
     8    0.042338    0.030731    0.086338    0.383317 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030732    0.000213    0.383530 v _195_/A (sg13g2_xor2_1)
     2    0.009400    0.044616    0.084771    0.468300 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.044616    0.000007    0.468307 v _196_/B (sg13g2_xor2_1)
     1    0.002121    0.025518    0.053810    0.522118 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.025518    0.000004    0.522122 v _295_/D (sg13g2_dfrbpq_1)
                                              0.522122   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000032    0.120252 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.270252   clock uncertainty
                                  0.000000    0.270252   clock reconvergence pessimism
                                 -0.035449    0.234803   library hold time
                                              0.234803   data required time
---------------------------------------------------------------------------------------------
                                              0.234803   data required time
                                             -0.522122   data arrival time
---------------------------------------------------------------------------------------------
                                              0.287319   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000045    0.119532 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174656    0.294188 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036198    0.000005    0.294192 v fanout71/A (sg13g2_buf_8)
     5    0.028146    0.026027    0.080963    0.375155 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.026027    0.000133    0.375288 v _199_/A (sg13g2_xnor2_1)
     2    0.009925    0.068904    0.089436    0.464724 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.068904    0.000004    0.464728 v _200_/B (sg13g2_xor2_1)
     1    0.001873    0.024674    0.062009    0.526737 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.024674    0.000003    0.526740 v _296_/D (sg13g2_dfrbpq_1)
                                              0.526740   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000045    0.119532 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269532   clock uncertainty
                                  0.000000    0.269532   clock reconvergence pessimism
                                 -0.035358    0.234173   library hold time
                                              0.234173   data required time
---------------------------------------------------------------------------------------------
                                              0.234173   data required time
                                             -0.526740   data arrival time
---------------------------------------------------------------------------------------------
                                              0.292566   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000066    0.120286 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.036048    0.175855    0.296142 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.036048    0.000015    0.296156 v fanout55/A (sg13g2_buf_8)
     6    0.030091    0.026657    0.081618    0.377774 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.026657    0.000038    0.377812 v _191_/B (sg13g2_xnor2_1)
     2    0.010031    0.069288    0.083251    0.461063 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.069288    0.000035    0.461098 v _192_/B (sg13g2_xnor2_1)
     1    0.003262    0.034704    0.068816    0.529914 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.034704    0.000016    0.529930 v _294_/D (sg13g2_dfrbpq_1)
                                              0.529930   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000030    0.120250 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.270250   clock uncertainty
                                  0.000000    0.270250   clock reconvergence pessimism
                                 -0.038361    0.231890   library hold time
                                              0.231890   data required time
---------------------------------------------------------------------------------------------
                                              0.231890   data required time
                                             -0.529930   data arrival time
---------------------------------------------------------------------------------------------
                                              0.298040   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000045    0.119532 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174656    0.294188 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036198    0.000005    0.294192 v fanout71/A (sg13g2_buf_8)
     5    0.028146    0.026027    0.080963    0.375155 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.026027    0.000097    0.375252 v _198_/A (sg13g2_nand2_1)
     1    0.005025    0.030692    0.036602    0.411854 ^ _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.030692    0.000026    0.411880 ^ _203_/B1 (sg13g2_o21ai_1)
     2    0.009576    0.066630    0.071170    0.483050 v _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.066630    0.000036    0.483086 v _204_/B (sg13g2_xor2_1)
     1    0.001895    0.024794    0.061239    0.544325 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.024794    0.000003    0.544328 v _297_/D (sg13g2_dfrbpq_1)
                                              0.544328   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269502   clock uncertainty
                                  0.000000    0.269502   clock reconvergence pessimism
                                 -0.035396    0.234106   library hold time
                                              0.234106   data required time
---------------------------------------------------------------------------------------------
                                              0.234106   data required time
                                             -0.544328   data arrival time
---------------------------------------------------------------------------------------------
                                              0.310222   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000058    0.120278 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009260    0.047235    0.182623    0.302901 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.047235    0.000027    0.302928 ^ _127_/A (sg13g2_inv_1)
     1    0.006665    0.031075    0.042749    0.345677 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.031075    0.000067    0.345744 v output3/A (sg13g2_buf_2)
     1    0.050626    0.086246    0.132806    0.478550 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.086246    0.000120    0.478670 v signB (out)
                                              0.478670   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.478670   data arrival time
---------------------------------------------------------------------------------------------
                                              0.328670   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000014    0.119501 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006556    0.029353    0.169721    0.289222 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.029353    0.000033    0.289256 v fanout64/A (sg13g2_buf_1)
     4    0.025204    0.084094    0.116576    0.405832 v fanout64/X (sg13g2_buf_1)
                                                         net64 (net)
                      0.084094    0.000081    0.405913 v _206_/A (sg13g2_xnor2_1)
     2    0.011085    0.075295    0.118492    0.524405 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.075295    0.000045    0.524450 v _208_/A (sg13g2_xor2_1)
     1    0.002468    0.026332    0.071972    0.596423 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.026332    0.000007    0.596430 v _298_/D (sg13g2_dfrbpq_1)
                                              0.596430   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000014    0.119501 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269501   clock uncertainty
                                  0.000000    0.269501   clock reconvergence pessimism
                                 -0.035884    0.233617   library hold time
                                              0.233617   data required time
---------------------------------------------------------------------------------------------
                                              0.233617   data required time
                                             -0.596430   data arrival time
---------------------------------------------------------------------------------------------
                                              0.362813   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000064    0.316951 ^ fanout58/A (sg13g2_buf_8)
     7    0.035882    0.031562    0.085154    0.402105 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031562    0.000208    0.402313 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.002944    0.019690    0.030188    0.432501 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.019690    0.000004    0.432505 v output11/A (sg13g2_buf_2)
     1    0.052017    0.088300    0.128717    0.561221 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.088301    0.000364    0.561586 v sine_out[16] (out)
                                              0.561586   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.561586   data arrival time
---------------------------------------------------------------------------------------------
                                              0.411586   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000064    0.316951 ^ fanout58/A (sg13g2_buf_8)
     7    0.035882    0.031562    0.085154    0.402105 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031562    0.000182    0.402287 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.003530    0.023882    0.035082    0.437369 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.023882    0.000011    0.437380 v output12/A (sg13g2_buf_2)
     1    0.052005    0.088310    0.130725    0.568105 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.088310    0.000362    0.568467 v sine_out[17] (out)
                                              0.568467   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.568467   data arrival time
---------------------------------------------------------------------------------------------
                                              0.418467   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000064    0.316951 ^ fanout58/A (sg13g2_buf_8)
     7    0.035882    0.031562    0.085154    0.402105 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031562    0.000228    0.402333 ^ _160_/A (sg13g2_nor2_1)
     1    0.004950    0.027208    0.039186    0.441519 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.027208    0.000033    0.441552 v output14/A (sg13g2_buf_2)
     1    0.051961    0.088266    0.132285    0.573837 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.088266    0.000353    0.574191 v sine_out[19] (out)
                                              0.574191   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.574191   data arrival time
---------------------------------------------------------------------------------------------
                                              0.424191   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000064    0.316951 ^ fanout58/A (sg13g2_buf_8)
     7    0.035882    0.031562    0.085154    0.402105 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031562    0.000070    0.402175 ^ _281_/A (sg13g2_nor2_1)
     1    0.007605    0.034039    0.045669    0.447844 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.034039    0.000095    0.447939 v output35/A (sg13g2_buf_2)
     1    0.052285    0.088810    0.135902    0.583841 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.088811    0.000413    0.584254 v sine_out[8] (out)
                                              0.584254   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.584254   data arrival time
---------------------------------------------------------------------------------------------
                                              0.434254   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000029    0.316915 ^ fanout59/A (sg13g2_buf_8)
     8    0.033461    0.030462    0.084060    0.400976 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030465    0.000575    0.401551 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004791    0.043503    0.054264    0.455815 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.043503    0.000030    0.455845 v output15/A (sg13g2_buf_2)
     1    0.052762    0.089606    0.140941    0.596786 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.089607    0.000502    0.597288 v sine_out[1] (out)
                                              0.597288   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.597288   data arrival time
---------------------------------------------------------------------------------------------
                                              0.447287   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000064    0.316951 ^ fanout58/A (sg13g2_buf_8)
     7    0.035882    0.031562    0.085154    0.402105 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031562    0.000117    0.402222 ^ fanout56/A (sg13g2_buf_8)
     8    0.029834    0.028052    0.073430    0.475651 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.028053    0.000098    0.475749 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.003074    0.018907    0.029451    0.505200 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.018907    0.000005    0.505205 v output18/A (sg13g2_buf_2)
     1    0.052308    0.088743    0.128627    0.633832 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.088743    0.000422    0.634254 v sine_out[22] (out)
                                              0.634254   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.634254   data arrival time
---------------------------------------------------------------------------------------------
                                              0.484254   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000064    0.316951 ^ fanout58/A (sg13g2_buf_8)
     7    0.035882    0.031562    0.085154    0.402105 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031562    0.000117    0.402222 ^ fanout56/A (sg13g2_buf_8)
     8    0.029834    0.028052    0.073430    0.475651 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.028053    0.000107    0.475758 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003813    0.020884    0.031265    0.507024 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.020884    0.000014    0.507038 v output16/A (sg13g2_buf_2)
     1    0.052190    0.088575    0.129464    0.636502 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.088576    0.000399    0.636900 v sine_out[20] (out)
                                              0.636900   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.636900   data arrival time
---------------------------------------------------------------------------------------------
                                              0.486900   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000064    0.316951 ^ fanout58/A (sg13g2_buf_8)
     7    0.035882    0.031562    0.085154    0.402105 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031562    0.000117    0.402222 ^ fanout56/A (sg13g2_buf_8)
     8    0.029834    0.028052    0.073430    0.475651 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.028052    0.000064    0.475715 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.003848    0.020978    0.031351    0.507066 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.020978    0.000015    0.507081 v output17/A (sg13g2_buf_2)
     1    0.052234    0.088642    0.129552    0.636633 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.088643    0.000407    0.637041 v sine_out[21] (out)
                                              0.637041   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.637041   data arrival time
---------------------------------------------------------------------------------------------
                                              0.487041   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000064    0.316951 ^ fanout58/A (sg13g2_buf_8)
     7    0.035882    0.031562    0.085154    0.402105 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031562    0.000117    0.402222 ^ fanout56/A (sg13g2_buf_8)
     8    0.029834    0.028052    0.073430    0.475651 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.028052    0.000052    0.475703 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.004418    0.022509    0.032749    0.508452 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.022509    0.000024    0.508476 v output13/A (sg13g2_buf_2)
     1    0.051961    0.088234    0.130020    0.638497 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088234    0.000353    0.638850 v sine_out[18] (out)
                                              0.638850   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.638850   data arrival time
---------------------------------------------------------------------------------------------
                                              0.488850   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000064    0.316951 ^ fanout58/A (sg13g2_buf_8)
     7    0.035882    0.031562    0.085154    0.402105 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031562    0.000117    0.402222 ^ fanout56/A (sg13g2_buf_8)
     8    0.029834    0.028052    0.073430    0.475651 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.028053    0.000159    0.475811 ^ _167_/A (sg13g2_nor2_1)
     1    0.005406    0.028359    0.038937    0.514748 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.028359    0.000042    0.514790 v output19/A (sg13g2_buf_2)
     1    0.052351    0.088874    0.133226    0.648017 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.088875    0.000431    0.648447 v sine_out[23] (out)
                                              0.648447   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.648447   data arrival time
---------------------------------------------------------------------------------------------
                                              0.498447   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018352    0.040775    0.192244    0.311748 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040775    0.000062    0.311809 v fanout58/A (sg13g2_buf_8)
     7    0.035313    0.028524    0.085696    0.397505 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028524    0.000114    0.397620 v fanout56/A (sg13g2_buf_8)
     8    0.029077    0.026079    0.077644    0.475264 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.026079    0.000022    0.475285 v _175_/A (sg13g2_nand2_1)
     1    0.004596    0.029128    0.035353    0.510638 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.029128    0.000026    0.510664 ^ output22/A (sg13g2_buf_2)
     1    0.052793    0.114025    0.139470    0.650134 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.114026    0.000508    0.650643 ^ sine_out[26] (out)
                                              0.650643   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.650643   data arrival time
---------------------------------------------------------------------------------------------
                                              0.500643   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018352    0.040775    0.192244    0.311748 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040775    0.000062    0.311809 v fanout58/A (sg13g2_buf_8)
     7    0.035313    0.028524    0.085696    0.397505 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028524    0.000114    0.397620 v fanout56/A (sg13g2_buf_8)
     8    0.029077    0.026079    0.077644    0.475264 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.026083    0.000144    0.475407 v _170_/A (sg13g2_nand2_1)
     1    0.004764    0.029741    0.035849    0.511256 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.029741    0.000030    0.511286 ^ output20/A (sg13g2_buf_2)
     1    0.052395    0.113219    0.139259    0.650545 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.113219    0.000440    0.650984 ^ sine_out[24] (out)
                                              0.650984   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.650984   data arrival time
---------------------------------------------------------------------------------------------
                                              0.500984   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018352    0.040775    0.192244    0.311748 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040775    0.000062    0.311809 v fanout58/A (sg13g2_buf_8)
     7    0.035313    0.028524    0.085696    0.397505 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028524    0.000114    0.397620 v fanout56/A (sg13g2_buf_8)
     8    0.029077    0.026079    0.077644    0.475264 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.026083    0.000139    0.475402 v _172_/A (sg13g2_nand2_1)
     1    0.004807    0.029900    0.035977    0.511379 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.029900    0.000030    0.511410 ^ output21/A (sg13g2_buf_2)
     1    0.052438    0.113307    0.139392    0.650802 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.113308    0.000448    0.651250 ^ sine_out[25] (out)
                                              0.651250   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.651250   data arrival time
---------------------------------------------------------------------------------------------
                                              0.501250   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000029    0.316915 ^ fanout59/A (sg13g2_buf_8)
     8    0.033461    0.030462    0.084060    0.400976 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030465    0.000583    0.401559 ^ _130_/B (sg13g2_nor2_1)
     2    0.009391    0.037056    0.045980    0.447540 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.037056    0.000006    0.447545 v _284_/A (sg13g2_and2_1)
     1    0.005114    0.026293    0.074641    0.522186 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.026293    0.000036    0.522221 v output7/A (sg13g2_buf_2)
     1    0.052191    0.088612    0.132071    0.654292 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.088613    0.000399    0.654691 v sine_out[12] (out)
                                              0.654691   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.654691   data arrival time
---------------------------------------------------------------------------------------------
                                              0.504691   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000029    0.316915 ^ fanout59/A (sg13g2_buf_8)
     8    0.033461    0.030462    0.084060    0.400976 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030465    0.000583    0.401559 ^ _130_/B (sg13g2_nor2_1)
     2    0.009391    0.037056    0.045980    0.447540 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.037056    0.000017    0.447556 v _136_/B (sg13g2_nand2b_2)
     4    0.013494    0.038798    0.044239    0.491796 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.038798    0.000015    0.491811 ^ _278_/A (sg13g2_nor2_1)
     1    0.003073    0.024178    0.037206    0.529017 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.024178    0.000005    0.529022 v output33/A (sg13g2_buf_2)
     1    0.052415    0.088942    0.131277    0.660300 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.088943    0.000439    0.660739 v sine_out[6] (out)
                                              0.660739   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.660739   data arrival time
---------------------------------------------------------------------------------------------
                                              0.510738   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000029    0.316915 ^ fanout59/A (sg13g2_buf_8)
     8    0.033461    0.030462    0.084060    0.400976 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030465    0.000583    0.401559 ^ _130_/B (sg13g2_nor2_1)
     2    0.009391    0.037056    0.045980    0.447540 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.037056    0.000017    0.447556 v _136_/B (sg13g2_nand2b_2)
     4    0.013494    0.038798    0.044239    0.491796 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.038798    0.000006    0.491801 ^ _276_/A (sg13g2_nor2_1)
     1    0.003165    0.024425    0.037440    0.529242 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.024425    0.000006    0.529248 v output31/A (sg13g2_buf_2)
     1    0.052135    0.088514    0.131115    0.660363 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.088514    0.000388    0.660751 v sine_out[4] (out)
                                              0.660751   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.660751   data arrival time
---------------------------------------------------------------------------------------------
                                              0.510751   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000029    0.316915 ^ fanout59/A (sg13g2_buf_8)
     8    0.033461    0.030462    0.084060    0.400976 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030465    0.000599    0.401575 ^ _143_/A (sg13g2_nor2_1)
     2    0.008226    0.036650    0.046736    0.448311 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036650    0.000053    0.448364 v _147_/A (sg13g2_nand2_1)
     2    0.006400    0.039259    0.044246    0.492610 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.039259    0.000006    0.492616 ^ _275_/B (sg13g2_nor2_1)
     1    0.005156    0.026445    0.038385    0.531001 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.026445    0.000036    0.531037 v output30/A (sg13g2_buf_2)
     1    0.052359    0.088872    0.132315    0.663352 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.088873    0.000428    0.663780 v sine_out[3] (out)
                                              0.663780   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.663780   data arrival time
---------------------------------------------------------------------------------------------
                                              0.513780   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000029    0.316915 ^ fanout59/A (sg13g2_buf_8)
     8    0.033461    0.030462    0.084060    0.400976 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030465    0.000583    0.401559 ^ _130_/B (sg13g2_nor2_1)
     2    0.009391    0.037056    0.045980    0.447540 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.037056    0.000017    0.447556 v _136_/B (sg13g2_nand2b_2)
     4    0.013494    0.038798    0.044239    0.491796 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.038798    0.000020    0.491815 ^ _277_/A (sg13g2_nor2_1)
     1    0.004097    0.026903    0.039799    0.531614 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.026903    0.000019    0.531633 v output32/A (sg13g2_buf_2)
     1    0.052091    0.088464    0.132267    0.663900 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.088465    0.000379    0.664279 v sine_out[5] (out)
                                              0.664279   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.664279   data arrival time
---------------------------------------------------------------------------------------------
                                              0.514279   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000029    0.316915 ^ fanout59/A (sg13g2_buf_8)
     8    0.033461    0.030462    0.084060    0.400976 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030465    0.000583    0.401559 ^ _130_/B (sg13g2_nor2_1)
     2    0.009391    0.037056    0.045980    0.447540 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.037056    0.000017    0.447556 v _136_/B (sg13g2_nand2b_2)
     4    0.013494    0.038798    0.044239    0.491796 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.038798    0.000024    0.491820 ^ _279_/A (sg13g2_nor2_1)
     1    0.004292    0.027419    0.040291    0.532110 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.027419    0.000021    0.532132 v output34/A (sg13g2_buf_2)
     1    0.052221    0.088668    0.132645    0.664776 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.088668    0.000405    0.665181 v sine_out[7] (out)
                                              0.665181   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.665181   data arrival time
---------------------------------------------------------------------------------------------
                                              0.515181   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018352    0.040775    0.192244    0.311748 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040775    0.000062    0.311809 v fanout58/A (sg13g2_buf_8)
     7    0.035313    0.028524    0.085696    0.397505 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028524    0.000077    0.397583 v fanout57/A (sg13g2_buf_1)
     4    0.013762    0.051040    0.088383    0.485966 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.051040    0.000020    0.485986 v _180_/A (sg13g2_nand2_1)
     1    0.004178    0.032740    0.041821    0.527807 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.032740    0.000019    0.527826 ^ output24/A (sg13g2_buf_2)
     1    0.053451    0.115373    0.142094    0.669920 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.115414    0.000637    0.670556 ^ sine_out[28] (out)
                                              0.670556   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.670556   data arrival time
---------------------------------------------------------------------------------------------
                                              0.520556   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018352    0.040775    0.192244    0.311748 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040775    0.000062    0.311809 v fanout58/A (sg13g2_buf_8)
     7    0.035313    0.028524    0.085696    0.397505 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028524    0.000077    0.397583 v fanout57/A (sg13g2_buf_1)
     4    0.013762    0.051040    0.088383    0.485966 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.051040    0.000058    0.486024 v _176_/B1 (sg13g2_o21ai_1)
     1    0.002787    0.031797    0.042946    0.528970 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.031797    0.000001    0.528971 ^ output23/A (sg13g2_buf_2)
     1    0.053408    0.115282    0.141573    0.670544 ^ output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.115323    0.000628    0.671172 ^ sine_out[27] (out)
                                              0.671172   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.671172   data arrival time
---------------------------------------------------------------------------------------------
                                              0.521172   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000032    0.120252 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009527    0.048244    0.183400    0.303652 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048244    0.000027    0.303679 ^ fanout73/A (sg13g2_buf_8)
     8    0.043671    0.034904    0.086918    0.390597 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.034906    0.000269    0.390865 ^ fanout72/A (sg13g2_buf_8)
     8    0.034081    0.030081    0.076710    0.467575 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.030081    0.000153    0.467728 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.003618    0.041664    0.061544    0.529272 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.041664    0.000012    0.529284 v output28/A (sg13g2_buf_2)
     1    0.054201    0.091799    0.141487    0.670771 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.091804    0.000784    0.671555 v sine_out[31] (out)
                                              0.671555   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.671555   data arrival time
---------------------------------------------------------------------------------------------
                                              0.521555   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003415    0.025795    0.165191    0.284693 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025795    0.000008    0.284702 ^ fanout69/A (sg13g2_buf_2)
     4    0.031233    0.072727    0.105663    0.390364 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.072728    0.000383    0.390747 ^ fanout65/A (sg13g2_buf_8)
     8    0.029684    0.029812    0.093400    0.484147 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029812    0.000199    0.484346 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.003161    0.033654    0.052998    0.537344 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.033654    0.000006    0.537350 v output8/A (sg13g2_buf_2)
     1    0.052147    0.088596    0.135576    0.672927 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088597    0.000390    0.673317 v sine_out[13] (out)
                                              0.673317   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.673317   data arrival time
---------------------------------------------------------------------------------------------
                                              0.523317   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003415    0.025795    0.165191    0.284693 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025795    0.000008    0.284702 ^ fanout69/A (sg13g2_buf_2)
     4    0.031233    0.072727    0.105663    0.390364 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.072728    0.000383    0.390747 ^ fanout65/A (sg13g2_buf_8)
     8    0.029684    0.029812    0.093400    0.484147 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029812    0.000225    0.484372 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003161    0.033654    0.052998    0.537371 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.033654    0.000006    0.537377 v output5/A (sg13g2_buf_2)
     1    0.052277    0.088796    0.135705    0.673082 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.088797    0.000416    0.673498 v sine_out[10] (out)
                                              0.673498   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.673498   data arrival time
---------------------------------------------------------------------------------------------
                                              0.523498   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000029    0.316915 ^ fanout59/A (sg13g2_buf_8)
     8    0.033461    0.030462    0.084060    0.400976 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030464    0.000428    0.401403 ^ _255_/A (sg13g2_nor4_1)
     1    0.003265    0.031863    0.040459    0.441862 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.031863    0.000004    0.441866 v _256_/B2 (sg13g2_a22oi_1)
     1    0.005694    0.071386    0.072243    0.514109 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.071386    0.000048    0.514157 ^ output4/A (sg13g2_buf_2)
     1    0.053152    0.114891    0.160792    0.674949 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.114892    0.000581    0.675530 ^ sine_out[0] (out)
                                              0.675530   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.675530   data arrival time
---------------------------------------------------------------------------------------------
                                              0.525530   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003415    0.025795    0.165191    0.284693 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025795    0.000008    0.284702 ^ fanout69/A (sg13g2_buf_2)
     4    0.031233    0.072727    0.105663    0.390364 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.072728    0.000383    0.390747 ^ fanout65/A (sg13g2_buf_8)
     8    0.029684    0.029812    0.093400    0.484147 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029812    0.000073    0.484220 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.004433    0.036238    0.058481    0.542701 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.036238    0.000025    0.542726 v output6/A (sg13g2_buf_2)
     1    0.052265    0.088795    0.136938    0.679664 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.088795    0.000414    0.680078 v sine_out[11] (out)
                                              0.680078   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.680078   data arrival time
---------------------------------------------------------------------------------------------
                                              0.530078   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000029    0.316915 ^ fanout59/A (sg13g2_buf_8)
     8    0.033461    0.030462    0.084060    0.400976 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030465    0.000599    0.401575 ^ _143_/A (sg13g2_nor2_1)
     2    0.008226    0.036650    0.046736    0.448311 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036650    0.000051    0.448362 v _144_/B (sg13g2_nand2_1)
     2    0.007364    0.042498    0.051690    0.500052 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.042498    0.000029    0.500081 ^ _212_/B (sg13g2_nor2_1)
     2    0.008481    0.036569    0.048276    0.548357 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.036569    0.000012    0.548370 v output26/A (sg13g2_buf_2)
     1    0.051974    0.088350    0.136810    0.685180 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.088350    0.000356    0.685535 v sine_out[2] (out)
                                              0.685535   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.685535   data arrival time
---------------------------------------------------------------------------------------------
                                              0.535535   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003415    0.025795    0.165191    0.284693 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025795    0.000008    0.284702 ^ fanout69/A (sg13g2_buf_2)
     4    0.031233    0.072727    0.105663    0.390364 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.072728    0.000383    0.390747 ^ fanout65/A (sg13g2_buf_8)
     8    0.029684    0.029812    0.093400    0.484147 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029812    0.000063    0.484210 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.005712    0.039525    0.063989    0.548199 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.039525    0.000049    0.548247 v output36/A (sg13g2_buf_2)
     1    0.052352    0.088951    0.138609    0.686856 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.088952    0.000431    0.687287 v sine_out[9] (out)
                                              0.687287   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.687287   data arrival time
---------------------------------------------------------------------------------------------
                                              0.537287   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000029    0.316915 ^ fanout59/A (sg13g2_buf_8)
     8    0.033461    0.030462    0.084060    0.400976 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030465    0.000599    0.401575 ^ _143_/A (sg13g2_nor2_1)
     2    0.008226    0.036650    0.046736    0.448311 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036650    0.000051    0.448362 v _144_/B (sg13g2_nand2_1)
     2    0.007364    0.042498    0.051690    0.500052 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.042498    0.000029    0.500082 ^ _145_/B (sg13g2_nand2_1)
     1    0.005375    0.043133    0.061514    0.561596 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.043133    0.000041    0.561637 v output9/A (sg13g2_buf_2)
     1    0.052104    0.088595    0.140102    0.701739 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.088595    0.000382    0.702121 v sine_out[14] (out)
                                              0.702121   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.702121   data arrival time
---------------------------------------------------------------------------------------------
                                              0.552121   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000029    0.316915 ^ fanout59/A (sg13g2_buf_8)
     8    0.033461    0.030462    0.084060    0.400976 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030465    0.000599    0.401575 ^ _143_/A (sg13g2_nor2_1)
     2    0.008226    0.036650    0.046736    0.448311 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036650    0.000053    0.448364 v _147_/A (sg13g2_nand2_1)
     2    0.006400    0.039259    0.044246    0.492610 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.039259    0.000005    0.492615 ^ _149_/B (sg13g2_nand2_1)
     1    0.007082    0.051819    0.067718    0.560333 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.051819    0.000080    0.560413 v output10/A (sg13g2_buf_2)
     1    0.052060    0.088588    0.144246    0.704660 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.088588    0.000373    0.705032 v sine_out[15] (out)
                                              0.705032   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.705032   data arrival time
---------------------------------------------------------------------------------------------
                                              0.555032   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001917    0.020677    0.161236    0.281510 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020677    0.000003    0.281513 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009665    0.058357    0.376253    0.657765 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058357    0.000032    0.657797 ^ fanout78/A (sg13g2_buf_8)
     7    0.043314    0.035160    0.091772    0.749569 ^ fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.035161    0.000180    0.749749 ^ _128_/A (sg13g2_inv_2)
     5    0.018479    0.036008    0.043923    0.793672 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036008    0.000011    0.793682 v _293_/D (sg13g2_dfrbpq_1)
                                              0.793682   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.270274   clock uncertainty
                                  0.000000    0.270274   clock reconvergence pessimism
                                 -0.038774    0.231500   library hold time
                                              0.231500   data required time
---------------------------------------------------------------------------------------------
                                              0.231500   data required time
                                             -0.793682   data arrival time
---------------------------------------------------------------------------------------------
                                              0.562182   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018352    0.040775    0.192244    0.311748 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040775    0.000062    0.311809 v fanout58/A (sg13g2_buf_8)
     7    0.035313    0.028524    0.085696    0.397505 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028524    0.000077    0.397583 v fanout57/A (sg13g2_buf_1)
     4    0.013762    0.051040    0.088383    0.485966 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.051040    0.000066    0.486031 v _181_/B (sg13g2_and2_1)
     4    0.013600    0.052142    0.108442    0.594474 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.052142    0.000011    0.594484 v _189_/B1 (sg13g2_o21ai_1)
     1    0.003768    0.035538    0.047071    0.641556 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.035538    0.000013    0.641569 ^ output29/A (sg13g2_buf_2)
     1    0.054362    0.117231    0.144633    0.786202 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.117276    0.000824    0.787026 ^ sine_out[32] (out)
                                              0.787026   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.787026   data arrival time
---------------------------------------------------------------------------------------------
                                              0.637026   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000032    0.120252 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009241    0.037059    0.176700    0.296953 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.037059    0.000026    0.296978 v fanout73/A (sg13g2_buf_8)
     8    0.042338    0.030731    0.086338    0.383317 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030736    0.000341    0.383657 v _132_/B (sg13g2_nand2_2)
     4    0.014957    0.040035    0.049273    0.432930 ^ _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.040048    0.000075    0.433005 ^ _163_/A2 (sg13g2_o21ai_1)
     4    0.016810    0.106538    0.114557    0.547562 v _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.106538    0.000098    0.547660 v _184_/A1 (sg13g2_a21oi_1)
     1    0.003792    0.042981    0.091933    0.639592 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.042981    0.000013    0.639605 ^ output25/A (sg13g2_buf_2)
     1    0.053668    0.115846    0.147431    0.787036 ^ output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.115848    0.000674    0.787711 ^ sine_out[29] (out)
                                              0.787711   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.787711   data arrival time
---------------------------------------------------------------------------------------------
                                              0.637711   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018352    0.040775    0.192244    0.311748 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040775    0.000062    0.311809 v fanout58/A (sg13g2_buf_8)
     7    0.035313    0.028524    0.085696    0.397505 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028524    0.000077    0.397583 v fanout57/A (sg13g2_buf_1)
     4    0.013762    0.051040    0.088383    0.485966 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.051040    0.000066    0.486031 v _181_/B (sg13g2_and2_1)
     4    0.013600    0.052142    0.108442    0.594474 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.052142    0.000023    0.594497 v _186_/B1 (sg13g2_a21oi_1)
     1    0.004513    0.046827    0.054981    0.649477 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.046827    0.000024    0.649502 ^ output27/A (sg13g2_buf_2)
     1    0.053798    0.116123    0.149490    0.798992 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.116125    0.000708    0.799700 ^ sine_out[30] (out)
                                              0.799700   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.799700   data arrival time
---------------------------------------------------------------------------------------------
                                              0.649700   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001954    0.017251    0.158875    0.279149 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017251    0.000003    0.279152 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009379    0.055144    0.387390    0.666542 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055144    0.000031    0.666572 v fanout78/A (sg13g2_buf_8)
     7    0.042305    0.031264    0.095058    0.761630 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.031264    0.000125    0.761755 v fanout77/A (sg13g2_buf_8)
     8    0.029856    0.026425    0.079161    0.840916 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.026425    0.000163    0.841078 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021163    0.240885    0.204106    1.045185 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.240885    0.000029    1.045214 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008139    0.092652    0.143610    1.188824 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.092652    0.000015    1.188838 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003809    0.079569    0.114029    1.302868 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.079569    0.000011    1.302878 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003526    0.051550    0.074094    1.376972 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.051550    0.000005    1.376977 v _273_/A (sg13g2_nor2_1)
     1    0.005636    0.067313    0.079687    1.456664 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.067313    0.000041    1.456706 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004791    0.059671    0.072377    1.529083 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.059671    0.000030    1.529113 v output15/A (sg13g2_buf_2)
     1    0.052762    0.089716    0.148735    1.677847 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.089718    0.000502    1.678349 v sine_out[1] (out)
                                              1.678349   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.678349   data arrival time
---------------------------------------------------------------------------------------------
                                              1.171651   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001954    0.017251    0.158875    0.279149 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017251    0.000003    0.279152 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009379    0.055144    0.387390    0.666542 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055144    0.000031    0.666572 v fanout78/A (sg13g2_buf_8)
     7    0.042305    0.031264    0.095058    0.761630 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.031264    0.000125    0.761755 v fanout77/A (sg13g2_buf_8)
     8    0.029856    0.026425    0.079161    0.840916 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.026425    0.000163    0.841078 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021163    0.240885    0.204106    1.045185 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.240885    0.000029    1.045214 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008139    0.092652    0.143610    1.188824 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.092652    0.000023    1.188847 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003199    0.078657    0.102484    1.291331 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.078657    0.000007    1.291338 ^ _239_/B (sg13g2_and3_1)
     1    0.003241    0.033818    0.130331    1.421669 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.033818    0.000001    1.421670 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.005606    0.075076    0.074077    1.495747 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.075076    0.000047    1.495794 v output4/A (sg13g2_buf_2)
     1    0.053152    0.090419    0.156548    1.652341 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.090422    0.000581    1.652922 v sine_out[0] (out)
                                              1.652922   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.652922   data arrival time
---------------------------------------------------------------------------------------------
                                              1.197078   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001954    0.017251    0.158875    0.279149 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017251    0.000003    0.279152 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009379    0.055144    0.387390    0.666542 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055144    0.000031    0.666572 v fanout78/A (sg13g2_buf_8)
     7    0.042305    0.031264    0.095058    0.761630 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.031264    0.000125    0.761755 v fanout77/A (sg13g2_buf_8)
     8    0.029856    0.026425    0.079161    0.840916 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.026425    0.000163    0.841078 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021163    0.240885    0.204106    1.045185 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.240885    0.000093    1.045277 ^ _185_/B (sg13g2_nor2_2)
     5    0.022111    0.092581    0.124481    1.169759 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.092582    0.000268    1.170027 v _189_/A2 (sg13g2_o21ai_1)
     1    0.003768    0.083827    0.106620    1.276647 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.083827    0.000013    1.276660 ^ output29/A (sg13g2_buf_2)
     1    0.054362    0.117382    0.168475    1.445135 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.117385    0.000824    1.445959 ^ sine_out[32] (out)
                                              1.445959   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.445959   data arrival time
---------------------------------------------------------------------------------------------
                                              1.404041   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001954    0.017251    0.158875    0.279149 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017251    0.000003    0.279152 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009379    0.055144    0.387390    0.666542 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055144    0.000031    0.666572 v fanout78/A (sg13g2_buf_8)
     7    0.042305    0.031264    0.095058    0.761630 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.031264    0.000125    0.761755 v fanout77/A (sg13g2_buf_8)
     8    0.029856    0.026425    0.079161    0.840916 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.026425    0.000163    0.841078 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021163    0.240885    0.204106    1.045185 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.240885    0.000093    1.045277 ^ _185_/B (sg13g2_nor2_2)
     5    0.022111    0.092581    0.124481    1.169759 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.092582    0.000281    1.170040 v _186_/A2 (sg13g2_a21oi_1)
     1    0.004513    0.068186    0.103036    1.273076 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.068186    0.000024    1.273100 ^ output27/A (sg13g2_buf_2)
     1    0.053798    0.116190    0.160037    1.433137 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.116193    0.000708    1.433844 ^ sine_out[30] (out)
                                              1.433844   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.433844   data arrival time
---------------------------------------------------------------------------------------------
                                              1.416156   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001954    0.017251    0.158875    0.279149 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017251    0.000003    0.279152 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009379    0.055144    0.387390    0.666542 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055144    0.000031    0.666572 v fanout78/A (sg13g2_buf_8)
     7    0.042305    0.031264    0.095058    0.761630 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.031264    0.000125    0.761755 v fanout77/A (sg13g2_buf_8)
     8    0.029856    0.026425    0.079161    0.840916 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.026425    0.000163    0.841078 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021163    0.240885    0.204106    1.045185 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.240885    0.000093    1.045277 ^ _185_/B (sg13g2_nor2_2)
     5    0.022111    0.092581    0.124481    1.169759 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.092581    0.000040    1.169799 v _278_/B (sg13g2_nor2_1)
     1    0.003160    0.059211    0.071049    1.240847 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.059211    0.000005    1.240853 ^ output33/A (sg13g2_buf_2)
     1    0.052415    0.113356    0.153839    1.394692 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.113357    0.000439    1.395131 ^ sine_out[6] (out)
                                              1.395131   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.395131   data arrival time
---------------------------------------------------------------------------------------------
                                              1.454869   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001954    0.017251    0.158875    0.279149 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017251    0.000003    0.279152 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009379    0.055144    0.387390    0.666542 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055144    0.000031    0.666572 v fanout78/A (sg13g2_buf_8)
     7    0.042305    0.031264    0.095058    0.761630 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.031264    0.000125    0.761755 v fanout77/A (sg13g2_buf_8)
     8    0.029856    0.026425    0.079161    0.840916 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.026425    0.000163    0.841078 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021163    0.240885    0.204106    1.045185 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.240885    0.000075    1.045260 ^ _147_/B (sg13g2_nand2_1)
     2    0.006017    0.072828    0.112452    1.157712 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.072828    0.000006    1.157717 v _275_/B (sg13g2_nor2_1)
     1    0.005243    0.068718    0.078061    1.235779 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.068718    0.000036    1.235815 ^ output30/A (sg13g2_buf_2)
     1    0.052359    0.113275    0.158463    1.394278 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.113275    0.000428    1.394705 ^ sine_out[3] (out)
                                              1.394705   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.394705   data arrival time
---------------------------------------------------------------------------------------------
                                              1.455295   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001954    0.017251    0.158875    0.279149 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017251    0.000003    0.279152 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009379    0.055144    0.387390    0.666542 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055144    0.000031    0.666572 v fanout78/A (sg13g2_buf_8)
     7    0.042305    0.031264    0.095058    0.761630 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.031264    0.000125    0.761755 v fanout77/A (sg13g2_buf_8)
     8    0.029856    0.026425    0.079161    0.840916 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.026425    0.000163    0.841078 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021163    0.240885    0.204106    1.045185 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.240885    0.000075    1.045260 ^ _147_/B (sg13g2_nand2_1)
     2    0.006017    0.072828    0.112452    1.157712 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.072828    0.000005    1.157717 v _149_/B (sg13g2_nand2_1)
     1    0.007170    0.050436    0.065271    1.222988 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.050436    0.000081    1.223069 ^ output10/A (sg13g2_buf_2)
     1    0.052060    0.112608    0.149052    1.372121 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.112608    0.000373    1.372494 ^ sine_out[15] (out)
                                              1.372494   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.372494   data arrival time
---------------------------------------------------------------------------------------------
                                              1.477506   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001954    0.017251    0.158875    0.279149 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017251    0.000003    0.279152 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009379    0.055144    0.387390    0.666542 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055144    0.000031    0.666572 v fanout78/A (sg13g2_buf_8)
     7    0.042305    0.031264    0.095058    0.761630 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.031264    0.000125    0.761755 v fanout77/A (sg13g2_buf_8)
     8    0.029856    0.026425    0.079161    0.840916 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.026425    0.000163    0.841078 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021163    0.240885    0.204106    1.045185 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.240885    0.000055    1.045240 ^ _171_/A (sg13g2_nand2_1)
     1    0.003451    0.068579    0.089960    1.135199 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.068579    0.000007    1.135206 v _172_/B (sg13g2_nand2_1)
     1    0.004807    0.041550    0.055716    1.190922 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.041550    0.000030    1.190953 ^ output21/A (sg13g2_buf_2)
     1    0.052438    0.113346    0.145145    1.336098 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.113346    0.000448    1.336546 ^ sine_out[25] (out)
                                              1.336546   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.336546   data arrival time
---------------------------------------------------------------------------------------------
                                              1.513454   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001954    0.017251    0.158875    0.279149 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017251    0.000003    0.279152 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009379    0.055144    0.387390    0.666542 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055144    0.000031    0.666572 v fanout78/A (sg13g2_buf_8)
     7    0.042305    0.031264    0.095058    0.761630 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.031264    0.000125    0.761755 v fanout77/A (sg13g2_buf_8)
     8    0.029856    0.026425    0.079161    0.840916 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.026430    0.000251    0.841167 v _153_/B (sg13g2_nor2_1)
     3    0.011259    0.110683    0.098969    0.940136 ^ _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.110683    0.000014    0.940151 ^ _154_/A (sg13g2_nor2b_1)
     1    0.003217    0.035057    0.053161    0.993311 v _154_/Y (sg13g2_nor2b_1)
                                                         _120_ (net)
                      0.035057    0.000003    0.993314 v _155_/B2 (sg13g2_a221oi_1)
     1    0.003617    0.115420    0.136802    1.130116 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.115420    0.000011    1.130127 ^ output12/A (sg13g2_buf_2)
     1    0.052005    0.112860    0.178030    1.308157 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.112860    0.000362    1.308519 ^ sine_out[17] (out)
                                              1.308519   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.308519   data arrival time
---------------------------------------------------------------------------------------------
                                              1.541481   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001954    0.017251    0.158875    0.279149 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017251    0.000003    0.279152 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009379    0.055144    0.387390    0.666542 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055144    0.000031    0.666572 v fanout78/A (sg13g2_buf_8)
     7    0.042305    0.031264    0.095058    0.761630 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.031264    0.000125    0.761755 v fanout77/A (sg13g2_buf_8)
     8    0.029856    0.026425    0.079161    0.840916 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.026430    0.000251    0.841167 v _153_/B (sg13g2_nor2_1)
     3    0.011259    0.110683    0.098969    0.940136 ^ _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.110683    0.000018    0.940154 ^ _159_/A1 (sg13g2_a21oi_1)
     1    0.003566    0.057083    0.084672    1.024826 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.057083    0.000009    1.024835 v _160_/B (sg13g2_nor2_1)
     1    0.005038    0.064450    0.071698    1.096532 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.064450    0.000034    1.096566 ^ output14/A (sg13g2_buf_2)
     1    0.051961    0.112453    0.155846    1.252412 ^ output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.112453    0.000353    1.252765 ^ sine_out[19] (out)
                                              1.252765   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.252765   data arrival time
---------------------------------------------------------------------------------------------
                                              1.597235   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001917    0.020677    0.161236    0.281510 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020677    0.000003    0.281513 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009665    0.058357    0.376253    0.657765 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058357    0.000032    0.657797 ^ fanout78/A (sg13g2_buf_8)
     7    0.043314    0.035160    0.091772    0.749569 ^ fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.035161    0.000180    0.749749 ^ _128_/A (sg13g2_inv_2)
     5    0.018479    0.036008    0.043923    0.793672 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036008    0.000086    0.793758 v _163_/A1 (sg13g2_o21ai_1)
     4    0.017086    0.197722    0.186386    0.980145 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.197722    0.000098    0.980242 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.003705    0.071494    0.106590    1.086832 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.071494    0.000013    1.086845 v output25/A (sg13g2_buf_2)
     1    0.053668    0.091183    0.155340    1.242186 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.091187    0.000674    1.242860 v sine_out[29] (out)
                                              1.242860   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.242860   data arrival time
---------------------------------------------------------------------------------------------
                                              1.607140   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001917    0.020677    0.161236    0.281510 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020677    0.000003    0.281513 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009665    0.058357    0.376253    0.657765 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058357    0.000032    0.657797 ^ fanout78/A (sg13g2_buf_8)
     7    0.043314    0.035160    0.091772    0.749569 ^ fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.035161    0.000180    0.749749 ^ _128_/A (sg13g2_inv_2)
     5    0.018479    0.036008    0.043923    0.793672 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036008    0.000086    0.793758 v _163_/A1 (sg13g2_o21ai_1)
     4    0.017086    0.197722    0.186386    0.980145 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.197722    0.000090    0.980235 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.003848    0.063027    0.110803    1.091038 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.063027    0.000015    1.091053 v output17/A (sg13g2_buf_2)
     1    0.052234    0.088931    0.149820    1.240874 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.088931    0.000407    1.241281 v sine_out[21] (out)
                                              1.241281   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.241281   data arrival time
---------------------------------------------------------------------------------------------
                                              1.608719   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001917    0.020677    0.161236    0.281510 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020677    0.000003    0.281513 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009665    0.058357    0.376253    0.657765 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058357    0.000032    0.657797 ^ fanout78/A (sg13g2_buf_8)
     7    0.043314    0.035160    0.091772    0.749569 ^ fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.035161    0.000180    0.749749 ^ _128_/A (sg13g2_inv_2)
     5    0.018479    0.036008    0.043923    0.793672 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036008    0.000086    0.793758 v _163_/A1 (sg13g2_o21ai_1)
     4    0.017086    0.197722    0.186386    0.980145 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.197722    0.000032    0.980177 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003161    0.060521    0.107107    1.087283 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.060521    0.000006    1.087290 v output5/A (sg13g2_buf_2)
     1    0.052277    0.088980    0.148656    1.235945 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.088981    0.000416    1.236361 v sine_out[10] (out)
                                              1.236361   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.236361   data arrival time
---------------------------------------------------------------------------------------------
                                              1.613639   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001917    0.020677    0.161236    0.281510 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020677    0.000003    0.281513 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009665    0.058357    0.376253    0.657765 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058357    0.000032    0.657797 ^ fanout78/A (sg13g2_buf_8)
     7    0.043314    0.035160    0.091772    0.749569 ^ fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.035161    0.000180    0.749749 ^ _128_/A (sg13g2_inv_2)
     5    0.018479    0.036008    0.043923    0.793672 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036008    0.000086    0.793758 v _163_/A1 (sg13g2_o21ai_1)
     4    0.017086    0.197722    0.186386    0.980145 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.197722    0.000034    0.980179 ^ _276_/B (sg13g2_nor2_1)
     1    0.003165    0.048227    0.066906    1.047085 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.048227    0.000006    1.047091 v output31/A (sg13g2_buf_2)
     1    0.052135    0.088677    0.142588    1.189679 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.088678    0.000388    1.190067 v sine_out[4] (out)
                                              1.190067   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.190067   data arrival time
---------------------------------------------------------------------------------------------
                                              1.659933   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001954    0.017251    0.158875    0.279149 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017251    0.000003    0.279152 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009379    0.055144    0.387390    0.666542 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055144    0.000031    0.666572 v fanout78/A (sg13g2_buf_8)
     7    0.042305    0.031264    0.095058    0.761630 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.031264    0.000141    0.761772 v _173_/A1 (sg13g2_o21ai_1)
     2    0.008651    0.123473    0.125240    0.887012 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.123473    0.000027    0.887039 ^ _174_/B (sg13g2_nand2_1)
     1    0.004205    0.046636    0.080565    0.967604 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.046636    0.000017    0.967621 v _175_/B (sg13g2_nand2_1)
     1    0.004596    0.036521    0.046975    1.014597 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.036521    0.000026    1.014623 ^ output22/A (sg13g2_buf_2)
     1    0.052793    0.114049    0.143121    1.157743 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.114050    0.000508    1.158251 ^ sine_out[26] (out)
                                              1.158251   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.158251   data arrival time
---------------------------------------------------------------------------------------------
                                              1.691749   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003327    0.020637    0.161827    0.281329 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020637    0.000008    0.281338 v fanout69/A (sg13g2_buf_2)
     4    0.030095    0.057795    0.100861    0.382199 v fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.057797    0.000367    0.382566 v fanout65/A (sg13g2_buf_8)
     8    0.029733    0.027251    0.091869    0.474435 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.027251    0.000032    0.474467 v _142_/A (sg13g2_or2_1)
     7    0.028352    0.099268    0.172092    0.646559 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.099268    0.000187    0.646745 v _143_/B (sg13g2_nor2_1)
     2    0.008545    0.096887    0.107760    0.754505 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.096887    0.000053    0.754558 ^ _144_/B (sg13g2_nand2_1)
     2    0.006981    0.064097    0.087882    0.842440 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.064097    0.000027    0.842467 v _212_/B (sg13g2_nor2_1)
     2    0.008810    0.096859    0.097492    0.939959 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.096859    0.000013    0.939972 ^ output26/A (sg13g2_buf_2)
     1    0.051974    0.112588    0.171823    1.111794 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.112588    0.000356    1.112150 ^ sine_out[2] (out)
                                              1.112150   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.112150   data arrival time
---------------------------------------------------------------------------------------------
                                              1.737850   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001917    0.020677    0.161236    0.281510 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020677    0.000003    0.281513 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009665    0.058357    0.376253    0.657765 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058357    0.000032    0.657797 ^ fanout78/A (sg13g2_buf_8)
     7    0.043314    0.035160    0.091772    0.749569 ^ fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.035161    0.000180    0.749749 ^ _128_/A (sg13g2_inv_2)
     5    0.018479    0.036008    0.043923    0.793672 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036008    0.000090    0.793762 v _138_/A (sg13g2_nor2_1)
     2    0.007286    0.099695    0.084449    0.878210 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.099695    0.000016    0.878227 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.003161    0.047723    0.083275    0.961501 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.047723    0.000006    0.961507 v output8/A (sg13g2_buf_2)
     1    0.052147    0.088693    0.142358    1.103865 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088693    0.000390    1.104255 v sine_out[13] (out)
                                              1.104255   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.104255   data arrival time
---------------------------------------------------------------------------------------------
                                              1.745745   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001954    0.017251    0.158875    0.279149 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017251    0.000003    0.279152 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009379    0.055144    0.387390    0.666542 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055144    0.000031    0.666572 v fanout78/A (sg13g2_buf_8)
     7    0.042305    0.031264    0.095058    0.761630 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.031265    0.000176    0.761806 v _128_/A (sg13g2_inv_2)
     5    0.018715    0.045792    0.047771    0.809578 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045793    0.000091    0.809668 ^ _138_/A (sg13g2_nor2_1)
     2    0.007046    0.042057    0.050119    0.859787 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.042057    0.000014    0.859802 v _279_/B (sg13g2_nor2_1)
     1    0.004379    0.057236    0.062858    0.922660 ^ _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.057236    0.000022    0.922682 ^ output34/A (sg13g2_buf_2)
     1    0.052221    0.112957    0.152614    1.075296 ^ output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.112957    0.000405    1.075701 ^ sine_out[7] (out)
                                              1.075701   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.075701   data arrival time
---------------------------------------------------------------------------------------------
                                              1.774299   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000045    0.119532 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174656    0.294188 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036198    0.000005    0.294192 v fanout71/A (sg13g2_buf_8)
     5    0.028146    0.026027    0.080963    0.375155 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.026027    0.000210    0.375365 v fanout70/A (sg13g2_buf_8)
     8    0.034627    0.027828    0.078368    0.453733 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.027828    0.000017    0.453751 v _125_/A (sg13g2_inv_2)
     3    0.015789    0.039476    0.042200    0.495951 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.039476    0.000019    0.495970 ^ fanout53/A (sg13g2_buf_8)
     8    0.036236    0.031220    0.079742    0.575712 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.031221    0.000149    0.575861 ^ _161_/A (sg13g2_nand2_1)
     3    0.009789    0.070471    0.071899    0.647761 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.070471    0.000002    0.647763 v _177_/B (sg13g2_nand2_1)
     3    0.010474    0.062000    0.075477    0.723239 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.062000    0.000036    0.723275 ^ _179_/A (sg13g2_nand2_1)
     2    0.006792    0.057529    0.069815    0.793090 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.057529    0.000018    0.793108 v _281_/B (sg13g2_nor2_1)
     1    0.007693    0.084341    0.088250    0.881358 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.084341    0.000097    0.881455 ^ output35/A (sg13g2_buf_2)
     1    0.052285    0.113176    0.166082    1.047538 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.113176    0.000413    1.047951 ^ sine_out[8] (out)
                                              1.047951   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.047951   data arrival time
---------------------------------------------------------------------------------------------
                                              1.802050   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003327    0.020637    0.161827    0.281329 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020637    0.000008    0.281338 v fanout69/A (sg13g2_buf_2)
     4    0.030095    0.057795    0.100861    0.382199 v fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.057797    0.000367    0.382566 v fanout65/A (sg13g2_buf_8)
     8    0.029733    0.027251    0.091869    0.474435 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.027251    0.000032    0.474467 v _142_/A (sg13g2_or2_1)
     7    0.028352    0.099268    0.172092    0.646559 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.099268    0.000187    0.646745 v _143_/B (sg13g2_nor2_1)
     2    0.008545    0.096887    0.107760    0.754505 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.096887    0.000053    0.754558 ^ _144_/B (sg13g2_nand2_1)
     2    0.006981    0.064097    0.087882    0.842440 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.064097    0.000027    0.842468 v _145_/B (sg13g2_nand2_1)
     1    0.005463    0.043884    0.056226    0.898694 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.043884    0.000042    0.898736 ^ output9/A (sg13g2_buf_2)
     1    0.052104    0.112674    0.145872    1.044609 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.112674    0.000382    1.044990 ^ sine_out[14] (out)
                                              1.044990   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.044990   data arrival time
---------------------------------------------------------------------------------------------
                                              1.805010   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003327    0.020637    0.161827    0.281329 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020637    0.000008    0.281338 v fanout69/A (sg13g2_buf_2)
     4    0.030095    0.057795    0.100861    0.382199 v fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.057797    0.000367    0.382566 v fanout65/A (sg13g2_buf_8)
     8    0.029733    0.027251    0.091869    0.474435 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.027251    0.000032    0.474467 v _142_/A (sg13g2_or2_1)
     7    0.028352    0.099268    0.172092    0.646559 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.099268    0.000065    0.646623 v _168_/B (sg13g2_nor2_1)
     2    0.006865    0.087791    0.096865    0.743488 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.087791    0.000014    0.743502 ^ _169_/B (sg13g2_nand2_1)
     1    0.003798    0.050320    0.069897    0.813399 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.050320    0.000011    0.813411 v _170_/B (sg13g2_nand2_1)
     1    0.004764    0.037837    0.048854    0.862265 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.037837    0.000030    0.862294 ^ output20/A (sg13g2_buf_2)
     1    0.052395    0.113245    0.143257    1.005551 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.113246    0.000440    1.005990 ^ sine_out[24] (out)
                                              1.005990   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.005990   data arrival time
---------------------------------------------------------------------------------------------
                                              1.844010   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000045    0.119532 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174656    0.294188 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036198    0.000005    0.294192 v fanout71/A (sg13g2_buf_8)
     5    0.028146    0.026027    0.080963    0.375155 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.026027    0.000210    0.375365 v fanout70/A (sg13g2_buf_8)
     8    0.034627    0.027828    0.078368    0.453733 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.027828    0.000017    0.453751 v _125_/A (sg13g2_inv_2)
     3    0.015789    0.039476    0.042200    0.495951 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.039476    0.000019    0.495970 ^ fanout53/A (sg13g2_buf_8)
     8    0.036236    0.031220    0.079742    0.575712 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.031221    0.000149    0.575861 ^ _161_/A (sg13g2_nand2_1)
     3    0.009789    0.070471    0.071899    0.647761 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.070471    0.000002    0.647763 v _177_/B (sg13g2_nand2_1)
     3    0.010474    0.062000    0.075477    0.723239 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.062000    0.000036    0.723275 ^ _179_/A (sg13g2_nand2_1)
     2    0.006792    0.057529    0.069815    0.793090 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.057529    0.000010    0.793100 v _180_/B (sg13g2_nand2_1)
     1    0.004178    0.037197    0.049614    0.842714 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.037197    0.000019    0.842733 ^ output24/A (sg13g2_buf_2)
     1    0.053451    0.115388    0.144295    0.987028 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.115389    0.000637    0.987665 ^ sine_out[28] (out)
                                              0.987665   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.987665   data arrival time
---------------------------------------------------------------------------------------------
                                              1.862336   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000032    0.120252 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009527    0.048244    0.183400    0.303652 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048244    0.000027    0.303679 ^ fanout73/A (sg13g2_buf_8)
     8    0.043671    0.034904    0.086918    0.390597 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.034906    0.000269    0.390865 ^ fanout72/A (sg13g2_buf_8)
     8    0.034081    0.030081    0.076710    0.467575 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.030081    0.000153    0.467728 ^ _137_/C (sg13g2_nand3_1)
     5    0.016246    0.155306    0.153623    0.621351 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.155306    0.000027    0.621378 v _156_/B (sg13g2_nand2b_1)
     2    0.009609    0.075182    0.100184    0.721562 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.075182    0.000075    0.721637 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.004418    0.050438    0.079977    0.801614 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.050438    0.000024    0.801638 v output13/A (sg13g2_buf_2)
     1    0.051961    0.088426    0.143482    0.945120 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088426    0.000353    0.945473 v sine_out[18] (out)
                                              0.945473   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.945473   data arrival time
---------------------------------------------------------------------------------------------
                                              1.904527   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003327    0.020637    0.161827    0.281329 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020637    0.000008    0.281338 v fanout69/A (sg13g2_buf_2)
     4    0.030095    0.057795    0.100861    0.382199 v fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.057796    0.000294    0.382492 v fanout68/A (sg13g2_buf_2)
     5    0.027362    0.054193    0.115005    0.497498 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.054193    0.000007    0.497505 v fanout67/A (sg13g2_buf_8)
     8    0.029107    0.026928    0.089951    0.587456 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.026928    0.000126    0.587582 v _156_/A_N (sg13g2_nand2b_1)
     2    0.009143    0.069954    0.100985    0.688567 v _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.069954    0.000072    0.688639 v _176_/A2 (sg13g2_o21ai_1)
     1    0.002787    0.071713    0.090769    0.779408 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.071713    0.000001    0.779409 ^ output23/A (sg13g2_buf_2)
     1    0.053408    0.115410    0.161282    0.940691 ^ output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.115412    0.000628    0.941319 ^ sine_out[27] (out)
                                              0.941319   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.941319   data arrival time
---------------------------------------------------------------------------------------------
                                              1.908681   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000014    0.119501 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006556    0.029353    0.169721    0.289222 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.029353    0.000024    0.289246 v fanout61/A (sg13g2_buf_1)
     4    0.026274    0.087393    0.118720    0.407966 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.087395    0.000530    0.408496 v fanout60/A (sg13g2_buf_8)
     8    0.029315    0.028081    0.105923    0.514418 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.028081    0.000085    0.514503 v _131_/A (sg13g2_or2_1)
     6    0.023070    0.084780    0.160036    0.674539 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.084780    0.000119    0.674658 v _280_/B1 (sg13g2_a21oi_1)
     1    0.005799    0.081667    0.097421    0.772079 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.081667    0.000050    0.772129 ^ output36/A (sg13g2_buf_2)
     1    0.052352    0.113302    0.164844    0.936972 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.113302    0.000431    0.937403 ^ sine_out[9] (out)
                                              0.937403   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.937403   data arrival time
---------------------------------------------------------------------------------------------
                                              1.912597   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000014    0.119501 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006556    0.029353    0.169721    0.289222 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.029353    0.000024    0.289246 v fanout61/A (sg13g2_buf_1)
     4    0.026274    0.087393    0.118720    0.407966 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.087395    0.000530    0.408496 v fanout60/A (sg13g2_buf_8)
     8    0.029315    0.028081    0.105923    0.514418 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.028081    0.000085    0.514503 v _131_/A (sg13g2_or2_1)
     6    0.023070    0.084780    0.160036    0.674539 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.084780    0.000116    0.674655 v _283_/B1 (sg13g2_a21oi_1)
     1    0.004521    0.072623    0.089413    0.764068 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.072623    0.000026    0.764094 ^ output6/A (sg13g2_buf_2)
     1    0.052265    0.113096    0.160268    0.924361 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.113096    0.000414    0.924775 ^ sine_out[11] (out)
                                              0.924775   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.924775   data arrival time
---------------------------------------------------------------------------------------------
                                              1.925225   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003327    0.020637    0.161827    0.281329 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020637    0.000008    0.281338 v fanout69/A (sg13g2_buf_2)
     4    0.030095    0.057795    0.100861    0.382199 v fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.057797    0.000367    0.382566 v fanout65/A (sg13g2_buf_8)
     8    0.029733    0.027251    0.091869    0.474435 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.027251    0.000032    0.474467 v _142_/A (sg13g2_or2_1)
     7    0.028352    0.099268    0.172092    0.646559 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.099268    0.000032    0.646591 v _187_/A2 (sg13g2_o21ai_1)
     1    0.003705    0.084250    0.108485    0.755076 ^ _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.084250    0.000012    0.755088 ^ output28/A (sg13g2_buf_2)
     1    0.054201    0.117057    0.168484    0.923572 ^ output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.117060    0.000784    0.924356 ^ sine_out[31] (out)
                                              0.924356   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.924356   data arrival time
---------------------------------------------------------------------------------------------
                                              1.925644   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000014    0.119501 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006556    0.029353    0.169721    0.289222 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.029353    0.000024    0.289246 v fanout61/A (sg13g2_buf_1)
     4    0.026274    0.087393    0.118720    0.407966 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.087395    0.000530    0.408496 v fanout60/A (sg13g2_buf_8)
     8    0.029315    0.028081    0.105923    0.514418 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.028081    0.000079    0.514498 v _130_/A (sg13g2_nor2_1)
     2    0.009580    0.097517    0.095335    0.609833 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.097517    0.000017    0.609850 ^ _136_/B (sg13g2_nand2b_2)
     4    0.013722    0.065446    0.082606    0.692456 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.065446    0.000020    0.692476 v _277_/A (sg13g2_nor2_1)
     1    0.004185    0.056549    0.075411    0.767887 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.056549    0.000019    0.767906 ^ output32/A (sg13g2_buf_2)
     1    0.052091    0.112691    0.152110    0.920017 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.112691    0.000379    0.920396 ^ sine_out[5] (out)
                                              0.920396   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.920396   data arrival time
---------------------------------------------------------------------------------------------
                                              1.929604   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003415    0.025795    0.165191    0.284693 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025795    0.000008    0.284702 ^ fanout69/A (sg13g2_buf_2)
     4    0.031233    0.072727    0.105663    0.390364 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.072727    0.000306    0.390670 ^ fanout68/A (sg13g2_buf_2)
     5    0.027805    0.066889    0.123480    0.514149 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.066889    0.000007    0.514157 ^ fanout67/A (sg13g2_buf_8)
     8    0.029733    0.029578    0.090606    0.604762 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.029578    0.000033    0.604795 ^ _150_/B (sg13g2_and2_1)
     3    0.010785    0.056032    0.105327    0.710122 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.056032    0.000018    0.710140 ^ _162_/A1 (sg13g2_a21oi_1)
     1    0.003813    0.048089    0.066149    0.776289 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.048089    0.000014    0.776303 v output16/A (sg13g2_buf_2)
     1    0.052190    0.088762    0.142577    0.918880 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.088762    0.000399    0.919279 v sine_out[20] (out)
                                              0.919279   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.919279   data arrival time
---------------------------------------------------------------------------------------------
                                              1.930721   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003415    0.025795    0.165191    0.284693 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025795    0.000008    0.284702 ^ fanout69/A (sg13g2_buf_2)
     4    0.031233    0.072727    0.105663    0.390364 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.072727    0.000306    0.390670 ^ fanout68/A (sg13g2_buf_2)
     5    0.027805    0.066889    0.123480    0.514149 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.066889    0.000007    0.514157 ^ fanout67/A (sg13g2_buf_8)
     8    0.029733    0.029578    0.090606    0.604762 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.029578    0.000033    0.604795 ^ _150_/B (sg13g2_and2_1)
     3    0.010785    0.056032    0.105327    0.710122 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.056032    0.000027    0.710148 ^ _165_/A1 (sg13g2_a21oi_1)
     1    0.003074    0.045197    0.062822    0.772970 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.045197    0.000005    0.772975 v output18/A (sg13g2_buf_2)
     1    0.052308    0.088923    0.141300    0.914275 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.088924    0.000422    0.914697 v sine_out[22] (out)
                                              0.914697   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.914697   data arrival time
---------------------------------------------------------------------------------------------
                                              1.935303   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000032    0.120252 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009527    0.048244    0.183400    0.303652 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048244    0.000027    0.303679 ^ fanout73/A (sg13g2_buf_8)
     8    0.043671    0.034904    0.086918    0.390597 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.034906    0.000269    0.390865 ^ fanout72/A (sg13g2_buf_8)
     8    0.034081    0.030081    0.076710    0.467575 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.030081    0.000153    0.467728 ^ _137_/C (sg13g2_nand3_1)
     5    0.016246    0.155306    0.153623    0.621351 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.155306    0.000028    0.621380 v _166_/A (sg13g2_nor2_1)
     1    0.003637    0.063981    0.092936    0.714316 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.063981    0.000008    0.714324 ^ _167_/B (sg13g2_nor2_1)
     1    0.005406    0.031646    0.047319    0.761643 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.031646    0.000042    0.761685 v output19/A (sg13g2_buf_2)
     1    0.052351    0.088897    0.134811    0.896496 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.088897    0.000431    0.896927 v sine_out[23] (out)
                                              0.896927   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.896927   data arrival time
---------------------------------------------------------------------------------------------
                                              1.953073   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003327    0.020637    0.161827    0.281329 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020637    0.000008    0.281338 v fanout69/A (sg13g2_buf_2)
     4    0.030095    0.057795    0.100861    0.382199 v fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.057797    0.000367    0.382566 v fanout65/A (sg13g2_buf_8)
     8    0.029733    0.027251    0.091869    0.474435 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.027251    0.000032    0.474467 v _142_/A (sg13g2_or2_1)
     7    0.028352    0.099268    0.172092    0.646559 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.099268    0.000072    0.646631 v _148_/A2 (sg13g2_a21oi_1)
     1    0.003031    0.058999    0.096125    0.742756 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.058999    0.000004    0.742760 ^ output11/A (sg13g2_buf_2)
     1    0.052017    0.112548    0.153225    0.895985 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.112548    0.000364    0.896350 ^ sine_out[16] (out)
                                              0.896350   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.896350   data arrival time
---------------------------------------------------------------------------------------------
                                              1.953651   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000014    0.119501 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006556    0.029353    0.169721    0.289222 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.029353    0.000024    0.289246 v fanout61/A (sg13g2_buf_1)
     4    0.026274    0.087393    0.118720    0.407966 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.087395    0.000530    0.408496 v fanout60/A (sg13g2_buf_8)
     8    0.029315    0.028081    0.105923    0.514418 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.028081    0.000079    0.514498 v _130_/A (sg13g2_nor2_1)
     2    0.009580    0.097517    0.095335    0.609833 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.097517    0.000006    0.609838 ^ _284_/A (sg13g2_and2_1)
     1    0.005202    0.036108    0.111814    0.721653 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.036108    0.000036    0.721689 ^ output7/A (sg13g2_buf_2)
     1    0.052191    0.112824    0.142143    0.863832 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.112824    0.000399    0.864231 ^ sine_out[12] (out)
                                              0.864231   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.864231   data arrival time
---------------------------------------------------------------------------------------------
                                              1.985769   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000058    0.120278 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009107    0.036670    0.176372    0.296650 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.036670    0.000027    0.296676 v _127_/A (sg13g2_inv_1)
     1    0.006753    0.037415    0.042905    0.339582 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.037415    0.000068    0.339650 ^ output3/A (sg13g2_buf_2)
     1    0.050626    0.109652    0.140779    0.480429 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.109652    0.000120    0.480549 ^ signB (out)
                                              0.480549   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.480549   data arrival time
---------------------------------------------------------------------------------------------
                                              2.369451   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000058    0.120278 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009260    0.047235    0.182623    0.302901 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.047235    0.000036    0.302937 ^ output2/A (sg13g2_buf_2)
     1    0.050792    0.110022    0.145840    0.448778 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.110022    0.000150    0.448928 ^ sign (out)
                                              0.448928   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.448928   data arrival time
---------------------------------------------------------------------------------------------
                                              2.401072   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001917    0.020677    0.161236    0.281510 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020677    0.000003    0.281513 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009665    0.058357    0.376253    0.657765 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058357    0.000032    0.657797 ^ fanout78/A (sg13g2_buf_8)
     7    0.043314    0.035160    0.091772    0.749569 ^ fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.035161    0.000180    0.749749 ^ _128_/A (sg13g2_inv_2)
     5    0.018479    0.036008    0.043923    0.793672 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036008    0.000017    0.793688 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010806    0.141290    0.142196    0.935885 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.141290    0.000034    0.935919 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010790    0.099575    0.130935    1.066854 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.099575    0.000012    1.066866 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009831    0.137311    0.159548    1.226414 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.137311    0.000043    1.226456 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010620    0.090486    0.129752    1.356209 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.090486    0.000046    1.356254 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006503    0.108457    0.125784    1.482038 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.108457    0.000019    1.482057 ^ _211_/A (sg13g2_xnor2_1)
     1    0.002151    0.058022    0.110707    1.592764 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.058022    0.000005    1.592769 ^ _299_/D (sg13g2_dfrbpq_2)
                                              1.592769   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015115    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    5.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    5.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    5.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    5.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    5.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.969504   clock uncertainty
                                  0.000000    4.969504   clock reconvergence pessimism
                                 -0.124532    4.844972   library setup time
                                              4.844972   data required time
---------------------------------------------------------------------------------------------
                                              4.844972   data required time
                                             -1.592769   data arrival time
---------------------------------------------------------------------------------------------
                                              3.252203   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001917    0.020677    0.161236    0.281510 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020677    0.000003    0.281513 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009665    0.058357    0.376253    0.657765 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058357    0.000032    0.657797 ^ fanout78/A (sg13g2_buf_8)
     7    0.043314    0.035160    0.091772    0.749569 ^ fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.035161    0.000180    0.749749 ^ _128_/A (sg13g2_inv_2)
     5    0.018479    0.036008    0.043923    0.793672 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036008    0.000017    0.793688 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010806    0.141290    0.142196    0.935885 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.141290    0.000034    0.935919 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010790    0.099575    0.130935    1.066854 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.099575    0.000012    1.066866 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009831    0.137311    0.159548    1.226414 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.137311    0.000043    1.226456 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010620    0.090486    0.129752    1.356209 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.090486    0.000033    1.356242 v _208_/B (sg13g2_xor2_1)
     1    0.002468    0.053744    0.113810    1.470052 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.053744    0.000008    1.470059 v _298_/D (sg13g2_dfrbpq_1)
                                              1.470059   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015115    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    5.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    5.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    5.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    5.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000014    5.119501 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969501   clock uncertainty
                                  0.000000    4.969501   clock reconvergence pessimism
                                 -0.124160    4.845341   library setup time
                                              4.845341   data required time
---------------------------------------------------------------------------------------------
                                              4.845341   data required time
                                             -1.470059   data arrival time
---------------------------------------------------------------------------------------------
                                              3.375282   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001917    0.020677    0.161236    0.281510 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020677    0.000003    0.281513 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009665    0.058357    0.376253    0.657765 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058357    0.000032    0.657797 ^ fanout78/A (sg13g2_buf_8)
     7    0.043314    0.035160    0.091772    0.749569 ^ fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.035161    0.000180    0.749749 ^ _128_/A (sg13g2_inv_2)
     5    0.018479    0.036008    0.043923    0.793672 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036008    0.000017    0.793688 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010806    0.141290    0.142196    0.935885 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.141290    0.000034    0.935919 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010790    0.099575    0.130935    1.066854 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.099575    0.000012    1.066866 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009831    0.137311    0.159548    1.226414 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.137311    0.000037    1.226451 ^ _204_/B (sg13g2_xor2_1)
     1    0.001875    0.051175    0.122480    1.348931 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.051175    0.000003    1.348933 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.348933   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015115    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    5.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    5.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    5.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    5.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    5.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969502   clock uncertainty
                                  0.000000    4.969502   clock reconvergence pessimism
                                 -0.122504    4.846998   library setup time
                                              4.846998   data required time
---------------------------------------------------------------------------------------------
                                              4.846998   data required time
                                             -1.348933   data arrival time
---------------------------------------------------------------------------------------------
                                              3.498065   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001917    0.020677    0.161236    0.281510 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020677    0.000003    0.281513 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009665    0.058357    0.376253    0.657765 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058357    0.000032    0.657797 ^ fanout78/A (sg13g2_buf_8)
     7    0.043314    0.035160    0.091772    0.749569 ^ fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.035161    0.000180    0.749749 ^ _128_/A (sg13g2_inv_2)
     5    0.018479    0.036008    0.043923    0.793672 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036008    0.000017    0.793688 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010806    0.141290    0.142196    0.935885 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.141290    0.000034    0.935919 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010790    0.099575    0.130935    1.066854 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.099575    0.000023    1.066877 v _200_/A (sg13g2_xor2_1)
     1    0.001873    0.050323    0.119770    1.186648 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.050323    0.000003    1.186651 v _296_/D (sg13g2_dfrbpq_1)
                                              1.186651   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015115    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    5.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    5.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    5.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    5.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000045    5.119532 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969532   clock uncertainty
                                  0.000000    4.969532   clock reconvergence pessimism
                                 -0.122928    4.846604   library setup time
                                              4.846604   data required time
---------------------------------------------------------------------------------------------
                                              4.846604   data required time
                                             -1.186651   data arrival time
---------------------------------------------------------------------------------------------
                                              3.659953   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003327    0.020637    0.161827    0.281329 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020637    0.000008    0.281338 v fanout69/A (sg13g2_buf_2)
     4    0.030095    0.057795    0.100861    0.382199 v fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.057797    0.000367    0.382566 v fanout65/A (sg13g2_buf_8)
     8    0.029733    0.027251    0.091869    0.474435 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.027251    0.000032    0.474467 v _142_/A (sg13g2_or2_1)
     7    0.028352    0.099268    0.172092    0.646559 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.099268    0.000187    0.646745 v _143_/B (sg13g2_nor2_1)
     2    0.008545    0.096887    0.107760    0.754505 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.096887    0.000053    0.754558 ^ _144_/B (sg13g2_nand2_1)
     2    0.006981    0.064097    0.087882    0.842440 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.064097    0.000027    0.842467 v _212_/B (sg13g2_nor2_1)
     2    0.008810    0.096859    0.097492    0.939959 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.096859    0.000028    0.939987 ^ _213_/C (sg13g2_nand3_1)
     2    0.009416    0.104260    0.135892    1.075879 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.104260    0.000030    1.075909 v _214_/B (sg13g2_xnor2_1)
     1    0.002088    0.036001    0.110568    1.186477 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.036001    0.000004    1.186481 v _300_/D (sg13g2_dfrbpq_1)
                                              1.186481   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015115    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    5.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    5.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    5.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    5.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000058    5.120278 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.970278   clock uncertainty
                                  0.000000    4.970278   clock reconvergence pessimism
                                 -0.117553    4.852726   library setup time
                                              4.852726   data required time
---------------------------------------------------------------------------------------------
                                              4.852726   data required time
                                             -1.186481   data arrival time
---------------------------------------------------------------------------------------------
                                              3.666244   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003327    0.020637    0.161827    0.281329 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020637    0.000008    0.281338 v fanout69/A (sg13g2_buf_2)
     4    0.030095    0.057795    0.100861    0.382199 v fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.057797    0.000367    0.382566 v fanout65/A (sg13g2_buf_8)
     8    0.029733    0.027251    0.091869    0.474435 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.027251    0.000032    0.474467 v _142_/A (sg13g2_or2_1)
     7    0.028352    0.099268    0.172092    0.646559 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.099268    0.000187    0.646745 v _143_/B (sg13g2_nor2_1)
     2    0.008545    0.096887    0.107760    0.754505 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.096887    0.000053    0.754558 ^ _144_/B (sg13g2_nand2_1)
     2    0.006981    0.064097    0.087882    0.842440 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.064097    0.000027    0.842467 v _212_/B (sg13g2_nor2_1)
     2    0.008810    0.096859    0.097492    0.939959 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.096859    0.000028    0.939987 ^ _213_/C (sg13g2_nand3_1)
     2    0.009416    0.104260    0.135892    1.075879 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.104260    0.000033    1.075912 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003333    0.071717    0.061603    1.137516 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.071717    0.000005    1.137520 ^ _219_/A (sg13g2_inv_1)
     1    0.001596    0.022108    0.035229    1.172749 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.022108    0.000000    1.172750 v _301_/D (sg13g2_dfrbpq_1)
                                              1.172750   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015115    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    5.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    5.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    5.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    5.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000066    5.120286 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.970286   clock uncertainty
                                  0.000000    4.970286   clock reconvergence pessimism
                                 -0.112548    4.857738   library setup time
                                              4.857738   data required time
---------------------------------------------------------------------------------------------
                                              4.857738   data required time
                                             -1.172750   data arrival time
---------------------------------------------------------------------------------------------
                                              3.684988   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001917    0.020677    0.161236    0.281510 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020677    0.000003    0.281513 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009665    0.058357    0.376253    0.657765 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058357    0.000032    0.657797 ^ fanout78/A (sg13g2_buf_8)
     7    0.043314    0.035160    0.091772    0.749569 ^ fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.035161    0.000180    0.749749 ^ _128_/A (sg13g2_inv_2)
     5    0.018479    0.036008    0.043923    0.793672 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036008    0.000017    0.793688 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010806    0.141290    0.142196    0.935885 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.141290    0.000059    0.935944 ^ _196_/A (sg13g2_xor2_1)
     1    0.002101    0.055975    0.129610    1.065554 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.055975    0.000004    1.065559 ^ _295_/D (sg13g2_dfrbpq_1)
                                              1.065559   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015115    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    5.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    5.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    5.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    5.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000032    5.120252 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.970253   clock uncertainty
                                  0.000000    4.970253   clock reconvergence pessimism
                                 -0.123939    4.846313   library setup time
                                              4.846313   data required time
---------------------------------------------------------------------------------------------
                                              4.846313   data required time
                                             -1.065559   data arrival time
---------------------------------------------------------------------------------------------
                                              3.780755   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001954    0.017251    0.158875    0.279149 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017251    0.000003    0.279152 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009379    0.055144    0.387390    0.666542 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055144    0.000031    0.666572 v fanout78/A (sg13g2_buf_8)
     7    0.042305    0.031264    0.095058    0.761630 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.031264    0.000029    0.761659 v _192_/A (sg13g2_xnor2_1)
     1    0.003262    0.041080    0.086732    0.848391 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.041080    0.000016    0.848407 v _294_/D (sg13g2_dfrbpq_1)
                                              0.848407   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015115    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    5.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    5.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    5.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    5.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000031    5.120251 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.970251   clock uncertainty
                                  0.000000    4.970251   clock reconvergence pessimism
                                 -0.119382    4.850868   library setup time
                                              4.850868   data required time
---------------------------------------------------------------------------------------------
                                              4.850868   data required time
                                             -0.848407   data arrival time
---------------------------------------------------------------------------------------------
                                              4.002461   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001954    0.017251    0.158875    0.279149 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017251    0.000003    0.279152 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009379    0.055144    0.387390    0.666542 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055144    0.000031    0.666572 v fanout78/A (sg13g2_buf_8)
     7    0.042305    0.031264    0.095058    0.761630 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.031265    0.000176    0.761806 v _128_/A (sg13g2_inv_2)
     5    0.018715    0.045792    0.047771    0.809578 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045792    0.000011    0.809588 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.809588   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015115    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    5.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    5.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    5.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    5.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    5.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.970274   clock uncertainty
                                  0.000000    4.970274   clock reconvergence pessimism
                                 -0.120631    4.849643   library setup time
                                              4.849643   data required time
---------------------------------------------------------------------------------------------
                                              4.849643   data required time
                                             -0.809588   data arrival time
---------------------------------------------------------------------------------------------
                                              4.040054   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001954    0.017251    0.158875    0.279149 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017251    0.000003    0.279152 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009379    0.055144    0.387390    0.666542 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055144    0.000031    0.666572 v fanout78/A (sg13g2_buf_8)
     7    0.042305    0.031264    0.095058    0.761630 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.031264    0.000125    0.761755 v fanout77/A (sg13g2_buf_8)
     8    0.029856    0.026425    0.079161    0.840916 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.026425    0.000163    0.841078 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021163    0.240885    0.204106    1.045185 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.240885    0.000029    1.045214 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008139    0.092652    0.143610    1.188824 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.092652    0.000015    1.188838 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003809    0.079569    0.114029    1.302868 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.079569    0.000011    1.302878 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003526    0.051550    0.074094    1.376972 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.051550    0.000005    1.376977 v _273_/A (sg13g2_nor2_1)
     1    0.005636    0.067313    0.079687    1.456664 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.067313    0.000041    1.456706 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004791    0.059671    0.072377    1.529083 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.059671    0.000030    1.529113 v output15/A (sg13g2_buf_2)
     1    0.052762    0.089716    0.148735    1.677847 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.089718    0.000502    1.678349 v sine_out[1] (out)
                                              1.678349   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.678349   data arrival time
---------------------------------------------------------------------------------------------
                                              1.171651   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.430403e-05 0.000000e+00 4.462118e-09 9.430849e-05  59.7%
Combinational        6.030380e-07 1.345842e-06 4.170146e-08 1.990582e-06   1.3%
Clock                4.462368e-05 1.697566e-05 2.141074e-09 6.160148e-05  39.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.395307e-04 1.832150e-05 4.830464e-08 1.579005e-04 100.0%
                            88.4%        11.6%         0.0%
Writing metric power__internal__total: 0.000139530748128891
Writing metric power__switching__total: 1.8321503375773318e-5
Writing metric power__leakage__total: 4.8304642064067593e-8
Writing metric power__total: 0.00015790054749231786

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_typ_1p20V_25C: -0.1507855133432713
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.119501 source latency _298_/CLK ^
-0.120286 target latency _301_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.150786 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_typ_1p20V_25C: 0.1507855133432713
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.120286 source latency _301_/CLK ^
-0.119501 target latency _298_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.150786 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_typ_1p20V_25C: 0.25446012683854324
nom_typ_1p20V_25C: 0.25446012683854324
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_typ_1p20V_25C: 1.1716511426027114
nom_typ_1p20V_25C: 1.1716511426027114
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_typ_1p20V_25C: 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__hold_r2r__ws__corner:nom_typ_1p20V_25C: 0.254460
Writing metric timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_r2r__ws__corner:nom_typ_1p20V_25C: 3.252203
Writing metric timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.119501         network latency _298_/CLK
        0.120286 network latency _301_/CLK
---------------
0.119501 0.120286 latency
        0.000786 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.131480         network latency _298_/CLK
        0.132071 network latency _301_/CLK
---------------
0.131480 0.132071 latency
        0.000592 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.75 fmax = 572.15
%OL_END_REPORT
