// Seed: 595237741
module module_0 (
    input id_0,
    output id_1,
    output logic id_2
);
  initial begin
    id_1 <= id_0;
    id_1 <= 1;
  end
endmodule
