#include "Translation/MemoryInstructions.hpp"
#include "Translation/TranslationContext.hpp"
#include <algorithm>
#include <array>
#include <cstdlib>
#include <stdexcept>

namespace ShaderRecompiler {

namespace {

// A multi-dword global load is one address instruction so the emitter can resolve its guest address
// once (see EmitBdaDwordReads). APS5_BDA_BYTE_READS=1 keeps one LoadAddressU32 per dword, as before.
bool wideAddressLoadsEnabled() {
    static const bool byteReads = std::getenv("APS5_BDA_BYTE_READS") != nullptr;
    return !byteReads;
}

bool wideAddressStoresEnabled() {
    static const bool byteWrites = std::getenv("APS5_BDA_DWORD_STORES") != nullptr;
    return !byteWrites;
}

IrOpcode wideAddressStoreOpcode(std::uint32_t dwords) {
    switch (dwords) {
    case 2u:
        return IrOpcode::StoreAddressU32x2;
    case 3u:
        return IrOpcode::StoreAddressU32x3;
    default:
        return IrOpcode::StoreAddressU32x4;
    }
}

IrOpcode wideAddressLoadOpcode(std::uint32_t dwords) {
    switch (dwords) {
    case 2u:
        return IrOpcode::LoadAddressU32x2;
    case 3u:
        return IrOpcode::LoadAddressU32x3;
    default:
        return IrOpcode::LoadAddressU32x4;
    }
}

ResourceKind flatSegmentResourceKind(std::uint32_t segment) {
    switch (segment) {
    case 1u:
        return ResourceKind::Scratch;
    case 2u:
        return ResourceKind::Global;
    default:
        return ResourceKind::Flat;
    }
}

MemoryInfo flatMemoryInfoFromInstruction(const RdnaInstruction& inst) {
    if (inst.family != RdnaInstructionFamily::FLAT) {
        throw std::runtime_error("flatMemoryInfoFromInstruction requires a FLAT instruction");
    }
    MemoryInfo memory;
    memory.kind = flatSegmentResourceKind(inst.memorySegment);
    memory.offset = inst.memoryOffset;
    memory.dataDwords = inst.dataDwordCount;
    memory.dataBits = inst.dataBits;
    memory.componentCount = inst.dataDwordCount;
    memory.dataSigned = inst.dataSigned;
    memory.addressIsFull = memory.kind == ResourceKind::Flat || (memory.kind == ResourceKind::Global && inst.source1.kind == RdnaOperandKind::VectorRegister);
    return memory;
}

}

bool TranslationContext::flatLoad(const RdnaInstruction& inst) {
    MemoryInfo memory = flatMemoryInfoFromInstruction(inst);
    memory.coherent = inst.glc || inst.dlc;
    IrOpcode opcode;
    switch (memory.dataBits) {
    case 8u:
        opcode = IrOpcode::LoadAddressU8;
        break;
    case 16u:
        opcode = IrOpcode::LoadAddressU16;
        break;
    case 32u:
        opcode = IrOpcode::LoadAddressU32;
        break;
    default:
        throw std::runtime_error("flatLoad does not support the requested data width");
    }
    const AddressOperands address = readAddressOperands(inst, 0u);
    IrValue& active = ir.GetExec();
    const std::uint32_t count = memory.dataBits == 32u ? std::min(memory.dataDwords, 4u) : 1u;
    if (count > 1u && memory.kind != ResourceKind::Scratch && wideAddressLoadsEnabled()) {
        MemoryInfo group = memory;
        group.dataDwords = count;
        group.componentCount = count;
        group.componentIndex = 0u;
        const IrOpcode wide = wideAddressLoadOpcode(count);
        IrValue& loaded = ir.Emit(wide, IrOpcodeType(wide), {address.resource, address.low, address.high, &active}, addMemoryInfo(group, inst.programCounter));
        for (std::uint32_t index = 0u; index < count; ++index) {
            writeOperand(offsetOperand(inst.destination, index), &ir.CompositeExtract(loaded, index));
        }
        return true;
    }
    for (std::uint32_t index = 0u; index < count; ++index) {
        MemoryInfo component = memory;
        component.offset += index * 4u;
        component.dataDwords = 1u;
        component.componentIndex = index;
        IrValue& loaded = ir.Emit(opcode, IrOpcodeType(opcode), {address.resource, address.low, address.high, &active}, addMemoryInfo(component, inst.programCounter));
        writeOperand(offsetOperand(inst.destination, index), memory.dataBits == 32u ? &loaded : &widenSubdword(&loaded, memory.dataBits, memory.dataSigned).Value());
    }
    return true;
}

bool TranslationContext::globalAddtid(const RdnaInstruction& inst, bool write) {
    MemoryInfo memory = flatMemoryInfoFromInstruction(inst);
    memory.addressIsFull = false;
    const IrU32 baseLow = readU32(inst.source0);
    const IrU32 baseHigh = readU32(offsetOperand(inst.source0, 1u));
    IrValue* resource = getAddressResource(&baseLow.Value(), &baseHigh.Value());
    IrValue& lane = ir.Emit(IrOpcode::LaneId, IrOpcodeType(IrOpcode::LaneId), {});
    IrValue& laneOffset = ir.ShiftLeftLogical(lane, ir.Constant(2u));
    IrValue& active = ir.GetExec();
    if (write) {
        const IrU32 data = readU32(inst.destination);
        (void)ir.Emit(IrOpcode::StoreAddressU32, IrType::Void, {resource, &laneOffset, &ir.Constant(0u), &data.Value(), &active}, addMemoryInfo(memory, inst.programCounter));
        return true;
    }
    IrValue& loaded = ir.Emit(IrOpcode::LoadAddressU32, IrOpcodeType(IrOpcode::LoadAddressU32), {resource, &laneOffset, &ir.Constant(0u), &active}, addMemoryInfo(memory, inst.programCounter));
    writeOperand(inst.destination, &loaded);
    return true;
}

bool TranslationContext::flatStore(const RdnaInstruction& inst) {
    MemoryInfo memory = flatMemoryInfoFromInstruction(inst);
    memory.coherent = inst.glc || inst.dlc;
    IrOpcode opcode;
    switch (memory.dataBits) {
    case 8u:
        opcode = IrOpcode::StoreAddressU8;
        break;
    case 16u:
        opcode = IrOpcode::StoreAddressU16;
        break;
    case 32u:
        opcode = IrOpcode::StoreAddressU32;
        break;
    default:
        throw std::runtime_error("flatStore does not support the requested data width");
    }
    const AddressOperands address = readAddressOperands(inst, 0u);
    IrValue& active = ir.GetExec();
    const std::uint32_t count = memory.dataBits == 32u ? memory.dataDwords : 1u;
    if (count > 1u && count <= 4u && memory.kind != ResourceKind::Scratch && wideAddressStoresEnabled()) {
        MemoryInfo group = memory;
        group.dataDwords = count;
        group.componentCount = count;
        group.componentIndex = 0u;
        std::array<IrValue*, 4> parts{};
        for (std::uint32_t index = 0u; index < count; ++index) parts[index] = &readU32(offsetOperand(inst.destination, index)).Value();
        IrValue& data = count == 2u ? ir.Emit(IrOpcode::CompositeConstructU32x2, IrOpcodeType(IrOpcode::CompositeConstructU32x2), {parts[0], parts[1]})
                      : count == 3u ? ir.Emit(IrOpcode::CompositeConstructU32x3, IrOpcodeType(IrOpcode::CompositeConstructU32x3), {parts[0], parts[1], parts[2]})
                                    : ir.Emit(IrOpcode::CompositeConstructU32x4, IrOpcodeType(IrOpcode::CompositeConstructU32x4), {parts[0], parts[1], parts[2], parts[3]});
        (void)ir.Emit(wideAddressStoreOpcode(count), IrType::Void, {address.resource, address.low, address.high, &data, &active}, addMemoryInfo(group, inst.programCounter));
        return true;
    }
    for (std::uint32_t index = 0u; index < count; ++index) {
        MemoryInfo component = memory;
        component.offset += index * 4u;
        component.dataDwords = 1u;
        component.componentIndex = index;
        const IrU32 data = readU32(offsetOperand(inst.destination, index));
        IrValue* value = memory.dataBits == 32u ? &data.Value() : narrowSubdword(data, memory.dataBits);
        (void)ir.Emit(opcode, IrType::Void, {address.resource, address.low, address.high, value, &active}, addMemoryInfo(component, inst.programCounter));
    }
    return true;
}

bool TranslationContext::flatAtomic(const RdnaInstruction& inst, IrOpcode opcode) {
    const MemoryInfo memory = flatMemoryInfoFromInstruction(inst);
    const AddressOperands address = readAddressOperands(inst, 0u);
    const MemoryFlags flags = addMemoryInfo(memory, inst.programCounter);
    IrValue& active = ir.GetExec();
    const bool compare = opcode == IrOpcode::AddressAtomicCmpSwap32 || opcode == IrOpcode::AddressAtomicCmpSwap64 || opcode == IrOpcode::AddressAtomicFCmpSwap32 || opcode == IrOpcode::AddressAtomicFCmpSwap64;
    IrValue* result;
    if (IrOpcodeType(opcode) == IrType::U64) {
        const IrU64 value = readU64(inst.source2);
        if (compare) {
            const IrU64 comparator = readU64(offsetOperand(inst.source2, 2u));
            result = &ir.Emit(opcode, IrOpcodeType(opcode), {address.resource, address.low, address.high, &value.Value(), &comparator.Value(), &active}, flags);
        } else {
            result = &ir.Emit(opcode, IrOpcodeType(opcode), {address.resource, address.low, address.high, &value.Value(), &active}, flags);
        }
    } else {
        const IrU32 value = readU32(inst.source2);
        if (compare) {
            const IrU32 comparator = readU32(offsetOperand(inst.source2, 1u));
            result = &ir.Emit(opcode, IrOpcodeType(opcode), {address.resource, address.low, address.high, &value.Value(), &comparator.Value(), &active}, flags);
        } else {
            result = &ir.Emit(opcode, IrOpcodeType(opcode), {address.resource, address.low, address.high, &value.Value(), &active}, flags);
        }
    }
    if (inst.glc) {
        writeOperand(inst.destination, result);
    }
    return true;
}

}
