-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_profile_ap_vld : IN STD_LOGIC;
    y_profile_ap_vld : IN STD_LOGIC;
    y_local_ap_vld : IN STD_LOGIC;
    nModule_ap_vld : IN STD_LOGIC;
    x_local_ap_vld : IN STD_LOGIC;
    x_profile : IN STD_LOGIC_VECTOR (335 downto 0);
    nModule : IN STD_LOGIC_VECTOR (15 downto 0);
    x_local : IN STD_LOGIC_VECTOR (15 downto 0);
    y_profile : IN STD_LOGIC_VECTOR (207 downto 0);
    y_local : IN STD_LOGIC_VECTOR (15 downto 0);
    layer24_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    layer24_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of myproject is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "myproject_myproject,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.302437,HLS_SYN_LAT=24,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=7668,HLS_SYN_LUT=12046,HLS_VERSION=2024_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv336_lc_1 : STD_LOGIC_VECTOR (335 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv208_lc_1 : STD_LOGIC_VECTOR (207 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv15_800 : STD_LOGIC_VECTOR (14 downto 0) := "000100000000000";
    constant ap_const_lv15_1000 : STD_LOGIC_VECTOR (14 downto 0) := "001000000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv13_1000 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv14_3000 : STD_LOGIC_VECTOR (13 downto 0) := "11000000000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal x_profile_ap_vld_in_sig : STD_LOGIC;
    signal y_profile_ap_vld_in_sig : STD_LOGIC;
    signal y_local_ap_vld_in_sig : STD_LOGIC;
    signal nModule_ap_vld_in_sig : STD_LOGIC;
    signal x_local_ap_vld_in_sig : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal x_profile_preg : STD_LOGIC_VECTOR (335 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal x_profile_in_sig : STD_LOGIC_VECTOR (335 downto 0);
    signal x_profile_ap_vld_preg : STD_LOGIC := '0';
    signal nModule_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal nModule_in_sig : STD_LOGIC_VECTOR (15 downto 0);
    signal nModule_ap_vld_preg : STD_LOGIC := '0';
    signal x_local_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal x_local_in_sig : STD_LOGIC_VECTOR (15 downto 0);
    signal x_local_ap_vld_preg : STD_LOGIC := '0';
    signal y_profile_preg : STD_LOGIC_VECTOR (207 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal y_profile_in_sig : STD_LOGIC_VECTOR (207 downto 0);
    signal y_profile_ap_vld_preg : STD_LOGIC := '0';
    signal y_local_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal y_local_in_sig : STD_LOGIC_VECTOR (15 downto 0);
    signal y_local_ap_vld_preg : STD_LOGIC := '0';
    signal x_profile_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal nModule_blk_n : STD_LOGIC;
    signal x_local_blk_n : STD_LOGIC;
    signal y_profile_blk_n : STD_LOGIC;
    signal y_local_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal layer11_out_reg_1269 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer11_out_1_reg_1274 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer14_out_reg_1279 : STD_LOGIC_VECTOR (7 downto 0);
    signal layer14_out_reg_1279_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal layer14_out_reg_1279_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal layer14_out_reg_1279_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal layer14_out_reg_1279_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal layer14_out_1_reg_1284 : STD_LOGIC_VECTOR (7 downto 0);
    signal layer14_out_1_reg_1284_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal layer14_out_1_reg_1284_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal layer14_out_1_reg_1284_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal layer14_out_1_reg_1284_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal layer9_out_reg_1289 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer9_out_1_reg_1294 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer9_out_2_reg_1299 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer9_out_3_reg_1304 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer9_out_4_reg_1309 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer9_out_5_reg_1314 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer9_out_6_reg_1319 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer9_out_7_reg_1324 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer13_out_reg_1329 : STD_LOGIC_VECTOR (7 downto 0);
    signal layer13_out_1_reg_1334 : STD_LOGIC_VECTOR (7 downto 0);
    signal layer13_out_2_reg_1339 : STD_LOGIC_VECTOR (7 downto 0);
    signal layer13_out_3_reg_1344 : STD_LOGIC_VECTOR (7 downto 0);
    signal layer13_out_4_reg_1349 : STD_LOGIC_VECTOR (7 downto 0);
    signal layer13_out_5_reg_1354 : STD_LOGIC_VECTOR (7 downto 0);
    signal layer13_out_6_reg_1359 : STD_LOGIC_VECTOR (7 downto 0);
    signal layer13_out_7_reg_1364 : STD_LOGIC_VECTOR (7 downto 0);
    signal layer16_out_reg_1419 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer16_out_1_reg_1424 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer16_out_2_reg_1429 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer16_out_3_reg_1434 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer18_out_reg_1439 : STD_LOGIC_VECTOR (7 downto 0);
    signal layer18_out_1_reg_1444 : STD_LOGIC_VECTOR (7 downto 0);
    signal layer18_out_2_reg_1449 : STD_LOGIC_VECTOR (7 downto 0);
    signal layer18_out_3_reg_1454 : STD_LOGIC_VECTOR (7 downto 0);
    signal layer19_out_reg_1459 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer19_out_1_reg_1464 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer19_out_2_reg_1469 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer19_out_3_reg_1474 : STD_LOGIC_VECTOR (15 downto 0);
    signal layer21_out_reg_1479 : STD_LOGIC_VECTOR (7 downto 0);
    signal layer21_out_1_reg_1484 : STD_LOGIC_VECTOR (7 downto 0);
    signal layer21_out_2_reg_1489 : STD_LOGIC_VECTOR (7 downto 0);
    signal layer21_out_3_reg_1494 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal layer22_out_reg_1499 : STD_LOGIC_VECTOR (12 downto 0);
    signal sigmoid_fu_882_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sigmoid_reg_1504 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln469_fu_888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln469_reg_1510 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln473_fu_932_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln473_reg_1516 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_92_reg_1523 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln473_fu_950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln473_reg_1530 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_94_reg_1535 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_ready : STD_LOGIC;
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_20 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_21 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_22 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_23 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_24 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_25 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_26 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_27 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_28 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_29 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_30 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_31 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_32 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_33 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_ready : STD_LOGIC;
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_20 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_21 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_22 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_23 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_24 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_25 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_26 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_27 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_28 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_29 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_30 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_31 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_32 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_33 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_34 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_191_ap_ready : STD_LOGIC;
    signal call_ret3_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_191_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret3_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_191_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call93 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp105 : BOOLEAN;
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_start : STD_LOGIC;
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_done : STD_LOGIC;
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_idle : STD_LOGIC;
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_ready : STD_LOGIC;
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_ce : STD_LOGIC;
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call102 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp106 : BOOLEAN;
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_start : STD_LOGIC;
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_done : STD_LOGIC;
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_idle : STD_LOGIC;
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_ready : STD_LOGIC;
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_ce : STD_LOGIC;
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call114 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp112 : BOOLEAN;
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_start : STD_LOGIC;
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_done : STD_LOGIC;
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_idle : STD_LOGIC;
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_ready : STD_LOGIC;
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_ce : STD_LOGIC;
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_4 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_5 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_6 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call105 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp127 : BOOLEAN;
    signal call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_ready : STD_LOGIC;
    signal call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call128 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp148 : BOOLEAN;
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_start : STD_LOGIC;
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_done : STD_LOGIC;
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_idle : STD_LOGIC;
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_ready : STD_LOGIC;
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_ce : STD_LOGIC;
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_return_3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call133 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp157 : BOOLEAN;
    signal grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_start : STD_LOGIC;
    signal grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_done : STD_LOGIC;
    signal grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_idle : STD_LOGIC;
    signal grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_ready : STD_LOGIC;
    signal grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_ce : STD_LOGIC;
    signal grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call138 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp163 : BOOLEAN;
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_start : STD_LOGIC;
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_done : STD_LOGIC;
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_idle : STD_LOGIC;
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_ready : STD_LOGIC;
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_ce : STD_LOGIC;
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_return_3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call143 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp170 : BOOLEAN;
    signal grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_start : STD_LOGIC;
    signal grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_done : STD_LOGIC;
    signal grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_idle : STD_LOGIC;
    signal grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_ready : STD_LOGIC;
    signal grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call148 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp176 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp28 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp64 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp102 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp105 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp106 : BOOLEAN;
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp112 : BOOLEAN;
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp127 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp137 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp148 : BOOLEAN;
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp157 : BOOLEAN;
    signal grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp163 : BOOLEAN;
    signal grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp170 : BOOLEAN;
    signal grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp176 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal shl_ln_fu_871_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln468_fu_878_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_fu_894_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln469_fu_901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln469_fu_906_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln473_fu_913_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln469_1_fu_916_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln1_fu_924_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln473_1_fu_946_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_95_fu_980_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln473_fu_987_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_fu_973_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln473_fu_992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln_fu_964_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln473_fu_998_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln473_1_fu_1002_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_96_fu_1008_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln473_fu_1016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln473_3_fu_1021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln473_2_fu_1027_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln473_3_fu_1037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln473_1_fu_1043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln473_1_fu_1032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln473_4_fu_1055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln473_4_fu_1060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln473_1_fu_1049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln473_2_fu_1066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln473_2_fu_1079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln473_fu_1071_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to23 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        data1_val : IN STD_LOGIC_VECTOR (335 downto 0);
        data2_val : IN STD_LOGIC_VECTOR (207 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_33 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_rst : IN STD_LOGIC );
    end component;


    component myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        data1_0_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data1_1_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data1_2_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data1_3_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data1_4_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data1_5_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data1_6_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data1_7_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data1_8_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data1_9_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data1_10_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data1_11_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data1_12_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data1_13_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data1_14_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data1_15_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data1_16_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data1_17_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data1_18_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data1_19_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data1_20_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data1_21_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data1_22_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data1_23_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data1_24_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data1_25_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data1_26_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data1_27_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data1_28_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data1_29_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data1_30_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data1_31_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data1_32_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data1_33_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data2_val : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_33 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_34 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_rst : IN STD_LOGIC );
    end component;


    component myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        data1_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data2_val : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_rst : IN STD_LOGIC );
    end component;


    component myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_0_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_1_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_2_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_3_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_4_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_5_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_6_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_7_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_8_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_9_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_10_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_11_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_12_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_13_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_14_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_15_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_16_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_17_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_18_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_19_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_20_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_21_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_22_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_23_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_24_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_25_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_26_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_27_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_28_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_29_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_30_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_31_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_32_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_33_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_34_val : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        data_0_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_1_val : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        data_0_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_1_val : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        data_0_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_1_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_2_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_3_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_4_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_5_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_6_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_7_val : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        data1_0_val : IN STD_LOGIC_VECTOR (7 downto 0);
        data1_1_val : IN STD_LOGIC_VECTOR (7 downto 0);
        data1_2_val : IN STD_LOGIC_VECTOR (7 downto 0);
        data1_3_val : IN STD_LOGIC_VECTOR (7 downto 0);
        data1_4_val : IN STD_LOGIC_VECTOR (7 downto 0);
        data1_5_val : IN STD_LOGIC_VECTOR (7 downto 0);
        data1_6_val : IN STD_LOGIC_VECTOR (7 downto 0);
        data1_7_val : IN STD_LOGIC_VECTOR (7 downto 0);
        data2_0_val : IN STD_LOGIC_VECTOR (7 downto 0);
        data2_1_val : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_rst : IN STD_LOGIC );
    end component;


    component myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_0_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_1_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_2_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_3_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_4_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_5_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_6_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_7_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_8_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_9_val : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        data_0_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_1_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_2_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_3_val : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        data_0_val : IN STD_LOGIC_VECTOR (7 downto 0);
        data_1_val : IN STD_LOGIC_VECTOR (7 downto 0);
        data_2_val : IN STD_LOGIC_VECTOR (7 downto 0);
        data_3_val : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        data_0_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_1_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_2_val : IN STD_LOGIC_VECTOR (15 downto 0);
        data_3_val : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        data_0_val : IN STD_LOGIC_VECTOR (7 downto 0);
        data_1_val : IN STD_LOGIC_VECTOR (7 downto 0);
        data_2_val : IN STD_LOGIC_VECTOR (7 downto 0);
        data_3_val : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;



begin
    call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143 : component myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s
    port map (
        ap_ready => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_ready,
        data1_val => x_profile_in_sig,
        data2_val => y_profile_in_sig,
        ap_return_0 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_0,
        ap_return_1 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_1,
        ap_return_2 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_2,
        ap_return_3 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_3,
        ap_return_4 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_4,
        ap_return_5 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_5,
        ap_return_6 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_6,
        ap_return_7 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_7,
        ap_return_8 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_8,
        ap_return_9 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_9,
        ap_return_10 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_10,
        ap_return_11 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_11,
        ap_return_12 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_12,
        ap_return_13 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_13,
        ap_return_14 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_14,
        ap_return_15 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_15,
        ap_return_16 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_16,
        ap_return_17 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_17,
        ap_return_18 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_18,
        ap_return_19 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_19,
        ap_return_20 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_20,
        ap_return_21 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_21,
        ap_return_22 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_22,
        ap_return_23 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_23,
        ap_return_24 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_24,
        ap_return_25 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_25,
        ap_return_26 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_26,
        ap_return_27 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_27,
        ap_return_28 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_28,
        ap_return_29 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_29,
        ap_return_30 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_30,
        ap_return_31 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_31,
        ap_return_32 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_32,
        ap_return_33 => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_33,
        ap_rst => ap_rst);

    call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151 : component myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s
    port map (
        ap_ready => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_ready,
        data1_0_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_0,
        data1_1_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_1,
        data1_2_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_2,
        data1_3_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_3,
        data1_4_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_4,
        data1_5_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_5,
        data1_6_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_6,
        data1_7_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_7,
        data1_8_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_8,
        data1_9_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_9,
        data1_10_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_10,
        data1_11_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_11,
        data1_12_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_12,
        data1_13_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_13,
        data1_14_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_14,
        data1_15_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_15,
        data1_16_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_16,
        data1_17_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_17,
        data1_18_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_18,
        data1_19_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_19,
        data1_20_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_20,
        data1_21_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_21,
        data1_22_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_22,
        data1_23_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_23,
        data1_24_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_24,
        data1_25_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_25,
        data1_26_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_26,
        data1_27_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_27,
        data1_28_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_28,
        data1_29_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_29,
        data1_30_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_30,
        data1_31_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_31,
        data1_32_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_32,
        data1_33_val => call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_143_ap_return_33,
        data2_val => y_local_in_sig,
        ap_return_0 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_0,
        ap_return_1 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_1,
        ap_return_2 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_2,
        ap_return_3 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_3,
        ap_return_4 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_4,
        ap_return_5 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_5,
        ap_return_6 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_6,
        ap_return_7 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_7,
        ap_return_8 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_8,
        ap_return_9 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_9,
        ap_return_10 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_10,
        ap_return_11 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_11,
        ap_return_12 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_12,
        ap_return_13 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_13,
        ap_return_14 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_14,
        ap_return_15 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_15,
        ap_return_16 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_16,
        ap_return_17 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_17,
        ap_return_18 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_18,
        ap_return_19 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_19,
        ap_return_20 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_20,
        ap_return_21 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_21,
        ap_return_22 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_22,
        ap_return_23 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_23,
        ap_return_24 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_24,
        ap_return_25 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_25,
        ap_return_26 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_26,
        ap_return_27 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_27,
        ap_return_28 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_28,
        ap_return_29 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_29,
        ap_return_30 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_30,
        ap_return_31 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_31,
        ap_return_32 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_32,
        ap_return_33 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_33,
        ap_return_34 => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_34,
        ap_rst => ap_rst);

    call_ret3_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_191 : component myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s
    port map (
        ap_ready => call_ret3_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_191_ap_ready,
        data1_val => nModule_in_sig,
        data2_val => x_local_in_sig,
        ap_return_0 => call_ret3_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_191_ap_return_0,
        ap_return_1 => call_ret3_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_191_ap_return_1,
        ap_rst => ap_rst);

    grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199 : component myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_0_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_0,
        data_1_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_1,
        data_2_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_2,
        data_3_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_3,
        data_4_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_4,
        data_5_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_5,
        data_6_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_6,
        data_7_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_7,
        data_8_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_8,
        data_9_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_9,
        data_10_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_10,
        data_11_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_11,
        data_12_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_12,
        data_13_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_13,
        data_14_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_14,
        data_15_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_15,
        data_16_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_16,
        data_17_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_17,
        data_18_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_18,
        data_19_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_19,
        data_20_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_20,
        data_21_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_21,
        data_22_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_22,
        data_23_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_23,
        data_24_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_24,
        data_25_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_25,
        data_26_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_26,
        data_27_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_27,
        data_28_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_28,
        data_29_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_29,
        data_30_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_30,
        data_31_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_31,
        data_32_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_32,
        data_33_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_33,
        data_34_val => call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_151_ap_return_34,
        ap_return_0 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_0,
        ap_return_1 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_1,
        ap_return_2 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_2,
        ap_return_3 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_3,
        ap_return_4 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_4,
        ap_return_5 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_5,
        ap_return_6 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_6,
        ap_return_7 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_7,
        ap_ce => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_ce);

    grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238 : component myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_start,
        ap_done => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_done,
        ap_idle => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_idle,
        ap_ready => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_ready,
        ap_ce => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_ce,
        data_0_val => call_ret3_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_191_ap_return_0,
        data_1_val => call_ret3_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_191_ap_return_1,
        ap_return_0 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_return_0,
        ap_return_1 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_return_1);

    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244 : component myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_start,
        ap_done => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_done,
        ap_idle => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_idle,
        ap_ready => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_ready,
        ap_ce => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_ce,
        data_0_val => layer11_out_reg_1269,
        data_1_val => layer11_out_1_reg_1274,
        ap_return_0 => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_return_0,
        ap_return_1 => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_return_1);

    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250 : component myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_start,
        ap_done => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_done,
        ap_idle => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_idle,
        ap_ready => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_ready,
        ap_ce => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_ce,
        data_0_val => layer9_out_reg_1289,
        data_1_val => layer9_out_1_reg_1294,
        data_2_val => layer9_out_2_reg_1299,
        data_3_val => layer9_out_3_reg_1304,
        data_4_val => layer9_out_4_reg_1309,
        data_5_val => layer9_out_5_reg_1314,
        data_6_val => layer9_out_6_reg_1319,
        data_7_val => layer9_out_7_reg_1324,
        ap_return_0 => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_0,
        ap_return_1 => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_1,
        ap_return_2 => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_2,
        ap_return_3 => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_3,
        ap_return_4 => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_4,
        ap_return_5 => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_5,
        ap_return_6 => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_6,
        ap_return_7 => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_7);

    call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262 : component myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s
    port map (
        ap_ready => call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_ready,
        data1_0_val => layer13_out_reg_1329,
        data1_1_val => layer13_out_1_reg_1334,
        data1_2_val => layer13_out_2_reg_1339,
        data1_3_val => layer13_out_3_reg_1344,
        data1_4_val => layer13_out_4_reg_1349,
        data1_5_val => layer13_out_5_reg_1354,
        data1_6_val => layer13_out_6_reg_1359,
        data1_7_val => layer13_out_7_reg_1364,
        data2_0_val => layer14_out_reg_1279_pp0_iter7_reg,
        data2_1_val => layer14_out_1_reg_1284_pp0_iter7_reg,
        ap_return_0 => call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_0,
        ap_return_1 => call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_1,
        ap_return_2 => call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_2,
        ap_return_3 => call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_3,
        ap_return_4 => call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_4,
        ap_return_5 => call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_5,
        ap_return_6 => call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_6,
        ap_return_7 => call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_7,
        ap_return_8 => call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_8,
        ap_return_9 => call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_9,
        ap_rst => ap_rst);

    grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276 : component myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_0_val => call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_0,
        data_1_val => call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_1,
        data_2_val => call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_2,
        data_3_val => call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_3,
        data_4_val => call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_4,
        data_5_val => call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_5,
        data_6_val => call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_6,
        data_7_val => call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_7,
        data_8_val => call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_8,
        data_9_val => call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_262_ap_return_9,
        ap_return_0 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276_ap_return_0,
        ap_return_1 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276_ap_return_1,
        ap_return_2 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276_ap_return_2,
        ap_return_3 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276_ap_return_3,
        ap_ce => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276_ap_ce);

    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290 : component myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_start,
        ap_done => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_done,
        ap_idle => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_idle,
        ap_ready => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_ready,
        ap_ce => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_ce,
        data_0_val => layer16_out_reg_1419,
        data_1_val => layer16_out_1_reg_1424,
        data_2_val => layer16_out_2_reg_1429,
        data_3_val => layer16_out_3_reg_1434,
        ap_return_0 => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_return_0,
        ap_return_1 => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_return_1,
        ap_return_2 => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_return_2,
        ap_return_3 => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_return_3);

    grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298 : component myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_start,
        ap_done => grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_done,
        ap_idle => grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_idle,
        ap_ready => grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_ready,
        ap_ce => grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_ce,
        data_0_val => layer18_out_reg_1439,
        data_1_val => layer18_out_1_reg_1444,
        data_2_val => layer18_out_2_reg_1449,
        data_3_val => layer18_out_3_reg_1454,
        ap_return_0 => grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_return_0,
        ap_return_1 => grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_return_1,
        ap_return_2 => grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_return_2,
        ap_return_3 => grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_return_3);

    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306 : component myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_start,
        ap_done => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_done,
        ap_idle => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_idle,
        ap_ready => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_ready,
        ap_ce => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_ce,
        data_0_val => layer19_out_reg_1459,
        data_1_val => layer19_out_1_reg_1464,
        data_2_val => layer19_out_2_reg_1469,
        data_3_val => layer19_out_3_reg_1474,
        ap_return_0 => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_return_0,
        ap_return_1 => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_return_1,
        ap_return_2 => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_return_2,
        ap_return_3 => grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_return_3);

    grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314 : component myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_start,
        ap_done => grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_done,
        ap_idle => grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_idle,
        ap_ready => grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_ready,
        ap_ce => grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_ce,
        data_0_val => layer21_out_reg_1479,
        data_1_val => layer21_out_1_reg_1484,
        data_2_val => layer21_out_2_reg_1489,
        data_3_val => layer21_out_3_reg_1494,
        ap_return => grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_return);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_ready = ap_const_logic_1)) then 
                    grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_ready = ap_const_logic_1)) then 
                    grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_ready = ap_const_logic_1)) then 
                    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_ready = ap_const_logic_1)) then 
                    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_ready = ap_const_logic_1)) then 
                    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_ready = ap_const_logic_1)) then 
                    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    nModule_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                nModule_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    nModule_ap_vld_preg <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (nModule_ap_vld = ap_const_logic_1))) then 
                    nModule_ap_vld_preg <= nModule_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    nModule_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                nModule_preg <= ap_const_lv16_0;
            else
                if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (nModule_ap_vld = ap_const_logic_1))) then 
                    nModule_preg <= nModule;
                end if; 
            end if;
        end if;
    end process;


    x_local_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_local_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    x_local_ap_vld_preg <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_local_ap_vld = ap_const_logic_1))) then 
                    x_local_ap_vld_preg <= x_local_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x_local_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_local_preg <= ap_const_lv16_0;
            else
                if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_local_ap_vld = ap_const_logic_1))) then 
                    x_local_preg <= x_local;
                end if; 
            end if;
        end if;
    end process;


    x_profile_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_profile_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    x_profile_ap_vld_preg <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_profile_ap_vld = ap_const_logic_1))) then 
                    x_profile_ap_vld_preg <= x_profile_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x_profile_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_profile_preg <= ap_const_lv336_lc_1;
            else
                if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_profile_ap_vld = ap_const_logic_1))) then 
                    x_profile_preg <= x_profile;
                end if; 
            end if;
        end if;
    end process;


    y_local_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                y_local_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    y_local_ap_vld_preg <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (y_local_ap_vld = ap_const_logic_1))) then 
                    y_local_ap_vld_preg <= y_local_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    y_local_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                y_local_preg <= ap_const_lv16_0;
            else
                if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (y_local_ap_vld = ap_const_logic_1))) then 
                    y_local_preg <= y_local;
                end if; 
            end if;
        end if;
    end process;


    y_profile_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                y_profile_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    y_profile_ap_vld_preg <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (y_profile_ap_vld = ap_const_logic_1))) then 
                    y_profile_ap_vld_preg <= y_profile_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    y_profile_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                y_profile_preg <= ap_const_lv208_lc_1;
            else
                if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (y_profile_ap_vld = ap_const_logic_1))) then 
                    y_profile_preg <= y_profile;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                    add_ln473_reg_1516(13 downto 2) <= add_ln473_fu_932_p2(13 downto 2);
                icmp_ln469_reg_1510 <= icmp_ln469_fu_888_p2;
                icmp_ln473_reg_1530 <= icmp_ln473_fu_950_p2;
                layer13_out_1_reg_1334 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_1;
                layer13_out_2_reg_1339 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_2;
                layer13_out_3_reg_1344 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_3;
                layer13_out_4_reg_1349 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_4;
                layer13_out_5_reg_1354 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_5;
                layer13_out_6_reg_1359 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_6;
                layer13_out_7_reg_1364 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_7;
                layer13_out_reg_1329 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_return_0;
                layer14_out_1_reg_1284 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_return_1;
                layer14_out_1_reg_1284_pp0_iter4_reg <= layer14_out_1_reg_1284;
                layer14_out_1_reg_1284_pp0_iter5_reg <= layer14_out_1_reg_1284_pp0_iter4_reg;
                layer14_out_1_reg_1284_pp0_iter6_reg <= layer14_out_1_reg_1284_pp0_iter5_reg;
                layer14_out_1_reg_1284_pp0_iter7_reg <= layer14_out_1_reg_1284_pp0_iter6_reg;
                layer14_out_reg_1279 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_return_0;
                layer14_out_reg_1279_pp0_iter4_reg <= layer14_out_reg_1279;
                layer14_out_reg_1279_pp0_iter5_reg <= layer14_out_reg_1279_pp0_iter4_reg;
                layer14_out_reg_1279_pp0_iter6_reg <= layer14_out_reg_1279_pp0_iter5_reg;
                layer14_out_reg_1279_pp0_iter7_reg <= layer14_out_reg_1279_pp0_iter6_reg;
                layer16_out_1_reg_1424 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276_ap_return_1;
                layer16_out_2_reg_1429 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276_ap_return_2;
                layer16_out_3_reg_1434 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276_ap_return_3;
                layer16_out_reg_1419 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276_ap_return_0;
                layer18_out_1_reg_1444 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_return_1;
                layer18_out_2_reg_1449 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_return_2;
                layer18_out_3_reg_1454 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_return_3;
                layer18_out_reg_1439 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_return_0;
                layer19_out_1_reg_1464 <= grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_return_1;
                layer19_out_2_reg_1469 <= grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_return_2;
                layer19_out_3_reg_1474 <= grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_return_3;
                layer19_out_reg_1459 <= grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_return_0;
                layer21_out_1_reg_1484 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_return_1;
                layer21_out_2_reg_1489 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_return_2;
                layer21_out_3_reg_1494 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_return_3;
                layer21_out_reg_1479 <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_return_0;
                layer22_out_reg_1499 <= grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_return;
                layer9_out_1_reg_1294 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_1;
                layer9_out_2_reg_1299 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_2;
                layer9_out_3_reg_1304 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_3;
                layer9_out_4_reg_1309 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_4;
                layer9_out_5_reg_1314 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_5;
                layer9_out_6_reg_1319 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_6;
                layer9_out_7_reg_1324 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_7;
                layer9_out_reg_1289 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_return_0;
                    sigmoid_reg_1504(14 downto 1) <= sigmoid_fu_882_p2(14 downto 1);
                tmp_92_reg_1523 <= add_ln473_fu_932_p2(13 downto 13);
                tmp_94_reg_1535 <= add_ln473_fu_932_p2(12 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                layer11_out_1_reg_1274 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_return_1;
                layer11_out_reg_1269 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_return_0;
            end if;
        end if;
    end process;
    sigmoid_reg_1504(0) <= '0';
    add_ln473_reg_1516(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln473_1_fu_1002_p2 <= std_logic_vector(unsigned(trunc_ln_fu_964_p4) + unsigned(zext_ln473_fu_998_p1));
    add_ln473_fu_932_p2 <= std_logic_vector(unsigned(shl_ln1_fu_924_p3) + unsigned(ap_const_lv14_3000));
    and_ln473_1_fu_1049_p2 <= (xor_ln473_1_fu_1032_p2 and or_ln473_1_fu_1043_p2);
    and_ln473_2_fu_1066_p2 <= (xor_ln473_4_fu_1060_p2 and tmp_92_reg_1523);
    and_ln473_fu_992_p2 <= (tmp_93_fu_973_p3 and or_ln473_fu_987_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_block_state1_pp0_stage0_iter0)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_block_state1_pp0_stage0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp105_assign_proc : process(ap_start, ap_block_state1_pp0_stage0_iter0_ignore_call93)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp105 <= ((ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_ignore_call93));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp106_assign_proc : process(ap_start, ap_block_state1_pp0_stage0_iter0_ignore_call102)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp106 <= ((ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_ignore_call102));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp112_assign_proc : process(ap_start, ap_block_state1_pp0_stage0_iter0_ignore_call114)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp112 <= ((ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_ignore_call114));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp127_assign_proc : process(ap_start, ap_block_state1_pp0_stage0_iter0_ignore_call105)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp127 <= ((ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_ignore_call105));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp148_assign_proc : process(ap_start, ap_block_state1_pp0_stage0_iter0_ignore_call128)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp148 <= ((ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_ignore_call128));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp157_assign_proc : process(ap_start, ap_block_state1_pp0_stage0_iter0_ignore_call133)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp157 <= ((ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_ignore_call133));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp163_assign_proc : process(ap_start, ap_block_state1_pp0_stage0_iter0_ignore_call138)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp163 <= ((ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_ignore_call138));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp170_assign_proc : process(ap_start, ap_block_state1_pp0_stage0_iter0_ignore_call143)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp170 <= ((ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_ignore_call143));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp176_assign_proc : process(ap_start, ap_block_state1_pp0_stage0_iter0_ignore_call148)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp176 <= ((ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_ignore_call148));
    end process;

        ap_block_pp0_stage0_ignoreCallOp102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp112 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp127 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp137 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp157 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp163 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp64 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_block_state1_pp0_stage0_iter0)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(x_profile_ap_vld_in_sig, y_profile_ap_vld_in_sig, y_local_ap_vld_in_sig, nModule_ap_vld_in_sig, x_local_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((x_profile_ap_vld_in_sig = ap_const_logic_0) or (x_local_ap_vld_in_sig = ap_const_logic_0) or (nModule_ap_vld_in_sig = ap_const_logic_0) or (y_local_ap_vld_in_sig = ap_const_logic_0) or (y_profile_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call102_assign_proc : process(x_profile_ap_vld_in_sig, y_profile_ap_vld_in_sig, y_local_ap_vld_in_sig, nModule_ap_vld_in_sig, x_local_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call102 <= ((x_profile_ap_vld_in_sig = ap_const_logic_0) or (x_local_ap_vld_in_sig = ap_const_logic_0) or (nModule_ap_vld_in_sig = ap_const_logic_0) or (y_local_ap_vld_in_sig = ap_const_logic_0) or (y_profile_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call105_assign_proc : process(x_profile_ap_vld_in_sig, y_profile_ap_vld_in_sig, y_local_ap_vld_in_sig, nModule_ap_vld_in_sig, x_local_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call105 <= ((x_profile_ap_vld_in_sig = ap_const_logic_0) or (x_local_ap_vld_in_sig = ap_const_logic_0) or (nModule_ap_vld_in_sig = ap_const_logic_0) or (y_local_ap_vld_in_sig = ap_const_logic_0) or (y_profile_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call114_assign_proc : process(x_profile_ap_vld_in_sig, y_profile_ap_vld_in_sig, y_local_ap_vld_in_sig, nModule_ap_vld_in_sig, x_local_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call114 <= ((x_profile_ap_vld_in_sig = ap_const_logic_0) or (x_local_ap_vld_in_sig = ap_const_logic_0) or (nModule_ap_vld_in_sig = ap_const_logic_0) or (y_local_ap_vld_in_sig = ap_const_logic_0) or (y_profile_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call128_assign_proc : process(x_profile_ap_vld_in_sig, y_profile_ap_vld_in_sig, y_local_ap_vld_in_sig, nModule_ap_vld_in_sig, x_local_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call128 <= ((x_profile_ap_vld_in_sig = ap_const_logic_0) or (x_local_ap_vld_in_sig = ap_const_logic_0) or (nModule_ap_vld_in_sig = ap_const_logic_0) or (y_local_ap_vld_in_sig = ap_const_logic_0) or (y_profile_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call133_assign_proc : process(x_profile_ap_vld_in_sig, y_profile_ap_vld_in_sig, y_local_ap_vld_in_sig, nModule_ap_vld_in_sig, x_local_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call133 <= ((x_profile_ap_vld_in_sig = ap_const_logic_0) or (x_local_ap_vld_in_sig = ap_const_logic_0) or (nModule_ap_vld_in_sig = ap_const_logic_0) or (y_local_ap_vld_in_sig = ap_const_logic_0) or (y_profile_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call138_assign_proc : process(x_profile_ap_vld_in_sig, y_profile_ap_vld_in_sig, y_local_ap_vld_in_sig, nModule_ap_vld_in_sig, x_local_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call138 <= ((x_profile_ap_vld_in_sig = ap_const_logic_0) or (x_local_ap_vld_in_sig = ap_const_logic_0) or (nModule_ap_vld_in_sig = ap_const_logic_0) or (y_local_ap_vld_in_sig = ap_const_logic_0) or (y_profile_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call143_assign_proc : process(x_profile_ap_vld_in_sig, y_profile_ap_vld_in_sig, y_local_ap_vld_in_sig, nModule_ap_vld_in_sig, x_local_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call143 <= ((x_profile_ap_vld_in_sig = ap_const_logic_0) or (x_local_ap_vld_in_sig = ap_const_logic_0) or (nModule_ap_vld_in_sig = ap_const_logic_0) or (y_local_ap_vld_in_sig = ap_const_logic_0) or (y_profile_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call148_assign_proc : process(x_profile_ap_vld_in_sig, y_profile_ap_vld_in_sig, y_local_ap_vld_in_sig, nModule_ap_vld_in_sig, x_local_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call148 <= ((x_profile_ap_vld_in_sig = ap_const_logic_0) or (x_local_ap_vld_in_sig = ap_const_logic_0) or (nModule_ap_vld_in_sig = ap_const_logic_0) or (y_local_ap_vld_in_sig = ap_const_logic_0) or (y_profile_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call93_assign_proc : process(x_profile_ap_vld_in_sig, y_profile_ap_vld_in_sig, y_local_ap_vld_in_sig, nModule_ap_vld_in_sig, x_local_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call93 <= ((x_profile_ap_vld_in_sig = ap_const_logic_0) or (x_local_ap_vld_in_sig = ap_const_logic_0) or (nModule_ap_vld_in_sig = ap_const_logic_0) or (y_local_ap_vld_in_sig = ap_const_logic_0) or (y_profile_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter24, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) 
    and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to23_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23)
    begin
        if (((ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) 
    and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to23 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to23 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to23)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to23 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp106)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp106))) then 
            grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_ce <= ap_const_logic_1;
        else 
            grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_start <= ap_const_logic_1;
        else 
            grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp148)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp148))) then 
            grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276_ap_ce <= ap_const_logic_1;
        else 
            grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_276_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp105)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp105))) then 
            grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_ce <= ap_const_logic_1;
        else 
            grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_199_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp163)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp163))) then 
            grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_ce <= ap_const_logic_1;
        else 
            grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_start <= grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_298_ap_start_reg;

    grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp176)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp176))) then 
            grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_ce <= ap_const_logic_1;
        else 
            grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_start <= grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_314_ap_start_reg;

    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp127)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp127))) then 
            grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_ce <= ap_const_logic_1;
        else 
            grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_start <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_250_ap_start_reg;

    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp112)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp112))) then 
            grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_ce <= ap_const_logic_1;
        else 
            grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_start <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_244_ap_start_reg;

    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp157)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp157))) then 
            grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_ce <= ap_const_logic_1;
        else 
            grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_start <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_290_ap_start_reg;

    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp170)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp170))) then 
            grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_ce <= ap_const_logic_1;
        else 
            grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_start <= grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_306_ap_start_reg;
    icmp_ln469_fu_888_p2 <= "1" when (signed(sigmoid_fu_882_p2) > signed(ap_const_lv15_1000)) else "0";
    icmp_ln473_fu_950_p2 <= "0" when (trunc_ln473_1_fu_946_p1 = ap_const_lv4_0) else "1";
    layer24_out <= 
        select_ln473_fu_1071_p3 when (or_ln473_2_fu_1079_p2(0) = '1') else 
        add_ln473_1_fu_1002_p2;

    layer24_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter24, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            layer24_out_ap_vld <= ap_const_logic_1;
        else 
            layer24_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    nModule_ap_vld_in_sig_assign_proc : process(nModule_ap_vld, nModule_ap_vld_preg)
    begin
        if ((nModule_ap_vld = ap_const_logic_1)) then 
            nModule_ap_vld_in_sig <= nModule_ap_vld;
        else 
            nModule_ap_vld_in_sig <= nModule_ap_vld_preg;
        end if; 
    end process;


    nModule_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, nModule_ap_vld, ap_block_pp0_stage0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            nModule_blk_n <= nModule_ap_vld;
        else 
            nModule_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    nModule_in_sig_assign_proc : process(nModule_ap_vld, nModule, nModule_preg)
    begin
        if ((nModule_ap_vld = ap_const_logic_1)) then 
            nModule_in_sig <= nModule;
        else 
            nModule_in_sig <= nModule_preg;
        end if; 
    end process;

    or_ln469_fu_901_p2 <= (tmp_fu_894_p3 or icmp_ln469_reg_1510);
    or_ln473_1_fu_1043_p2 <= (xor_ln473_3_fu_1037_p2 or tmp_96_fu_1008_p3);
    or_ln473_2_fu_1079_p2 <= (and_ln473_2_fu_1066_p2 or and_ln473_1_fu_1049_p2);
    or_ln473_3_fu_1021_p2 <= (xor_ln473_fu_1016_p2 or tmp_96_fu_1008_p3);
    or_ln473_4_fu_1055_p2 <= (tmp_96_fu_1008_p3 or tmp_94_reg_1535);
    or_ln473_fu_987_p2 <= (tmp_95_fu_980_p3 or icmp_ln473_reg_1530);
    select_ln469_1_fu_916_p3 <= 
        select_ln469_fu_906_p3 when (or_ln469_fu_901_p2(0) = '1') else 
        trunc_ln473_fu_913_p1;
    select_ln469_fu_906_p3 <= 
        ap_const_lv13_1000 when (icmp_ln469_reg_1510(0) = '1') else 
        ap_const_lv13_0;
    select_ln473_fu_1071_p3 <= 
        ap_const_lv8_7F when (and_ln473_1_fu_1049_p2(0) = '1') else 
        ap_const_lv8_80;
        sext_ln468_fu_878_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_871_p3),15));

    shl_ln1_fu_924_p3 <= (select_ln469_1_fu_916_p3 & ap_const_lv1_0);
    shl_ln_fu_871_p3 <= (layer22_out_reg_1499 & ap_const_lv1_0);
    sigmoid_fu_882_p2 <= std_logic_vector(signed(sext_ln468_fu_878_p1) + signed(ap_const_lv15_800));
    tmp_93_fu_973_p3 <= add_ln473_reg_1516(4 downto 4);
    tmp_95_fu_980_p3 <= add_ln473_reg_1516(5 downto 5);
    tmp_96_fu_1008_p3 <= add_ln473_1_fu_1002_p2(7 downto 7);
    tmp_fu_894_p3 <= sigmoid_reg_1504(14 downto 14);
    trunc_ln473_1_fu_946_p1 <= add_ln473_fu_932_p2(4 - 1 downto 0);
    trunc_ln473_fu_913_p1 <= sigmoid_reg_1504(13 - 1 downto 0);
    trunc_ln_fu_964_p4 <= add_ln473_reg_1516(12 downto 5);

    x_local_ap_vld_in_sig_assign_proc : process(x_local_ap_vld, x_local_ap_vld_preg)
    begin
        if ((x_local_ap_vld = ap_const_logic_1)) then 
            x_local_ap_vld_in_sig <= x_local_ap_vld;
        else 
            x_local_ap_vld_in_sig <= x_local_ap_vld_preg;
        end if; 
    end process;


    x_local_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, x_local_ap_vld, ap_block_pp0_stage0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            x_local_blk_n <= x_local_ap_vld;
        else 
            x_local_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x_local_in_sig_assign_proc : process(x_local_ap_vld, x_local, x_local_preg)
    begin
        if ((x_local_ap_vld = ap_const_logic_1)) then 
            x_local_in_sig <= x_local;
        else 
            x_local_in_sig <= x_local_preg;
        end if; 
    end process;


    x_profile_ap_vld_in_sig_assign_proc : process(x_profile_ap_vld, x_profile_ap_vld_preg)
    begin
        if ((x_profile_ap_vld = ap_const_logic_1)) then 
            x_profile_ap_vld_in_sig <= x_profile_ap_vld;
        else 
            x_profile_ap_vld_in_sig <= x_profile_ap_vld_preg;
        end if; 
    end process;


    x_profile_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, x_profile_ap_vld, ap_block_pp0_stage0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            x_profile_blk_n <= x_profile_ap_vld;
        else 
            x_profile_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x_profile_in_sig_assign_proc : process(x_profile_ap_vld, x_profile, x_profile_preg)
    begin
        if ((x_profile_ap_vld = ap_const_logic_1)) then 
            x_profile_in_sig <= x_profile;
        else 
            x_profile_in_sig <= x_profile_preg;
        end if; 
    end process;

    xor_ln473_1_fu_1032_p2 <= (tmp_92_reg_1523 xor ap_const_lv1_1);
    xor_ln473_2_fu_1027_p2 <= (tmp_92_reg_1523 xor or_ln473_3_fu_1021_p2);
    xor_ln473_3_fu_1037_p2 <= (xor_ln473_2_fu_1027_p2 xor ap_const_lv1_1);
    xor_ln473_4_fu_1060_p2 <= (or_ln473_4_fu_1055_p2 xor ap_const_lv1_1);
    xor_ln473_fu_1016_p2 <= (tmp_94_reg_1535 xor ap_const_lv1_1);

    y_local_ap_vld_in_sig_assign_proc : process(y_local_ap_vld, y_local_ap_vld_preg)
    begin
        if ((y_local_ap_vld = ap_const_logic_1)) then 
            y_local_ap_vld_in_sig <= y_local_ap_vld;
        else 
            y_local_ap_vld_in_sig <= y_local_ap_vld_preg;
        end if; 
    end process;


    y_local_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, y_local_ap_vld, ap_block_pp0_stage0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            y_local_blk_n <= y_local_ap_vld;
        else 
            y_local_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    y_local_in_sig_assign_proc : process(y_local_ap_vld, y_local, y_local_preg)
    begin
        if ((y_local_ap_vld = ap_const_logic_1)) then 
            y_local_in_sig <= y_local;
        else 
            y_local_in_sig <= y_local_preg;
        end if; 
    end process;


    y_profile_ap_vld_in_sig_assign_proc : process(y_profile_ap_vld, y_profile_ap_vld_preg)
    begin
        if ((y_profile_ap_vld = ap_const_logic_1)) then 
            y_profile_ap_vld_in_sig <= y_profile_ap_vld;
        else 
            y_profile_ap_vld_in_sig <= y_profile_ap_vld_preg;
        end if; 
    end process;


    y_profile_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, y_profile_ap_vld, ap_block_pp0_stage0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            y_profile_blk_n <= y_profile_ap_vld;
        else 
            y_profile_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    y_profile_in_sig_assign_proc : process(y_profile_ap_vld, y_profile, y_profile_preg)
    begin
        if ((y_profile_ap_vld = ap_const_logic_1)) then 
            y_profile_in_sig <= y_profile;
        else 
            y_profile_in_sig <= y_profile_preg;
        end if; 
    end process;

    zext_ln473_fu_998_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln473_fu_992_p2),8));
end behav;
