<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/mentor/altera_mem_if_dll_cyclonev.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="dll0"
   simulator="modelsim" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/altera_mem_if_dll_cyclonev.sv"
   type="SYSTEM_VERILOG"
   library="dll0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/mentor/altera_mem_if_oct_cyclonev.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="oct0"
   simulator="modelsim" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/altera_mem_if_oct_cyclonev.sv"
   type="SYSTEM_VERILOG"
   library="oct0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/mentor/altera_mem_if_hard_memory_controller_top_cyclonev.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="c0"
   simulator="modelsim" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/altera_mem_if_hard_memory_controller_top_cyclonev.sv"
   type="SYSTEM_VERILOG"
   library="c0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/ddr3_av_2x32_s0_make_qsys_seq.tcl"
   type="OTHER"
   library="s0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/ddr3_av_2x32_s0.vhd"
   type="VHDL"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst_test_bench.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/altera_mem_if_sequencer_rst.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/altera_mem_if_simple_avalon_mm_bridge.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/ddr3_av_2x32_s0_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/ddr3_av_2x32_s0_mm_interconnect_0.vhd"
   type="VHDL"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/ddr3_av_2x32_s0_mm_interconnect_0_avalon_st_adapter.vhd"
   type="VHDL"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/ddr3_av_2x32_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/ddr3_av_2x32_s0_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/ddr3_av_2x32_s0_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/ddr3_av_2x32_s0_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/ddr3_av_2x32_s0_mm_interconnect_0_cmd_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/ddr3_av_2x32_s0_mm_interconnect_0_cpu_inst_data_master_translator.vhd"
   type="VHDL"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/ddr3_av_2x32_s0_mm_interconnect_0_cpu_inst_instruction_master_translator.vhd"
   type="VHDL"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/ddr3_av_2x32_s0_mm_interconnect_0_hphy_bridge_s0_translator.vhd"
   type="VHDL"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/ddr3_av_2x32_s0_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/ddr3_av_2x32_s0_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/ddr3_av_2x32_s0_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/ddr3_av_2x32_s0_mm_interconnect_0_router_003.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/ddr3_av_2x32_s0_mm_interconnect_0_rsp_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/ddr3_av_2x32_s0_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/ddr3_av_2x32_s0_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/ddr3_av_2x32_s0_mm_interconnect_0_sequencer_mem_s1_translator.vhd"
   type="VHDL"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/ddr3_av_2x32_s0_mm_interconnect_0_sequencer_reg_file_inst_avl_translator.vhd"
   type="VHDL"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/ddr3_av_2x32_s0_mm_interconnect_0_sequencer_scc_mgr_inst_avl_translator.vhd"
   type="VHDL"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/sequencer_reg_file.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/sequencer_scc_acv_phase_decode.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/sequencer_scc_acv_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/sequencer_scc_mgr.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/sequencer_scc_reg_file.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/sequencer_scc_siii_phase_decode.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/sequencer_scc_siii_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/sequencer_scc_sv_phase_decode.v"
   type="VERILOG"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/sequencer_scc_sv_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/aldec/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="riviera" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/aldec/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="riviera" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/aldec/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="riviera" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/aldec/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="riviera" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/mentor/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst.v"
   type="VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/mentor/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst_test_bench.v"
   type="VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/mentor/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/mentor/altera_mem_if_sequencer_rst.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/mentor/altera_mem_if_simple_avalon_mm_bridge.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/mentor/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/mentor/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/mentor/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/mentor/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/mentor/sequencer_reg_file.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/mentor/sequencer_scc_acv_phase_decode.v"
   type="VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/mentor/sequencer_scc_acv_wrapper.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/mentor/sequencer_scc_mgr.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/mentor/sequencer_scc_reg_file.v"
   type="VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/mentor/sequencer_scc_siii_phase_decode.v"
   type="VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/mentor/sequencer_scc_siii_wrapper.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/mentor/sequencer_scc_sv_phase_decode.v"
   type="VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/mentor/sequencer_scc_sv_wrapper.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="s0"
   simulator="modelsim" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/ddr3_av_2x32_s0_AC_ROM.hex"
   type="HEX"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/ddr3_av_2x32_s0_inst_ROM.hex"
   type="HEX"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/ddr3_av_2x32_s0_sequencer_mem.hex"
   type="HEX"
   library="s0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/ddr3_av_2x32_p0.vho"
   type="VHDL"
   library="p0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/ddr3_av_2x32_p0_altdqdqs.vhd"
   type="VHDL"
   library="p0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/mentor/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="p0"
   simulator="modelsim" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv"
   type="SYSTEM_VERILOG"
   library="p0"
   simulator="ncsim, vcs, riviera" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/ddr3_av_2x32_pll0.vho"
   type="VHDL"
   library="pll0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/ddr3_av_2x32_pll0_sim_delay.vhd"
   type="VHDL"
   library="pll0" />
 <file
   path="ddr3_av_2x32_sim/ddr3_av_2x32/ddr3_av_2x32_0002.vhd"
   type="VHDL"
   library="ddr3_av_2x32" />
 <file path="ddr3_av_2x32_sim/ddr3_av_2x32.vhd" type="VHDL" />
 <topLevel name="ddr3_av_2x32" />
 <deviceFamily name="cyclonev" />
 <modelMap controllerPath="ddr3_av_2x32" modelPath="ddr3_av_2x32" />
</simPackage>
