git clone --depth 1 --no-tags https://github.com/davidli1515/NEDA_project-in-HPC-course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402150206
git clone --depth 1 --no-tags https://github.com/Akshitha86/Verilog_Adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401111612
git clone --depth 1 --no-tags https://github.com/fhetrat/v6502R1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402683253
git clone --depth 1 --no-tags https://github.com/hwstatic/MyPipelineCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401748443
git clone --depth 1 --no-tags https://github.com/kovagoz/fpga-bouncing-ball.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401495471
git clone --depth 1 --no-tags https://github.com/yezeo/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406614330
git clone --depth 1 --no-tags https://github.com/devthedevil/Hardware-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404449299
git clone --depth 1 --no-tags https://github.com/NARAYAN1201/MIPS32-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399899283
git clone --depth 1 --no-tags https://github.com/Robersonybr731/FPGACar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403837471
git clone --depth 1 --no-tags https://github.com/veganweightlifter/verilogpractice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403179973
git clone --depth 1 --no-tags https://github.com/heshamkhaledd/UART-Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403137615
git clone --depth 1 --no-tags https://github.com/Bharatcs/UART-Tx-module-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403517062
git clone --depth 1 --no-tags https://github.com/KimDongHyub/Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401019135
git clone --depth 1 --no-tags https://github.com/heshamkhaledd/SPI-Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403726000
git clone --depth 1 --no-tags https://github.com/seong-wooo/Electrical-Computer-Design-Laboratory2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403710902
git clone --depth 1 --no-tags https://github.com/RyanChris7/ALU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404244099
git clone --depth 1 --no-tags https://github.com/UCASHurui/SimpleCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406635962
git clone --depth 1 --no-tags https://github.com/vbateriw/FPGA_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406553865
git clone --depth 1 --no-tags https://github.com/bowipawan/hw-syn-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406278302
git clone --depth 1 --no-tags https://github.com/edwardclifford/ECE3829Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405179807
git clone --depth 1 --no-tags https://github.com/arawxx/Single-Cycle-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407861338
git clone --depth 1 --no-tags https://github.com/JohnMismash/ECE3710.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401853194
git clone --depth 1 --no-tags https://github.com/minahnntnu/dicex_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407068697
git clone --depth 1 --no-tags https://github.com/LaloMiranda/TP1_Arqui_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407286382
git clone --depth 1 --no-tags https://github.com/sajattack/redip-sid-i2s.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397124974
git clone --depth 1 --no-tags https://github.com/Nagasaigoud/Elevator-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396744387
git clone --depth 1 --no-tags https://github.com/sidhantp1906/8-bit-first_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396851823
git clone --depth 1 --no-tags https://github.com/ceheffley/FroggerGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397762548
git clone --depth 1 --no-tags https://github.com/mfkiwl/admo-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398664517
git clone --depth 1 --no-tags https://github.com/yimy-liu/Verilog_learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398938644
git clone --depth 1 --no-tags https://github.com/JhoanLeon/FPGA-robot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398409034
git clone --depth 1 --no-tags https://github.com/rishabhgupta1rg/LUT-optimization-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398317858
git clone --depth 1 --no-tags https://github.com/DevaO7/Computer-Organization-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398560810
git clone --depth 1 --no-tags https://github.com/aakash-n-gupta/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397858260
git clone --depth 1 --no-tags https://github.com/t-geon/SingleCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398152493
git clone --depth 1 --no-tags https://github.com/Gabbyyy420/Data-Types.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399393213
git clone --depth 1 --no-tags https://github.com/flpostolache/Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399221159
git clone --depth 1 --no-tags https://github.com/SteScheller/GoBoardPlayground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404095647
git clone --depth 1 --no-tags https://github.com/sethm/verilog_mfm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402219779
git clone --depth 1 --no-tags https://github.com/pranay-yadav/circuiticians.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403166970
git clone --depth 1 --no-tags https://github.com/CornellCastelino/FPGA-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407082182
git clone --depth 1 --no-tags https://github.com/raja-aadhithan/System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403065275
git clone --depth 1 --no-tags https://github.com/subashchandran420/Router-1x3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403268944
git clone --depth 1 --no-tags https://github.com/Vaishnavi1627/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407418796
git clone --depth 1 --no-tags https://github.com/enu23456/rv32i_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405912356
git clone --depth 1 --no-tags https://github.com/JK-hammer/SRAM_Comparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405697785
git clone --depth 1 --no-tags https://github.com/Mizraelly/FPGA-development-course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405974514
git clone --depth 1 --no-tags https://github.com/ElmirDzaka/16-bit-FPGA-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402582010
git clone --depth 1 --no-tags https://github.com/fire219/FireballCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402613360
git clone --depth 1 --no-tags https://github.com/harshb910/FrequencyDivider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406528517
git clone --depth 1 --no-tags https://github.com/Renita1206/DDCO-CS206.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406461295
git clone --depth 1 --no-tags https://github.com/ReinBentdal/TFE4152_Design_av_Integrerte_Kretser-prosjekt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405385531
git clone --depth 1 --no-tags https://github.com/JohnsonZha0/FunProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405423374
git clone --depth 1 --no-tags https://github.com/ShixinChen1999/Winograd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403886102
git clone --depth 1 --no-tags https://github.com/Shreyas1308/DDR2_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402021012
git clone --depth 1 --no-tags https://github.com/RojasMilo/riscv-asm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404119760
git clone --depth 1 --no-tags https://github.com/TheRadDani/Tarea_3-4_digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404124532
git clone --depth 1 --no-tags https://github.com/pbk186/Vending_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403715154
git clone --depth 1 --no-tags https://github.com/jwafle/PMOD-keypad-lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403749059
git clone --depth 1 --no-tags https://github.com/badjerry0522/SRAM_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398811096
git clone --depth 1 --no-tags https://github.com/Surbhii09/Digital--design-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398779343
git clone --depth 1 --no-tags https://github.com/tj-666/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399193302
git clone --depth 1 --no-tags https://github.com/ErickHDdS/Hierarquia-de-Memoria.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399112174
git clone --depth 1 --no-tags https://github.com/Sandwich1527/hello-world.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398694791
git clone --depth 1 --no-tags https://github.com/gqmv/verilog-microwave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400322096
git clone --depth 1 --no-tags https://github.com/pabloec1729/Hashes-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399586574
git clone --depth 1 --no-tags https://github.com/p4vbox/programmable-anns.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400561038
git clone --depth 1 --no-tags https://github.com/YauTungChen/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401245798
git clone --depth 1 --no-tags https://github.com/cgmoraes/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398037692
git clone --depth 1 --no-tags https://github.com/hfrk/verilog-hws.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405017246
git clone --depth 1 --no-tags https://github.com/CristianVelazquez/TP1-ARQUI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406148031
git clone --depth 1 --no-tags https://github.com/yangzeyun12138/ECE550-Project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406586271
git clone --depth 1 --no-tags https://github.com/Abhishekmaheshkumar/VLSI_Design-EECT6325.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406852254
git clone --depth 1 --no-tags https://github.com/syedusama25/single_cycle_MIPS_processor_16_bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406876252
git clone --depth 1 --no-tags https://github.com/mustafaberktaskin/FBU_CPU_verilog_rtl_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404366897
git clone --depth 1 --no-tags https://github.com/estherlyoon/pagerank.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405693736
git clone --depth 1 --no-tags https://github.com/wishvamadushanka/Single-Cycle-CPU-Implementation-with-a-Memory-Subsystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403418126
git clone --depth 1 --no-tags https://github.com/warikap/STLV7325.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400560518
git clone --depth 1 --no-tags https://github.com/JamesD004/HelioSmart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400902889
git clone --depth 1 --no-tags https://github.com/503976632/dma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401980918
git clone --depth 1 --no-tags https://github.com/oliveiraop/verilog_blocks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402614568
git clone --depth 1 --no-tags https://github.com/miuser12/FPGA_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398776806
git clone --depth 1 --no-tags https://github.com/guyrupt/Pipelined-CPU-with-L1-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398733345
git clone --depth 1 --no-tags https://github.com/brennanreamer/AdaptiveCruiseControl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399552566
git clone --depth 1 --no-tags https://github.com/minhducletran2812/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399090261
git clone --depth 1 --no-tags https://github.com/EAugustoAnalysis/MC14500B-FPGA-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403498582
git clone --depth 1 --no-tags https://github.com/DonMaestro/multifunctional_alarm_clock_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407843014
git clone --depth 1 --no-tags https://github.com/Computer-Architecture-I-UIS/workshop_risc-v_assembly-amaya-hernandez.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404529718
git clone --depth 1 --no-tags https://github.com/tortuenoire5408/CellBased2016_preliminary.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407113790
git clone --depth 1 --no-tags https://github.com/IgorRadtke/Trab_Final---Sistemas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407367824
git clone --depth 1 --no-tags https://github.com/TheRadDani/Tarea5_Digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406550983
git clone --depth 1 --no-tags https://github.com/BrandonZupan/LC3-B.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405192000
git clone --depth 1 --no-tags https://github.com/ma2mo10/uRLTD4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402309974
git clone --depth 1 --no-tags https://github.com/Lyfae/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402259118
git clone --depth 1 --no-tags https://github.com/amarjeet-saini/MIPS-32-implementation-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404222372
git clone --depth 1 --no-tags https://github.com/VerLearn/2x1-MUX-NML.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400529562
git clone --depth 1 --no-tags https://github.com/abdelrhman-oun/ALU-Design-using-Verilog-Test-bench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400494890
git clone --depth 1 --no-tags https://github.com/Aarun2/Hash_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398068237
