Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Jan 13 14:03:49 2017
| Host         : UX303L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TrafficLight_timing_summary_routed.rpt -rpx TrafficLight_timing_summary_routed.rpx
| Design       : TrafficLight
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.445        0.000                      0                  157        0.212        0.000                      0                  157        3.000        0.000                       0                   153  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       12.445        0.000                      0                  157        0.212        0.000                      0                  157       19.500        0.000                       0                   149  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.445ns  (required time - arrival time)
  Source:                 nolabel_line69/countv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line69/vgaGreen_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.456ns  (logic 6.790ns (24.730%)  route 20.666ns (75.270%))
  Logic Levels:           15  (CARRY4=1 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         1.558    -0.954    nolabel_line69/clk_out1
    SLICE_X51Y29         FDCE                                         r  nolabel_line69/countv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  nolabel_line69/countv_reg[3]/Q
                         net (fo=19, routed)          1.324     0.826    nolabel_line69/countv[3]
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     0.950 r  nolabel_line69/next_vgaGreen4_i_8/O
                         net (fo=3, routed)           0.439     1.390    nolabel_line69/next_vgaGreen4_i_8_n_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I1_O)        0.124     1.514 f  nolabel_line69/next_vgaGreen4_i_13/O
                         net (fo=4, routed)           0.505     2.018    nolabel_line69/next_vgaGreen4_i_13_n_0
    SLICE_X50Y27         LUT3 (Prop_lut3_I2_O)        0.124     2.142 r  nolabel_line69/next_vgaGreen4_i_1/O
                         net (fo=6, routed)           0.715     2.857    nolabel_line69/next_vgaGreen4_i_1_n_0
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      3.841     6.698 r  nolabel_line69/next_vgaGreen4/P[2]
                         net (fo=4, routed)           1.009     7.707    nolabel_line69/next_vgaGreen4_n_103
    SLICE_X55Y26         LUT2 (Prop_lut2_I1_O)        0.154     7.861 r  nolabel_line69/vgaGreen[3]_i_1120/O
                         net (fo=1, routed)           0.000     7.861    nolabel_line69/vgaGreen[3]_i_1120_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401     8.262 r  nolabel_line69/vgaGreen_reg[3]_i_499/O[3]
                         net (fo=4071, routed)        7.221    15.483    nolabel_line69/vgaGreen_reg[3]_i_499_n_4
    SLICE_X12Y73         LUT4 (Prop_lut4_I1_O)        0.306    15.789 r  nolabel_line69/vgaGreen[2]_i_512/O
                         net (fo=24, routed)          3.404    19.193    nolabel_line69/vgaGreen[2]_i_512_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I0_O)        0.124    19.317 r  nolabel_line69/vgaGreen[1]_i_409/O
                         net (fo=1, routed)           0.994    20.311    nolabel_line69/vgaGreen[1]_i_409_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.124    20.435 r  nolabel_line69/vgaGreen[1]_i_134/O
                         net (fo=1, routed)           0.655    21.090    nolabel_line69/vgaGreen[1]_i_134_n_0
    SLICE_X50Y84         LUT5 (Prop_lut5_I4_O)        0.124    21.214 r  nolabel_line69/vgaGreen[1]_i_43/O
                         net (fo=1, routed)           1.014    22.227    nolabel_line69/vgaGreen[1]_i_43_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I0_O)        0.124    22.351 r  nolabel_line69/vgaGreen[1]_i_16/O
                         net (fo=1, routed)           0.000    22.351    nolabel_line69/vgaGreen[1]_i_16_n_0
    SLICE_X43Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    22.568 r  nolabel_line69/vgaGreen_reg[1]_i_6/O
                         net (fo=1, routed)           0.835    23.404    nolabel_line69/vgaGreen_reg[1]_i_6_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I0_O)        0.299    23.703 r  nolabel_line69/vgaGreen[1]_i_3/O
                         net (fo=1, routed)           1.218    24.921    nolabel_line69/vgaGreen[1]_i_3_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I1_O)        0.124    25.045 f  nolabel_line69/vgaGreen[1]_i_2/O
                         net (fo=1, routed)           1.334    26.378    nolabel_line69/vgaGreen[1]_i_2_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I2_O)        0.124    26.502 r  nolabel_line69/vgaGreen[1]_i_1/O
                         net (fo=1, routed)           0.000    26.502    nolabel_line69/next_vgaGreen[1]
    SLICE_X44Y39         FDCE                                         r  nolabel_line69/vgaGreen_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         1.446    38.451    nolabel_line69/clk_out1
    SLICE_X44Y39         FDCE                                         r  nolabel_line69/vgaGreen_reg[1]/C
                         clock pessimism              0.564    39.014    
                         clock uncertainty           -0.098    38.917    
    SLICE_X44Y39         FDCE (Setup_fdce_C_D)        0.031    38.948    nolabel_line69/vgaGreen_reg[1]
  -------------------------------------------------------------------
                         required time                         38.948    
                         arrival time                         -26.502    
  -------------------------------------------------------------------
                         slack                                 12.445    

Slack (MET) :             12.827ns  (required time - arrival time)
  Source:                 nolabel_line69/countv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line69/vgaGreen_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.073ns  (logic 7.076ns (26.137%)  route 19.997ns (73.863%))
  Logic Levels:           17  (CARRY4=1 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         1.558    -0.954    nolabel_line69/clk_out1
    SLICE_X51Y29         FDCE                                         r  nolabel_line69/countv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  nolabel_line69/countv_reg[3]/Q
                         net (fo=19, routed)          1.324     0.826    nolabel_line69/countv[3]
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     0.950 r  nolabel_line69/next_vgaGreen4_i_8/O
                         net (fo=3, routed)           0.439     1.390    nolabel_line69/next_vgaGreen4_i_8_n_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I1_O)        0.124     1.514 f  nolabel_line69/next_vgaGreen4_i_13/O
                         net (fo=4, routed)           0.505     2.018    nolabel_line69/next_vgaGreen4_i_13_n_0
    SLICE_X50Y27         LUT3 (Prop_lut3_I2_O)        0.124     2.142 r  nolabel_line69/next_vgaGreen4_i_1/O
                         net (fo=6, routed)           0.715     2.857    nolabel_line69/next_vgaGreen4_i_1_n_0
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[14]_P[5])
                                                      3.841     6.698 f  nolabel_line69/next_vgaGreen4/P[5]
                         net (fo=3, routed)           1.183     7.881    nolabel_line69/next_vgaGreen4_n_100
    SLICE_X56Y27         LUT3 (Prop_lut3_I0_O)        0.124     8.005 r  nolabel_line69/vgaGreen[3]_i_501/O
                         net (fo=2, routed)           0.589     8.594    nolabel_line69/vgaGreen[3]_i_501_n_0
    SLICE_X55Y27         LUT5 (Prop_lut5_I0_O)        0.124     8.718 r  nolabel_line69/vgaGreen[3]_i_505/O
                         net (fo=1, routed)           0.000     8.718    nolabel_line69/vgaGreen[3]_i_505_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.966 r  nolabel_line69/vgaGreen_reg[3]_i_207/O[2]
                         net (fo=2207, routed)        6.098    15.064    nolabel_line69/vgaGreen_reg[3]_i_207_n_5
    SLICE_X30Y71         LUT2 (Prop_lut2_I0_O)        0.328    15.392 r  nolabel_line69/vgaGreen[0]_i_2156/O
                         net (fo=6, routed)           2.612    18.004    nolabel_line69/vgaGreen[0]_i_2156_n_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I5_O)        0.328    18.332 f  nolabel_line69/vgaGreen[0]_i_2244/O
                         net (fo=1, routed)           0.584    18.917    nolabel_line69/vgaGreen[0]_i_2244_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I0_O)        0.124    19.041 r  nolabel_line69/vgaGreen[0]_i_981/O
                         net (fo=1, routed)           0.838    19.879    nolabel_line69/vgaGreen[0]_i_981_n_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I1_O)        0.124    20.003 r  nolabel_line69/vgaGreen[0]_i_330/O
                         net (fo=1, routed)           0.292    20.295    nolabel_line69/vgaGreen[0]_i_330_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I5_O)        0.124    20.419 r  nolabel_line69/vgaGreen[0]_i_102/O
                         net (fo=1, routed)           0.000    20.419    nolabel_line69/vgaGreen[0]_i_102_n_0
    SLICE_X61Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    20.631 r  nolabel_line69/vgaGreen_reg[0]_i_35/O
                         net (fo=1, routed)           0.843    21.474    nolabel_line69/vgaGreen_reg[0]_i_35_n_0
    SLICE_X57Y80         LUT5 (Prop_lut5_I2_O)        0.299    21.773 r  nolabel_line69/vgaGreen[0]_i_12/O
                         net (fo=1, routed)           0.884    22.657    nolabel_line69/p_4_in[0]
    SLICE_X44Y79         LUT6 (Prop_lut6_I5_O)        0.124    22.781 r  nolabel_line69/vgaGreen[0]_i_4/O
                         net (fo=1, routed)           2.031    24.812    nolabel_line69/vgaGreen[0]_i_4_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I3_O)        0.124    24.936 f  nolabel_line69/vgaGreen[0]_i_2/O
                         net (fo=1, routed)           1.059    25.995    nolabel_line69/vgaGreen[0]_i_2_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I2_O)        0.124    26.119 r  nolabel_line69/vgaGreen[0]_i_1/O
                         net (fo=1, routed)           0.000    26.119    nolabel_line69/next_vgaGreen[0]
    SLICE_X44Y39         FDCE                                         r  nolabel_line69/vgaGreen_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         1.446    38.451    nolabel_line69/clk_out1
    SLICE_X44Y39         FDCE                                         r  nolabel_line69/vgaGreen_reg[0]/C
                         clock pessimism              0.564    39.014    
                         clock uncertainty           -0.098    38.917    
    SLICE_X44Y39         FDCE (Setup_fdce_C_D)        0.029    38.946    nolabel_line69/vgaGreen_reg[0]
  -------------------------------------------------------------------
                         required time                         38.946    
                         arrival time                         -26.119    
  -------------------------------------------------------------------
                         slack                                 12.827    

Slack (MET) :             14.000ns  (required time - arrival time)
  Source:                 nolabel_line69/countv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line69/vgaGreen_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.901ns  (logic 7.445ns (28.744%)  route 18.456ns (71.256%))
  Logic Levels:           17  (CARRY4=1 DSP48E1=1 LUT3=3 LUT4=1 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         1.558    -0.954    nolabel_line69/clk_out1
    SLICE_X51Y29         FDCE                                         r  nolabel_line69/countv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  nolabel_line69/countv_reg[3]/Q
                         net (fo=19, routed)          1.324     0.826    nolabel_line69/countv[3]
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     0.950 r  nolabel_line69/next_vgaGreen4_i_8/O
                         net (fo=3, routed)           0.439     1.390    nolabel_line69/next_vgaGreen4_i_8_n_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I1_O)        0.124     1.514 f  nolabel_line69/next_vgaGreen4_i_13/O
                         net (fo=4, routed)           0.505     2.018    nolabel_line69/next_vgaGreen4_i_13_n_0
    SLICE_X50Y27         LUT3 (Prop_lut3_I2_O)        0.124     2.142 r  nolabel_line69/next_vgaGreen4_i_1/O
                         net (fo=6, routed)           0.715     2.857    nolabel_line69/next_vgaGreen4_i_1_n_0
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[14]_P[5])
                                                      3.841     6.698 f  nolabel_line69/next_vgaGreen4/P[5]
                         net (fo=3, routed)           1.183     7.881    nolabel_line69/next_vgaGreen4_n_100
    SLICE_X56Y27         LUT3 (Prop_lut3_I0_O)        0.124     8.005 r  nolabel_line69/vgaGreen[3]_i_501/O
                         net (fo=2, routed)           0.589     8.594    nolabel_line69/vgaGreen[3]_i_501_n_0
    SLICE_X55Y27         LUT5 (Prop_lut5_I0_O)        0.124     8.718 r  nolabel_line69/vgaGreen[3]_i_505/O
                         net (fo=1, routed)           0.000     8.718    nolabel_line69/vgaGreen[3]_i_505_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.070 r  nolabel_line69/vgaGreen_reg[3]_i_207/O[3]
                         net (fo=4580, routed)        5.079    14.149    nolabel_line69/vgaGreen_reg[3]_i_207_n_4
    SLICE_X50Y85         LUT3 (Prop_lut3_I2_O)        0.330    14.479 r  nolabel_line69/vgaGreen[3]_i_792/O
                         net (fo=11, routed)          2.933    17.412    nolabel_line69/vgaGreen[3]_i_792_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I3_O)        0.328    17.740 r  nolabel_line69/vgaGreen[2]_i_797/O
                         net (fo=1, routed)           0.761    18.501    nolabel_line69/vgaGreen[2]_i_797_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.124    18.625 r  nolabel_line69/vgaGreen[2]_i_373/O
                         net (fo=1, routed)           0.000    18.625    nolabel_line69/vgaGreen[2]_i_373_n_0
    SLICE_X30Y67         MUXF7 (Prop_muxf7_I1_O)      0.214    18.839 r  nolabel_line69/vgaGreen_reg[2]_i_140/O
                         net (fo=2, routed)           1.494    20.332    nolabel_line69/vgaGreen_reg[2]_i_140_n_0
    SLICE_X32Y55         LUT6 (Prop_lut6_I1_O)        0.297    20.629 r  nolabel_line69/vgaGreen[2]_i_53/O
                         net (fo=1, routed)           0.669    21.298    nolabel_line69/vgaGreen[2]_i_53_n_0
    SLICE_X32Y55         LUT5 (Prop_lut5_I4_O)        0.124    21.422 r  nolabel_line69/vgaGreen[2]_i_24/O
                         net (fo=1, routed)           0.786    22.209    nolabel_line69/vgaGreen[2]_i_24_n_0
    SLICE_X28Y60         LUT6 (Prop_lut6_I2_O)        0.124    22.333 r  nolabel_line69/vgaGreen[2]_i_14/O
                         net (fo=1, routed)           0.000    22.333    nolabel_line69/vgaGreen[2]_i_14_n_0
    SLICE_X28Y60         MUXF7 (Prop_muxf7_I0_O)      0.212    22.545 r  nolabel_line69/vgaGreen_reg[2]_i_7/O
                         net (fo=1, routed)           0.792    23.337    nolabel_line69/vgaGreen_reg[2]_i_7_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I1_O)        0.299    23.636 f  nolabel_line69/vgaGreen[2]_i_3/O
                         net (fo=1, routed)           1.187    24.823    nolabel_line69/vgaGreen[2]_i_3_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I2_O)        0.124    24.947 r  nolabel_line69/vgaGreen[2]_i_1/O
                         net (fo=1, routed)           0.000    24.947    nolabel_line69/next_vgaGreen[2]
    SLICE_X44Y39         FDCE                                         r  nolabel_line69/vgaGreen_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         1.446    38.451    nolabel_line69/clk_out1
    SLICE_X44Y39         FDCE                                         r  nolabel_line69/vgaGreen_reg[2]/C
                         clock pessimism              0.564    39.014    
                         clock uncertainty           -0.098    38.917    
    SLICE_X44Y39         FDCE (Setup_fdce_C_D)        0.031    38.948    nolabel_line69/vgaGreen_reg[2]
  -------------------------------------------------------------------
                         required time                         38.948    
                         arrival time                         -24.947    
  -------------------------------------------------------------------
                         slack                                 14.000    

Slack (MET) :             14.411ns  (required time - arrival time)
  Source:                 nolabel_line69/countv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line69/vgaGreen_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.537ns  (logic 7.866ns (30.802%)  route 17.671ns (69.198%))
  Logic Levels:           17  (CARRY4=1 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1 LUT6=7 MUXF7=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         1.558    -0.954    nolabel_line69/clk_out1
    SLICE_X51Y29         FDCE                                         r  nolabel_line69/countv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  nolabel_line69/countv_reg[3]/Q
                         net (fo=19, routed)          1.324     0.826    nolabel_line69/countv[3]
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     0.950 r  nolabel_line69/next_vgaGreen4_i_8/O
                         net (fo=3, routed)           0.439     1.390    nolabel_line69/next_vgaGreen4_i_8_n_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I1_O)        0.124     1.514 f  nolabel_line69/next_vgaGreen4_i_13/O
                         net (fo=4, routed)           0.505     2.018    nolabel_line69/next_vgaGreen4_i_13_n_0
    SLICE_X50Y27         LUT3 (Prop_lut3_I2_O)        0.124     2.142 r  nolabel_line69/next_vgaGreen4_i_1/O
                         net (fo=6, routed)           0.715     2.857    nolabel_line69/next_vgaGreen4_i_1_n_0
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[14]_P[0])
                                                      3.841     6.698 r  nolabel_line69/next_vgaGreen4/P[0]
                         net (fo=4, routed)           0.770     7.469    nolabel_line69/next_vgaGreen4_n_105
    SLICE_X55Y26         LUT2 (Prop_lut2_I0_O)        0.124     7.593 r  nolabel_line69/vgaGreen[3]_i_1126/O
                         net (fo=1, routed)           0.000     7.593    nolabel_line69/vgaGreen[3]_i_1126_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.840 f  nolabel_line69/vgaGreen_reg[3]_i_499/O[0]
                         net (fo=3602, routed)        6.890    14.730    nolabel_line69/vgaGreen_reg[3]_i_499_n_7
    SLICE_X48Y94         LUT2 (Prop_lut2_I1_O)        0.327    15.057 r  nolabel_line69/vgaGreen[3]_i_2227/O
                         net (fo=2, routed)           1.948    17.005    nolabel_line69/vgaGreen[3]_i_2227_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I3_O)        0.326    17.331 r  nolabel_line69/vgaGreen[3]_i_2156/O
                         net (fo=1, routed)           0.000    17.331    nolabel_line69/vgaGreen[3]_i_2156_n_0
    SLICE_X59Y72         MUXF7 (Prop_muxf7_I1_O)      0.217    17.548 r  nolabel_line69/vgaGreen_reg[3]_i_1652/O
                         net (fo=1, routed)           1.072    18.620    nolabel_line69/vgaGreen_reg[3]_i_1652_n_0
    SLICE_X60Y74         LUT6 (Prop_lut6_I2_O)        0.299    18.919 f  nolabel_line69/vgaGreen[3]_i_906/O
                         net (fo=1, routed)           0.000    18.919    nolabel_line69/vgaGreen[3]_i_906_n_0
    SLICE_X60Y74         MUXF7 (Prop_muxf7_I1_O)      0.214    19.133 f  nolabel_line69/vgaGreen_reg[3]_i_415/O
                         net (fo=1, routed)           0.578    19.711    nolabel_line69/vgaGreen_reg[3]_i_415_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I0_O)        0.297    20.008 r  nolabel_line69/vgaGreen[3]_i_181/O
                         net (fo=1, routed)           0.000    20.008    nolabel_line69/vgaGreen[3]_i_181_n_0
    SLICE_X61Y77         MUXF7 (Prop_muxf7_I0_O)      0.212    20.220 r  nolabel_line69/vgaGreen_reg[3]_i_69/O
                         net (fo=1, routed)           1.867    22.087    nolabel_line69/vgaGreen_reg[3]_i_69_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.299    22.386 r  nolabel_line69/vgaGreen[3]_i_27/O
                         net (fo=1, routed)           0.442    22.829    nolabel_line69/vgaGreen[3]_i_27_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I3_O)        0.124    22.953 r  nolabel_line69/vgaGreen[3]_i_8/O
                         net (fo=1, routed)           0.000    22.953    nolabel_line65/nolabel_line86/Q_reg_1
    SLICE_X45Y60         MUXF7 (Prop_muxf7_I0_O)      0.212    23.165 r  nolabel_line65/nolabel_line86/vgaGreen_reg[3]_i_2/O
                         net (fo=1, routed)           1.120    24.284    nolabel_line69/Q_reg_2
    SLICE_X46Y39         LUT6 (Prop_lut6_I0_O)        0.299    24.583 r  nolabel_line69/vgaGreen[3]_i_1/O
                         net (fo=1, routed)           0.000    24.583    nolabel_line69/next_vgaGreen[3]
    SLICE_X46Y39         FDCE                                         r  nolabel_line69/vgaGreen_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         1.446    38.451    nolabel_line69/clk_out1
    SLICE_X46Y39         FDCE                                         r  nolabel_line69/vgaGreen_reg[3]/C
                         clock pessimism              0.564    39.014    
                         clock uncertainty           -0.098    38.917    
    SLICE_X46Y39         FDCE (Setup_fdce_C_D)        0.077    38.994    nolabel_line69/vgaGreen_reg[3]
  -------------------------------------------------------------------
                         required time                         38.994    
                         arrival time                         -24.583    
  -------------------------------------------------------------------
                         slack                                 14.411    

Slack (MET) :             17.114ns  (required time - arrival time)
  Source:                 nolabel_line69/countv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line69/vgaRed_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.826ns  (logic 7.710ns (33.777%)  route 15.116ns (66.223%))
  Logic Levels:           17  (CARRY4=2 DSP48E1=1 LUT2=4 LUT3=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         1.558    -0.954    nolabel_line69/clk_out1
    SLICE_X51Y29         FDCE                                         r  nolabel_line69/countv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  nolabel_line69/countv_reg[0]/Q
                         net (fo=24, routed)          1.003     0.505    nolabel_line69/countv[0]
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124     0.629 r  nolabel_line69/next_vgaGreen4_i_14/O
                         net (fo=12, routed)          0.580     1.209    nolabel_line69/next_vgaGreen4_i_14_n_0
    SLICE_X49Y28         LUT2 (Prop_lut2_I1_O)        0.124     1.333 r  nolabel_line69/next_vgaRed3_i_18/O
                         net (fo=2, routed)           0.562     1.895    nolabel_line69/next_vgaRed3_i_18_n_0
    SLICE_X51Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.019 r  nolabel_line69/next_vgaRed3_i_5/O
                         net (fo=2, routed)           0.561     2.580    nolabel_line69/next_vgaRed3_i_5_n_0
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841     6.421 r  nolabel_line69/next_vgaRed4/P[0]
                         net (fo=4, routed)           1.189     7.610    nolabel_line69/next_vgaRed4_n_105
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.734 r  nolabel_line69/vgaRed[3]_i_208/O
                         net (fo=1, routed)           0.000     7.734    nolabel_line69/vgaRed[3]_i_208_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.247 r  nolabel_line69/vgaRed_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.247    nolabel_line69/vgaRed_reg[3]_i_77_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.486 f  nolabel_line69/vgaRed_reg[3]_i_40/O[2]
                         net (fo=306, routed)         4.607    13.094    nolabel_line69/vgaRed_reg[3]_i_40_n_5
    SLICE_X30Y32         LUT2 (Prop_lut2_I1_O)        0.294    13.388 r  nolabel_line69/vgaRed[3]_i_142/O
                         net (fo=10, routed)          2.283    15.671    nolabel_line69/vgaRed[3]_i_142_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I3_O)        0.348    16.019 r  nolabel_line69/vgaRed[1]_i_318/O
                         net (fo=1, routed)           0.433    16.452    nolabel_line69/vgaRed[1]_i_318_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.576 r  nolabel_line69/vgaRed[1]_i_284/O
                         net (fo=1, routed)           0.777    17.353    nolabel_line69/vgaRed[1]_i_284_n_0
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124    17.477 f  nolabel_line69/vgaRed[1]_i_181/O
                         net (fo=1, routed)           0.000    17.477    nolabel_line69/vgaRed[1]_i_181_n_0
    SLICE_X37Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    17.694 f  nolabel_line69/vgaRed_reg[1]_i_80/O
                         net (fo=1, routed)           0.462    18.156    nolabel_line69/vgaRed_reg[1]_i_80_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I0_O)        0.299    18.455 f  nolabel_line69/vgaRed[1]_i_28/O
                         net (fo=1, routed)           0.000    18.455    nolabel_line69/vgaRed[1]_i_28_n_0
    SLICE_X35Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    18.667 f  nolabel_line69/vgaRed_reg[1]_i_10/O
                         net (fo=1, routed)           1.179    19.846    nolabel_line69/vgaRed_reg[1]_i_10_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I3_O)        0.299    20.145 f  nolabel_line69/vgaRed[1]_i_4/O
                         net (fo=1, routed)           1.185    21.330    nolabel_line69/vgaRed[1]_i_4_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.124    21.454 r  nolabel_line69/vgaRed[1]_i_2/O
                         net (fo=1, routed)           0.294    21.748    nolabel_line69/vgaRed[1]_i_2_n_0
    SLICE_X38Y32         LUT3 (Prop_lut3_I1_O)        0.124    21.872 r  nolabel_line69/vgaRed[1]_i_1/O
                         net (fo=1, routed)           0.000    21.872    nolabel_line69/next_vgaRed[1]
    SLICE_X38Y32         FDCE                                         r  nolabel_line69/vgaRed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         1.437    38.442    nolabel_line69/clk_out1
    SLICE_X38Y32         FDCE                                         r  nolabel_line69/vgaRed_reg[1]/C
                         clock pessimism              0.564    39.005    
                         clock uncertainty           -0.098    38.908    
    SLICE_X38Y32         FDCE (Setup_fdce_C_D)        0.079    38.987    nolabel_line69/vgaRed_reg[1]
  -------------------------------------------------------------------
                         required time                         38.987    
                         arrival time                         -21.872    
  -------------------------------------------------------------------
                         slack                                 17.114    

Slack (MET) :             17.743ns  (required time - arrival time)
  Source:                 nolabel_line69/countv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line69/vgaRed_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.236ns  (logic 7.081ns (31.845%)  route 15.155ns (68.155%))
  Logic Levels:           16  (CARRY4=2 DSP48E1=1 LUT2=4 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         1.558    -0.954    nolabel_line69/clk_out1
    SLICE_X51Y29         FDCE                                         r  nolabel_line69/countv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  nolabel_line69/countv_reg[0]/Q
                         net (fo=24, routed)          1.003     0.505    nolabel_line69/countv[0]
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124     0.629 r  nolabel_line69/next_vgaGreen4_i_14/O
                         net (fo=12, routed)          0.580     1.209    nolabel_line69/next_vgaGreen4_i_14_n_0
    SLICE_X49Y28         LUT2 (Prop_lut2_I1_O)        0.124     1.333 r  nolabel_line69/next_vgaRed3_i_18/O
                         net (fo=2, routed)           0.562     1.895    nolabel_line69/next_vgaRed3_i_18_n_0
    SLICE_X51Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.019 r  nolabel_line69/next_vgaRed3_i_5/O
                         net (fo=2, routed)           0.561     2.580    nolabel_line69/next_vgaRed3_i_5_n_0
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841     6.421 r  nolabel_line69/next_vgaRed4/P[0]
                         net (fo=4, routed)           1.189     7.610    nolabel_line69/next_vgaRed4_n_105
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.734 r  nolabel_line69/vgaRed[3]_i_208/O
                         net (fo=1, routed)           0.000     7.734    nolabel_line69/vgaRed[3]_i_208_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.247 r  nolabel_line69/vgaRed_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.247    nolabel_line69/vgaRed_reg[3]_i_77_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.486 f  nolabel_line69/vgaRed_reg[3]_i_40/O[2]
                         net (fo=306, routed)         4.607    13.094    nolabel_line69/vgaRed_reg[3]_i_40_n_5
    SLICE_X30Y32         LUT2 (Prop_lut2_I1_O)        0.294    13.388 r  nolabel_line69/vgaRed[3]_i_142/O
                         net (fo=10, routed)          1.859    15.247    nolabel_line69/vgaRed[3]_i_142_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.348    15.595 f  nolabel_line69/vgaRed[2]_i_228/O
                         net (fo=1, routed)           0.162    15.757    nolabel_line69/vgaRed[2]_i_228_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I5_O)        0.124    15.881 r  nolabel_line69/vgaRed[2]_i_182/O
                         net (fo=1, routed)           1.012    16.893    nolabel_line69/vgaRed[2]_i_182_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I1_O)        0.124    17.017 r  nolabel_line69/vgaRed[2]_i_113/O
                         net (fo=1, routed)           1.171    18.188    nolabel_line69/vgaRed[2]_i_113_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124    18.312 r  nolabel_line69/vgaRed[2]_i_37/O
                         net (fo=1, routed)           0.280    18.591    nolabel_line69/vgaRed[2]_i_37_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124    18.715 f  nolabel_line69/vgaRed[2]_i_12/O
                         net (fo=1, routed)           0.728    19.444    nolabel_line69/vgaRed[2]_i_12_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I1_O)        0.124    19.568 r  nolabel_line69/vgaRed[2]_i_5/O
                         net (fo=1, routed)           0.433    20.001    nolabel_line69/vgaRed[2]_i_5_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I2_O)        0.124    20.125 f  nolabel_line69/vgaRed[2]_i_2/O
                         net (fo=1, routed)           1.008    21.133    nolabel_line69/vgaRed[2]_i_2_n_0
    SLICE_X38Y32         LUT4 (Prop_lut4_I2_O)        0.150    21.283 r  nolabel_line69/vgaRed[2]_i_1/O
                         net (fo=1, routed)           0.000    21.283    nolabel_line69/next_vgaRed[2]
    SLICE_X38Y32         FDCE                                         r  nolabel_line69/vgaRed_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         1.437    38.442    nolabel_line69/clk_out1
    SLICE_X38Y32         FDCE                                         r  nolabel_line69/vgaRed_reg[2]/C
                         clock pessimism              0.564    39.005    
                         clock uncertainty           -0.098    38.908    
    SLICE_X38Y32         FDCE (Setup_fdce_C_D)        0.118    39.026    nolabel_line69/vgaRed_reg[2]
  -------------------------------------------------------------------
                         required time                         39.026    
                         arrival time                         -21.283    
  -------------------------------------------------------------------
                         slack                                 17.743    

Slack (MET) :             18.869ns  (required time - arrival time)
  Source:                 nolabel_line69/countv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line69/vgaRed_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.026ns  (logic 6.942ns (33.017%)  route 14.084ns (66.983%))
  Logic Levels:           15  (CARRY4=2 DSP48E1=1 LUT2=3 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         1.558    -0.954    nolabel_line69/clk_out1
    SLICE_X51Y29         FDCE                                         r  nolabel_line69/countv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  nolabel_line69/countv_reg[0]/Q
                         net (fo=24, routed)          1.003     0.505    nolabel_line69/countv[0]
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124     0.629 r  nolabel_line69/next_vgaGreen4_i_14/O
                         net (fo=12, routed)          0.580     1.209    nolabel_line69/next_vgaGreen4_i_14_n_0
    SLICE_X49Y28         LUT2 (Prop_lut2_I1_O)        0.124     1.333 r  nolabel_line69/next_vgaRed3_i_18/O
                         net (fo=2, routed)           0.562     1.895    nolabel_line69/next_vgaRed3_i_18_n_0
    SLICE_X51Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.019 r  nolabel_line69/next_vgaRed3_i_5/O
                         net (fo=2, routed)           0.561     2.580    nolabel_line69/next_vgaRed3_i_5_n_0
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841     6.421 r  nolabel_line69/next_vgaRed4/P[0]
                         net (fo=4, routed)           1.189     7.610    nolabel_line69/next_vgaRed4_n_105
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.734 r  nolabel_line69/vgaRed[3]_i_208/O
                         net (fo=1, routed)           0.000     7.734    nolabel_line69/vgaRed[3]_i_208_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.247 r  nolabel_line69/vgaRed_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.247    nolabel_line69/vgaRed_reg[3]_i_77_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.486 r  nolabel_line69/vgaRed_reg[3]_i_40/O[2]
                         net (fo=306, routed)         4.184    12.670    nolabel_line69/vgaRed_reg[3]_i_40_n_5
    SLICE_X33Y33         LUT3 (Prop_lut3_I1_O)        0.327    12.997 r  nolabel_line69/vgaRed[3]_i_173/O
                         net (fo=9, routed)           1.691    14.688    nolabel_line69/vgaRed[3]_i_173_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I4_O)        0.326    15.014 f  nolabel_line69/vgaRed[3]_i_360/O
                         net (fo=1, routed)           0.604    15.619    nolabel_line69/vgaRed[3]_i_360_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I0_O)        0.124    15.743 f  nolabel_line69/vgaRed[3]_i_166/O
                         net (fo=2, routed)           1.523    17.265    nolabel_line69/vgaRed[3]_i_166_n_0
    SLICE_X34Y29         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  nolabel_line69/vgaRed[3]_i_64/O
                         net (fo=1, routed)           0.171    17.560    nolabel_line69/vgaRed[3]_i_64_n_0
    SLICE_X34Y29         LUT6 (Prop_lut6_I1_O)        0.124    17.684 r  nolabel_line69/vgaRed[3]_i_24/O
                         net (fo=1, routed)           0.583    18.267    nolabel_line69/vgaRed[3]_i_24_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I5_O)        0.124    18.391 r  nolabel_line69/vgaRed[3]_i_9/O
                         net (fo=1, routed)           0.990    19.381    nolabel_line69/vgaRed[3]_i_9_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.124    19.505 f  nolabel_line69/vgaRed[3]_i_4/O
                         net (fo=1, routed)           0.443    19.948    nolabel_line69/vgaRed[3]_i_4_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.124    20.072 r  nolabel_line69/vgaRed[3]_i_1/O
                         net (fo=1, routed)           0.000    20.072    nolabel_line69/next_vgaRed[3]
    SLICE_X40Y32         FDCE                                         r  nolabel_line69/vgaRed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         1.439    38.444    nolabel_line69/clk_out1
    SLICE_X40Y32         FDCE                                         r  nolabel_line69/vgaRed_reg[3]/C
                         clock pessimism              0.564    39.007    
                         clock uncertainty           -0.098    38.910    
    SLICE_X40Y32         FDCE (Setup_fdce_C_D)        0.031    38.941    nolabel_line69/vgaRed_reg[3]
  -------------------------------------------------------------------
                         required time                         38.941    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                 18.869    

Slack (MET) :             19.424ns  (required time - arrival time)
  Source:                 nolabel_line69/countv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line69/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.514ns  (logic 7.500ns (36.560%)  route 13.014ns (63.440%))
  Logic Levels:           17  (CARRY4=2 DSP48E1=1 LUT1=1 LUT2=3 LUT3=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         1.558    -0.954    nolabel_line69/clk_out1
    SLICE_X51Y29         FDCE                                         r  nolabel_line69/countv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  nolabel_line69/countv_reg[0]/Q
                         net (fo=24, routed)          1.003     0.505    nolabel_line69/countv[0]
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124     0.629 r  nolabel_line69/next_vgaGreen4_i_14/O
                         net (fo=12, routed)          0.580     1.209    nolabel_line69/next_vgaGreen4_i_14_n_0
    SLICE_X49Y28         LUT2 (Prop_lut2_I1_O)        0.124     1.333 r  nolabel_line69/next_vgaRed3_i_18/O
                         net (fo=2, routed)           0.562     1.895    nolabel_line69/next_vgaRed3_i_18_n_0
    SLICE_X51Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.019 r  nolabel_line69/next_vgaRed3_i_5/O
                         net (fo=2, routed)           0.908     2.928    nolabel_line69/next_vgaRed3_i_5_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841     6.769 f  nolabel_line69/next_vgaRed3/P[0]
                         net (fo=84, routed)          1.211     7.980    nolabel_line69/next_vgaRed3_n_105
    SLICE_X48Y30         LUT1 (Prop_lut1_I0_O)        0.124     8.104 r  nolabel_line69/vgaGreen[3]_i_647/O
                         net (fo=1, routed)           0.000     8.104    nolabel_line69/vgaGreen[3]_i_647_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.636 r  nolabel_line69/vgaGreen_reg[3]_i_311/CO[3]
                         net (fo=1, routed)           0.000     8.636    nolabel_line69/vgaGreen_reg[3]_i_311_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.875 f  nolabel_line69/vgaGreen_reg[3]_i_136/O[2]
                         net (fo=67, routed)          1.775    10.649    nolabel_line69/vgaGreen_reg[3]_i_136_n_5
    SLICE_X50Y35         LUT2 (Prop_lut2_I1_O)        0.328    10.977 r  nolabel_line69/vgaGreen[3]_i_2336/O
                         net (fo=2, routed)           1.198    12.175    nolabel_line69/vgaGreen[3]_i_2336_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I1_O)        0.328    12.503 r  nolabel_line69/vgaGreen[3]_i_1951/O
                         net (fo=1, routed)           0.650    13.153    nolabel_line69/vgaGreen[3]_i_1951_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I0_O)        0.124    13.277 r  nolabel_line69/vgaGreen[3]_i_1219/O
                         net (fo=1, routed)           1.039    14.316    nolabel_line69/vgaGreen[3]_i_1219_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I2_O)        0.124    14.440 f  nolabel_line69/vgaGreen[3]_i_648/O
                         net (fo=1, routed)           0.655    15.096    nolabel_line69/vgaGreen[3]_i_648_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I0_O)        0.124    15.220 f  nolabel_line69/vgaGreen[3]_i_317/O
                         net (fo=1, routed)           0.727    15.946    nolabel_line69/vgaGreen[3]_i_317_n_0
    SLICE_X48Y34         LUT6 (Prop_lut6_I0_O)        0.124    16.070 f  nolabel_line69/vgaGreen[3]_i_144/O
                         net (fo=1, routed)           0.000    16.070    nolabel_line69/vgaGreen[3]_i_144_n_0
    SLICE_X48Y34         MUXF7 (Prop_muxf7_I0_O)      0.238    16.308 f  nolabel_line69/vgaGreen_reg[3]_i_56/O
                         net (fo=2, routed)           0.346    16.655    nolabel_line69/vgaGreen_reg[3]_i_56_n_0
    SLICE_X49Y34         LUT6 (Prop_lut6_I1_O)        0.298    16.953 r  nolabel_line69/vgaRed[3]_i_8/O
                         net (fo=2, routed)           1.039    17.992    nolabel_line69/vgaRed[3]_i_8_n_0
    SLICE_X47Y33         LUT3 (Prop_lut3_I1_O)        0.124    18.116 r  nolabel_line69/vgaRed[3]_i_2/O
                         net (fo=4, routed)           1.321    19.437    nolabel_line69/vgaRed[3]_i_2_n_0
    SLICE_X38Y32         LUT3 (Prop_lut3_I0_O)        0.124    19.561 r  nolabel_line69/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000    19.561    nolabel_line69/next_vgaRed[0]
    SLICE_X38Y32         FDCE                                         r  nolabel_line69/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         1.437    38.442    nolabel_line69/clk_out1
    SLICE_X38Y32         FDCE                                         r  nolabel_line69/vgaRed_reg[0]/C
                         clock pessimism              0.564    39.005    
                         clock uncertainty           -0.098    38.908    
    SLICE_X38Y32         FDCE (Setup_fdce_C_D)        0.077    38.985    nolabel_line69/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                         38.985    
                         arrival time                         -19.561    
  -------------------------------------------------------------------
                         slack                                 19.424    

Slack (MET) :             31.861ns  (required time - arrival time)
  Source:                 nolabel_line69/countv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line69/vgaBlue_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.083ns  (logic 1.746ns (21.600%)  route 6.337ns (78.400%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.448 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         1.558    -0.954    nolabel_line69/clk_out1
    SLICE_X51Y29         FDCE                                         r  nolabel_line69/countv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  nolabel_line69/countv_reg[0]/Q
                         net (fo=24, routed)          1.003     0.505    nolabel_line69/countv[0]
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.124     0.629 r  nolabel_line69/next_vgaGreen4_i_14/O
                         net (fo=12, routed)          1.056     1.685    nolabel_line69/next_vgaGreen4_i_14_n_0
    SLICE_X50Y27         LUT3 (Prop_lut3_I1_O)        0.146     1.831 r  nolabel_line69/vgaBlue[3]_i_15/O
                         net (fo=1, routed)           0.991     2.822    nolabel_line69/vgaBlue[3]_i_15_n_0
    SLICE_X51Y28         LUT6 (Prop_lut6_I4_O)        0.328     3.150 f  nolabel_line69/vgaBlue[3]_i_7/O
                         net (fo=2, routed)           0.316     3.466    nolabel_line69/vgaBlue[3]_i_7_n_0
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.124     3.590 f  nolabel_line69/vgaGreen[2]_i_11/O
                         net (fo=2, routed)           0.670     4.260    nolabel_line69/vgaGreen[2]_i_11_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.384 f  nolabel_line69/vgaGreen[2]_i_5/O
                         net (fo=6, routed)           1.155     5.538    nolabel_line69/vgaGreen[2]_i_5_n_0
    SLICE_X46Y38         LUT4 (Prop_lut4_I3_O)        0.116     5.654 r  nolabel_line69/vgaBlue[3]_i_2/O
                         net (fo=2, routed)           1.148     6.802    nolabel_line69/vgaBlue[3]_i_2_n_0
    SLICE_X46Y35         LUT2 (Prop_lut2_I0_O)        0.328     7.130 r  nolabel_line69/vgaBlue[3]_i_1/O
                         net (fo=1, routed)           0.000     7.130    nolabel_line69/next_vgaBlue[3]
    SLICE_X46Y35         FDCE                                         r  nolabel_line69/vgaBlue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         1.443    38.448    nolabel_line69/clk_out1
    SLICE_X46Y35         FDCE                                         r  nolabel_line69/vgaBlue_reg[3]/C
                         clock pessimism              0.564    39.011    
                         clock uncertainty           -0.098    38.914    
    SLICE_X46Y35         FDCE (Setup_fdce_C_D)        0.077    38.991    nolabel_line69/vgaBlue_reg[3]
  -------------------------------------------------------------------
                         required time                         38.991    
                         arrival time                          -7.130    
  -------------------------------------------------------------------
                         slack                                 31.861    

Slack (MET) :             33.296ns  (required time - arrival time)
  Source:                 nolabel_line59/dff26/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line59/dff26/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 1.138ns (17.028%)  route 5.545ns (82.972%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         1.560    -0.952    nolabel_line59/dff26/clk_out1
    SLICE_X52Y18         FDCE                                         r  nolabel_line59/dff26/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.434 r  nolabel_line59/dff26/Q_reg/Q
                         net (fo=14, routed)          1.793     1.360    nolabel_line59/dff27/seven_num[1]
    SLICE_X55Y21         LUT2 (Prop_lut2_I1_O)        0.124     1.484 r  nolabel_line59/dff27/Q_i_3__6/O
                         net (fo=1, routed)           0.539     2.023    nolabel_line59/dff27/Q_i_3__6_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I0_O)        0.124     2.147 f  nolabel_line59/dff27/Q_i_2__9/O
                         net (fo=9, routed)           1.467     3.614    nolabel_line48/Q_reg
    SLICE_X51Y16         LUT5 (Prop_lut5_I0_O)        0.124     3.738 f  nolabel_line48/Q_i_6/O
                         net (fo=4, routed)           1.125     4.863    nolabel_line59/dff25/cur_sec_n_110_out
    SLICE_X55Y18         LUT6 (Prop_lut6_I3_O)        0.124     4.987 r  nolabel_line59/dff25/Q_i_5__3/O
                         net (fo=1, routed)           0.621     5.608    nolabel_line59/dff_q/Q_reg_4
    SLICE_X52Y18         LUT6 (Prop_lut6_I5_O)        0.124     5.732 r  nolabel_line59/dff_q/Q_i_1__1/O
                         net (fo=1, routed)           0.000     5.732    nolabel_line59/dff26/cur_sec_n_1
    SLICE_X52Y18         FDCE                                         r  nolabel_line59/dff26/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         1.442    38.447    nolabel_line59/dff26/clk_out1
    SLICE_X52Y18         FDCE                                         r  nolabel_line59/dff26/Q_reg/C
                         clock pessimism              0.602    39.048    
                         clock uncertainty           -0.098    38.951    
    SLICE_X52Y18         FDCE (Setup_fdce_C_D)        0.077    39.028    nolabel_line59/dff26/Q_reg
  -------------------------------------------------------------------
                         required time                         39.028    
                         arrival time                          -5.732    
  -------------------------------------------------------------------
                         slack                                 33.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 nolabel_line59/nolabel_line174/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line59/nolabel_line177/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.866%)  route 0.130ns (41.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         0.581    -0.600    nolabel_line59/nolabel_line174/clk_out1
    SLICE_X59Y24         FDCE                                         r  nolabel_line59/nolabel_line174/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  nolabel_line59/nolabel_line174/Q_reg/Q
                         net (fo=7, routed)           0.130    -0.329    nolabel_line59/nolabel_line172/counter_11
    SLICE_X58Y24         LUT6 (Prop_lut6_I1_O)        0.045    -0.284 r  nolabel_line59/nolabel_line172/Q_i_1__41/O
                         net (fo=1, routed)           0.000    -0.284    nolabel_line59/nolabel_line177/counter_n_14
    SLICE_X58Y24         FDCE                                         r  nolabel_line59/nolabel_line177/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         0.848    -0.842    nolabel_line59/nolabel_line177/clk_out1
    SLICE_X58Y24         FDCE                                         r  nolabel_line59/nolabel_line177/Q_reg/C
                         clock pessimism              0.254    -0.587    
    SLICE_X58Y24         FDCE (Hold_fdce_C_D)         0.091    -0.496    nolabel_line59/nolabel_line177/Q_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 nolabel_line59/nolabel_line175/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line59/nolabel_line176/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         0.581    -0.600    nolabel_line59/nolabel_line175/clk_out1
    SLICE_X59Y24         FDCE                                         r  nolabel_line59/nolabel_line175/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.128    -0.472 r  nolabel_line59/nolabel_line175/Q_reg/Q
                         net (fo=6, routed)           0.082    -0.390    nolabel_line59/nolabel_line175/counter_12
    SLICE_X59Y24         LUT5 (Prop_lut5_I0_O)        0.099    -0.291 r  nolabel_line59/nolabel_line175/Q_i_1__42/O
                         net (fo=1, routed)           0.000    -0.291    nolabel_line59/nolabel_line176/counter_n_13
    SLICE_X59Y24         FDCE                                         r  nolabel_line59/nolabel_line176/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         0.848    -0.842    nolabel_line59/nolabel_line176/clk_out1
    SLICE_X59Y24         FDCE                                         r  nolabel_line59/nolabel_line176/Q_reg/C
                         clock pessimism              0.241    -0.600    
    SLICE_X59Y24         FDCE (Hold_fdce_C_D)         0.092    -0.508    nolabel_line59/nolabel_line176/Q_reg
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 nolabel_line59/nolabel_line185/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line59/nolabel_line186/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         0.582    -0.599    nolabel_line59/nolabel_line185/clk_out1
    SLICE_X59Y26         FDCE                                         r  nolabel_line59/nolabel_line185/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.128    -0.471 r  nolabel_line59/nolabel_line185/Q_reg/Q
                         net (fo=4, routed)           0.082    -0.389    nolabel_line59/nolabel_line184/counter_22
    SLICE_X59Y26         LUT5 (Prop_lut5_I2_O)        0.099    -0.290 r  nolabel_line59/nolabel_line184/Q_i_1__32/O
                         net (fo=1, routed)           0.000    -0.290    nolabel_line59/nolabel_line186/counter_n_23
    SLICE_X59Y26         FDCE                                         r  nolabel_line59/nolabel_line186/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         0.849    -0.841    nolabel_line59/nolabel_line186/clk_out1
    SLICE_X59Y26         FDCE                                         r  nolabel_line59/nolabel_line186/Q_reg/C
                         clock pessimism              0.241    -0.599    
    SLICE_X59Y26         FDCE (Hold_fdce_C_D)         0.092    -0.507    nolabel_line59/nolabel_line186/Q_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 nolabel_line59/nolabel_line179/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line59/nolabel_line182/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.667%)  route 0.142ns (43.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         0.581    -0.600    nolabel_line59/nolabel_line179/clk_out1
    SLICE_X58Y25         FDCE                                         r  nolabel_line59/nolabel_line179/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  nolabel_line59/nolabel_line179/Q_reg/Q
                         net (fo=7, routed)           0.142    -0.317    nolabel_line59/nolabel_line180/counter_16
    SLICE_X59Y25         LUT6 (Prop_lut6_I1_O)        0.045    -0.272 r  nolabel_line59/nolabel_line180/Q_i_1__36/O
                         net (fo=1, routed)           0.000    -0.272    nolabel_line59/nolabel_line182/counter_n_19
    SLICE_X59Y25         FDCE                                         r  nolabel_line59/nolabel_line182/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         0.848    -0.842    nolabel_line59/nolabel_line182/clk_out1
    SLICE_X59Y25         FDCE                                         r  nolabel_line59/nolabel_line182/Q_reg/C
                         clock pessimism              0.254    -0.587    
    SLICE_X59Y25         FDCE (Hold_fdce_C_D)         0.091    -0.496    nolabel_line59/nolabel_line182/Q_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 nolabel_line69/countv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line69/countv_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.187ns (50.048%)  route 0.187ns (49.952%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         0.557    -0.624    nolabel_line69/clk_out1
    SLICE_X51Y29         FDCE                                         r  nolabel_line69/countv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  nolabel_line69/countv_reg[3]/Q
                         net (fo=19, routed)          0.187    -0.297    nolabel_line69/countv[3]
    SLICE_X50Y29         LUT5 (Prop_lut5_I1_O)        0.046    -0.251 r  nolabel_line69/countv[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    nolabel_line69/countv[4]_i_1_n_0
    SLICE_X50Y29         FDCE                                         r  nolabel_line69/countv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         0.826    -0.864    nolabel_line69/clk_out1
    SLICE_X50Y29         FDCE                                         r  nolabel_line69/countv_reg[4]/C
                         clock pessimism              0.252    -0.611    
    SLICE_X50Y29         FDCE (Hold_fdce_C_D)         0.133    -0.478    nolabel_line69/countv_reg[4]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 nolabel_line59/nolabel_line170/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line59/nolabel_line171/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.227ns (70.198%)  route 0.096ns (29.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         0.582    -0.599    nolabel_line59/nolabel_line170/clk_out1
    SLICE_X63Y25         FDCE                                         r  nolabel_line59/nolabel_line170/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.128    -0.471 r  nolabel_line59/nolabel_line170/Q_reg/Q
                         net (fo=6, routed)           0.096    -0.375    nolabel_line59/nolabel_line169/counter_7
    SLICE_X63Y25         LUT5 (Prop_lut5_I2_O)        0.099    -0.276 r  nolabel_line59/nolabel_line169/Q_i_1__47/O
                         net (fo=1, routed)           0.000    -0.276    nolabel_line59/nolabel_line171/counter_n_8
    SLICE_X63Y25         FDCE                                         r  nolabel_line59/nolabel_line171/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         0.850    -0.840    nolabel_line59/nolabel_line171/clk_out1
    SLICE_X63Y25         FDCE                                         r  nolabel_line59/nolabel_line171/Q_reg/C
                         clock pessimism              0.240    -0.599    
    SLICE_X63Y25         FDCE (Hold_fdce_C_D)         0.092    -0.507    nolabel_line59/nolabel_line171/Q_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 nolabel_line59/nolabel_line178/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line59/nolabel_line178/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.500%)  route 0.143ns (43.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         0.581    -0.600    nolabel_line59/nolabel_line178/clk_out1
    SLICE_X58Y24         FDCE                                         r  nolabel_line59/nolabel_line178/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  nolabel_line59/nolabel_line178/Q_reg/Q
                         net (fo=3, routed)           0.143    -0.316    nolabel_line59/nolabel_line176/counter_15
    SLICE_X58Y24         LUT3 (Prop_lut3_I2_O)        0.045    -0.271 r  nolabel_line59/nolabel_line176/Q_i_1__40/O
                         net (fo=1, routed)           0.000    -0.271    nolabel_line59/nolabel_line178/counter_n_15
    SLICE_X58Y24         FDCE                                         r  nolabel_line59/nolabel_line178/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         0.848    -0.842    nolabel_line59/nolabel_line178/clk_out1
    SLICE_X58Y24         FDCE                                         r  nolabel_line59/nolabel_line178/Q_reg/C
                         clock pessimism              0.241    -0.600    
    SLICE_X58Y24         FDCE (Hold_fdce_C_D)         0.092    -0.508    nolabel_line59/nolabel_line178/Q_reg
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 nolabel_line65/nolabel_line67/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line65/nolabel_line69/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.088%)  route 0.185ns (49.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         0.564    -0.617    nolabel_line65/nolabel_line67/clk_out1
    SLICE_X57Y34         FDCE                                         r  nolabel_line65/nolabel_line67/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  nolabel_line65/nolabel_line67/Q_reg/Q
                         net (fo=7, routed)           0.185    -0.291    nolabel_line65/nolabel_line67/counter_7
    SLICE_X56Y34         LUT6 (Prop_lut6_I1_O)        0.045    -0.246 r  nolabel_line65/nolabel_line67/Q_i_1__73/O
                         net (fo=1, routed)           0.000    -0.246    nolabel_line65/nolabel_line69/counter_n_9
    SLICE_X56Y34         FDCE                                         r  nolabel_line65/nolabel_line69/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         0.831    -0.859    nolabel_line65/nolabel_line69/clk_out1
    SLICE_X56Y34         FDCE                                         r  nolabel_line65/nolabel_line69/Q_reg/C
                         clock pessimism              0.254    -0.604    
    SLICE_X56Y34         FDCE (Hold_fdce_C_D)         0.120    -0.484    nolabel_line65/nolabel_line69/Q_reg
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 nolabel_line59/dff11/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line59/dff8/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.156%)  route 0.163ns (43.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         0.563    -0.618    nolabel_line59/dff11/clk_out1
    SLICE_X56Y16         FDCE                                         r  nolabel_line59/dff11/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.164    -0.454 r  nolabel_line59/dff11/Q_reg/Q
                         net (fo=3, routed)           0.163    -0.291    nolabel_line59/dff11/num2_3
    SLICE_X56Y17         LUT6 (Prop_lut6_I1_O)        0.045    -0.246 r  nolabel_line59/dff11/Q_i_1__11/O
                         net (fo=2, routed)           0.000    -0.246    nolabel_line59/dff8/num2_n_0
    SLICE_X56Y17         FDCE                                         r  nolabel_line59/dff8/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         0.829    -0.861    nolabel_line59/dff8/clk_out1
    SLICE_X56Y17         FDCE                                         r  nolabel_line59/dff8/Q_reg/C
                         clock pessimism              0.255    -0.605    
    SLICE_X56Y17         FDCE (Hold_fdce_C_D)         0.120    -0.485    nolabel_line59/dff8/Q_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 nolabel_line65/nolabel_line71/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line65/nolabel_line73/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.945%)  route 0.140ns (40.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         0.562    -0.619    nolabel_line65/nolabel_line71/clk_out1
    SLICE_X54Y34         FDCE                                         r  nolabel_line65/nolabel_line71/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  nolabel_line65/nolabel_line71/Q_reg/Q
                         net (fo=7, routed)           0.140    -0.316    nolabel_line65/nolabel_line72/counter_11
    SLICE_X55Y34         LUT5 (Prop_lut5_I1_O)        0.045    -0.271 r  nolabel_line65/nolabel_line72/Q_i_1__62/O
                         net (fo=1, routed)           0.000    -0.271    nolabel_line65/nolabel_line73/counter_n_13
    SLICE_X55Y34         FDCE                                         r  nolabel_line65/nolabel_line73/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=147, routed)         0.831    -0.859    nolabel_line65/nolabel_line73/clk_out1
    SLICE_X55Y34         FDCE                                         r  nolabel_line65/nolabel_line73/Q_reg/C
                         clock pessimism              0.252    -0.606    
    SLICE_X55Y34         FDCE (Hold_fdce_C_D)         0.092    -0.514    nolabel_line65/nolabel_line73/Q_reg
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ck0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    ck0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X46Y35     nolabel_line69/vgaBlue_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X53Y16     nolabel_line45/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X53Y16     nolabel_line45/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X53Y16     nolabel_line45/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X50Y17     nolabel_line46/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X50Y17     nolabel_line46/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X50Y17     nolabel_line46/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X58Y21     nolabel_line47/FSM_sequential_state_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y35     nolabel_line69/vgaBlue_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y16     nolabel_line45/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y16     nolabel_line45/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y16     nolabel_line45/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y16     nolabel_line45/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y16     nolabel_line45/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y16     nolabel_line45/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y21     nolabel_line47/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y21     nolabel_line47/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y21     nolabel_line47/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y35     nolabel_line69/vgaBlue_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y35     nolabel_line69/vgaBlue_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y16     nolabel_line45/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y16     nolabel_line45/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y16     nolabel_line45/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y16     nolabel_line45/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y16     nolabel_line45/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y16     nolabel_line45/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y17     nolabel_line46/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y17     nolabel_line46/FSM_sequential_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ck0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    ck0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKFBOUT



