{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 25 20:33:47 2014 " "Info: Processing started: Tue Mar 25 20:33:47 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g23_lab4 -c g23_lab4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off g23_lab4 -c g23_lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_ymd_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_ymd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_YMD_counter-alpha " "Info: Found design unit 1: g23_YMD_counter-alpha" {  } { { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_YMD_counter " "Info: Found entity 1: g23_YMD_counter" {  } { { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_ymd_testbed.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_ymd_testbed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_YMD_testbed-alpha " "Info: Found design unit 1: g23_YMD_testbed-alpha" {  } { { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_YMD_testbed " "Info: Found entity 1: g23_YMD_testbed" {  } { { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_basic_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_basic_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_basic_timer-alpha " "Info: Found design unit 1: g23_basic_timer-alpha" {  } { { "g23_basic_timer.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_basic_timer.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_basic_timer " "Info: Found entity 1: g23_basic_timer" {  } { { "g23_basic_timer.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_basic_timer.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_7_segment_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_7_segment_decoder-alpha " "Info: Found design unit 1: g23_7_segment_decoder-alpha" {  } { { "g23_7_segment_decoder.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_7_segment_decoder.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_7_segment_decoder " "Info: Found entity 1: g23_7_segment_decoder" {  } { { "g23_7_segment_decoder.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_7_segment_decoder.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_binary_to_bcd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_binary_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_binary_to_BCD-look_up_table " "Info: Found design unit 1: g23_binary_to_BCD-look_up_table" {  } { { "g23_binary_to_BCD.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_binary_to_BCD.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_binary_to_BCD " "Info: Found entity 1: g23_binary_to_BCD" {  } { { "g23_binary_to_BCD.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_binary_to_BCD.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbed_block.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file testbed_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testbed_block " "Info: Found entity 1: testbed_block" {  } { { "testbed_block.bdf" "" { Schematic "C:/Users/gludwi/digital-system-design/lab4/testbed_block.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g23_generic_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g23_generic_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g23_generic_timer-alpha " "Info: Found design unit 1: g23_generic_timer-alpha" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_generic_timer.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g23_generic_timer " "Info: Found entity 1: g23_generic_timer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_generic_timer.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "g23_YMD_testbed " "Info: Elaborating entity \"g23_YMD_testbed\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g23_binary_to_BCD g23_binary_to_BCD:year_upper_BCD " "Info: Elaborating entity \"g23_binary_to_BCD\" for hierarchy \"g23_binary_to_BCD:year_upper_BCD\"" {  } { { "g23_YMD_testbed.vhd" "year_upper_BCD" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 147 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM g23_binary_to_BCD:year_upper_BCD\|LPM_ROM:b2BCD_table " "Info: Elaborating entity \"LPM_ROM\" for hierarchy \"g23_binary_to_BCD:year_upper_BCD\|LPM_ROM:b2BCD_table\"" {  } { { "g23_binary_to_BCD.vhd" "b2BCD_table" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_binary_to_BCD.vhd" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g23_binary_to_BCD:year_upper_BCD\|LPM_ROM:b2BCD_table " "Info: Elaborated megafunction instantiation \"g23_binary_to_BCD:year_upper_BCD\|LPM_ROM:b2BCD_table\"" {  } { { "g23_binary_to_BCD.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_binary_to_BCD.vhd" 32 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g23_binary_to_BCD:year_upper_BCD\|LPM_ROM:b2BCD_table " "Info: Instantiated megafunction \"g23_binary_to_BCD:year_upper_BCD\|LPM_ROM:b2BCD_table\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 6 " "Info: Parameter \"LPM_WIDTHAD\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 64 " "Info: Parameter \"LPM_NUMWORDS\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE g23_binary_to_BCD.mif " "Info: Parameter \"LPM_FILE\" = \"g23_binary_to_BCD.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Info: Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g23_binary_to_BCD.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_binary_to_BCD.vhd" 32 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom g23_binary_to_BCD:year_upper_BCD\|LPM_ROM:b2BCD_table\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"g23_binary_to_BCD:year_upper_BCD\|LPM_ROM:b2BCD_table\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "g23_binary_to_BCD:year_upper_BCD\|LPM_ROM:b2BCD_table\|altrom:srom g23_binary_to_BCD:year_upper_BCD\|LPM_ROM:b2BCD_table " "Info: Elaborated megafunction instantiation \"g23_binary_to_BCD:year_upper_BCD\|LPM_ROM:b2BCD_table\|altrom:srom\", which is child of megafunction instantiation \"g23_binary_to_BCD:year_upper_BCD\|LPM_ROM:b2BCD_table\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g23_binary_to_BCD.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_binary_to_BCD.vhd" 32 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram g23_binary_to_BCD:year_upper_BCD\|LPM_ROM:b2BCD_table\|altrom:srom\|altsyncram:rom_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"g23_binary_to_BCD:year_upper_BCD\|LPM_ROM:b2BCD_table\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "g23_binary_to_BCD:year_upper_BCD\|LPM_ROM:b2BCD_table\|altrom:srom\|altsyncram:rom_block g23_binary_to_BCD:year_upper_BCD\|LPM_ROM:b2BCD_table " "Info: Elaborated megafunction instantiation \"g23_binary_to_BCD:year_upper_BCD\|LPM_ROM:b2BCD_table\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"g23_binary_to_BCD:year_upper_BCD\|LPM_ROM:b2BCD_table\"" {  } { { "altrom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "g23_binary_to_BCD.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_binary_to_BCD.vhd" 32 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3211.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3211.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3211 " "Info: Found entity 1: altsyncram_3211" {  } { { "db/altsyncram_3211.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/altsyncram_3211.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3211 g23_binary_to_BCD:year_upper_BCD\|LPM_ROM:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_3211:auto_generated " "Info: Elaborating entity \"altsyncram_3211\" for hierarchy \"g23_binary_to_BCD:year_upper_BCD\|LPM_ROM:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_3211:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g23_7_segment_decoder g23_7_segment_decoder:decode_3 " "Info: Elaborating entity \"g23_7_segment_decoder\" for hierarchy \"g23_7_segment_decoder:decode_3\"" {  } { { "g23_YMD_testbed.vhd" "decode_3" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 175 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g23_basic_timer g23_basic_timer:timer " "Info: Elaborating entity \"g23_basic_timer\" for hierarchy \"g23_basic_timer:timer\"" {  } { { "g23_YMD_testbed.vhd" "timer" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 206 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g23_generic_timer g23_basic_timer:timer\|g23_generic_timer:earth " "Info: Elaborating entity \"g23_generic_timer\" for hierarchy \"g23_basic_timer:timer\|g23_generic_timer:earth\"" {  } { { "g23_basic_timer.vhd" "earth" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_basic_timer.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER g23_basic_timer:timer\|g23_generic_timer:earth\|LPM_COUNTER:counter " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"g23_basic_timer:timer\|g23_generic_timer:earth\|LPM_COUNTER:counter\"" {  } { { "g23_generic_timer.vhd" "counter" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_generic_timer.vhd" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g23_basic_timer:timer\|g23_generic_timer:earth\|LPM_COUNTER:counter " "Info: Elaborated megafunction instantiation \"g23_basic_timer:timer\|g23_generic_timer:earth\|LPM_COUNTER:counter\"" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_generic_timer.vhd" 54 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g23_basic_timer:timer\|g23_generic_timer:earth\|LPM_COUNTER:counter " "Info: Instantiated megafunction \"g23_basic_timer:timer\|g23_generic_timer:earth\|LPM_COUNTER:counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 40 " "Info: Parameter \"LPM_WIDTH\" = \"40\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Info: Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION down " "Info: Parameter \"LPM_DIRECTION\" = \"down\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Info: Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Info: Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Info: Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_generic_timer.vhd" 54 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8fl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_8fl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8fl " "Info: Found entity 1: cntr_8fl" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/cntr_8fl.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8fl g23_basic_timer:timer\|g23_generic_timer:earth\|LPM_COUNTER:counter\|cntr_8fl:auto_generated " "Info: Elaborating entity \"cntr_8fl\" for hierarchy \"g23_basic_timer:timer\|g23_generic_timer:earth\|LPM_COUNTER:counter\|cntr_8fl:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g23_generic_timer g23_basic_timer:timer\|g23_generic_timer:mars " "Info: Elaborating entity \"g23_generic_timer\" for hierarchy \"g23_basic_timer:timer\|g23_generic_timer:mars\"" {  } { { "g23_basic_timer.vhd" "mars" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_basic_timer.vhd" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER g23_basic_timer:timer\|g23_generic_timer:mars\|LPM_COUNTER:counter " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"g23_basic_timer:timer\|g23_generic_timer:mars\|LPM_COUNTER:counter\"" {  } { { "g23_generic_timer.vhd" "counter" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_generic_timer.vhd" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g23_basic_timer:timer\|g23_generic_timer:mars\|LPM_COUNTER:counter " "Info: Elaborated megafunction instantiation \"g23_basic_timer:timer\|g23_generic_timer:mars\|LPM_COUNTER:counter\"" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_generic_timer.vhd" 54 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g23_basic_timer:timer\|g23_generic_timer:mars\|LPM_COUNTER:counter " "Info: Instantiated megafunction \"g23_basic_timer:timer\|g23_generic_timer:mars\|LPM_COUNTER:counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 40 " "Info: Parameter \"LPM_WIDTH\" = \"40\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Info: Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION down " "Info: Parameter \"LPM_DIRECTION\" = \"down\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Info: Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Info: Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Info: Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_generic_timer.vhd" 54 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g23_YMD_counter g23_YMD_counter:YMD_counter " "Info: Elaborating entity \"g23_YMD_counter\" for hierarchy \"g23_YMD_counter:YMD_counter\"" {  } { { "g23_YMD_testbed.vhd" "YMD_counter" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 214 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g23_binary_to_BCD:day_BCD\|lpm_rom:b2BCD_table\|otri\[7\] " "Warning: Converted tri-state buffer \"g23_binary_to_BCD:day_BCD\|lpm_rom:b2BCD_table\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g23_binary_to_BCD:day_BCD\|lpm_rom:b2BCD_table\|otri\[6\] " "Warning: Converted tri-state buffer \"g23_binary_to_BCD:day_BCD\|lpm_rom:b2BCD_table\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g23_binary_to_BCD:day_BCD\|lpm_rom:b2BCD_table\|otri\[5\] " "Warning: Converted tri-state buffer \"g23_binary_to_BCD:day_BCD\|lpm_rom:b2BCD_table\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g23_binary_to_BCD:day_BCD\|lpm_rom:b2BCD_table\|otri\[4\] " "Warning: Converted tri-state buffer \"g23_binary_to_BCD:day_BCD\|lpm_rom:b2BCD_table\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g23_binary_to_BCD:day_BCD\|lpm_rom:b2BCD_table\|otri\[3\] " "Warning: Converted tri-state buffer \"g23_binary_to_BCD:day_BCD\|lpm_rom:b2BCD_table\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g23_binary_to_BCD:day_BCD\|lpm_rom:b2BCD_table\|otri\[2\] " "Warning: Converted tri-state buffer \"g23_binary_to_BCD:day_BCD\|lpm_rom:b2BCD_table\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g23_binary_to_BCD:day_BCD\|lpm_rom:b2BCD_table\|otri\[1\] " "Warning: Converted tri-state buffer \"g23_binary_to_BCD:day_BCD\|lpm_rom:b2BCD_table\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g23_binary_to_BCD:day_BCD\|lpm_rom:b2BCD_table\|otri\[0\] " "Warning: Converted tri-state buffer \"g23_binary_to_BCD:day_BCD\|lpm_rom:b2BCD_table\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g23_binary_to_BCD:month_BCD\|lpm_rom:b2BCD_table\|otri\[7\] " "Warning: Converted tri-state buffer \"g23_binary_to_BCD:month_BCD\|lpm_rom:b2BCD_table\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g23_binary_to_BCD:month_BCD\|lpm_rom:b2BCD_table\|otri\[6\] " "Warning: Converted tri-state buffer \"g23_binary_to_BCD:month_BCD\|lpm_rom:b2BCD_table\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g23_binary_to_BCD:month_BCD\|lpm_rom:b2BCD_table\|otri\[5\] " "Warning: Converted tri-state buffer \"g23_binary_to_BCD:month_BCD\|lpm_rom:b2BCD_table\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g23_binary_to_BCD:month_BCD\|lpm_rom:b2BCD_table\|otri\[4\] " "Warning: Converted tri-state buffer \"g23_binary_to_BCD:month_BCD\|lpm_rom:b2BCD_table\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g23_binary_to_BCD:month_BCD\|lpm_rom:b2BCD_table\|otri\[3\] " "Warning: Converted tri-state buffer \"g23_binary_to_BCD:month_BCD\|lpm_rom:b2BCD_table\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g23_binary_to_BCD:month_BCD\|lpm_rom:b2BCD_table\|otri\[2\] " "Warning: Converted tri-state buffer \"g23_binary_to_BCD:month_BCD\|lpm_rom:b2BCD_table\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g23_binary_to_BCD:month_BCD\|lpm_rom:b2BCD_table\|otri\[1\] " "Warning: Converted tri-state buffer \"g23_binary_to_BCD:month_BCD\|lpm_rom:b2BCD_table\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g23_binary_to_BCD:month_BCD\|lpm_rom:b2BCD_table\|otri\[0\] " "Warning: Converted tri-state buffer \"g23_binary_to_BCD:month_BCD\|lpm_rom:b2BCD_table\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g23_binary_to_BCD:year_lower_BCD\|lpm_rom:b2BCD_table\|otri\[7\] " "Warning: Converted tri-state buffer \"g23_binary_to_BCD:year_lower_BCD\|lpm_rom:b2BCD_table\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g23_binary_to_BCD:year_lower_BCD\|lpm_rom:b2BCD_table\|otri\[6\] " "Warning: Converted tri-state buffer \"g23_binary_to_BCD:year_lower_BCD\|lpm_rom:b2BCD_table\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g23_binary_to_BCD:year_lower_BCD\|lpm_rom:b2BCD_table\|otri\[5\] " "Warning: Converted tri-state buffer \"g23_binary_to_BCD:year_lower_BCD\|lpm_rom:b2BCD_table\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g23_binary_to_BCD:year_lower_BCD\|lpm_rom:b2BCD_table\|otri\[4\] " "Warning: Converted tri-state buffer \"g23_binary_to_BCD:year_lower_BCD\|lpm_rom:b2BCD_table\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g23_binary_to_BCD:year_lower_BCD\|lpm_rom:b2BCD_table\|otri\[3\] " "Warning: Converted tri-state buffer \"g23_binary_to_BCD:year_lower_BCD\|lpm_rom:b2BCD_table\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g23_binary_to_BCD:year_lower_BCD\|lpm_rom:b2BCD_table\|otri\[2\] " "Warning: Converted tri-state buffer \"g23_binary_to_BCD:year_lower_BCD\|lpm_rom:b2BCD_table\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g23_binary_to_BCD:year_lower_BCD\|lpm_rom:b2BCD_table\|otri\[1\] " "Warning: Converted tri-state buffer \"g23_binary_to_BCD:year_lower_BCD\|lpm_rom:b2BCD_table\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g23_binary_to_BCD:year_lower_BCD\|lpm_rom:b2BCD_table\|otri\[0\] " "Warning: Converted tri-state buffer \"g23_binary_to_BCD:year_lower_BCD\|lpm_rom:b2BCD_table\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g23_binary_to_BCD:year_upper_BCD\|lpm_rom:b2BCD_table\|otri\[7\] " "Warning: Converted tri-state buffer \"g23_binary_to_BCD:year_upper_BCD\|lpm_rom:b2BCD_table\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g23_binary_to_BCD:year_upper_BCD\|lpm_rom:b2BCD_table\|otri\[6\] " "Warning: Converted tri-state buffer \"g23_binary_to_BCD:year_upper_BCD\|lpm_rom:b2BCD_table\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g23_binary_to_BCD:year_upper_BCD\|lpm_rom:b2BCD_table\|otri\[5\] " "Warning: Converted tri-state buffer \"g23_binary_to_BCD:year_upper_BCD\|lpm_rom:b2BCD_table\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g23_binary_to_BCD:year_upper_BCD\|lpm_rom:b2BCD_table\|otri\[4\] " "Warning: Converted tri-state buffer \"g23_binary_to_BCD:year_upper_BCD\|lpm_rom:b2BCD_table\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g23_binary_to_BCD:year_upper_BCD\|lpm_rom:b2BCD_table\|otri\[3\] " "Warning: Converted tri-state buffer \"g23_binary_to_BCD:year_upper_BCD\|lpm_rom:b2BCD_table\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g23_binary_to_BCD:year_upper_BCD\|lpm_rom:b2BCD_table\|otri\[2\] " "Warning: Converted tri-state buffer \"g23_binary_to_BCD:year_upper_BCD\|lpm_rom:b2BCD_table\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g23_binary_to_BCD:year_upper_BCD\|lpm_rom:b2BCD_table\|otri\[1\] " "Warning: Converted tri-state buffer \"g23_binary_to_BCD:year_upper_BCD\|lpm_rom:b2BCD_table\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "g23_binary_to_BCD:year_upper_BCD\|lpm_rom:b2BCD_table\|otri\[0\] " "Warning: Converted tri-state buffer \"g23_binary_to_BCD:year_upper_BCD\|lpm_rom:b2BCD_table\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "g23_YMD_counter:YMD_counter\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"g23_YMD_counter:YMD_counter\|Mod1\"" {  } { { "g23_YMD_counter.vhd" "Mod1" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 66 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "g23_YMD_counter:YMD_counter\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"g23_YMD_counter:YMD_counter\|Mod0\"" {  } { { "g23_YMD_counter.vhd" "Mod0" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 66 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g23_YMD_counter:YMD_counter\|lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"g23_YMD_counter:YMD_counter\|lpm_divide:Mod1\"" {  } { { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 66 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g23_YMD_counter:YMD_counter\|lpm_divide:Mod1 " "Info: Instantiated megafunction \"g23_YMD_counter:YMD_counter\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Info: Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Info: Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 66 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_u7m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_u7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_u7m " "Info: Found entity 1: lpm_divide_u7m" {  } { { "db/lpm_divide_u7m.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/lpm_divide_u7m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Info: Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_c5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c5f " "Info: Found entity 1: alt_u_div_c5f" {  } { { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g23_YMD_counter:YMD_counter\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\"" {  } { { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 66 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g23_YMD_counter:YMD_counter\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Info: Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Info: Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 66 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 116 -1 0 } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 78 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "40 40 " "Info: 40 registers lost all their fanouts during netlist optimizations. The first 40 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[39\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[38\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[37\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[36\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[35\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[33\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[32\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[31\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[30\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[29\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[28\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[27\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[26\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[25\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[24\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[23\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[22\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[21\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[20\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[18\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[17\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[16\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[15\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[14\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[13\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[12\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[11\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[10\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[9\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[8\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[7\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[6\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[5\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[4\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[3\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[2\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[1\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[0\] " "Info: Register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "g23_binary_to_BCD:year_upper_BCD\|lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_3211:auto_generated\|ALTSYNCRAM 2 " "Info: Removed 2 MSB VCC or GND address nodes from RAM block \"g23_binary_to_BCD:year_upper_BCD\|lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_3211:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_3211.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/altsyncram_3211.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g23_binary_to_BCD.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_binary_to_BCD.vhd" 32 0 0 } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 147 0 0 } }  } 0 0 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "g23_binary_to_BCD:year_lower_BCD\|lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_3211:auto_generated\|ALTSYNCRAM 2 " "Info: Removed 2 MSB VCC or GND address nodes from RAM block \"g23_binary_to_BCD:year_lower_BCD\|lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_3211:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_3211.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/altsyncram_3211.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g23_binary_to_BCD.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_binary_to_BCD.vhd" 32 0 0 } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 154 0 0 } }  } 0 0 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "g23_binary_to_BCD:month_BCD\|lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_3211:auto_generated\|ALTSYNCRAM 2 " "Info: Removed 2 MSB VCC or GND address nodes from RAM block \"g23_binary_to_BCD:month_BCD\|lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_3211:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_3211.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/altsyncram_3211.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g23_binary_to_BCD.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_binary_to_BCD.vhd" 32 0 0 } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 161 0 0 } }  } 0 0 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "g23_binary_to_BCD:day_BCD\|lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_3211:auto_generated\|ALTSYNCRAM 1 " "Info: Removed 1 MSB VCC or GND address nodes from RAM block \"g23_binary_to_BCD:day_BCD\|lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_3211:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_3211.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/altsyncram_3211.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g23_binary_to_BCD.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_binary_to_BCD.vhd" 32 0 0 } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 168 0 0 } }  } 0 0 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "572 " "Info: Implemented 572 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Info: Implemented 27 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Info: Implemented 50 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "463 " "Info: Implemented 463 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 25 20:33:50 2014 " "Info: Processing ended: Tue Mar 25 20:33:50 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 25 20:33:52 2014 " "Info: Processing started: Tue Mar 25 20:33:52 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off g23_lab4 -c g23_lab4 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off g23_lab4 -c g23_lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "g23_lab4 EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"g23_lab4\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 1357 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 1358 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 1359 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "44 77 " "Critical Warning: No exact pin location assignment(s) for 44 pins of 77 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPULSE " "Info: Pin EPULSE not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { EPULSE } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPULSE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 365 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "years\[0\] " "Info: Pin years\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { years[0] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { years[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 304 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "years\[1\] " "Info: Pin years\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { years[1] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { years[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 305 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "years\[2\] " "Info: Pin years\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { years[2] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { years[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 306 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "years\[3\] " "Info: Pin years\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { years[3] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { years[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 307 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "years\[4\] " "Info: Pin years\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { years[4] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { years[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 308 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "years\[5\] " "Info: Pin years\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { years[5] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { years[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 309 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "years\[6\] " "Info: Pin years\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { years[6] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { years[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 310 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "years\[7\] " "Info: Pin years\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { years[7] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { years[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 311 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "years\[8\] " "Info: Pin years\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { years[8] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { years[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 312 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "years\[9\] " "Info: Pin years\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { years[9] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { years[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 313 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "years\[10\] " "Info: Pin years\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { years[10] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { years[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 314 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "years\[11\] " "Info: Pin years\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { years[11] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { years[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 315 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "months\[0\] " "Info: Pin months\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { months[0] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { months[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 316 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "months\[1\] " "Info: Pin months\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { months[1] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { months[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 317 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "months\[2\] " "Info: Pin months\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { months[2] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { months[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 318 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "months\[3\] " "Info: Pin months\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { months[3] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { months[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 319 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "days\[0\] " "Info: Pin days\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { days[0] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 38 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { days[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 320 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "days\[1\] " "Info: Pin days\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { days[1] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 38 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { days[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 321 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "days\[2\] " "Info: Pin days\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { days[2] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 38 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { days[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 322 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "days\[3\] " "Info: Pin days\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { days[3] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 38 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { days[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 323 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "days\[4\] " "Info: Pin days\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { days[4] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 38 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { days[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 324 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_set\[0\] " "Info: Pin Y_set\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Y_set[0] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y_set[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 283 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "load_enable " "Info: Pin load_enable not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { load_enable } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { load_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 364 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_set\[1\] " "Info: Pin Y_set\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Y_set[1] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y_set[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 284 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_set\[2\] " "Info: Pin Y_set\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Y_set[2] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y_set[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 285 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_set\[3\] " "Info: Pin Y_set\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Y_set[3] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y_set[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 286 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_set\[4\] " "Info: Pin Y_set\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Y_set[4] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y_set[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 287 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_set\[5\] " "Info: Pin Y_set\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Y_set[5] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y_set[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 288 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_set\[6\] " "Info: Pin Y_set\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Y_set[6] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y_set[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 289 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_set\[7\] " "Info: Pin Y_set\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Y_set[7] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y_set[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 290 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_set\[8\] " "Info: Pin Y_set\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Y_set[8] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y_set[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 291 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_set\[9\] " "Info: Pin Y_set\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Y_set[9] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y_set[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 292 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_set\[10\] " "Info: Pin Y_set\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Y_set[10] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y_set[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 293 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y_set\[11\] " "Info: Pin Y_set\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Y_set[11] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y_set[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 294 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_set\[0\] " "Info: Pin M_set\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { M_set[0] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_set[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 295 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_set\[1\] " "Info: Pin M_set\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { M_set[1] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_set[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 296 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_set\[2\] " "Info: Pin M_set\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { M_set[2] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_set[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 297 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_set\[3\] " "Info: Pin M_set\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { M_set[3] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_set[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 298 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_set\[0\] " "Info: Pin D_set\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { D_set[0] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_set[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 299 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_set\[1\] " "Info: Pin D_set\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { D_set[1] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_set[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 300 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_set\[2\] " "Info: Pin D_set\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { D_set[2] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_set[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 301 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_set\[3\] " "Info: Pin D_set\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { D_set[3] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_set[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 302 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_set\[4\] " "Info: Pin D_set\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { D_set[4] } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_set[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 303 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clock } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 361 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN V12 (CLK12, LVDSCLK6n, Input)) " "Info: Automatically promoted node reset (placed in PIN V12 (CLK12, LVDSCLK6n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g23_basic_timer:timer\|g23_generic_timer:earth\|sload " "Info: Destination node g23_basic_timer:timer\|g23_generic_timer:earth\|sload" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_generic_timer.vhd" 44 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { g23_basic_timer:timer|g23_generic_timer:earth|sload } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 236 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|_~0 " "Info: Destination node g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|_~0" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { g23_basic_timer:timer|g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 707 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g23_YMD_counter:YMD_counter\|last_day " "Info: Destination node g23_YMD_counter:YMD_counter\|last_day" {  } { { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 49 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { g23_YMD_counter:YMD_counter|last_day } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 69 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reset } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gludwi/digital-system-design/lab4/" 0 { } { { 0 { 0 ""} 0 362 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "44 unused 3.3V 22 22 0 " "Info: Number of I/O pins in group: 44 (unused VREF, 3.3V VCCIO, 22 input, 22 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 31 2 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 31 total pin(s) used --  2 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 34 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 1 39 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "22.866 ns register register " "Info: Estimated most critical path is register to register delay of 22.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g23_YMD_counter:YMD_counter\|y\[7\] 1 REG LAB_X36_Y25 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X36_Y25; Fanout = 12; REG Node = 'g23_YMD_counter:YMD_counter\|y\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { g23_YMD_counter:YMD_counter|y[7] } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.517 ns) 1.054 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[2\]~1 2 COMB LAB_X36_Y25 2 " "Info: 2: + IC(0.537 ns) + CELL(0.517 ns) = 1.054 ns; Loc. = LAB_X36_Y25; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { g23_YMD_counter:YMD_counter|y[7] g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.134 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[3\]~3 3 COMB LAB_X36_Y25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.134 ns; Loc. = LAB_X36_Y25; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[2]~1 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.214 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[4\]~5 4 COMB LAB_X36_Y25 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.214 ns; Loc. = LAB_X36_Y25; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[3]~3 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.294 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[5\]~7 5 COMB LAB_X36_Y25 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.294 ns; Loc. = LAB_X36_Y25; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[4]~5 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.374 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[6\]~9 6 COMB LAB_X36_Y25 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.374 ns; Loc. = LAB_X36_Y25; Fanout = 1; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[5]~7 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.832 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[7\]~10 7 COMB LAB_X36_Y25 17 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 1.832 ns; Loc. = LAB_X36_Y25; Fanout = 17; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[7\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[7]~10 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.521 ns) 3.082 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[77\]~118 8 COMB LAB_X37_Y24 2 " "Info: 8: + IC(0.729 ns) + CELL(0.521 ns) = 3.082 ns; Loc. = LAB_X37_Y24; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[77\]~118'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[7]~10 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[77]~118 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.517 ns) 4.649 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_7_result_int\[6\]~9 9 COMB LAB_X37_Y25 2 " "Info: 9: + IC(1.050 ns) + CELL(0.517 ns) = 4.649 ns; Loc. = LAB_X37_Y25; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_7_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[77]~118 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.729 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_7_result_int\[7\]~11 10 COMB LAB_X37_Y25 1 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 4.729 ns; Loc. = LAB_X37_Y25; Fanout = 1; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_7_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.187 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_7_result_int\[8\]~12 11 COMB LAB_X37_Y25 20 " "Info: 11: + IC(0.000 ns) + CELL(0.458 ns) = 5.187 ns; Loc. = LAB_X37_Y25; Fanout = 20; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_7_result_int\[8\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[8]~12 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.178 ns) 6.438 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[88\]~190 12 COMB LAB_X37_Y24 3 " "Info: 12: + IC(1.073 ns) + CELL(0.178 ns) = 6.438 ns; Loc. = LAB_X37_Y24; Fanout = 3; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[88\]~190'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[8]~12 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[88]~190 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.517 ns) 8.005 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[5\]~7 13 COMB LAB_X38_Y25 2 " "Info: 13: + IC(1.050 ns) + CELL(0.517 ns) = 8.005 ns; Loc. = LAB_X38_Y25; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[88]~190 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.085 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[6\]~9 14 COMB LAB_X38_Y25 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 8.085 ns; Loc. = LAB_X38_Y25; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[5]~7 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.165 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[7\]~11 15 COMB LAB_X38_Y25 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 8.165 ns; Loc. = LAB_X38_Y25; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.245 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[8\]~13 16 COMB LAB_X38_Y25 1 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 8.245 ns; Loc. = LAB_X38_Y25; Fanout = 1; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[8\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[8]~13 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.703 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[9\]~14 17 COMB LAB_X38_Y25 23 " "Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 8.703 ns; Loc. = LAB_X38_Y25; Fanout = 23; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[9\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[8]~13 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[9]~14 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.178 ns) 9.964 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[99\]~192 18 COMB LAB_X39_Y24 3 " "Info: 18: + IC(1.083 ns) + CELL(0.178 ns) = 9.964 ns; Loc. = LAB_X39_Y24; Fanout = 3; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[99\]~192'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[9]~14 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[99]~192 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.517 ns) 11.200 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[4\]~5 19 COMB LAB_X38_Y24 2 " "Info: 19: + IC(0.719 ns) + CELL(0.517 ns) = 11.200 ns; Loc. = LAB_X38_Y24; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.236 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[99]~192 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.280 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[5\]~7 20 COMB LAB_X38_Y24 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 11.280 ns; Loc. = LAB_X38_Y24; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[4]~5 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.360 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[6\]~9 21 COMB LAB_X38_Y24 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 11.360 ns; Loc. = LAB_X38_Y24; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[5]~7 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.440 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[7\]~11 22 COMB LAB_X38_Y24 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 11.440 ns; Loc. = LAB_X38_Y24; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.520 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[8\]~13 23 COMB LAB_X38_Y24 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 11.520 ns; Loc. = LAB_X38_Y24; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[8\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[8]~13 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.600 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[9\]~15 24 COMB LAB_X38_Y24 1 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 11.600 ns; Loc. = LAB_X38_Y24; Fanout = 1; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[9\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[8]~13 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[9]~15 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 12.058 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[10\]~16 25 COMB LAB_X38_Y24 26 " "Info: 25: + IC(0.000 ns) + CELL(0.458 ns) = 12.058 ns; Loc. = LAB_X38_Y24; Fanout = 26; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[10\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[9]~15 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[10]~16 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.177 ns) 13.318 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[117\]~146 26 COMB LAB_X37_Y23 2 " "Info: 26: + IC(1.083 ns) + CELL(0.177 ns) = 13.318 ns; Loc. = LAB_X37_Y23; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[117\]~146'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[10]~16 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[117]~146 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.495 ns) 15.194 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[10\]~17 27 COMB LAB_X35_Y24 1 " "Info: 27: + IC(1.381 ns) + CELL(0.495 ns) = 15.194 ns; Loc. = LAB_X35_Y24; Fanout = 1; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[10\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[117]~146 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[10]~17 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 15.652 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[11\]~18 28 COMB LAB_X35_Y24 24 " "Info: 28: + IC(0.000 ns) + CELL(0.458 ns) = 15.652 ns; Loc. = LAB_X35_Y24; Fanout = 24; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[11\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[10]~17 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[11]~18 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.319 ns) 16.867 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[125\]~181 29 COMB LAB_X39_Y24 3 " "Info: 29: + IC(0.896 ns) + CELL(0.319 ns) = 16.867 ns; Loc. = LAB_X39_Y24; Fanout = 3; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[125\]~181'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[11]~18 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[125]~181 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.517 ns) 18.428 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[6\]~9 30 COMB LAB_X34_Y24 2 " "Info: 30: + IC(1.044 ns) + CELL(0.517 ns) = 18.428 ns; Loc. = LAB_X34_Y24; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[125]~181 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.508 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[7\]~11 31 COMB LAB_X34_Y24 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 18.508 ns; Loc. = LAB_X34_Y24; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.588 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[8\]~13 32 COMB LAB_X34_Y24 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 18.588 ns; Loc. = LAB_X34_Y24; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[8\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[8]~13 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.668 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[9\]~15 33 COMB LAB_X34_Y24 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 18.668 ns; Loc. = LAB_X34_Y24; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[9\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[8]~13 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[9]~15 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.748 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[10\]~17 34 COMB LAB_X34_Y24 2 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 18.748 ns; Loc. = LAB_X34_Y24; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[10\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[9]~15 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[10]~17 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.828 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[11\]~19 35 COMB LAB_X34_Y24 1 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 18.828 ns; Loc. = LAB_X34_Y24; Fanout = 1; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[11\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[10]~17 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[11]~19 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 19.286 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[12\]~20 36 COMB LAB_X34_Y24 2 " "Info: 36: + IC(0.000 ns) + CELL(0.458 ns) = 19.286 ns; Loc. = LAB_X34_Y24; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[12\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[11]~19 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[12]~20 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.521 ns) 20.195 ns g23_YMD_counter:YMD_counter\|leap_year~16 37 COMB LAB_X33_Y24 1 " "Info: 37: + IC(0.388 ns) + CELL(0.521 ns) = 20.195 ns; Loc. = LAB_X33_Y24; Fanout = 1; COMB Node = 'g23_YMD_counter:YMD_counter\|leap_year~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[12]~20 g23_YMD_counter:YMD_counter|leap_year~16 } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 20.870 ns g23_YMD_counter:YMD_counter\|leap_year 38 COMB LAB_X33_Y24 1 " "Info: 38: + IC(0.154 ns) + CELL(0.521 ns) = 20.870 ns; Loc. = LAB_X33_Y24; Fanout = 1; COMB Node = 'g23_YMD_counter:YMD_counter\|leap_year'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { g23_YMD_counter:YMD_counter|leap_year~16 g23_YMD_counter:YMD_counter|leap_year } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 21.545 ns g23_YMD_counter:YMD_counter\|d~1 39 COMB LAB_X33_Y24 6 " "Info: 39: + IC(0.154 ns) + CELL(0.521 ns) = 21.545 ns; Loc. = LAB_X33_Y24; Fanout = 6; COMB Node = 'g23_YMD_counter:YMD_counter\|d~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { g23_YMD_counter:YMD_counter|leap_year g23_YMD_counter:YMD_counter|d~1 } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.485 ns) 22.770 ns g23_YMD_counter:YMD_counter\|d~2 40 COMB LAB_X34_Y22 1 " "Info: 40: + IC(0.740 ns) + CELL(0.485 ns) = 22.770 ns; Loc. = LAB_X34_Y22; Fanout = 1; COMB Node = 'g23_YMD_counter:YMD_counter\|d~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { g23_YMD_counter:YMD_counter|d~1 g23_YMD_counter:YMD_counter|d~2 } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 22.866 ns g23_YMD_counter:YMD_counter\|d\[0\] 41 REG LAB_X34_Y22 6 " "Info: 41: + IC(0.000 ns) + CELL(0.096 ns) = 22.866 ns; Loc. = LAB_X34_Y22; Fanout = 6; REG Node = 'g23_YMD_counter:YMD_counter\|d\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { g23_YMD_counter:YMD_counter|d~2 g23_YMD_counter:YMD_counter|d[0] } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.785 ns ( 47.17 % ) " "Info: Total cell delay = 10.785 ns ( 47.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.081 ns ( 52.83 % ) " "Info: Total interconnect delay = 12.081 ns ( 52.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.866 ns" { g23_YMD_counter:YMD_counter|y[7] g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[2]~1 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[3]~3 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[4]~5 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[5]~7 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[7]~10 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[77]~118 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[8]~12 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[88]~190 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[5]~7 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[8]~13 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[9]~14 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[99]~192 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[4]~5 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[5]~7 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[8]~13 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[9]~15 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[10]~16 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[117]~146 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[10]~17 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[11]~18 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[125]~181 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[8]~13 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[9]~15 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[10]~17 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[11]~19 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[12]~20 g23_YMD_counter:YMD_counter|leap_year~16 g23_YMD_counter:YMD_counter|leap_year g23_YMD_counter:YMD_counter|d~1 g23_YMD_counter:YMD_counter|d~2 g23_YMD_counter:YMD_counter|d[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X25_Y14 X37_Y27 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "50 " "Warning: Found 50 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPULSE 0 " "Info: Pin \"EPULSE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "years\[0\] 0 " "Info: Pin \"years\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "years\[1\] 0 " "Info: Pin \"years\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "years\[2\] 0 " "Info: Pin \"years\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "years\[3\] 0 " "Info: Pin \"years\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "years\[4\] 0 " "Info: Pin \"years\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "years\[5\] 0 " "Info: Pin \"years\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "years\[6\] 0 " "Info: Pin \"years\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "years\[7\] 0 " "Info: Pin \"years\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "years\[8\] 0 " "Info: Pin \"years\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "years\[9\] 0 " "Info: Pin \"years\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "years\[10\] 0 " "Info: Pin \"years\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "years\[11\] 0 " "Info: Pin \"years\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "months\[0\] 0 " "Info: Pin \"months\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "months\[1\] 0 " "Info: Pin \"months\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "months\[2\] 0 " "Info: Pin \"months\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "months\[3\] 0 " "Info: Pin \"months\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "days\[0\] 0 " "Info: Pin \"days\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "days\[1\] 0 " "Info: Pin \"days\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "days\[2\] 0 " "Info: Pin \"days\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "days\[3\] 0 " "Info: Pin \"days\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "days\[4\] 0 " "Info: Pin \"days\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_3\[0\] 0 " "Info: Pin \"digit_3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_3\[1\] 0 " "Info: Pin \"digit_3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_3\[2\] 0 " "Info: Pin \"digit_3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_3\[3\] 0 " "Info: Pin \"digit_3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_3\[4\] 0 " "Info: Pin \"digit_3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_3\[5\] 0 " "Info: Pin \"digit_3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_3\[6\] 0 " "Info: Pin \"digit_3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_2\[0\] 0 " "Info: Pin \"digit_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_2\[1\] 0 " "Info: Pin \"digit_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_2\[2\] 0 " "Info: Pin \"digit_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_2\[3\] 0 " "Info: Pin \"digit_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_2\[4\] 0 " "Info: Pin \"digit_2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_2\[5\] 0 " "Info: Pin \"digit_2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_2\[6\] 0 " "Info: Pin \"digit_2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_1\[0\] 0 " "Info: Pin \"digit_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_1\[1\] 0 " "Info: Pin \"digit_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_1\[2\] 0 " "Info: Pin \"digit_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_1\[3\] 0 " "Info: Pin \"digit_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_1\[4\] 0 " "Info: Pin \"digit_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_1\[5\] 0 " "Info: Pin \"digit_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_1\[6\] 0 " "Info: Pin \"digit_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_0\[0\] 0 " "Info: Pin \"digit_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_0\[1\] 0 " "Info: Pin \"digit_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_0\[2\] 0 " "Info: Pin \"digit_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_0\[3\] 0 " "Info: Pin \"digit_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_0\[4\] 0 " "Info: Pin \"digit_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_0\[5\] 0 " "Info: Pin \"digit_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit_0\[6\] 0 " "Info: Pin \"digit_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gludwi/digital-system-design/lab4/g23_lab4.fit.smsg " "Info: Generated suppressed messages file C:/Users/gludwi/digital-system-design/lab4/g23_lab4.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "273 " "Info: Peak virtual memory: 273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 25 20:33:56 2014 " "Info: Processing ended: Tue Mar 25 20:33:56 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 25 20:33:58 2014 " "Info: Processing started: Tue Mar 25 20:33:58 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off g23_lab4 -c g23_lab4 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off g23_lab4 -c g23_lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCPT_ASSEMBLER_DISABLED_IN_EVAL_MODE" "" "Warning: Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" {  } {  } 0 0 "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 25 20:33:58 2014 " "Info: Processing ended: Tue Mar 25 20:33:58 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 25 20:34:01 2014 " "Info: Processing started: Tue Mar 25 20:34:01 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off g23_lab4 -c g23_lab4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off g23_lab4 -c g23_lab4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register g23_YMD_counter:YMD_counter\|y\[7\] register g23_YMD_counter:YMD_counter\|d\[0\] 46.14 MHz 21.675 ns Internal " "Info: Clock \"clock\" has Internal fmax of 46.14 MHz between source register \"g23_YMD_counter:YMD_counter\|y\[7\]\" and destination register \"g23_YMD_counter:YMD_counter\|d\[0\]\" (period= 21.675 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.425 ns + Longest register register " "Info: + Longest register to register delay is 21.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g23_YMD_counter:YMD_counter\|y\[7\] 1 REG LCFF_X36_Y25_N9 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y25_N9; Fanout = 12; REG Node = 'g23_YMD_counter:YMD_counter\|y\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { g23_YMD_counter:YMD_counter|y[7] } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.495 ns) 0.874 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[2\]~1 2 COMB LCCOMB_X36_Y25_N18 2 " "Info: 2: + IC(0.379 ns) + CELL(0.495 ns) = 0.874 ns; Loc. = LCCOMB_X36_Y25_N18; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { g23_YMD_counter:YMD_counter|y[7] g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.954 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[3\]~3 3 COMB LCCOMB_X36_Y25_N20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.954 ns; Loc. = LCCOMB_X36_Y25_N20; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[2]~1 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.034 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[4\]~5 4 COMB LCCOMB_X36_Y25_N22 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.034 ns; Loc. = LCCOMB_X36_Y25_N22; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[3]~3 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.114 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[5\]~7 5 COMB LCCOMB_X36_Y25_N24 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.114 ns; Loc. = LCCOMB_X36_Y25_N24; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[4]~5 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.194 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[6\]~9 6 COMB LCCOMB_X36_Y25_N26 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.194 ns; Loc. = LCCOMB_X36_Y25_N26; Fanout = 1; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[5]~7 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.652 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[7\]~10 7 COMB LCCOMB_X36_Y25_N28 17 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 1.652 ns; Loc. = LCCOMB_X36_Y25_N28; Fanout = 17; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[7\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[7]~10 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.178 ns) 2.739 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[77\]~118 8 COMB LCCOMB_X37_Y24_N18 2 " "Info: 8: + IC(0.909 ns) + CELL(0.178 ns) = 2.739 ns; Loc. = LCCOMB_X37_Y24_N18; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[77\]~118'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[7]~10 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[77]~118 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.517 ns) 4.113 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_7_result_int\[6\]~9 9 COMB LCCOMB_X37_Y25_N20 2 " "Info: 9: + IC(0.857 ns) + CELL(0.517 ns) = 4.113 ns; Loc. = LCCOMB_X37_Y25_N20; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_7_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.374 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[77]~118 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.193 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_7_result_int\[7\]~11 10 COMB LCCOMB_X37_Y25_N22 1 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 4.193 ns; Loc. = LCCOMB_X37_Y25_N22; Fanout = 1; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_7_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.651 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_7_result_int\[8\]~12 11 COMB LCCOMB_X37_Y25_N24 20 " "Info: 11: + IC(0.000 ns) + CELL(0.458 ns) = 4.651 ns; Loc. = LCCOMB_X37_Y25_N24; Fanout = 20; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_7_result_int\[8\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[8]~12 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.178 ns) 5.766 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[88\]~190 12 COMB LCCOMB_X37_Y24_N22 3 " "Info: 12: + IC(0.937 ns) + CELL(0.178 ns) = 5.766 ns; Loc. = LCCOMB_X37_Y24_N22; Fanout = 3; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[88\]~190'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[8]~12 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[88]~190 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.596 ns) 7.206 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[5\]~7 13 COMB LCCOMB_X38_Y25_N14 2 " "Info: 13: + IC(0.844 ns) + CELL(0.596 ns) = 7.206 ns; Loc. = LCCOMB_X38_Y25_N14; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[88]~190 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.286 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[6\]~9 14 COMB LCCOMB_X38_Y25_N16 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 7.286 ns; Loc. = LCCOMB_X38_Y25_N16; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[5]~7 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.366 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[7\]~11 15 COMB LCCOMB_X38_Y25_N18 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 7.366 ns; Loc. = LCCOMB_X38_Y25_N18; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.446 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[8\]~13 16 COMB LCCOMB_X38_Y25_N20 1 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 7.446 ns; Loc. = LCCOMB_X38_Y25_N20; Fanout = 1; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[8\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[8]~13 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.904 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[9\]~14 17 COMB LCCOMB_X38_Y25_N22 23 " "Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 7.904 ns; Loc. = LCCOMB_X38_Y25_N22; Fanout = 23; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[9\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[8]~13 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[9]~14 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.178 ns) 8.404 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[97\]~144 18 COMB LCCOMB_X38_Y25_N26 2 " "Info: 18: + IC(0.322 ns) + CELL(0.178 ns) = 8.404 ns; Loc. = LCCOMB_X38_Y25_N26; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[97\]~144'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[9]~14 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[97]~144 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.517 ns) 10.147 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[2\]~1 19 COMB LCCOMB_X38_Y24_N12 2 " "Info: 19: + IC(1.226 ns) + CELL(0.517 ns) = 10.147 ns; Loc. = LCCOMB_X38_Y24_N12; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.743 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[97]~144 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 10.321 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[3\]~3 20 COMB LCCOMB_X38_Y24_N14 2 " "Info: 20: + IC(0.000 ns) + CELL(0.174 ns) = 10.321 ns; Loc. = LCCOMB_X38_Y24_N14; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[2]~1 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.401 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[4\]~5 21 COMB LCCOMB_X38_Y24_N16 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 10.401 ns; Loc. = LCCOMB_X38_Y24_N16; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[3]~3 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.481 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[5\]~7 22 COMB LCCOMB_X38_Y24_N18 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 10.481 ns; Loc. = LCCOMB_X38_Y24_N18; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[4]~5 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.561 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[6\]~9 23 COMB LCCOMB_X38_Y24_N20 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 10.561 ns; Loc. = LCCOMB_X38_Y24_N20; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[5]~7 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.641 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[7\]~11 24 COMB LCCOMB_X38_Y24_N22 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 10.641 ns; Loc. = LCCOMB_X38_Y24_N22; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.721 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[8\]~13 25 COMB LCCOMB_X38_Y24_N24 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 10.721 ns; Loc. = LCCOMB_X38_Y24_N24; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[8\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[8]~13 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.801 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[9\]~15 26 COMB LCCOMB_X38_Y24_N26 1 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 10.801 ns; Loc. = LCCOMB_X38_Y24_N26; Fanout = 1; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[9\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[8]~13 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[9]~15 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.259 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[10\]~16 27 COMB LCCOMB_X38_Y24_N28 26 " "Info: 27: + IC(0.000 ns) + CELL(0.458 ns) = 11.259 ns; Loc. = LCCOMB_X38_Y24_N28; Fanout = 26; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[10\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[9]~15 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[10]~16 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.178 ns) 12.288 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[110\]~194 28 COMB LCCOMB_X36_Y24_N4 2 " "Info: 28: + IC(0.851 ns) + CELL(0.178 ns) = 12.288 ns; Loc. = LCCOMB_X36_Y24_N4; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[110\]~194'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[10]~16 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[110]~194 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.495 ns) 13.578 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[3\]~3 29 COMB LCCOMB_X35_Y24_N6 2 " "Info: 29: + IC(0.795 ns) + CELL(0.495 ns) = 13.578 ns; Loc. = LCCOMB_X35_Y24_N6; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[110]~194 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.658 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[4\]~5 30 COMB LCCOMB_X35_Y24_N8 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 13.658 ns; Loc. = LCCOMB_X35_Y24_N8; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[3]~3 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.738 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[5\]~7 31 COMB LCCOMB_X35_Y24_N10 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 13.738 ns; Loc. = LCCOMB_X35_Y24_N10; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[4]~5 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.818 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[6\]~9 32 COMB LCCOMB_X35_Y24_N12 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 13.818 ns; Loc. = LCCOMB_X35_Y24_N12; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[5]~7 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 13.992 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[7\]~11 33 COMB LCCOMB_X35_Y24_N14 2 " "Info: 33: + IC(0.000 ns) + CELL(0.174 ns) = 13.992 ns; Loc. = LCCOMB_X35_Y24_N14; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.072 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[8\]~13 34 COMB LCCOMB_X35_Y24_N16 2 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 14.072 ns; Loc. = LCCOMB_X35_Y24_N16; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[8\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[8]~13 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.152 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[9\]~15 35 COMB LCCOMB_X35_Y24_N18 2 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 14.152 ns; Loc. = LCCOMB_X35_Y24_N18; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[9\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[8]~13 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[9]~15 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.232 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[10\]~17 36 COMB LCCOMB_X35_Y24_N20 1 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 14.232 ns; Loc. = LCCOMB_X35_Y24_N20; Fanout = 1; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[10\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[9]~15 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[10]~17 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 14.690 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[11\]~18 37 COMB LCCOMB_X35_Y24_N22 24 " "Info: 37: + IC(0.000 ns) + CELL(0.458 ns) = 14.690 ns; Loc. = LCCOMB_X35_Y24_N22; Fanout = 24; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[11\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[10]~17 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[11]~18 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.178 ns) 15.755 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[125\]~181 38 COMB LCCOMB_X39_Y24_N18 3 " "Info: 38: + IC(0.887 ns) + CELL(0.178 ns) = 15.755 ns; Loc. = LCCOMB_X39_Y24_N18; Fanout = 3; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[125\]~181'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[11]~18 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[125]~181 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.517 ns) 17.379 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[6\]~9 39 COMB LCCOMB_X34_Y24_N8 2 " "Info: 39: + IC(1.107 ns) + CELL(0.517 ns) = 17.379 ns; Loc. = LCCOMB_X34_Y24_N8; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[125]~181 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.459 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[7\]~11 40 COMB LCCOMB_X34_Y24_N10 2 " "Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 17.459 ns; Loc. = LCCOMB_X34_Y24_N10; Fanout = 2; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 17.917 ns g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[8\]~12 41 COMB LCCOMB_X34_Y24_N12 1 " "Info: 41: + IC(0.000 ns) + CELL(0.458 ns) = 17.917 ns; Loc. = LCCOMB_X34_Y24_N12; Fanout = 1; COMB Node = 'g23_YMD_counter:YMD_counter\|lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[8\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[8]~12 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.530 ns) + CELL(0.521 ns) 18.968 ns g23_YMD_counter:YMD_counter\|leap_year~17 42 COMB LCCOMB_X33_Y24_N14 1 " "Info: 42: + IC(0.530 ns) + CELL(0.521 ns) = 18.968 ns; Loc. = LCCOMB_X33_Y24_N14; Fanout = 1; COMB Node = 'g23_YMD_counter:YMD_counter\|leap_year~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[8]~12 g23_YMD_counter:YMD_counter|leap_year~17 } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.521 ns) 19.788 ns g23_YMD_counter:YMD_counter\|leap_year 43 COMB LCCOMB_X33_Y24_N28 1 " "Info: 43: + IC(0.299 ns) + CELL(0.521 ns) = 19.788 ns; Loc. = LCCOMB_X33_Y24_N28; Fanout = 1; COMB Node = 'g23_YMD_counter:YMD_counter\|leap_year'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.820 ns" { g23_YMD_counter:YMD_counter|leap_year~17 g23_YMD_counter:YMD_counter|leap_year } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 20.261 ns g23_YMD_counter:YMD_counter\|d~1 44 COMB LCCOMB_X33_Y24_N6 6 " "Info: 44: + IC(0.295 ns) + CELL(0.178 ns) = 20.261 ns; Loc. = LCCOMB_X33_Y24_N6; Fanout = 6; COMB Node = 'g23_YMD_counter:YMD_counter\|d~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { g23_YMD_counter:YMD_counter|leap_year g23_YMD_counter:YMD_counter|d~1 } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.178 ns) 21.329 ns g23_YMD_counter:YMD_counter\|d~2 45 COMB LCCOMB_X34_Y22_N6 1 " "Info: 45: + IC(0.890 ns) + CELL(0.178 ns) = 21.329 ns; Loc. = LCCOMB_X34_Y22_N6; Fanout = 1; COMB Node = 'g23_YMD_counter:YMD_counter\|d~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { g23_YMD_counter:YMD_counter|d~1 g23_YMD_counter:YMD_counter|d~2 } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 21.425 ns g23_YMD_counter:YMD_counter\|d\[0\] 46 REG LCFF_X34_Y22_N7 6 " "Info: 46: + IC(0.000 ns) + CELL(0.096 ns) = 21.425 ns; Loc. = LCFF_X34_Y22_N7; Fanout = 6; REG Node = 'g23_YMD_counter:YMD_counter\|d\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { g23_YMD_counter:YMD_counter|d~2 g23_YMD_counter:YMD_counter|d[0] } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.297 ns ( 48.06 % ) " "Info: Total cell delay = 10.297 ns ( 48.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.128 ns ( 51.94 % ) " "Info: Total interconnect delay = 11.128 ns ( 51.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.425 ns" { g23_YMD_counter:YMD_counter|y[7] g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[2]~1 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[3]~3 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[4]~5 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[5]~7 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[7]~10 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[77]~118 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[8]~12 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[88]~190 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[5]~7 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[8]~13 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[9]~14 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[97]~144 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[2]~1 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[3]~3 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[4]~5 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[5]~7 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[8]~13 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[9]~15 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[10]~16 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[110]~194 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[3]~3 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[4]~5 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[5]~7 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[8]~13 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[9]~15 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[10]~17 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[11]~18 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[125]~181 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[8]~12 g23_YMD_counter:YMD_counter|leap_year~17 g23_YMD_counter:YMD_counter|leap_year g23_YMD_counter:YMD_counter|d~1 g23_YMD_counter:YMD_counter|d~2 g23_YMD_counter:YMD_counter|d[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "21.425 ns" { g23_YMD_counter:YMD_counter|y[7] {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[2]~1 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[3]~3 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[4]~5 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[5]~7 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[6]~9 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[7]~10 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[77]~118 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[6]~9 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[7]~11 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[8]~12 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[88]~190 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[5]~7 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[6]~9 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[7]~11 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[8]~13 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[9]~14 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[97]~144 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[2]~1 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[3]~3 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[4]~5 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[5]~7 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[6]~9 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[7]~11 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[8]~13 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[9]~15 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[10]~16 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[110]~194 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[3]~3 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[4]~5 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[5]~7 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[6]~9 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[7]~11 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[8]~13 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[9]~15 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[10]~17 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[11]~18 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[125]~181 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[6]~9 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[7]~11 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[8]~12 {} g23_YMD_counter:YMD_counter|leap_year~17 {} g23_YMD_counter:YMD_counter|leap_year {} g23_YMD_counter:YMD_counter|d~1 {} g23_YMD_counter:YMD_counter|d~2 {} g23_YMD_counter:YMD_counter|d[0] {} } { 0.000ns 0.379ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.909ns 0.857ns 0.000ns 0.000ns 0.937ns 0.844ns 0.000ns 0.000ns 0.000ns 0.000ns 0.322ns 1.226ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.851ns 0.795ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.887ns 1.107ns 0.000ns 0.000ns 0.530ns 0.299ns 0.295ns 0.890ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.080ns 0.458ns 0.178ns 0.596ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.080ns 0.458ns 0.521ns 0.521ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.011 ns - Smallest " "Info: - Smallest clock skew is -0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.854 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns g23_YMD_counter:YMD_counter\|d\[0\] 3 REG LCFF_X34_Y22_N7 6 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X34_Y22_N7; Fanout = 6; REG Node = 'g23_YMD_counter:YMD_counter\|d\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clock~clkctrl g23_YMD_counter:YMD_counter|d[0] } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl g23_YMD_counter:YMD_counter|d[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} g23_YMD_counter:YMD_counter|d[0] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.865 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.602 ns) 2.865 ns g23_YMD_counter:YMD_counter\|y\[7\] 3 REG LCFF_X36_Y25_N9 12 " "Info: 3: + IC(0.999 ns) + CELL(0.602 ns) = 2.865 ns; Loc. = LCFF_X36_Y25_N9; Fanout = 12; REG Node = 'g23_YMD_counter:YMD_counter\|y\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { clock~clkctrl g23_YMD_counter:YMD_counter|y[7] } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.82 % ) " "Info: Total cell delay = 1.628 ns ( 56.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.237 ns ( 43.18 % ) " "Info: Total interconnect delay = 1.237 ns ( 43.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { clock clock~clkctrl g23_YMD_counter:YMD_counter|y[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { clock {} clock~combout {} clock~clkctrl {} g23_YMD_counter:YMD_counter|y[7] {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl g23_YMD_counter:YMD_counter|d[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} g23_YMD_counter:YMD_counter|d[0] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { clock clock~clkctrl g23_YMD_counter:YMD_counter|y[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { clock {} clock~combout {} clock~clkctrl {} g23_YMD_counter:YMD_counter|y[7] {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 145 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 78 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.425 ns" { g23_YMD_counter:YMD_counter|y[7] g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[2]~1 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[3]~3 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[4]~5 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[5]~7 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[7]~10 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[77]~118 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[8]~12 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[88]~190 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[5]~7 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[8]~13 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[9]~14 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[97]~144 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[2]~1 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[3]~3 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[4]~5 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[5]~7 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[8]~13 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[9]~15 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[10]~16 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[110]~194 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[3]~3 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[4]~5 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[5]~7 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[8]~13 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[9]~15 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[10]~17 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[11]~18 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[125]~181 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[6]~9 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[7]~11 g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[8]~12 g23_YMD_counter:YMD_counter|leap_year~17 g23_YMD_counter:YMD_counter|leap_year g23_YMD_counter:YMD_counter|d~1 g23_YMD_counter:YMD_counter|d~2 g23_YMD_counter:YMD_counter|d[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "21.425 ns" { g23_YMD_counter:YMD_counter|y[7] {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[2]~1 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[3]~3 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[4]~5 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[5]~7 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[6]~9 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[7]~10 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[77]~118 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[6]~9 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[7]~11 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[8]~12 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[88]~190 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[5]~7 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[6]~9 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[7]~11 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[8]~13 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[9]~14 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[97]~144 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[2]~1 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[3]~3 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[4]~5 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[5]~7 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[6]~9 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[7]~11 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[8]~13 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[9]~15 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[10]~16 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[110]~194 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[3]~3 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[4]~5 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[5]~7 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[6]~9 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[7]~11 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[8]~13 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[9]~15 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[10]~17 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[11]~18 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[125]~181 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[6]~9 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[7]~11 {} g23_YMD_counter:YMD_counter|lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[8]~12 {} g23_YMD_counter:YMD_counter|leap_year~17 {} g23_YMD_counter:YMD_counter|leap_year {} g23_YMD_counter:YMD_counter|d~1 {} g23_YMD_counter:YMD_counter|d~2 {} g23_YMD_counter:YMD_counter|d[0] {} } { 0.000ns 0.379ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.909ns 0.857ns 0.000ns 0.000ns 0.937ns 0.844ns 0.000ns 0.000ns 0.000ns 0.000ns 0.322ns 1.226ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.851ns 0.795ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.887ns 1.107ns 0.000ns 0.000ns 0.530ns 0.299ns 0.295ns 0.890ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.080ns 0.458ns 0.178ns 0.596ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.080ns 0.458ns 0.521ns 0.521ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl g23_YMD_counter:YMD_counter|d[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} g23_YMD_counter:YMD_counter|d[0] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { clock clock~clkctrl g23_YMD_counter:YMD_counter|y[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { clock {} clock~combout {} clock~clkctrl {} g23_YMD_counter:YMD_counter|y[7] {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "g23_YMD_counter:YMD_counter\|y\[7\] load_enable clock 6.033 ns register " "Info: tsu for register \"g23_YMD_counter:YMD_counter\|y\[7\]\" (data pin = \"load_enable\", clock pin = \"clock\") is 6.033 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.936 ns + Longest pin register " "Info: + Longest pin to register delay is 8.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.833 ns) 0.833 ns load_enable 1 PIN PIN_B15 9 " "Info: 1: + IC(0.000 ns) + CELL(0.833 ns) = 0.833 ns; Loc. = PIN_B15; Fanout = 9; PIN Node = 'load_enable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { load_enable } "NODE_NAME" } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.651 ns) + CELL(0.545 ns) 7.029 ns g23_YMD_counter:YMD_counter\|y\[3\]~5 2 COMB LCCOMB_X34_Y22_N18 12 " "Info: 2: + IC(5.651 ns) + CELL(0.545 ns) = 7.029 ns; Loc. = LCCOMB_X34_Y22_N18; Fanout = 12; COMB Node = 'g23_YMD_counter:YMD_counter\|y\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.196 ns" { load_enable g23_YMD_counter:YMD_counter|y[3]~5 } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.758 ns) 8.936 ns g23_YMD_counter:YMD_counter\|y\[7\] 3 REG LCFF_X36_Y25_N9 12 " "Info: 3: + IC(1.149 ns) + CELL(0.758 ns) = 8.936 ns; Loc. = LCFF_X36_Y25_N9; Fanout = 12; REG Node = 'g23_YMD_counter:YMD_counter\|y\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { g23_YMD_counter:YMD_counter|y[3]~5 g23_YMD_counter:YMD_counter|y[7] } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.136 ns ( 23.90 % ) " "Info: Total cell delay = 2.136 ns ( 23.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.800 ns ( 76.10 % ) " "Info: Total interconnect delay = 6.800 ns ( 76.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.936 ns" { load_enable g23_YMD_counter:YMD_counter|y[3]~5 g23_YMD_counter:YMD_counter|y[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.936 ns" { load_enable {} load_enable~combout {} g23_YMD_counter:YMD_counter|y[3]~5 {} g23_YMD_counter:YMD_counter|y[7] {} } { 0.000ns 0.000ns 5.651ns 1.149ns } { 0.000ns 0.833ns 0.545ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 145 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.865 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.602 ns) 2.865 ns g23_YMD_counter:YMD_counter\|y\[7\] 3 REG LCFF_X36_Y25_N9 12 " "Info: 3: + IC(0.999 ns) + CELL(0.602 ns) = 2.865 ns; Loc. = LCFF_X36_Y25_N9; Fanout = 12; REG Node = 'g23_YMD_counter:YMD_counter\|y\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { clock~clkctrl g23_YMD_counter:YMD_counter|y[7] } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.82 % ) " "Info: Total cell delay = 1.628 ns ( 56.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.237 ns ( 43.18 % ) " "Info: Total interconnect delay = 1.237 ns ( 43.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { clock clock~clkctrl g23_YMD_counter:YMD_counter|y[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { clock {} clock~combout {} clock~clkctrl {} g23_YMD_counter:YMD_counter|y[7] {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.936 ns" { load_enable g23_YMD_counter:YMD_counter|y[3]~5 g23_YMD_counter:YMD_counter|y[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.936 ns" { load_enable {} load_enable~combout {} g23_YMD_counter:YMD_counter|y[3]~5 {} g23_YMD_counter:YMD_counter|y[7] {} } { 0.000ns 0.000ns 5.651ns 1.149ns } { 0.000ns 0.833ns 0.545ns 0.758ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { clock clock~clkctrl g23_YMD_counter:YMD_counter|y[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { clock {} clock~combout {} clock~clkctrl {} g23_YMD_counter:YMD_counter|y[7] {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock digit_0\[2\] g23_binary_to_BCD:month_BCD\|lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_3211:auto_generated\|ram_block1a0~porta_address_reg0 19.489 ns memory " "Info: tco from clock \"clock\" to destination pin \"digit_0\[2\]\" through memory \"g23_binary_to_BCD:month_BCD\|lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_3211:auto_generated\|ram_block1a0~porta_address_reg0\" is 19.489 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.933 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.747 ns) 2.933 ns g23_binary_to_BCD:month_BCD\|lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_3211:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X41_Y22 24 " "Info: 3: + IC(0.922 ns) + CELL(0.747 ns) = 2.933 ns; Loc. = M4K_X41_Y22; Fanout = 24; MEM Node = 'g23_binary_to_BCD:month_BCD\|lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_3211:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.669 ns" { clock~clkctrl g23_binary_to_BCD:month_BCD|lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_3211:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_3211.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/altsyncram_3211.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.45 % ) " "Info: Total cell delay = 1.773 ns ( 60.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 39.55 % ) " "Info: Total interconnect delay = 1.160 ns ( 39.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.933 ns" { clock clock~clkctrl g23_binary_to_BCD:month_BCD|lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_3211:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.933 ns" { clock {} clock~combout {} clock~clkctrl {} g23_binary_to_BCD:month_BCD|lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_3211:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.922ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_3211.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/altsyncram_3211.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.322 ns + Longest memory pin " "Info: + Longest memory to pin delay is 16.322 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g23_binary_to_BCD:month_BCD\|lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_3211:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X41_Y22 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y22; Fanout = 24; MEM Node = 'g23_binary_to_BCD:month_BCD\|lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_3211:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { g23_binary_to_BCD:month_BCD|lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_3211:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_3211.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/altsyncram_3211.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns g23_binary_to_BCD:year_upper_BCD\|lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_3211:auto_generated\|q_a\[3\] 2 MEM M4K_X41_Y22 4 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X41_Y22; Fanout = 4; MEM Node = 'g23_binary_to_BCD:year_upper_BCD\|lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_3211:auto_generated\|q_a\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { g23_binary_to_BCD:month_BCD|lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_3211:auto_generated|ram_block1a0~porta_address_reg0 g23_binary_to_BCD:year_upper_BCD|lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_3211:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_3211.tdf" "" { Text "C:/Users/gludwi/digital-system-design/lab4/db/altsyncram_3211.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.613 ns) + CELL(0.545 ns) 7.535 ns g23_7_segment_decoder:decode_2\|Mux0~0 3 COMB LCCOMB_X1_Y22_N18 1 " "Info: 3: + IC(3.613 ns) + CELL(0.545 ns) = 7.535 ns; Loc. = LCCOMB_X1_Y22_N18; Fanout = 1; COMB Node = 'g23_7_segment_decoder:decode_2\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.158 ns" { g23_binary_to_BCD:year_upper_BCD|lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_3211:auto_generated|q_a[3] g23_7_segment_decoder:decode_2|Mux0~0 } "NODE_NAME" } } { "g23_7_segment_decoder.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_7_segment_decoder.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.541 ns) 8.885 ns g23_7_segment_decoder:decode_2\|Mux0~1 4 COMB LCCOMB_X3_Y22_N4 7 " "Info: 4: + IC(0.809 ns) + CELL(0.541 ns) = 8.885 ns; Loc. = LCCOMB_X3_Y22_N4; Fanout = 7; COMB Node = 'g23_7_segment_decoder:decode_2\|Mux0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { g23_7_segment_decoder:decode_2|Mux0~0 g23_7_segment_decoder:decode_2|Mux0~1 } "NODE_NAME" } } { "g23_7_segment_decoder.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_7_segment_decoder.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.541 ns) 10.306 ns g23_7_segment_decoder:decode_1\|Mux0~0 5 COMB LCCOMB_X7_Y22_N26 6 " "Info: 5: + IC(0.880 ns) + CELL(0.541 ns) = 10.306 ns; Loc. = LCCOMB_X7_Y22_N26; Fanout = 6; COMB Node = 'g23_7_segment_decoder:decode_1\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.421 ns" { g23_7_segment_decoder:decode_2|Mux0~1 g23_7_segment_decoder:decode_1|Mux0~0 } "NODE_NAME" } } { "g23_7_segment_decoder.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_7_segment_decoder.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.322 ns) 11.467 ns g23_7_segment_decoder:decode_0\|Mux5~1 6 COMB LCCOMB_X4_Y22_N10 1 " "Info: 6: + IC(0.839 ns) + CELL(0.322 ns) = 11.467 ns; Loc. = LCCOMB_X4_Y22_N10; Fanout = 1; COMB Node = 'g23_7_segment_decoder:decode_0\|Mux5~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { g23_7_segment_decoder:decode_1|Mux0~0 g23_7_segment_decoder:decode_0|Mux5~1 } "NODE_NAME" } } { "g23_7_segment_decoder.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_7_segment_decoder.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.545 ns) 12.331 ns g23_7_segment_decoder:decode_0\|Mux5~2 7 COMB LCCOMB_X4_Y22_N20 1 " "Info: 7: + IC(0.319 ns) + CELL(0.545 ns) = 12.331 ns; Loc. = LCCOMB_X4_Y22_N20; Fanout = 1; COMB Node = 'g23_7_segment_decoder:decode_0\|Mux5~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { g23_7_segment_decoder:decode_0|Mux5~1 g23_7_segment_decoder:decode_0|Mux5~2 } "NODE_NAME" } } { "g23_7_segment_decoder.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_7_segment_decoder.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(2.840 ns) 16.322 ns digit_0\[2\] 8 PIN PIN_H2 0 " "Info: 8: + IC(1.151 ns) + CELL(2.840 ns) = 16.322 ns; Loc. = PIN_H2; Fanout = 0; PIN Node = 'digit_0\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.991 ns" { g23_7_segment_decoder:decode_0|Mux5~2 digit_0[2] } "NODE_NAME" } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.711 ns ( 53.37 % ) " "Info: Total cell delay = 8.711 ns ( 53.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.611 ns ( 46.63 % ) " "Info: Total interconnect delay = 7.611 ns ( 46.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.322 ns" { g23_binary_to_BCD:month_BCD|lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_3211:auto_generated|ram_block1a0~porta_address_reg0 g23_binary_to_BCD:year_upper_BCD|lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_3211:auto_generated|q_a[3] g23_7_segment_decoder:decode_2|Mux0~0 g23_7_segment_decoder:decode_2|Mux0~1 g23_7_segment_decoder:decode_1|Mux0~0 g23_7_segment_decoder:decode_0|Mux5~1 g23_7_segment_decoder:decode_0|Mux5~2 digit_0[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.322 ns" { g23_binary_to_BCD:month_BCD|lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_3211:auto_generated|ram_block1a0~porta_address_reg0 {} g23_binary_to_BCD:year_upper_BCD|lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_3211:auto_generated|q_a[3] {} g23_7_segment_decoder:decode_2|Mux0~0 {} g23_7_segment_decoder:decode_2|Mux0~1 {} g23_7_segment_decoder:decode_1|Mux0~0 {} g23_7_segment_decoder:decode_0|Mux5~1 {} g23_7_segment_decoder:decode_0|Mux5~2 {} digit_0[2] {} } { 0.000ns 0.000ns 3.613ns 0.809ns 0.880ns 0.839ns 0.319ns 1.151ns } { 0.000ns 3.377ns 0.545ns 0.541ns 0.541ns 0.322ns 0.545ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.933 ns" { clock clock~clkctrl g23_binary_to_BCD:month_BCD|lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_3211:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.933 ns" { clock {} clock~combout {} clock~clkctrl {} g23_binary_to_BCD:month_BCD|lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_3211:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.922ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.322 ns" { g23_binary_to_BCD:month_BCD|lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_3211:auto_generated|ram_block1a0~porta_address_reg0 g23_binary_to_BCD:year_upper_BCD|lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_3211:auto_generated|q_a[3] g23_7_segment_decoder:decode_2|Mux0~0 g23_7_segment_decoder:decode_2|Mux0~1 g23_7_segment_decoder:decode_1|Mux0~0 g23_7_segment_decoder:decode_0|Mux5~1 g23_7_segment_decoder:decode_0|Mux5~2 digit_0[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.322 ns" { g23_binary_to_BCD:month_BCD|lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_3211:auto_generated|ram_block1a0~porta_address_reg0 {} g23_binary_to_BCD:year_upper_BCD|lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_3211:auto_generated|q_a[3] {} g23_7_segment_decoder:decode_2|Mux0~0 {} g23_7_segment_decoder:decode_2|Mux0~1 {} g23_7_segment_decoder:decode_1|Mux0~0 {} g23_7_segment_decoder:decode_0|Mux5~1 {} g23_7_segment_decoder:decode_0|Mux5~2 {} digit_0[2] {} } { 0.000ns 0.000ns 3.613ns 0.809ns 0.880ns 0.839ns 0.319ns 1.151ns } { 0.000ns 3.377ns 0.545ns 0.541ns 0.541ns 0.322ns 0.545ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "period_select\[0\] digit_0\[2\] 13.989 ns Longest " "Info: Longest tpd from source pin \"period_select\[0\]\" to destination pin \"digit_0\[2\]\" is 13.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns period_select\[0\] 1 PIN PIN_L22 8 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 8; PIN Node = 'period_select\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { period_select[0] } "NODE_NAME" } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.641 ns) + CELL(0.544 ns) 3.211 ns Mux1~2 2 COMB LCCOMB_X40_Y22_N30 2 " "Info: 2: + IC(1.641 ns) + CELL(0.544 ns) = 3.211 ns; Loc. = LCCOMB_X40_Y22_N30; Fanout = 2; COMB Node = 'Mux1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { period_select[0] Mux1~2 } "NODE_NAME" } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.458 ns) 3.967 ns g23_7_segment_decoder:decode_1\|Mux0~1 3 COMB LCCOMB_X40_Y22_N4 1 " "Info: 3: + IC(0.298 ns) + CELL(0.458 ns) = 3.967 ns; Loc. = LCCOMB_X40_Y22_N4; Fanout = 1; COMB Node = 'g23_7_segment_decoder:decode_1\|Mux0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { Mux1~2 g23_7_segment_decoder:decode_1|Mux0~1 } "NODE_NAME" } } { "g23_7_segment_decoder.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_7_segment_decoder.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.322 ns) 4.581 ns g23_7_segment_decoder:decode_1\|Mux0~2 4 COMB LCCOMB_X40_Y22_N6 1 " "Info: 4: + IC(0.292 ns) + CELL(0.322 ns) = 4.581 ns; Loc. = LCCOMB_X40_Y22_N6; Fanout = 1; COMB Node = 'g23_7_segment_decoder:decode_1\|Mux0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.614 ns" { g23_7_segment_decoder:decode_1|Mux0~1 g23_7_segment_decoder:decode_1|Mux0~2 } "NODE_NAME" } } { "g23_7_segment_decoder.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_7_segment_decoder.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.871 ns) + CELL(0.521 ns) 7.973 ns g23_7_segment_decoder:decode_1\|Mux0~0 5 COMB LCCOMB_X7_Y22_N26 6 " "Info: 5: + IC(2.871 ns) + CELL(0.521 ns) = 7.973 ns; Loc. = LCCOMB_X7_Y22_N26; Fanout = 6; COMB Node = 'g23_7_segment_decoder:decode_1\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.392 ns" { g23_7_segment_decoder:decode_1|Mux0~2 g23_7_segment_decoder:decode_1|Mux0~0 } "NODE_NAME" } } { "g23_7_segment_decoder.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_7_segment_decoder.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.322 ns) 9.134 ns g23_7_segment_decoder:decode_0\|Mux5~1 6 COMB LCCOMB_X4_Y22_N10 1 " "Info: 6: + IC(0.839 ns) + CELL(0.322 ns) = 9.134 ns; Loc. = LCCOMB_X4_Y22_N10; Fanout = 1; COMB Node = 'g23_7_segment_decoder:decode_0\|Mux5~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { g23_7_segment_decoder:decode_1|Mux0~0 g23_7_segment_decoder:decode_0|Mux5~1 } "NODE_NAME" } } { "g23_7_segment_decoder.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_7_segment_decoder.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.545 ns) 9.998 ns g23_7_segment_decoder:decode_0\|Mux5~2 7 COMB LCCOMB_X4_Y22_N20 1 " "Info: 7: + IC(0.319 ns) + CELL(0.545 ns) = 9.998 ns; Loc. = LCCOMB_X4_Y22_N20; Fanout = 1; COMB Node = 'g23_7_segment_decoder:decode_0\|Mux5~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { g23_7_segment_decoder:decode_0|Mux5~1 g23_7_segment_decoder:decode_0|Mux5~2 } "NODE_NAME" } } { "g23_7_segment_decoder.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_7_segment_decoder.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(2.840 ns) 13.989 ns digit_0\[2\] 8 PIN PIN_H2 0 " "Info: 8: + IC(1.151 ns) + CELL(2.840 ns) = 13.989 ns; Loc. = PIN_H2; Fanout = 0; PIN Node = 'digit_0\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.991 ns" { g23_7_segment_decoder:decode_0|Mux5~2 digit_0[2] } "NODE_NAME" } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.578 ns ( 47.02 % ) " "Info: Total cell delay = 6.578 ns ( 47.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.411 ns ( 52.98 % ) " "Info: Total interconnect delay = 7.411 ns ( 52.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.989 ns" { period_select[0] Mux1~2 g23_7_segment_decoder:decode_1|Mux0~1 g23_7_segment_decoder:decode_1|Mux0~2 g23_7_segment_decoder:decode_1|Mux0~0 g23_7_segment_decoder:decode_0|Mux5~1 g23_7_segment_decoder:decode_0|Mux5~2 digit_0[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.989 ns" { period_select[0] {} period_select[0]~combout {} Mux1~2 {} g23_7_segment_decoder:decode_1|Mux0~1 {} g23_7_segment_decoder:decode_1|Mux0~2 {} g23_7_segment_decoder:decode_1|Mux0~0 {} g23_7_segment_decoder:decode_0|Mux5~1 {} g23_7_segment_decoder:decode_0|Mux5~2 {} digit_0[2] {} } { 0.000ns 0.000ns 1.641ns 0.298ns 0.292ns 2.871ns 0.839ns 0.319ns 1.151ns } { 0.000ns 1.026ns 0.544ns 0.458ns 0.322ns 0.521ns 0.322ns 0.545ns 2.840ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "g23_YMD_counter:YMD_counter\|last_day reset clock -0.884 ns register " "Info: th for register \"g23_YMD_counter:YMD_counter\|last_day\" (data pin = \"reset\", clock pin = \"clock\") is -0.884 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.861 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns g23_YMD_counter:YMD_counter\|last_day 3 REG LCFF_X33_Y24_N1 12 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X33_Y24_N1; Fanout = 12; REG Node = 'g23_YMD_counter:YMD_counter\|last_day'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { clock~clkctrl g23_YMD_counter:YMD_counter|last_day } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clock clock~clkctrl g23_YMD_counter:YMD_counter|last_day } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clock {} clock~combout {} clock~clkctrl {} g23_YMD_counter:YMD_counter|last_day {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.031 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns reset 1 PIN PIN_V12 4 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_V12; Fanout = 4; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "g23_YMD_testbed.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_testbed.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.267 ns) + CELL(0.758 ns) 4.031 ns g23_YMD_counter:YMD_counter\|last_day 2 REG LCFF_X33_Y24_N1 12 " "Info: 2: + IC(2.267 ns) + CELL(0.758 ns) = 4.031 ns; Loc. = LCFF_X33_Y24_N1; Fanout = 12; REG Node = 'g23_YMD_counter:YMD_counter\|last_day'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.025 ns" { reset g23_YMD_counter:YMD_counter|last_day } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/gludwi/digital-system-design/lab4/g23_YMD_counter.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.764 ns ( 43.76 % ) " "Info: Total cell delay = 1.764 ns ( 43.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.267 ns ( 56.24 % ) " "Info: Total interconnect delay = 2.267 ns ( 56.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.031 ns" { reset g23_YMD_counter:YMD_counter|last_day } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.031 ns" { reset {} reset~combout {} g23_YMD_counter:YMD_counter|last_day {} } { 0.000ns 0.000ns 2.267ns } { 0.000ns 1.006ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clock clock~clkctrl g23_YMD_counter:YMD_counter|last_day } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clock {} clock~combout {} clock~clkctrl {} g23_YMD_counter:YMD_counter|last_day {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.031 ns" { reset g23_YMD_counter:YMD_counter|last_day } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.031 ns" { reset {} reset~combout {} g23_YMD_counter:YMD_counter|last_day {} } { 0.000ns 0.000ns 2.267ns } { 0.000ns 1.006ns 0.758ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 25 20:34:01 2014 " "Info: Processing ended: Tue Mar 25 20:34:01 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 38 s " "Info: Quartus II Full Compilation was successful. 0 errors, 38 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
