WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 GAp branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2528614 heartbeat IPC: 3.95474 cumulative IPC: 3.95474 (Simulation time: 0 hr 0 min 17 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2528615 cumulative IPC: 3.95474 (Simulation time: 0 hr 0 min 17 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2528615 (Simulation time: 0 hr 0 min 17 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 10493133 heartbeat IPC: 1.25557 cumulative IPC: 1.25557 (Simulation time: 0 hr 0 min 50 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 18656705 heartbeat IPC: 1.22496 cumulative IPC: 1.24008 (Simulation time: 0 hr 1 min 22 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 27023116 heartbeat IPC: 1.19526 cumulative IPC: 1.22477 (Simulation time: 0 hr 1 min 53 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 35317540 heartbeat IPC: 1.20563 cumulative IPC: 1.21993 (Simulation time: 0 hr 2 min 24 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 43699345 heartbeat IPC: 1.19307 cumulative IPC: 1.21446 (Simulation time: 0 hr 2 min 56 sec) 
Simulation finished CPU 0 instructions: 50000001 cycles: 41170731 cumulative IPC: 1.21446 (Simulation time: 0 hr 2 min 56 sec) 

Simulation complete CPU 0 instructions: 50000001 cycles: 41170731 (Simulation time: 0 hr 2 min 56 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/641.leela_s-149B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.21446 instructions: 50000001 cycles: 41170731
CPU 0 Branch Prediction Accuracy: 86.7381% MPKI: 22.4405 Average ROB Occupancy at Mispredict: 14.7591
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.10488
BRANCH_INDIRECT: 0.0134
BRANCH_CONDITIONAL: 22.2806
BRANCH_DIRECT_CALL: 0.00596
BRANCH_INDIRECT_CALL: 0.0036
BRANCH_RETURN: 0.0321

LLC TOTAL       ACCESS:     135652  HIT:     110402  MISS:      25250
LLC LOAD         ACCESS:      54942  HIT:      37222  MISS:      17720
LLC RFO          ACCESS:      34108  HIT:      26710  MISS:       7398
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:      46365  HIT:      46365  MISS:          0
LLC TRANSLATION  ACCESS:        237  HIT:        105  MISS:        132
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 190.324 cycles
cpu0_DTLB TOTAL       ACCESS:   13809152  HIT:   13769304  MISS:      39848
cpu0_DTLB LOAD         ACCESS:   13809152  HIT:   13769304  MISS:      39848
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 7.61025 cycles
cpu0_ITLB TOTAL       ACCESS:    2147290  HIT:    2146511  MISS:        779
cpu0_ITLB LOAD         ACCESS:    2147290  HIT:    2146511  MISS:        779
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 19.226 cycles
cpu0_L1D TOTAL       ACCESS:   16821170  HIT:   15709509  MISS:    1111661
cpu0_L1D LOAD         ACCESS:    9935238  HIT:    9443228  MISS:     492010
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    6885048  HIT:    6266096  MISS:     618952
cpu0_L1D TRANSLATION  ACCESS:        884  HIT:        185  MISS:        699
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 7.65401 cycles
cpu0_L1I TOTAL       ACCESS:    2404782  HIT:    2386304  MISS:      18478
cpu0_L1I LOAD         ACCESS:    2404782  HIT:    2386304  MISS:      18478
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 14.9671 cycles
cpu0_L2C TOTAL       ACCESS:     300994  HIT:     211687  MISS:      89307
cpu0_L2C LOAD         ACCESS:     137709  HIT:      82767  MISS:      54942
cpu0_L2C RFO          ACCESS:      66213  HIT:      32105  MISS:      34108
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:      96706  HIT:      96686  MISS:         20
cpu0_L2C TRANSLATION  ACCESS:        366  HIT:        129  MISS:        237
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 74.1108 cycles
cpu0_STLB TOTAL       ACCESS:      20443  HIT:      19893  MISS:        550
cpu0_STLB LOAD         ACCESS:      20443  HIT:      19893  MISS:        550
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 279.882 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      19160
  ROW_BUFFER_MISS:       6090
 AVG DBUS CONGESTED CYCLE:    3.95506
 WQ ROW_BUFFER_HIT:          7
  ROW_BUFFER_MISS:        106  FULL:          0
