
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1

# Written on Thu Mar  7 19:49:14 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "/home/mwp8699/CE387-Assignments/final_project/syn/rev_1/proj_1_fsm.sdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                               Requested     Requested     Clock                             Clock                   Clock
Level     Clock                                               Frequency     Period        Type                              Group                   Load 
---------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                              100.0 MHz     10.000        system                            system_clkgroup         379  
                                                                                                                                                         
0 -       fm_radio|clock                                      100.0 MHz     10.000        inferred                          Inferred_clkgroup_0     3662 
1 .         read_iq_32s_16s_8s_10s|state_derived_clock[0]     100.0 MHz     10.000        derived (from fm_radio|clock)     Inferred_clkgroup_0     176  
1 .         div_32s_32s|state_derived_clock[5]                100.0 MHz     10.000        derived (from fm_radio|clock)     Inferred_clkgroup_0     129  
1 .         gain_32s_10s_0|state_derived_clock[0]             100.0 MHz     10.000        derived (from fm_radio|clock)     Inferred_clkgroup_0     98   
1 .         gain_32s_10s_1|state_derived_clock[0]             100.0 MHz     10.000        derived (from fm_radio|clock)     Inferred_clkgroup_0     98   
1 .         add|state_derived_clock                           100.0 MHz     10.000        derived (from fm_radio|clock)     Inferred_clkgroup_0     96   
1 .         multiply_32s_0|state_derived_clock[0]             100.0 MHz     10.000        derived (from fm_radio|clock)     Inferred_clkgroup_0     96   
1 .         multiply_32s_1|state_derived_clock[0]             100.0 MHz     10.000        derived (from fm_radio|clock)     Inferred_clkgroup_0     96   
=========================================================================================================================================================


Clock Load Summary
******************

                                                  Clock     Source                                                                      Clock Pin                                                      Non-clock Pin                                      Non-clock Pin                                                    
Clock                                             Load      Pin                                                                         Seq Example                                                    Seq Example                                        Comb Example                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                            379       -                                                                           right_gain_inst.out_wr_en.C                                    -                                                  -                                                                
                                                                                                                                                                                                                                                                                                                           
fm_radio|clock                                    3662      clock(port)                                                                 right_gain_fifo_inst.fifo_buf[31:0].CLK                        -                                                  -                                                                
read_iq_32s_16s_8s_10s|state_derived_clock[0]     176       read_iq_inst.state[0].Q[0](dffr)                                            read_iq_inst.i_buff[7:0].C                                     q_fifo_inst.fifo_buf[31:0].WE[0]                   q_fifo_inst.p_write_buffer\.un11_wr_addr_t.I[1](and)             
div_32s_32s|state_derived_clock[5]                129       demodulate_inst.qarctan_inst.divider_inst.state[5:0].Q[5](statemachine)     demodulate_inst.qarctan_inst.divider_inst.quotient[31:0].C     demodulate_inst.qarctan_inst.state[2:0].I[0]       demodulate_inst.qarctan_inst.quad_product_c_0_sqmuxa.I[0](and)   
gain_32s_10s_0|state_derived_clock[0]             98        right_gain_inst.state[0].Q[0](dffr)                                         right_gain_inst.dout[31:0].C                                   right_gain_inst.temp_in[31:0].E                    right_gain_inst.un1_state_1.I[0](inv)                            
gain_32s_10s_1|state_derived_clock[0]             98        left_gain_inst.state[0].Q[0](dffr)                                          left_gain_inst.dout[31:0].C                                    left_gain_inst.temp_in[31:0].E                     left_gain_inst.un1_state_1.I[0](inv)                             
add|state_derived_clock                           96        add_inst.state.Q[0](dffr)                                                   add_inst.out_din[31:0].C                                       left_fifo_inst.fifo_buf[31:0].WE[0]                lpr_rd_en.I[0](and)                                              
multiply_32s_0|state_derived_clock[0]             96        mult_demod_lmr_inst.state[0].Q[0](dffr)                                     mult_demod_lmr_inst.dout[31:0].C                               mult_demod_lmr_fifo_inst.fifo_buf[31:0].WE[0]      mult_demod_lmr_fifo_inst.p_write_buffer\.un11_wr_addr_t.I[1](and)
multiply_32s_1|state_derived_clock[0]             96        square_bp_pilot_inst.state[0].Q[0](dffr)                                    square_bp_pilot_inst.dout[31:0].C                              square_bp_pilot_fifo_inst.fifo_buf[31:0].WE[0]     bp_pilot_fifo_rd_en.I[0](and)                                    
===========================================================================================================================================================================================================================================================================================================================
