

================================================================
== Vivado HLS Report for 'mire'
================================================================
* Date:           Wed Oct  4 14:07:40 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mire
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         4|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %mode_V), !map !47"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %m_axis_video_V_data_V), !map !53"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_keep_V), !map !57"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_strb_V), !map !61"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_user_V), !map !65"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_last_V), !map !69"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_id_V), !map !73"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_dest_V), !map !77"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %hsize_in), !map !81"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %vsize_in), !map !85"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @mire_str) nounwind"   --->   Operation 17 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%vsize_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %vsize_in)"   --->   Operation 18 'read' 'vsize_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%hsize_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %hsize_in)"   --->   Operation 19 'read' 'hsize_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mode_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %mode_V)"   --->   Operation 20 'read' 'mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %m_axis_video_V_data_V, i1* %m_axis_video_V_keep_V, i1* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mire/mire.cpp:8]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.55ns)   --->   "%add_ln23 = add nsw i32 %hsize_in_read, -1" [mire/mire.cpp:23]   --->   Operation 22 'add' 'add_ln23' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.95ns)   --->   "%icmp_ln879 = icmp eq i2 %mode_V_read, 0" [mire/mire.cpp:28]   --->   Operation 23 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.95ns)   --->   "%icmp_ln879_1 = icmp eq i2 %mode_V_read, 1" [mire/mire.cpp:34]   --->   Operation 24 'icmp' 'icmp_ln879_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.95ns)   --->   "%icmp_ln879_2 = icmp eq i2 %mode_V_read, -2" [mire/mire.cpp:40]   --->   Operation 25 'icmp' 'icmp_ln879_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%cast = zext i32 %vsize_in_read to i64"   --->   Operation 26 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %hsize_in_read to i64"   --->   Operation 27 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (8.51ns)   --->   "%bound = mul i64 %cast1, %cast"   --->   Operation 28 'mul' 'bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "br label %1" [mire/mire.cpp:12]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.72>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %0 ], [ %add_ln12, %6 ]" [mire/mire.cpp:12]   --->   Operation 30 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%val_assign_1 = phi i31 [ 0, %0 ], [ %select_ln12_1, %6 ]" [mire/mire.cpp:12]   --->   Operation 31 'phi' 'val_assign_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%val_assign = phi i31 [ 0, %0 ], [ %j, %6 ]"   --->   Operation 32 'phi' 'val_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [mire/mire.cpp:14]   --->   Operation 33 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln301 = zext i31 %val_assign to i32" [mire/mire.cpp:41]   --->   Operation 34 'zext' 'zext_ln301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.47ns)   --->   "%icmp_ln15 = icmp slt i32 %zext_ln301, %hsize_in_read" [mire/mire.cpp:15]   --->   Operation 35 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (2.77ns)   --->   "%icmp_ln12 = icmp eq i64 %indvar_flatten, %bound" [mire/mire.cpp:12]   --->   Operation 36 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (3.52ns)   --->   "%add_ln12 = add i64 %indvar_flatten, 1" [mire/mire.cpp:12]   --->   Operation 37 'add' 'add_ln12' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %7, label %.reset" [mire/mire.cpp:12]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.73ns)   --->   "%select_ln12 = select i1 %icmp_ln15, i31 %val_assign, i31 0" [mire/mire.cpp:12]   --->   Operation 39 'select' 'select_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (2.52ns)   --->   "%add_ln12_1 = add i31 %val_assign_1, 1" [mire/mire.cpp:12]   --->   Operation 40 'add' 'add_ln12_1' <Predicate = (!icmp_ln12)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.73ns)   --->   "%select_ln12_1 = select i1 %icmp_ln15, i31 %val_assign_1, i31 %add_ln12_1" [mire/mire.cpp:12]   --->   Operation 41 'select' 'select_ln12_1' <Predicate = (!icmp_ln12)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i31 %select_ln12 to i32" [mire/mire.cpp:12]   --->   Operation 42 'zext' 'zext_ln12_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.47ns)   --->   "%tmp_last_V = icmp eq i32 %zext_ln12_1, %add_ln23" [mire/mire.cpp:23]   --->   Operation 43 'icmp' 'tmp_last_V' <Predicate = (!icmp_ln12)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %2, label %3" [mire/mire.cpp:28]   --->   Operation 44 'br' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %4, label %5" [mire/mire.cpp:34]   --->   Operation 45 'br' <Predicate = (!icmp_ln12 & !icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.52ns)   --->   "%j = add i31 %select_ln12, 1" [mire/mire.cpp:15]   --->   Operation 46 'add' 'j' <Predicate = (!icmp_ln12)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.50>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i31 %select_ln12_1 to i63" [mire/mire.cpp:12]   --->   Operation 47 'zext' 'zext_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (8.50ns)   --->   "%mul_ln12 = mul i63 %zext_ln12, 3435973837" [mire/mire.cpp:12]   --->   Operation 48 'mul' 'mul_ln12' <Predicate = (!icmp_ln12)> <Delay = 8.50> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i63.i32(i63 %mul_ln12, i32 35)" [mire/mire.cpp:12]   --->   Operation 49 'bitselect' 'tmp' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%or_ln18 = or i31 %select_ln12, %select_ln12_1" [mire/mire.cpp:18]   --->   Operation 50 'or' 'or_ln18' <Predicate = (!icmp_ln12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (2.47ns) (out node of the LUT)   --->   "%tmp_user_V = icmp eq i31 %or_ln18, 0" [mire/mire.cpp:18]   --->   Operation 51 'icmp' 'tmp_user_V' <Predicate = (!icmp_ln12)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i31 %select_ln12 to i8" [mire/mire.cpp:40]   --->   Operation 52 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln12 & !icmp_ln879 & !icmp_ln879_1 & icmp_ln879_2)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln40_1 = trunc i31 %select_ln12_1 to i8" [mire/mire.cpp:40]   --->   Operation 53 'trunc' 'trunc_ln40_1' <Predicate = (!icmp_ln12 & !icmp_ln879 & !icmp_ln879_1 & !icmp_ln879_2)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.24ns)   --->   "%video_data_V = select i1 %icmp_ln879_2, i8 %trunc_ln40, i8 %trunc_ln40_1" [mire/mire.cpp:40]   --->   Operation 54 'select' 'video_data_V' <Predicate = (!icmp_ln12 & !icmp_ln879 & !icmp_ln879_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.81ns)   --->   "br label %6"   --->   Operation 55 'br' <Predicate = (!icmp_ln12 & !icmp_ln879 & !icmp_ln879_1)> <Delay = 1.81>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i31 %select_ln12 to i63" [mire/mire.cpp:35]   --->   Operation 56 'zext' 'zext_ln35' <Predicate = (!icmp_ln12 & !icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (8.50ns)   --->   "%mul_ln35 = mul i63 3435973837, %zext_ln35" [mire/mire.cpp:35]   --->   Operation 57 'mul' 'mul_ln35' <Predicate = (!icmp_ln12 & !icmp_ln879 & icmp_ln879_1)> <Delay = 8.50> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i31 %select_ln12 to i63" [mire/mire.cpp:29]   --->   Operation 58 'zext' 'zext_ln29' <Predicate = (!icmp_ln12 & icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (8.50ns)   --->   "%mul_ln29 = mul i63 3435973837, %zext_ln29" [mire/mire.cpp:29]   --->   Operation 59 'mul' 'mul_ln29' <Predicate = (!icmp_ln12 & icmp_ln879)> <Delay = 8.50> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.80>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln35)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i63.i32(i63 %mul_ln35, i32 35)" [mire/mire.cpp:35]   --->   Operation 60 'bitselect' 'tmp_2' <Predicate = (!icmp_ln12 & !icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln35)   --->   "%or_ln35 = or i1 %tmp_2, %tmp" [mire/mire.cpp:35]   --->   Operation 61 'or' 'or_ln35' <Predicate = (!icmp_ln12 & !icmp_ln879 & icmp_ln879_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln35 = select i1 %or_ln35, i8 -1, i8 0" [mire/mire.cpp:35]   --->   Operation 62 'select' 'select_ln35' <Predicate = (!icmp_ln12 & !icmp_ln879 & icmp_ln879_1)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (1.81ns)   --->   "br label %6" [mire/mire.cpp:39]   --->   Operation 63 'br' <Predicate = (!icmp_ln12 & !icmp_ln879 & icmp_ln879_1)> <Delay = 1.81>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i63.i32(i63 %mul_ln29, i32 35)" [mire/mire.cpp:29]   --->   Operation 64 'bitselect' 'tmp_1' <Predicate = (!icmp_ln12 & icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%or_ln29 = or i1 %tmp_1, %tmp" [mire/mire.cpp:29]   --->   Operation 65 'or' 'or_ln29' <Predicate = (!icmp_ln12 & icmp_ln879)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%xor_ln29 = xor i1 %or_ln29, true" [mire/mire.cpp:29]   --->   Operation 66 'xor' 'xor_ln29' <Predicate = (!icmp_ln12 & icmp_ln879)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln29 = select i1 %xor_ln29, i8 -1, i8 0" [mire/mire.cpp:29]   --->   Operation 67 'select' 'select_ln29' <Predicate = (!icmp_ln12 & icmp_ln879)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (1.81ns)   --->   "br label %6" [mire/mire.cpp:33]   --->   Operation 68 'br' <Predicate = (!icmp_ln12 & icmp_ln879)> <Delay = 1.81>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_data_V = phi i8 [ %select_ln29, %2 ], [ %select_ln35, %4 ], [ %video_data_V, %5 ]"   --->   Operation 69 'phi' 'tmp_data_V' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %m_axis_video_V_data_V, i1* %m_axis_video_V_keep_V, i1* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, i8 %tmp_data_V, i1 undef, i1 undef, i1 %tmp_user_V, i1 %tmp_last_V, i1 undef, i1 undef)" [mire/mire.cpp:45]   --->   Operation 70 'write' <Predicate = (!icmp_ln12)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [mire/mire.cpp:14]   --->   Operation 71 'specpipeline' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [mire/mire.cpp:14]   --->   Operation 72 'specpipeline' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 73 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %m_axis_video_V_data_V, i1* %m_axis_video_V_keep_V, i1* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, i8 %tmp_data_V, i1 undef, i1 undef, i1 %tmp_user_V, i1 %tmp_last_V, i1 undef, i1 undef)" [mire/mire.cpp:45]   --->   Operation 73 'write' <Predicate = (!icmp_ln12)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "br label %1" [mire/mire.cpp:15]   --->   Operation 74 'br' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "ret void" [mire/mire.cpp:49]   --->   Operation 75 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.51ns
The critical path consists of the following:
	wire read on port 'vsize_in' [22]  (0 ns)
	'mul' operation ('bound') [32]  (8.51 ns)

 <State 2>: 5.73ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', mire/mire.cpp:15) [37]  (0 ns)
	'icmp' operation ('icmp_ln15', mire/mire.cpp:15) [40]  (2.47 ns)
	'select' operation ('select_ln12', mire/mire.cpp:12) [46]  (0.733 ns)
	'add' operation ('j', mire/mire.cpp:15) [83]  (2.52 ns)

 <State 3>: 8.5ns
The critical path consists of the following:
	'mul' operation ('mul_ln12', mire/mire.cpp:12) [51]  (8.5 ns)

 <State 4>: 2.81ns
The critical path consists of the following:
	'or' operation ('or_ln35', mire/mire.cpp:35) [69]  (0 ns)
	'select' operation ('select_ln35', mire/mire.cpp:35) [70]  (0.993 ns)
	multiplexor before 'phi' operation ('video.data.V') with incoming values : ('video.data.V', mire/mire.cpp:40) ('select_ln35', mire/mire.cpp:35) ('select_ln29', mire/mire.cpp:29) [81]  (1.81 ns)
	'phi' operation ('video.data.V') with incoming values : ('video.data.V', mire/mire.cpp:40) ('select_ln35', mire/mire.cpp:35) ('select_ln29', mire/mire.cpp:29) [81]  (0 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
