$date
	Wed Apr 24 13:25:10 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BUS_tb $end
$scope module DUT $end
$var wire 1 ! from $end
$var wire 8 " in0 [7:0] $end
$var wire 8 # in1 [7:0] $end
$var wire 1 $ to $end
$var wire 8 % w_1 [7:0] $end
$var wire 1 & w_0 $end
$var wire 1 ' nto $end
$var wire 1 ( nfrom $end
$var reg 8 ) out0 [7:0] $end
$var reg 8 * out1 [7:0] $end
$scope module BYTE_SWITCH_GATE_0 $end
$var wire 1 ! in0 $end
$var wire 8 + in1 [7:0] $end
$var wire 1 , w_0 $end
$var reg 8 - out [7:0] $end
$scope module NOT $end
$var wire 1 ! in0 $end
$var wire 1 , out $end
$scope module NAND $end
$var wire 1 ! in0 $end
$var wire 1 ! in1 $end
$var wire 1 , out $end
$upscope $end
$upscope $end
$upscope $end
$scope module BYTE_SWITCH_GATE_1 $end
$var wire 8 . in1 [7:0] $end
$var wire 1 / w_0 $end
$var wire 1 ( in0 $end
$var reg 8 0 out [7:0] $end
$scope module NOT $end
$var wire 1 / out $end
$var wire 1 ( in0 $end
$scope module NAND $end
$var wire 1 / out $end
$var wire 1 ( in1 $end
$var wire 1 ( in0 $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOT $end
$var wire 1 ! in0 $end
$var wire 1 ( out $end
$scope module NAND $end
$var wire 1 ! in0 $end
$var wire 1 ! in1 $end
$var wire 1 ( out $end
$upscope $end
$upscope $end
$scope module NOT_1 $end
$var wire 1 $ in0 $end
$var wire 1 ' out $end
$scope module NAND $end
$var wire 1 $ in0 $end
$var wire 1 $ in1 $end
$var wire 1 ' out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 0
0/
b0 .
b0 -
1,
b0 +
bx *
bx )
1(
1'
0&
b0 %
0$
b0 #
b0 "
0!
$end
#2
b1 %
b1 0
b1 #
b1 .
b1 "
b1 +
#4
b10 %
b10 0
b10 #
b10 .
#6
b10000 %
b10000 0
b10000 #
b10000 .
b101 "
b101 +
#8
b1000 %
b1000 0
b1000 #
b1000 .
b10000 "
b10000 +
#10
b11110000 %
b11110000 0
b11110000 #
b11110000 .
b11111111 "
b11111111 +
#12
