
AcousticFeatureCamera.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cc04  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013c10  0800cd98  0800cd98  0001cd98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080209a8  080209a8  000401f8  2**0
                  CONTENTS
  4 .ARM          00000008  080209a8  080209a8  000309a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080209b0  080209b0  000401f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080209b0  080209b0  000309b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080209b4  080209b4  000309b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  080209b8  00040000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007884  200001f8  08020bb0  000401f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20007a7c  08020bb0  00047a7c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000401f8  2**0
                  CONTENTS, READONLY
 12 .comment      000000b8  00000000  00000000  00040228  2**0
                  CONTENTS, READONLY
 13 .debug_info   00022c5c  00000000  00000000  000402e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000505c  00000000  00000000  00062f3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010c8  00000000  00000000  00067f98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000abc  00000000  00000000  00069060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000278f6  00000000  00000000  00069b1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001629e  00000000  00000000  00091412  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000eef24  00000000  00000000  000a76b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005598  00000000  00000000  001965d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  0019bb6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000059ce  00000000  00000000  0019bbe2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000258  00000000  00000000  001a15b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f8 	.word	0x200001f8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800cd7c 	.word	0x0800cd7c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001fc 	.word	0x200001fc
 80001cc:	0800cd7c 	.word	0x0800cd7c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b970 	b.w	8000f40 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	460d      	mov	r5, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	460f      	mov	r7, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4694      	mov	ip, r2
 8000c8c:	d965      	bls.n	8000d5a <__udivmoddi4+0xe2>
 8000c8e:	fab2 f382 	clz	r3, r2
 8000c92:	b143      	cbz	r3, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c98:	f1c3 0220 	rsb	r2, r3, #32
 8000c9c:	409f      	lsls	r7, r3
 8000c9e:	fa20 f202 	lsr.w	r2, r0, r2
 8000ca2:	4317      	orrs	r7, r2
 8000ca4:	409c      	lsls	r4, r3
 8000ca6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000caa:	fa1f f58c 	uxth.w	r5, ip
 8000cae:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cb2:	0c22      	lsrs	r2, r4, #16
 8000cb4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cb8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cbc:	fb01 f005 	mul.w	r0, r1, r5
 8000cc0:	4290      	cmp	r0, r2
 8000cc2:	d90a      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cc8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000ccc:	f080 811c 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	f240 8119 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	4462      	add	r2, ip
 8000cda:	1a12      	subs	r2, r2, r0
 8000cdc:	b2a4      	uxth	r4, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cea:	fb00 f505 	mul.w	r5, r0, r5
 8000cee:	42a5      	cmp	r5, r4
 8000cf0:	d90a      	bls.n	8000d08 <__udivmoddi4+0x90>
 8000cf2:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cfa:	f080 8107 	bcs.w	8000f0c <__udivmoddi4+0x294>
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	f240 8104 	bls.w	8000f0c <__udivmoddi4+0x294>
 8000d04:	4464      	add	r4, ip
 8000d06:	3802      	subs	r0, #2
 8000d08:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0c:	1b64      	subs	r4, r4, r5
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11e      	cbz	r6, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40dc      	lsrs	r4, r3
 8000d14:	2300      	movs	r3, #0
 8000d16:	e9c6 4300 	strd	r4, r3, [r6]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0xbc>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80ed 	beq.w	8000f02 <__udivmoddi4+0x28a>
 8000d28:	2100      	movs	r1, #0
 8000d2a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d34:	fab3 f183 	clz	r1, r3
 8000d38:	2900      	cmp	r1, #0
 8000d3a:	d149      	bne.n	8000dd0 <__udivmoddi4+0x158>
 8000d3c:	42ab      	cmp	r3, r5
 8000d3e:	d302      	bcc.n	8000d46 <__udivmoddi4+0xce>
 8000d40:	4282      	cmp	r2, r0
 8000d42:	f200 80f8 	bhi.w	8000f36 <__udivmoddi4+0x2be>
 8000d46:	1a84      	subs	r4, r0, r2
 8000d48:	eb65 0203 	sbc.w	r2, r5, r3
 8000d4c:	2001      	movs	r0, #1
 8000d4e:	4617      	mov	r7, r2
 8000d50:	2e00      	cmp	r6, #0
 8000d52:	d0e2      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	e9c6 4700 	strd	r4, r7, [r6]
 8000d58:	e7df      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d5a:	b902      	cbnz	r2, 8000d5e <__udivmoddi4+0xe6>
 8000d5c:	deff      	udf	#255	; 0xff
 8000d5e:	fab2 f382 	clz	r3, r2
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	f040 8090 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d68:	1a8a      	subs	r2, r1, r2
 8000d6a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d6e:	fa1f fe8c 	uxth.w	lr, ip
 8000d72:	2101      	movs	r1, #1
 8000d74:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d78:	fb07 2015 	mls	r0, r7, r5, r2
 8000d7c:	0c22      	lsrs	r2, r4, #16
 8000d7e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d82:	fb0e f005 	mul.w	r0, lr, r5
 8000d86:	4290      	cmp	r0, r2
 8000d88:	d908      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d8e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4290      	cmp	r0, r2
 8000d96:	f200 80cb 	bhi.w	8000f30 <__udivmoddi4+0x2b8>
 8000d9a:	4645      	mov	r5, r8
 8000d9c:	1a12      	subs	r2, r2, r0
 8000d9e:	b2a4      	uxth	r4, r4
 8000da0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000da4:	fb07 2210 	mls	r2, r7, r0, r2
 8000da8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dac:	fb0e fe00 	mul.w	lr, lr, r0
 8000db0:	45a6      	cmp	lr, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x14e>
 8000db4:	eb1c 0404 	adds.w	r4, ip, r4
 8000db8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dbc:	d202      	bcs.n	8000dc4 <__udivmoddi4+0x14c>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f200 80bb 	bhi.w	8000f3a <__udivmoddi4+0x2c2>
 8000dc4:	4610      	mov	r0, r2
 8000dc6:	eba4 040e 	sub.w	r4, r4, lr
 8000dca:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dce:	e79f      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dd0:	f1c1 0720 	rsb	r7, r1, #32
 8000dd4:	408b      	lsls	r3, r1
 8000dd6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dda:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dde:	fa05 f401 	lsl.w	r4, r5, r1
 8000de2:	fa20 f307 	lsr.w	r3, r0, r7
 8000de6:	40fd      	lsrs	r5, r7
 8000de8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dec:	4323      	orrs	r3, r4
 8000dee:	fbb5 f8f9 	udiv	r8, r5, r9
 8000df2:	fa1f fe8c 	uxth.w	lr, ip
 8000df6:	fb09 5518 	mls	r5, r9, r8, r5
 8000dfa:	0c1c      	lsrs	r4, r3, #16
 8000dfc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e00:	fb08 f50e 	mul.w	r5, r8, lr
 8000e04:	42a5      	cmp	r5, r4
 8000e06:	fa02 f201 	lsl.w	r2, r2, r1
 8000e0a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1c 0404 	adds.w	r4, ip, r4
 8000e14:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e18:	f080 8088 	bcs.w	8000f2c <__udivmoddi4+0x2b4>
 8000e1c:	42a5      	cmp	r5, r4
 8000e1e:	f240 8085 	bls.w	8000f2c <__udivmoddi4+0x2b4>
 8000e22:	f1a8 0802 	sub.w	r8, r8, #2
 8000e26:	4464      	add	r4, ip
 8000e28:	1b64      	subs	r4, r4, r5
 8000e2a:	b29d      	uxth	r5, r3
 8000e2c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e30:	fb09 4413 	mls	r4, r9, r3, r4
 8000e34:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e38:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e48:	d26c      	bcs.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4a:	45a6      	cmp	lr, r4
 8000e4c:	d96a      	bls.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4e:	3b02      	subs	r3, #2
 8000e50:	4464      	add	r4, ip
 8000e52:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e56:	fba3 9502 	umull	r9, r5, r3, r2
 8000e5a:	eba4 040e 	sub.w	r4, r4, lr
 8000e5e:	42ac      	cmp	r4, r5
 8000e60:	46c8      	mov	r8, r9
 8000e62:	46ae      	mov	lr, r5
 8000e64:	d356      	bcc.n	8000f14 <__udivmoddi4+0x29c>
 8000e66:	d053      	beq.n	8000f10 <__udivmoddi4+0x298>
 8000e68:	b156      	cbz	r6, 8000e80 <__udivmoddi4+0x208>
 8000e6a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e6e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e72:	fa04 f707 	lsl.w	r7, r4, r7
 8000e76:	40ca      	lsrs	r2, r1
 8000e78:	40cc      	lsrs	r4, r1
 8000e7a:	4317      	orrs	r7, r2
 8000e7c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e80:	4618      	mov	r0, r3
 8000e82:	2100      	movs	r1, #0
 8000e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e88:	f1c3 0120 	rsb	r1, r3, #32
 8000e8c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e90:	fa20 f201 	lsr.w	r2, r0, r1
 8000e94:	fa25 f101 	lsr.w	r1, r5, r1
 8000e98:	409d      	lsls	r5, r3
 8000e9a:	432a      	orrs	r2, r5
 8000e9c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea0:	fa1f fe8c 	uxth.w	lr, ip
 8000ea4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ea8:	fb07 1510 	mls	r5, r7, r0, r1
 8000eac:	0c11      	lsrs	r1, r2, #16
 8000eae:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000eb2:	fb00 f50e 	mul.w	r5, r0, lr
 8000eb6:	428d      	cmp	r5, r1
 8000eb8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ebc:	d908      	bls.n	8000ed0 <__udivmoddi4+0x258>
 8000ebe:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ec6:	d22f      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000ec8:	428d      	cmp	r5, r1
 8000eca:	d92d      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000ecc:	3802      	subs	r0, #2
 8000ece:	4461      	add	r1, ip
 8000ed0:	1b49      	subs	r1, r1, r5
 8000ed2:	b292      	uxth	r2, r2
 8000ed4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ed8:	fb07 1115 	mls	r1, r7, r5, r1
 8000edc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ee0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ee4:	4291      	cmp	r1, r2
 8000ee6:	d908      	bls.n	8000efa <__udivmoddi4+0x282>
 8000ee8:	eb1c 0202 	adds.w	r2, ip, r2
 8000eec:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ef0:	d216      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef2:	4291      	cmp	r1, r2
 8000ef4:	d914      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef6:	3d02      	subs	r5, #2
 8000ef8:	4462      	add	r2, ip
 8000efa:	1a52      	subs	r2, r2, r1
 8000efc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f00:	e738      	b.n	8000d74 <__udivmoddi4+0xfc>
 8000f02:	4631      	mov	r1, r6
 8000f04:	4630      	mov	r0, r6
 8000f06:	e708      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000f08:	4639      	mov	r1, r7
 8000f0a:	e6e6      	b.n	8000cda <__udivmoddi4+0x62>
 8000f0c:	4610      	mov	r0, r2
 8000f0e:	e6fb      	b.n	8000d08 <__udivmoddi4+0x90>
 8000f10:	4548      	cmp	r0, r9
 8000f12:	d2a9      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f14:	ebb9 0802 	subs.w	r8, r9, r2
 8000f18:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	e7a3      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f20:	4645      	mov	r5, r8
 8000f22:	e7ea      	b.n	8000efa <__udivmoddi4+0x282>
 8000f24:	462b      	mov	r3, r5
 8000f26:	e794      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f28:	4640      	mov	r0, r8
 8000f2a:	e7d1      	b.n	8000ed0 <__udivmoddi4+0x258>
 8000f2c:	46d0      	mov	r8, sl
 8000f2e:	e77b      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f30:	3d02      	subs	r5, #2
 8000f32:	4462      	add	r2, ip
 8000f34:	e732      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f36:	4608      	mov	r0, r1
 8000f38:	e70a      	b.n	8000d50 <__udivmoddi4+0xd8>
 8000f3a:	4464      	add	r4, ip
 8000f3c:	3802      	subs	r0, #2
 8000f3e:	e742      	b.n	8000dc6 <__udivmoddi4+0x14e>

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <c_k>:

#include <stdlib.h>
#include "math.h"
#include "dct.h"

float32_t c_k(int k) {
 8000f44:	b480      	push	{r7}
 8000f46:	b083      	sub	sp, #12
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  return (k == 0) ? 1.0 / sqrt(2.0) : 1.0;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d101      	bne.n	8000f56 <c_k+0x12>
 8000f52:	4b06      	ldr	r3, [pc, #24]	; (8000f6c <c_k+0x28>)
 8000f54:	e001      	b.n	8000f5a <c_k+0x16>
 8000f56:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8000f5a:	ee07 3a90 	vmov	s15, r3
}
 8000f5e:	eeb0 0a67 	vmov.f32	s0, s15
 8000f62:	370c      	adds	r7, #12
 8000f64:	46bd      	mov	sp, r7
 8000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6a:	4770      	bx	lr
 8000f6c:	3f3504f3 	.word	0x3f3504f3

08000f70 <dct2_init_f32>:
 * @brief  Initialization function for the DCT2.
 * @param[in]     *S         points to an instance of floating-point DCT2 structure.
 * @param[in]     width      length of the DCT2.
 * @return        none.
 */
void dct2_init_f32(dct2_instance_f32 *S, uint16_t width) {
 8000f70:	b5b0      	push	{r4, r5, r7, lr}
 8000f72:	ed2d 8b02 	vpush	{d8}
 8000f76:	b08a      	sub	sp, #40	; 0x28
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
 8000f7c:	460b      	mov	r3, r1
 8000f7e:	807b      	strh	r3, [r7, #2]
  float32_t *pDataW = NULL;
 8000f80:	2300      	movs	r3, #0
 8000f82:	617b      	str	r3, [r7, #20]
  float32_t *pDataW_I = NULL;
 8000f84:	2300      	movs	r3, #0
 8000f86:	613b      	str	r3, [r7, #16]
  float32_t *pDataX = NULL;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	60fb      	str	r3, [r7, #12]
  S->width = width;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	887a      	ldrh	r2, [r7, #2]
 8000f90:	801a      	strh	r2, [r3, #0]

  arm_mat_init_f32(&(S->Y), width, 1, NULL);
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	1d18      	adds	r0, r3, #4
 8000f96:	8879      	ldrh	r1, [r7, #2]
 8000f98:	2300      	movs	r3, #0
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	f006 feda 	bl	8007d54 <arm_mat_init_f32>

  pDataW = (float32_t *) (calloc(width * width, sizeof(float32_t)));
 8000fa0:	887b      	ldrh	r3, [r7, #2]
 8000fa2:	887a      	ldrh	r2, [r7, #2]
 8000fa4:	fb02 f303 	mul.w	r3, r2, r3
 8000fa8:	2104      	movs	r1, #4
 8000faa:	4618      	mov	r0, r3
 8000fac:	f007 fece 	bl	8008d4c <calloc>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	617b      	str	r3, [r7, #20]
  arm_mat_init_f32(&(S->W), width, width, pDataW);
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	f103 000c 	add.w	r0, r3, #12
 8000fba:	887a      	ldrh	r2, [r7, #2]
 8000fbc:	8879      	ldrh	r1, [r7, #2]
 8000fbe:	697b      	ldr	r3, [r7, #20]
 8000fc0:	f006 fec8 	bl	8007d54 <arm_mat_init_f32>

  pDataW_I = (float32_t *) (calloc(width * width, sizeof(float32_t)));
 8000fc4:	887b      	ldrh	r3, [r7, #2]
 8000fc6:	887a      	ldrh	r2, [r7, #2]
 8000fc8:	fb02 f303 	mul.w	r3, r2, r3
 8000fcc:	2104      	movs	r1, #4
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f007 febc 	bl	8008d4c <calloc>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	613b      	str	r3, [r7, #16]
  arm_mat_init_f32(&(S->W_I), width, width, pDataW_I);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	f103 0014 	add.w	r0, r3, #20
 8000fde:	887a      	ldrh	r2, [r7, #2]
 8000fe0:	8879      	ldrh	r1, [r7, #2]
 8000fe2:	693b      	ldr	r3, [r7, #16]
 8000fe4:	f006 feb6 	bl	8007d54 <arm_mat_init_f32>

  pDataX = (float32_t *) (calloc(width, sizeof(float32_t)));
 8000fe8:	887b      	ldrh	r3, [r7, #2]
 8000fea:	2104      	movs	r1, #4
 8000fec:	4618      	mov	r0, r3
 8000fee:	f007 fead 	bl	8008d4c <calloc>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	60fb      	str	r3, [r7, #12]
  arm_mat_init_f32(&(S->X), width, 1, pDataX);
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	f103 001c 	add.w	r0, r3, #28
 8000ffc:	8879      	ldrh	r1, [r7, #2]
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	2201      	movs	r2, #1
 8001002:	f006 fea7 	bl	8007d54 <arm_mat_init_f32>

  for (int k = 0; k < S->width; k++) {
 8001006:	2300      	movs	r3, #0
 8001008:	627b      	str	r3, [r7, #36]	; 0x24
 800100a:	e046      	b.n	800109a <dct2_init_f32+0x12a>
    for (int n = 0; n < S->width; n++) {
 800100c:	2300      	movs	r3, #0
 800100e:	623b      	str	r3, [r7, #32]
 8001010:	e03a      	b.n	8001088 <dct2_init_f32+0x118>
      S->W.pData[k * S->width + n] = arm_cos_f32(
          (k * (2 * n + 1) * M_PI) / (2 * S->width));
 8001012:	6a3b      	ldr	r3, [r7, #32]
 8001014:	005b      	lsls	r3, r3, #1
 8001016:	3301      	adds	r3, #1
 8001018:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800101a:	fb02 f303 	mul.w	r3, r2, r3
 800101e:	4618      	mov	r0, r3
 8001020:	f7ff fa80 	bl	8000524 <__aeabi_i2d>
 8001024:	a350      	add	r3, pc, #320	; (adr r3, 8001168 <dct2_init_f32+0x1f8>)
 8001026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800102a:	f7ff fae5 	bl	80005f8 <__aeabi_dmul>
 800102e:	4602      	mov	r2, r0
 8001030:	460b      	mov	r3, r1
 8001032:	4614      	mov	r4, r2
 8001034:	461d      	mov	r5, r3
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	881b      	ldrh	r3, [r3, #0]
 800103a:	005b      	lsls	r3, r3, #1
 800103c:	4618      	mov	r0, r3
 800103e:	f7ff fa71 	bl	8000524 <__aeabi_i2d>
 8001042:	4602      	mov	r2, r0
 8001044:	460b      	mov	r3, r1
 8001046:	4620      	mov	r0, r4
 8001048:	4629      	mov	r1, r5
 800104a:	f7ff fbff 	bl	800084c <__aeabi_ddiv>
 800104e:	4602      	mov	r2, r0
 8001050:	460b      	mov	r3, r1
      S->W.pData[k * S->width + n] = arm_cos_f32(
 8001052:	4610      	mov	r0, r2
 8001054:	4619      	mov	r1, r3
 8001056:	f7ff fda7 	bl	8000ba8 <__aeabi_d2f>
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	691a      	ldr	r2, [r3, #16]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	881b      	ldrh	r3, [r3, #0]
 8001062:	4619      	mov	r1, r3
 8001064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001066:	fb03 f101 	mul.w	r1, r3, r1
 800106a:	6a3b      	ldr	r3, [r7, #32]
 800106c:	440b      	add	r3, r1
 800106e:	009b      	lsls	r3, r3, #2
 8001070:	18d4      	adds	r4, r2, r3
 8001072:	ee00 0a10 	vmov	s0, r0
 8001076:	f007 fa25 	bl	80084c4 <arm_cos_f32>
 800107a:	eef0 7a40 	vmov.f32	s15, s0
 800107e:	edc4 7a00 	vstr	s15, [r4]
    for (int n = 0; n < S->width; n++) {
 8001082:	6a3b      	ldr	r3, [r7, #32]
 8001084:	3301      	adds	r3, #1
 8001086:	623b      	str	r3, [r7, #32]
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	881b      	ldrh	r3, [r3, #0]
 800108c:	461a      	mov	r2, r3
 800108e:	6a3b      	ldr	r3, [r7, #32]
 8001090:	4293      	cmp	r3, r2
 8001092:	dbbe      	blt.n	8001012 <dct2_init_f32+0xa2>
  for (int k = 0; k < S->width; k++) {
 8001094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001096:	3301      	adds	r3, #1
 8001098:	627b      	str	r3, [r7, #36]	; 0x24
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	881b      	ldrh	r3, [r3, #0]
 800109e:	461a      	mov	r2, r3
 80010a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010a2:	4293      	cmp	r3, r2
 80010a4:	dbb2      	blt.n	800100c <dct2_init_f32+0x9c>
    }
  }

  for (int n = 0; n < S->width; n++) {
 80010a6:	2300      	movs	r3, #0
 80010a8:	61fb      	str	r3, [r7, #28]
 80010aa:	e04e      	b.n	800114a <dct2_init_f32+0x1da>
    for (int k = 0; k < S->width; k++) {
 80010ac:	2300      	movs	r3, #0
 80010ae:	61bb      	str	r3, [r7, #24]
 80010b0:	e042      	b.n	8001138 <dct2_init_f32+0x1c8>
      S->W_I.pData[n * S->width + k] = c_k(k)
 80010b2:	69b8      	ldr	r0, [r7, #24]
 80010b4:	f7ff ff46 	bl	8000f44 <c_k>
 80010b8:	eeb0 8a40 	vmov.f32	s16, s0
          * arm_cos_f32((k * (2 * n + 1) * M_PI) / (2 * S->width));
 80010bc:	69fb      	ldr	r3, [r7, #28]
 80010be:	005b      	lsls	r3, r3, #1
 80010c0:	3301      	adds	r3, #1
 80010c2:	69ba      	ldr	r2, [r7, #24]
 80010c4:	fb02 f303 	mul.w	r3, r2, r3
 80010c8:	4618      	mov	r0, r3
 80010ca:	f7ff fa2b 	bl	8000524 <__aeabi_i2d>
 80010ce:	a326      	add	r3, pc, #152	; (adr r3, 8001168 <dct2_init_f32+0x1f8>)
 80010d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010d4:	f7ff fa90 	bl	80005f8 <__aeabi_dmul>
 80010d8:	4602      	mov	r2, r0
 80010da:	460b      	mov	r3, r1
 80010dc:	4614      	mov	r4, r2
 80010de:	461d      	mov	r5, r3
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	881b      	ldrh	r3, [r3, #0]
 80010e4:	005b      	lsls	r3, r3, #1
 80010e6:	4618      	mov	r0, r3
 80010e8:	f7ff fa1c 	bl	8000524 <__aeabi_i2d>
 80010ec:	4602      	mov	r2, r0
 80010ee:	460b      	mov	r3, r1
 80010f0:	4620      	mov	r0, r4
 80010f2:	4629      	mov	r1, r5
 80010f4:	f7ff fbaa 	bl	800084c <__aeabi_ddiv>
 80010f8:	4602      	mov	r2, r0
 80010fa:	460b      	mov	r3, r1
 80010fc:	4610      	mov	r0, r2
 80010fe:	4619      	mov	r1, r3
 8001100:	f7ff fd52 	bl	8000ba8 <__aeabi_d2f>
 8001104:	4603      	mov	r3, r0
 8001106:	ee00 3a10 	vmov	s0, r3
 800110a:	f007 f9db 	bl	80084c4 <arm_cos_f32>
 800110e:	eef0 7a40 	vmov.f32	s15, s0
      S->W_I.pData[n * S->width + k] = c_k(k)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	699a      	ldr	r2, [r3, #24]
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	881b      	ldrh	r3, [r3, #0]
 800111a:	4619      	mov	r1, r3
 800111c:	69fb      	ldr	r3, [r7, #28]
 800111e:	fb03 f101 	mul.w	r1, r3, r1
 8001122:	69bb      	ldr	r3, [r7, #24]
 8001124:	440b      	add	r3, r1
 8001126:	009b      	lsls	r3, r3, #2
 8001128:	4413      	add	r3, r2
          * arm_cos_f32((k * (2 * n + 1) * M_PI) / (2 * S->width));
 800112a:	ee68 7a27 	vmul.f32	s15, s16, s15
      S->W_I.pData[n * S->width + k] = c_k(k)
 800112e:	edc3 7a00 	vstr	s15, [r3]
    for (int k = 0; k < S->width; k++) {
 8001132:	69bb      	ldr	r3, [r7, #24]
 8001134:	3301      	adds	r3, #1
 8001136:	61bb      	str	r3, [r7, #24]
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	881b      	ldrh	r3, [r3, #0]
 800113c:	461a      	mov	r2, r3
 800113e:	69bb      	ldr	r3, [r7, #24]
 8001140:	4293      	cmp	r3, r2
 8001142:	dbb6      	blt.n	80010b2 <dct2_init_f32+0x142>
  for (int n = 0; n < S->width; n++) {
 8001144:	69fb      	ldr	r3, [r7, #28]
 8001146:	3301      	adds	r3, #1
 8001148:	61fb      	str	r3, [r7, #28]
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	881b      	ldrh	r3, [r3, #0]
 800114e:	461a      	mov	r2, r3
 8001150:	69fb      	ldr	r3, [r7, #28]
 8001152:	4293      	cmp	r3, r2
 8001154:	dbaa      	blt.n	80010ac <dct2_init_f32+0x13c>
    }
  }

}
 8001156:	bf00      	nop
 8001158:	bf00      	nop
 800115a:	3728      	adds	r7, #40	; 0x28
 800115c:	46bd      	mov	sp, r7
 800115e:	ecbd 8b02 	vpop	{d8}
 8001162:	bdb0      	pop	{r4, r5, r7, pc}
 8001164:	f3af 8000 	nop.w
 8001168:	54442d18 	.word	0x54442d18
 800116c:	400921fb 	.word	0x400921fb

08001170 <dct2_f32>:
 * @param[out]    *pDst      points to the output buffer.
 * @param[in]     idctFlag   DCT if flag is 0, IDCT if flag is 1.
 * @return        none.
 */
void dct2_f32(dct2_instance_f32 *S, float32_t *pSrc, float32_t *pDst,
    uint8_t idctFlag) {
 8001170:	b580      	push	{r7, lr}
 8001172:	ed2d 8b02 	vpush	{d8}
 8001176:	b084      	sub	sp, #16
 8001178:	af00      	add	r7, sp, #0
 800117a:	60f8      	str	r0, [r7, #12]
 800117c:	60b9      	str	r1, [r7, #8]
 800117e:	607a      	str	r2, [r7, #4]
 8001180:	70fb      	strb	r3, [r7, #3]

  S->X.pData = pSrc;
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	68ba      	ldr	r2, [r7, #8]
 8001186:	621a      	str	r2, [r3, #32]
  S->Y.pData = pDst;
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	687a      	ldr	r2, [r7, #4]
 800118c:	609a      	str	r2, [r3, #8]

  if (idctFlag == 0) {
 800118e:	78fb      	ldrb	r3, [r7, #3]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d13e      	bne.n	8001212 <dct2_f32+0xa2>
    arm_mat_mult_f32(&(S->W), &(S->X), &(S->Y));
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	f103 000c 	add.w	r0, r3, #12
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	f103 011c 	add.w	r1, r3, #28
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	3304      	adds	r3, #4
 80011a4:	461a      	mov	r2, r3
 80011a6:	f006 fd35 	bl	8007c14 <arm_mat_mult_f32>
    pDst[0] = pDst[0] * c_k(0);
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	ed93 8a00 	vldr	s16, [r3]
 80011b0:	2000      	movs	r0, #0
 80011b2:	f7ff fec7 	bl	8000f44 <c_k>
 80011b6:	eef0 7a40 	vmov.f32	s15, s0
 80011ba:	ee68 7a27 	vmul.f32	s15, s16, s15
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	edc3 7a00 	vstr	s15, [r3]
    arm_scale_f32(pDst, (float32_t) (sqrt(2.0 / S->width)), pDst, S->width);
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	881b      	ldrh	r3, [r3, #0]
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff f9ab 	bl	8000524 <__aeabi_i2d>
 80011ce:	4602      	mov	r2, r0
 80011d0:	460b      	mov	r3, r1
 80011d2:	f04f 0000 	mov.w	r0, #0
 80011d6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80011da:	f7ff fb37 	bl	800084c <__aeabi_ddiv>
 80011de:	4602      	mov	r2, r0
 80011e0:	460b      	mov	r3, r1
 80011e2:	ec43 2b17 	vmov	d7, r2, r3
 80011e6:	eeb0 0a47 	vmov.f32	s0, s14
 80011ea:	eef0 0a67 	vmov.f32	s1, s15
 80011ee:	f00a fbdd 	bl	800b9ac <sqrt>
 80011f2:	ec53 2b10 	vmov	r2, r3, d0
 80011f6:	4610      	mov	r0, r2
 80011f8:	4619      	mov	r1, r3
 80011fa:	f7ff fcd5 	bl	8000ba8 <__aeabi_d2f>
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	881b      	ldrh	r3, [r3, #0]
 8001202:	461a      	mov	r2, r3
 8001204:	6879      	ldr	r1, [r7, #4]
 8001206:	ee00 0a10 	vmov	s0, r0
 800120a:	6878      	ldr	r0, [r7, #4]
 800120c:	f007 f9a4 	bl	8008558 <arm_scale_f32>
  } else {
    arm_mat_mult_f32(&(S->W_I), &(S->X), &(S->Y));
    arm_scale_f32(pDst, (float32_t) (sqrt(2.0 / S->width)), pDst, S->width);
  }
}
 8001210:	e030      	b.n	8001274 <dct2_f32+0x104>
    arm_mat_mult_f32(&(S->W_I), &(S->X), &(S->Y));
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	f103 0014 	add.w	r0, r3, #20
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	f103 011c 	add.w	r1, r3, #28
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	3304      	adds	r3, #4
 8001222:	461a      	mov	r2, r3
 8001224:	f006 fcf6 	bl	8007c14 <arm_mat_mult_f32>
    arm_scale_f32(pDst, (float32_t) (sqrt(2.0 / S->width)), pDst, S->width);
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	881b      	ldrh	r3, [r3, #0]
 800122c:	4618      	mov	r0, r3
 800122e:	f7ff f979 	bl	8000524 <__aeabi_i2d>
 8001232:	4602      	mov	r2, r0
 8001234:	460b      	mov	r3, r1
 8001236:	f04f 0000 	mov.w	r0, #0
 800123a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800123e:	f7ff fb05 	bl	800084c <__aeabi_ddiv>
 8001242:	4602      	mov	r2, r0
 8001244:	460b      	mov	r3, r1
 8001246:	ec43 2b17 	vmov	d7, r2, r3
 800124a:	eeb0 0a47 	vmov.f32	s0, s14
 800124e:	eef0 0a67 	vmov.f32	s1, s15
 8001252:	f00a fbab 	bl	800b9ac <sqrt>
 8001256:	ec53 2b10 	vmov	r2, r3, d0
 800125a:	4610      	mov	r0, r2
 800125c:	4619      	mov	r1, r3
 800125e:	f7ff fca3 	bl	8000ba8 <__aeabi_d2f>
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	881b      	ldrh	r3, [r3, #0]
 8001266:	461a      	mov	r2, r3
 8001268:	6879      	ldr	r1, [r7, #4]
 800126a:	ee00 0a10 	vmov	s0, r0
 800126e:	6878      	ldr	r0, [r7, #4]
 8001270:	f007 f972 	bl	8008558 <arm_scale_f32>
}
 8001274:	bf00      	nop
 8001276:	3710      	adds	r7, #16
 8001278:	46bd      	mov	sp, r7
 800127a:	ecbd 8b02 	vpop	{d8}
 800127e:	bd80      	pop	{r7, pc}

08001280 <log10_approx>:
 *  reference: https://community.arm.com/support-forums/f/armds-forum/4292/cmsis-dsp-new-functionality-proposal
 */
const float32_t C[4] = { 1.23149591368684f, -4.11852516267426f,
    6.02197014179219f, -3.13396450166353f };
const float32_t LOG10_2 = log10(2.0f);
float32_t log10_approx(float32_t x) {
 8001280:	b580      	push	{r7, lr}
 8001282:	b086      	sub	sp, #24
 8001284:	af00      	add	r7, sp, #0
 8001286:	ed87 0a01 	vstr	s0, [r7, #4]
  float32_t f, l;
  int e;
  f = frexpf(fabsf(x), &e);
 800128a:	edd7 7a01 	vldr	s15, [r7, #4]
 800128e:	eef0 7ae7 	vabs.f32	s15, s15
 8001292:	f107 030c 	add.w	r3, r7, #12
 8001296:	4618      	mov	r0, r3
 8001298:	eeb0 0a67 	vmov.f32	s0, s15
 800129c:	f008 fd20 	bl	8009ce0 <frexpf>
 80012a0:	ed87 0a05 	vstr	s0, [r7, #20]
  l = LOG10_2 * (C[0] * f * f * f + C[1] * f * f + C[2] * f + C[3] + e);
 80012a4:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800131c <log10_approx+0x9c>
 80012a8:	edd7 7a05 	vldr	s15, [r7, #20]
 80012ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012b0:	edd7 7a05 	vldr	s15, [r7, #20]
 80012b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012b8:	edd7 7a05 	vldr	s15, [r7, #20]
 80012bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012c0:	eddf 6a17 	vldr	s13, [pc, #92]	; 8001320 <log10_approx+0xa0>
 80012c4:	edd7 7a05 	vldr	s15, [r7, #20]
 80012c8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80012cc:	edd7 7a05 	vldr	s15, [r7, #20]
 80012d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012d4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80012d8:	eddf 6a12 	vldr	s13, [pc, #72]	; 8001324 <log10_approx+0xa4>
 80012dc:	edd7 7a05 	vldr	s15, [r7, #20]
 80012e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012e8:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001328 <log10_approx+0xa8>
 80012ec:	ee37 7a87 	vadd.f32	s14, s15, s14
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	ee07 3a90 	vmov	s15, r3
 80012f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012fe:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 800132c <log10_approx+0xac>
 8001302:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001306:	edc7 7a04 	vstr	s15, [r7, #16]
  return l;
 800130a:	693b      	ldr	r3, [r7, #16]
 800130c:	ee07 3a90 	vmov	s15, r3
  //return (l >= 0.0) ? l : 0.0;  // regard a negative value as featureless
}
 8001310:	eeb0 0a67 	vmov.f32	s0, s15
 8001314:	3718      	adds	r7, #24
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	3f9da1a8 	.word	0x3f9da1a8
 8001320:	c083caf5 	.word	0xc083caf5
 8001324:	40c0b3fb 	.word	0x40c0b3fb
 8001328:	c04892e0 	.word	0xc04892e0
 800132c:	3e9a209b 	.word	0x3e9a209b

08001330 <hann>:

// Hann window generation
void hann(int num) {
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  arm_fill_f32(0.0f, hann_window, NN);
 8001338:	f44f 7100 	mov.w	r1, #512	; 0x200
 800133c:	481d      	ldr	r0, [pc, #116]	; (80013b4 <hann+0x84>)
 800133e:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 80013b8 <hann+0x88>
 8001342:	f005 fe4b 	bl	8006fdc <arm_fill_f32>
  float32_t scale = 2.0f * PI / (float32_t) num;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	ee07 3a90 	vmov	s15, r3
 800134c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001350:	eddf 6a1a 	vldr	s13, [pc, #104]	; 80013bc <hann+0x8c>
 8001354:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001358:	edc7 7a02 	vstr	s15, [r7, #8]
  for (int n = 0; n < num; n++) {
 800135c:	2300      	movs	r3, #0
 800135e:	60fb      	str	r3, [r7, #12]
 8001360:	e01f      	b.n	80013a2 <hann+0x72>
    hann_window[n] = 0.5f - 0.5f * arm_cos_f32((float) n * scale);
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	ee07 3a90 	vmov	s15, r3
 8001368:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800136c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001370:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001374:	eeb0 0a67 	vmov.f32	s0, s15
 8001378:	f007 f8a4 	bl	80084c4 <arm_cos_f32>
 800137c:	eef0 7a40 	vmov.f32	s15, s0
 8001380:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001384:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001388:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800138c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001390:	4a08      	ldr	r2, [pc, #32]	; (80013b4 <hann+0x84>)
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	009b      	lsls	r3, r3, #2
 8001396:	4413      	add	r3, r2
 8001398:	edc3 7a00 	vstr	s15, [r3]
  for (int n = 0; n < num; n++) {
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	3301      	adds	r3, #1
 80013a0:	60fb      	str	r3, [r7, #12]
 80013a2:	68fa      	ldr	r2, [r7, #12]
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	429a      	cmp	r2, r3
 80013a8:	dbdb      	blt.n	8001362 <hann+0x32>
  }
}
 80013aa:	bf00      	nop
 80013ac:	bf00      	nop
 80013ae:	3710      	adds	r7, #16
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	200020b8 	.word	0x200020b8
 80013b8:	00000000 	.word	0x00000000
 80013bc:	40c90fdb 	.word	0x40c90fdb

080013c0 <freq2mel>:

// Frequency in Hz to Mel-scale
float32_t freq2mel(float32_t hz) {
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	ed87 0a01 	vstr	s0, [r7, #4]
  return 2595.0f * log10(hz / 700.0f + 1.0f);
 80013ca:	ed97 7a01 	vldr	s14, [r7, #4]
 80013ce:	eddf 6a16 	vldr	s13, [pc, #88]	; 8001428 <freq2mel+0x68>
 80013d2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013d6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80013da:	ee77 7a87 	vadd.f32	s15, s15, s14
 80013de:	ee17 0a90 	vmov	r0, s15
 80013e2:	f7ff f8b1 	bl	8000548 <__aeabi_f2d>
 80013e6:	4602      	mov	r2, r0
 80013e8:	460b      	mov	r3, r1
 80013ea:	ec43 2b10 	vmov	d0, r2, r3
 80013ee:	f00a fa2f 	bl	800b850 <log10>
 80013f2:	ec51 0b10 	vmov	r0, r1, d0
 80013f6:	a30a      	add	r3, pc, #40	; (adr r3, 8001420 <freq2mel+0x60>)
 80013f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013fc:	f7ff f8fc 	bl	80005f8 <__aeabi_dmul>
 8001400:	4602      	mov	r2, r0
 8001402:	460b      	mov	r3, r1
 8001404:	4610      	mov	r0, r2
 8001406:	4619      	mov	r1, r3
 8001408:	f7ff fbce 	bl	8000ba8 <__aeabi_d2f>
 800140c:	4603      	mov	r3, r0
 800140e:	ee07 3a90 	vmov	s15, r3
}
 8001412:	eeb0 0a67 	vmov.f32	s0, s15
 8001416:	3708      	adds	r7, #8
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	f3af 8000 	nop.w
 8001420:	00000000 	.word	0x00000000
 8001424:	40a44600 	.word	0x40a44600
 8001428:	442f0000 	.word	0x442f0000
 800142c:	00000000 	.word	0x00000000

08001430 <mel2freq>:

// Mel-scale to Frequency in Hz
float32_t mel2freq(float32_t mel) {
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
 8001436:	ed87 0a01 	vstr	s0, [r7, #4]
  return 700.0 * (pow(10.0, (mel / 2595.0f)) - 1.0f);
 800143a:	edd7 7a01 	vldr	s15, [r7, #4]
 800143e:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80014a8 <mel2freq+0x78>
 8001442:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001446:	ee16 0a90 	vmov	r0, s13
 800144a:	f7ff f87d 	bl	8000548 <__aeabi_f2d>
 800144e:	4602      	mov	r2, r0
 8001450:	460b      	mov	r3, r1
 8001452:	ec43 2b11 	vmov	d1, r2, r3
 8001456:	ed9f 0b12 	vldr	d0, [pc, #72]	; 80014a0 <mel2freq+0x70>
 800145a:	f00a fa37 	bl	800b8cc <pow>
 800145e:	ec51 0b10 	vmov	r0, r1, d0
 8001462:	f04f 0200 	mov.w	r2, #0
 8001466:	4b11      	ldr	r3, [pc, #68]	; (80014ac <mel2freq+0x7c>)
 8001468:	f7fe ff0e 	bl	8000288 <__aeabi_dsub>
 800146c:	4602      	mov	r2, r0
 800146e:	460b      	mov	r3, r1
 8001470:	4610      	mov	r0, r2
 8001472:	4619      	mov	r1, r3
 8001474:	f04f 0200 	mov.w	r2, #0
 8001478:	4b0d      	ldr	r3, [pc, #52]	; (80014b0 <mel2freq+0x80>)
 800147a:	f7ff f8bd 	bl	80005f8 <__aeabi_dmul>
 800147e:	4602      	mov	r2, r0
 8001480:	460b      	mov	r3, r1
 8001482:	4610      	mov	r0, r2
 8001484:	4619      	mov	r1, r3
 8001486:	f7ff fb8f 	bl	8000ba8 <__aeabi_d2f>
 800148a:	4603      	mov	r3, r0
 800148c:	ee07 3a90 	vmov	s15, r3
}
 8001490:	eeb0 0a67 	vmov.f32	s0, s15
 8001494:	3708      	adds	r7, #8
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	f3af 8000 	nop.w
 80014a0:	00000000 	.word	0x00000000
 80014a4:	40240000 	.word	0x40240000
 80014a8:	45223000 	.word	0x45223000
 80014ac:	3ff00000 	.word	0x3ff00000
 80014b0:	4085e000 	.word	0x4085e000

080014b4 <generate_filters>:

// Generate Mel filter bank
void generate_filters(void) {
 80014b4:	b580      	push	{r7, lr}
 80014b6:	f5ad 7d0a 	sub.w	sp, sp, #552	; 0x228
 80014ba:	af00      	add	r7, sp, #0
  const float32_t mel_min = 0.0f;
 80014bc:	f04f 0300 	mov.w	r3, #0
 80014c0:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
  float32_t mel_points[NUM_FILTERS + 2];
  float32_t hz_points[NUM_FILTERS + 2];
  float32_t f[NUM_FILTERS + 2];
  float32_t f_minus, f_center, f_plus;
  float32_t mel_max = freq2mel(nyq_fs);
 80014c4:	4bae      	ldr	r3, [pc, #696]	; (8001780 <generate_filters+0x2cc>)
 80014c6:	edd3 7a00 	vldr	s15, [r3]
 80014ca:	eeb0 0a67 	vmov.f32	s0, s15
 80014ce:	f7ff ff77 	bl	80013c0 <freq2mel>
 80014d2:	ed87 0a83 	vstr	s0, [r7, #524]	; 0x20c
  float32_t delta_mel = (mel_max - mel_min) / (NUM_FILTERS + 2);
 80014d6:	ed97 7a83 	vldr	s14, [r7, #524]	; 0x20c
 80014da:	edd7 7a84 	vldr	s15, [r7, #528]	; 0x210
 80014de:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014e2:	eddf 6aa8 	vldr	s13, [pc, #672]	; 8001784 <generate_filters+0x2d0>
 80014e6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014ea:	edc7 7a82 	vstr	s15, [r7, #520]	; 0x208
  for (int m = 0; m < NUM_FILTERS + 2; m++) {
 80014ee:	2300      	movs	r3, #0
 80014f0:	f8c7 3224 	str.w	r3, [r7, #548]	; 0x224
 80014f4:	e05d      	b.n	80015b2 <generate_filters+0xfe>
    mel_points[m] = delta_mel * m;
 80014f6:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 80014fa:	ee07 3a90 	vmov	s15, r3
 80014fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001502:	edd7 7a82 	vldr	s15, [r7, #520]	; 0x208
 8001506:	ee67 7a27 	vmul.f32	s15, s14, s15
 800150a:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 800150e:	009b      	lsls	r3, r3, #2
 8001510:	f503 730a 	add.w	r3, r3, #552	; 0x228
 8001514:	443b      	add	r3, r7
 8001516:	3bd4      	subs	r3, #212	; 0xd4
 8001518:	edc3 7a00 	vstr	s15, [r3]
    hz_points[m] = mel2freq(mel_points[m]);
 800151c:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 8001520:	009b      	lsls	r3, r3, #2
 8001522:	f503 730a 	add.w	r3, r3, #552	; 0x228
 8001526:	443b      	add	r3, r7
 8001528:	3bd4      	subs	r3, #212	; 0xd4
 800152a:	edd3 7a00 	vldr	s15, [r3]
 800152e:	eeb0 0a67 	vmov.f32	s0, s15
 8001532:	f7ff ff7d 	bl	8001430 <mel2freq>
 8001536:	eef0 7a40 	vmov.f32	s15, s0
 800153a:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800153e:	f5a3 72be 	sub.w	r2, r3, #380	; 0x17c
 8001542:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 8001546:	009b      	lsls	r3, r3, #2
 8001548:	4413      	add	r3, r2
 800154a:	edc3 7a00 	vstr	s15, [r3]
    f[m] = floor((NN + 1) * hz_points[m] / fs);
 800154e:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001552:	f5a3 72be 	sub.w	r2, r3, #380	; 0x17c
 8001556:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 800155a:	009b      	lsls	r3, r3, #2
 800155c:	4413      	add	r3, r2
 800155e:	edd3 7a00 	vldr	s15, [r3]
 8001562:	ed9f 7a89 	vldr	s14, [pc, #548]	; 8001788 <generate_filters+0x2d4>
 8001566:	ee27 7a87 	vmul.f32	s14, s15, s14
 800156a:	4b88      	ldr	r3, [pc, #544]	; (800178c <generate_filters+0x2d8>)
 800156c:	edd3 7a00 	vldr	s15, [r3]
 8001570:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001574:	ee16 0a90 	vmov	r0, s13
 8001578:	f7fe ffe6 	bl	8000548 <__aeabi_f2d>
 800157c:	4602      	mov	r2, r0
 800157e:	460b      	mov	r3, r1
 8001580:	ec43 2b10 	vmov	d0, r2, r3
 8001584:	f00a fb50 	bl	800bc28 <floor>
 8001588:	ec53 2b10 	vmov	r2, r3, d0
 800158c:	4610      	mov	r0, r2
 800158e:	4619      	mov	r1, r3
 8001590:	f7ff fb0a 	bl	8000ba8 <__aeabi_d2f>
 8001594:	4601      	mov	r1, r0
 8001596:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800159a:	f5a3 7209 	sub.w	r2, r3, #548	; 0x224
 800159e:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 80015a2:	009b      	lsls	r3, r3, #2
 80015a4:	4413      	add	r3, r2
 80015a6:	6019      	str	r1, [r3, #0]
  for (int m = 0; m < NUM_FILTERS + 2; m++) {
 80015a8:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 80015ac:	3301      	adds	r3, #1
 80015ae:	f8c7 3224 	str.w	r3, [r7, #548]	; 0x224
 80015b2:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 80015b6:	2b29      	cmp	r3, #41	; 0x29
 80015b8:	d99d      	bls.n	80014f6 <generate_filters+0x42>
  }
  for (int m = 1; m < NUM_FILTERS + 1; m++) {
 80015ba:	2301      	movs	r3, #1
 80015bc:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
 80015c0:	e0d2      	b.n	8001768 <generate_filters+0x2b4>
    for (int k = 1; k < NN / 2; k++) {
 80015c2:	2301      	movs	r3, #1
 80015c4:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
 80015c8:	e0c4      	b.n	8001754 <generate_filters+0x2a0>
      f_minus = f[m - 1];
 80015ca:	f8d7 3220 	ldr.w	r3, [r7, #544]	; 0x220
 80015ce:	3b01      	subs	r3, #1
 80015d0:	f507 720a 	add.w	r2, r7, #552	; 0x228
 80015d4:	f5a2 7209 	sub.w	r2, r2, #548	; 0x224
 80015d8:	009b      	lsls	r3, r3, #2
 80015da:	4413      	add	r3, r2
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
      f_center = f[m];
 80015e2:	f507 730a 	add.w	r3, r7, #552	; 0x228
 80015e6:	f5a3 7209 	sub.w	r2, r3, #548	; 0x224
 80015ea:	f8d7 3220 	ldr.w	r3, [r7, #544]	; 0x220
 80015ee:	009b      	lsls	r3, r3, #2
 80015f0:	4413      	add	r3, r2
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f8c7 3200 	str.w	r3, [r7, #512]	; 0x200
      f_plus = f[m + 1];
 80015f8:	f8d7 3220 	ldr.w	r3, [r7, #544]	; 0x220
 80015fc:	3301      	adds	r3, #1
 80015fe:	f507 720a 	add.w	r2, r7, #552	; 0x228
 8001602:	f5a2 7209 	sub.w	r2, r2, #548	; 0x224
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	4413      	add	r3, r2
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
      for (int k = f_minus; k < f_center; k++) {
 8001610:	edd7 7a81 	vldr	s15, [r7, #516]	; 0x204
 8001614:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001618:	ee17 3a90 	vmov	r3, s15
 800161c:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
 8001620:	e028      	b.n	8001674 <generate_filters+0x1c0>
        filterbank[m][k - (int) f_minus] = (k - f_minus) / (f_center - f_minus);
 8001622:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8001626:	ee07 3a90 	vmov	s15, r3
 800162a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800162e:	edd7 7a81 	vldr	s15, [r7, #516]	; 0x204
 8001632:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001636:	ed97 7a80 	vldr	s14, [r7, #512]	; 0x200
 800163a:	edd7 7a81 	vldr	s15, [r7, #516]	; 0x204
 800163e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001642:	edd7 7a81 	vldr	s15, [r7, #516]	; 0x204
 8001646:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800164a:	ee17 2a90 	vmov	r2, s15
 800164e:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8001652:	1a9b      	subs	r3, r3, r2
 8001654:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001658:	494d      	ldr	r1, [pc, #308]	; (8001790 <generate_filters+0x2dc>)
 800165a:	f8d7 2220 	ldr.w	r2, [r7, #544]	; 0x220
 800165e:	0152      	lsls	r2, r2, #5
 8001660:	4413      	add	r3, r2
 8001662:	009b      	lsls	r3, r3, #2
 8001664:	440b      	add	r3, r1
 8001666:	edc3 7a00 	vstr	s15, [r3]
      for (int k = f_minus; k < f_center; k++) {
 800166a:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 800166e:	3301      	adds	r3, #1
 8001670:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
 8001674:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8001678:	ee07 3a90 	vmov	s15, r3
 800167c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001680:	ed97 7a80 	vldr	s14, [r7, #512]	; 0x200
 8001684:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001688:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800168c:	dcc9      	bgt.n	8001622 <generate_filters+0x16e>
      }
      for (int k = f_center; k <= f_plus; k++) {
 800168e:	edd7 7a80 	vldr	s15, [r7, #512]	; 0x200
 8001692:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001696:	ee17 3a90 	vmov	r3, s15
 800169a:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
 800169e:	e028      	b.n	80016f2 <generate_filters+0x23e>
        filterbank[m][k - (int) f_minus] = (f_plus - k) / (f_plus - f_center);
 80016a0:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 80016a4:	ee07 3a90 	vmov	s15, r3
 80016a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016ac:	ed97 7a7f 	vldr	s14, [r7, #508]	; 0x1fc
 80016b0:	ee77 6a67 	vsub.f32	s13, s14, s15
 80016b4:	ed97 7a7f 	vldr	s14, [r7, #508]	; 0x1fc
 80016b8:	edd7 7a80 	vldr	s15, [r7, #512]	; 0x200
 80016bc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80016c0:	edd7 7a81 	vldr	s15, [r7, #516]	; 0x204
 80016c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016c8:	ee17 2a90 	vmov	r2, s15
 80016cc:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 80016d0:	1a9b      	subs	r3, r3, r2
 80016d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016d6:	492e      	ldr	r1, [pc, #184]	; (8001790 <generate_filters+0x2dc>)
 80016d8:	f8d7 2220 	ldr.w	r2, [r7, #544]	; 0x220
 80016dc:	0152      	lsls	r2, r2, #5
 80016de:	4413      	add	r3, r2
 80016e0:	009b      	lsls	r3, r3, #2
 80016e2:	440b      	add	r3, r1
 80016e4:	edc3 7a00 	vstr	s15, [r3]
      for (int k = f_center; k <= f_plus; k++) {
 80016e8:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 80016ec:	3301      	adds	r3, #1
 80016ee:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
 80016f2:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 80016f6:	ee07 3a90 	vmov	s15, r3
 80016fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016fe:	ed97 7a7f 	vldr	s14, [r7, #508]	; 0x1fc
 8001702:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001706:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800170a:	dac9      	bge.n	80016a0 <generate_filters+0x1ec>
      }
      k_range[m][0] = (int) f_minus;
 800170c:	edd7 7a81 	vldr	s15, [r7, #516]	; 0x204
 8001710:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001714:	ee17 1a90 	vmov	r1, s15
 8001718:	4a1e      	ldr	r2, [pc, #120]	; (8001794 <generate_filters+0x2e0>)
 800171a:	f8d7 3220 	ldr.w	r3, [r7, #544]	; 0x220
 800171e:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
      k_range[m][1] = (int) f_plus - (int) f_minus + 1;
 8001722:	edd7 7a7f 	vldr	s15, [r7, #508]	; 0x1fc
 8001726:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800172a:	ee17 2a90 	vmov	r2, s15
 800172e:	edd7 7a81 	vldr	s15, [r7, #516]	; 0x204
 8001732:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001736:	ee17 3a90 	vmov	r3, s15
 800173a:	1ad3      	subs	r3, r2, r3
 800173c:	1c5a      	adds	r2, r3, #1
 800173e:	4915      	ldr	r1, [pc, #84]	; (8001794 <generate_filters+0x2e0>)
 8001740:	f8d7 3220 	ldr.w	r3, [r7, #544]	; 0x220
 8001744:	00db      	lsls	r3, r3, #3
 8001746:	440b      	add	r3, r1
 8001748:	605a      	str	r2, [r3, #4]
    for (int k = 1; k < NN / 2; k++) {
 800174a:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 800174e:	3301      	adds	r3, #1
 8001750:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
 8001754:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 8001758:	2bff      	cmp	r3, #255	; 0xff
 800175a:	f77f af36 	ble.w	80015ca <generate_filters+0x116>
  for (int m = 1; m < NUM_FILTERS + 1; m++) {
 800175e:	f8d7 3220 	ldr.w	r3, [r7, #544]	; 0x220
 8001762:	3301      	adds	r3, #1
 8001764:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
 8001768:	f8d7 3220 	ldr.w	r3, [r7, #544]	; 0x220
 800176c:	2b28      	cmp	r3, #40	; 0x28
 800176e:	f67f af28 	bls.w	80015c2 <generate_filters+0x10e>
    }
  }
}
 8001772:	bf00      	nop
 8001774:	bf00      	nop
 8001776:	f507 770a 	add.w	r7, r7, #552	; 0x228
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	20000218 	.word	0x20000218
 8001784:	42280000 	.word	0x42280000
 8001788:	44004000 	.word	0x44004000
 800178c:	20000214 	.word	0x20000214
 8001790:	20000a68 	.word	0x20000a68
 8001794:	20001f68 	.word	0x20001f68

08001798 <init_dsp>:

/*
 * DSP pipeline initialization
 */
void init_dsp(float32_t f_s) {
 8001798:	b580      	push	{r7, lr}
 800179a:	b084      	sub	sp, #16
 800179c:	af02      	add	r7, sp, #8
 800179e:	ed87 0a01 	vstr	s0, [r7, #4]
  // Generate Hanning window
  hann(NN);
 80017a2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80017a6:	f7ff fdc3 	bl	8001330 <hann>
  fs = f_s;
 80017aa:	4a12      	ldr	r2, [pc, #72]	; (80017f4 <init_dsp+0x5c>)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	6013      	str	r3, [r2, #0]
  nyq_fs = f_s / 2.0;
 80017b0:	ed97 7a01 	vldr	s14, [r7, #4]
 80017b4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80017b8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017bc:	4b0e      	ldr	r3, [pc, #56]	; (80017f8 <init_dsp+0x60>)
 80017be:	edc3 7a00 	vstr	s15, [r3]
  arm_rfft_fast_init_f32(&S, NN);
 80017c2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017c6:	480d      	ldr	r0, [pc, #52]	; (80017fc <init_dsp+0x64>)
 80017c8:	f005 fd62 	bl	8007290 <arm_rfft_fast_init_f32>
  arm_fir_init_f32(&S_PRE, 2, fir_coefficients, state_buf, NN);
 80017cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80017d0:	9300      	str	r3, [sp, #0]
 80017d2:	4b0b      	ldr	r3, [pc, #44]	; (8001800 <init_dsp+0x68>)
 80017d4:	4a0b      	ldr	r2, [pc, #44]	; (8001804 <init_dsp+0x6c>)
 80017d6:	2102      	movs	r1, #2
 80017d8:	480b      	ldr	r0, [pc, #44]	; (8001808 <init_dsp+0x70>)
 80017da:	f006 fabf 	bl	8007d5c <arm_fir_init_f32>
  generate_filters();
 80017de:	f7ff fe69 	bl	80014b4 <generate_filters>
#ifndef FEATURE_MFSC
  dct2_init_f32(&S_DCT, NUM_FILTERS);
 80017e2:	2128      	movs	r1, #40	; 0x28
 80017e4:	4809      	ldr	r0, [pc, #36]	; (800180c <init_dsp+0x74>)
 80017e6:	f7ff fbc3 	bl	8000f70 <dct2_init_f32>
#endif
}
 80017ea:	bf00      	nop
 80017ec:	3708      	adds	r7, #8
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	20000214 	.word	0x20000214
 80017f8:	20000218 	.word	0x20000218
 80017fc:	2000021c 	.word	0x2000021c
 8001800:	20000264 	.word	0x20000264
 8001804:	20000000 	.word	0x20000000
 8001808:	20000234 	.word	0x20000234
 800180c:	20000240 	.word	0x20000240

08001810 <apply_pre_emphasis>:

//--- DSP pipeline functions -----------------------------//

// Apply pre-emphasis
void apply_pre_emphasis(float32_t *signal) {
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  arm_fir_f32(&S_PRE, signal, signal, NN);
 8001818:	f44f 7300 	mov.w	r3, #512	; 0x200
 800181c:	687a      	ldr	r2, [r7, #4]
 800181e:	6879      	ldr	r1, [r7, #4]
 8001820:	4803      	ldr	r0, [pc, #12]	; (8001830 <apply_pre_emphasis+0x20>)
 8001822:	f006 faab 	bl	8007d7c <arm_fir_f32>
}
 8001826:	bf00      	nop
 8001828:	3708      	adds	r7, #8
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	20000234 	.word	0x20000234

08001834 <apply_ac_coupling>:

// AC coupling (to remove DC)
void apply_ac_coupling(float32_t *signal) {
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  static float32_t mean;
  static int cnt = NUM_MEANS * 2;
  static float32_t mean_hist[NUM_MEANS] = { 0.0f };

  if (cnt > 0) {
 800183c:	4b1c      	ldr	r3, [pc, #112]	; (80018b0 <apply_ac_coupling+0x7c>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	2b00      	cmp	r3, #0
 8001842:	dd15      	ble.n	8001870 <apply_ac_coupling+0x3c>
    if (cnt-- <= NUM_MEANS) {
 8001844:	4b1a      	ldr	r3, [pc, #104]	; (80018b0 <apply_ac_coupling+0x7c>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	1e5a      	subs	r2, r3, #1
 800184a:	4919      	ldr	r1, [pc, #100]	; (80018b0 <apply_ac_coupling+0x7c>)
 800184c:	600a      	str	r2, [r1, #0]
 800184e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001852:	d828      	bhi.n	80018a6 <apply_ac_coupling+0x72>
      arm_copy_f32(mean_hist + 1, mean_hist, NUM_MEANS - 1);
 8001854:	4b17      	ldr	r3, [pc, #92]	; (80018b4 <apply_ac_coupling+0x80>)
 8001856:	22ff      	movs	r2, #255	; 0xff
 8001858:	4917      	ldr	r1, [pc, #92]	; (80018b8 <apply_ac_coupling+0x84>)
 800185a:	4618      	mov	r0, r3
 800185c:	f005 fbe2 	bl	8007024 <arm_copy_f32>
      arm_mean_f32(signal, NN, mean_hist + NUM_MEANS - 1);
 8001860:	4b16      	ldr	r3, [pc, #88]	; (80018bc <apply_ac_coupling+0x88>)
 8001862:	461a      	mov	r2, r3
 8001864:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001868:	6878      	ldr	r0, [r7, #4]
 800186a:	f005 fc0b 	bl	8007084 <arm_mean_f32>
  } else if (cnt-- == 0) {
    arm_mean_f32(mean_hist, NUM_MEANS, &mean);
  } else {
    arm_offset_f32(signal, -mean, signal, NN);
  }
}
 800186e:	e01a      	b.n	80018a6 <apply_ac_coupling+0x72>
  } else if (cnt-- == 0) {
 8001870:	4b0f      	ldr	r3, [pc, #60]	; (80018b0 <apply_ac_coupling+0x7c>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	1e5a      	subs	r2, r3, #1
 8001876:	490e      	ldr	r1, [pc, #56]	; (80018b0 <apply_ac_coupling+0x7c>)
 8001878:	600a      	str	r2, [r1, #0]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d106      	bne.n	800188c <apply_ac_coupling+0x58>
    arm_mean_f32(mean_hist, NUM_MEANS, &mean);
 800187e:	4a10      	ldr	r2, [pc, #64]	; (80018c0 <apply_ac_coupling+0x8c>)
 8001880:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001884:	480c      	ldr	r0, [pc, #48]	; (80018b8 <apply_ac_coupling+0x84>)
 8001886:	f005 fbfd 	bl	8007084 <arm_mean_f32>
}
 800188a:	e00c      	b.n	80018a6 <apply_ac_coupling+0x72>
    arm_offset_f32(signal, -mean, signal, NN);
 800188c:	4b0c      	ldr	r3, [pc, #48]	; (80018c0 <apply_ac_coupling+0x8c>)
 800188e:	edd3 7a00 	vldr	s15, [r3]
 8001892:	eef1 7a67 	vneg.f32	s15, s15
 8001896:	f44f 7200 	mov.w	r2, #512	; 0x200
 800189a:	6879      	ldr	r1, [r7, #4]
 800189c:	eeb0 0a67 	vmov.f32	s0, s15
 80018a0:	6878      	ldr	r0, [r7, #4]
 80018a2:	f006 fe9d 	bl	80085e0 <arm_offset_f32>
}
 80018a6:	bf00      	nop
 80018a8:	3708      	adds	r7, #8
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	20000008 	.word	0x20000008
 80018b4:	200030bc 	.word	0x200030bc
 80018b8:	200030b8 	.word	0x200030b8
 80018bc:	200034b4 	.word	0x200034b4
 80018c0:	200034b8 	.word	0x200034b8

080018c4 <apply_hann>:

// Apply Hann window
void apply_hann(float32_t *signal) {
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  arm_mult_f32(signal, hann_window, signal, NN);
 80018cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80018d0:	687a      	ldr	r2, [r7, #4]
 80018d2:	4904      	ldr	r1, [pc, #16]	; (80018e4 <apply_hann+0x20>)
 80018d4:	6878      	ldr	r0, [r7, #4]
 80018d6:	f006 fec7 	bl	8008668 <arm_mult_f32>
}
 80018da:	bf00      	nop
 80018dc:	3708      	adds	r7, #8
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	200020b8 	.word	0x200020b8

080018e8 <apply_fft>:

// FFT
void apply_fft(float32_t *signal) {
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  // Caution: arm_rfft_fast_f32() rewrites the 2nd arg (signal)
  arm_rfft_fast_f32(&S, signal, signal_buf, 0);
 80018f0:	2300      	movs	r3, #0
 80018f2:	4a07      	ldr	r2, [pc, #28]	; (8001910 <apply_fft+0x28>)
 80018f4:	6879      	ldr	r1, [r7, #4]
 80018f6:	4807      	ldr	r0, [pc, #28]	; (8001914 <apply_fft+0x2c>)
 80018f8:	f005 fdae 	bl	8007458 <arm_rfft_fast_f32>
  arm_copy_f32(signal_buf, signal, NN);
 80018fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001900:	6879      	ldr	r1, [r7, #4]
 8001902:	4803      	ldr	r0, [pc, #12]	; (8001910 <apply_fft+0x28>)
 8001904:	f005 fb8e 	bl	8007024 <arm_copy_f32>
}
 8001908:	bf00      	nop
 800190a:	3708      	adds	r7, #8
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}
 8001910:	200028b8 	.word	0x200028b8
 8001914:	2000021c 	.word	0x2000021c

08001918 <apply_psd>:

// PSD
void apply_psd(float32_t *signal) {
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  arm_cmplx_mag_f32(signal, signal_buf, NN / 2);
 8001920:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001924:	4908      	ldr	r1, [pc, #32]	; (8001948 <apply_psd+0x30>)
 8001926:	6878      	ldr	r0, [r7, #4]
 8001928:	f006 fca8 	bl	800827c <arm_cmplx_mag_f32>
  arm_scale_f32(signal_buf, RECIPROCAL_NN, signal, NN / 2);
 800192c:	eddf 7a07 	vldr	s15, [pc, #28]	; 800194c <apply_psd+0x34>
 8001930:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001934:	6879      	ldr	r1, [r7, #4]
 8001936:	eeb0 0a67 	vmov.f32	s0, s15
 800193a:	4803      	ldr	r0, [pc, #12]	; (8001948 <apply_psd+0x30>)
 800193c:	f006 fe0c 	bl	8008558 <arm_scale_f32>
}
 8001940:	bf00      	nop
 8001942:	3708      	adds	r7, #8
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	200028b8 	.word	0x200028b8
 800194c:	3b000000 	.word	0x3b000000

08001950 <apply_psd_logscale>:

// PSD in logscale
void apply_psd_logscale(float32_t *signal) {
 8001950:	b590      	push	{r4, r7, lr}
 8001952:	b085      	sub	sp, #20
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  for (int n = 0; n < NN / 2; n++) {
 8001958:	2300      	movs	r3, #0
 800195a:	60fb      	str	r3, [r7, #12]
 800195c:	e022      	b.n	80019a4 <apply_psd_logscale+0x54>
    signal[n] = 20.0 * log10_approx(signal[n]);
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	009b      	lsls	r3, r3, #2
 8001962:	687a      	ldr	r2, [r7, #4]
 8001964:	4413      	add	r3, r2
 8001966:	edd3 7a00 	vldr	s15, [r3]
 800196a:	eeb0 0a67 	vmov.f32	s0, s15
 800196e:	f7ff fc87 	bl	8001280 <log10_approx>
 8001972:	ee10 3a10 	vmov	r3, s0
 8001976:	4618      	mov	r0, r3
 8001978:	f7fe fde6 	bl	8000548 <__aeabi_f2d>
 800197c:	f04f 0200 	mov.w	r2, #0
 8001980:	4b0c      	ldr	r3, [pc, #48]	; (80019b4 <apply_psd_logscale+0x64>)
 8001982:	f7fe fe39 	bl	80005f8 <__aeabi_dmul>
 8001986:	4602      	mov	r2, r0
 8001988:	460b      	mov	r3, r1
 800198a:	4610      	mov	r0, r2
 800198c:	4619      	mov	r1, r3
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	009b      	lsls	r3, r3, #2
 8001992:	687a      	ldr	r2, [r7, #4]
 8001994:	18d4      	adds	r4, r2, r3
 8001996:	f7ff f907 	bl	8000ba8 <__aeabi_d2f>
 800199a:	4603      	mov	r3, r0
 800199c:	6023      	str	r3, [r4, #0]
  for (int n = 0; n < NN / 2; n++) {
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	3301      	adds	r3, #1
 80019a2:	60fb      	str	r3, [r7, #12]
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	2bff      	cmp	r3, #255	; 0xff
 80019a8:	ddd9      	ble.n	800195e <apply_psd_logscale+0xe>
  }
}
 80019aa:	bf00      	nop
 80019ac:	bf00      	nop
 80019ae:	3714      	adds	r7, #20
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd90      	pop	{r4, r7, pc}
 80019b4:	40340000 	.word	0x40340000

080019b8 <apply_filterbank>:

// Apply mel filter bank
void apply_filterbank(float32_t *signal) {
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b086      	sub	sp, #24
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  float32_t sum = 0.0f;
 80019c0:	f04f 0300 	mov.w	r3, #0
 80019c4:	60bb      	str	r3, [r7, #8]
  int left_k, len;
  arm_fill_f32(0.0f, signal_buf, NN / 2);
 80019c6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80019ca:	481b      	ldr	r0, [pc, #108]	; (8001a38 <apply_filterbank+0x80>)
 80019cc:	ed9f 0a1b 	vldr	s0, [pc, #108]	; 8001a3c <apply_filterbank+0x84>
 80019d0:	f005 fb04 	bl	8006fdc <arm_fill_f32>
  for (int m = 1; m < NUM_FILTERS + 1; m++) {
 80019d4:	2301      	movs	r3, #1
 80019d6:	617b      	str	r3, [r7, #20]
 80019d8:	e021      	b.n	8001a1e <apply_filterbank+0x66>
    left_k = k_range[m][0];
 80019da:	4a19      	ldr	r2, [pc, #100]	; (8001a40 <apply_filterbank+0x88>)
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80019e2:	613b      	str	r3, [r7, #16]
    len = k_range[m][1];
 80019e4:	4a16      	ldr	r2, [pc, #88]	; (8001a40 <apply_filterbank+0x88>)
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	00db      	lsls	r3, r3, #3
 80019ea:	4413      	add	r3, r2
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	60fb      	str	r3, [r7, #12]
    arm_dot_prod_f32(&signal[left_k], filterbank[m], len, &sum);
 80019f0:	693b      	ldr	r3, [r7, #16]
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	687a      	ldr	r2, [r7, #4]
 80019f6:	18d0      	adds	r0, r2, r3
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	01db      	lsls	r3, r3, #7
 80019fc:	4a11      	ldr	r2, [pc, #68]	; (8001a44 <apply_filterbank+0x8c>)
 80019fe:	1899      	adds	r1, r3, r2
 8001a00:	68fa      	ldr	r2, [r7, #12]
 8001a02:	f107 0308 	add.w	r3, r7, #8
 8001a06:	f006 fe89 	bl	800871c <arm_dot_prod_f32>
    signal_buf[m - 1] = sum;
 8001a0a:	697b      	ldr	r3, [r7, #20]
 8001a0c:	3b01      	subs	r3, #1
 8001a0e:	68ba      	ldr	r2, [r7, #8]
 8001a10:	4909      	ldr	r1, [pc, #36]	; (8001a38 <apply_filterbank+0x80>)
 8001a12:	009b      	lsls	r3, r3, #2
 8001a14:	440b      	add	r3, r1
 8001a16:	601a      	str	r2, [r3, #0]
  for (int m = 1; m < NUM_FILTERS + 1; m++) {
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	3301      	adds	r3, #1
 8001a1c:	617b      	str	r3, [r7, #20]
 8001a1e:	697b      	ldr	r3, [r7, #20]
 8001a20:	2b28      	cmp	r3, #40	; 0x28
 8001a22:	d9da      	bls.n	80019da <apply_filterbank+0x22>
  }
  arm_copy_f32(signal_buf, signal, NUM_FILTERS);
 8001a24:	2228      	movs	r2, #40	; 0x28
 8001a26:	6879      	ldr	r1, [r7, #4]
 8001a28:	4803      	ldr	r0, [pc, #12]	; (8001a38 <apply_filterbank+0x80>)
 8001a2a:	f005 fafb 	bl	8007024 <arm_copy_f32>
}
 8001a2e:	bf00      	nop
 8001a30:	3718      	adds	r7, #24
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	200028b8 	.word	0x200028b8
 8001a3c:	00000000 	.word	0x00000000
 8001a40:	20001f68 	.word	0x20001f68
 8001a44:	20000a68 	.word	0x20000a68

08001a48 <apply_filterbank_logscale>:

// Filtered PSD in logscale
void apply_filterbank_logscale(float32_t *signal) {
 8001a48:	b590      	push	{r4, r7, lr}
 8001a4a:	b085      	sub	sp, #20
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  for (int n = 0; n < NUM_FILTERS; n++) {
 8001a50:	2300      	movs	r3, #0
 8001a52:	60fb      	str	r3, [r7, #12]
 8001a54:	e022      	b.n	8001a9c <apply_filterbank_logscale+0x54>
    signal[n] = 20.0 * log10_approx(signal[n]);
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	009b      	lsls	r3, r3, #2
 8001a5a:	687a      	ldr	r2, [r7, #4]
 8001a5c:	4413      	add	r3, r2
 8001a5e:	edd3 7a00 	vldr	s15, [r3]
 8001a62:	eeb0 0a67 	vmov.f32	s0, s15
 8001a66:	f7ff fc0b 	bl	8001280 <log10_approx>
 8001a6a:	ee10 3a10 	vmov	r3, s0
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f7fe fd6a 	bl	8000548 <__aeabi_f2d>
 8001a74:	f04f 0200 	mov.w	r2, #0
 8001a78:	4b0c      	ldr	r3, [pc, #48]	; (8001aac <apply_filterbank_logscale+0x64>)
 8001a7a:	f7fe fdbd 	bl	80005f8 <__aeabi_dmul>
 8001a7e:	4602      	mov	r2, r0
 8001a80:	460b      	mov	r3, r1
 8001a82:	4610      	mov	r0, r2
 8001a84:	4619      	mov	r1, r3
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	687a      	ldr	r2, [r7, #4]
 8001a8c:	18d4      	adds	r4, r2, r3
 8001a8e:	f7ff f88b 	bl	8000ba8 <__aeabi_d2f>
 8001a92:	4603      	mov	r3, r0
 8001a94:	6023      	str	r3, [r4, #0]
  for (int n = 0; n < NUM_FILTERS; n++) {
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	3301      	adds	r3, #1
 8001a9a:	60fb      	str	r3, [r7, #12]
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	2b27      	cmp	r3, #39	; 0x27
 8001aa0:	d9d9      	bls.n	8001a56 <apply_filterbank_logscale+0xe>
  }
}
 8001aa2:	bf00      	nop
 8001aa4:	bf00      	nop
 8001aa6:	3714      	adds	r7, #20
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd90      	pop	{r4, r7, pc}
 8001aac:	40340000 	.word	0x40340000

08001ab0 <apply_dct2>:

#ifndef FEATURE_MFSC
// DCT Type-II
void apply_dct2(float32_t *signal) {
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  arm_copy_f32(signal, signal_buf, NUM_FILTERS);
 8001ab8:	2228      	movs	r2, #40	; 0x28
 8001aba:	4909      	ldr	r1, [pc, #36]	; (8001ae0 <apply_dct2+0x30>)
 8001abc:	6878      	ldr	r0, [r7, #4]
 8001abe:	f005 fab1 	bl	8007024 <arm_copy_f32>
  // DCT Type-II
  dct2_f32(&S_DCT, signal_buf, signal, 0);
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	687a      	ldr	r2, [r7, #4]
 8001ac6:	4906      	ldr	r1, [pc, #24]	; (8001ae0 <apply_dct2+0x30>)
 8001ac8:	4806      	ldr	r0, [pc, #24]	; (8001ae4 <apply_dct2+0x34>)
 8001aca:	f7ff fb51 	bl	8001170 <dct2_f32>
  signal[0] = 0.0;  // Remove DC
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	f04f 0200 	mov.w	r2, #0
 8001ad4:	601a      	str	r2, [r3, #0]
}
 8001ad6:	bf00      	nop
 8001ad8:	3708      	adds	r7, #8
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	200028b8 	.word	0x200028b8
 8001ae4:	20000240 	.word	0x20000240

08001ae8 <uart_tx>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/*
 * Output raw wave or feature to UART by memory-to-peripheral DMA
 */
void uart_tx(float32_t *in, int8_t *f, mode mode, bool dma_start, bool reset) {
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b08a      	sub	sp, #40	; 0x28
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	60f8      	str	r0, [r7, #12]
 8001af0:	60b9      	str	r1, [r7, #8]
 8001af2:	4611      	mov	r1, r2
 8001af4:	461a      	mov	r2, r3
 8001af6:	460b      	mov	r3, r1
 8001af8:	71fb      	strb	r3, [r7, #7]
 8001afa:	4613      	mov	r3, r2
 8001afc:	71bb      	strb	r3, [r7, #6]

  int length = 0;
 8001afe:	2300      	movs	r3, #0
 8001b00:	627b      	str	r3, [r7, #36]	; 0x24
  static char uart_buf[NUM_FILTERS * 2] = { 0 };
#else
  static char uart_buf[NN * 2] = { 0 };
#endif

  if (reset) {
 8001b02:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d002      	beq.n	8001b10 <uart_tx+0x28>
    idx = 0;
 8001b0a:	4b52      	ldr	r3, [pc, #328]	; (8001c54 <uart_tx+0x16c>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	601a      	str	r2, [r3, #0]
  }

  switch (mode) {
 8001b10:	79fb      	ldrb	r3, [r7, #7]
 8001b12:	2b03      	cmp	r3, #3
 8001b14:	d00e      	beq.n	8001b34 <uart_tx+0x4c>
 8001b16:	2b03      	cmp	r3, #3
 8001b18:	dc0f      	bgt.n	8001b3a <uart_tx+0x52>
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d002      	beq.n	8001b24 <uart_tx+0x3c>
 8001b1e:	2b02      	cmp	r3, #2
 8001b20:	d004      	beq.n	8001b2c <uart_tx+0x44>
  case FEATURES:
    length = NUM_FILTERS * 2;
    break;

  default:
    break;
 8001b22:	e00a      	b.n	8001b3a <uart_tx+0x52>
    length = NN;
 8001b24:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b28:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 8001b2a:	e007      	b.n	8001b3c <uart_tx+0x54>
    length = NN / 2;
 8001b2c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b30:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 8001b32:	e003      	b.n	8001b3c <uart_tx+0x54>
    length = NUM_FILTERS * 2;
 8001b34:	2350      	movs	r3, #80	; 0x50
 8001b36:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 8001b38:	e000      	b.n	8001b3c <uart_tx+0x54>
    break;
 8001b3a:	bf00      	nop
  }

  // Quantization: convert float into int
  if (mode == RAW_WAVE) {
 8001b3c:	79fb      	ldrb	r3, [r7, #7]
 8001b3e:	2b01      	cmp	r3, #1
 8001b40:	d130      	bne.n	8001ba4 <uart_tx+0xbc>
    for (int n = 0; n < length; n++) {
 8001b42:	2300      	movs	r3, #0
 8001b44:	623b      	str	r3, [r7, #32]
 8001b46:	e028      	b.n	8001b9a <uart_tx+0xb2>
      // fit 24bit PCM into 18bit PCM by right bit shift
      int32_t raw32 = (int32_t) in[n] >> pcm_bit_shift;
 8001b48:	6a3b      	ldr	r3, [r7, #32]
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	68fa      	ldr	r2, [r7, #12]
 8001b4e:	4413      	add	r3, r2
 8001b50:	edd3 7a00 	vldr	s15, [r3]
 8001b54:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b58:	ee17 2a90 	vmov	r2, s15
 8001b5c:	4b3e      	ldr	r3, [pc, #248]	; (8001c58 <uart_tx+0x170>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	fa42 f303 	asr.w	r3, r2, r3
 8001b64:	61bb      	str	r3, [r7, #24]
      int16_t raw16 = (int16_t) raw32;
 8001b66:	69bb      	ldr	r3, [r7, #24]
 8001b68:	82fb      	strh	r3, [r7, #22]
      uart_buf[idx++] = (uint8_t) (raw16 >> 8);      // MSB
 8001b6a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001b6e:	121b      	asrs	r3, r3, #8
 8001b70:	b218      	sxth	r0, r3
 8001b72:	4b38      	ldr	r3, [pc, #224]	; (8001c54 <uart_tx+0x16c>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	1c5a      	adds	r2, r3, #1
 8001b78:	4936      	ldr	r1, [pc, #216]	; (8001c54 <uart_tx+0x16c>)
 8001b7a:	600a      	str	r2, [r1, #0]
 8001b7c:	b2c1      	uxtb	r1, r0
 8001b7e:	4a37      	ldr	r2, [pc, #220]	; (8001c5c <uart_tx+0x174>)
 8001b80:	54d1      	strb	r1, [r2, r3]
      uart_buf[idx++] = (uint8_t) (raw16 & 0x00ff);  // LSB
 8001b82:	4b34      	ldr	r3, [pc, #208]	; (8001c54 <uart_tx+0x16c>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	1c5a      	adds	r2, r3, #1
 8001b88:	4932      	ldr	r1, [pc, #200]	; (8001c54 <uart_tx+0x16c>)
 8001b8a:	600a      	str	r2, [r1, #0]
 8001b8c:	8afa      	ldrh	r2, [r7, #22]
 8001b8e:	b2d1      	uxtb	r1, r2
 8001b90:	4a32      	ldr	r2, [pc, #200]	; (8001c5c <uart_tx+0x174>)
 8001b92:	54d1      	strb	r1, [r2, r3]
    for (int n = 0; n < length; n++) {
 8001b94:	6a3b      	ldr	r3, [r7, #32]
 8001b96:	3301      	adds	r3, #1
 8001b98:	623b      	str	r3, [r7, #32]
 8001b9a:	6a3a      	ldr	r2, [r7, #32]
 8001b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b9e:	429a      	cmp	r2, r3
 8001ba0:	dbd2      	blt.n	8001b48 <uart_tx+0x60>
 8001ba2:	e048      	b.n	8001c36 <uart_tx+0x14e>
    }
  } else if (mode == FEATURES) {
 8001ba4:	79fb      	ldrb	r3, [r7, #7]
 8001ba6:	2b03      	cmp	r3, #3
 8001ba8:	d113      	bne.n	8001bd2 <uart_tx+0xea>
    if (f != NULL) {
 8001baa:	68bb      	ldr	r3, [r7, #8]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d042      	beq.n	8001c36 <uart_tx+0x14e>
      memcpy(uart_buf + idx, f, NUM_FILTERS * 2);
 8001bb0:	4b28      	ldr	r3, [pc, #160]	; (8001c54 <uart_tx+0x16c>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	461a      	mov	r2, r3
 8001bb6:	4b29      	ldr	r3, [pc, #164]	; (8001c5c <uart_tx+0x174>)
 8001bb8:	4413      	add	r3, r2
 8001bba:	2250      	movs	r2, #80	; 0x50
 8001bbc:	68b9      	ldr	r1, [r7, #8]
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f008 f880 	bl	8009cc4 <memcpy>
      idx += NUM_FILTERS * 2;
 8001bc4:	4b23      	ldr	r3, [pc, #140]	; (8001c54 <uart_tx+0x16c>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	3350      	adds	r3, #80	; 0x50
 8001bca:	461a      	mov	r2, r3
 8001bcc:	4b21      	ldr	r3, [pc, #132]	; (8001c54 <uart_tx+0x16c>)
 8001bce:	601a      	str	r2, [r3, #0]
 8001bd0:	e031      	b.n	8001c36 <uart_tx+0x14e>
    }
  } else {
    for (int n = 0; n < length; n++) {
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	61fb      	str	r3, [r7, #28]
 8001bd6:	e02a      	b.n	8001c2e <uart_tx+0x146>
      if (in[n] < -128.0f)
 8001bd8:	69fb      	ldr	r3, [r7, #28]
 8001bda:	009b      	lsls	r3, r3, #2
 8001bdc:	68fa      	ldr	r2, [r7, #12]
 8001bde:	4413      	add	r3, r2
 8001be0:	edd3 7a00 	vldr	s15, [r3]
 8001be4:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8001c60 <uart_tx+0x178>
 8001be8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bf0:	d506      	bpl.n	8001c00 <uart_tx+0x118>
        in[n] = -128.0f;
 8001bf2:	69fb      	ldr	r3, [r7, #28]
 8001bf4:	009b      	lsls	r3, r3, #2
 8001bf6:	68fa      	ldr	r2, [r7, #12]
 8001bf8:	4413      	add	r3, r2
 8001bfa:	f04f 4243 	mov.w	r2, #3271557120	; 0xc3000000
 8001bfe:	601a      	str	r2, [r3, #0]
      uart_buf[idx++] = (int8_t) in[n];
 8001c00:	69fb      	ldr	r3, [r7, #28]
 8001c02:	009b      	lsls	r3, r3, #2
 8001c04:	68fa      	ldr	r2, [r7, #12]
 8001c06:	4413      	add	r3, r2
 8001c08:	edd3 7a00 	vldr	s15, [r3]
 8001c0c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c10:	edc7 7a00 	vstr	s15, [r7]
 8001c14:	783b      	ldrb	r3, [r7, #0]
 8001c16:	b258      	sxtb	r0, r3
 8001c18:	4b0e      	ldr	r3, [pc, #56]	; (8001c54 <uart_tx+0x16c>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	1c5a      	adds	r2, r3, #1
 8001c1e:	490d      	ldr	r1, [pc, #52]	; (8001c54 <uart_tx+0x16c>)
 8001c20:	600a      	str	r2, [r1, #0]
 8001c22:	b2c1      	uxtb	r1, r0
 8001c24:	4a0d      	ldr	r2, [pc, #52]	; (8001c5c <uart_tx+0x174>)
 8001c26:	54d1      	strb	r1, [r2, r3]
    for (int n = 0; n < length; n++) {
 8001c28:	69fb      	ldr	r3, [r7, #28]
 8001c2a:	3301      	adds	r3, #1
 8001c2c:	61fb      	str	r3, [r7, #28]
 8001c2e:	69fa      	ldr	r2, [r7, #28]
 8001c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c32:	429a      	cmp	r2, r3
 8001c34:	dbd0      	blt.n	8001bd8 <uart_tx+0xf0>
    }
  }

  // memory-to-peripheral DMA to UART
  if (dma_start) {
 8001c36:	79bb      	ldrb	r3, [r7, #6]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d007      	beq.n	8001c4c <uart_tx+0x164>
    HAL_UART_Transmit_DMA(&huart2, (uint8_t*) uart_buf, idx);
 8001c3c:	4b05      	ldr	r3, [pc, #20]	; (8001c54 <uart_tx+0x16c>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	b29b      	uxth	r3, r3
 8001c42:	461a      	mov	r2, r3
 8001c44:	4905      	ldr	r1, [pc, #20]	; (8001c5c <uart_tx+0x174>)
 8001c46:	4807      	ldr	r0, [pc, #28]	; (8001c64 <uart_tx+0x17c>)
 8001c48:	f003 fdde 	bl	8005808 <HAL_UART_Transmit_DMA>
  }

}
 8001c4c:	bf00      	nop
 8001c4e:	3728      	adds	r7, #40	; 0x28
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	200074f8 	.word	0x200074f8
 8001c58:	20003664 	.word	0x20003664
 8001c5c:	200074fc 	.word	0x200074fc
 8001c60:	c3000000 	.word	0xc3000000
 8001c64:	20003590 	.word	0x20003590

08001c68 <dsp>:

/*
 * DSP pipeline
 */
void dsp(float32_t *s1, int8_t *f, mode mode) {
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b088      	sub	sp, #32
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	60f8      	str	r0, [r7, #12]
 8001c70:	60b9      	str	r1, [r7, #8]
 8001c72:	4613      	mov	r3, r2
 8001c74:	71fb      	strb	r3, [r7, #7]

  uint32_t start = 0;
 8001c76:	2300      	movs	r3, #0
 8001c78:	617b      	str	r3, [r7, #20]
  uint32_t end = 0;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	613b      	str	r3, [r7, #16]

  start = HAL_GetTick();
 8001c7e:	f001 f8ed 	bl	8002e5c <HAL_GetTick>
 8001c82:	6178      	str	r0, [r7, #20]

#ifdef AC_COUPLING
  apply_ac_coupling(s1);  // remove DC
 8001c84:	68f8      	ldr	r0, [r7, #12]
 8001c86:	f7ff fdd5 	bl	8001834 <apply_ac_coupling>
#endif

  if (mode >= SFFT) {
 8001c8a:	79fb      	ldrb	r3, [r7, #7]
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	f240 8083 	bls.w	8001d98 <dsp+0x130>
    // Pre-emphasis
    if (pre_emphasis_enabled) {
 8001c92:	4b4d      	ldr	r3, [pc, #308]	; (8001dc8 <dsp+0x160>)
 8001c94:	781b      	ldrb	r3, [r3, #0]
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d002      	beq.n	8001ca2 <dsp+0x3a>
      apply_pre_emphasis(s1);
 8001c9c:	68f8      	ldr	r0, [r7, #12]
 8001c9e:	f7ff fdb7 	bl	8001810 <apply_pre_emphasis>
    }
    apply_hann(s1);
 8001ca2:	68f8      	ldr	r0, [r7, #12]
 8001ca4:	f7ff fe0e 	bl	80018c4 <apply_hann>
    apply_fft(s1);
 8001ca8:	68f8      	ldr	r0, [r7, #12]
 8001caa:	f7ff fe1d 	bl	80018e8 <apply_fft>
    apply_psd(s1);
 8001cae:	68f8      	ldr	r0, [r7, #12]
 8001cb0:	f7ff fe32 	bl	8001918 <apply_psd>
    if (mode < FEATURES) {
 8001cb4:	79fb      	ldrb	r3, [r7, #7]
 8001cb6:	2b02      	cmp	r3, #2
 8001cb8:	d803      	bhi.n	8001cc2 <dsp+0x5a>
      apply_psd_logscale(s1);
 8001cba:	68f8      	ldr	r0, [r7, #12]
 8001cbc:	f7ff fe48 	bl	8001950 <apply_psd_logscale>
 8001cc0:	e06a      	b.n	8001d98 <dsp+0x130>
    } else {
      apply_filterbank(s1);
 8001cc2:	68f8      	ldr	r0, [r7, #12]
 8001cc4:	f7ff fe78 	bl	80019b8 <apply_filterbank>
      apply_filterbank_logscale(s1);
 8001cc8:	68f8      	ldr	r0, [r7, #12]
 8001cca:	f7ff febd 	bl	8001a48 <apply_filterbank_logscale>
      for (int i = 0; i < NUM_FILTERS; i++) {
 8001cce:	2300      	movs	r3, #0
 8001cd0:	61fb      	str	r3, [r7, #28]
 8001cd2:	e01a      	b.n	8001d0a <dsp+0xa2>
        mfsc_buffer[pos * NUM_FILTERS + i] = (int8_t) s1[i];
 8001cd4:	69fb      	ldr	r3, [r7, #28]
 8001cd6:	009b      	lsls	r3, r3, #2
 8001cd8:	68fa      	ldr	r2, [r7, #12]
 8001cda:	4413      	add	r3, r2
 8001cdc:	edd3 7a00 	vldr	s15, [r3]
 8001ce0:	4b3a      	ldr	r3, [pc, #232]	; (8001dcc <dsp+0x164>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	461a      	mov	r2, r3
 8001ce6:	4613      	mov	r3, r2
 8001ce8:	009b      	lsls	r3, r3, #2
 8001cea:	4413      	add	r3, r2
 8001cec:	00db      	lsls	r3, r3, #3
 8001cee:	461a      	mov	r2, r3
 8001cf0:	69fb      	ldr	r3, [r7, #28]
 8001cf2:	4413      	add	r3, r2
 8001cf4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001cf8:	edc7 7a00 	vstr	s15, [r7]
 8001cfc:	783a      	ldrb	r2, [r7, #0]
 8001cfe:	b251      	sxtb	r1, r2
 8001d00:	4a33      	ldr	r2, [pc, #204]	; (8001dd0 <dsp+0x168>)
 8001d02:	54d1      	strb	r1, [r2, r3]
      for (int i = 0; i < NUM_FILTERS; i++) {
 8001d04:	69fb      	ldr	r3, [r7, #28]
 8001d06:	3301      	adds	r3, #1
 8001d08:	61fb      	str	r3, [r7, #28]
 8001d0a:	69fb      	ldr	r3, [r7, #28]
 8001d0c:	2b27      	cmp	r3, #39	; 0x27
 8001d0e:	d9e1      	bls.n	8001cd4 <dsp+0x6c>
      }
      memcpy(f, mfsc_buffer + pos * NUM_FILTERS, NUM_FILTERS);
 8001d10:	4b2e      	ldr	r3, [pc, #184]	; (8001dcc <dsp+0x164>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	461a      	mov	r2, r3
 8001d16:	4613      	mov	r3, r2
 8001d18:	009b      	lsls	r3, r3, #2
 8001d1a:	4413      	add	r3, r2
 8001d1c:	00db      	lsls	r3, r3, #3
 8001d1e:	461a      	mov	r2, r3
 8001d20:	4b2b      	ldr	r3, [pc, #172]	; (8001dd0 <dsp+0x168>)
 8001d22:	4413      	add	r3, r2
 8001d24:	2228      	movs	r2, #40	; 0x28
 8001d26:	4619      	mov	r1, r3
 8001d28:	68b8      	ldr	r0, [r7, #8]
 8001d2a:	f007 ffcb 	bl	8009cc4 <memcpy>
      apply_dct2(s1);
 8001d2e:	68f8      	ldr	r0, [r7, #12]
 8001d30:	f7ff febe 	bl	8001ab0 <apply_dct2>
      for (int i = 0; i < NUM_FILTERS; i++) {
 8001d34:	2300      	movs	r3, #0
 8001d36:	61bb      	str	r3, [r7, #24]
 8001d38:	e01a      	b.n	8001d70 <dsp+0x108>
        mfcc_buffer[pos * NUM_FILTERS + i] = (int8_t) s1[i];
 8001d3a:	69bb      	ldr	r3, [r7, #24]
 8001d3c:	009b      	lsls	r3, r3, #2
 8001d3e:	68fa      	ldr	r2, [r7, #12]
 8001d40:	4413      	add	r3, r2
 8001d42:	edd3 7a00 	vldr	s15, [r3]
 8001d46:	4b21      	ldr	r3, [pc, #132]	; (8001dcc <dsp+0x164>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	461a      	mov	r2, r3
 8001d4c:	4613      	mov	r3, r2
 8001d4e:	009b      	lsls	r3, r3, #2
 8001d50:	4413      	add	r3, r2
 8001d52:	00db      	lsls	r3, r3, #3
 8001d54:	461a      	mov	r2, r3
 8001d56:	69bb      	ldr	r3, [r7, #24]
 8001d58:	4413      	add	r3, r2
 8001d5a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d5e:	edc7 7a00 	vstr	s15, [r7]
 8001d62:	783a      	ldrb	r2, [r7, #0]
 8001d64:	b251      	sxtb	r1, r2
 8001d66:	4a1b      	ldr	r2, [pc, #108]	; (8001dd4 <dsp+0x16c>)
 8001d68:	54d1      	strb	r1, [r2, r3]
      for (int i = 0; i < NUM_FILTERS; i++) {
 8001d6a:	69bb      	ldr	r3, [r7, #24]
 8001d6c:	3301      	adds	r3, #1
 8001d6e:	61bb      	str	r3, [r7, #24]
 8001d70:	69bb      	ldr	r3, [r7, #24]
 8001d72:	2b27      	cmp	r3, #39	; 0x27
 8001d74:	d9e1      	bls.n	8001d3a <dsp+0xd2>
      }
      memcpy(f + NUM_FILTERS, mfcc_buffer + pos * NUM_FILTERS, NUM_FILTERS);
 8001d76:	68bb      	ldr	r3, [r7, #8]
 8001d78:	f103 0028 	add.w	r0, r3, #40	; 0x28
 8001d7c:	4b13      	ldr	r3, [pc, #76]	; (8001dcc <dsp+0x164>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	461a      	mov	r2, r3
 8001d82:	4613      	mov	r3, r2
 8001d84:	009b      	lsls	r3, r3, #2
 8001d86:	4413      	add	r3, r2
 8001d88:	00db      	lsls	r3, r3, #3
 8001d8a:	461a      	mov	r2, r3
 8001d8c:	4b11      	ldr	r3, [pc, #68]	; (8001dd4 <dsp+0x16c>)
 8001d8e:	4413      	add	r3, r2
 8001d90:	2228      	movs	r2, #40	; 0x28
 8001d92:	4619      	mov	r1, r3
 8001d94:	f007 ff96 	bl	8009cc4 <memcpy>
    }
  }
  if (++pos >= 200)
 8001d98:	4b0c      	ldr	r3, [pc, #48]	; (8001dcc <dsp+0x164>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	3301      	adds	r3, #1
 8001d9e:	4a0b      	ldr	r2, [pc, #44]	; (8001dcc <dsp+0x164>)
 8001da0:	6013      	str	r3, [r2, #0]
 8001da2:	4b0a      	ldr	r3, [pc, #40]	; (8001dcc <dsp+0x164>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	2bc7      	cmp	r3, #199	; 0xc7
 8001da8:	dd02      	ble.n	8001db0 <dsp+0x148>
    pos = 0;
 8001daa:	4b08      	ldr	r3, [pc, #32]	; (8001dcc <dsp+0x164>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	601a      	str	r2, [r3, #0]

  end = HAL_GetTick();
 8001db0:	f001 f854 	bl	8002e5c <HAL_GetTick>
 8001db4:	6138      	str	r0, [r7, #16]
  elapsed_time = end - start;
 8001db6:	693a      	ldr	r2, [r7, #16]
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	1ad3      	subs	r3, r2, r3
 8001dbc:	4a06      	ldr	r2, [pc, #24]	; (8001dd8 <dsp+0x170>)
 8001dbe:	6013      	str	r3, [r2, #0]
}
 8001dc0:	bf00      	nop
 8001dc2:	3720      	adds	r7, #32
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	2000000d 	.word	0x2000000d
 8001dcc:	200074ec 	.word	0x200074ec
 8001dd0:	2000366c 	.word	0x2000366c
 8001dd4:	200055ac 	.word	0x200055ac
 8001dd8:	200074f4 	.word	0x200074f4

08001ddc <overlap_dsp>:
 *                 [ 5 | 6 ]       a(1/2)
 *                     [ 6 | 7 ]   a(2/2)
 * --- overlap dsp -----------------------
 *                         :
 */
void overlap_dsp(float32_t *buf, mode mode) {
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	f5ad 6d06 	sub.w	sp, sp, #2144	; 0x860
 8001de2:	af02      	add	r7, sp, #8
 8001de4:	f607 0358 	addw	r3, r7, #2136	; 0x858
 8001de8:	f6a3 0354 	subw	r3, r3, #2132	; 0x854
 8001dec:	6018      	str	r0, [r3, #0]
 8001dee:	460a      	mov	r2, r1
 8001df0:	f607 0358 	addw	r3, r7, #2136	; 0x858
 8001df4:	f6a3 0355 	subw	r3, r3, #2133	; 0x855
 8001df8:	701a      	strb	r2, [r3, #0]

  float32_t signal[NN] = { 0.0f };
 8001dfa:	f607 0358 	addw	r3, r7, #2136	; 0x858
 8001dfe:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8001e02:	4618      	mov	r0, r3
 8001e04:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001e08:	461a      	mov	r2, r3
 8001e0a:	2100      	movs	r1, #0
 8001e0c:	f007 fecc 	bl	8009ba8 <memset>
  int8_t features[NUM_FILTERS * 2] = { 0U };
 8001e10:	f607 0358 	addw	r3, r7, #2136	; 0x858
 8001e14:	f5a3 6305 	sub.w	r3, r3, #2128	; 0x850
 8001e18:	2200      	movs	r2, #0
 8001e1a:	601a      	str	r2, [r3, #0]
 8001e1c:	3304      	adds	r3, #4
 8001e1e:	224c      	movs	r2, #76	; 0x4c
 8001e20:	2100      	movs	r1, #0
 8001e22:	4618      	mov	r0, r3
 8001e24:	f007 fec0 	bl	8009ba8 <memset>

  /*---- (1/2) -----------------------------------*/
  arm_copy_f32(buf, signal, NN);
 8001e28:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8001e2c:	f607 0358 	addw	r3, r7, #2136	; 0x858
 8001e30:	f6a3 0354 	subw	r3, r3, #2132	; 0x854
 8001e34:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e38:	6818      	ldr	r0, [r3, #0]
 8001e3a:	f005 f8f3 	bl	8007024 <arm_copy_f32>
  dsp(signal, features, mode);  // (1/2)
 8001e3e:	f607 0358 	addw	r3, r7, #2136	; 0x858
 8001e42:	f6a3 0355 	subw	r3, r3, #2133	; 0x855
 8001e46:	781a      	ldrb	r2, [r3, #0]
 8001e48:	f107 0108 	add.w	r1, r7, #8
 8001e4c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001e50:	4618      	mov	r0, r3
 8001e52:	f7ff ff09 	bl	8001c68 <dsp>

  if (uart_output) {
 8001e56:	4b44      	ldr	r3, [pc, #272]	; (8001f68 <overlap_dsp+0x18c>)
 8001e58:	781b      	ldrb	r3, [r3, #0]
 8001e5a:	b2db      	uxtb	r3, r3
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d034      	beq.n	8001eca <overlap_dsp+0xee>
    switch (mode) {
 8001e60:	f607 0358 	addw	r3, r7, #2136	; 0x858
 8001e64:	f6a3 0355 	subw	r3, r3, #2133	; 0x855
 8001e68:	781b      	ldrb	r3, [r3, #0]
 8001e6a:	2b01      	cmp	r3, #1
 8001e6c:	d002      	beq.n	8001e74 <overlap_dsp+0x98>
 8001e6e:	2b02      	cmp	r3, #2
 8001e70:	d00e      	beq.n	8001e90 <overlap_dsp+0xb4>
 8001e72:	e01b      	b.n	8001eac <overlap_dsp+0xd0>
    case RAW_WAVE:
      uart_tx(signal, NULL, mode, true, true);
 8001e74:	f607 0358 	addw	r3, r7, #2136	; 0x858
 8001e78:	f6a3 0355 	subw	r3, r3, #2133	; 0x855
 8001e7c:	781a      	ldrb	r2, [r3, #0]
 8001e7e:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8001e82:	2301      	movs	r3, #1
 8001e84:	9300      	str	r3, [sp, #0]
 8001e86:	2301      	movs	r3, #1
 8001e88:	2100      	movs	r1, #0
 8001e8a:	f7ff fe2d 	bl	8001ae8 <uart_tx>
      break;
 8001e8e:	e01c      	b.n	8001eca <overlap_dsp+0xee>
    case SFFT:
      uart_tx(signal, NULL, mode, false, true);
 8001e90:	f607 0358 	addw	r3, r7, #2136	; 0x858
 8001e94:	f6a3 0355 	subw	r3, r3, #2133	; 0x855
 8001e98:	781a      	ldrb	r2, [r3, #0]
 8001e9a:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	9300      	str	r3, [sp, #0]
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	2100      	movs	r1, #0
 8001ea6:	f7ff fe1f 	bl	8001ae8 <uart_tx>
      break;
 8001eaa:	e00e      	b.n	8001eca <overlap_dsp+0xee>
    default:
      uart_tx(signal, features, mode, false, true);
 8001eac:	f607 0358 	addw	r3, r7, #2136	; 0x858
 8001eb0:	f6a3 0355 	subw	r3, r3, #2133	; 0x855
 8001eb4:	781a      	ldrb	r2, [r3, #0]
 8001eb6:	f107 0108 	add.w	r1, r7, #8
 8001eba:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	9300      	str	r3, [sp, #0]
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	f7ff fe10 	bl	8001ae8 <uart_tx>
      break;
 8001ec8:	bf00      	nop
    }
  }

  /*---- (2/2) -----------------------------------*/
  arm_copy_f32(buf + NN_HALF, signal, NN);
 8001eca:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ece:	009b      	lsls	r3, r3, #2
 8001ed0:	f607 0258 	addw	r2, r7, #2136	; 0x858
 8001ed4:	f6a2 0254 	subw	r2, r2, #2132	; 0x854
 8001ed8:	6812      	ldr	r2, [r2, #0]
 8001eda:	4413      	add	r3, r2
 8001edc:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8001ee0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f005 f89d 	bl	8007024 <arm_copy_f32>
  dsp(signal, features, mode);  // (2/2)
 8001eea:	f607 0358 	addw	r3, r7, #2136	; 0x858
 8001eee:	f6a3 0355 	subw	r3, r3, #2133	; 0x855
 8001ef2:	781a      	ldrb	r2, [r3, #0]
 8001ef4:	f107 0108 	add.w	r1, r7, #8
 8001ef8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001efc:	4618      	mov	r0, r3
 8001efe:	f7ff feb3 	bl	8001c68 <dsp>

  if (uart_output) {
 8001f02:	4b19      	ldr	r3, [pc, #100]	; (8001f68 <overlap_dsp+0x18c>)
 8001f04:	781b      	ldrb	r3, [r3, #0]
 8001f06:	b2db      	uxtb	r3, r3
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d028      	beq.n	8001f5e <overlap_dsp+0x182>
    switch (mode) {
 8001f0c:	f607 0358 	addw	r3, r7, #2136	; 0x858
 8001f10:	f6a3 0355 	subw	r3, r3, #2133	; 0x855
 8001f14:	781b      	ldrb	r3, [r3, #0]
 8001f16:	2b01      	cmp	r3, #1
 8001f18:	d002      	beq.n	8001f20 <overlap_dsp+0x144>
 8001f1a:	2b02      	cmp	r3, #2
 8001f1c:	d002      	beq.n	8001f24 <overlap_dsp+0x148>
 8001f1e:	e00f      	b.n	8001f40 <overlap_dsp+0x164>
    case RAW_WAVE:
      __NOP();
 8001f20:	bf00      	nop
      break;
 8001f22:	e01c      	b.n	8001f5e <overlap_dsp+0x182>
    case SFFT:
      uart_tx(signal, NULL, mode, true, false);
 8001f24:	f607 0358 	addw	r3, r7, #2136	; 0x858
 8001f28:	f6a3 0355 	subw	r3, r3, #2133	; 0x855
 8001f2c:	781a      	ldrb	r2, [r3, #0]
 8001f2e:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8001f32:	2300      	movs	r3, #0
 8001f34:	9300      	str	r3, [sp, #0]
 8001f36:	2301      	movs	r3, #1
 8001f38:	2100      	movs	r1, #0
 8001f3a:	f7ff fdd5 	bl	8001ae8 <uart_tx>
      break;
 8001f3e:	e00e      	b.n	8001f5e <overlap_dsp+0x182>
    default:
      uart_tx(signal, features, mode, true, false);
 8001f40:	f607 0358 	addw	r3, r7, #2136	; 0x858
 8001f44:	f6a3 0355 	subw	r3, r3, #2133	; 0x855
 8001f48:	781a      	ldrb	r2, [r3, #0]
 8001f4a:	f107 0108 	add.w	r1, r7, #8
 8001f4e:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8001f52:	2300      	movs	r3, #0
 8001f54:	9300      	str	r3, [sp, #0]
 8001f56:	2301      	movs	r3, #1
 8001f58:	f7ff fdc6 	bl	8001ae8 <uart_tx>
      break;
 8001f5c:	bf00      	nop
    }
  }

}
 8001f5e:	bf00      	nop
 8001f60:	f607 0758 	addw	r7, r7, #2136	; 0x858
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	20003662 	.word	0x20003662

08001f6c <dump>:

/*
 * Dump debug info
 */
void dump(void) {
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	af00      	add	r7, sp, #0
  if (debug_output != DISABLED) {
 8001f72:	4b2a      	ldr	r3, [pc, #168]	; (800201c <dump+0xb0>)
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	b2db      	uxtb	r3, r3
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d04b      	beq.n	8002014 <dump+0xa8>
    switch (debug_output) {
 8001f7c:	4b27      	ldr	r3, [pc, #156]	; (800201c <dump+0xb0>)
 8001f7e:	781b      	ldrb	r3, [r3, #0]
 8001f80:	b2db      	uxtb	r3, r3
 8001f82:	2b01      	cmp	r3, #1
 8001f84:	d002      	beq.n	8001f8c <dump+0x20>
 8001f86:	2b02      	cmp	r3, #2
 8001f88:	d036      	beq.n	8001ff8 <dump+0x8c>
      break;
    case ELAPSED_TIME:
      printf("mode: %d, elapsed_time: %lu(msec)\n", output_mode, elapsed_time);
      break;
    default:
      break;
 8001f8a:	e040      	b.n	800200e <dump+0xa2>
      for (int m = 0; m < NUM_FILTERS + 2; m++) {
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	607b      	str	r3, [r7, #4]
 8001f90:	e02b      	b.n	8001fea <dump+0x7e>
        printf("%d:%d,", k_range[m][0], k_range[m][1]);
 8001f92:	4a23      	ldr	r2, [pc, #140]	; (8002020 <dump+0xb4>)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8001f9a:	4a21      	ldr	r2, [pc, #132]	; (8002020 <dump+0xb4>)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	00db      	lsls	r3, r3, #3
 8001fa0:	4413      	add	r3, r2
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	461a      	mov	r2, r3
 8001fa6:	481f      	ldr	r0, [pc, #124]	; (8002024 <dump+0xb8>)
 8001fa8:	f007 fcb0 	bl	800990c <iprintf>
        for (int n = 0; n < FILTER_LENGTH; n++) {
 8001fac:	2300      	movs	r3, #0
 8001fae:	603b      	str	r3, [r7, #0]
 8001fb0:	e012      	b.n	8001fd8 <dump+0x6c>
          printf("%.3f,", filterbank[m][n]);
 8001fb2:	491d      	ldr	r1, [pc, #116]	; (8002028 <dump+0xbc>)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	015a      	lsls	r2, r3, #5
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	4413      	add	r3, r2
 8001fbc:	009b      	lsls	r3, r3, #2
 8001fbe:	440b      	add	r3, r1
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f7fe fac0 	bl	8000548 <__aeabi_f2d>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	460b      	mov	r3, r1
 8001fcc:	4817      	ldr	r0, [pc, #92]	; (800202c <dump+0xc0>)
 8001fce:	f007 fc9d 	bl	800990c <iprintf>
        for (int n = 0; n < FILTER_LENGTH; n++) {
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	3301      	adds	r3, #1
 8001fd6:	603b      	str	r3, [r7, #0]
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	2b1f      	cmp	r3, #31
 8001fdc:	dde9      	ble.n	8001fb2 <dump+0x46>
        printf("\n");
 8001fde:	200a      	movs	r0, #10
 8001fe0:	f007 fca6 	bl	8009930 <putchar>
      for (int m = 0; m < NUM_FILTERS + 2; m++) {
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	3301      	adds	r3, #1
 8001fe8:	607b      	str	r3, [r7, #4]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2b29      	cmp	r3, #41	; 0x29
 8001fee:	d9d0      	bls.n	8001f92 <dump+0x26>
      printf("e\n");
 8001ff0:	480f      	ldr	r0, [pc, #60]	; (8002030 <dump+0xc4>)
 8001ff2:	f007 fcf9 	bl	80099e8 <puts>
      break;
 8001ff6:	e00a      	b.n	800200e <dump+0xa2>
      printf("mode: %d, elapsed_time: %lu(msec)\n", output_mode, elapsed_time);
 8001ff8:	4b0e      	ldr	r3, [pc, #56]	; (8002034 <dump+0xc8>)
 8001ffa:	781b      	ldrb	r3, [r3, #0]
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	4619      	mov	r1, r3
 8002000:	4b0d      	ldr	r3, [pc, #52]	; (8002038 <dump+0xcc>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	461a      	mov	r2, r3
 8002006:	480d      	ldr	r0, [pc, #52]	; (800203c <dump+0xd0>)
 8002008:	f007 fc80 	bl	800990c <iprintf>
      break;
 800200c:	bf00      	nop
    }
    debug_output = DISABLED;
 800200e:	4b03      	ldr	r3, [pc, #12]	; (800201c <dump+0xb0>)
 8002010:	2200      	movs	r2, #0
 8002012:	701a      	strb	r2, [r3, #0]
  }
}
 8002014:	bf00      	nop
 8002016:	3708      	adds	r7, #8
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}
 800201c:	200074f0 	.word	0x200074f0
 8002020:	20001f68 	.word	0x20001f68
 8002024:	0800cd98 	.word	0x0800cd98
 8002028:	20000a68 	.word	0x20000a68
 800202c:	0800cda0 	.word	0x0800cda0
 8002030:	0800cda8 	.word	0x0800cda8
 8002034:	2000000c 	.word	0x2000000c
 8002038:	200074f4 	.word	0x200074f4
 800203c:	0800cdac 	.word	0x0800cdac

08002040 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8002040:	b580      	push	{r7, lr}
 8002042:	f5ad 5de0 	sub.w	sp, sp, #7168	; 0x1c00
 8002046:	b084      	sub	sp, #16
 8002048:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
// Audio sample rate and period
  float32_t f_s;

// DMA peripheral-to-memory double buffer
  int32_t input_buf[NN * 2] = { 0 };
 800204a:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 800204e:	3b0c      	subs	r3, #12
 8002050:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002054:	2100      	movs	r1, #0
 8002056:	4618      	mov	r0, r3
 8002058:	f007 fda6 	bl	8009ba8 <memset>

// PCM data store for further processing (FFT etc)
  float32_t signal_buf[NN + NN / 2] = { 0.0f };  // NN/2 overlap
 800205c:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8002060:	f6a3 430c 	subw	r3, r3, #3084	; 0xc0c
 8002064:	4618      	mov	r0, r3
 8002066:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800206a:	461a      	mov	r2, r3
 800206c:	2100      	movs	r1, #0
 800206e:	f007 fd9b 	bl	8009ba8 <memset>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002072:	f000 fe83 	bl	8002d7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002076:	f000 f905 	bl	8002284 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800207a:	f000 fa11 	bl	80024a0 <MX_GPIO_Init>
  MX_DMA_Init();
 800207e:	f000 f9e9 	bl	8002454 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8002082:	f000 f9b7 	bl	80023f4 <MX_USART2_UART_Init>
  MX_DFSDM1_Init();
 8002086:	f000 f94f 	bl	8002328 <MX_DFSDM1_Init>
  /* USER CODE BEGIN 2 */

  f_s = SystemCoreClock / hdfsdm1_channel3.Init.OutputClock.Divider
 800208a:	4b76      	ldr	r3, [pc, #472]	; (8002264 <main+0x224>)
 800208c:	681a      	ldr	r2, [r3, #0]
 800208e:	4b76      	ldr	r3, [pc, #472]	; (8002268 <main+0x228>)
 8002090:	68db      	ldr	r3, [r3, #12]
 8002092:	fbb2 f2f3 	udiv	r2, r2, r3
      / hdfsdm1_filter0.Init.FilterParam.Oversampling
 8002096:	4b75      	ldr	r3, [pc, #468]	; (800226c <main+0x22c>)
 8002098:	6a1b      	ldr	r3, [r3, #32]
 800209a:	fbb2 f2f3 	udiv	r2, r2, r3
      / hdfsdm1_filter0.Init.FilterParam.IntOversampling;
 800209e:	4b73      	ldr	r3, [pc, #460]	; (800226c <main+0x22c>)
 80020a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020a2:	fbb2 f3f3 	udiv	r3, r2, r3
  f_s = SystemCoreClock / hdfsdm1_channel3.Init.OutputClock.Divider
 80020a6:	ee07 3a90 	vmov	s15, r3
 80020aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020ae:	f507 53e0 	add.w	r3, r7, #7168	; 0x1c00
 80020b2:	f103 0304 	add.w	r3, r3, #4
 80020b6:	edc3 7a00 	vstr	s15, [r3]

// DSP initialization
  init_dsp(f_s);
 80020ba:	f507 53e0 	add.w	r3, r7, #7168	; 0x1c00
 80020be:	f103 0304 	add.w	r3, r3, #4
 80020c2:	ed93 0a00 	vldr	s0, [r3]
 80020c6:	f7ff fb67 	bl	8001798 <init_dsp>

  if (HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm1_filter0, input_buf, NN * 2)
 80020ca:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80020ce:	3b0c      	subs	r3, #12
 80020d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020d4:	4619      	mov	r1, r3
 80020d6:	4865      	ldr	r0, [pc, #404]	; (800226c <main+0x22c>)
 80020d8:	f001 f9be 	bl	8003458 <HAL_DFSDM_FilterRegularStart_DMA>
 80020dc:	4603      	mov	r3, r0
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d001      	beq.n	80020e6 <main+0xa6>
      != HAL_OK) {
    Error_Handler();
 80020e2:	f000 fb49 	bl	8002778 <Error_Handler>
  }

// Enable UART receive interrupt to receive a command
// from an application processor
  HAL_UART_Receive_IT(&huart2, rxbuf, 1);
 80020e6:	2201      	movs	r2, #1
 80020e8:	4961      	ldr	r1, [pc, #388]	; (8002270 <main+0x230>)
 80020ea:	4862      	ldr	r0, [pc, #392]	; (8002274 <main+0x234>)
 80020ec:	f003 fb40 	bl	8005770 <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
    // Wait for next PCM samples from M1
    if (new_pcm_data_a) {  // 1st half of the buffer
 80020f0:	4b61      	ldr	r3, [pc, #388]	; (8002278 <main+0x238>)
 80020f2:	781b      	ldrb	r3, [r3, #0]
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d055      	beq.n	80021a6 <main+0x166>

      // Overlap
      arm_copy_f32(signal_buf + NN, signal_buf, NN_HALF);
 80020fa:	f107 0310 	add.w	r3, r7, #16
 80020fe:	3b0c      	subs	r3, #12
 8002100:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002104:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002108:	f107 0110 	add.w	r1, r7, #16
 800210c:	390c      	subs	r1, #12
 800210e:	4618      	mov	r0, r3
 8002110:	f004 ff88 	bl	8007024 <arm_copy_f32>

      // Bit shift to obtain 16-bit PCM
      for (uint32_t n = 0; n < NN; n++) {
 8002114:	2300      	movs	r3, #0
 8002116:	f507 52e0 	add.w	r2, r7, #7168	; 0x1c00
 800211a:	f102 020c 	add.w	r2, r2, #12
 800211e:	6013      	str	r3, [r2, #0]
 8002120:	e02c      	b.n	800217c <main+0x13c>
        signal_buf[n + NN_HALF] = (float32_t) (input_buf[n]
 8002122:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8002126:	461a      	mov	r2, r3
 8002128:	f507 53e0 	add.w	r3, r7, #7168	; 0x1c00
 800212c:	f103 030c 	add.w	r3, r3, #12
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	4413      	add	r3, r2
 8002136:	f853 3c0c 	ldr.w	r3, [r3, #-12]
            >> REGISTER_BIT_SHIFT);
 800213a:	1219      	asrs	r1, r3, #8
        signal_buf[n + NN_HALF] = (float32_t) (input_buf[n]
 800213c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002140:	461a      	mov	r2, r3
 8002142:	f507 53e0 	add.w	r3, r7, #7168	; 0x1c00
 8002146:	f103 030c 	add.w	r3, r3, #12
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4413      	add	r3, r2
 800214e:	ee07 1a90 	vmov	s15, r1
 8002152:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002156:	f507 6241 	add.w	r2, r7, #3088	; 0xc10
 800215a:	f6a2 420c 	subw	r2, r2, #3084	; 0xc0c
 800215e:	009b      	lsls	r3, r3, #2
 8002160:	4413      	add	r3, r2
 8002162:	edc3 7a00 	vstr	s15, [r3]
      for (uint32_t n = 0; n < NN; n++) {
 8002166:	f507 53e0 	add.w	r3, r7, #7168	; 0x1c00
 800216a:	f103 030c 	add.w	r3, r3, #12
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	3301      	adds	r3, #1
 8002172:	f507 52e0 	add.w	r2, r7, #7168	; 0x1c00
 8002176:	f102 020c 	add.w	r2, r2, #12
 800217a:	6013      	str	r3, [r2, #0]
 800217c:	f507 53e0 	add.w	r3, r7, #7168	; 0x1c00
 8002180:	f103 030c 	add.w	r3, r3, #12
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800218a:	d3ca      	bcc.n	8002122 <main+0xe2>
      }

      // Overlap dsp
      overlap_dsp(signal_buf, output_mode);
 800218c:	4b3b      	ldr	r3, [pc, #236]	; (800227c <main+0x23c>)
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	b2da      	uxtb	r2, r3
 8002192:	f107 0310 	add.w	r3, r7, #16
 8002196:	3b0c      	subs	r3, #12
 8002198:	4611      	mov	r1, r2
 800219a:	4618      	mov	r0, r3
 800219c:	f7ff fe1e 	bl	8001ddc <overlap_dsp>

      new_pcm_data_a = false;
 80021a0:	4b35      	ldr	r3, [pc, #212]	; (8002278 <main+0x238>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	701a      	strb	r2, [r3, #0]

    }

    if (new_pcm_data_b) {  // 2nd half of the buffer
 80021a6:	4b36      	ldr	r3, [pc, #216]	; (8002280 <main+0x240>)
 80021a8:	781b      	ldrb	r3, [r3, #0]
 80021aa:	b2db      	uxtb	r3, r3
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d056      	beq.n	800225e <main+0x21e>

      // Overlap
      arm_copy_f32(signal_buf + NN, signal_buf, NN_HALF);
 80021b0:	f107 0310 	add.w	r3, r7, #16
 80021b4:	3b0c      	subs	r3, #12
 80021b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80021ba:	f44f 7280 	mov.w	r2, #256	; 0x100
 80021be:	f107 0110 	add.w	r1, r7, #16
 80021c2:	390c      	subs	r1, #12
 80021c4:	4618      	mov	r0, r3
 80021c6:	f004 ff2d 	bl	8007024 <arm_copy_f32>

      // Bit shift to obtain 16-bit PCM
      for (uint32_t n = 0; n < NN; n++) {
 80021ca:	2300      	movs	r3, #0
 80021cc:	f507 52e0 	add.w	r2, r7, #7168	; 0x1c00
 80021d0:	f102 0208 	add.w	r2, r2, #8
 80021d4:	6013      	str	r3, [r2, #0]
 80021d6:	e02d      	b.n	8002234 <main+0x1f4>
        signal_buf[n + NN_HALF] = (float32_t) (input_buf[NN + n]
 80021d8:	f507 53e0 	add.w	r3, r7, #7168	; 0x1c00
 80021dc:	f103 0308 	add.w	r3, r3, #8
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80021e6:	f507 6241 	add.w	r2, r7, #3088	; 0xc10
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	4413      	add	r3, r2
 80021ee:	f853 3c0c 	ldr.w	r3, [r3, #-12]
            >> REGISTER_BIT_SHIFT);
 80021f2:	1219      	asrs	r1, r3, #8
        signal_buf[n + NN_HALF] = (float32_t) (input_buf[NN + n]
 80021f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021f8:	461a      	mov	r2, r3
 80021fa:	f507 53e0 	add.w	r3, r7, #7168	; 0x1c00
 80021fe:	f103 0308 	add.w	r3, r3, #8
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4413      	add	r3, r2
 8002206:	ee07 1a90 	vmov	s15, r1
 800220a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800220e:	f507 6241 	add.w	r2, r7, #3088	; 0xc10
 8002212:	f6a2 420c 	subw	r2, r2, #3084	; 0xc0c
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	4413      	add	r3, r2
 800221a:	edc3 7a00 	vstr	s15, [r3]
      for (uint32_t n = 0; n < NN; n++) {
 800221e:	f507 53e0 	add.w	r3, r7, #7168	; 0x1c00
 8002222:	f103 0308 	add.w	r3, r3, #8
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	3301      	adds	r3, #1
 800222a:	f507 52e0 	add.w	r2, r7, #7168	; 0x1c00
 800222e:	f102 0208 	add.w	r2, r2, #8
 8002232:	6013      	str	r3, [r2, #0]
 8002234:	f507 53e0 	add.w	r3, r7, #7168	; 0x1c00
 8002238:	f103 0308 	add.w	r3, r3, #8
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002242:	d3c9      	bcc.n	80021d8 <main+0x198>
      }

      // Overlap dsp
      overlap_dsp(signal_buf, output_mode);
 8002244:	4b0d      	ldr	r3, [pc, #52]	; (800227c <main+0x23c>)
 8002246:	781b      	ldrb	r3, [r3, #0]
 8002248:	b2da      	uxtb	r2, r3
 800224a:	f107 0310 	add.w	r3, r7, #16
 800224e:	3b0c      	subs	r3, #12
 8002250:	4611      	mov	r1, r2
 8002252:	4618      	mov	r0, r3
 8002254:	f7ff fdc2 	bl	8001ddc <overlap_dsp>

      new_pcm_data_b = false;
 8002258:	4b09      	ldr	r3, [pc, #36]	; (8002280 <main+0x240>)
 800225a:	2200      	movs	r2, #0
 800225c:	701a      	strb	r2, [r3, #0]
    }

    // Dump debug info
    dump();
 800225e:	f7ff fe85 	bl	8001f6c <dump>
    if (new_pcm_data_a) {  // 1st half of the buffer
 8002262:	e745      	b.n	80020f0 <main+0xb0>
 8002264:	20000010 	.word	0x20000010
 8002268:	20003510 	.word	0x20003510
 800226c:	200034bc 	.word	0x200034bc
 8002270:	20003668 	.word	0x20003668
 8002274:	20003590 	.word	0x20003590
 8002278:	20003660 	.word	0x20003660
 800227c:	2000000c 	.word	0x2000000c
 8002280:	20003661 	.word	0x20003661

08002284 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8002284:	b580      	push	{r7, lr}
 8002286:	b096      	sub	sp, #88	; 0x58
 8002288:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800228a:	f107 0314 	add.w	r3, r7, #20
 800228e:	2244      	movs	r2, #68	; 0x44
 8002290:	2100      	movs	r1, #0
 8002292:	4618      	mov	r0, r3
 8002294:	f007 fc88 	bl	8009ba8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8002298:	463b      	mov	r3, r7
 800229a:	2200      	movs	r2, #0
 800229c:	601a      	str	r2, [r3, #0]
 800229e:	605a      	str	r2, [r3, #4]
 80022a0:	609a      	str	r2, [r3, #8]
 80022a2:	60da      	str	r2, [r3, #12]
 80022a4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK) {
 80022a6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80022aa:	f001 fe77 	bl	8003f9c <HAL_PWREx_ControlVoltageScaling>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d001      	beq.n	80022b8 <SystemClock_Config+0x34>
    Error_Handler();
 80022b4:	f000 fa60 	bl	8002778 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80022b8:	2302      	movs	r3, #2
 80022ba:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80022bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022c0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80022c2:	2310      	movs	r3, #16
 80022c4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022c6:	2302      	movs	r3, #2
 80022c8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80022ca:	2302      	movs	r3, #2
 80022cc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80022ce:	2301      	movs	r3, #1
 80022d0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80022d2:	230a      	movs	r3, #10
 80022d4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80022d6:	2307      	movs	r3, #7
 80022d8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80022da:	2302      	movs	r3, #2
 80022dc:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80022de:	2302      	movs	r3, #2
 80022e0:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80022e2:	f107 0314 	add.w	r3, r7, #20
 80022e6:	4618      	mov	r0, r3
 80022e8:	f001 feae 	bl	8004048 <HAL_RCC_OscConfig>
 80022ec:	4603      	mov	r3, r0
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d001      	beq.n	80022f6 <SystemClock_Config+0x72>
    Error_Handler();
 80022f2:	f000 fa41 	bl	8002778 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80022f6:	230f      	movs	r3, #15
 80022f8:	603b      	str	r3, [r7, #0]
      | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022fa:	2303      	movs	r3, #3
 80022fc:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022fe:	2300      	movs	r3, #0
 8002300:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002302:	2300      	movs	r3, #0
 8002304:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002306:	2300      	movs	r3, #0
 8002308:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 800230a:	463b      	mov	r3, r7
 800230c:	2104      	movs	r1, #4
 800230e:	4618      	mov	r0, r3
 8002310:	f002 fa76 	bl	8004800 <HAL_RCC_ClockConfig>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	d001      	beq.n	800231e <SystemClock_Config+0x9a>
    Error_Handler();
 800231a:	f000 fa2d 	bl	8002778 <Error_Handler>
  }
}
 800231e:	bf00      	nop
 8002320:	3758      	adds	r7, #88	; 0x58
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
	...

08002328 <MX_DFSDM1_Init>:
/**
 * @brief DFSDM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_DFSDM1_Init(void) {
 8002328:	b580      	push	{r7, lr}
 800232a:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 800232c:	4b2c      	ldr	r3, [pc, #176]	; (80023e0 <MX_DFSDM1_Init+0xb8>)
 800232e:	4a2d      	ldr	r2, [pc, #180]	; (80023e4 <MX_DFSDM1_Init+0xbc>)
 8002330:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 8002332:	4b2b      	ldr	r3, [pc, #172]	; (80023e0 <MX_DFSDM1_Init+0xb8>)
 8002334:	2200      	movs	r2, #0
 8002336:	605a      	str	r2, [r3, #4]
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 8002338:	4b29      	ldr	r3, [pc, #164]	; (80023e0 <MX_DFSDM1_Init+0xb8>)
 800233a:	2201      	movs	r2, #1
 800233c:	721a      	strb	r2, [r3, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 800233e:	4b28      	ldr	r3, [pc, #160]	; (80023e0 <MX_DFSDM1_Init+0xb8>)
 8002340:	2201      	movs	r2, #1
 8002342:	725a      	strb	r2, [r3, #9]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC4_ORDER;
 8002344:	4b26      	ldr	r3, [pc, #152]	; (80023e0 <MX_DFSDM1_Init+0xb8>)
 8002346:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800234a:	61da      	str	r2, [r3, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 64;
 800234c:	4b24      	ldr	r3, [pc, #144]	; (80023e0 <MX_DFSDM1_Init+0xb8>)
 800234e:	2240      	movs	r2, #64	; 0x40
 8002350:	621a      	str	r2, [r3, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 8002352:	4b23      	ldr	r3, [pc, #140]	; (80023e0 <MX_DFSDM1_Init+0xb8>)
 8002354:	2201      	movs	r2, #1
 8002356:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK) {
 8002358:	4821      	ldr	r0, [pc, #132]	; (80023e0 <MX_DFSDM1_Init+0xb8>)
 800235a:	f000 ff5d 	bl	8003218 <HAL_DFSDM_FilterInit>
 800235e:	4603      	mov	r3, r0
 8002360:	2b00      	cmp	r3, #0
 8002362:	d001      	beq.n	8002368 <MX_DFSDM1_Init+0x40>
    Error_Handler();
 8002364:	f000 fa08 	bl	8002778 <Error_Handler>
  }
  hdfsdm1_channel3.Instance = DFSDM1_Channel3;
 8002368:	4b1f      	ldr	r3, [pc, #124]	; (80023e8 <MX_DFSDM1_Init+0xc0>)
 800236a:	4a20      	ldr	r2, [pc, #128]	; (80023ec <MX_DFSDM1_Init+0xc4>)
 800236c:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel3.Init.OutputClock.Activation = ENABLE;
 800236e:	4b1e      	ldr	r3, [pc, #120]	; (80023e8 <MX_DFSDM1_Init+0xc0>)
 8002370:	2201      	movs	r2, #1
 8002372:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel3.Init.OutputClock.Selection =
 8002374:	4b1c      	ldr	r3, [pc, #112]	; (80023e8 <MX_DFSDM1_Init+0xc0>)
 8002376:	2200      	movs	r2, #0
 8002378:	609a      	str	r2, [r3, #8]
  DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
  hdfsdm1_channel3.Init.OutputClock.Divider = 64;
 800237a:	4b1b      	ldr	r3, [pc, #108]	; (80023e8 <MX_DFSDM1_Init+0xc0>)
 800237c:	2240      	movs	r2, #64	; 0x40
 800237e:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel3.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8002380:	4b19      	ldr	r3, [pc, #100]	; (80023e8 <MX_DFSDM1_Init+0xc0>)
 8002382:	2200      	movs	r2, #0
 8002384:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel3.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8002386:	4b18      	ldr	r3, [pc, #96]	; (80023e8 <MX_DFSDM1_Init+0xc0>)
 8002388:	2200      	movs	r2, #0
 800238a:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel3.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 800238c:	4b16      	ldr	r3, [pc, #88]	; (80023e8 <MX_DFSDM1_Init+0xc0>)
 800238e:	2200      	movs	r2, #0
 8002390:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel3.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8002392:	4b15      	ldr	r3, [pc, #84]	; (80023e8 <MX_DFSDM1_Init+0xc0>)
 8002394:	2200      	movs	r2, #0
 8002396:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel3.Init.SerialInterface.SpiClock =
 8002398:	4b13      	ldr	r3, [pc, #76]	; (80023e8 <MX_DFSDM1_Init+0xc0>)
 800239a:	2204      	movs	r2, #4
 800239c:	621a      	str	r2, [r3, #32]
  DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
  hdfsdm1_channel3.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 800239e:	4b12      	ldr	r3, [pc, #72]	; (80023e8 <MX_DFSDM1_Init+0xc0>)
 80023a0:	2200      	movs	r2, #0
 80023a2:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel3.Init.Awd.Oversampling = 1;
 80023a4:	4b10      	ldr	r3, [pc, #64]	; (80023e8 <MX_DFSDM1_Init+0xc0>)
 80023a6:	2201      	movs	r2, #1
 80023a8:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel3.Init.Offset = 0;
 80023aa:	4b0f      	ldr	r3, [pc, #60]	; (80023e8 <MX_DFSDM1_Init+0xc0>)
 80023ac:	2200      	movs	r2, #0
 80023ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel3.Init.RightBitShift = 0x1;
 80023b0:	4b0d      	ldr	r3, [pc, #52]	; (80023e8 <MX_DFSDM1_Init+0xc0>)
 80023b2:	2201      	movs	r2, #1
 80023b4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel3) != HAL_OK) {
 80023b6:	480c      	ldr	r0, [pc, #48]	; (80023e8 <MX_DFSDM1_Init+0xc0>)
 80023b8:	f000 fe6e 	bl	8003098 <HAL_DFSDM_ChannelInit>
 80023bc:	4603      	mov	r3, r0
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d001      	beq.n	80023c6 <MX_DFSDM1_Init+0x9e>
    Error_Handler();
 80023c2:	f000 f9d9 	bl	8002778 <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_3,
 80023c6:	2201      	movs	r2, #1
 80023c8:	4909      	ldr	r1, [pc, #36]	; (80023f0 <MX_DFSDM1_Init+0xc8>)
 80023ca:	4805      	ldr	r0, [pc, #20]	; (80023e0 <MX_DFSDM1_Init+0xb8>)
 80023cc:	f000 fffe 	bl	80033cc <HAL_DFSDM_FilterConfigRegChannel>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d001      	beq.n	80023da <MX_DFSDM1_Init+0xb2>
  DFSDM_CONTINUOUS_CONV_ON) != HAL_OK) {
    Error_Handler();
 80023d6:	f000 f9cf 	bl	8002778 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80023da:	bf00      	nop
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	200034bc 	.word	0x200034bc
 80023e4:	40016100 	.word	0x40016100
 80023e8:	20003510 	.word	0x20003510
 80023ec:	40016060 	.word	0x40016060
 80023f0:	00030008 	.word	0x00030008

080023f4 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80023f8:	4b14      	ldr	r3, [pc, #80]	; (800244c <MX_USART2_UART_Init+0x58>)
 80023fa:	4a15      	ldr	r2, [pc, #84]	; (8002450 <MX_USART2_UART_Init+0x5c>)
 80023fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 460800;
 80023fe:	4b13      	ldr	r3, [pc, #76]	; (800244c <MX_USART2_UART_Init+0x58>)
 8002400:	f44f 22e1 	mov.w	r2, #460800	; 0x70800
 8002404:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002406:	4b11      	ldr	r3, [pc, #68]	; (800244c <MX_USART2_UART_Init+0x58>)
 8002408:	2200      	movs	r2, #0
 800240a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800240c:	4b0f      	ldr	r3, [pc, #60]	; (800244c <MX_USART2_UART_Init+0x58>)
 800240e:	2200      	movs	r2, #0
 8002410:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002412:	4b0e      	ldr	r3, [pc, #56]	; (800244c <MX_USART2_UART_Init+0x58>)
 8002414:	2200      	movs	r2, #0
 8002416:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002418:	4b0c      	ldr	r3, [pc, #48]	; (800244c <MX_USART2_UART_Init+0x58>)
 800241a:	220c      	movs	r2, #12
 800241c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800241e:	4b0b      	ldr	r3, [pc, #44]	; (800244c <MX_USART2_UART_Init+0x58>)
 8002420:	2200      	movs	r2, #0
 8002422:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002424:	4b09      	ldr	r3, [pc, #36]	; (800244c <MX_USART2_UART_Init+0x58>)
 8002426:	2200      	movs	r2, #0
 8002428:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800242a:	4b08      	ldr	r3, [pc, #32]	; (800244c <MX_USART2_UART_Init+0x58>)
 800242c:	2200      	movs	r2, #0
 800242e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002430:	4b06      	ldr	r3, [pc, #24]	; (800244c <MX_USART2_UART_Init+0x58>)
 8002432:	2200      	movs	r2, #0
 8002434:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK) {
 8002436:	4805      	ldr	r0, [pc, #20]	; (800244c <MX_USART2_UART_Init+0x58>)
 8002438:	f003 f8c2 	bl	80055c0 <HAL_UART_Init>
 800243c:	4603      	mov	r3, r0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d001      	beq.n	8002446 <MX_USART2_UART_Init+0x52>
    Error_Handler();
 8002442:	f000 f999 	bl	8002778 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002446:	bf00      	nop
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	20003590 	.word	0x20003590
 8002450:	40004400 	.word	0x40004400

08002454 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8002454:	b580      	push	{r7, lr}
 8002456:	b082      	sub	sp, #8
 8002458:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800245a:	4b10      	ldr	r3, [pc, #64]	; (800249c <MX_DMA_Init+0x48>)
 800245c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800245e:	4a0f      	ldr	r2, [pc, #60]	; (800249c <MX_DMA_Init+0x48>)
 8002460:	f043 0301 	orr.w	r3, r3, #1
 8002464:	6493      	str	r3, [r2, #72]	; 0x48
 8002466:	4b0d      	ldr	r3, [pc, #52]	; (800249c <MX_DMA_Init+0x48>)
 8002468:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800246a:	f003 0301 	and.w	r3, r3, #1
 800246e:	607b      	str	r3, [r7, #4]
 8002470:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8002472:	2200      	movs	r2, #0
 8002474:	2100      	movs	r1, #0
 8002476:	200e      	movs	r0, #14
 8002478:	f000 fdd7 	bl	800302a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800247c:	200e      	movs	r0, #14
 800247e:	f000 fdf0 	bl	8003062 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8002482:	2200      	movs	r2, #0
 8002484:	2100      	movs	r1, #0
 8002486:	2011      	movs	r0, #17
 8002488:	f000 fdcf 	bl	800302a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 800248c:	2011      	movs	r0, #17
 800248e:	f000 fde8 	bl	8003062 <HAL_NVIC_EnableIRQ>

}
 8002492:	bf00      	nop
 8002494:	3708      	adds	r7, #8
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	40021000 	.word	0x40021000

080024a0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b08a      	sub	sp, #40	; 0x28
 80024a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80024a6:	f107 0314 	add.w	r3, r7, #20
 80024aa:	2200      	movs	r2, #0
 80024ac:	601a      	str	r2, [r3, #0]
 80024ae:	605a      	str	r2, [r3, #4]
 80024b0:	609a      	str	r2, [r3, #8]
 80024b2:	60da      	str	r2, [r3, #12]
 80024b4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024b6:	4b2b      	ldr	r3, [pc, #172]	; (8002564 <MX_GPIO_Init+0xc4>)
 80024b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024ba:	4a2a      	ldr	r2, [pc, #168]	; (8002564 <MX_GPIO_Init+0xc4>)
 80024bc:	f043 0304 	orr.w	r3, r3, #4
 80024c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024c2:	4b28      	ldr	r3, [pc, #160]	; (8002564 <MX_GPIO_Init+0xc4>)
 80024c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024c6:	f003 0304 	and.w	r3, r3, #4
 80024ca:	613b      	str	r3, [r7, #16]
 80024cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80024ce:	4b25      	ldr	r3, [pc, #148]	; (8002564 <MX_GPIO_Init+0xc4>)
 80024d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024d2:	4a24      	ldr	r2, [pc, #144]	; (8002564 <MX_GPIO_Init+0xc4>)
 80024d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024da:	4b22      	ldr	r3, [pc, #136]	; (8002564 <MX_GPIO_Init+0xc4>)
 80024dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024e2:	60fb      	str	r3, [r7, #12]
 80024e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80024e6:	4b1f      	ldr	r3, [pc, #124]	; (8002564 <MX_GPIO_Init+0xc4>)
 80024e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024ea:	4a1e      	ldr	r2, [pc, #120]	; (8002564 <MX_GPIO_Init+0xc4>)
 80024ec:	f043 0301 	orr.w	r3, r3, #1
 80024f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024f2:	4b1c      	ldr	r3, [pc, #112]	; (8002564 <MX_GPIO_Init+0xc4>)
 80024f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024f6:	f003 0301 	and.w	r3, r3, #1
 80024fa:	60bb      	str	r3, [r7, #8]
 80024fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024fe:	4b19      	ldr	r3, [pc, #100]	; (8002564 <MX_GPIO_Init+0xc4>)
 8002500:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002502:	4a18      	ldr	r2, [pc, #96]	; (8002564 <MX_GPIO_Init+0xc4>)
 8002504:	f043 0302 	orr.w	r3, r3, #2
 8002508:	64d3      	str	r3, [r2, #76]	; 0x4c
 800250a:	4b16      	ldr	r3, [pc, #88]	; (8002564 <MX_GPIO_Init+0xc4>)
 800250c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800250e:	f003 0302 	and.w	r3, r3, #2
 8002512:	607b      	str	r3, [r7, #4]
 8002514:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002516:	2200      	movs	r2, #0
 8002518:	2120      	movs	r1, #32
 800251a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800251e:	f001 fd17 	bl	8003f50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002522:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002526:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002528:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800252c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800252e:	2300      	movs	r3, #0
 8002530:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002532:	f107 0314 	add.w	r3, r7, #20
 8002536:	4619      	mov	r1, r3
 8002538:	480b      	ldr	r0, [pc, #44]	; (8002568 <MX_GPIO_Init+0xc8>)
 800253a:	f001 fb5f 	bl	8003bfc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800253e:	2320      	movs	r3, #32
 8002540:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002542:	2301      	movs	r3, #1
 8002544:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002546:	2300      	movs	r3, #0
 8002548:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800254a:	2300      	movs	r3, #0
 800254c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800254e:	f107 0314 	add.w	r3, r7, #20
 8002552:	4619      	mov	r1, r3
 8002554:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002558:	f001 fb50 	bl	8003bfc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 800255c:	bf00      	nop
 800255e:	3728      	adds	r7, #40	; 0x28
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}
 8002564:	40021000 	.word	0x40021000
 8002568:	48000800 	.word	0x48000800

0800256c <HAL_DFSDM_FilterRegConvHalfCpltCallback>:
 * @brief  Half regular conversion complete callback.
 * @param  hdfsdm_filter DFSDM filter handle.
 * @retval None
 */
void HAL_DFSDM_FilterRegConvHalfCpltCallback(
    DFSDM_Filter_HandleTypeDef *hdfsdm_filter) {
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  if (!new_pcm_data_a && (hdfsdm_filter == &hdfsdm1_filter0)) {
 8002574:	4b0a      	ldr	r3, [pc, #40]	; (80025a0 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x34>)
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	b2db      	uxtb	r3, r3
 800257a:	f083 0301 	eor.w	r3, r3, #1
 800257e:	b2db      	uxtb	r3, r3
 8002580:	2b00      	cmp	r3, #0
 8002582:	d006      	beq.n	8002592 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	4a07      	ldr	r2, [pc, #28]	; (80025a4 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x38>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d102      	bne.n	8002592 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x26>
    new_pcm_data_a = true;  // ready for 1st half of the buffer
 800258c:	4b04      	ldr	r3, [pc, #16]	; (80025a0 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x34>)
 800258e:	2201      	movs	r2, #1
 8002590:	701a      	strb	r2, [r3, #0]
  }
}
 8002592:	bf00      	nop
 8002594:	370c      	adds	r7, #12
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	20003660 	.word	0x20003660
 80025a4:	200034bc 	.word	0x200034bc

080025a8 <HAL_DFSDM_FilterRegConvCpltCallback>:
 using HAL_DFSDM_FilterGetRegularValue.
 * @param  hdfsdm_filter : DFSDM filter handle.
 * @retval None
 */
void HAL_DFSDM_FilterRegConvCpltCallback(
    DFSDM_Filter_HandleTypeDef *hdfsdm_filter) {
 80025a8:	b480      	push	{r7}
 80025aa:	b083      	sub	sp, #12
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  if (!new_pcm_data_b && (hdfsdm_filter == &hdfsdm1_filter0)) {
 80025b0:	4b0a      	ldr	r3, [pc, #40]	; (80025dc <HAL_DFSDM_FilterRegConvCpltCallback+0x34>)
 80025b2:	781b      	ldrb	r3, [r3, #0]
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	f083 0301 	eor.w	r3, r3, #1
 80025ba:	b2db      	uxtb	r3, r3
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d006      	beq.n	80025ce <HAL_DFSDM_FilterRegConvCpltCallback+0x26>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	4a07      	ldr	r2, [pc, #28]	; (80025e0 <HAL_DFSDM_FilterRegConvCpltCallback+0x38>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d102      	bne.n	80025ce <HAL_DFSDM_FilterRegConvCpltCallback+0x26>
    new_pcm_data_b = true;  // ready for 2nd half of the buffer
 80025c8:	4b04      	ldr	r3, [pc, #16]	; (80025dc <HAL_DFSDM_FilterRegConvCpltCallback+0x34>)
 80025ca:	2201      	movs	r2, #1
 80025cc:	701a      	strb	r2, [r3, #0]
  }
}
 80025ce:	bf00      	nop
 80025d0:	370c      	adds	r7, #12
 80025d2:	46bd      	mov	sp, r7
 80025d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d8:	4770      	bx	lr
 80025da:	bf00      	nop
 80025dc:	20003661 	.word	0x20003661
 80025e0:	200034bc 	.word	0x200034bc

080025e4 <_write>:
/**
 * @brief  Retargets the C library printf function to the USART.
 * @param  None
 * @retval None
 */
int _write(int file, char *ptr, int len) {
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b084      	sub	sp, #16
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	60f8      	str	r0, [r7, #12]
 80025ec:	60b9      	str	r1, [r7, #8]
 80025ee:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*) ptr, (uint16_t) len, 0xFFFFFFFF);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	b29a      	uxth	r2, r3
 80025f4:	f04f 33ff 	mov.w	r3, #4294967295
 80025f8:	68b9      	ldr	r1, [r7, #8]
 80025fa:	4804      	ldr	r0, [pc, #16]	; (800260c <_write+0x28>)
 80025fc:	f003 f82e 	bl	800565c <HAL_UART_Transmit>
  return len;
 8002600:	687b      	ldr	r3, [r7, #4]
}
 8002602:	4618      	mov	r0, r3
 8002604:	3710      	adds	r7, #16
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}
 800260a:	bf00      	nop
 800260c:	20003590 	.word	0x20003590

08002610 <HAL_UART_RxCpltCallback>:
}

/*
 * One-byte command reception from an application processor
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002610:	b580      	push	{r7, lr}
 8002612:	b084      	sub	sp, #16
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  char cmd;

  cmd = rxbuf[0];
 8002618:	4b50      	ldr	r3, [pc, #320]	; (800275c <HAL_UART_RxCpltCallback+0x14c>)
 800261a:	781b      	ldrb	r3, [r3, #0]
 800261c:	73fb      	strb	r3, [r7, #15]

  switch (cmd) {
 800261e:	7bfb      	ldrb	r3, [r7, #15]
 8002620:	3b46      	subs	r3, #70	; 0x46
 8002622:	2b2e      	cmp	r3, #46	; 0x2e
 8002624:	f200 8085 	bhi.w	8002732 <HAL_UART_RxCpltCallback+0x122>
 8002628:	a201      	add	r2, pc, #4	; (adr r2, 8002630 <HAL_UART_RxCpltCallback+0x20>)
 800262a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800262e:	bf00      	nop
 8002630:	08002723 	.word	0x08002723
 8002634:	08002733 	.word	0x08002733
 8002638:	08002733 	.word	0x08002733
 800263c:	08002733 	.word	0x08002733
 8002640:	08002733 	.word	0x08002733
 8002644:	08002733 	.word	0x08002733
 8002648:	08002733 	.word	0x08002733
 800264c:	08002733 	.word	0x08002733
 8002650:	08002733 	.word	0x08002733
 8002654:	0800271d 	.word	0x0800271d
 8002658:	0800270d 	.word	0x0800270d
 800265c:	08002733 	.word	0x08002733
 8002660:	08002733 	.word	0x08002733
 8002664:	08002733 	.word	0x08002733
 8002668:	08002733 	.word	0x08002733
 800266c:	08002733 	.word	0x08002733
 8002670:	08002733 	.word	0x08002733
 8002674:	08002733 	.word	0x08002733
 8002678:	08002733 	.word	0x08002733
 800267c:	08002733 	.word	0x08002733
 8002680:	08002733 	.word	0x08002733
 8002684:	08002733 	.word	0x08002733
 8002688:	08002733 	.word	0x08002733
 800268c:	08002733 	.word	0x08002733
 8002690:	08002733 	.word	0x08002733
 8002694:	08002733 	.word	0x08002733
 8002698:	08002733 	.word	0x08002733
 800269c:	08002733 	.word	0x08002733
 80026a0:	08002733 	.word	0x08002733
 80026a4:	08002733 	.word	0x08002733
 80026a8:	08002733 	.word	0x08002733
 80026ac:	08002733 	.word	0x08002733
 80026b0:	080026fd 	.word	0x080026fd
 80026b4:	08002733 	.word	0x08002733
 80026b8:	08002733 	.word	0x08002733
 80026bc:	08002733 	.word	0x08002733
 80026c0:	08002733 	.word	0x08002733
 80026c4:	08002733 	.word	0x08002733
 80026c8:	08002733 	.word	0x08002733
 80026cc:	08002733 	.word	0x08002733
 80026d0:	08002733 	.word	0x08002733
 80026d4:	08002715 	.word	0x08002715
 80026d8:	08002705 	.word	0x08002705
 80026dc:	08002733 	.word	0x08002733
 80026e0:	080026ed 	.word	0x080026ed
 80026e4:	080026f5 	.word	0x080026f5
 80026e8:	0800272b 	.word	0x0800272b

// Pre-emphasis
  case 'r':
    output_mode = RAW_WAVE;
 80026ec:	4b1c      	ldr	r3, [pc, #112]	; (8002760 <HAL_UART_RxCpltCallback+0x150>)
 80026ee:	2201      	movs	r2, #1
 80026f0:	701a      	strb	r2, [r3, #0]
    break;
 80026f2:	e029      	b.n	8002748 <HAL_UART_RxCpltCallback+0x138>
  case 's':
    output_mode = SFFT;
 80026f4:	4b1a      	ldr	r3, [pc, #104]	; (8002760 <HAL_UART_RxCpltCallback+0x150>)
 80026f6:	2202      	movs	r2, #2
 80026f8:	701a      	strb	r2, [r3, #0]
    break;
 80026fa:	e025      	b.n	8002748 <HAL_UART_RxCpltCallback+0x138>
  case 'f':
    output_mode = FEATURES;
 80026fc:	4b18      	ldr	r3, [pc, #96]	; (8002760 <HAL_UART_RxCpltCallback+0x150>)
 80026fe:	2203      	movs	r2, #3
 8002700:	701a      	strb	r2, [r3, #0]
    break;
 8002702:	e021      	b.n	8002748 <HAL_UART_RxCpltCallback+0x138>
  case 'p':
    pre_emphasis_enabled = true;
 8002704:	4b17      	ldr	r3, [pc, #92]	; (8002764 <HAL_UART_RxCpltCallback+0x154>)
 8002706:	2201      	movs	r2, #1
 8002708:	701a      	strb	r2, [r3, #0]
    break;
 800270a:	e01d      	b.n	8002748 <HAL_UART_RxCpltCallback+0x138>
  case 'P':
    pre_emphasis_enabled = false;
 800270c:	4b15      	ldr	r3, [pc, #84]	; (8002764 <HAL_UART_RxCpltCallback+0x154>)
 800270e:	2200      	movs	r2, #0
 8002710:	701a      	strb	r2, [r3, #0]
    break;
 8002712:	e019      	b.n	8002748 <HAL_UART_RxCpltCallback+0x138>
  case 'o':  // TX On
    uart_output = true;
 8002714:	4b14      	ldr	r3, [pc, #80]	; (8002768 <HAL_UART_RxCpltCallback+0x158>)
 8002716:	2201      	movs	r2, #1
 8002718:	701a      	strb	r2, [r3, #0]
    break;
 800271a:	e015      	b.n	8002748 <HAL_UART_RxCpltCallback+0x138>
  case 'O':  // Tx off
    uart_output = false;
 800271c:	4b12      	ldr	r3, [pc, #72]	; (8002768 <HAL_UART_RxCpltCallback+0x158>)
 800271e:	2200      	movs	r2, #0
 8002720:	701a      	strb	r2, [r3, #0]
  case 'F':
    debug_output = FILTERBANK;
 8002722:	4b12      	ldr	r3, [pc, #72]	; (800276c <HAL_UART_RxCpltCallback+0x15c>)
 8002724:	2201      	movs	r2, #1
 8002726:	701a      	strb	r2, [r3, #0]
    break;
 8002728:	e00e      	b.n	8002748 <HAL_UART_RxCpltCallback+0x138>
  case 't':
    debug_output = ELAPSED_TIME;
 800272a:	4b10      	ldr	r3, [pc, #64]	; (800276c <HAL_UART_RxCpltCallback+0x15c>)
 800272c:	2202      	movs	r2, #2
 800272e:	701a      	strb	r2, [r3, #0]
    break;
 8002730:	e00a      	b.n	8002748 <HAL_UART_RxCpltCallback+0x138>
  default:
    if (cmd >= 0x30 && cmd <= 0x38) {
 8002732:	7bfb      	ldrb	r3, [r7, #15]
 8002734:	2b2f      	cmp	r3, #47	; 0x2f
 8002736:	d906      	bls.n	8002746 <HAL_UART_RxCpltCallback+0x136>
 8002738:	7bfb      	ldrb	r3, [r7, #15]
 800273a:	2b38      	cmp	r3, #56	; 0x38
 800273c:	d803      	bhi.n	8002746 <HAL_UART_RxCpltCallback+0x136>
      pcm_bit_shift = (int) (cmd - 0x30);
 800273e:	7bfb      	ldrb	r3, [r7, #15]
 8002740:	3b30      	subs	r3, #48	; 0x30
 8002742:	4a0b      	ldr	r2, [pc, #44]	; (8002770 <HAL_UART_RxCpltCallback+0x160>)
 8002744:	6013      	str	r3, [r2, #0]
    }
    break;
 8002746:	bf00      	nop
  }

  HAL_UART_Receive_IT(&huart2, rxbuf, 1);
 8002748:	2201      	movs	r2, #1
 800274a:	4904      	ldr	r1, [pc, #16]	; (800275c <HAL_UART_RxCpltCallback+0x14c>)
 800274c:	4809      	ldr	r0, [pc, #36]	; (8002774 <HAL_UART_RxCpltCallback+0x164>)
 800274e:	f003 f80f 	bl	8005770 <HAL_UART_Receive_IT>
}
 8002752:	bf00      	nop
 8002754:	3710      	adds	r7, #16
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	20003668 	.word	0x20003668
 8002760:	2000000c 	.word	0x2000000c
 8002764:	2000000d 	.word	0x2000000d
 8002768:	20003662 	.word	0x20003662
 800276c:	200074f0 	.word	0x200074f0
 8002770:	20003664 	.word	0x20003664
 8002774:	20003590 	.word	0x20003590

08002778 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002778:	b480      	push	{r7}
 800277a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800277c:	b672      	cpsid	i
}
 800277e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 8002780:	e7fe      	b.n	8002780 <Error_Handler+0x8>
	...

08002784 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002784:	b480      	push	{r7}
 8002786:	b083      	sub	sp, #12
 8002788:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800278a:	4b0f      	ldr	r3, [pc, #60]	; (80027c8 <HAL_MspInit+0x44>)
 800278c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800278e:	4a0e      	ldr	r2, [pc, #56]	; (80027c8 <HAL_MspInit+0x44>)
 8002790:	f043 0301 	orr.w	r3, r3, #1
 8002794:	6613      	str	r3, [r2, #96]	; 0x60
 8002796:	4b0c      	ldr	r3, [pc, #48]	; (80027c8 <HAL_MspInit+0x44>)
 8002798:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800279a:	f003 0301 	and.w	r3, r3, #1
 800279e:	607b      	str	r3, [r7, #4]
 80027a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027a2:	4b09      	ldr	r3, [pc, #36]	; (80027c8 <HAL_MspInit+0x44>)
 80027a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027a6:	4a08      	ldr	r2, [pc, #32]	; (80027c8 <HAL_MspInit+0x44>)
 80027a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027ac:	6593      	str	r3, [r2, #88]	; 0x58
 80027ae:	4b06      	ldr	r3, [pc, #24]	; (80027c8 <HAL_MspInit+0x44>)
 80027b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027b6:	603b      	str	r3, [r7, #0]
 80027b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027ba:	bf00      	nop
 80027bc:	370c      	adds	r7, #12
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr
 80027c6:	bf00      	nop
 80027c8:	40021000 	.word	0x40021000

080027cc <HAL_DFSDM_FilterMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_filter: DFSDM_Filter handle pointer
* @retval None
*/
void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b0ac      	sub	sp, #176	; 0xb0
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027d4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80027d8:	2200      	movs	r2, #0
 80027da:	601a      	str	r2, [r3, #0]
 80027dc:	605a      	str	r2, [r3, #4]
 80027de:	609a      	str	r2, [r3, #8]
 80027e0:	60da      	str	r2, [r3, #12]
 80027e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80027e4:	f107 0314 	add.w	r3, r7, #20
 80027e8:	2288      	movs	r2, #136	; 0x88
 80027ea:	2100      	movs	r1, #0
 80027ec:	4618      	mov	r0, r3
 80027ee:	f007 f9db 	bl	8009ba8 <memset>
  if(DFSDM1_Init == 0)
 80027f2:	4b44      	ldr	r3, [pc, #272]	; (8002904 <HAL_DFSDM_FilterMspInit+0x138>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d14a      	bne.n	8002890 <HAL_DFSDM_FilterMspInit+0xc4>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 80027fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80027fe:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8002800:	2300      	movs	r3, #0
 8002802:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002806:	f107 0314 	add.w	r3, r7, #20
 800280a:	4618      	mov	r0, r3
 800280c:	f002 fa1c 	bl	8004c48 <HAL_RCCEx_PeriphCLKConfig>
 8002810:	4603      	mov	r3, r0
 8002812:	2b00      	cmp	r3, #0
 8002814:	d001      	beq.n	800281a <HAL_DFSDM_FilterMspInit+0x4e>
    {
      Error_Handler();
 8002816:	f7ff ffaf 	bl	8002778 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 800281a:	4b3b      	ldr	r3, [pc, #236]	; (8002908 <HAL_DFSDM_FilterMspInit+0x13c>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	3301      	adds	r3, #1
 8002820:	4a39      	ldr	r2, [pc, #228]	; (8002908 <HAL_DFSDM_FilterMspInit+0x13c>)
 8002822:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8002824:	4b38      	ldr	r3, [pc, #224]	; (8002908 <HAL_DFSDM_FilterMspInit+0x13c>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	2b01      	cmp	r3, #1
 800282a:	d10b      	bne.n	8002844 <HAL_DFSDM_FilterMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 800282c:	4b37      	ldr	r3, [pc, #220]	; (800290c <HAL_DFSDM_FilterMspInit+0x140>)
 800282e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002830:	4a36      	ldr	r2, [pc, #216]	; (800290c <HAL_DFSDM_FilterMspInit+0x140>)
 8002832:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002836:	6613      	str	r3, [r2, #96]	; 0x60
 8002838:	4b34      	ldr	r3, [pc, #208]	; (800290c <HAL_DFSDM_FilterMspInit+0x140>)
 800283a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800283c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002840:	613b      	str	r3, [r7, #16]
 8002842:	693b      	ldr	r3, [r7, #16]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002844:	4b31      	ldr	r3, [pc, #196]	; (800290c <HAL_DFSDM_FilterMspInit+0x140>)
 8002846:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002848:	4a30      	ldr	r2, [pc, #192]	; (800290c <HAL_DFSDM_FilterMspInit+0x140>)
 800284a:	f043 0304 	orr.w	r3, r3, #4
 800284e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002850:	4b2e      	ldr	r3, [pc, #184]	; (800290c <HAL_DFSDM_FilterMspInit+0x140>)
 8002852:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002854:	f003 0304 	and.w	r3, r3, #4
 8002858:	60fb      	str	r3, [r7, #12]
 800285a:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PC2     ------> DFSDM1_CKOUT
    PC7     ------> DFSDM1_DATIN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_7;
 800285c:	2384      	movs	r3, #132	; 0x84
 800285e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002862:	2302      	movs	r3, #2
 8002864:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002868:	2300      	movs	r3, #0
 800286a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800286e:	2300      	movs	r3, #0
 8002870:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8002874:	2306      	movs	r3, #6
 8002876:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800287a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800287e:	4619      	mov	r1, r3
 8002880:	4823      	ldr	r0, [pc, #140]	; (8002910 <HAL_DFSDM_FilterMspInit+0x144>)
 8002882:	f001 f9bb 	bl	8003bfc <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8002886:	4b1f      	ldr	r3, [pc, #124]	; (8002904 <HAL_DFSDM_FilterMspInit+0x138>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	3301      	adds	r3, #1
 800288c:	4a1d      	ldr	r2, [pc, #116]	; (8002904 <HAL_DFSDM_FilterMspInit+0x138>)
 800288e:	6013      	str	r3, [r2, #0]
  }

    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(hdfsdm_filter->Instance == DFSDM1_Filter0){
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a1f      	ldr	r2, [pc, #124]	; (8002914 <HAL_DFSDM_FilterMspInit+0x148>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d130      	bne.n	80028fc <HAL_DFSDM_FilterMspInit+0x130>
    hdma_dfsdm1_flt0.Instance = DMA1_Channel4;
 800289a:	4b1f      	ldr	r3, [pc, #124]	; (8002918 <HAL_DFSDM_FilterMspInit+0x14c>)
 800289c:	4a1f      	ldr	r2, [pc, #124]	; (800291c <HAL_DFSDM_FilterMspInit+0x150>)
 800289e:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_0;
 80028a0:	4b1d      	ldr	r3, [pc, #116]	; (8002918 <HAL_DFSDM_FilterMspInit+0x14c>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80028a6:	4b1c      	ldr	r3, [pc, #112]	; (8002918 <HAL_DFSDM_FilterMspInit+0x14c>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 80028ac:	4b1a      	ldr	r3, [pc, #104]	; (8002918 <HAL_DFSDM_FilterMspInit+0x14c>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 80028b2:	4b19      	ldr	r3, [pc, #100]	; (8002918 <HAL_DFSDM_FilterMspInit+0x14c>)
 80028b4:	2280      	movs	r2, #128	; 0x80
 80028b6:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80028b8:	4b17      	ldr	r3, [pc, #92]	; (8002918 <HAL_DFSDM_FilterMspInit+0x14c>)
 80028ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028be:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80028c0:	4b15      	ldr	r3, [pc, #84]	; (8002918 <HAL_DFSDM_FilterMspInit+0x14c>)
 80028c2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80028c6:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_CIRCULAR;
 80028c8:	4b13      	ldr	r3, [pc, #76]	; (8002918 <HAL_DFSDM_FilterMspInit+0x14c>)
 80028ca:	2220      	movs	r2, #32
 80028cc:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_LOW;
 80028ce:	4b12      	ldr	r3, [pc, #72]	; (8002918 <HAL_DFSDM_FilterMspInit+0x14c>)
 80028d0:	2200      	movs	r2, #0
 80028d2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 80028d4:	4810      	ldr	r0, [pc, #64]	; (8002918 <HAL_DFSDM_FilterMspInit+0x14c>)
 80028d6:	f000 ff1b 	bl	8003710 <HAL_DMA_Init>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d001      	beq.n	80028e4 <HAL_DFSDM_FilterMspInit+0x118>
    {
      Error_Handler();
 80028e0:	f7ff ff4a 	bl	8002778 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hdfsdm_filter,hdmaInj,hdma_dfsdm1_flt0);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	4a0c      	ldr	r2, [pc, #48]	; (8002918 <HAL_DFSDM_FilterMspInit+0x14c>)
 80028e8:	62da      	str	r2, [r3, #44]	; 0x2c
 80028ea:	4a0b      	ldr	r2, [pc, #44]	; (8002918 <HAL_DFSDM_FilterMspInit+0x14c>)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(hdfsdm_filter,hdmaReg,hdma_dfsdm1_flt0);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	4a09      	ldr	r2, [pc, #36]	; (8002918 <HAL_DFSDM_FilterMspInit+0x14c>)
 80028f4:	629a      	str	r2, [r3, #40]	; 0x28
 80028f6:	4a08      	ldr	r2, [pc, #32]	; (8002918 <HAL_DFSDM_FilterMspInit+0x14c>)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6293      	str	r3, [r2, #40]	; 0x28
  }

}
 80028fc:	bf00      	nop
 80028fe:	37b0      	adds	r7, #176	; 0xb0
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}
 8002904:	20007900 	.word	0x20007900
 8002908:	200078fc 	.word	0x200078fc
 800290c:	40021000 	.word	0x40021000
 8002910:	48000800 	.word	0x48000800
 8002914:	40016100 	.word	0x40016100
 8002918:	20003548 	.word	0x20003548
 800291c:	40020044 	.word	0x40020044

08002920 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b0ac      	sub	sp, #176	; 0xb0
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002928:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800292c:	2200      	movs	r2, #0
 800292e:	601a      	str	r2, [r3, #0]
 8002930:	605a      	str	r2, [r3, #4]
 8002932:	609a      	str	r2, [r3, #8]
 8002934:	60da      	str	r2, [r3, #12]
 8002936:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002938:	f107 0314 	add.w	r3, r7, #20
 800293c:	2288      	movs	r2, #136	; 0x88
 800293e:	2100      	movs	r1, #0
 8002940:	4618      	mov	r0, r3
 8002942:	f007 f931 	bl	8009ba8 <memset>
  if(DFSDM1_Init == 0)
 8002946:	4b29      	ldr	r3, [pc, #164]	; (80029ec <HAL_DFSDM_ChannelMspInit+0xcc>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d14a      	bne.n	80029e4 <HAL_DFSDM_ChannelMspInit+0xc4>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 800294e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002952:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8002954:	2300      	movs	r3, #0
 8002956:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800295a:	f107 0314 	add.w	r3, r7, #20
 800295e:	4618      	mov	r0, r3
 8002960:	f002 f972 	bl	8004c48 <HAL_RCCEx_PeriphCLKConfig>
 8002964:	4603      	mov	r3, r0
 8002966:	2b00      	cmp	r3, #0
 8002968:	d001      	beq.n	800296e <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 800296a:	f7ff ff05 	bl	8002778 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 800296e:	4b20      	ldr	r3, [pc, #128]	; (80029f0 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	3301      	adds	r3, #1
 8002974:	4a1e      	ldr	r2, [pc, #120]	; (80029f0 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8002976:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8002978:	4b1d      	ldr	r3, [pc, #116]	; (80029f0 <HAL_DFSDM_ChannelMspInit+0xd0>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	2b01      	cmp	r3, #1
 800297e:	d10b      	bne.n	8002998 <HAL_DFSDM_ChannelMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8002980:	4b1c      	ldr	r3, [pc, #112]	; (80029f4 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8002982:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002984:	4a1b      	ldr	r2, [pc, #108]	; (80029f4 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8002986:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800298a:	6613      	str	r3, [r2, #96]	; 0x60
 800298c:	4b19      	ldr	r3, [pc, #100]	; (80029f4 <HAL_DFSDM_ChannelMspInit+0xd4>)
 800298e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002990:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002994:	613b      	str	r3, [r7, #16]
 8002996:	693b      	ldr	r3, [r7, #16]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002998:	4b16      	ldr	r3, [pc, #88]	; (80029f4 <HAL_DFSDM_ChannelMspInit+0xd4>)
 800299a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800299c:	4a15      	ldr	r2, [pc, #84]	; (80029f4 <HAL_DFSDM_ChannelMspInit+0xd4>)
 800299e:	f043 0304 	orr.w	r3, r3, #4
 80029a2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029a4:	4b13      	ldr	r3, [pc, #76]	; (80029f4 <HAL_DFSDM_ChannelMspInit+0xd4>)
 80029a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029a8:	f003 0304 	and.w	r3, r3, #4
 80029ac:	60fb      	str	r3, [r7, #12]
 80029ae:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PC2     ------> DFSDM1_CKOUT
    PC7     ------> DFSDM1_DATIN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_7;
 80029b0:	2384      	movs	r3, #132	; 0x84
 80029b2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029b6:	2302      	movs	r3, #2
 80029b8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029bc:	2300      	movs	r3, #0
 80029be:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029c2:	2300      	movs	r3, #0
 80029c4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80029c8:	2306      	movs	r3, #6
 80029ca:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029ce:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80029d2:	4619      	mov	r1, r3
 80029d4:	4808      	ldr	r0, [pc, #32]	; (80029f8 <HAL_DFSDM_ChannelMspInit+0xd8>)
 80029d6:	f001 f911 	bl	8003bfc <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 80029da:	4b04      	ldr	r3, [pc, #16]	; (80029ec <HAL_DFSDM_ChannelMspInit+0xcc>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	3301      	adds	r3, #1
 80029e0:	4a02      	ldr	r2, [pc, #8]	; (80029ec <HAL_DFSDM_ChannelMspInit+0xcc>)
 80029e2:	6013      	str	r3, [r2, #0]
  }

}
 80029e4:	bf00      	nop
 80029e6:	37b0      	adds	r7, #176	; 0xb0
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}
 80029ec:	20007900 	.word	0x20007900
 80029f0:	200078fc 	.word	0x200078fc
 80029f4:	40021000 	.word	0x40021000
 80029f8:	48000800 	.word	0x48000800

080029fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b0ac      	sub	sp, #176	; 0xb0
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a04:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002a08:	2200      	movs	r2, #0
 8002a0a:	601a      	str	r2, [r3, #0]
 8002a0c:	605a      	str	r2, [r3, #4]
 8002a0e:	609a      	str	r2, [r3, #8]
 8002a10:	60da      	str	r2, [r3, #12]
 8002a12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002a14:	f107 0314 	add.w	r3, r7, #20
 8002a18:	2288      	movs	r2, #136	; 0x88
 8002a1a:	2100      	movs	r1, #0
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f007 f8c3 	bl	8009ba8 <memset>
  if(huart->Instance==USART2)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a3a      	ldr	r2, [pc, #232]	; (8002b10 <HAL_UART_MspInit+0x114>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d16c      	bne.n	8002b06 <HAL_UART_MspInit+0x10a>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002a2c:	2302      	movs	r3, #2
 8002a2e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002a30:	2300      	movs	r3, #0
 8002a32:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a34:	f107 0314 	add.w	r3, r7, #20
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f002 f905 	bl	8004c48 <HAL_RCCEx_PeriphCLKConfig>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d001      	beq.n	8002a48 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002a44:	f7ff fe98 	bl	8002778 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a48:	4b32      	ldr	r3, [pc, #200]	; (8002b14 <HAL_UART_MspInit+0x118>)
 8002a4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a4c:	4a31      	ldr	r2, [pc, #196]	; (8002b14 <HAL_UART_MspInit+0x118>)
 8002a4e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a52:	6593      	str	r3, [r2, #88]	; 0x58
 8002a54:	4b2f      	ldr	r3, [pc, #188]	; (8002b14 <HAL_UART_MspInit+0x118>)
 8002a56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a5c:	613b      	str	r3, [r7, #16]
 8002a5e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a60:	4b2c      	ldr	r3, [pc, #176]	; (8002b14 <HAL_UART_MspInit+0x118>)
 8002a62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a64:	4a2b      	ldr	r2, [pc, #172]	; (8002b14 <HAL_UART_MspInit+0x118>)
 8002a66:	f043 0301 	orr.w	r3, r3, #1
 8002a6a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a6c:	4b29      	ldr	r3, [pc, #164]	; (8002b14 <HAL_UART_MspInit+0x118>)
 8002a6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a70:	f003 0301 	and.w	r3, r3, #1
 8002a74:	60fb      	str	r3, [r7, #12]
 8002a76:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002a78:	230c      	movs	r3, #12
 8002a7a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a7e:	2302      	movs	r3, #2
 8002a80:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a84:	2300      	movs	r3, #0
 8002a86:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002a90:	2307      	movs	r3, #7
 8002a92:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a96:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002aa0:	f001 f8ac 	bl	8003bfc <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8002aa4:	4b1c      	ldr	r3, [pc, #112]	; (8002b18 <HAL_UART_MspInit+0x11c>)
 8002aa6:	4a1d      	ldr	r2, [pc, #116]	; (8002b1c <HAL_UART_MspInit+0x120>)
 8002aa8:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 8002aaa:	4b1b      	ldr	r3, [pc, #108]	; (8002b18 <HAL_UART_MspInit+0x11c>)
 8002aac:	2202      	movs	r2, #2
 8002aae:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ab0:	4b19      	ldr	r3, [pc, #100]	; (8002b18 <HAL_UART_MspInit+0x11c>)
 8002ab2:	2210      	movs	r2, #16
 8002ab4:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ab6:	4b18      	ldr	r3, [pc, #96]	; (8002b18 <HAL_UART_MspInit+0x11c>)
 8002ab8:	2200      	movs	r2, #0
 8002aba:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002abc:	4b16      	ldr	r3, [pc, #88]	; (8002b18 <HAL_UART_MspInit+0x11c>)
 8002abe:	2280      	movs	r2, #128	; 0x80
 8002ac0:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ac2:	4b15      	ldr	r3, [pc, #84]	; (8002b18 <HAL_UART_MspInit+0x11c>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ac8:	4b13      	ldr	r3, [pc, #76]	; (8002b18 <HAL_UART_MspInit+0x11c>)
 8002aca:	2200      	movs	r2, #0
 8002acc:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002ace:	4b12      	ldr	r3, [pc, #72]	; (8002b18 <HAL_UART_MspInit+0x11c>)
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002ad4:	4b10      	ldr	r3, [pc, #64]	; (8002b18 <HAL_UART_MspInit+0x11c>)
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002ada:	480f      	ldr	r0, [pc, #60]	; (8002b18 <HAL_UART_MspInit+0x11c>)
 8002adc:	f000 fe18 	bl	8003710 <HAL_DMA_Init>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d001      	beq.n	8002aea <HAL_UART_MspInit+0xee>
    {
      Error_Handler();
 8002ae6:	f7ff fe47 	bl	8002778 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	4a0a      	ldr	r2, [pc, #40]	; (8002b18 <HAL_UART_MspInit+0x11c>)
 8002aee:	671a      	str	r2, [r3, #112]	; 0x70
 8002af0:	4a09      	ldr	r2, [pc, #36]	; (8002b18 <HAL_UART_MspInit+0x11c>)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002af6:	2200      	movs	r2, #0
 8002af8:	2100      	movs	r1, #0
 8002afa:	2026      	movs	r0, #38	; 0x26
 8002afc:	f000 fa95 	bl	800302a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002b00:	2026      	movs	r0, #38	; 0x26
 8002b02:	f000 faae 	bl	8003062 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002b06:	bf00      	nop
 8002b08:	37b0      	adds	r7, #176	; 0xb0
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	40004400 	.word	0x40004400
 8002b14:	40021000 	.word	0x40021000
 8002b18:	20003618 	.word	0x20003618
 8002b1c:	40020080 	.word	0x40020080

08002b20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b20:	b480      	push	{r7}
 8002b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002b24:	e7fe      	b.n	8002b24 <NMI_Handler+0x4>

08002b26 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b26:	b480      	push	{r7}
 8002b28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b2a:	e7fe      	b.n	8002b2a <HardFault_Handler+0x4>

08002b2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b30:	e7fe      	b.n	8002b30 <MemManage_Handler+0x4>

08002b32 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b32:	b480      	push	{r7}
 8002b34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b36:	e7fe      	b.n	8002b36 <BusFault_Handler+0x4>

08002b38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b3c:	e7fe      	b.n	8002b3c <UsageFault_Handler+0x4>

08002b3e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b3e:	b480      	push	{r7}
 8002b40:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b42:	bf00      	nop
 8002b44:	46bd      	mov	sp, r7
 8002b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4a:	4770      	bx	lr

08002b4c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b50:	bf00      	nop
 8002b52:	46bd      	mov	sp, r7
 8002b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b58:	4770      	bx	lr

08002b5a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b5a:	b480      	push	{r7}
 8002b5c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b5e:	bf00      	nop
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr

08002b68 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b6c:	f000 f962 	bl	8002e34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b70:	bf00      	nop
 8002b72:	bd80      	pop	{r7, pc}

08002b74 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 8002b78:	4802      	ldr	r0, [pc, #8]	; (8002b84 <DMA1_Channel4_IRQHandler+0x10>)
 8002b7a:	f000 ff60 	bl	8003a3e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8002b7e:	bf00      	nop
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	20003548 	.word	0x20003548

08002b88 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002b8c:	4802      	ldr	r0, [pc, #8]	; (8002b98 <DMA1_Channel7_IRQHandler+0x10>)
 8002b8e:	f000 ff56 	bl	8003a3e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8002b92:	bf00      	nop
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	bf00      	nop
 8002b98:	20003618 	.word	0x20003618

08002b9c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002ba0:	4802      	ldr	r0, [pc, #8]	; (8002bac <USART2_IRQHandler+0x10>)
 8002ba2:	f002 fead 	bl	8005900 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002ba6:	bf00      	nop
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	bf00      	nop
 8002bac:	20003590 	.word	0x20003590

08002bb0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	af00      	add	r7, sp, #0
  return 1;
 8002bb4:	2301      	movs	r3, #1
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbe:	4770      	bx	lr

08002bc0 <_kill>:

int _kill(int pid, int sig)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
 8002bc8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002bca:	f007 f84f 	bl	8009c6c <__errno>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	2216      	movs	r2, #22
 8002bd2:	601a      	str	r2, [r3, #0]
  return -1;
 8002bd4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	3708      	adds	r7, #8
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}

08002be0 <_exit>:

void _exit (int status)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b082      	sub	sp, #8
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002be8:	f04f 31ff 	mov.w	r1, #4294967295
 8002bec:	6878      	ldr	r0, [r7, #4]
 8002bee:	f7ff ffe7 	bl	8002bc0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002bf2:	e7fe      	b.n	8002bf2 <_exit+0x12>

08002bf4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b086      	sub	sp, #24
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	60f8      	str	r0, [r7, #12]
 8002bfc:	60b9      	str	r1, [r7, #8]
 8002bfe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c00:	2300      	movs	r3, #0
 8002c02:	617b      	str	r3, [r7, #20]
 8002c04:	e00a      	b.n	8002c1c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002c06:	f3af 8000 	nop.w
 8002c0a:	4601      	mov	r1, r0
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	1c5a      	adds	r2, r3, #1
 8002c10:	60ba      	str	r2, [r7, #8]
 8002c12:	b2ca      	uxtb	r2, r1
 8002c14:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	3301      	adds	r3, #1
 8002c1a:	617b      	str	r3, [r7, #20]
 8002c1c:	697a      	ldr	r2, [r7, #20]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	429a      	cmp	r2, r3
 8002c22:	dbf0      	blt.n	8002c06 <_read+0x12>
  }

  return len;
 8002c24:	687b      	ldr	r3, [r7, #4]
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	3718      	adds	r7, #24
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}

08002c2e <_close>:
  }
  return len;
}

int _close(int file)
{
 8002c2e:	b480      	push	{r7}
 8002c30:	b083      	sub	sp, #12
 8002c32:	af00      	add	r7, sp, #0
 8002c34:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002c36:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	370c      	adds	r7, #12
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c44:	4770      	bx	lr

08002c46 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c46:	b480      	push	{r7}
 8002c48:	b083      	sub	sp, #12
 8002c4a:	af00      	add	r7, sp, #0
 8002c4c:	6078      	str	r0, [r7, #4]
 8002c4e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c56:	605a      	str	r2, [r3, #4]
  return 0;
 8002c58:	2300      	movs	r3, #0
}
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	370c      	adds	r7, #12
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c64:	4770      	bx	lr

08002c66 <_isatty>:

int _isatty(int file)
{
 8002c66:	b480      	push	{r7}
 8002c68:	b083      	sub	sp, #12
 8002c6a:	af00      	add	r7, sp, #0
 8002c6c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002c6e:	2301      	movs	r3, #1
}
 8002c70:	4618      	mov	r0, r3
 8002c72:	370c      	adds	r7, #12
 8002c74:	46bd      	mov	sp, r7
 8002c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7a:	4770      	bx	lr

08002c7c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b085      	sub	sp, #20
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	60f8      	str	r0, [r7, #12]
 8002c84:	60b9      	str	r1, [r7, #8]
 8002c86:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002c88:	2300      	movs	r3, #0
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3714      	adds	r7, #20
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c94:	4770      	bx	lr
	...

08002c98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b086      	sub	sp, #24
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ca0:	4a14      	ldr	r2, [pc, #80]	; (8002cf4 <_sbrk+0x5c>)
 8002ca2:	4b15      	ldr	r3, [pc, #84]	; (8002cf8 <_sbrk+0x60>)
 8002ca4:	1ad3      	subs	r3, r2, r3
 8002ca6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002cac:	4b13      	ldr	r3, [pc, #76]	; (8002cfc <_sbrk+0x64>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d102      	bne.n	8002cba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002cb4:	4b11      	ldr	r3, [pc, #68]	; (8002cfc <_sbrk+0x64>)
 8002cb6:	4a12      	ldr	r2, [pc, #72]	; (8002d00 <_sbrk+0x68>)
 8002cb8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002cba:	4b10      	ldr	r3, [pc, #64]	; (8002cfc <_sbrk+0x64>)
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	4413      	add	r3, r2
 8002cc2:	693a      	ldr	r2, [r7, #16]
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	d207      	bcs.n	8002cd8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002cc8:	f006 ffd0 	bl	8009c6c <__errno>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	220c      	movs	r2, #12
 8002cd0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002cd2:	f04f 33ff 	mov.w	r3, #4294967295
 8002cd6:	e009      	b.n	8002cec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002cd8:	4b08      	ldr	r3, [pc, #32]	; (8002cfc <_sbrk+0x64>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002cde:	4b07      	ldr	r3, [pc, #28]	; (8002cfc <_sbrk+0x64>)
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	4413      	add	r3, r2
 8002ce6:	4a05      	ldr	r2, [pc, #20]	; (8002cfc <_sbrk+0x64>)
 8002ce8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002cea:	68fb      	ldr	r3, [r7, #12]
}
 8002cec:	4618      	mov	r0, r3
 8002cee:	3718      	adds	r7, #24
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}
 8002cf4:	20018000 	.word	0x20018000
 8002cf8:	00000400 	.word	0x00000400
 8002cfc:	20007904 	.word	0x20007904
 8002d00:	20007a80 	.word	0x20007a80

08002d04 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002d04:	b480      	push	{r7}
 8002d06:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002d08:	4b06      	ldr	r3, [pc, #24]	; (8002d24 <SystemInit+0x20>)
 8002d0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d0e:	4a05      	ldr	r2, [pc, #20]	; (8002d24 <SystemInit+0x20>)
 8002d10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002d14:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002d18:	bf00      	nop
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d20:	4770      	bx	lr
 8002d22:	bf00      	nop
 8002d24:	e000ed00 	.word	0xe000ed00

08002d28 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002d28:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002d60 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002d2c:	f7ff ffea 	bl	8002d04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d30:	480c      	ldr	r0, [pc, #48]	; (8002d64 <LoopForever+0x6>)
  ldr r1, =_edata
 8002d32:	490d      	ldr	r1, [pc, #52]	; (8002d68 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002d34:	4a0d      	ldr	r2, [pc, #52]	; (8002d6c <LoopForever+0xe>)
  movs r3, #0
 8002d36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d38:	e002      	b.n	8002d40 <LoopCopyDataInit>

08002d3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d3e:	3304      	adds	r3, #4

08002d40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d44:	d3f9      	bcc.n	8002d3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d46:	4a0a      	ldr	r2, [pc, #40]	; (8002d70 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002d48:	4c0a      	ldr	r4, [pc, #40]	; (8002d74 <LoopForever+0x16>)
  movs r3, #0
 8002d4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d4c:	e001      	b.n	8002d52 <LoopFillZerobss>

08002d4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d50:	3204      	adds	r2, #4

08002d52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d54:	d3fb      	bcc.n	8002d4e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002d56:	f006 ff8f 	bl	8009c78 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002d5a:	f7ff f971 	bl	8002040 <main>

08002d5e <LoopForever>:

LoopForever:
    b LoopForever
 8002d5e:	e7fe      	b.n	8002d5e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002d60:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002d64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d68:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8002d6c:	080209b8 	.word	0x080209b8
  ldr r2, =_sbss
 8002d70:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8002d74:	20007a7c 	.word	0x20007a7c

08002d78 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002d78:	e7fe      	b.n	8002d78 <ADC1_2_IRQHandler>
	...

08002d7c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b082      	sub	sp, #8
 8002d80:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002d82:	2300      	movs	r3, #0
 8002d84:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d86:	4b0c      	ldr	r3, [pc, #48]	; (8002db8 <HAL_Init+0x3c>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a0b      	ldr	r2, [pc, #44]	; (8002db8 <HAL_Init+0x3c>)
 8002d8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d90:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d92:	2003      	movs	r0, #3
 8002d94:	f000 f93e 	bl	8003014 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002d98:	2000      	movs	r0, #0
 8002d9a:	f000 f80f 	bl	8002dbc <HAL_InitTick>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d002      	beq.n	8002daa <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002da4:	2301      	movs	r3, #1
 8002da6:	71fb      	strb	r3, [r7, #7]
 8002da8:	e001      	b.n	8002dae <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002daa:	f7ff fceb 	bl	8002784 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002dae:	79fb      	ldrb	r3, [r7, #7]
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3708      	adds	r7, #8
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}
 8002db8:	40022000 	.word	0x40022000

08002dbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b084      	sub	sp, #16
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002dc8:	4b17      	ldr	r3, [pc, #92]	; (8002e28 <HAL_InitTick+0x6c>)
 8002dca:	781b      	ldrb	r3, [r3, #0]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d023      	beq.n	8002e18 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002dd0:	4b16      	ldr	r3, [pc, #88]	; (8002e2c <HAL_InitTick+0x70>)
 8002dd2:	681a      	ldr	r2, [r3, #0]
 8002dd4:	4b14      	ldr	r3, [pc, #80]	; (8002e28 <HAL_InitTick+0x6c>)
 8002dd6:	781b      	ldrb	r3, [r3, #0]
 8002dd8:	4619      	mov	r1, r3
 8002dda:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002dde:	fbb3 f3f1 	udiv	r3, r3, r1
 8002de2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002de6:	4618      	mov	r0, r3
 8002de8:	f000 f949 	bl	800307e <HAL_SYSTICK_Config>
 8002dec:	4603      	mov	r3, r0
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d10f      	bne.n	8002e12 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2b0f      	cmp	r3, #15
 8002df6:	d809      	bhi.n	8002e0c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002df8:	2200      	movs	r2, #0
 8002dfa:	6879      	ldr	r1, [r7, #4]
 8002dfc:	f04f 30ff 	mov.w	r0, #4294967295
 8002e00:	f000 f913 	bl	800302a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002e04:	4a0a      	ldr	r2, [pc, #40]	; (8002e30 <HAL_InitTick+0x74>)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6013      	str	r3, [r2, #0]
 8002e0a:	e007      	b.n	8002e1c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	73fb      	strb	r3, [r7, #15]
 8002e10:	e004      	b.n	8002e1c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	73fb      	strb	r3, [r7, #15]
 8002e16:	e001      	b.n	8002e1c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002e1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3710      	adds	r7, #16
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	20000018 	.word	0x20000018
 8002e2c:	20000010 	.word	0x20000010
 8002e30:	20000014 	.word	0x20000014

08002e34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e34:	b480      	push	{r7}
 8002e36:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002e38:	4b06      	ldr	r3, [pc, #24]	; (8002e54 <HAL_IncTick+0x20>)
 8002e3a:	781b      	ldrb	r3, [r3, #0]
 8002e3c:	461a      	mov	r2, r3
 8002e3e:	4b06      	ldr	r3, [pc, #24]	; (8002e58 <HAL_IncTick+0x24>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4413      	add	r3, r2
 8002e44:	4a04      	ldr	r2, [pc, #16]	; (8002e58 <HAL_IncTick+0x24>)
 8002e46:	6013      	str	r3, [r2, #0]
}
 8002e48:	bf00      	nop
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop
 8002e54:	20000018 	.word	0x20000018
 8002e58:	20007908 	.word	0x20007908

08002e5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	af00      	add	r7, sp, #0
  return uwTick;
 8002e60:	4b03      	ldr	r3, [pc, #12]	; (8002e70 <HAL_GetTick+0x14>)
 8002e62:	681b      	ldr	r3, [r3, #0]
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr
 8002e6e:	bf00      	nop
 8002e70:	20007908 	.word	0x20007908

08002e74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b085      	sub	sp, #20
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	f003 0307 	and.w	r3, r3, #7
 8002e82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e84:	4b0c      	ldr	r3, [pc, #48]	; (8002eb8 <__NVIC_SetPriorityGrouping+0x44>)
 8002e86:	68db      	ldr	r3, [r3, #12]
 8002e88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e8a:	68ba      	ldr	r2, [r7, #8]
 8002e8c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002e90:	4013      	ands	r3, r2
 8002e92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e9c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ea0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ea4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ea6:	4a04      	ldr	r2, [pc, #16]	; (8002eb8 <__NVIC_SetPriorityGrouping+0x44>)
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	60d3      	str	r3, [r2, #12]
}
 8002eac:	bf00      	nop
 8002eae:	3714      	adds	r7, #20
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb6:	4770      	bx	lr
 8002eb8:	e000ed00 	.word	0xe000ed00

08002ebc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ec0:	4b04      	ldr	r3, [pc, #16]	; (8002ed4 <__NVIC_GetPriorityGrouping+0x18>)
 8002ec2:	68db      	ldr	r3, [r3, #12]
 8002ec4:	0a1b      	lsrs	r3, r3, #8
 8002ec6:	f003 0307 	and.w	r3, r3, #7
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed2:	4770      	bx	lr
 8002ed4:	e000ed00 	.word	0xe000ed00

08002ed8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	4603      	mov	r3, r0
 8002ee0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	db0b      	blt.n	8002f02 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002eea:	79fb      	ldrb	r3, [r7, #7]
 8002eec:	f003 021f 	and.w	r2, r3, #31
 8002ef0:	4907      	ldr	r1, [pc, #28]	; (8002f10 <__NVIC_EnableIRQ+0x38>)
 8002ef2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ef6:	095b      	lsrs	r3, r3, #5
 8002ef8:	2001      	movs	r0, #1
 8002efa:	fa00 f202 	lsl.w	r2, r0, r2
 8002efe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f02:	bf00      	nop
 8002f04:	370c      	adds	r7, #12
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr
 8002f0e:	bf00      	nop
 8002f10:	e000e100 	.word	0xe000e100

08002f14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b083      	sub	sp, #12
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	6039      	str	r1, [r7, #0]
 8002f1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	db0a      	blt.n	8002f3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	b2da      	uxtb	r2, r3
 8002f2c:	490c      	ldr	r1, [pc, #48]	; (8002f60 <__NVIC_SetPriority+0x4c>)
 8002f2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f32:	0112      	lsls	r2, r2, #4
 8002f34:	b2d2      	uxtb	r2, r2
 8002f36:	440b      	add	r3, r1
 8002f38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f3c:	e00a      	b.n	8002f54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	b2da      	uxtb	r2, r3
 8002f42:	4908      	ldr	r1, [pc, #32]	; (8002f64 <__NVIC_SetPriority+0x50>)
 8002f44:	79fb      	ldrb	r3, [r7, #7]
 8002f46:	f003 030f 	and.w	r3, r3, #15
 8002f4a:	3b04      	subs	r3, #4
 8002f4c:	0112      	lsls	r2, r2, #4
 8002f4e:	b2d2      	uxtb	r2, r2
 8002f50:	440b      	add	r3, r1
 8002f52:	761a      	strb	r2, [r3, #24]
}
 8002f54:	bf00      	nop
 8002f56:	370c      	adds	r7, #12
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5e:	4770      	bx	lr
 8002f60:	e000e100 	.word	0xe000e100
 8002f64:	e000ed00 	.word	0xe000ed00

08002f68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b089      	sub	sp, #36	; 0x24
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	60f8      	str	r0, [r7, #12]
 8002f70:	60b9      	str	r1, [r7, #8]
 8002f72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	f003 0307 	and.w	r3, r3, #7
 8002f7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f7c:	69fb      	ldr	r3, [r7, #28]
 8002f7e:	f1c3 0307 	rsb	r3, r3, #7
 8002f82:	2b04      	cmp	r3, #4
 8002f84:	bf28      	it	cs
 8002f86:	2304      	movcs	r3, #4
 8002f88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f8a:	69fb      	ldr	r3, [r7, #28]
 8002f8c:	3304      	adds	r3, #4
 8002f8e:	2b06      	cmp	r3, #6
 8002f90:	d902      	bls.n	8002f98 <NVIC_EncodePriority+0x30>
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	3b03      	subs	r3, #3
 8002f96:	e000      	b.n	8002f9a <NVIC_EncodePriority+0x32>
 8002f98:	2300      	movs	r3, #0
 8002f9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f9c:	f04f 32ff 	mov.w	r2, #4294967295
 8002fa0:	69bb      	ldr	r3, [r7, #24]
 8002fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa6:	43da      	mvns	r2, r3
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	401a      	ands	r2, r3
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fb0:	f04f 31ff 	mov.w	r1, #4294967295
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	fa01 f303 	lsl.w	r3, r1, r3
 8002fba:	43d9      	mvns	r1, r3
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fc0:	4313      	orrs	r3, r2
         );
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3724      	adds	r7, #36	; 0x24
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr
	...

08002fd0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b082      	sub	sp, #8
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	3b01      	subs	r3, #1
 8002fdc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002fe0:	d301      	bcc.n	8002fe6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e00f      	b.n	8003006 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fe6:	4a0a      	ldr	r2, [pc, #40]	; (8003010 <SysTick_Config+0x40>)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	3b01      	subs	r3, #1
 8002fec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fee:	210f      	movs	r1, #15
 8002ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ff4:	f7ff ff8e 	bl	8002f14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ff8:	4b05      	ldr	r3, [pc, #20]	; (8003010 <SysTick_Config+0x40>)
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ffe:	4b04      	ldr	r3, [pc, #16]	; (8003010 <SysTick_Config+0x40>)
 8003000:	2207      	movs	r2, #7
 8003002:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003004:	2300      	movs	r3, #0
}
 8003006:	4618      	mov	r0, r3
 8003008:	3708      	adds	r7, #8
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
 800300e:	bf00      	nop
 8003010:	e000e010 	.word	0xe000e010

08003014 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b082      	sub	sp, #8
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800301c:	6878      	ldr	r0, [r7, #4]
 800301e:	f7ff ff29 	bl	8002e74 <__NVIC_SetPriorityGrouping>
}
 8003022:	bf00      	nop
 8003024:	3708      	adds	r7, #8
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}

0800302a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800302a:	b580      	push	{r7, lr}
 800302c:	b086      	sub	sp, #24
 800302e:	af00      	add	r7, sp, #0
 8003030:	4603      	mov	r3, r0
 8003032:	60b9      	str	r1, [r7, #8]
 8003034:	607a      	str	r2, [r7, #4]
 8003036:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003038:	2300      	movs	r3, #0
 800303a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800303c:	f7ff ff3e 	bl	8002ebc <__NVIC_GetPriorityGrouping>
 8003040:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003042:	687a      	ldr	r2, [r7, #4]
 8003044:	68b9      	ldr	r1, [r7, #8]
 8003046:	6978      	ldr	r0, [r7, #20]
 8003048:	f7ff ff8e 	bl	8002f68 <NVIC_EncodePriority>
 800304c:	4602      	mov	r2, r0
 800304e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003052:	4611      	mov	r1, r2
 8003054:	4618      	mov	r0, r3
 8003056:	f7ff ff5d 	bl	8002f14 <__NVIC_SetPriority>
}
 800305a:	bf00      	nop
 800305c:	3718      	adds	r7, #24
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}

08003062 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003062:	b580      	push	{r7, lr}
 8003064:	b082      	sub	sp, #8
 8003066:	af00      	add	r7, sp, #0
 8003068:	4603      	mov	r3, r0
 800306a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800306c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003070:	4618      	mov	r0, r3
 8003072:	f7ff ff31 	bl	8002ed8 <__NVIC_EnableIRQ>
}
 8003076:	bf00      	nop
 8003078:	3708      	adds	r7, #8
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}

0800307e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800307e:	b580      	push	{r7, lr}
 8003080:	b082      	sub	sp, #8
 8003082:	af00      	add	r7, sp, #0
 8003084:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f7ff ffa2 	bl	8002fd0 <SysTick_Config>
 800308c:	4603      	mov	r3, r0
}
 800308e:	4618      	mov	r0, r3
 8003090:	3708      	adds	r7, #8
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}
	...

08003098 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b082      	sub	sp, #8
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d101      	bne.n	80030aa <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e0ac      	b.n	8003204 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4618      	mov	r0, r3
 80030b0:	f000 fa8c 	bl	80035cc <DFSDM_GetChannelFromInstance>
 80030b4:	4603      	mov	r3, r0
 80030b6:	4a55      	ldr	r2, [pc, #340]	; (800320c <HAL_DFSDM_ChannelInit+0x174>)
 80030b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d001      	beq.n	80030c4 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 80030c0:	2301      	movs	r3, #1
 80030c2:	e09f      	b.n	8003204 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 80030c4:	6878      	ldr	r0, [r7, #4]
 80030c6:	f7ff fc2b 	bl	8002920 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 80030ca:	4b51      	ldr	r3, [pc, #324]	; (8003210 <HAL_DFSDM_ChannelInit+0x178>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	3301      	adds	r3, #1
 80030d0:	4a4f      	ldr	r2, [pc, #316]	; (8003210 <HAL_DFSDM_ChannelInit+0x178>)
 80030d2:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 80030d4:	4b4e      	ldr	r3, [pc, #312]	; (8003210 <HAL_DFSDM_ChannelInit+0x178>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	2b01      	cmp	r3, #1
 80030da:	d125      	bne.n	8003128 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 80030dc:	4b4d      	ldr	r3, [pc, #308]	; (8003214 <HAL_DFSDM_ChannelInit+0x17c>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a4c      	ldr	r2, [pc, #304]	; (8003214 <HAL_DFSDM_ChannelInit+0x17c>)
 80030e2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80030e6:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 80030e8:	4b4a      	ldr	r3, [pc, #296]	; (8003214 <HAL_DFSDM_ChannelInit+0x17c>)
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	4948      	ldr	r1, [pc, #288]	; (8003214 <HAL_DFSDM_ChannelInit+0x17c>)
 80030f2:	4313      	orrs	r3, r2
 80030f4:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80030f6:	4b47      	ldr	r3, [pc, #284]	; (8003214 <HAL_DFSDM_ChannelInit+0x17c>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a46      	ldr	r2, [pc, #280]	; (8003214 <HAL_DFSDM_ChannelInit+0x17c>)
 80030fc:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8003100:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	791b      	ldrb	r3, [r3, #4]
 8003106:	2b01      	cmp	r3, #1
 8003108:	d108      	bne.n	800311c <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 800310a:	4b42      	ldr	r3, [pc, #264]	; (8003214 <HAL_DFSDM_ChannelInit+0x17c>)
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	68db      	ldr	r3, [r3, #12]
 8003112:	3b01      	subs	r3, #1
 8003114:	041b      	lsls	r3, r3, #16
 8003116:	493f      	ldr	r1, [pc, #252]	; (8003214 <HAL_DFSDM_ChannelInit+0x17c>)
 8003118:	4313      	orrs	r3, r2
 800311a:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 800311c:	4b3d      	ldr	r3, [pc, #244]	; (8003214 <HAL_DFSDM_ChannelInit+0x17c>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a3c      	ldr	r2, [pc, #240]	; (8003214 <HAL_DFSDM_ChannelInit+0x17c>)
 8003122:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003126:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	681a      	ldr	r2, [r3, #0]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8003136:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	6819      	ldr	r1, [r3, #0]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003146:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 800314c:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	430a      	orrs	r2, r1
 8003154:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	681a      	ldr	r2, [r3, #0]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f022 020f 	bic.w	r2, r2, #15
 8003164:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	6819      	ldr	r1, [r3, #0]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8003174:	431a      	orrs	r2, r3
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	430a      	orrs	r2, r1
 800317c:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	689a      	ldr	r2, [r3, #8]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 800318c:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	6899      	ldr	r1, [r3, #8]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800319c:	3b01      	subs	r3, #1
 800319e:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80031a0:	431a      	orrs	r2, r3
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	430a      	orrs	r2, r1
 80031a8:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	685a      	ldr	r2, [r3, #4]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f002 0207 	and.w	r2, r2, #7
 80031b8:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	6859      	ldr	r1, [r3, #4]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031c4:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ca:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80031cc:	431a      	orrs	r2, r3
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	430a      	orrs	r2, r1
 80031d4:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80031e4:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2201      	movs	r2, #1
 80031ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4618      	mov	r0, r3
 80031f4:	f000 f9ea 	bl	80035cc <DFSDM_GetChannelFromInstance>
 80031f8:	4602      	mov	r2, r0
 80031fa:	4904      	ldr	r1, [pc, #16]	; (800320c <HAL_DFSDM_ChannelInit+0x174>)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8003202:	2300      	movs	r3, #0
}
 8003204:	4618      	mov	r0, r3
 8003206:	3708      	adds	r7, #8
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}
 800320c:	20007910 	.word	0x20007910
 8003210:	2000790c 	.word	0x2000790c
 8003214:	40016000 	.word	0x40016000

08003218 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_filter == NULL)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d101      	bne.n	800322a <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	e0ca      	b.n	80033c0 <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a66      	ldr	r2, [pc, #408]	; (80033c8 <HAL_DFSDM_FilterInit+0x1b0>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d109      	bne.n	8003248 <HAL_DFSDM_FilterInit+0x30>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8003238:	2b01      	cmp	r3, #1
 800323a:	d003      	beq.n	8003244 <HAL_DFSDM_FilterInit+0x2c>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8003240:	2b01      	cmp	r3, #1
 8003242:	d101      	bne.n	8003248 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 8003244:	2301      	movs	r3, #1
 8003246:	e0bb      	b.n	80033c0 <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2200      	movs	r2, #0
 800324c:	631a      	str	r2, [r3, #48]	; 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2201      	movs	r2, #1
 8003252:	645a      	str	r2, [r3, #68]	; 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2201      	movs	r2, #1
 8003258:	649a      	str	r2, [r3, #72]	; 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2200      	movs	r2, #0
 800325e:	651a      	str	r2, [r3, #80]	; 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8003260:	6878      	ldr	r0, [r7, #4]
 8003262:	f7ff fab3 	bl	80027cc <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8003274:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	7a1b      	ldrb	r3, [r3, #8]
 800327a:	2b01      	cmp	r3, #1
 800327c:	d108      	bne.n	8003290 <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800328c:	601a      	str	r2, [r3, #0]
 800328e:	e007      	b.n	80032a0 <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800329e:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	7a5b      	ldrb	r3, [r3, #9]
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	d108      	bne.n	80032ba <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80032b6:	601a      	str	r2, [r3, #0]
 80032b8:	e007      	b.n	80032ca <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	681a      	ldr	r2, [r3, #0]
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 80032c8:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	687a      	ldr	r2, [r7, #4]
 80032d2:	6812      	ldr	r2, [r2, #0]
 80032d4:	f423 43ce 	bic.w	r3, r3, #26368	; 0x6700
 80032d8:	f023 0308 	bic.w	r3, r3, #8
 80032dc:	6013      	str	r3, [r2, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	68db      	ldr	r3, [r3, #12]
 80032e2:	2b02      	cmp	r3, #2
 80032e4:	d108      	bne.n	80032f8 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	6819      	ldr	r1, [r3, #0]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	695a      	ldr	r2, [r3, #20]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	430a      	orrs	r2, r1
 80032f6:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	7c1b      	ldrb	r3, [r3, #16]
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	d108      	bne.n	8003312 <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f042 0210 	orr.w	r2, r2, #16
 800330e:	601a      	str	r2, [r3, #0]
 8003310:	e007      	b.n	8003322 <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f022 0210 	bic.w	r2, r2, #16
 8003320:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	7c5b      	ldrb	r3, [r3, #17]
 8003326:	2b01      	cmp	r3, #1
 8003328:	d108      	bne.n	800333c <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	681a      	ldr	r2, [r3, #0]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f042 0220 	orr.w	r2, r2, #32
 8003338:	601a      	str	r2, [r3, #0]
 800333a:	e007      	b.n	800334c <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681a      	ldr	r2, [r3, #0]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f022 0220 	bic.w	r2, r2, #32
 800334a:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	695b      	ldr	r3, [r3, #20]
 8003352:	687a      	ldr	r2, [r7, #4]
 8003354:	6812      	ldr	r2, [r2, #0]
 8003356:	f023 4363 	bic.w	r3, r3, #3808428032	; 0xe3000000
 800335a:	f003 23ff 	and.w	r3, r3, #4278255360	; 0xff00ff00
 800335e:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	6959      	ldr	r1, [r3, #20]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6a1b      	ldr	r3, [r3, #32]
 800336e:	3b01      	subs	r3, #1
 8003370:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8003372:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003378:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 800337a:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	430a      	orrs	r2, r1
 8003382:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	685a      	ldr	r2, [r3, #4]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	635a      	str	r2, [r3, #52]	; 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	68da      	ldr	r2, [r3, #12]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	639a      	str	r2, [r3, #56]	; 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	699a      	ldr	r2, [r3, #24]
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	63da      	str	r2, [r3, #60]	; 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	7c1a      	ldrb	r2, [r3, #16]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f042 0201 	orr.w	r2, r2, #1
 80033b4:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2201      	movs	r2, #1
 80033ba:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  return HAL_OK;
 80033be:	2300      	movs	r3, #0
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	3708      	adds	r7, #8
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}
 80033c8:	40016100 	.word	0x40016100

080033cc <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b087      	sub	sp, #28
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	60f8      	str	r0, [r7, #12]
 80033d4:	60b9      	str	r1, [r7, #8]
 80033d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033d8:	2300      	movs	r3, #0
 80033da:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d02e      	beq.n	8003444 <HAL_DFSDM_FilterConfigRegChannel+0x78>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 80033ec:	2bff      	cmp	r3, #255	; 0xff
 80033ee:	d029      	beq.n	8003444 <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	68fa      	ldr	r2, [r7, #12]
 80033f8:	6812      	ldr	r2, [r2, #0]
 80033fa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80033fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003402:	6013      	str	r3, [r2, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2b01      	cmp	r3, #1
 8003408:	d10d      	bne.n	8003426 <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	681a      	ldr	r2, [r3, #0]
 8003410:	68bb      	ldr	r3, [r7, #8]
 8003412:	021b      	lsls	r3, r3, #8
 8003414:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003418:	431a      	orrs	r2, r3
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003422:	601a      	str	r2, [r3, #0]
 8003424:	e00a      	b.n	800343c <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	6819      	ldr	r1, [r3, #0]
 800342c:	68bb      	ldr	r3, [r7, #8]
 800342e:	021b      	lsls	r3, r3, #8
 8003430:	f003 427f 	and.w	r2, r3, #4278190080	; 0xff000000
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	430a      	orrs	r2, r1
 800343a:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	687a      	ldr	r2, [r7, #4]
 8003440:	631a      	str	r2, [r3, #48]	; 0x30
 8003442:	e001      	b.n	8003448 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }
  else
  {
    status = HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 8003448:	7dfb      	ldrb	r3, [r7, #23]
}
 800344a:	4618      	mov	r0, r3
 800344c:	371c      	adds	r7, #28
 800344e:	46bd      	mov	sp, r7
 8003450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003454:	4770      	bx	lr
	...

08003458 <HAL_DFSDM_FilterRegularStart_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   int32_t                    *pData,
                                                   uint32_t                    Length)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b086      	sub	sp, #24
 800345c:	af00      	add	r7, sp, #0
 800345e:	60f8      	str	r0, [r7, #12]
 8003460:	60b9      	str	r1, [r7, #8]
 8003462:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003464:	2300      	movs	r3, #0
 8003466:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check destination address and length */
  if ((pData == NULL) || (Length == 0U))
 8003468:	68bb      	ldr	r3, [r7, #8]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d002      	beq.n	8003474 <HAL_DFSDM_FilterRegularStart_DMA+0x1c>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d102      	bne.n	800347a <HAL_DFSDM_FilterRegularStart_DMA+0x22>
  {
    status = HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	75fb      	strb	r3, [r7, #23]
 8003478:	e064      	b.n	8003544 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check that DMA is enabled for regular conversion */
  else if ((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003484:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003488:	d002      	beq.n	8003490 <HAL_DFSDM_FilterRegularStart_DMA+0x38>
  {
    status = HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	75fb      	strb	r3, [r7, #23]
 800348e:	e059      	b.n	8003544 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check parameters compatibility */
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003494:	2b00      	cmp	r3, #0
 8003496:	d10e      	bne.n	80034b6 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 800349c:	2b00      	cmp	r3, #0
 800349e:	d10a      	bne.n	80034b6 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034a4:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d105      	bne.n	80034b6 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2b01      	cmp	r3, #1
 80034ae:	d002      	beq.n	80034b6 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (Length != 1U))
  {
    status = HAL_ERROR;
 80034b0:	2301      	movs	r3, #1
 80034b2:	75fb      	strb	r3, [r7, #23]
 80034b4:	e046      	b.n	8003544 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d10b      	bne.n	80034d6 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d107      	bne.n	80034d6 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR))
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034ca:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80034cc:	2b20      	cmp	r3, #32
 80034ce:	d102      	bne.n	80034d6 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
  {
    status = HAL_ERROR;
 80034d0:	2301      	movs	r3, #1
 80034d2:	75fb      	strb	r3, [r7, #23]
 80034d4:	e036      	b.n	8003544 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check DFSDM filter state */
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80034dc:	2b01      	cmp	r3, #1
 80034de:	d004      	beq.n	80034ea <HAL_DFSDM_FilterRegularStart_DMA+0x92>
           (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ))
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 80034e6:	2b03      	cmp	r3, #3
 80034e8:	d12a      	bne.n	8003540 <HAL_DFSDM_FilterRegularStart_DMA+0xe8>
  {
    /* Set callbacks on DMA handler */
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034ee:	4a18      	ldr	r2, [pc, #96]	; (8003550 <HAL_DFSDM_FilterRegularStart_DMA+0xf8>)
 80034f0:	62da      	str	r2, [r3, #44]	; 0x2c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034f6:	4a17      	ldr	r2, [pc, #92]	; (8003554 <HAL_DFSDM_FilterRegularStart_DMA+0xfc>)
 80034f8:	635a      	str	r2, [r3, #52]	; 0x34
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034fe:	69db      	ldr	r3, [r3, #28]
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 8003500:	2b20      	cmp	r3, #32
 8003502:	d101      	bne.n	8003508 <HAL_DFSDM_FilterRegularStart_DMA+0xb0>
 8003504:	4a14      	ldr	r2, [pc, #80]	; (8003558 <HAL_DFSDM_FilterRegularStart_DMA+0x100>)
 8003506:	e000      	b.n	800350a <HAL_DFSDM_FilterRegularStart_DMA+0xb2>
 8003508:	2200      	movs	r2, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800350e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Start DMA in interrupt mode */
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	331c      	adds	r3, #28
 800351a:	4619      	mov	r1, r3
 800351c:	68ba      	ldr	r2, [r7, #8]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	f000 f9ae 	bl	8003880 <HAL_DMA_Start_IT>
 8003524:	4603      	mov	r3, r0
 8003526:	2b00      	cmp	r3, #0
 8003528:	d006      	beq.n	8003538 <HAL_DFSDM_FilterRegularStart_DMA+0xe0>
                         (uint32_t) pData, Length) != HAL_OK)
    {
      /* Set DFSDM filter in error state */
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	22ff      	movs	r2, #255	; 0xff
 800352e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      status = HAL_ERROR;
 8003532:	2301      	movs	r3, #1
 8003534:	75fb      	strb	r3, [r7, #23]
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8003536:	e005      	b.n	8003544 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
    else
    {
      /* Start regular conversion */
      DFSDM_RegConvStart(hdfsdm_filter);
 8003538:	68f8      	ldr	r0, [r7, #12]
 800353a:	f000 f893 	bl	8003664 <DFSDM_RegConvStart>
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 800353e:	e001      	b.n	8003544 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003540:	2301      	movs	r3, #1
 8003542:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 8003544:	7dfb      	ldrb	r3, [r7, #23]
}
 8003546:	4618      	mov	r0, r3
 8003548:	3718      	adds	r7, #24
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}
 800354e:	bf00      	nop
 8003550:	0800358d 	.word	0x0800358d
 8003554:	080035a9 	.word	0x080035a9
 8003558:	08003571 	.word	0x08003571

0800355c <HAL_DFSDM_FilterErrorCallback>:
  * @brief  Error callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterErrorCallback could be implemented in the user file.
   */
}
 8003564:	bf00      	nop
 8003566:	370c      	adds	r7, #12
 8003568:	46bd      	mov	sp, r7
 800356a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356e:	4770      	bx	lr

08003570 <DFSDM_DMARegularHalfConvCplt>:
  * @brief  DMA half transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b084      	sub	sp, #16
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800357c:	60fb      	str	r3, [r7, #12]

  /* Call regular half conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvHalfCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 800357e:	68f8      	ldr	r0, [r7, #12]
 8003580:	f7fe fff4 	bl	800256c <HAL_DFSDM_FilterRegConvHalfCpltCallback>
#endif
}
 8003584:	bf00      	nop
 8003586:	3710      	adds	r7, #16
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}

0800358c <DFSDM_DMARegularConvCplt>:
  * @brief  DMA transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularConvCplt(DMA_HandleTypeDef *hdma)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b084      	sub	sp, #16
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003598:	60fb      	str	r3, [r7, #12]

  /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 800359a:	68f8      	ldr	r0, [r7, #12]
 800359c:	f7ff f804 	bl	80025a8 <HAL_DFSDM_FilterRegConvCpltCallback>
#endif
}
 80035a0:	bf00      	nop
 80035a2:	3710      	adds	r7, #16
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}

080035a8 <DFSDM_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMAError(DMA_HandleTypeDef *hdma)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b084      	sub	sp, #16
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035b4:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2203      	movs	r2, #3
 80035ba:	651a      	str	r2, [r3, #80]	; 0x50

  /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 80035bc:	68f8      	ldr	r0, [r7, #12]
 80035be:	f7ff ffcd 	bl	800355c <HAL_DFSDM_FilterErrorCallback>
#endif
}
 80035c2:	bf00      	nop
 80035c4:	3710      	adds	r7, #16
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}
	...

080035cc <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b085      	sub	sp, #20
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	4a1c      	ldr	r2, [pc, #112]	; (8003648 <DFSDM_GetChannelFromInstance+0x7c>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d102      	bne.n	80035e2 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 80035dc:	2300      	movs	r3, #0
 80035de:	60fb      	str	r3, [r7, #12]
 80035e0:	e02b      	b.n	800363a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4a19      	ldr	r2, [pc, #100]	; (800364c <DFSDM_GetChannelFromInstance+0x80>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d102      	bne.n	80035f0 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 80035ea:	2301      	movs	r3, #1
 80035ec:	60fb      	str	r3, [r7, #12]
 80035ee:	e024      	b.n	800363a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	4a17      	ldr	r2, [pc, #92]	; (8003650 <DFSDM_GetChannelFromInstance+0x84>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d102      	bne.n	80035fe <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 80035f8:	2302      	movs	r3, #2
 80035fa:	60fb      	str	r3, [r7, #12]
 80035fc:	e01d      	b.n	800363a <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	4a14      	ldr	r2, [pc, #80]	; (8003654 <DFSDM_GetChannelFromInstance+0x88>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d102      	bne.n	800360c <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8003606:	2304      	movs	r3, #4
 8003608:	60fb      	str	r3, [r7, #12]
 800360a:	e016      	b.n	800363a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	4a12      	ldr	r2, [pc, #72]	; (8003658 <DFSDM_GetChannelFromInstance+0x8c>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d102      	bne.n	800361a <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8003614:	2305      	movs	r3, #5
 8003616:	60fb      	str	r3, [r7, #12]
 8003618:	e00f      	b.n	800363a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	4a0f      	ldr	r2, [pc, #60]	; (800365c <DFSDM_GetChannelFromInstance+0x90>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d102      	bne.n	8003628 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8003622:	2306      	movs	r3, #6
 8003624:	60fb      	str	r3, [r7, #12]
 8003626:	e008      	b.n	800363a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	4a0d      	ldr	r2, [pc, #52]	; (8003660 <DFSDM_GetChannelFromInstance+0x94>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d102      	bne.n	8003636 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8003630:	2307      	movs	r3, #7
 8003632:	60fb      	str	r3, [r7, #12]
 8003634:	e001      	b.n	800363a <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8003636:	2303      	movs	r3, #3
 8003638:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 800363a:	68fb      	ldr	r3, [r7, #12]
}
 800363c:	4618      	mov	r0, r3
 800363e:	3714      	adds	r7, #20
 8003640:	46bd      	mov	sp, r7
 8003642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003646:	4770      	bx	lr
 8003648:	40016000 	.word	0x40016000
 800364c:	40016020 	.word	0x40016020
 8003650:	40016040 	.word	0x40016040
 8003654:	40016080 	.word	0x40016080
 8003658:	400160a0 	.word	0x400160a0
 800365c:	400160c0 	.word	0x400160c0
 8003660:	400160e0 	.word	0x400160e0

08003664 <DFSDM_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8003664:	b480      	push	{r7}
 8003666:	b083      	sub	sp, #12
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  /* Check regular trigger */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003670:	2b00      	cmp	r3, #0
 8003672:	d108      	bne.n	8003686 <DFSDM_RegConvStart+0x22>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003682:	601a      	str	r2, [r3, #0]
 8003684:	e033      	b.n	80036ee <DFSDM_RegConvStart+0x8a>
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	681a      	ldr	r2, [r3, #0]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f022 0201 	bic.w	r2, r2, #1
 8003694:	601a      	str	r2, [r3, #0]

    /* Set RSYNC bit in DFSDM_FLTCR1 register */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80036a4:	601a      	str	r2, [r3, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	681a      	ldr	r2, [r3, #0]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f042 0201 	orr.w	r2, r2, #1
 80036b4:	601a      	str	r2, [r3, #0]

    /* If injected conversion was in progress, restart it */
    if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80036bc:	2b03      	cmp	r3, #3
 80036be:	d116      	bne.n	80036ee <DFSDM_RegConvStart+0x8a>
    {
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d107      	bne.n	80036d8 <DFSDM_RegConvStart+0x74>
      {
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f042 0202 	orr.w	r2, r2, #2
 80036d6:	601a      	str	r2, [r3, #0]
      }
      /* Update remaining injected conversions */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 80036de:	2b01      	cmp	r3, #1
 80036e0:	d102      	bne.n	80036e8 <DFSDM_RegConvStart+0x84>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036e6:	e000      	b.n	80036ea <DFSDM_RegConvStart+0x86>
 80036e8:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 80036ea:	687a      	ldr	r2, [r7, #4]
 80036ec:	6493      	str	r3, [r2, #72]	; 0x48
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                         HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 80036f4:	2b01      	cmp	r3, #1
 80036f6:	d101      	bne.n	80036fc <DFSDM_RegConvStart+0x98>
 80036f8:	2202      	movs	r2, #2
 80036fa:	e000      	b.n	80036fe <DFSDM_RegConvStart+0x9a>
 80036fc:	2204      	movs	r2, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 8003704:	bf00      	nop
 8003706:	370c      	adds	r7, #12
 8003708:	46bd      	mov	sp, r7
 800370a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370e:	4770      	bx	lr

08003710 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003710:	b480      	push	{r7}
 8003712:	b085      	sub	sp, #20
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d101      	bne.n	8003722 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	e098      	b.n	8003854 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	461a      	mov	r2, r3
 8003728:	4b4d      	ldr	r3, [pc, #308]	; (8003860 <HAL_DMA_Init+0x150>)
 800372a:	429a      	cmp	r2, r3
 800372c:	d80f      	bhi.n	800374e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	461a      	mov	r2, r3
 8003734:	4b4b      	ldr	r3, [pc, #300]	; (8003864 <HAL_DMA_Init+0x154>)
 8003736:	4413      	add	r3, r2
 8003738:	4a4b      	ldr	r2, [pc, #300]	; (8003868 <HAL_DMA_Init+0x158>)
 800373a:	fba2 2303 	umull	r2, r3, r2, r3
 800373e:	091b      	lsrs	r3, r3, #4
 8003740:	009a      	lsls	r2, r3, #2
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	4a48      	ldr	r2, [pc, #288]	; (800386c <HAL_DMA_Init+0x15c>)
 800374a:	641a      	str	r2, [r3, #64]	; 0x40
 800374c:	e00e      	b.n	800376c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	461a      	mov	r2, r3
 8003754:	4b46      	ldr	r3, [pc, #280]	; (8003870 <HAL_DMA_Init+0x160>)
 8003756:	4413      	add	r3, r2
 8003758:	4a43      	ldr	r2, [pc, #268]	; (8003868 <HAL_DMA_Init+0x158>)
 800375a:	fba2 2303 	umull	r2, r3, r2, r3
 800375e:	091b      	lsrs	r3, r3, #4
 8003760:	009a      	lsls	r2, r3, #2
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	4a42      	ldr	r2, [pc, #264]	; (8003874 <HAL_DMA_Init+0x164>)
 800376a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2202      	movs	r2, #2
 8003770:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003782:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003786:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003790:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	691b      	ldr	r3, [r3, #16]
 8003796:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800379c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	699b      	ldr	r3, [r3, #24]
 80037a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037a8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6a1b      	ldr	r3, [r3, #32]
 80037ae:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80037b0:	68fa      	ldr	r2, [r7, #12]
 80037b2:	4313      	orrs	r3, r2
 80037b4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	68fa      	ldr	r2, [r7, #12]
 80037bc:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80037c6:	d039      	beq.n	800383c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037cc:	4a27      	ldr	r2, [pc, #156]	; (800386c <HAL_DMA_Init+0x15c>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d11a      	bne.n	8003808 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80037d2:	4b29      	ldr	r3, [pc, #164]	; (8003878 <HAL_DMA_Init+0x168>)
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037da:	f003 031c 	and.w	r3, r3, #28
 80037de:	210f      	movs	r1, #15
 80037e0:	fa01 f303 	lsl.w	r3, r1, r3
 80037e4:	43db      	mvns	r3, r3
 80037e6:	4924      	ldr	r1, [pc, #144]	; (8003878 <HAL_DMA_Init+0x168>)
 80037e8:	4013      	ands	r3, r2
 80037ea:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80037ec:	4b22      	ldr	r3, [pc, #136]	; (8003878 <HAL_DMA_Init+0x168>)
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6859      	ldr	r1, [r3, #4]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037f8:	f003 031c 	and.w	r3, r3, #28
 80037fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003800:	491d      	ldr	r1, [pc, #116]	; (8003878 <HAL_DMA_Init+0x168>)
 8003802:	4313      	orrs	r3, r2
 8003804:	600b      	str	r3, [r1, #0]
 8003806:	e019      	b.n	800383c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003808:	4b1c      	ldr	r3, [pc, #112]	; (800387c <HAL_DMA_Init+0x16c>)
 800380a:	681a      	ldr	r2, [r3, #0]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003810:	f003 031c 	and.w	r3, r3, #28
 8003814:	210f      	movs	r1, #15
 8003816:	fa01 f303 	lsl.w	r3, r1, r3
 800381a:	43db      	mvns	r3, r3
 800381c:	4917      	ldr	r1, [pc, #92]	; (800387c <HAL_DMA_Init+0x16c>)
 800381e:	4013      	ands	r3, r2
 8003820:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003822:	4b16      	ldr	r3, [pc, #88]	; (800387c <HAL_DMA_Init+0x16c>)
 8003824:	681a      	ldr	r2, [r3, #0]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6859      	ldr	r1, [r3, #4]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800382e:	f003 031c 	and.w	r3, r3, #28
 8003832:	fa01 f303 	lsl.w	r3, r1, r3
 8003836:	4911      	ldr	r1, [pc, #68]	; (800387c <HAL_DMA_Init+0x16c>)
 8003838:	4313      	orrs	r3, r2
 800383a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2200      	movs	r2, #0
 8003840:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2201      	movs	r2, #1
 8003846:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2200      	movs	r2, #0
 800384e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003852:	2300      	movs	r3, #0
}
 8003854:	4618      	mov	r0, r3
 8003856:	3714      	adds	r7, #20
 8003858:	46bd      	mov	sp, r7
 800385a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385e:	4770      	bx	lr
 8003860:	40020407 	.word	0x40020407
 8003864:	bffdfff8 	.word	0xbffdfff8
 8003868:	cccccccd 	.word	0xcccccccd
 800386c:	40020000 	.word	0x40020000
 8003870:	bffdfbf8 	.word	0xbffdfbf8
 8003874:	40020400 	.word	0x40020400
 8003878:	400200a8 	.word	0x400200a8
 800387c:	400204a8 	.word	0x400204a8

08003880 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b086      	sub	sp, #24
 8003884:	af00      	add	r7, sp, #0
 8003886:	60f8      	str	r0, [r7, #12]
 8003888:	60b9      	str	r1, [r7, #8]
 800388a:	607a      	str	r2, [r7, #4]
 800388c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800388e:	2300      	movs	r3, #0
 8003890:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003898:	2b01      	cmp	r3, #1
 800389a:	d101      	bne.n	80038a0 <HAL_DMA_Start_IT+0x20>
 800389c:	2302      	movs	r3, #2
 800389e:	e04b      	b.n	8003938 <HAL_DMA_Start_IT+0xb8>
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	2201      	movs	r2, #1
 80038a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80038ae:	b2db      	uxtb	r3, r3
 80038b0:	2b01      	cmp	r3, #1
 80038b2:	d13a      	bne.n	800392a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	2202      	movs	r2, #2
 80038b8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	2200      	movs	r2, #0
 80038c0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f022 0201 	bic.w	r2, r2, #1
 80038d0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	687a      	ldr	r2, [r7, #4]
 80038d6:	68b9      	ldr	r1, [r7, #8]
 80038d8:	68f8      	ldr	r0, [r7, #12]
 80038da:	f000 f95f 	bl	8003b9c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d008      	beq.n	80038f8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f042 020e 	orr.w	r2, r2, #14
 80038f4:	601a      	str	r2, [r3, #0]
 80038f6:	e00f      	b.n	8003918 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f022 0204 	bic.w	r2, r2, #4
 8003906:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f042 020a 	orr.w	r2, r2, #10
 8003916:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f042 0201 	orr.w	r2, r2, #1
 8003926:	601a      	str	r2, [r3, #0]
 8003928:	e005      	b.n	8003936 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	2200      	movs	r2, #0
 800392e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003932:	2302      	movs	r3, #2
 8003934:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003936:	7dfb      	ldrb	r3, [r7, #23]
}
 8003938:	4618      	mov	r0, r3
 800393a:	3718      	adds	r7, #24
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}

08003940 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003940:	b480      	push	{r7}
 8003942:	b085      	sub	sp, #20
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003948:	2300      	movs	r3, #0
 800394a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003952:	b2db      	uxtb	r3, r3
 8003954:	2b02      	cmp	r3, #2
 8003956:	d008      	beq.n	800396a <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2204      	movs	r2, #4
 800395c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2200      	movs	r2, #0
 8003962:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e022      	b.n	80039b0 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f022 020e 	bic.w	r2, r2, #14
 8003978:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f022 0201 	bic.w	r2, r2, #1
 8003988:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800398e:	f003 021c 	and.w	r2, r3, #28
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003996:	2101      	movs	r1, #1
 8003998:	fa01 f202 	lsl.w	r2, r1, r2
 800399c:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2201      	movs	r2, #1
 80039a2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2200      	movs	r2, #0
 80039aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80039ae:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	3714      	adds	r7, #20
 80039b4:	46bd      	mov	sp, r7
 80039b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ba:	4770      	bx	lr

080039bc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b084      	sub	sp, #16
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039c4:	2300      	movs	r3, #0
 80039c6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80039ce:	b2db      	uxtb	r3, r3
 80039d0:	2b02      	cmp	r3, #2
 80039d2:	d005      	beq.n	80039e0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2204      	movs	r2, #4
 80039d8:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80039da:	2301      	movs	r3, #1
 80039dc:	73fb      	strb	r3, [r7, #15]
 80039de:	e029      	b.n	8003a34 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f022 020e 	bic.w	r2, r2, #14
 80039ee:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	681a      	ldr	r2, [r3, #0]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f022 0201 	bic.w	r2, r2, #1
 80039fe:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a04:	f003 021c 	and.w	r2, r3, #28
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a0c:	2101      	movs	r1, #1
 8003a0e:	fa01 f202 	lsl.w	r2, r1, r2
 8003a12:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2201      	movs	r2, #1
 8003a18:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d003      	beq.n	8003a34 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a30:	6878      	ldr	r0, [r7, #4]
 8003a32:	4798      	blx	r3
    }
  }
  return status;
 8003a34:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	3710      	adds	r7, #16
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd80      	pop	{r7, pc}

08003a3e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003a3e:	b580      	push	{r7, lr}
 8003a40:	b084      	sub	sp, #16
 8003a42:	af00      	add	r7, sp, #0
 8003a44:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a5a:	f003 031c 	and.w	r3, r3, #28
 8003a5e:	2204      	movs	r2, #4
 8003a60:	409a      	lsls	r2, r3
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	4013      	ands	r3, r2
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d026      	beq.n	8003ab8 <HAL_DMA_IRQHandler+0x7a>
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	f003 0304 	and.w	r3, r3, #4
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d021      	beq.n	8003ab8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 0320 	and.w	r3, r3, #32
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d107      	bne.n	8003a92 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f022 0204 	bic.w	r2, r2, #4
 8003a90:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a96:	f003 021c 	and.w	r2, r3, #28
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a9e:	2104      	movs	r1, #4
 8003aa0:	fa01 f202 	lsl.w	r2, r1, r2
 8003aa4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d071      	beq.n	8003b92 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003ab6:	e06c      	b.n	8003b92 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003abc:	f003 031c 	and.w	r3, r3, #28
 8003ac0:	2202      	movs	r2, #2
 8003ac2:	409a      	lsls	r2, r3
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d02e      	beq.n	8003b2a <HAL_DMA_IRQHandler+0xec>
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	f003 0302 	and.w	r3, r3, #2
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d029      	beq.n	8003b2a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 0320 	and.w	r3, r3, #32
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d10b      	bne.n	8003afc <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f022 020a 	bic.w	r2, r2, #10
 8003af2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2201      	movs	r2, #1
 8003af8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b00:	f003 021c 	and.w	r2, r3, #28
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b08:	2102      	movs	r1, #2
 8003b0a:	fa01 f202 	lsl.w	r2, r1, r2
 8003b0e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2200      	movs	r2, #0
 8003b14:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d038      	beq.n	8003b92 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b24:	6878      	ldr	r0, [r7, #4]
 8003b26:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003b28:	e033      	b.n	8003b92 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b2e:	f003 031c 	and.w	r3, r3, #28
 8003b32:	2208      	movs	r2, #8
 8003b34:	409a      	lsls	r2, r3
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	4013      	ands	r3, r2
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d02a      	beq.n	8003b94 <HAL_DMA_IRQHandler+0x156>
 8003b3e:	68bb      	ldr	r3, [r7, #8]
 8003b40:	f003 0308 	and.w	r3, r3, #8
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d025      	beq.n	8003b94 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f022 020e 	bic.w	r2, r2, #14
 8003b56:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b5c:	f003 021c 	and.w	r2, r3, #28
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b64:	2101      	movs	r1, #1
 8003b66:	fa01 f202 	lsl.w	r2, r1, r2
 8003b6a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2201      	movs	r2, #1
 8003b70:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2201      	movs	r2, #1
 8003b76:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d004      	beq.n	8003b94 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b8e:	6878      	ldr	r0, [r7, #4]
 8003b90:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003b92:	bf00      	nop
 8003b94:	bf00      	nop
}
 8003b96:	3710      	adds	r7, #16
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}

08003b9c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	b085      	sub	sp, #20
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	60f8      	str	r0, [r7, #12]
 8003ba4:	60b9      	str	r1, [r7, #8]
 8003ba6:	607a      	str	r2, [r7, #4]
 8003ba8:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bae:	f003 021c 	and.w	r2, r3, #28
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb6:	2101      	movs	r1, #1
 8003bb8:	fa01 f202 	lsl.w	r2, r1, r2
 8003bbc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	683a      	ldr	r2, [r7, #0]
 8003bc4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	689b      	ldr	r3, [r3, #8]
 8003bca:	2b10      	cmp	r3, #16
 8003bcc:	d108      	bne.n	8003be0 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	687a      	ldr	r2, [r7, #4]
 8003bd4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	68ba      	ldr	r2, [r7, #8]
 8003bdc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003bde:	e007      	b.n	8003bf0 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	68ba      	ldr	r2, [r7, #8]
 8003be6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	687a      	ldr	r2, [r7, #4]
 8003bee:	60da      	str	r2, [r3, #12]
}
 8003bf0:	bf00      	nop
 8003bf2:	3714      	adds	r7, #20
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfa:	4770      	bx	lr

08003bfc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	b087      	sub	sp, #28
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
 8003c04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003c06:	2300      	movs	r3, #0
 8003c08:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c0a:	e17f      	b.n	8003f0c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	681a      	ldr	r2, [r3, #0]
 8003c10:	2101      	movs	r1, #1
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	fa01 f303 	lsl.w	r3, r1, r3
 8003c18:	4013      	ands	r3, r2
 8003c1a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	f000 8171 	beq.w	8003f06 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	f003 0303 	and.w	r3, r3, #3
 8003c2c:	2b01      	cmp	r3, #1
 8003c2e:	d005      	beq.n	8003c3c <HAL_GPIO_Init+0x40>
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	f003 0303 	and.w	r3, r3, #3
 8003c38:	2b02      	cmp	r3, #2
 8003c3a:	d130      	bne.n	8003c9e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	005b      	lsls	r3, r3, #1
 8003c46:	2203      	movs	r2, #3
 8003c48:	fa02 f303 	lsl.w	r3, r2, r3
 8003c4c:	43db      	mvns	r3, r3
 8003c4e:	693a      	ldr	r2, [r7, #16]
 8003c50:	4013      	ands	r3, r2
 8003c52:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	68da      	ldr	r2, [r3, #12]
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	005b      	lsls	r3, r3, #1
 8003c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c60:	693a      	ldr	r2, [r7, #16]
 8003c62:	4313      	orrs	r3, r2
 8003c64:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	693a      	ldr	r2, [r7, #16]
 8003c6a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003c72:	2201      	movs	r2, #1
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	fa02 f303 	lsl.w	r3, r2, r3
 8003c7a:	43db      	mvns	r3, r3
 8003c7c:	693a      	ldr	r2, [r7, #16]
 8003c7e:	4013      	ands	r3, r2
 8003c80:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	091b      	lsrs	r3, r3, #4
 8003c88:	f003 0201 	and.w	r2, r3, #1
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c92:	693a      	ldr	r2, [r7, #16]
 8003c94:	4313      	orrs	r3, r2
 8003c96:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	693a      	ldr	r2, [r7, #16]
 8003c9c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	f003 0303 	and.w	r3, r3, #3
 8003ca6:	2b03      	cmp	r3, #3
 8003ca8:	d118      	bne.n	8003cdc <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003cb0:	2201      	movs	r2, #1
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb8:	43db      	mvns	r3, r3
 8003cba:	693a      	ldr	r2, [r7, #16]
 8003cbc:	4013      	ands	r3, r2
 8003cbe:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	08db      	lsrs	r3, r3, #3
 8003cc6:	f003 0201 	and.w	r2, r3, #1
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd0:	693a      	ldr	r2, [r7, #16]
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	693a      	ldr	r2, [r7, #16]
 8003cda:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	f003 0303 	and.w	r3, r3, #3
 8003ce4:	2b03      	cmp	r3, #3
 8003ce6:	d017      	beq.n	8003d18 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	68db      	ldr	r3, [r3, #12]
 8003cec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003cee:	697b      	ldr	r3, [r7, #20]
 8003cf0:	005b      	lsls	r3, r3, #1
 8003cf2:	2203      	movs	r2, #3
 8003cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf8:	43db      	mvns	r3, r3
 8003cfa:	693a      	ldr	r2, [r7, #16]
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	689a      	ldr	r2, [r3, #8]
 8003d04:	697b      	ldr	r3, [r7, #20]
 8003d06:	005b      	lsls	r3, r3, #1
 8003d08:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0c:	693a      	ldr	r2, [r7, #16]
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	693a      	ldr	r2, [r7, #16]
 8003d16:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	f003 0303 	and.w	r3, r3, #3
 8003d20:	2b02      	cmp	r3, #2
 8003d22:	d123      	bne.n	8003d6c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	08da      	lsrs	r2, r3, #3
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	3208      	adds	r2, #8
 8003d2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d30:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	f003 0307 	and.w	r3, r3, #7
 8003d38:	009b      	lsls	r3, r3, #2
 8003d3a:	220f      	movs	r2, #15
 8003d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d40:	43db      	mvns	r3, r3
 8003d42:	693a      	ldr	r2, [r7, #16]
 8003d44:	4013      	ands	r3, r2
 8003d46:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	691a      	ldr	r2, [r3, #16]
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	f003 0307 	and.w	r3, r3, #7
 8003d52:	009b      	lsls	r3, r3, #2
 8003d54:	fa02 f303 	lsl.w	r3, r2, r3
 8003d58:	693a      	ldr	r2, [r7, #16]
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003d5e:	697b      	ldr	r3, [r7, #20]
 8003d60:	08da      	lsrs	r2, r3, #3
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	3208      	adds	r2, #8
 8003d66:	6939      	ldr	r1, [r7, #16]
 8003d68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003d72:	697b      	ldr	r3, [r7, #20]
 8003d74:	005b      	lsls	r3, r3, #1
 8003d76:	2203      	movs	r2, #3
 8003d78:	fa02 f303 	lsl.w	r3, r2, r3
 8003d7c:	43db      	mvns	r3, r3
 8003d7e:	693a      	ldr	r2, [r7, #16]
 8003d80:	4013      	ands	r3, r2
 8003d82:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	f003 0203 	and.w	r2, r3, #3
 8003d8c:	697b      	ldr	r3, [r7, #20]
 8003d8e:	005b      	lsls	r3, r3, #1
 8003d90:	fa02 f303 	lsl.w	r3, r2, r3
 8003d94:	693a      	ldr	r2, [r7, #16]
 8003d96:	4313      	orrs	r3, r2
 8003d98:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	693a      	ldr	r2, [r7, #16]
 8003d9e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	f000 80ac 	beq.w	8003f06 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003dae:	4b5f      	ldr	r3, [pc, #380]	; (8003f2c <HAL_GPIO_Init+0x330>)
 8003db0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003db2:	4a5e      	ldr	r2, [pc, #376]	; (8003f2c <HAL_GPIO_Init+0x330>)
 8003db4:	f043 0301 	orr.w	r3, r3, #1
 8003db8:	6613      	str	r3, [r2, #96]	; 0x60
 8003dba:	4b5c      	ldr	r3, [pc, #368]	; (8003f2c <HAL_GPIO_Init+0x330>)
 8003dbc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003dbe:	f003 0301 	and.w	r3, r3, #1
 8003dc2:	60bb      	str	r3, [r7, #8]
 8003dc4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003dc6:	4a5a      	ldr	r2, [pc, #360]	; (8003f30 <HAL_GPIO_Init+0x334>)
 8003dc8:	697b      	ldr	r3, [r7, #20]
 8003dca:	089b      	lsrs	r3, r3, #2
 8003dcc:	3302      	adds	r3, #2
 8003dce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003dd2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	f003 0303 	and.w	r3, r3, #3
 8003dda:	009b      	lsls	r3, r3, #2
 8003ddc:	220f      	movs	r2, #15
 8003dde:	fa02 f303 	lsl.w	r3, r2, r3
 8003de2:	43db      	mvns	r3, r3
 8003de4:	693a      	ldr	r2, [r7, #16]
 8003de6:	4013      	ands	r3, r2
 8003de8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003df0:	d025      	beq.n	8003e3e <HAL_GPIO_Init+0x242>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	4a4f      	ldr	r2, [pc, #316]	; (8003f34 <HAL_GPIO_Init+0x338>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d01f      	beq.n	8003e3a <HAL_GPIO_Init+0x23e>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	4a4e      	ldr	r2, [pc, #312]	; (8003f38 <HAL_GPIO_Init+0x33c>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d019      	beq.n	8003e36 <HAL_GPIO_Init+0x23a>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	4a4d      	ldr	r2, [pc, #308]	; (8003f3c <HAL_GPIO_Init+0x340>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d013      	beq.n	8003e32 <HAL_GPIO_Init+0x236>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	4a4c      	ldr	r2, [pc, #304]	; (8003f40 <HAL_GPIO_Init+0x344>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d00d      	beq.n	8003e2e <HAL_GPIO_Init+0x232>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	4a4b      	ldr	r2, [pc, #300]	; (8003f44 <HAL_GPIO_Init+0x348>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d007      	beq.n	8003e2a <HAL_GPIO_Init+0x22e>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	4a4a      	ldr	r2, [pc, #296]	; (8003f48 <HAL_GPIO_Init+0x34c>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d101      	bne.n	8003e26 <HAL_GPIO_Init+0x22a>
 8003e22:	2306      	movs	r3, #6
 8003e24:	e00c      	b.n	8003e40 <HAL_GPIO_Init+0x244>
 8003e26:	2307      	movs	r3, #7
 8003e28:	e00a      	b.n	8003e40 <HAL_GPIO_Init+0x244>
 8003e2a:	2305      	movs	r3, #5
 8003e2c:	e008      	b.n	8003e40 <HAL_GPIO_Init+0x244>
 8003e2e:	2304      	movs	r3, #4
 8003e30:	e006      	b.n	8003e40 <HAL_GPIO_Init+0x244>
 8003e32:	2303      	movs	r3, #3
 8003e34:	e004      	b.n	8003e40 <HAL_GPIO_Init+0x244>
 8003e36:	2302      	movs	r3, #2
 8003e38:	e002      	b.n	8003e40 <HAL_GPIO_Init+0x244>
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e000      	b.n	8003e40 <HAL_GPIO_Init+0x244>
 8003e3e:	2300      	movs	r3, #0
 8003e40:	697a      	ldr	r2, [r7, #20]
 8003e42:	f002 0203 	and.w	r2, r2, #3
 8003e46:	0092      	lsls	r2, r2, #2
 8003e48:	4093      	lsls	r3, r2
 8003e4a:	693a      	ldr	r2, [r7, #16]
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003e50:	4937      	ldr	r1, [pc, #220]	; (8003f30 <HAL_GPIO_Init+0x334>)
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	089b      	lsrs	r3, r3, #2
 8003e56:	3302      	adds	r3, #2
 8003e58:	693a      	ldr	r2, [r7, #16]
 8003e5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003e5e:	4b3b      	ldr	r3, [pc, #236]	; (8003f4c <HAL_GPIO_Init+0x350>)
 8003e60:	689b      	ldr	r3, [r3, #8]
 8003e62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	43db      	mvns	r3, r3
 8003e68:	693a      	ldr	r2, [r7, #16]
 8003e6a:	4013      	ands	r3, r2
 8003e6c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d003      	beq.n	8003e82 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003e7a:	693a      	ldr	r2, [r7, #16]
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	4313      	orrs	r3, r2
 8003e80:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003e82:	4a32      	ldr	r2, [pc, #200]	; (8003f4c <HAL_GPIO_Init+0x350>)
 8003e84:	693b      	ldr	r3, [r7, #16]
 8003e86:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003e88:	4b30      	ldr	r3, [pc, #192]	; (8003f4c <HAL_GPIO_Init+0x350>)
 8003e8a:	68db      	ldr	r3, [r3, #12]
 8003e8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	43db      	mvns	r3, r3
 8003e92:	693a      	ldr	r2, [r7, #16]
 8003e94:	4013      	ands	r3, r2
 8003e96:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d003      	beq.n	8003eac <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003ea4:	693a      	ldr	r2, [r7, #16]
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003eac:	4a27      	ldr	r2, [pc, #156]	; (8003f4c <HAL_GPIO_Init+0x350>)
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003eb2:	4b26      	ldr	r3, [pc, #152]	; (8003f4c <HAL_GPIO_Init+0x350>)
 8003eb4:	685b      	ldr	r3, [r3, #4]
 8003eb6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	43db      	mvns	r3, r3
 8003ebc:	693a      	ldr	r2, [r7, #16]
 8003ebe:	4013      	ands	r3, r2
 8003ec0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d003      	beq.n	8003ed6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003ece:	693a      	ldr	r2, [r7, #16]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003ed6:	4a1d      	ldr	r2, [pc, #116]	; (8003f4c <HAL_GPIO_Init+0x350>)
 8003ed8:	693b      	ldr	r3, [r7, #16]
 8003eda:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003edc:	4b1b      	ldr	r3, [pc, #108]	; (8003f4c <HAL_GPIO_Init+0x350>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	43db      	mvns	r3, r3
 8003ee6:	693a      	ldr	r2, [r7, #16]
 8003ee8:	4013      	ands	r3, r2
 8003eea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d003      	beq.n	8003f00 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003ef8:	693a      	ldr	r2, [r7, #16]
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	4313      	orrs	r3, r2
 8003efe:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003f00:	4a12      	ldr	r2, [pc, #72]	; (8003f4c <HAL_GPIO_Init+0x350>)
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	3301      	adds	r3, #1
 8003f0a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	fa22 f303 	lsr.w	r3, r2, r3
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	f47f ae78 	bne.w	8003c0c <HAL_GPIO_Init+0x10>
  }
}
 8003f1c:	bf00      	nop
 8003f1e:	bf00      	nop
 8003f20:	371c      	adds	r7, #28
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr
 8003f2a:	bf00      	nop
 8003f2c:	40021000 	.word	0x40021000
 8003f30:	40010000 	.word	0x40010000
 8003f34:	48000400 	.word	0x48000400
 8003f38:	48000800 	.word	0x48000800
 8003f3c:	48000c00 	.word	0x48000c00
 8003f40:	48001000 	.word	0x48001000
 8003f44:	48001400 	.word	0x48001400
 8003f48:	48001800 	.word	0x48001800
 8003f4c:	40010400 	.word	0x40010400

08003f50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f50:	b480      	push	{r7}
 8003f52:	b083      	sub	sp, #12
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
 8003f58:	460b      	mov	r3, r1
 8003f5a:	807b      	strh	r3, [r7, #2]
 8003f5c:	4613      	mov	r3, r2
 8003f5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003f60:	787b      	ldrb	r3, [r7, #1]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d003      	beq.n	8003f6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003f66:	887a      	ldrh	r2, [r7, #2]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003f6c:	e002      	b.n	8003f74 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003f6e:	887a      	ldrh	r2, [r7, #2]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003f74:	bf00      	nop
 8003f76:	370c      	adds	r7, #12
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7e:	4770      	bx	lr

08003f80 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003f80:	b480      	push	{r7}
 8003f82:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003f84:	4b04      	ldr	r3, [pc, #16]	; (8003f98 <HAL_PWREx_GetVoltageRange+0x18>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f94:	4770      	bx	lr
 8003f96:	bf00      	nop
 8003f98:	40007000 	.word	0x40007000

08003f9c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	b085      	sub	sp, #20
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003faa:	d130      	bne.n	800400e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003fac:	4b23      	ldr	r3, [pc, #140]	; (800403c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003fb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003fb8:	d038      	beq.n	800402c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003fba:	4b20      	ldr	r3, [pc, #128]	; (800403c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003fc2:	4a1e      	ldr	r2, [pc, #120]	; (800403c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003fc4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003fc8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003fca:	4b1d      	ldr	r3, [pc, #116]	; (8004040 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	2232      	movs	r2, #50	; 0x32
 8003fd0:	fb02 f303 	mul.w	r3, r2, r3
 8003fd4:	4a1b      	ldr	r2, [pc, #108]	; (8004044 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003fd6:	fba2 2303 	umull	r2, r3, r2, r3
 8003fda:	0c9b      	lsrs	r3, r3, #18
 8003fdc:	3301      	adds	r3, #1
 8003fde:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003fe0:	e002      	b.n	8003fe8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	3b01      	subs	r3, #1
 8003fe6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003fe8:	4b14      	ldr	r3, [pc, #80]	; (800403c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003fea:	695b      	ldr	r3, [r3, #20]
 8003fec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ff0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ff4:	d102      	bne.n	8003ffc <HAL_PWREx_ControlVoltageScaling+0x60>
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d1f2      	bne.n	8003fe2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003ffc:	4b0f      	ldr	r3, [pc, #60]	; (800403c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ffe:	695b      	ldr	r3, [r3, #20]
 8004000:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004004:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004008:	d110      	bne.n	800402c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800400a:	2303      	movs	r3, #3
 800400c:	e00f      	b.n	800402e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800400e:	4b0b      	ldr	r3, [pc, #44]	; (800403c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004016:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800401a:	d007      	beq.n	800402c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800401c:	4b07      	ldr	r3, [pc, #28]	; (800403c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004024:	4a05      	ldr	r2, [pc, #20]	; (800403c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004026:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800402a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800402c:	2300      	movs	r3, #0
}
 800402e:	4618      	mov	r0, r3
 8004030:	3714      	adds	r7, #20
 8004032:	46bd      	mov	sp, r7
 8004034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004038:	4770      	bx	lr
 800403a:	bf00      	nop
 800403c:	40007000 	.word	0x40007000
 8004040:	20000010 	.word	0x20000010
 8004044:	431bde83 	.word	0x431bde83

08004048 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b088      	sub	sp, #32
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d101      	bne.n	800405a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	e3ca      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800405a:	4b97      	ldr	r3, [pc, #604]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	f003 030c 	and.w	r3, r3, #12
 8004062:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004064:	4b94      	ldr	r3, [pc, #592]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	f003 0303 	and.w	r3, r3, #3
 800406c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f003 0310 	and.w	r3, r3, #16
 8004076:	2b00      	cmp	r3, #0
 8004078:	f000 80e4 	beq.w	8004244 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800407c:	69bb      	ldr	r3, [r7, #24]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d007      	beq.n	8004092 <HAL_RCC_OscConfig+0x4a>
 8004082:	69bb      	ldr	r3, [r7, #24]
 8004084:	2b0c      	cmp	r3, #12
 8004086:	f040 808b 	bne.w	80041a0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	2b01      	cmp	r3, #1
 800408e:	f040 8087 	bne.w	80041a0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004092:	4b89      	ldr	r3, [pc, #548]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f003 0302 	and.w	r3, r3, #2
 800409a:	2b00      	cmp	r3, #0
 800409c:	d005      	beq.n	80040aa <HAL_RCC_OscConfig+0x62>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	699b      	ldr	r3, [r3, #24]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d101      	bne.n	80040aa <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e3a2      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6a1a      	ldr	r2, [r3, #32]
 80040ae:	4b82      	ldr	r3, [pc, #520]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f003 0308 	and.w	r3, r3, #8
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d004      	beq.n	80040c4 <HAL_RCC_OscConfig+0x7c>
 80040ba:	4b7f      	ldr	r3, [pc, #508]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80040c2:	e005      	b.n	80040d0 <HAL_RCC_OscConfig+0x88>
 80040c4:	4b7c      	ldr	r3, [pc, #496]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 80040c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040ca:	091b      	lsrs	r3, r3, #4
 80040cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d223      	bcs.n	800411c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6a1b      	ldr	r3, [r3, #32]
 80040d8:	4618      	mov	r0, r3
 80040da:	f000 fd55 	bl	8004b88 <RCC_SetFlashLatencyFromMSIRange>
 80040de:	4603      	mov	r3, r0
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d001      	beq.n	80040e8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80040e4:	2301      	movs	r3, #1
 80040e6:	e383      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80040e8:	4b73      	ldr	r3, [pc, #460]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a72      	ldr	r2, [pc, #456]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 80040ee:	f043 0308 	orr.w	r3, r3, #8
 80040f2:	6013      	str	r3, [r2, #0]
 80040f4:	4b70      	ldr	r3, [pc, #448]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6a1b      	ldr	r3, [r3, #32]
 8004100:	496d      	ldr	r1, [pc, #436]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 8004102:	4313      	orrs	r3, r2
 8004104:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004106:	4b6c      	ldr	r3, [pc, #432]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	69db      	ldr	r3, [r3, #28]
 8004112:	021b      	lsls	r3, r3, #8
 8004114:	4968      	ldr	r1, [pc, #416]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 8004116:	4313      	orrs	r3, r2
 8004118:	604b      	str	r3, [r1, #4]
 800411a:	e025      	b.n	8004168 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800411c:	4b66      	ldr	r3, [pc, #408]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a65      	ldr	r2, [pc, #404]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 8004122:	f043 0308 	orr.w	r3, r3, #8
 8004126:	6013      	str	r3, [r2, #0]
 8004128:	4b63      	ldr	r3, [pc, #396]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6a1b      	ldr	r3, [r3, #32]
 8004134:	4960      	ldr	r1, [pc, #384]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 8004136:	4313      	orrs	r3, r2
 8004138:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800413a:	4b5f      	ldr	r3, [pc, #380]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	69db      	ldr	r3, [r3, #28]
 8004146:	021b      	lsls	r3, r3, #8
 8004148:	495b      	ldr	r1, [pc, #364]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 800414a:	4313      	orrs	r3, r2
 800414c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800414e:	69bb      	ldr	r3, [r7, #24]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d109      	bne.n	8004168 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6a1b      	ldr	r3, [r3, #32]
 8004158:	4618      	mov	r0, r3
 800415a:	f000 fd15 	bl	8004b88 <RCC_SetFlashLatencyFromMSIRange>
 800415e:	4603      	mov	r3, r0
 8004160:	2b00      	cmp	r3, #0
 8004162:	d001      	beq.n	8004168 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004164:	2301      	movs	r3, #1
 8004166:	e343      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004168:	f000 fc4a 	bl	8004a00 <HAL_RCC_GetSysClockFreq>
 800416c:	4602      	mov	r2, r0
 800416e:	4b52      	ldr	r3, [pc, #328]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 8004170:	689b      	ldr	r3, [r3, #8]
 8004172:	091b      	lsrs	r3, r3, #4
 8004174:	f003 030f 	and.w	r3, r3, #15
 8004178:	4950      	ldr	r1, [pc, #320]	; (80042bc <HAL_RCC_OscConfig+0x274>)
 800417a:	5ccb      	ldrb	r3, [r1, r3]
 800417c:	f003 031f 	and.w	r3, r3, #31
 8004180:	fa22 f303 	lsr.w	r3, r2, r3
 8004184:	4a4e      	ldr	r2, [pc, #312]	; (80042c0 <HAL_RCC_OscConfig+0x278>)
 8004186:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004188:	4b4e      	ldr	r3, [pc, #312]	; (80042c4 <HAL_RCC_OscConfig+0x27c>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4618      	mov	r0, r3
 800418e:	f7fe fe15 	bl	8002dbc <HAL_InitTick>
 8004192:	4603      	mov	r3, r0
 8004194:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004196:	7bfb      	ldrb	r3, [r7, #15]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d052      	beq.n	8004242 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800419c:	7bfb      	ldrb	r3, [r7, #15]
 800419e:	e327      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	699b      	ldr	r3, [r3, #24]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d032      	beq.n	800420e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80041a8:	4b43      	ldr	r3, [pc, #268]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a42      	ldr	r2, [pc, #264]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 80041ae:	f043 0301 	orr.w	r3, r3, #1
 80041b2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80041b4:	f7fe fe52 	bl	8002e5c <HAL_GetTick>
 80041b8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80041ba:	e008      	b.n	80041ce <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80041bc:	f7fe fe4e 	bl	8002e5c <HAL_GetTick>
 80041c0:	4602      	mov	r2, r0
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	1ad3      	subs	r3, r2, r3
 80041c6:	2b02      	cmp	r3, #2
 80041c8:	d901      	bls.n	80041ce <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80041ca:	2303      	movs	r3, #3
 80041cc:	e310      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80041ce:	4b3a      	ldr	r3, [pc, #232]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f003 0302 	and.w	r3, r3, #2
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d0f0      	beq.n	80041bc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80041da:	4b37      	ldr	r3, [pc, #220]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a36      	ldr	r2, [pc, #216]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 80041e0:	f043 0308 	orr.w	r3, r3, #8
 80041e4:	6013      	str	r3, [r2, #0]
 80041e6:	4b34      	ldr	r3, [pc, #208]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6a1b      	ldr	r3, [r3, #32]
 80041f2:	4931      	ldr	r1, [pc, #196]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 80041f4:	4313      	orrs	r3, r2
 80041f6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80041f8:	4b2f      	ldr	r3, [pc, #188]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	69db      	ldr	r3, [r3, #28]
 8004204:	021b      	lsls	r3, r3, #8
 8004206:	492c      	ldr	r1, [pc, #176]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 8004208:	4313      	orrs	r3, r2
 800420a:	604b      	str	r3, [r1, #4]
 800420c:	e01a      	b.n	8004244 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800420e:	4b2a      	ldr	r3, [pc, #168]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a29      	ldr	r2, [pc, #164]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 8004214:	f023 0301 	bic.w	r3, r3, #1
 8004218:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800421a:	f7fe fe1f 	bl	8002e5c <HAL_GetTick>
 800421e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004220:	e008      	b.n	8004234 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004222:	f7fe fe1b 	bl	8002e5c <HAL_GetTick>
 8004226:	4602      	mov	r2, r0
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	1ad3      	subs	r3, r2, r3
 800422c:	2b02      	cmp	r3, #2
 800422e:	d901      	bls.n	8004234 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004230:	2303      	movs	r3, #3
 8004232:	e2dd      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004234:	4b20      	ldr	r3, [pc, #128]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f003 0302 	and.w	r3, r3, #2
 800423c:	2b00      	cmp	r3, #0
 800423e:	d1f0      	bne.n	8004222 <HAL_RCC_OscConfig+0x1da>
 8004240:	e000      	b.n	8004244 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004242:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 0301 	and.w	r3, r3, #1
 800424c:	2b00      	cmp	r3, #0
 800424e:	d074      	beq.n	800433a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004250:	69bb      	ldr	r3, [r7, #24]
 8004252:	2b08      	cmp	r3, #8
 8004254:	d005      	beq.n	8004262 <HAL_RCC_OscConfig+0x21a>
 8004256:	69bb      	ldr	r3, [r7, #24]
 8004258:	2b0c      	cmp	r3, #12
 800425a:	d10e      	bne.n	800427a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	2b03      	cmp	r3, #3
 8004260:	d10b      	bne.n	800427a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004262:	4b15      	ldr	r3, [pc, #84]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800426a:	2b00      	cmp	r3, #0
 800426c:	d064      	beq.n	8004338 <HAL_RCC_OscConfig+0x2f0>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d160      	bne.n	8004338 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004276:	2301      	movs	r3, #1
 8004278:	e2ba      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004282:	d106      	bne.n	8004292 <HAL_RCC_OscConfig+0x24a>
 8004284:	4b0c      	ldr	r3, [pc, #48]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4a0b      	ldr	r2, [pc, #44]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 800428a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800428e:	6013      	str	r3, [r2, #0]
 8004290:	e026      	b.n	80042e0 <HAL_RCC_OscConfig+0x298>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800429a:	d115      	bne.n	80042c8 <HAL_RCC_OscConfig+0x280>
 800429c:	4b06      	ldr	r3, [pc, #24]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a05      	ldr	r2, [pc, #20]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 80042a2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80042a6:	6013      	str	r3, [r2, #0]
 80042a8:	4b03      	ldr	r3, [pc, #12]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a02      	ldr	r2, [pc, #8]	; (80042b8 <HAL_RCC_OscConfig+0x270>)
 80042ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042b2:	6013      	str	r3, [r2, #0]
 80042b4:	e014      	b.n	80042e0 <HAL_RCC_OscConfig+0x298>
 80042b6:	bf00      	nop
 80042b8:	40021000 	.word	0x40021000
 80042bc:	0800cdd0 	.word	0x0800cdd0
 80042c0:	20000010 	.word	0x20000010
 80042c4:	20000014 	.word	0x20000014
 80042c8:	4ba0      	ldr	r3, [pc, #640]	; (800454c <HAL_RCC_OscConfig+0x504>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a9f      	ldr	r2, [pc, #636]	; (800454c <HAL_RCC_OscConfig+0x504>)
 80042ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042d2:	6013      	str	r3, [r2, #0]
 80042d4:	4b9d      	ldr	r3, [pc, #628]	; (800454c <HAL_RCC_OscConfig+0x504>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4a9c      	ldr	r2, [pc, #624]	; (800454c <HAL_RCC_OscConfig+0x504>)
 80042da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80042de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d013      	beq.n	8004310 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042e8:	f7fe fdb8 	bl	8002e5c <HAL_GetTick>
 80042ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042ee:	e008      	b.n	8004302 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042f0:	f7fe fdb4 	bl	8002e5c <HAL_GetTick>
 80042f4:	4602      	mov	r2, r0
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	1ad3      	subs	r3, r2, r3
 80042fa:	2b64      	cmp	r3, #100	; 0x64
 80042fc:	d901      	bls.n	8004302 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80042fe:	2303      	movs	r3, #3
 8004300:	e276      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004302:	4b92      	ldr	r3, [pc, #584]	; (800454c <HAL_RCC_OscConfig+0x504>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800430a:	2b00      	cmp	r3, #0
 800430c:	d0f0      	beq.n	80042f0 <HAL_RCC_OscConfig+0x2a8>
 800430e:	e014      	b.n	800433a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004310:	f7fe fda4 	bl	8002e5c <HAL_GetTick>
 8004314:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004316:	e008      	b.n	800432a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004318:	f7fe fda0 	bl	8002e5c <HAL_GetTick>
 800431c:	4602      	mov	r2, r0
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	1ad3      	subs	r3, r2, r3
 8004322:	2b64      	cmp	r3, #100	; 0x64
 8004324:	d901      	bls.n	800432a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004326:	2303      	movs	r3, #3
 8004328:	e262      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800432a:	4b88      	ldr	r3, [pc, #544]	; (800454c <HAL_RCC_OscConfig+0x504>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004332:	2b00      	cmp	r3, #0
 8004334:	d1f0      	bne.n	8004318 <HAL_RCC_OscConfig+0x2d0>
 8004336:	e000      	b.n	800433a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004338:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f003 0302 	and.w	r3, r3, #2
 8004342:	2b00      	cmp	r3, #0
 8004344:	d060      	beq.n	8004408 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004346:	69bb      	ldr	r3, [r7, #24]
 8004348:	2b04      	cmp	r3, #4
 800434a:	d005      	beq.n	8004358 <HAL_RCC_OscConfig+0x310>
 800434c:	69bb      	ldr	r3, [r7, #24]
 800434e:	2b0c      	cmp	r3, #12
 8004350:	d119      	bne.n	8004386 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	2b02      	cmp	r3, #2
 8004356:	d116      	bne.n	8004386 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004358:	4b7c      	ldr	r3, [pc, #496]	; (800454c <HAL_RCC_OscConfig+0x504>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004360:	2b00      	cmp	r3, #0
 8004362:	d005      	beq.n	8004370 <HAL_RCC_OscConfig+0x328>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	68db      	ldr	r3, [r3, #12]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d101      	bne.n	8004370 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800436c:	2301      	movs	r3, #1
 800436e:	e23f      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004370:	4b76      	ldr	r3, [pc, #472]	; (800454c <HAL_RCC_OscConfig+0x504>)
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	691b      	ldr	r3, [r3, #16]
 800437c:	061b      	lsls	r3, r3, #24
 800437e:	4973      	ldr	r1, [pc, #460]	; (800454c <HAL_RCC_OscConfig+0x504>)
 8004380:	4313      	orrs	r3, r2
 8004382:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004384:	e040      	b.n	8004408 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	68db      	ldr	r3, [r3, #12]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d023      	beq.n	80043d6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800438e:	4b6f      	ldr	r3, [pc, #444]	; (800454c <HAL_RCC_OscConfig+0x504>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a6e      	ldr	r2, [pc, #440]	; (800454c <HAL_RCC_OscConfig+0x504>)
 8004394:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004398:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800439a:	f7fe fd5f 	bl	8002e5c <HAL_GetTick>
 800439e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80043a0:	e008      	b.n	80043b4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043a2:	f7fe fd5b 	bl	8002e5c <HAL_GetTick>
 80043a6:	4602      	mov	r2, r0
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	1ad3      	subs	r3, r2, r3
 80043ac:	2b02      	cmp	r3, #2
 80043ae:	d901      	bls.n	80043b4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80043b0:	2303      	movs	r3, #3
 80043b2:	e21d      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80043b4:	4b65      	ldr	r3, [pc, #404]	; (800454c <HAL_RCC_OscConfig+0x504>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d0f0      	beq.n	80043a2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043c0:	4b62      	ldr	r3, [pc, #392]	; (800454c <HAL_RCC_OscConfig+0x504>)
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	691b      	ldr	r3, [r3, #16]
 80043cc:	061b      	lsls	r3, r3, #24
 80043ce:	495f      	ldr	r1, [pc, #380]	; (800454c <HAL_RCC_OscConfig+0x504>)
 80043d0:	4313      	orrs	r3, r2
 80043d2:	604b      	str	r3, [r1, #4]
 80043d4:	e018      	b.n	8004408 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80043d6:	4b5d      	ldr	r3, [pc, #372]	; (800454c <HAL_RCC_OscConfig+0x504>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a5c      	ldr	r2, [pc, #368]	; (800454c <HAL_RCC_OscConfig+0x504>)
 80043dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80043e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043e2:	f7fe fd3b 	bl	8002e5c <HAL_GetTick>
 80043e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80043e8:	e008      	b.n	80043fc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043ea:	f7fe fd37 	bl	8002e5c <HAL_GetTick>
 80043ee:	4602      	mov	r2, r0
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	1ad3      	subs	r3, r2, r3
 80043f4:	2b02      	cmp	r3, #2
 80043f6:	d901      	bls.n	80043fc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80043f8:	2303      	movs	r3, #3
 80043fa:	e1f9      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80043fc:	4b53      	ldr	r3, [pc, #332]	; (800454c <HAL_RCC_OscConfig+0x504>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004404:	2b00      	cmp	r3, #0
 8004406:	d1f0      	bne.n	80043ea <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f003 0308 	and.w	r3, r3, #8
 8004410:	2b00      	cmp	r3, #0
 8004412:	d03c      	beq.n	800448e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	695b      	ldr	r3, [r3, #20]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d01c      	beq.n	8004456 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800441c:	4b4b      	ldr	r3, [pc, #300]	; (800454c <HAL_RCC_OscConfig+0x504>)
 800441e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004422:	4a4a      	ldr	r2, [pc, #296]	; (800454c <HAL_RCC_OscConfig+0x504>)
 8004424:	f043 0301 	orr.w	r3, r3, #1
 8004428:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800442c:	f7fe fd16 	bl	8002e5c <HAL_GetTick>
 8004430:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004432:	e008      	b.n	8004446 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004434:	f7fe fd12 	bl	8002e5c <HAL_GetTick>
 8004438:	4602      	mov	r2, r0
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	1ad3      	subs	r3, r2, r3
 800443e:	2b02      	cmp	r3, #2
 8004440:	d901      	bls.n	8004446 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004442:	2303      	movs	r3, #3
 8004444:	e1d4      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004446:	4b41      	ldr	r3, [pc, #260]	; (800454c <HAL_RCC_OscConfig+0x504>)
 8004448:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800444c:	f003 0302 	and.w	r3, r3, #2
 8004450:	2b00      	cmp	r3, #0
 8004452:	d0ef      	beq.n	8004434 <HAL_RCC_OscConfig+0x3ec>
 8004454:	e01b      	b.n	800448e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004456:	4b3d      	ldr	r3, [pc, #244]	; (800454c <HAL_RCC_OscConfig+0x504>)
 8004458:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800445c:	4a3b      	ldr	r2, [pc, #236]	; (800454c <HAL_RCC_OscConfig+0x504>)
 800445e:	f023 0301 	bic.w	r3, r3, #1
 8004462:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004466:	f7fe fcf9 	bl	8002e5c <HAL_GetTick>
 800446a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800446c:	e008      	b.n	8004480 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800446e:	f7fe fcf5 	bl	8002e5c <HAL_GetTick>
 8004472:	4602      	mov	r2, r0
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	1ad3      	subs	r3, r2, r3
 8004478:	2b02      	cmp	r3, #2
 800447a:	d901      	bls.n	8004480 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800447c:	2303      	movs	r3, #3
 800447e:	e1b7      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004480:	4b32      	ldr	r3, [pc, #200]	; (800454c <HAL_RCC_OscConfig+0x504>)
 8004482:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004486:	f003 0302 	and.w	r3, r3, #2
 800448a:	2b00      	cmp	r3, #0
 800448c:	d1ef      	bne.n	800446e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f003 0304 	and.w	r3, r3, #4
 8004496:	2b00      	cmp	r3, #0
 8004498:	f000 80a6 	beq.w	80045e8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800449c:	2300      	movs	r3, #0
 800449e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80044a0:	4b2a      	ldr	r3, [pc, #168]	; (800454c <HAL_RCC_OscConfig+0x504>)
 80044a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d10d      	bne.n	80044c8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044ac:	4b27      	ldr	r3, [pc, #156]	; (800454c <HAL_RCC_OscConfig+0x504>)
 80044ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044b0:	4a26      	ldr	r2, [pc, #152]	; (800454c <HAL_RCC_OscConfig+0x504>)
 80044b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044b6:	6593      	str	r3, [r2, #88]	; 0x58
 80044b8:	4b24      	ldr	r3, [pc, #144]	; (800454c <HAL_RCC_OscConfig+0x504>)
 80044ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044c0:	60bb      	str	r3, [r7, #8]
 80044c2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80044c4:	2301      	movs	r3, #1
 80044c6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80044c8:	4b21      	ldr	r3, [pc, #132]	; (8004550 <HAL_RCC_OscConfig+0x508>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d118      	bne.n	8004506 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80044d4:	4b1e      	ldr	r3, [pc, #120]	; (8004550 <HAL_RCC_OscConfig+0x508>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a1d      	ldr	r2, [pc, #116]	; (8004550 <HAL_RCC_OscConfig+0x508>)
 80044da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044de:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80044e0:	f7fe fcbc 	bl	8002e5c <HAL_GetTick>
 80044e4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80044e6:	e008      	b.n	80044fa <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044e8:	f7fe fcb8 	bl	8002e5c <HAL_GetTick>
 80044ec:	4602      	mov	r2, r0
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	1ad3      	subs	r3, r2, r3
 80044f2:	2b02      	cmp	r3, #2
 80044f4:	d901      	bls.n	80044fa <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80044f6:	2303      	movs	r3, #3
 80044f8:	e17a      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80044fa:	4b15      	ldr	r3, [pc, #84]	; (8004550 <HAL_RCC_OscConfig+0x508>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004502:	2b00      	cmp	r3, #0
 8004504:	d0f0      	beq.n	80044e8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	2b01      	cmp	r3, #1
 800450c:	d108      	bne.n	8004520 <HAL_RCC_OscConfig+0x4d8>
 800450e:	4b0f      	ldr	r3, [pc, #60]	; (800454c <HAL_RCC_OscConfig+0x504>)
 8004510:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004514:	4a0d      	ldr	r2, [pc, #52]	; (800454c <HAL_RCC_OscConfig+0x504>)
 8004516:	f043 0301 	orr.w	r3, r3, #1
 800451a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800451e:	e029      	b.n	8004574 <HAL_RCC_OscConfig+0x52c>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	2b05      	cmp	r3, #5
 8004526:	d115      	bne.n	8004554 <HAL_RCC_OscConfig+0x50c>
 8004528:	4b08      	ldr	r3, [pc, #32]	; (800454c <HAL_RCC_OscConfig+0x504>)
 800452a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800452e:	4a07      	ldr	r2, [pc, #28]	; (800454c <HAL_RCC_OscConfig+0x504>)
 8004530:	f043 0304 	orr.w	r3, r3, #4
 8004534:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004538:	4b04      	ldr	r3, [pc, #16]	; (800454c <HAL_RCC_OscConfig+0x504>)
 800453a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800453e:	4a03      	ldr	r2, [pc, #12]	; (800454c <HAL_RCC_OscConfig+0x504>)
 8004540:	f043 0301 	orr.w	r3, r3, #1
 8004544:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004548:	e014      	b.n	8004574 <HAL_RCC_OscConfig+0x52c>
 800454a:	bf00      	nop
 800454c:	40021000 	.word	0x40021000
 8004550:	40007000 	.word	0x40007000
 8004554:	4b9c      	ldr	r3, [pc, #624]	; (80047c8 <HAL_RCC_OscConfig+0x780>)
 8004556:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800455a:	4a9b      	ldr	r2, [pc, #620]	; (80047c8 <HAL_RCC_OscConfig+0x780>)
 800455c:	f023 0301 	bic.w	r3, r3, #1
 8004560:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004564:	4b98      	ldr	r3, [pc, #608]	; (80047c8 <HAL_RCC_OscConfig+0x780>)
 8004566:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800456a:	4a97      	ldr	r2, [pc, #604]	; (80047c8 <HAL_RCC_OscConfig+0x780>)
 800456c:	f023 0304 	bic.w	r3, r3, #4
 8004570:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	689b      	ldr	r3, [r3, #8]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d016      	beq.n	80045aa <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800457c:	f7fe fc6e 	bl	8002e5c <HAL_GetTick>
 8004580:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004582:	e00a      	b.n	800459a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004584:	f7fe fc6a 	bl	8002e5c <HAL_GetTick>
 8004588:	4602      	mov	r2, r0
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	1ad3      	subs	r3, r2, r3
 800458e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004592:	4293      	cmp	r3, r2
 8004594:	d901      	bls.n	800459a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004596:	2303      	movs	r3, #3
 8004598:	e12a      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800459a:	4b8b      	ldr	r3, [pc, #556]	; (80047c8 <HAL_RCC_OscConfig+0x780>)
 800459c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045a0:	f003 0302 	and.w	r3, r3, #2
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d0ed      	beq.n	8004584 <HAL_RCC_OscConfig+0x53c>
 80045a8:	e015      	b.n	80045d6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045aa:	f7fe fc57 	bl	8002e5c <HAL_GetTick>
 80045ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80045b0:	e00a      	b.n	80045c8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045b2:	f7fe fc53 	bl	8002e5c <HAL_GetTick>
 80045b6:	4602      	mov	r2, r0
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	1ad3      	subs	r3, r2, r3
 80045bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d901      	bls.n	80045c8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80045c4:	2303      	movs	r3, #3
 80045c6:	e113      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80045c8:	4b7f      	ldr	r3, [pc, #508]	; (80047c8 <HAL_RCC_OscConfig+0x780>)
 80045ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045ce:	f003 0302 	and.w	r3, r3, #2
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d1ed      	bne.n	80045b2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80045d6:	7ffb      	ldrb	r3, [r7, #31]
 80045d8:	2b01      	cmp	r3, #1
 80045da:	d105      	bne.n	80045e8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045dc:	4b7a      	ldr	r3, [pc, #488]	; (80047c8 <HAL_RCC_OscConfig+0x780>)
 80045de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045e0:	4a79      	ldr	r2, [pc, #484]	; (80047c8 <HAL_RCC_OscConfig+0x780>)
 80045e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80045e6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	f000 80fe 	beq.w	80047ee <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045f6:	2b02      	cmp	r3, #2
 80045f8:	f040 80d0 	bne.w	800479c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80045fc:	4b72      	ldr	r3, [pc, #456]	; (80047c8 <HAL_RCC_OscConfig+0x780>)
 80045fe:	68db      	ldr	r3, [r3, #12]
 8004600:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	f003 0203 	and.w	r2, r3, #3
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800460c:	429a      	cmp	r2, r3
 800460e:	d130      	bne.n	8004672 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800461a:	3b01      	subs	r3, #1
 800461c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800461e:	429a      	cmp	r2, r3
 8004620:	d127      	bne.n	8004672 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800462c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800462e:	429a      	cmp	r2, r3
 8004630:	d11f      	bne.n	8004672 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004632:	697b      	ldr	r3, [r7, #20]
 8004634:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004638:	687a      	ldr	r2, [r7, #4]
 800463a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800463c:	2a07      	cmp	r2, #7
 800463e:	bf14      	ite	ne
 8004640:	2201      	movne	r2, #1
 8004642:	2200      	moveq	r2, #0
 8004644:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004646:	4293      	cmp	r3, r2
 8004648:	d113      	bne.n	8004672 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004654:	085b      	lsrs	r3, r3, #1
 8004656:	3b01      	subs	r3, #1
 8004658:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800465a:	429a      	cmp	r2, r3
 800465c:	d109      	bne.n	8004672 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004668:	085b      	lsrs	r3, r3, #1
 800466a:	3b01      	subs	r3, #1
 800466c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800466e:	429a      	cmp	r2, r3
 8004670:	d06e      	beq.n	8004750 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004672:	69bb      	ldr	r3, [r7, #24]
 8004674:	2b0c      	cmp	r3, #12
 8004676:	d069      	beq.n	800474c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004678:	4b53      	ldr	r3, [pc, #332]	; (80047c8 <HAL_RCC_OscConfig+0x780>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004680:	2b00      	cmp	r3, #0
 8004682:	d105      	bne.n	8004690 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004684:	4b50      	ldr	r3, [pc, #320]	; (80047c8 <HAL_RCC_OscConfig+0x780>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800468c:	2b00      	cmp	r3, #0
 800468e:	d001      	beq.n	8004694 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004690:	2301      	movs	r3, #1
 8004692:	e0ad      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004694:	4b4c      	ldr	r3, [pc, #304]	; (80047c8 <HAL_RCC_OscConfig+0x780>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a4b      	ldr	r2, [pc, #300]	; (80047c8 <HAL_RCC_OscConfig+0x780>)
 800469a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800469e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80046a0:	f7fe fbdc 	bl	8002e5c <HAL_GetTick>
 80046a4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80046a6:	e008      	b.n	80046ba <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046a8:	f7fe fbd8 	bl	8002e5c <HAL_GetTick>
 80046ac:	4602      	mov	r2, r0
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	1ad3      	subs	r3, r2, r3
 80046b2:	2b02      	cmp	r3, #2
 80046b4:	d901      	bls.n	80046ba <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80046b6:	2303      	movs	r3, #3
 80046b8:	e09a      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80046ba:	4b43      	ldr	r3, [pc, #268]	; (80047c8 <HAL_RCC_OscConfig+0x780>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d1f0      	bne.n	80046a8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80046c6:	4b40      	ldr	r3, [pc, #256]	; (80047c8 <HAL_RCC_OscConfig+0x780>)
 80046c8:	68da      	ldr	r2, [r3, #12]
 80046ca:	4b40      	ldr	r3, [pc, #256]	; (80047cc <HAL_RCC_OscConfig+0x784>)
 80046cc:	4013      	ands	r3, r2
 80046ce:	687a      	ldr	r2, [r7, #4]
 80046d0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80046d6:	3a01      	subs	r2, #1
 80046d8:	0112      	lsls	r2, r2, #4
 80046da:	4311      	orrs	r1, r2
 80046dc:	687a      	ldr	r2, [r7, #4]
 80046de:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80046e0:	0212      	lsls	r2, r2, #8
 80046e2:	4311      	orrs	r1, r2
 80046e4:	687a      	ldr	r2, [r7, #4]
 80046e6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80046e8:	0852      	lsrs	r2, r2, #1
 80046ea:	3a01      	subs	r2, #1
 80046ec:	0552      	lsls	r2, r2, #21
 80046ee:	4311      	orrs	r1, r2
 80046f0:	687a      	ldr	r2, [r7, #4]
 80046f2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80046f4:	0852      	lsrs	r2, r2, #1
 80046f6:	3a01      	subs	r2, #1
 80046f8:	0652      	lsls	r2, r2, #25
 80046fa:	4311      	orrs	r1, r2
 80046fc:	687a      	ldr	r2, [r7, #4]
 80046fe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004700:	0912      	lsrs	r2, r2, #4
 8004702:	0452      	lsls	r2, r2, #17
 8004704:	430a      	orrs	r2, r1
 8004706:	4930      	ldr	r1, [pc, #192]	; (80047c8 <HAL_RCC_OscConfig+0x780>)
 8004708:	4313      	orrs	r3, r2
 800470a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800470c:	4b2e      	ldr	r3, [pc, #184]	; (80047c8 <HAL_RCC_OscConfig+0x780>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a2d      	ldr	r2, [pc, #180]	; (80047c8 <HAL_RCC_OscConfig+0x780>)
 8004712:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004716:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004718:	4b2b      	ldr	r3, [pc, #172]	; (80047c8 <HAL_RCC_OscConfig+0x780>)
 800471a:	68db      	ldr	r3, [r3, #12]
 800471c:	4a2a      	ldr	r2, [pc, #168]	; (80047c8 <HAL_RCC_OscConfig+0x780>)
 800471e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004722:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004724:	f7fe fb9a 	bl	8002e5c <HAL_GetTick>
 8004728:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800472a:	e008      	b.n	800473e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800472c:	f7fe fb96 	bl	8002e5c <HAL_GetTick>
 8004730:	4602      	mov	r2, r0
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	1ad3      	subs	r3, r2, r3
 8004736:	2b02      	cmp	r3, #2
 8004738:	d901      	bls.n	800473e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800473a:	2303      	movs	r3, #3
 800473c:	e058      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800473e:	4b22      	ldr	r3, [pc, #136]	; (80047c8 <HAL_RCC_OscConfig+0x780>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004746:	2b00      	cmp	r3, #0
 8004748:	d0f0      	beq.n	800472c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800474a:	e050      	b.n	80047ee <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800474c:	2301      	movs	r3, #1
 800474e:	e04f      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004750:	4b1d      	ldr	r3, [pc, #116]	; (80047c8 <HAL_RCC_OscConfig+0x780>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004758:	2b00      	cmp	r3, #0
 800475a:	d148      	bne.n	80047ee <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800475c:	4b1a      	ldr	r3, [pc, #104]	; (80047c8 <HAL_RCC_OscConfig+0x780>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a19      	ldr	r2, [pc, #100]	; (80047c8 <HAL_RCC_OscConfig+0x780>)
 8004762:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004766:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004768:	4b17      	ldr	r3, [pc, #92]	; (80047c8 <HAL_RCC_OscConfig+0x780>)
 800476a:	68db      	ldr	r3, [r3, #12]
 800476c:	4a16      	ldr	r2, [pc, #88]	; (80047c8 <HAL_RCC_OscConfig+0x780>)
 800476e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004772:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004774:	f7fe fb72 	bl	8002e5c <HAL_GetTick>
 8004778:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800477a:	e008      	b.n	800478e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800477c:	f7fe fb6e 	bl	8002e5c <HAL_GetTick>
 8004780:	4602      	mov	r2, r0
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	1ad3      	subs	r3, r2, r3
 8004786:	2b02      	cmp	r3, #2
 8004788:	d901      	bls.n	800478e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800478a:	2303      	movs	r3, #3
 800478c:	e030      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800478e:	4b0e      	ldr	r3, [pc, #56]	; (80047c8 <HAL_RCC_OscConfig+0x780>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004796:	2b00      	cmp	r3, #0
 8004798:	d0f0      	beq.n	800477c <HAL_RCC_OscConfig+0x734>
 800479a:	e028      	b.n	80047ee <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800479c:	69bb      	ldr	r3, [r7, #24]
 800479e:	2b0c      	cmp	r3, #12
 80047a0:	d023      	beq.n	80047ea <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047a2:	4b09      	ldr	r3, [pc, #36]	; (80047c8 <HAL_RCC_OscConfig+0x780>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a08      	ldr	r2, [pc, #32]	; (80047c8 <HAL_RCC_OscConfig+0x780>)
 80047a8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80047ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047ae:	f7fe fb55 	bl	8002e5c <HAL_GetTick>
 80047b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047b4:	e00c      	b.n	80047d0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047b6:	f7fe fb51 	bl	8002e5c <HAL_GetTick>
 80047ba:	4602      	mov	r2, r0
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	1ad3      	subs	r3, r2, r3
 80047c0:	2b02      	cmp	r3, #2
 80047c2:	d905      	bls.n	80047d0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80047c4:	2303      	movs	r3, #3
 80047c6:	e013      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
 80047c8:	40021000 	.word	0x40021000
 80047cc:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047d0:	4b09      	ldr	r3, [pc, #36]	; (80047f8 <HAL_RCC_OscConfig+0x7b0>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d1ec      	bne.n	80047b6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80047dc:	4b06      	ldr	r3, [pc, #24]	; (80047f8 <HAL_RCC_OscConfig+0x7b0>)
 80047de:	68da      	ldr	r2, [r3, #12]
 80047e0:	4905      	ldr	r1, [pc, #20]	; (80047f8 <HAL_RCC_OscConfig+0x7b0>)
 80047e2:	4b06      	ldr	r3, [pc, #24]	; (80047fc <HAL_RCC_OscConfig+0x7b4>)
 80047e4:	4013      	ands	r3, r2
 80047e6:	60cb      	str	r3, [r1, #12]
 80047e8:	e001      	b.n	80047ee <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	e000      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80047ee:	2300      	movs	r3, #0
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	3720      	adds	r7, #32
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}
 80047f8:	40021000 	.word	0x40021000
 80047fc:	feeefffc 	.word	0xfeeefffc

08004800 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b084      	sub	sp, #16
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
 8004808:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d101      	bne.n	8004814 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004810:	2301      	movs	r3, #1
 8004812:	e0e7      	b.n	80049e4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004814:	4b75      	ldr	r3, [pc, #468]	; (80049ec <HAL_RCC_ClockConfig+0x1ec>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f003 0307 	and.w	r3, r3, #7
 800481c:	683a      	ldr	r2, [r7, #0]
 800481e:	429a      	cmp	r2, r3
 8004820:	d910      	bls.n	8004844 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004822:	4b72      	ldr	r3, [pc, #456]	; (80049ec <HAL_RCC_ClockConfig+0x1ec>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f023 0207 	bic.w	r2, r3, #7
 800482a:	4970      	ldr	r1, [pc, #448]	; (80049ec <HAL_RCC_ClockConfig+0x1ec>)
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	4313      	orrs	r3, r2
 8004830:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004832:	4b6e      	ldr	r3, [pc, #440]	; (80049ec <HAL_RCC_ClockConfig+0x1ec>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f003 0307 	and.w	r3, r3, #7
 800483a:	683a      	ldr	r2, [r7, #0]
 800483c:	429a      	cmp	r2, r3
 800483e:	d001      	beq.n	8004844 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	e0cf      	b.n	80049e4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f003 0302 	and.w	r3, r3, #2
 800484c:	2b00      	cmp	r3, #0
 800484e:	d010      	beq.n	8004872 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	689a      	ldr	r2, [r3, #8]
 8004854:	4b66      	ldr	r3, [pc, #408]	; (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800485c:	429a      	cmp	r2, r3
 800485e:	d908      	bls.n	8004872 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004860:	4b63      	ldr	r3, [pc, #396]	; (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	4960      	ldr	r1, [pc, #384]	; (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 800486e:	4313      	orrs	r3, r2
 8004870:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f003 0301 	and.w	r3, r3, #1
 800487a:	2b00      	cmp	r3, #0
 800487c:	d04c      	beq.n	8004918 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	2b03      	cmp	r3, #3
 8004884:	d107      	bne.n	8004896 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004886:	4b5a      	ldr	r3, [pc, #360]	; (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800488e:	2b00      	cmp	r3, #0
 8004890:	d121      	bne.n	80048d6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	e0a6      	b.n	80049e4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	2b02      	cmp	r3, #2
 800489c:	d107      	bne.n	80048ae <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800489e:	4b54      	ldr	r3, [pc, #336]	; (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d115      	bne.n	80048d6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80048aa:	2301      	movs	r3, #1
 80048ac:	e09a      	b.n	80049e4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d107      	bne.n	80048c6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80048b6:	4b4e      	ldr	r3, [pc, #312]	; (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f003 0302 	and.w	r3, r3, #2
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d109      	bne.n	80048d6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	e08e      	b.n	80049e4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80048c6:	4b4a      	ldr	r3, [pc, #296]	; (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d101      	bne.n	80048d6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80048d2:	2301      	movs	r3, #1
 80048d4:	e086      	b.n	80049e4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80048d6:	4b46      	ldr	r3, [pc, #280]	; (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	f023 0203 	bic.w	r2, r3, #3
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	4943      	ldr	r1, [pc, #268]	; (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 80048e4:	4313      	orrs	r3, r2
 80048e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048e8:	f7fe fab8 	bl	8002e5c <HAL_GetTick>
 80048ec:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048ee:	e00a      	b.n	8004906 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048f0:	f7fe fab4 	bl	8002e5c <HAL_GetTick>
 80048f4:	4602      	mov	r2, r0
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	1ad3      	subs	r3, r2, r3
 80048fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80048fe:	4293      	cmp	r3, r2
 8004900:	d901      	bls.n	8004906 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004902:	2303      	movs	r3, #3
 8004904:	e06e      	b.n	80049e4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004906:	4b3a      	ldr	r3, [pc, #232]	; (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 8004908:	689b      	ldr	r3, [r3, #8]
 800490a:	f003 020c 	and.w	r2, r3, #12
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	009b      	lsls	r3, r3, #2
 8004914:	429a      	cmp	r2, r3
 8004916:	d1eb      	bne.n	80048f0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f003 0302 	and.w	r3, r3, #2
 8004920:	2b00      	cmp	r3, #0
 8004922:	d010      	beq.n	8004946 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	689a      	ldr	r2, [r3, #8]
 8004928:	4b31      	ldr	r3, [pc, #196]	; (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 800492a:	689b      	ldr	r3, [r3, #8]
 800492c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004930:	429a      	cmp	r2, r3
 8004932:	d208      	bcs.n	8004946 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004934:	4b2e      	ldr	r3, [pc, #184]	; (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	689b      	ldr	r3, [r3, #8]
 8004940:	492b      	ldr	r1, [pc, #172]	; (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 8004942:	4313      	orrs	r3, r2
 8004944:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004946:	4b29      	ldr	r3, [pc, #164]	; (80049ec <HAL_RCC_ClockConfig+0x1ec>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f003 0307 	and.w	r3, r3, #7
 800494e:	683a      	ldr	r2, [r7, #0]
 8004950:	429a      	cmp	r2, r3
 8004952:	d210      	bcs.n	8004976 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004954:	4b25      	ldr	r3, [pc, #148]	; (80049ec <HAL_RCC_ClockConfig+0x1ec>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f023 0207 	bic.w	r2, r3, #7
 800495c:	4923      	ldr	r1, [pc, #140]	; (80049ec <HAL_RCC_ClockConfig+0x1ec>)
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	4313      	orrs	r3, r2
 8004962:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004964:	4b21      	ldr	r3, [pc, #132]	; (80049ec <HAL_RCC_ClockConfig+0x1ec>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f003 0307 	and.w	r3, r3, #7
 800496c:	683a      	ldr	r2, [r7, #0]
 800496e:	429a      	cmp	r2, r3
 8004970:	d001      	beq.n	8004976 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	e036      	b.n	80049e4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f003 0304 	and.w	r3, r3, #4
 800497e:	2b00      	cmp	r3, #0
 8004980:	d008      	beq.n	8004994 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004982:	4b1b      	ldr	r3, [pc, #108]	; (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 8004984:	689b      	ldr	r3, [r3, #8]
 8004986:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	68db      	ldr	r3, [r3, #12]
 800498e:	4918      	ldr	r1, [pc, #96]	; (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 8004990:	4313      	orrs	r3, r2
 8004992:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 0308 	and.w	r3, r3, #8
 800499c:	2b00      	cmp	r3, #0
 800499e:	d009      	beq.n	80049b4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80049a0:	4b13      	ldr	r3, [pc, #76]	; (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	691b      	ldr	r3, [r3, #16]
 80049ac:	00db      	lsls	r3, r3, #3
 80049ae:	4910      	ldr	r1, [pc, #64]	; (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 80049b0:	4313      	orrs	r3, r2
 80049b2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80049b4:	f000 f824 	bl	8004a00 <HAL_RCC_GetSysClockFreq>
 80049b8:	4602      	mov	r2, r0
 80049ba:	4b0d      	ldr	r3, [pc, #52]	; (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 80049bc:	689b      	ldr	r3, [r3, #8]
 80049be:	091b      	lsrs	r3, r3, #4
 80049c0:	f003 030f 	and.w	r3, r3, #15
 80049c4:	490b      	ldr	r1, [pc, #44]	; (80049f4 <HAL_RCC_ClockConfig+0x1f4>)
 80049c6:	5ccb      	ldrb	r3, [r1, r3]
 80049c8:	f003 031f 	and.w	r3, r3, #31
 80049cc:	fa22 f303 	lsr.w	r3, r2, r3
 80049d0:	4a09      	ldr	r2, [pc, #36]	; (80049f8 <HAL_RCC_ClockConfig+0x1f8>)
 80049d2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80049d4:	4b09      	ldr	r3, [pc, #36]	; (80049fc <HAL_RCC_ClockConfig+0x1fc>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4618      	mov	r0, r3
 80049da:	f7fe f9ef 	bl	8002dbc <HAL_InitTick>
 80049de:	4603      	mov	r3, r0
 80049e0:	72fb      	strb	r3, [r7, #11]

  return status;
 80049e2:	7afb      	ldrb	r3, [r7, #11]
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	3710      	adds	r7, #16
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bd80      	pop	{r7, pc}
 80049ec:	40022000 	.word	0x40022000
 80049f0:	40021000 	.word	0x40021000
 80049f4:	0800cdd0 	.word	0x0800cdd0
 80049f8:	20000010 	.word	0x20000010
 80049fc:	20000014 	.word	0x20000014

08004a00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b089      	sub	sp, #36	; 0x24
 8004a04:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004a06:	2300      	movs	r3, #0
 8004a08:	61fb      	str	r3, [r7, #28]
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a0e:	4b3e      	ldr	r3, [pc, #248]	; (8004b08 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a10:	689b      	ldr	r3, [r3, #8]
 8004a12:	f003 030c 	and.w	r3, r3, #12
 8004a16:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a18:	4b3b      	ldr	r3, [pc, #236]	; (8004b08 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a1a:	68db      	ldr	r3, [r3, #12]
 8004a1c:	f003 0303 	and.w	r3, r3, #3
 8004a20:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d005      	beq.n	8004a34 <HAL_RCC_GetSysClockFreq+0x34>
 8004a28:	693b      	ldr	r3, [r7, #16]
 8004a2a:	2b0c      	cmp	r3, #12
 8004a2c:	d121      	bne.n	8004a72 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2b01      	cmp	r3, #1
 8004a32:	d11e      	bne.n	8004a72 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004a34:	4b34      	ldr	r3, [pc, #208]	; (8004b08 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f003 0308 	and.w	r3, r3, #8
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d107      	bne.n	8004a50 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004a40:	4b31      	ldr	r3, [pc, #196]	; (8004b08 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a42:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a46:	0a1b      	lsrs	r3, r3, #8
 8004a48:	f003 030f 	and.w	r3, r3, #15
 8004a4c:	61fb      	str	r3, [r7, #28]
 8004a4e:	e005      	b.n	8004a5c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004a50:	4b2d      	ldr	r3, [pc, #180]	; (8004b08 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	091b      	lsrs	r3, r3, #4
 8004a56:	f003 030f 	and.w	r3, r3, #15
 8004a5a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004a5c:	4a2b      	ldr	r2, [pc, #172]	; (8004b0c <HAL_RCC_GetSysClockFreq+0x10c>)
 8004a5e:	69fb      	ldr	r3, [r7, #28]
 8004a60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a64:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d10d      	bne.n	8004a88 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004a6c:	69fb      	ldr	r3, [r7, #28]
 8004a6e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004a70:	e00a      	b.n	8004a88 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	2b04      	cmp	r3, #4
 8004a76:	d102      	bne.n	8004a7e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004a78:	4b25      	ldr	r3, [pc, #148]	; (8004b10 <HAL_RCC_GetSysClockFreq+0x110>)
 8004a7a:	61bb      	str	r3, [r7, #24]
 8004a7c:	e004      	b.n	8004a88 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	2b08      	cmp	r3, #8
 8004a82:	d101      	bne.n	8004a88 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004a84:	4b23      	ldr	r3, [pc, #140]	; (8004b14 <HAL_RCC_GetSysClockFreq+0x114>)
 8004a86:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	2b0c      	cmp	r3, #12
 8004a8c:	d134      	bne.n	8004af8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004a8e:	4b1e      	ldr	r3, [pc, #120]	; (8004b08 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a90:	68db      	ldr	r3, [r3, #12]
 8004a92:	f003 0303 	and.w	r3, r3, #3
 8004a96:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	2b02      	cmp	r3, #2
 8004a9c:	d003      	beq.n	8004aa6 <HAL_RCC_GetSysClockFreq+0xa6>
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	2b03      	cmp	r3, #3
 8004aa2:	d003      	beq.n	8004aac <HAL_RCC_GetSysClockFreq+0xac>
 8004aa4:	e005      	b.n	8004ab2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004aa6:	4b1a      	ldr	r3, [pc, #104]	; (8004b10 <HAL_RCC_GetSysClockFreq+0x110>)
 8004aa8:	617b      	str	r3, [r7, #20]
      break;
 8004aaa:	e005      	b.n	8004ab8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004aac:	4b19      	ldr	r3, [pc, #100]	; (8004b14 <HAL_RCC_GetSysClockFreq+0x114>)
 8004aae:	617b      	str	r3, [r7, #20]
      break;
 8004ab0:	e002      	b.n	8004ab8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004ab2:	69fb      	ldr	r3, [r7, #28]
 8004ab4:	617b      	str	r3, [r7, #20]
      break;
 8004ab6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004ab8:	4b13      	ldr	r3, [pc, #76]	; (8004b08 <HAL_RCC_GetSysClockFreq+0x108>)
 8004aba:	68db      	ldr	r3, [r3, #12]
 8004abc:	091b      	lsrs	r3, r3, #4
 8004abe:	f003 0307 	and.w	r3, r3, #7
 8004ac2:	3301      	adds	r3, #1
 8004ac4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004ac6:	4b10      	ldr	r3, [pc, #64]	; (8004b08 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ac8:	68db      	ldr	r3, [r3, #12]
 8004aca:	0a1b      	lsrs	r3, r3, #8
 8004acc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004ad0:	697a      	ldr	r2, [r7, #20]
 8004ad2:	fb03 f202 	mul.w	r2, r3, r2
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004adc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004ade:	4b0a      	ldr	r3, [pc, #40]	; (8004b08 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ae0:	68db      	ldr	r3, [r3, #12]
 8004ae2:	0e5b      	lsrs	r3, r3, #25
 8004ae4:	f003 0303 	and.w	r3, r3, #3
 8004ae8:	3301      	adds	r3, #1
 8004aea:	005b      	lsls	r3, r3, #1
 8004aec:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004aee:	697a      	ldr	r2, [r7, #20]
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004af6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004af8:	69bb      	ldr	r3, [r7, #24]
}
 8004afa:	4618      	mov	r0, r3
 8004afc:	3724      	adds	r7, #36	; 0x24
 8004afe:	46bd      	mov	sp, r7
 8004b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b04:	4770      	bx	lr
 8004b06:	bf00      	nop
 8004b08:	40021000 	.word	0x40021000
 8004b0c:	0800cde8 	.word	0x0800cde8
 8004b10:	00f42400 	.word	0x00f42400
 8004b14:	007a1200 	.word	0x007a1200

08004b18 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b1c:	4b03      	ldr	r3, [pc, #12]	; (8004b2c <HAL_RCC_GetHCLKFreq+0x14>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
}
 8004b20:	4618      	mov	r0, r3
 8004b22:	46bd      	mov	sp, r7
 8004b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b28:	4770      	bx	lr
 8004b2a:	bf00      	nop
 8004b2c:	20000010 	.word	0x20000010

08004b30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004b34:	f7ff fff0 	bl	8004b18 <HAL_RCC_GetHCLKFreq>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	4b06      	ldr	r3, [pc, #24]	; (8004b54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	0a1b      	lsrs	r3, r3, #8
 8004b40:	f003 0307 	and.w	r3, r3, #7
 8004b44:	4904      	ldr	r1, [pc, #16]	; (8004b58 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004b46:	5ccb      	ldrb	r3, [r1, r3]
 8004b48:	f003 031f 	and.w	r3, r3, #31
 8004b4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b50:	4618      	mov	r0, r3
 8004b52:	bd80      	pop	{r7, pc}
 8004b54:	40021000 	.word	0x40021000
 8004b58:	0800cde0 	.word	0x0800cde0

08004b5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004b60:	f7ff ffda 	bl	8004b18 <HAL_RCC_GetHCLKFreq>
 8004b64:	4602      	mov	r2, r0
 8004b66:	4b06      	ldr	r3, [pc, #24]	; (8004b80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	0adb      	lsrs	r3, r3, #11
 8004b6c:	f003 0307 	and.w	r3, r3, #7
 8004b70:	4904      	ldr	r1, [pc, #16]	; (8004b84 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004b72:	5ccb      	ldrb	r3, [r1, r3]
 8004b74:	f003 031f 	and.w	r3, r3, #31
 8004b78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	bd80      	pop	{r7, pc}
 8004b80:	40021000 	.word	0x40021000
 8004b84:	0800cde0 	.word	0x0800cde0

08004b88 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b086      	sub	sp, #24
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004b90:	2300      	movs	r3, #0
 8004b92:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004b94:	4b2a      	ldr	r3, [pc, #168]	; (8004c40 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004b96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d003      	beq.n	8004ba8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004ba0:	f7ff f9ee 	bl	8003f80 <HAL_PWREx_GetVoltageRange>
 8004ba4:	6178      	str	r0, [r7, #20]
 8004ba6:	e014      	b.n	8004bd2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004ba8:	4b25      	ldr	r3, [pc, #148]	; (8004c40 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004baa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bac:	4a24      	ldr	r2, [pc, #144]	; (8004c40 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004bae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bb2:	6593      	str	r3, [r2, #88]	; 0x58
 8004bb4:	4b22      	ldr	r3, [pc, #136]	; (8004c40 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004bb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bbc:	60fb      	str	r3, [r7, #12]
 8004bbe:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004bc0:	f7ff f9de 	bl	8003f80 <HAL_PWREx_GetVoltageRange>
 8004bc4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004bc6:	4b1e      	ldr	r3, [pc, #120]	; (8004c40 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004bc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bca:	4a1d      	ldr	r2, [pc, #116]	; (8004c40 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004bcc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004bd0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004bd8:	d10b      	bne.n	8004bf2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2b80      	cmp	r3, #128	; 0x80
 8004bde:	d919      	bls.n	8004c14 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2ba0      	cmp	r3, #160	; 0xa0
 8004be4:	d902      	bls.n	8004bec <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004be6:	2302      	movs	r3, #2
 8004be8:	613b      	str	r3, [r7, #16]
 8004bea:	e013      	b.n	8004c14 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004bec:	2301      	movs	r3, #1
 8004bee:	613b      	str	r3, [r7, #16]
 8004bf0:	e010      	b.n	8004c14 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2b80      	cmp	r3, #128	; 0x80
 8004bf6:	d902      	bls.n	8004bfe <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004bf8:	2303      	movs	r3, #3
 8004bfa:	613b      	str	r3, [r7, #16]
 8004bfc:	e00a      	b.n	8004c14 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2b80      	cmp	r3, #128	; 0x80
 8004c02:	d102      	bne.n	8004c0a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004c04:	2302      	movs	r3, #2
 8004c06:	613b      	str	r3, [r7, #16]
 8004c08:	e004      	b.n	8004c14 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2b70      	cmp	r3, #112	; 0x70
 8004c0e:	d101      	bne.n	8004c14 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004c10:	2301      	movs	r3, #1
 8004c12:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004c14:	4b0b      	ldr	r3, [pc, #44]	; (8004c44 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f023 0207 	bic.w	r2, r3, #7
 8004c1c:	4909      	ldr	r1, [pc, #36]	; (8004c44 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	4313      	orrs	r3, r2
 8004c22:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004c24:	4b07      	ldr	r3, [pc, #28]	; (8004c44 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f003 0307 	and.w	r3, r3, #7
 8004c2c:	693a      	ldr	r2, [r7, #16]
 8004c2e:	429a      	cmp	r2, r3
 8004c30:	d001      	beq.n	8004c36 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	e000      	b.n	8004c38 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004c36:	2300      	movs	r3, #0
}
 8004c38:	4618      	mov	r0, r3
 8004c3a:	3718      	adds	r7, #24
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bd80      	pop	{r7, pc}
 8004c40:	40021000 	.word	0x40021000
 8004c44:	40022000 	.word	0x40022000

08004c48 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b086      	sub	sp, #24
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004c50:	2300      	movs	r3, #0
 8004c52:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004c54:	2300      	movs	r3, #0
 8004c56:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d041      	beq.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004c68:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004c6c:	d02a      	beq.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004c6e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004c72:	d824      	bhi.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004c74:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004c78:	d008      	beq.n	8004c8c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004c7a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004c7e:	d81e      	bhi.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d00a      	beq.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004c84:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004c88:	d010      	beq.n	8004cac <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004c8a:	e018      	b.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004c8c:	4b86      	ldr	r3, [pc, #536]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c8e:	68db      	ldr	r3, [r3, #12]
 8004c90:	4a85      	ldr	r2, [pc, #532]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c96:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004c98:	e015      	b.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	3304      	adds	r3, #4
 8004c9e:	2100      	movs	r1, #0
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	f000 fabb 	bl	800521c <RCCEx_PLLSAI1_Config>
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004caa:	e00c      	b.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	3320      	adds	r3, #32
 8004cb0:	2100      	movs	r1, #0
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	f000 fba6 	bl	8005404 <RCCEx_PLLSAI2_Config>
 8004cb8:	4603      	mov	r3, r0
 8004cba:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004cbc:	e003      	b.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	74fb      	strb	r3, [r7, #19]
      break;
 8004cc2:	e000      	b.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004cc4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004cc6:	7cfb      	ldrb	r3, [r7, #19]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d10b      	bne.n	8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004ccc:	4b76      	ldr	r3, [pc, #472]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cd2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004cda:	4973      	ldr	r1, [pc, #460]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004ce2:	e001      	b.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ce4:	7cfb      	ldrb	r3, [r7, #19]
 8004ce6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d041      	beq.n	8004d78 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004cf8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004cfc:	d02a      	beq.n	8004d54 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004cfe:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004d02:	d824      	bhi.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004d04:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004d08:	d008      	beq.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004d0a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004d0e:	d81e      	bhi.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d00a      	beq.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004d14:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004d18:	d010      	beq.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004d1a:	e018      	b.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004d1c:	4b62      	ldr	r3, [pc, #392]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d1e:	68db      	ldr	r3, [r3, #12]
 8004d20:	4a61      	ldr	r2, [pc, #388]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d26:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004d28:	e015      	b.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	3304      	adds	r3, #4
 8004d2e:	2100      	movs	r1, #0
 8004d30:	4618      	mov	r0, r3
 8004d32:	f000 fa73 	bl	800521c <RCCEx_PLLSAI1_Config>
 8004d36:	4603      	mov	r3, r0
 8004d38:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004d3a:	e00c      	b.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	3320      	adds	r3, #32
 8004d40:	2100      	movs	r1, #0
 8004d42:	4618      	mov	r0, r3
 8004d44:	f000 fb5e 	bl	8005404 <RCCEx_PLLSAI2_Config>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004d4c:	e003      	b.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	74fb      	strb	r3, [r7, #19]
      break;
 8004d52:	e000      	b.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004d54:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004d56:	7cfb      	ldrb	r3, [r7, #19]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d10b      	bne.n	8004d74 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004d5c:	4b52      	ldr	r3, [pc, #328]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d62:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004d6a:	494f      	ldr	r1, [pc, #316]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004d72:	e001      	b.n	8004d78 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d74:	7cfb      	ldrb	r3, [r7, #19]
 8004d76:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	f000 80a0 	beq.w	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d86:	2300      	movs	r3, #0
 8004d88:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004d8a:	4b47      	ldr	r3, [pc, #284]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d101      	bne.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004d96:	2301      	movs	r3, #1
 8004d98:	e000      	b.n	8004d9c <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d00d      	beq.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004da0:	4b41      	ldr	r3, [pc, #260]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004da2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004da4:	4a40      	ldr	r2, [pc, #256]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004da6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004daa:	6593      	str	r3, [r2, #88]	; 0x58
 8004dac:	4b3e      	ldr	r3, [pc, #248]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004db0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004db4:	60bb      	str	r3, [r7, #8]
 8004db6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004db8:	2301      	movs	r3, #1
 8004dba:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004dbc:	4b3b      	ldr	r3, [pc, #236]	; (8004eac <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a3a      	ldr	r2, [pc, #232]	; (8004eac <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004dc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004dc6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004dc8:	f7fe f848 	bl	8002e5c <HAL_GetTick>
 8004dcc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004dce:	e009      	b.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004dd0:	f7fe f844 	bl	8002e5c <HAL_GetTick>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	1ad3      	subs	r3, r2, r3
 8004dda:	2b02      	cmp	r3, #2
 8004ddc:	d902      	bls.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004dde:	2303      	movs	r3, #3
 8004de0:	74fb      	strb	r3, [r7, #19]
        break;
 8004de2:	e005      	b.n	8004df0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004de4:	4b31      	ldr	r3, [pc, #196]	; (8004eac <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d0ef      	beq.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004df0:	7cfb      	ldrb	r3, [r7, #19]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d15c      	bne.n	8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004df6:	4b2c      	ldr	r3, [pc, #176]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004df8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dfc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e00:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d01f      	beq.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e0e:	697a      	ldr	r2, [r7, #20]
 8004e10:	429a      	cmp	r2, r3
 8004e12:	d019      	beq.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004e14:	4b24      	ldr	r3, [pc, #144]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e1e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004e20:	4b21      	ldr	r3, [pc, #132]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e26:	4a20      	ldr	r2, [pc, #128]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e2c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004e30:	4b1d      	ldr	r3, [pc, #116]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e36:	4a1c      	ldr	r2, [pc, #112]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e3c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004e40:	4a19      	ldr	r2, [pc, #100]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	f003 0301 	and.w	r3, r3, #1
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d016      	beq.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e52:	f7fe f803 	bl	8002e5c <HAL_GetTick>
 8004e56:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e58:	e00b      	b.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e5a:	f7fd ffff 	bl	8002e5c <HAL_GetTick>
 8004e5e:	4602      	mov	r2, r0
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	1ad3      	subs	r3, r2, r3
 8004e64:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d902      	bls.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004e6c:	2303      	movs	r3, #3
 8004e6e:	74fb      	strb	r3, [r7, #19]
            break;
 8004e70:	e006      	b.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e72:	4b0d      	ldr	r3, [pc, #52]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e78:	f003 0302 	and.w	r3, r3, #2
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d0ec      	beq.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004e80:	7cfb      	ldrb	r3, [r7, #19]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d10c      	bne.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e86:	4b08      	ldr	r3, [pc, #32]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e8c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e96:	4904      	ldr	r1, [pc, #16]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004e9e:	e009      	b.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004ea0:	7cfb      	ldrb	r3, [r7, #19]
 8004ea2:	74bb      	strb	r3, [r7, #18]
 8004ea4:	e006      	b.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004ea6:	bf00      	nop
 8004ea8:	40021000 	.word	0x40021000
 8004eac:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004eb0:	7cfb      	ldrb	r3, [r7, #19]
 8004eb2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004eb4:	7c7b      	ldrb	r3, [r7, #17]
 8004eb6:	2b01      	cmp	r3, #1
 8004eb8:	d105      	bne.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004eba:	4b9e      	ldr	r3, [pc, #632]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ebc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ebe:	4a9d      	ldr	r2, [pc, #628]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ec0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ec4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f003 0301 	and.w	r3, r3, #1
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d00a      	beq.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004ed2:	4b98      	ldr	r3, [pc, #608]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ed4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ed8:	f023 0203 	bic.w	r2, r3, #3
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ee0:	4994      	ldr	r1, [pc, #592]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f003 0302 	and.w	r3, r3, #2
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d00a      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004ef4:	4b8f      	ldr	r3, [pc, #572]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ef6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004efa:	f023 020c 	bic.w	r2, r3, #12
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f02:	498c      	ldr	r1, [pc, #560]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f04:	4313      	orrs	r3, r2
 8004f06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f003 0304 	and.w	r3, r3, #4
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d00a      	beq.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004f16:	4b87      	ldr	r3, [pc, #540]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f1c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f24:	4983      	ldr	r1, [pc, #524]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f26:	4313      	orrs	r3, r2
 8004f28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f003 0308 	and.w	r3, r3, #8
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d00a      	beq.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004f38:	4b7e      	ldr	r3, [pc, #504]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f3e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f46:	497b      	ldr	r1, [pc, #492]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f003 0310 	and.w	r3, r3, #16
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d00a      	beq.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004f5a:	4b76      	ldr	r3, [pc, #472]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f60:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f68:	4972      	ldr	r1, [pc, #456]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f003 0320 	and.w	r3, r3, #32
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d00a      	beq.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004f7c:	4b6d      	ldr	r3, [pc, #436]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f82:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f8a:	496a      	ldr	r1, [pc, #424]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d00a      	beq.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004f9e:	4b65      	ldr	r3, [pc, #404]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fa4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fac:	4961      	ldr	r1, [pc, #388]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d00a      	beq.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004fc0:	4b5c      	ldr	r3, [pc, #368]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fc6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004fce:	4959      	ldr	r1, [pc, #356]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d00a      	beq.n	8004ff8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004fe2:	4b54      	ldr	r3, [pc, #336]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fe4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fe8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ff0:	4950      	ldr	r1, [pc, #320]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005000:	2b00      	cmp	r3, #0
 8005002:	d00a      	beq.n	800501a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005004:	4b4b      	ldr	r3, [pc, #300]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005006:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800500a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005012:	4948      	ldr	r1, [pc, #288]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005014:	4313      	orrs	r3, r2
 8005016:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005022:	2b00      	cmp	r3, #0
 8005024:	d00a      	beq.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005026:	4b43      	ldr	r3, [pc, #268]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005028:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800502c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005034:	493f      	ldr	r1, [pc, #252]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005036:	4313      	orrs	r3, r2
 8005038:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005044:	2b00      	cmp	r3, #0
 8005046:	d028      	beq.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005048:	4b3a      	ldr	r3, [pc, #232]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800504a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800504e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005056:	4937      	ldr	r1, [pc, #220]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005058:	4313      	orrs	r3, r2
 800505a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005062:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005066:	d106      	bne.n	8005076 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005068:	4b32      	ldr	r3, [pc, #200]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800506a:	68db      	ldr	r3, [r3, #12]
 800506c:	4a31      	ldr	r2, [pc, #196]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800506e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005072:	60d3      	str	r3, [r2, #12]
 8005074:	e011      	b.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800507a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800507e:	d10c      	bne.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	3304      	adds	r3, #4
 8005084:	2101      	movs	r1, #1
 8005086:	4618      	mov	r0, r3
 8005088:	f000 f8c8 	bl	800521c <RCCEx_PLLSAI1_Config>
 800508c:	4603      	mov	r3, r0
 800508e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005090:	7cfb      	ldrb	r3, [r7, #19]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d001      	beq.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8005096:	7cfb      	ldrb	r3, [r7, #19]
 8005098:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d028      	beq.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80050a6:	4b23      	ldr	r3, [pc, #140]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050ac:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050b4:	491f      	ldr	r1, [pc, #124]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050b6:	4313      	orrs	r3, r2
 80050b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050c0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80050c4:	d106      	bne.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80050c6:	4b1b      	ldr	r3, [pc, #108]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050c8:	68db      	ldr	r3, [r3, #12]
 80050ca:	4a1a      	ldr	r2, [pc, #104]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80050d0:	60d3      	str	r3, [r2, #12]
 80050d2:	e011      	b.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050d8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80050dc:	d10c      	bne.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	3304      	adds	r3, #4
 80050e2:	2101      	movs	r1, #1
 80050e4:	4618      	mov	r0, r3
 80050e6:	f000 f899 	bl	800521c <RCCEx_PLLSAI1_Config>
 80050ea:	4603      	mov	r3, r0
 80050ec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80050ee:	7cfb      	ldrb	r3, [r7, #19]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d001      	beq.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80050f4:	7cfb      	ldrb	r3, [r7, #19]
 80050f6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005100:	2b00      	cmp	r3, #0
 8005102:	d02b      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005104:	4b0b      	ldr	r3, [pc, #44]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005106:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800510a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005112:	4908      	ldr	r1, [pc, #32]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005114:	4313      	orrs	r3, r2
 8005116:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800511e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005122:	d109      	bne.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005124:	4b03      	ldr	r3, [pc, #12]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005126:	68db      	ldr	r3, [r3, #12]
 8005128:	4a02      	ldr	r2, [pc, #8]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800512a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800512e:	60d3      	str	r3, [r2, #12]
 8005130:	e014      	b.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005132:	bf00      	nop
 8005134:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800513c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005140:	d10c      	bne.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	3304      	adds	r3, #4
 8005146:	2101      	movs	r1, #1
 8005148:	4618      	mov	r0, r3
 800514a:	f000 f867 	bl	800521c <RCCEx_PLLSAI1_Config>
 800514e:	4603      	mov	r3, r0
 8005150:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005152:	7cfb      	ldrb	r3, [r7, #19]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d001      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005158:	7cfb      	ldrb	r3, [r7, #19]
 800515a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005164:	2b00      	cmp	r3, #0
 8005166:	d02f      	beq.n	80051c8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005168:	4b2b      	ldr	r3, [pc, #172]	; (8005218 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800516a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800516e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005176:	4928      	ldr	r1, [pc, #160]	; (8005218 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005178:	4313      	orrs	r3, r2
 800517a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005182:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005186:	d10d      	bne.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	3304      	adds	r3, #4
 800518c:	2102      	movs	r1, #2
 800518e:	4618      	mov	r0, r3
 8005190:	f000 f844 	bl	800521c <RCCEx_PLLSAI1_Config>
 8005194:	4603      	mov	r3, r0
 8005196:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005198:	7cfb      	ldrb	r3, [r7, #19]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d014      	beq.n	80051c8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800519e:	7cfb      	ldrb	r3, [r7, #19]
 80051a0:	74bb      	strb	r3, [r7, #18]
 80051a2:	e011      	b.n	80051c8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80051a8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80051ac:	d10c      	bne.n	80051c8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	3320      	adds	r3, #32
 80051b2:	2102      	movs	r1, #2
 80051b4:	4618      	mov	r0, r3
 80051b6:	f000 f925 	bl	8005404 <RCCEx_PLLSAI2_Config>
 80051ba:	4603      	mov	r3, r0
 80051bc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80051be:	7cfb      	ldrb	r3, [r7, #19]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d001      	beq.n	80051c8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80051c4:	7cfb      	ldrb	r3, [r7, #19]
 80051c6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d00a      	beq.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80051d4:	4b10      	ldr	r3, [pc, #64]	; (8005218 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80051d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051da:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80051e2:	490d      	ldr	r1, [pc, #52]	; (8005218 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80051e4:	4313      	orrs	r3, r2
 80051e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d00b      	beq.n	800520e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80051f6:	4b08      	ldr	r3, [pc, #32]	; (8005218 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80051f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051fc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005206:	4904      	ldr	r1, [pc, #16]	; (8005218 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005208:	4313      	orrs	r3, r2
 800520a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800520e:	7cbb      	ldrb	r3, [r7, #18]
}
 8005210:	4618      	mov	r0, r3
 8005212:	3718      	adds	r7, #24
 8005214:	46bd      	mov	sp, r7
 8005216:	bd80      	pop	{r7, pc}
 8005218:	40021000 	.word	0x40021000

0800521c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b084      	sub	sp, #16
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
 8005224:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005226:	2300      	movs	r3, #0
 8005228:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800522a:	4b75      	ldr	r3, [pc, #468]	; (8005400 <RCCEx_PLLSAI1_Config+0x1e4>)
 800522c:	68db      	ldr	r3, [r3, #12]
 800522e:	f003 0303 	and.w	r3, r3, #3
 8005232:	2b00      	cmp	r3, #0
 8005234:	d018      	beq.n	8005268 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005236:	4b72      	ldr	r3, [pc, #456]	; (8005400 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005238:	68db      	ldr	r3, [r3, #12]
 800523a:	f003 0203 	and.w	r2, r3, #3
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	429a      	cmp	r2, r3
 8005244:	d10d      	bne.n	8005262 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
       ||
 800524a:	2b00      	cmp	r3, #0
 800524c:	d009      	beq.n	8005262 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800524e:	4b6c      	ldr	r3, [pc, #432]	; (8005400 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005250:	68db      	ldr	r3, [r3, #12]
 8005252:	091b      	lsrs	r3, r3, #4
 8005254:	f003 0307 	and.w	r3, r3, #7
 8005258:	1c5a      	adds	r2, r3, #1
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	685b      	ldr	r3, [r3, #4]
       ||
 800525e:	429a      	cmp	r2, r3
 8005260:	d047      	beq.n	80052f2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005262:	2301      	movs	r3, #1
 8005264:	73fb      	strb	r3, [r7, #15]
 8005266:	e044      	b.n	80052f2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	2b03      	cmp	r3, #3
 800526e:	d018      	beq.n	80052a2 <RCCEx_PLLSAI1_Config+0x86>
 8005270:	2b03      	cmp	r3, #3
 8005272:	d825      	bhi.n	80052c0 <RCCEx_PLLSAI1_Config+0xa4>
 8005274:	2b01      	cmp	r3, #1
 8005276:	d002      	beq.n	800527e <RCCEx_PLLSAI1_Config+0x62>
 8005278:	2b02      	cmp	r3, #2
 800527a:	d009      	beq.n	8005290 <RCCEx_PLLSAI1_Config+0x74>
 800527c:	e020      	b.n	80052c0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800527e:	4b60      	ldr	r3, [pc, #384]	; (8005400 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f003 0302 	and.w	r3, r3, #2
 8005286:	2b00      	cmp	r3, #0
 8005288:	d11d      	bne.n	80052c6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800528a:	2301      	movs	r3, #1
 800528c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800528e:	e01a      	b.n	80052c6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005290:	4b5b      	ldr	r3, [pc, #364]	; (8005400 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005298:	2b00      	cmp	r3, #0
 800529a:	d116      	bne.n	80052ca <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800529c:	2301      	movs	r3, #1
 800529e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80052a0:	e013      	b.n	80052ca <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80052a2:	4b57      	ldr	r3, [pc, #348]	; (8005400 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d10f      	bne.n	80052ce <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80052ae:	4b54      	ldr	r3, [pc, #336]	; (8005400 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d109      	bne.n	80052ce <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80052ba:	2301      	movs	r3, #1
 80052bc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80052be:	e006      	b.n	80052ce <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80052c0:	2301      	movs	r3, #1
 80052c2:	73fb      	strb	r3, [r7, #15]
      break;
 80052c4:	e004      	b.n	80052d0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80052c6:	bf00      	nop
 80052c8:	e002      	b.n	80052d0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80052ca:	bf00      	nop
 80052cc:	e000      	b.n	80052d0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80052ce:	bf00      	nop
    }

    if(status == HAL_OK)
 80052d0:	7bfb      	ldrb	r3, [r7, #15]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d10d      	bne.n	80052f2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80052d6:	4b4a      	ldr	r3, [pc, #296]	; (8005400 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052d8:	68db      	ldr	r3, [r3, #12]
 80052da:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6819      	ldr	r1, [r3, #0]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	685b      	ldr	r3, [r3, #4]
 80052e6:	3b01      	subs	r3, #1
 80052e8:	011b      	lsls	r3, r3, #4
 80052ea:	430b      	orrs	r3, r1
 80052ec:	4944      	ldr	r1, [pc, #272]	; (8005400 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052ee:	4313      	orrs	r3, r2
 80052f0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80052f2:	7bfb      	ldrb	r3, [r7, #15]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d17d      	bne.n	80053f4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80052f8:	4b41      	ldr	r3, [pc, #260]	; (8005400 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	4a40      	ldr	r2, [pc, #256]	; (8005400 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052fe:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005302:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005304:	f7fd fdaa 	bl	8002e5c <HAL_GetTick>
 8005308:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800530a:	e009      	b.n	8005320 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800530c:	f7fd fda6 	bl	8002e5c <HAL_GetTick>
 8005310:	4602      	mov	r2, r0
 8005312:	68bb      	ldr	r3, [r7, #8]
 8005314:	1ad3      	subs	r3, r2, r3
 8005316:	2b02      	cmp	r3, #2
 8005318:	d902      	bls.n	8005320 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800531a:	2303      	movs	r3, #3
 800531c:	73fb      	strb	r3, [r7, #15]
        break;
 800531e:	e005      	b.n	800532c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005320:	4b37      	ldr	r3, [pc, #220]	; (8005400 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005328:	2b00      	cmp	r3, #0
 800532a:	d1ef      	bne.n	800530c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800532c:	7bfb      	ldrb	r3, [r7, #15]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d160      	bne.n	80053f4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d111      	bne.n	800535c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005338:	4b31      	ldr	r3, [pc, #196]	; (8005400 <RCCEx_PLLSAI1_Config+0x1e4>)
 800533a:	691b      	ldr	r3, [r3, #16]
 800533c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005340:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005344:	687a      	ldr	r2, [r7, #4]
 8005346:	6892      	ldr	r2, [r2, #8]
 8005348:	0211      	lsls	r1, r2, #8
 800534a:	687a      	ldr	r2, [r7, #4]
 800534c:	68d2      	ldr	r2, [r2, #12]
 800534e:	0912      	lsrs	r2, r2, #4
 8005350:	0452      	lsls	r2, r2, #17
 8005352:	430a      	orrs	r2, r1
 8005354:	492a      	ldr	r1, [pc, #168]	; (8005400 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005356:	4313      	orrs	r3, r2
 8005358:	610b      	str	r3, [r1, #16]
 800535a:	e027      	b.n	80053ac <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	2b01      	cmp	r3, #1
 8005360:	d112      	bne.n	8005388 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005362:	4b27      	ldr	r3, [pc, #156]	; (8005400 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005364:	691b      	ldr	r3, [r3, #16]
 8005366:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800536a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800536e:	687a      	ldr	r2, [r7, #4]
 8005370:	6892      	ldr	r2, [r2, #8]
 8005372:	0211      	lsls	r1, r2, #8
 8005374:	687a      	ldr	r2, [r7, #4]
 8005376:	6912      	ldr	r2, [r2, #16]
 8005378:	0852      	lsrs	r2, r2, #1
 800537a:	3a01      	subs	r2, #1
 800537c:	0552      	lsls	r2, r2, #21
 800537e:	430a      	orrs	r2, r1
 8005380:	491f      	ldr	r1, [pc, #124]	; (8005400 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005382:	4313      	orrs	r3, r2
 8005384:	610b      	str	r3, [r1, #16]
 8005386:	e011      	b.n	80053ac <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005388:	4b1d      	ldr	r3, [pc, #116]	; (8005400 <RCCEx_PLLSAI1_Config+0x1e4>)
 800538a:	691b      	ldr	r3, [r3, #16]
 800538c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005390:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005394:	687a      	ldr	r2, [r7, #4]
 8005396:	6892      	ldr	r2, [r2, #8]
 8005398:	0211      	lsls	r1, r2, #8
 800539a:	687a      	ldr	r2, [r7, #4]
 800539c:	6952      	ldr	r2, [r2, #20]
 800539e:	0852      	lsrs	r2, r2, #1
 80053a0:	3a01      	subs	r2, #1
 80053a2:	0652      	lsls	r2, r2, #25
 80053a4:	430a      	orrs	r2, r1
 80053a6:	4916      	ldr	r1, [pc, #88]	; (8005400 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053a8:	4313      	orrs	r3, r2
 80053aa:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80053ac:	4b14      	ldr	r3, [pc, #80]	; (8005400 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	4a13      	ldr	r2, [pc, #76]	; (8005400 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053b2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80053b6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053b8:	f7fd fd50 	bl	8002e5c <HAL_GetTick>
 80053bc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80053be:	e009      	b.n	80053d4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80053c0:	f7fd fd4c 	bl	8002e5c <HAL_GetTick>
 80053c4:	4602      	mov	r2, r0
 80053c6:	68bb      	ldr	r3, [r7, #8]
 80053c8:	1ad3      	subs	r3, r2, r3
 80053ca:	2b02      	cmp	r3, #2
 80053cc:	d902      	bls.n	80053d4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80053ce:	2303      	movs	r3, #3
 80053d0:	73fb      	strb	r3, [r7, #15]
          break;
 80053d2:	e005      	b.n	80053e0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80053d4:	4b0a      	ldr	r3, [pc, #40]	; (8005400 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d0ef      	beq.n	80053c0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80053e0:	7bfb      	ldrb	r3, [r7, #15]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d106      	bne.n	80053f4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80053e6:	4b06      	ldr	r3, [pc, #24]	; (8005400 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053e8:	691a      	ldr	r2, [r3, #16]
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	699b      	ldr	r3, [r3, #24]
 80053ee:	4904      	ldr	r1, [pc, #16]	; (8005400 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053f0:	4313      	orrs	r3, r2
 80053f2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80053f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80053f6:	4618      	mov	r0, r3
 80053f8:	3710      	adds	r7, #16
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bd80      	pop	{r7, pc}
 80053fe:	bf00      	nop
 8005400:	40021000 	.word	0x40021000

08005404 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b084      	sub	sp, #16
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
 800540c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800540e:	2300      	movs	r3, #0
 8005410:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005412:	4b6a      	ldr	r3, [pc, #424]	; (80055bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005414:	68db      	ldr	r3, [r3, #12]
 8005416:	f003 0303 	and.w	r3, r3, #3
 800541a:	2b00      	cmp	r3, #0
 800541c:	d018      	beq.n	8005450 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800541e:	4b67      	ldr	r3, [pc, #412]	; (80055bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005420:	68db      	ldr	r3, [r3, #12]
 8005422:	f003 0203 	and.w	r2, r3, #3
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	429a      	cmp	r2, r3
 800542c:	d10d      	bne.n	800544a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
       ||
 8005432:	2b00      	cmp	r3, #0
 8005434:	d009      	beq.n	800544a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005436:	4b61      	ldr	r3, [pc, #388]	; (80055bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005438:	68db      	ldr	r3, [r3, #12]
 800543a:	091b      	lsrs	r3, r3, #4
 800543c:	f003 0307 	and.w	r3, r3, #7
 8005440:	1c5a      	adds	r2, r3, #1
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	685b      	ldr	r3, [r3, #4]
       ||
 8005446:	429a      	cmp	r2, r3
 8005448:	d047      	beq.n	80054da <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800544a:	2301      	movs	r3, #1
 800544c:	73fb      	strb	r3, [r7, #15]
 800544e:	e044      	b.n	80054da <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	2b03      	cmp	r3, #3
 8005456:	d018      	beq.n	800548a <RCCEx_PLLSAI2_Config+0x86>
 8005458:	2b03      	cmp	r3, #3
 800545a:	d825      	bhi.n	80054a8 <RCCEx_PLLSAI2_Config+0xa4>
 800545c:	2b01      	cmp	r3, #1
 800545e:	d002      	beq.n	8005466 <RCCEx_PLLSAI2_Config+0x62>
 8005460:	2b02      	cmp	r3, #2
 8005462:	d009      	beq.n	8005478 <RCCEx_PLLSAI2_Config+0x74>
 8005464:	e020      	b.n	80054a8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005466:	4b55      	ldr	r3, [pc, #340]	; (80055bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f003 0302 	and.w	r3, r3, #2
 800546e:	2b00      	cmp	r3, #0
 8005470:	d11d      	bne.n	80054ae <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005476:	e01a      	b.n	80054ae <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005478:	4b50      	ldr	r3, [pc, #320]	; (80055bc <RCCEx_PLLSAI2_Config+0x1b8>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005480:	2b00      	cmp	r3, #0
 8005482:	d116      	bne.n	80054b2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005488:	e013      	b.n	80054b2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800548a:	4b4c      	ldr	r3, [pc, #304]	; (80055bc <RCCEx_PLLSAI2_Config+0x1b8>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005492:	2b00      	cmp	r3, #0
 8005494:	d10f      	bne.n	80054b6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005496:	4b49      	ldr	r3, [pc, #292]	; (80055bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d109      	bne.n	80054b6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80054a2:	2301      	movs	r3, #1
 80054a4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80054a6:	e006      	b.n	80054b6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80054a8:	2301      	movs	r3, #1
 80054aa:	73fb      	strb	r3, [r7, #15]
      break;
 80054ac:	e004      	b.n	80054b8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80054ae:	bf00      	nop
 80054b0:	e002      	b.n	80054b8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80054b2:	bf00      	nop
 80054b4:	e000      	b.n	80054b8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80054b6:	bf00      	nop
    }

    if(status == HAL_OK)
 80054b8:	7bfb      	ldrb	r3, [r7, #15]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d10d      	bne.n	80054da <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80054be:	4b3f      	ldr	r3, [pc, #252]	; (80055bc <RCCEx_PLLSAI2_Config+0x1b8>)
 80054c0:	68db      	ldr	r3, [r3, #12]
 80054c2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6819      	ldr	r1, [r3, #0]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	3b01      	subs	r3, #1
 80054d0:	011b      	lsls	r3, r3, #4
 80054d2:	430b      	orrs	r3, r1
 80054d4:	4939      	ldr	r1, [pc, #228]	; (80055bc <RCCEx_PLLSAI2_Config+0x1b8>)
 80054d6:	4313      	orrs	r3, r2
 80054d8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80054da:	7bfb      	ldrb	r3, [r7, #15]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d167      	bne.n	80055b0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80054e0:	4b36      	ldr	r3, [pc, #216]	; (80055bc <RCCEx_PLLSAI2_Config+0x1b8>)
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4a35      	ldr	r2, [pc, #212]	; (80055bc <RCCEx_PLLSAI2_Config+0x1b8>)
 80054e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054ea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054ec:	f7fd fcb6 	bl	8002e5c <HAL_GetTick>
 80054f0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80054f2:	e009      	b.n	8005508 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80054f4:	f7fd fcb2 	bl	8002e5c <HAL_GetTick>
 80054f8:	4602      	mov	r2, r0
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	1ad3      	subs	r3, r2, r3
 80054fe:	2b02      	cmp	r3, #2
 8005500:	d902      	bls.n	8005508 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005502:	2303      	movs	r3, #3
 8005504:	73fb      	strb	r3, [r7, #15]
        break;
 8005506:	e005      	b.n	8005514 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005508:	4b2c      	ldr	r3, [pc, #176]	; (80055bc <RCCEx_PLLSAI2_Config+0x1b8>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005510:	2b00      	cmp	r3, #0
 8005512:	d1ef      	bne.n	80054f4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005514:	7bfb      	ldrb	r3, [r7, #15]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d14a      	bne.n	80055b0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d111      	bne.n	8005544 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005520:	4b26      	ldr	r3, [pc, #152]	; (80055bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005522:	695b      	ldr	r3, [r3, #20]
 8005524:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005528:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800552c:	687a      	ldr	r2, [r7, #4]
 800552e:	6892      	ldr	r2, [r2, #8]
 8005530:	0211      	lsls	r1, r2, #8
 8005532:	687a      	ldr	r2, [r7, #4]
 8005534:	68d2      	ldr	r2, [r2, #12]
 8005536:	0912      	lsrs	r2, r2, #4
 8005538:	0452      	lsls	r2, r2, #17
 800553a:	430a      	orrs	r2, r1
 800553c:	491f      	ldr	r1, [pc, #124]	; (80055bc <RCCEx_PLLSAI2_Config+0x1b8>)
 800553e:	4313      	orrs	r3, r2
 8005540:	614b      	str	r3, [r1, #20]
 8005542:	e011      	b.n	8005568 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005544:	4b1d      	ldr	r3, [pc, #116]	; (80055bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005546:	695b      	ldr	r3, [r3, #20]
 8005548:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800554c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005550:	687a      	ldr	r2, [r7, #4]
 8005552:	6892      	ldr	r2, [r2, #8]
 8005554:	0211      	lsls	r1, r2, #8
 8005556:	687a      	ldr	r2, [r7, #4]
 8005558:	6912      	ldr	r2, [r2, #16]
 800555a:	0852      	lsrs	r2, r2, #1
 800555c:	3a01      	subs	r2, #1
 800555e:	0652      	lsls	r2, r2, #25
 8005560:	430a      	orrs	r2, r1
 8005562:	4916      	ldr	r1, [pc, #88]	; (80055bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005564:	4313      	orrs	r3, r2
 8005566:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005568:	4b14      	ldr	r3, [pc, #80]	; (80055bc <RCCEx_PLLSAI2_Config+0x1b8>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4a13      	ldr	r2, [pc, #76]	; (80055bc <RCCEx_PLLSAI2_Config+0x1b8>)
 800556e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005572:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005574:	f7fd fc72 	bl	8002e5c <HAL_GetTick>
 8005578:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800557a:	e009      	b.n	8005590 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800557c:	f7fd fc6e 	bl	8002e5c <HAL_GetTick>
 8005580:	4602      	mov	r2, r0
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	1ad3      	subs	r3, r2, r3
 8005586:	2b02      	cmp	r3, #2
 8005588:	d902      	bls.n	8005590 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800558a:	2303      	movs	r3, #3
 800558c:	73fb      	strb	r3, [r7, #15]
          break;
 800558e:	e005      	b.n	800559c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005590:	4b0a      	ldr	r3, [pc, #40]	; (80055bc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005598:	2b00      	cmp	r3, #0
 800559a:	d0ef      	beq.n	800557c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800559c:	7bfb      	ldrb	r3, [r7, #15]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d106      	bne.n	80055b0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80055a2:	4b06      	ldr	r3, [pc, #24]	; (80055bc <RCCEx_PLLSAI2_Config+0x1b8>)
 80055a4:	695a      	ldr	r2, [r3, #20]
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	695b      	ldr	r3, [r3, #20]
 80055aa:	4904      	ldr	r1, [pc, #16]	; (80055bc <RCCEx_PLLSAI2_Config+0x1b8>)
 80055ac:	4313      	orrs	r3, r2
 80055ae:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80055b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80055b2:	4618      	mov	r0, r3
 80055b4:	3710      	adds	r7, #16
 80055b6:	46bd      	mov	sp, r7
 80055b8:	bd80      	pop	{r7, pc}
 80055ba:	bf00      	nop
 80055bc:	40021000 	.word	0x40021000

080055c0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b082      	sub	sp, #8
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d101      	bne.n	80055d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80055ce:	2301      	movs	r3, #1
 80055d0:	e040      	b.n	8005654 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d106      	bne.n	80055e8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2200      	movs	r2, #0
 80055de:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	f7fd fa0a 	bl	80029fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2224      	movs	r2, #36	; 0x24
 80055ec:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	681a      	ldr	r2, [r3, #0]
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f022 0201 	bic.w	r2, r2, #1
 80055fc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005602:	2b00      	cmp	r3, #0
 8005604:	d002      	beq.n	800560c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f000 ff46 	bl	8006498 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	f000 fc8b 	bl	8005f28 <UART_SetConfig>
 8005612:	4603      	mov	r3, r0
 8005614:	2b01      	cmp	r3, #1
 8005616:	d101      	bne.n	800561c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005618:	2301      	movs	r3, #1
 800561a:	e01b      	b.n	8005654 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	685a      	ldr	r2, [r3, #4]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800562a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	689a      	ldr	r2, [r3, #8]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800563a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	681a      	ldr	r2, [r3, #0]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f042 0201 	orr.w	r2, r2, #1
 800564a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800564c:	6878      	ldr	r0, [r7, #4]
 800564e:	f000 ffc5 	bl	80065dc <UART_CheckIdleState>
 8005652:	4603      	mov	r3, r0
}
 8005654:	4618      	mov	r0, r3
 8005656:	3708      	adds	r7, #8
 8005658:	46bd      	mov	sp, r7
 800565a:	bd80      	pop	{r7, pc}

0800565c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b08a      	sub	sp, #40	; 0x28
 8005660:	af02      	add	r7, sp, #8
 8005662:	60f8      	str	r0, [r7, #12]
 8005664:	60b9      	str	r1, [r7, #8]
 8005666:	603b      	str	r3, [r7, #0]
 8005668:	4613      	mov	r3, r2
 800566a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005670:	2b20      	cmp	r3, #32
 8005672:	d178      	bne.n	8005766 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d002      	beq.n	8005680 <HAL_UART_Transmit+0x24>
 800567a:	88fb      	ldrh	r3, [r7, #6]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d101      	bne.n	8005684 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005680:	2301      	movs	r3, #1
 8005682:	e071      	b.n	8005768 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	2200      	movs	r2, #0
 8005688:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2221      	movs	r2, #33	; 0x21
 8005690:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005692:	f7fd fbe3 	bl	8002e5c <HAL_GetTick>
 8005696:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	88fa      	ldrh	r2, [r7, #6]
 800569c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	88fa      	ldrh	r2, [r7, #6]
 80056a4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	689b      	ldr	r3, [r3, #8]
 80056ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056b0:	d108      	bne.n	80056c4 <HAL_UART_Transmit+0x68>
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	691b      	ldr	r3, [r3, #16]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d104      	bne.n	80056c4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80056ba:	2300      	movs	r3, #0
 80056bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80056be:	68bb      	ldr	r3, [r7, #8]
 80056c0:	61bb      	str	r3, [r7, #24]
 80056c2:	e003      	b.n	80056cc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80056c8:	2300      	movs	r3, #0
 80056ca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80056cc:	e030      	b.n	8005730 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	9300      	str	r3, [sp, #0]
 80056d2:	697b      	ldr	r3, [r7, #20]
 80056d4:	2200      	movs	r2, #0
 80056d6:	2180      	movs	r1, #128	; 0x80
 80056d8:	68f8      	ldr	r0, [r7, #12]
 80056da:	f001 f827 	bl	800672c <UART_WaitOnFlagUntilTimeout>
 80056de:	4603      	mov	r3, r0
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d004      	beq.n	80056ee <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	2220      	movs	r2, #32
 80056e8:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80056ea:	2303      	movs	r3, #3
 80056ec:	e03c      	b.n	8005768 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80056ee:	69fb      	ldr	r3, [r7, #28]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d10b      	bne.n	800570c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80056f4:	69bb      	ldr	r3, [r7, #24]
 80056f6:	881a      	ldrh	r2, [r3, #0]
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005700:	b292      	uxth	r2, r2
 8005702:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005704:	69bb      	ldr	r3, [r7, #24]
 8005706:	3302      	adds	r3, #2
 8005708:	61bb      	str	r3, [r7, #24]
 800570a:	e008      	b.n	800571e <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800570c:	69fb      	ldr	r3, [r7, #28]
 800570e:	781a      	ldrb	r2, [r3, #0]
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	b292      	uxth	r2, r2
 8005716:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005718:	69fb      	ldr	r3, [r7, #28]
 800571a:	3301      	adds	r3, #1
 800571c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005724:	b29b      	uxth	r3, r3
 8005726:	3b01      	subs	r3, #1
 8005728:	b29a      	uxth	r2, r3
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005736:	b29b      	uxth	r3, r3
 8005738:	2b00      	cmp	r3, #0
 800573a:	d1c8      	bne.n	80056ce <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	9300      	str	r3, [sp, #0]
 8005740:	697b      	ldr	r3, [r7, #20]
 8005742:	2200      	movs	r2, #0
 8005744:	2140      	movs	r1, #64	; 0x40
 8005746:	68f8      	ldr	r0, [r7, #12]
 8005748:	f000 fff0 	bl	800672c <UART_WaitOnFlagUntilTimeout>
 800574c:	4603      	mov	r3, r0
 800574e:	2b00      	cmp	r3, #0
 8005750:	d004      	beq.n	800575c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2220      	movs	r2, #32
 8005756:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8005758:	2303      	movs	r3, #3
 800575a:	e005      	b.n	8005768 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	2220      	movs	r2, #32
 8005760:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8005762:	2300      	movs	r3, #0
 8005764:	e000      	b.n	8005768 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8005766:	2302      	movs	r3, #2
  }
}
 8005768:	4618      	mov	r0, r3
 800576a:	3720      	adds	r7, #32
 800576c:	46bd      	mov	sp, r7
 800576e:	bd80      	pop	{r7, pc}

08005770 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b08a      	sub	sp, #40	; 0x28
 8005774:	af00      	add	r7, sp, #0
 8005776:	60f8      	str	r0, [r7, #12]
 8005778:	60b9      	str	r1, [r7, #8]
 800577a:	4613      	mov	r3, r2
 800577c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005784:	2b20      	cmp	r3, #32
 8005786:	d137      	bne.n	80057f8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d002      	beq.n	8005794 <HAL_UART_Receive_IT+0x24>
 800578e:	88fb      	ldrh	r3, [r7, #6]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d101      	bne.n	8005798 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005794:	2301      	movs	r3, #1
 8005796:	e030      	b.n	80057fa <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	2200      	movs	r2, #0
 800579c:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	4a18      	ldr	r2, [pc, #96]	; (8005804 <HAL_UART_Receive_IT+0x94>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d01f      	beq.n	80057e8 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d018      	beq.n	80057e8 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057bc:	697b      	ldr	r3, [r7, #20]
 80057be:	e853 3f00 	ldrex	r3, [r3]
 80057c2:	613b      	str	r3, [r7, #16]
   return(result);
 80057c4:	693b      	ldr	r3, [r7, #16]
 80057c6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80057ca:	627b      	str	r3, [r7, #36]	; 0x24
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	461a      	mov	r2, r3
 80057d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057d4:	623b      	str	r3, [r7, #32]
 80057d6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057d8:	69f9      	ldr	r1, [r7, #28]
 80057da:	6a3a      	ldr	r2, [r7, #32]
 80057dc:	e841 2300 	strex	r3, r2, [r1]
 80057e0:	61bb      	str	r3, [r7, #24]
   return(result);
 80057e2:	69bb      	ldr	r3, [r7, #24]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d1e6      	bne.n	80057b6 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80057e8:	88fb      	ldrh	r3, [r7, #6]
 80057ea:	461a      	mov	r2, r3
 80057ec:	68b9      	ldr	r1, [r7, #8]
 80057ee:	68f8      	ldr	r0, [r7, #12]
 80057f0:	f001 f804 	bl	80067fc <UART_Start_Receive_IT>
 80057f4:	4603      	mov	r3, r0
 80057f6:	e000      	b.n	80057fa <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80057f8:	2302      	movs	r3, #2
  }
}
 80057fa:	4618      	mov	r0, r3
 80057fc:	3728      	adds	r7, #40	; 0x28
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}
 8005802:	bf00      	nop
 8005804:	40008000 	.word	0x40008000

08005808 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b08a      	sub	sp, #40	; 0x28
 800580c:	af00      	add	r7, sp, #0
 800580e:	60f8      	str	r0, [r7, #12]
 8005810:	60b9      	str	r1, [r7, #8]
 8005812:	4613      	mov	r3, r2
 8005814:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800581a:	2b20      	cmp	r3, #32
 800581c:	d165      	bne.n	80058ea <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 800581e:	68bb      	ldr	r3, [r7, #8]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d002      	beq.n	800582a <HAL_UART_Transmit_DMA+0x22>
 8005824:	88fb      	ldrh	r3, [r7, #6]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d101      	bne.n	800582e <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 800582a:	2301      	movs	r3, #1
 800582c:	e05e      	b.n	80058ec <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	68ba      	ldr	r2, [r7, #8]
 8005832:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	88fa      	ldrh	r2, [r7, #6]
 8005838:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	88fa      	ldrh	r2, [r7, #6]
 8005840:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	2200      	movs	r2, #0
 8005848:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	2221      	movs	r2, #33	; 0x21
 8005850:	67da      	str	r2, [r3, #124]	; 0x7c

    if (huart->hdmatx != NULL)
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005856:	2b00      	cmp	r3, #0
 8005858:	d027      	beq.n	80058aa <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800585e:	4a25      	ldr	r2, [pc, #148]	; (80058f4 <HAL_UART_Transmit_DMA+0xec>)
 8005860:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005866:	4a24      	ldr	r2, [pc, #144]	; (80058f8 <HAL_UART_Transmit_DMA+0xf0>)
 8005868:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800586e:	4a23      	ldr	r2, [pc, #140]	; (80058fc <HAL_UART_Transmit_DMA+0xf4>)
 8005870:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005876:	2200      	movs	r2, #0
 8005878:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	6f18      	ldr	r0, [r3, #112]	; 0x70
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005882:	4619      	mov	r1, r3
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	3328      	adds	r3, #40	; 0x28
 800588a:	461a      	mov	r2, r3
 800588c:	88fb      	ldrh	r3, [r7, #6]
 800588e:	f7fd fff7 	bl	8003880 <HAL_DMA_Start_IT>
 8005892:	4603      	mov	r3, r0
 8005894:	2b00      	cmp	r3, #0
 8005896:	d008      	beq.n	80058aa <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2210      	movs	r2, #16
 800589c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	2220      	movs	r2, #32
 80058a4:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_ERROR;
 80058a6:	2301      	movs	r3, #1
 80058a8:	e020      	b.n	80058ec <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	2240      	movs	r2, #64	; 0x40
 80058b0:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	3308      	adds	r3, #8
 80058b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ba:	697b      	ldr	r3, [r7, #20]
 80058bc:	e853 3f00 	ldrex	r3, [r3]
 80058c0:	613b      	str	r3, [r7, #16]
   return(result);
 80058c2:	693b      	ldr	r3, [r7, #16]
 80058c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80058c8:	627b      	str	r3, [r7, #36]	; 0x24
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	3308      	adds	r3, #8
 80058d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058d2:	623a      	str	r2, [r7, #32]
 80058d4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058d6:	69f9      	ldr	r1, [r7, #28]
 80058d8:	6a3a      	ldr	r2, [r7, #32]
 80058da:	e841 2300 	strex	r3, r2, [r1]
 80058de:	61bb      	str	r3, [r7, #24]
   return(result);
 80058e0:	69bb      	ldr	r3, [r7, #24]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d1e5      	bne.n	80058b2 <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 80058e6:	2300      	movs	r3, #0
 80058e8:	e000      	b.n	80058ec <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 80058ea:	2302      	movs	r3, #2
  }
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	3728      	adds	r7, #40	; 0x28
 80058f0:	46bd      	mov	sp, r7
 80058f2:	bd80      	pop	{r7, pc}
 80058f4:	08006a9d 	.word	0x08006a9d
 80058f8:	08006b37 	.word	0x08006b37
 80058fc:	08006b53 	.word	0x08006b53

08005900 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b0ba      	sub	sp, #232	; 0xe8
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	69db      	ldr	r3, [r3, #28]
 800590e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	689b      	ldr	r3, [r3, #8]
 8005922:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005926:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800592a:	f640 030f 	movw	r3, #2063	; 0x80f
 800592e:	4013      	ands	r3, r2
 8005930:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8005934:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005938:	2b00      	cmp	r3, #0
 800593a:	d115      	bne.n	8005968 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800593c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005940:	f003 0320 	and.w	r3, r3, #32
 8005944:	2b00      	cmp	r3, #0
 8005946:	d00f      	beq.n	8005968 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005948:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800594c:	f003 0320 	and.w	r3, r3, #32
 8005950:	2b00      	cmp	r3, #0
 8005952:	d009      	beq.n	8005968 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005958:	2b00      	cmp	r3, #0
 800595a:	f000 82ae 	beq.w	8005eba <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005962:	6878      	ldr	r0, [r7, #4]
 8005964:	4798      	blx	r3
      }
      return;
 8005966:	e2a8      	b.n	8005eba <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8005968:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800596c:	2b00      	cmp	r3, #0
 800596e:	f000 8117 	beq.w	8005ba0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005972:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005976:	f003 0301 	and.w	r3, r3, #1
 800597a:	2b00      	cmp	r3, #0
 800597c:	d106      	bne.n	800598c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800597e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8005982:	4b85      	ldr	r3, [pc, #532]	; (8005b98 <HAL_UART_IRQHandler+0x298>)
 8005984:	4013      	ands	r3, r2
 8005986:	2b00      	cmp	r3, #0
 8005988:	f000 810a 	beq.w	8005ba0 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800598c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005990:	f003 0301 	and.w	r3, r3, #1
 8005994:	2b00      	cmp	r3, #0
 8005996:	d011      	beq.n	80059bc <HAL_UART_IRQHandler+0xbc>
 8005998:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800599c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d00b      	beq.n	80059bc <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	2201      	movs	r2, #1
 80059aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80059b2:	f043 0201 	orr.w	r2, r3, #1
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80059bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059c0:	f003 0302 	and.w	r3, r3, #2
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d011      	beq.n	80059ec <HAL_UART_IRQHandler+0xec>
 80059c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80059cc:	f003 0301 	and.w	r3, r3, #1
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d00b      	beq.n	80059ec <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	2202      	movs	r2, #2
 80059da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80059e2:	f043 0204 	orr.w	r2, r3, #4
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80059ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059f0:	f003 0304 	and.w	r3, r3, #4
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d011      	beq.n	8005a1c <HAL_UART_IRQHandler+0x11c>
 80059f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80059fc:	f003 0301 	and.w	r3, r3, #1
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d00b      	beq.n	8005a1c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	2204      	movs	r2, #4
 8005a0a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a12:	f043 0202 	orr.w	r2, r3, #2
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005a1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a20:	f003 0308 	and.w	r3, r3, #8
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d017      	beq.n	8005a58 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005a28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a2c:	f003 0320 	and.w	r3, r3, #32
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d105      	bne.n	8005a40 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005a34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a38:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d00b      	beq.n	8005a58 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	2208      	movs	r2, #8
 8005a46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a4e:	f043 0208 	orr.w	r2, r3, #8
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005a58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a5c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d012      	beq.n	8005a8a <HAL_UART_IRQHandler+0x18a>
 8005a64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a68:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d00c      	beq.n	8005a8a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005a78:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a80:	f043 0220 	orr.w	r2, r3, #32
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	f000 8214 	beq.w	8005ebe <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005a96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a9a:	f003 0320 	and.w	r3, r3, #32
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d00d      	beq.n	8005abe <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005aa2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005aa6:	f003 0320 	and.w	r3, r3, #32
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d007      	beq.n	8005abe <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d003      	beq.n	8005abe <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005aba:	6878      	ldr	r0, [r7, #4]
 8005abc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ac4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	689b      	ldr	r3, [r3, #8]
 8005ace:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ad2:	2b40      	cmp	r3, #64	; 0x40
 8005ad4:	d005      	beq.n	8005ae2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005ad6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005ada:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d04f      	beq.n	8005b82 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005ae2:	6878      	ldr	r0, [r7, #4]
 8005ae4:	f000 ff76 	bl	80069d4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005af2:	2b40      	cmp	r3, #64	; 0x40
 8005af4:	d141      	bne.n	8005b7a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	3308      	adds	r3, #8
 8005afc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b00:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005b04:	e853 3f00 	ldrex	r3, [r3]
 8005b08:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005b0c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005b10:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b14:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	3308      	adds	r3, #8
 8005b1e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005b22:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005b26:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b2a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005b2e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005b32:	e841 2300 	strex	r3, r2, [r1]
 8005b36:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005b3a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d1d9      	bne.n	8005af6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d013      	beq.n	8005b72 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b4e:	4a13      	ldr	r2, [pc, #76]	; (8005b9c <HAL_UART_IRQHandler+0x29c>)
 8005b50:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b56:	4618      	mov	r0, r3
 8005b58:	f7fd ff30 	bl	80039bc <HAL_DMA_Abort_IT>
 8005b5c:	4603      	mov	r3, r0
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d017      	beq.n	8005b92 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b68:	687a      	ldr	r2, [r7, #4]
 8005b6a:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005b6c:	4610      	mov	r0, r2
 8005b6e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b70:	e00f      	b.n	8005b92 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f000 f9c2 	bl	8005efc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b78:	e00b      	b.n	8005b92 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005b7a:	6878      	ldr	r0, [r7, #4]
 8005b7c:	f000 f9be 	bl	8005efc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b80:	e007      	b.n	8005b92 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005b82:	6878      	ldr	r0, [r7, #4]
 8005b84:	f000 f9ba 	bl	8005efc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8005b90:	e195      	b.n	8005ebe <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b92:	bf00      	nop
    return;
 8005b94:	e193      	b.n	8005ebe <HAL_UART_IRQHandler+0x5be>
 8005b96:	bf00      	nop
 8005b98:	04000120 	.word	0x04000120
 8005b9c:	08006bd1 	.word	0x08006bd1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	f040 814e 	bne.w	8005e46 <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005baa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005bae:	f003 0310 	and.w	r3, r3, #16
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	f000 8147 	beq.w	8005e46 <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005bb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005bbc:	f003 0310 	and.w	r3, r3, #16
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	f000 8140 	beq.w	8005e46 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	2210      	movs	r2, #16
 8005bcc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	689b      	ldr	r3, [r3, #8]
 8005bd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bd8:	2b40      	cmp	r3, #64	; 0x40
 8005bda:	f040 80b8 	bne.w	8005d4e <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005bea:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	f000 8167 	beq.w	8005ec2 <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005bfa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005bfe:	429a      	cmp	r2, r3
 8005c00:	f080 815f 	bcs.w	8005ec2 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005c0a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f003 0320 	and.w	r3, r3, #32
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	f040 8086 	bne.w	8005d2c <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c28:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005c2c:	e853 3f00 	ldrex	r3, [r3]
 8005c30:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005c34:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005c38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005c3c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	461a      	mov	r2, r3
 8005c46:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005c4a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005c4e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c52:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005c56:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005c5a:	e841 2300 	strex	r3, r2, [r1]
 8005c5e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005c62:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d1da      	bne.n	8005c20 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	3308      	adds	r3, #8
 8005c70:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c72:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005c74:	e853 3f00 	ldrex	r3, [r3]
 8005c78:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005c7a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005c7c:	f023 0301 	bic.w	r3, r3, #1
 8005c80:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	3308      	adds	r3, #8
 8005c8a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005c8e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005c92:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c94:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005c96:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005c9a:	e841 2300 	strex	r3, r2, [r1]
 8005c9e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005ca0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d1e1      	bne.n	8005c6a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	3308      	adds	r3, #8
 8005cac:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005cb0:	e853 3f00 	ldrex	r3, [r3]
 8005cb4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005cb6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005cb8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005cbc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	3308      	adds	r3, #8
 8005cc6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005cca:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005ccc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cce:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005cd0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005cd2:	e841 2300 	strex	r3, r2, [r1]
 8005cd6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005cd8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d1e3      	bne.n	8005ca6 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2220      	movs	r2, #32
 8005ce2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cf2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005cf4:	e853 3f00 	ldrex	r3, [r3]
 8005cf8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005cfa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005cfc:	f023 0310 	bic.w	r3, r3, #16
 8005d00:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	461a      	mov	r2, r3
 8005d0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005d0e:	65bb      	str	r3, [r7, #88]	; 0x58
 8005d10:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d12:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005d14:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005d16:	e841 2300 	strex	r3, r2, [r1]
 8005d1a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005d1c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d1e4      	bne.n	8005cec <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d26:	4618      	mov	r0, r3
 8005d28:	f7fd fe0a 	bl	8003940 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2202      	movs	r2, #2
 8005d30:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005d3e:	b29b      	uxth	r3, r3
 8005d40:	1ad3      	subs	r3, r2, r3
 8005d42:	b29b      	uxth	r3, r3
 8005d44:	4619      	mov	r1, r3
 8005d46:	6878      	ldr	r0, [r7, #4]
 8005d48:	f000 f8e2 	bl	8005f10 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005d4c:	e0b9      	b.n	8005ec2 <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005d5a:	b29b      	uxth	r3, r3
 8005d5c:	1ad3      	subs	r3, r2, r3
 8005d5e:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005d68:	b29b      	uxth	r3, r3
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	f000 80ab 	beq.w	8005ec6 <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 8005d70:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	f000 80a6 	beq.w	8005ec6 <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d82:	e853 3f00 	ldrex	r3, [r3]
 8005d86:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005d88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d8a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005d8e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	461a      	mov	r2, r3
 8005d98:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005d9c:	647b      	str	r3, [r7, #68]	; 0x44
 8005d9e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005da2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005da4:	e841 2300 	strex	r3, r2, [r1]
 8005da8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005daa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d1e4      	bne.n	8005d7a <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	3308      	adds	r3, #8
 8005db6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dba:	e853 3f00 	ldrex	r3, [r3]
 8005dbe:	623b      	str	r3, [r7, #32]
   return(result);
 8005dc0:	6a3b      	ldr	r3, [r7, #32]
 8005dc2:	f023 0301 	bic.w	r3, r3, #1
 8005dc6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	3308      	adds	r3, #8
 8005dd0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005dd4:	633a      	str	r2, [r7, #48]	; 0x30
 8005dd6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dd8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005dda:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ddc:	e841 2300 	strex	r3, r2, [r1]
 8005de0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005de2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d1e3      	bne.n	8005db0 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2220      	movs	r2, #32
 8005dec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2200      	movs	r2, #0
 8005df4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e02:	693b      	ldr	r3, [r7, #16]
 8005e04:	e853 3f00 	ldrex	r3, [r3]
 8005e08:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	f023 0310 	bic.w	r3, r3, #16
 8005e10:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	461a      	mov	r2, r3
 8005e1a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005e1e:	61fb      	str	r3, [r7, #28]
 8005e20:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e22:	69b9      	ldr	r1, [r7, #24]
 8005e24:	69fa      	ldr	r2, [r7, #28]
 8005e26:	e841 2300 	strex	r3, r2, [r1]
 8005e2a:	617b      	str	r3, [r7, #20]
   return(result);
 8005e2c:	697b      	ldr	r3, [r7, #20]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d1e4      	bne.n	8005dfc <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2202      	movs	r2, #2
 8005e36:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005e38:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005e3c:	4619      	mov	r1, r3
 8005e3e:	6878      	ldr	r0, [r7, #4]
 8005e40:	f000 f866 	bl	8005f10 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005e44:	e03f      	b.n	8005ec6 <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005e46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e4a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d00e      	beq.n	8005e70 <HAL_UART_IRQHandler+0x570>
 8005e52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005e56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d008      	beq.n	8005e70 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005e66:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005e68:	6878      	ldr	r0, [r7, #4]
 8005e6a:	f001 f8ad 	bl	8006fc8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005e6e:	e02d      	b.n	8005ecc <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005e70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d00e      	beq.n	8005e9a <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005e7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d008      	beq.n	8005e9a <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d01c      	beq.n	8005eca <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005e94:	6878      	ldr	r0, [r7, #4]
 8005e96:	4798      	blx	r3
    }
    return;
 8005e98:	e017      	b.n	8005eca <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005e9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d012      	beq.n	8005ecc <HAL_UART_IRQHandler+0x5cc>
 8005ea6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005eaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d00c      	beq.n	8005ecc <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 8005eb2:	6878      	ldr	r0, [r7, #4]
 8005eb4:	f000 fea2 	bl	8006bfc <UART_EndTransmit_IT>
    return;
 8005eb8:	e008      	b.n	8005ecc <HAL_UART_IRQHandler+0x5cc>
      return;
 8005eba:	bf00      	nop
 8005ebc:	e006      	b.n	8005ecc <HAL_UART_IRQHandler+0x5cc>
    return;
 8005ebe:	bf00      	nop
 8005ec0:	e004      	b.n	8005ecc <HAL_UART_IRQHandler+0x5cc>
      return;
 8005ec2:	bf00      	nop
 8005ec4:	e002      	b.n	8005ecc <HAL_UART_IRQHandler+0x5cc>
      return;
 8005ec6:	bf00      	nop
 8005ec8:	e000      	b.n	8005ecc <HAL_UART_IRQHandler+0x5cc>
    return;
 8005eca:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8005ecc:	37e8      	adds	r7, #232	; 0xe8
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bd80      	pop	{r7, pc}
 8005ed2:	bf00      	nop

08005ed4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	b083      	sub	sp, #12
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005edc:	bf00      	nop
 8005ede:	370c      	adds	r7, #12
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee6:	4770      	bx	lr

08005ee8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b083      	sub	sp, #12
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8005ef0:	bf00      	nop
 8005ef2:	370c      	adds	r7, #12
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efa:	4770      	bx	lr

08005efc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b083      	sub	sp, #12
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005f04:	bf00      	nop
 8005f06:	370c      	adds	r7, #12
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0e:	4770      	bx	lr

08005f10 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005f10:	b480      	push	{r7}
 8005f12:	b083      	sub	sp, #12
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
 8005f18:	460b      	mov	r3, r1
 8005f1a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005f1c:	bf00      	nop
 8005f1e:	370c      	adds	r7, #12
 8005f20:	46bd      	mov	sp, r7
 8005f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f26:	4770      	bx	lr

08005f28 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f2c:	b08a      	sub	sp, #40	; 0x28
 8005f2e:	af00      	add	r7, sp, #0
 8005f30:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005f32:	2300      	movs	r3, #0
 8005f34:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	689a      	ldr	r2, [r3, #8]
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	691b      	ldr	r3, [r3, #16]
 8005f40:	431a      	orrs	r2, r3
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	695b      	ldr	r3, [r3, #20]
 8005f46:	431a      	orrs	r2, r3
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	69db      	ldr	r3, [r3, #28]
 8005f4c:	4313      	orrs	r3, r2
 8005f4e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	681a      	ldr	r2, [r3, #0]
 8005f56:	4ba4      	ldr	r3, [pc, #656]	; (80061e8 <UART_SetConfig+0x2c0>)
 8005f58:	4013      	ands	r3, r2
 8005f5a:	68fa      	ldr	r2, [r7, #12]
 8005f5c:	6812      	ldr	r2, [r2, #0]
 8005f5e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005f60:	430b      	orrs	r3, r1
 8005f62:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	685b      	ldr	r3, [r3, #4]
 8005f6a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	68da      	ldr	r2, [r3, #12]
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	430a      	orrs	r2, r1
 8005f78:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	699b      	ldr	r3, [r3, #24]
 8005f7e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a99      	ldr	r2, [pc, #612]	; (80061ec <UART_SetConfig+0x2c4>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d004      	beq.n	8005f94 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	6a1b      	ldr	r3, [r3, #32]
 8005f8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f90:	4313      	orrs	r3, r2
 8005f92:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	689b      	ldr	r3, [r3, #8]
 8005f9a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005fa4:	430a      	orrs	r2, r1
 8005fa6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a90      	ldr	r2, [pc, #576]	; (80061f0 <UART_SetConfig+0x2c8>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d126      	bne.n	8006000 <UART_SetConfig+0xd8>
 8005fb2:	4b90      	ldr	r3, [pc, #576]	; (80061f4 <UART_SetConfig+0x2cc>)
 8005fb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fb8:	f003 0303 	and.w	r3, r3, #3
 8005fbc:	2b03      	cmp	r3, #3
 8005fbe:	d81b      	bhi.n	8005ff8 <UART_SetConfig+0xd0>
 8005fc0:	a201      	add	r2, pc, #4	; (adr r2, 8005fc8 <UART_SetConfig+0xa0>)
 8005fc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fc6:	bf00      	nop
 8005fc8:	08005fd9 	.word	0x08005fd9
 8005fcc:	08005fe9 	.word	0x08005fe9
 8005fd0:	08005fe1 	.word	0x08005fe1
 8005fd4:	08005ff1 	.word	0x08005ff1
 8005fd8:	2301      	movs	r3, #1
 8005fda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005fde:	e116      	b.n	800620e <UART_SetConfig+0x2e6>
 8005fe0:	2302      	movs	r3, #2
 8005fe2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005fe6:	e112      	b.n	800620e <UART_SetConfig+0x2e6>
 8005fe8:	2304      	movs	r3, #4
 8005fea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005fee:	e10e      	b.n	800620e <UART_SetConfig+0x2e6>
 8005ff0:	2308      	movs	r3, #8
 8005ff2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ff6:	e10a      	b.n	800620e <UART_SetConfig+0x2e6>
 8005ff8:	2310      	movs	r3, #16
 8005ffa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ffe:	e106      	b.n	800620e <UART_SetConfig+0x2e6>
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a7c      	ldr	r2, [pc, #496]	; (80061f8 <UART_SetConfig+0x2d0>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d138      	bne.n	800607c <UART_SetConfig+0x154>
 800600a:	4b7a      	ldr	r3, [pc, #488]	; (80061f4 <UART_SetConfig+0x2cc>)
 800600c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006010:	f003 030c 	and.w	r3, r3, #12
 8006014:	2b0c      	cmp	r3, #12
 8006016:	d82d      	bhi.n	8006074 <UART_SetConfig+0x14c>
 8006018:	a201      	add	r2, pc, #4	; (adr r2, 8006020 <UART_SetConfig+0xf8>)
 800601a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800601e:	bf00      	nop
 8006020:	08006055 	.word	0x08006055
 8006024:	08006075 	.word	0x08006075
 8006028:	08006075 	.word	0x08006075
 800602c:	08006075 	.word	0x08006075
 8006030:	08006065 	.word	0x08006065
 8006034:	08006075 	.word	0x08006075
 8006038:	08006075 	.word	0x08006075
 800603c:	08006075 	.word	0x08006075
 8006040:	0800605d 	.word	0x0800605d
 8006044:	08006075 	.word	0x08006075
 8006048:	08006075 	.word	0x08006075
 800604c:	08006075 	.word	0x08006075
 8006050:	0800606d 	.word	0x0800606d
 8006054:	2300      	movs	r3, #0
 8006056:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800605a:	e0d8      	b.n	800620e <UART_SetConfig+0x2e6>
 800605c:	2302      	movs	r3, #2
 800605e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006062:	e0d4      	b.n	800620e <UART_SetConfig+0x2e6>
 8006064:	2304      	movs	r3, #4
 8006066:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800606a:	e0d0      	b.n	800620e <UART_SetConfig+0x2e6>
 800606c:	2308      	movs	r3, #8
 800606e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006072:	e0cc      	b.n	800620e <UART_SetConfig+0x2e6>
 8006074:	2310      	movs	r3, #16
 8006076:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800607a:	e0c8      	b.n	800620e <UART_SetConfig+0x2e6>
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4a5e      	ldr	r2, [pc, #376]	; (80061fc <UART_SetConfig+0x2d4>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d125      	bne.n	80060d2 <UART_SetConfig+0x1aa>
 8006086:	4b5b      	ldr	r3, [pc, #364]	; (80061f4 <UART_SetConfig+0x2cc>)
 8006088:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800608c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006090:	2b30      	cmp	r3, #48	; 0x30
 8006092:	d016      	beq.n	80060c2 <UART_SetConfig+0x19a>
 8006094:	2b30      	cmp	r3, #48	; 0x30
 8006096:	d818      	bhi.n	80060ca <UART_SetConfig+0x1a2>
 8006098:	2b20      	cmp	r3, #32
 800609a:	d00a      	beq.n	80060b2 <UART_SetConfig+0x18a>
 800609c:	2b20      	cmp	r3, #32
 800609e:	d814      	bhi.n	80060ca <UART_SetConfig+0x1a2>
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d002      	beq.n	80060aa <UART_SetConfig+0x182>
 80060a4:	2b10      	cmp	r3, #16
 80060a6:	d008      	beq.n	80060ba <UART_SetConfig+0x192>
 80060a8:	e00f      	b.n	80060ca <UART_SetConfig+0x1a2>
 80060aa:	2300      	movs	r3, #0
 80060ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060b0:	e0ad      	b.n	800620e <UART_SetConfig+0x2e6>
 80060b2:	2302      	movs	r3, #2
 80060b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060b8:	e0a9      	b.n	800620e <UART_SetConfig+0x2e6>
 80060ba:	2304      	movs	r3, #4
 80060bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060c0:	e0a5      	b.n	800620e <UART_SetConfig+0x2e6>
 80060c2:	2308      	movs	r3, #8
 80060c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060c8:	e0a1      	b.n	800620e <UART_SetConfig+0x2e6>
 80060ca:	2310      	movs	r3, #16
 80060cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060d0:	e09d      	b.n	800620e <UART_SetConfig+0x2e6>
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	4a4a      	ldr	r2, [pc, #296]	; (8006200 <UART_SetConfig+0x2d8>)
 80060d8:	4293      	cmp	r3, r2
 80060da:	d125      	bne.n	8006128 <UART_SetConfig+0x200>
 80060dc:	4b45      	ldr	r3, [pc, #276]	; (80061f4 <UART_SetConfig+0x2cc>)
 80060de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060e2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80060e6:	2bc0      	cmp	r3, #192	; 0xc0
 80060e8:	d016      	beq.n	8006118 <UART_SetConfig+0x1f0>
 80060ea:	2bc0      	cmp	r3, #192	; 0xc0
 80060ec:	d818      	bhi.n	8006120 <UART_SetConfig+0x1f8>
 80060ee:	2b80      	cmp	r3, #128	; 0x80
 80060f0:	d00a      	beq.n	8006108 <UART_SetConfig+0x1e0>
 80060f2:	2b80      	cmp	r3, #128	; 0x80
 80060f4:	d814      	bhi.n	8006120 <UART_SetConfig+0x1f8>
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d002      	beq.n	8006100 <UART_SetConfig+0x1d8>
 80060fa:	2b40      	cmp	r3, #64	; 0x40
 80060fc:	d008      	beq.n	8006110 <UART_SetConfig+0x1e8>
 80060fe:	e00f      	b.n	8006120 <UART_SetConfig+0x1f8>
 8006100:	2300      	movs	r3, #0
 8006102:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006106:	e082      	b.n	800620e <UART_SetConfig+0x2e6>
 8006108:	2302      	movs	r3, #2
 800610a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800610e:	e07e      	b.n	800620e <UART_SetConfig+0x2e6>
 8006110:	2304      	movs	r3, #4
 8006112:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006116:	e07a      	b.n	800620e <UART_SetConfig+0x2e6>
 8006118:	2308      	movs	r3, #8
 800611a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800611e:	e076      	b.n	800620e <UART_SetConfig+0x2e6>
 8006120:	2310      	movs	r3, #16
 8006122:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006126:	e072      	b.n	800620e <UART_SetConfig+0x2e6>
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	4a35      	ldr	r2, [pc, #212]	; (8006204 <UART_SetConfig+0x2dc>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d12a      	bne.n	8006188 <UART_SetConfig+0x260>
 8006132:	4b30      	ldr	r3, [pc, #192]	; (80061f4 <UART_SetConfig+0x2cc>)
 8006134:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006138:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800613c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006140:	d01a      	beq.n	8006178 <UART_SetConfig+0x250>
 8006142:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006146:	d81b      	bhi.n	8006180 <UART_SetConfig+0x258>
 8006148:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800614c:	d00c      	beq.n	8006168 <UART_SetConfig+0x240>
 800614e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006152:	d815      	bhi.n	8006180 <UART_SetConfig+0x258>
 8006154:	2b00      	cmp	r3, #0
 8006156:	d003      	beq.n	8006160 <UART_SetConfig+0x238>
 8006158:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800615c:	d008      	beq.n	8006170 <UART_SetConfig+0x248>
 800615e:	e00f      	b.n	8006180 <UART_SetConfig+0x258>
 8006160:	2300      	movs	r3, #0
 8006162:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006166:	e052      	b.n	800620e <UART_SetConfig+0x2e6>
 8006168:	2302      	movs	r3, #2
 800616a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800616e:	e04e      	b.n	800620e <UART_SetConfig+0x2e6>
 8006170:	2304      	movs	r3, #4
 8006172:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006176:	e04a      	b.n	800620e <UART_SetConfig+0x2e6>
 8006178:	2308      	movs	r3, #8
 800617a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800617e:	e046      	b.n	800620e <UART_SetConfig+0x2e6>
 8006180:	2310      	movs	r3, #16
 8006182:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006186:	e042      	b.n	800620e <UART_SetConfig+0x2e6>
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	4a17      	ldr	r2, [pc, #92]	; (80061ec <UART_SetConfig+0x2c4>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d13a      	bne.n	8006208 <UART_SetConfig+0x2e0>
 8006192:	4b18      	ldr	r3, [pc, #96]	; (80061f4 <UART_SetConfig+0x2cc>)
 8006194:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006198:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800619c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80061a0:	d01a      	beq.n	80061d8 <UART_SetConfig+0x2b0>
 80061a2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80061a6:	d81b      	bhi.n	80061e0 <UART_SetConfig+0x2b8>
 80061a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80061ac:	d00c      	beq.n	80061c8 <UART_SetConfig+0x2a0>
 80061ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80061b2:	d815      	bhi.n	80061e0 <UART_SetConfig+0x2b8>
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d003      	beq.n	80061c0 <UART_SetConfig+0x298>
 80061b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061bc:	d008      	beq.n	80061d0 <UART_SetConfig+0x2a8>
 80061be:	e00f      	b.n	80061e0 <UART_SetConfig+0x2b8>
 80061c0:	2300      	movs	r3, #0
 80061c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80061c6:	e022      	b.n	800620e <UART_SetConfig+0x2e6>
 80061c8:	2302      	movs	r3, #2
 80061ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80061ce:	e01e      	b.n	800620e <UART_SetConfig+0x2e6>
 80061d0:	2304      	movs	r3, #4
 80061d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80061d6:	e01a      	b.n	800620e <UART_SetConfig+0x2e6>
 80061d8:	2308      	movs	r3, #8
 80061da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80061de:	e016      	b.n	800620e <UART_SetConfig+0x2e6>
 80061e0:	2310      	movs	r3, #16
 80061e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80061e6:	e012      	b.n	800620e <UART_SetConfig+0x2e6>
 80061e8:	efff69f3 	.word	0xefff69f3
 80061ec:	40008000 	.word	0x40008000
 80061f0:	40013800 	.word	0x40013800
 80061f4:	40021000 	.word	0x40021000
 80061f8:	40004400 	.word	0x40004400
 80061fc:	40004800 	.word	0x40004800
 8006200:	40004c00 	.word	0x40004c00
 8006204:	40005000 	.word	0x40005000
 8006208:	2310      	movs	r3, #16
 800620a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	4a9f      	ldr	r2, [pc, #636]	; (8006490 <UART_SetConfig+0x568>)
 8006214:	4293      	cmp	r3, r2
 8006216:	d17a      	bne.n	800630e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006218:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800621c:	2b08      	cmp	r3, #8
 800621e:	d824      	bhi.n	800626a <UART_SetConfig+0x342>
 8006220:	a201      	add	r2, pc, #4	; (adr r2, 8006228 <UART_SetConfig+0x300>)
 8006222:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006226:	bf00      	nop
 8006228:	0800624d 	.word	0x0800624d
 800622c:	0800626b 	.word	0x0800626b
 8006230:	08006255 	.word	0x08006255
 8006234:	0800626b 	.word	0x0800626b
 8006238:	0800625b 	.word	0x0800625b
 800623c:	0800626b 	.word	0x0800626b
 8006240:	0800626b 	.word	0x0800626b
 8006244:	0800626b 	.word	0x0800626b
 8006248:	08006263 	.word	0x08006263
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800624c:	f7fe fc70 	bl	8004b30 <HAL_RCC_GetPCLK1Freq>
 8006250:	61f8      	str	r0, [r7, #28]
        break;
 8006252:	e010      	b.n	8006276 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006254:	4b8f      	ldr	r3, [pc, #572]	; (8006494 <UART_SetConfig+0x56c>)
 8006256:	61fb      	str	r3, [r7, #28]
        break;
 8006258:	e00d      	b.n	8006276 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800625a:	f7fe fbd1 	bl	8004a00 <HAL_RCC_GetSysClockFreq>
 800625e:	61f8      	str	r0, [r7, #28]
        break;
 8006260:	e009      	b.n	8006276 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006262:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006266:	61fb      	str	r3, [r7, #28]
        break;
 8006268:	e005      	b.n	8006276 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800626a:	2300      	movs	r3, #0
 800626c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800626e:	2301      	movs	r3, #1
 8006270:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006274:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006276:	69fb      	ldr	r3, [r7, #28]
 8006278:	2b00      	cmp	r3, #0
 800627a:	f000 80fb 	beq.w	8006474 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	685a      	ldr	r2, [r3, #4]
 8006282:	4613      	mov	r3, r2
 8006284:	005b      	lsls	r3, r3, #1
 8006286:	4413      	add	r3, r2
 8006288:	69fa      	ldr	r2, [r7, #28]
 800628a:	429a      	cmp	r2, r3
 800628c:	d305      	bcc.n	800629a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	685b      	ldr	r3, [r3, #4]
 8006292:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006294:	69fa      	ldr	r2, [r7, #28]
 8006296:	429a      	cmp	r2, r3
 8006298:	d903      	bls.n	80062a2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800629a:	2301      	movs	r3, #1
 800629c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80062a0:	e0e8      	b.n	8006474 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80062a2:	69fb      	ldr	r3, [r7, #28]
 80062a4:	2200      	movs	r2, #0
 80062a6:	461c      	mov	r4, r3
 80062a8:	4615      	mov	r5, r2
 80062aa:	f04f 0200 	mov.w	r2, #0
 80062ae:	f04f 0300 	mov.w	r3, #0
 80062b2:	022b      	lsls	r3, r5, #8
 80062b4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80062b8:	0222      	lsls	r2, r4, #8
 80062ba:	68f9      	ldr	r1, [r7, #12]
 80062bc:	6849      	ldr	r1, [r1, #4]
 80062be:	0849      	lsrs	r1, r1, #1
 80062c0:	2000      	movs	r0, #0
 80062c2:	4688      	mov	r8, r1
 80062c4:	4681      	mov	r9, r0
 80062c6:	eb12 0a08 	adds.w	sl, r2, r8
 80062ca:	eb43 0b09 	adc.w	fp, r3, r9
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	685b      	ldr	r3, [r3, #4]
 80062d2:	2200      	movs	r2, #0
 80062d4:	603b      	str	r3, [r7, #0]
 80062d6:	607a      	str	r2, [r7, #4]
 80062d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80062dc:	4650      	mov	r0, sl
 80062de:	4659      	mov	r1, fp
 80062e0:	f7fa fcb2 	bl	8000c48 <__aeabi_uldivmod>
 80062e4:	4602      	mov	r2, r0
 80062e6:	460b      	mov	r3, r1
 80062e8:	4613      	mov	r3, r2
 80062ea:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80062ec:	69bb      	ldr	r3, [r7, #24]
 80062ee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80062f2:	d308      	bcc.n	8006306 <UART_SetConfig+0x3de>
 80062f4:	69bb      	ldr	r3, [r7, #24]
 80062f6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80062fa:	d204      	bcs.n	8006306 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	69ba      	ldr	r2, [r7, #24]
 8006302:	60da      	str	r2, [r3, #12]
 8006304:	e0b6      	b.n	8006474 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8006306:	2301      	movs	r3, #1
 8006308:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800630c:	e0b2      	b.n	8006474 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	69db      	ldr	r3, [r3, #28]
 8006312:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006316:	d15e      	bne.n	80063d6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006318:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800631c:	2b08      	cmp	r3, #8
 800631e:	d828      	bhi.n	8006372 <UART_SetConfig+0x44a>
 8006320:	a201      	add	r2, pc, #4	; (adr r2, 8006328 <UART_SetConfig+0x400>)
 8006322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006326:	bf00      	nop
 8006328:	0800634d 	.word	0x0800634d
 800632c:	08006355 	.word	0x08006355
 8006330:	0800635d 	.word	0x0800635d
 8006334:	08006373 	.word	0x08006373
 8006338:	08006363 	.word	0x08006363
 800633c:	08006373 	.word	0x08006373
 8006340:	08006373 	.word	0x08006373
 8006344:	08006373 	.word	0x08006373
 8006348:	0800636b 	.word	0x0800636b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800634c:	f7fe fbf0 	bl	8004b30 <HAL_RCC_GetPCLK1Freq>
 8006350:	61f8      	str	r0, [r7, #28]
        break;
 8006352:	e014      	b.n	800637e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006354:	f7fe fc02 	bl	8004b5c <HAL_RCC_GetPCLK2Freq>
 8006358:	61f8      	str	r0, [r7, #28]
        break;
 800635a:	e010      	b.n	800637e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800635c:	4b4d      	ldr	r3, [pc, #308]	; (8006494 <UART_SetConfig+0x56c>)
 800635e:	61fb      	str	r3, [r7, #28]
        break;
 8006360:	e00d      	b.n	800637e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006362:	f7fe fb4d 	bl	8004a00 <HAL_RCC_GetSysClockFreq>
 8006366:	61f8      	str	r0, [r7, #28]
        break;
 8006368:	e009      	b.n	800637e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800636a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800636e:	61fb      	str	r3, [r7, #28]
        break;
 8006370:	e005      	b.n	800637e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8006372:	2300      	movs	r3, #0
 8006374:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006376:	2301      	movs	r3, #1
 8006378:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800637c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800637e:	69fb      	ldr	r3, [r7, #28]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d077      	beq.n	8006474 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006384:	69fb      	ldr	r3, [r7, #28]
 8006386:	005a      	lsls	r2, r3, #1
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	685b      	ldr	r3, [r3, #4]
 800638c:	085b      	lsrs	r3, r3, #1
 800638e:	441a      	add	r2, r3
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	685b      	ldr	r3, [r3, #4]
 8006394:	fbb2 f3f3 	udiv	r3, r2, r3
 8006398:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800639a:	69bb      	ldr	r3, [r7, #24]
 800639c:	2b0f      	cmp	r3, #15
 800639e:	d916      	bls.n	80063ce <UART_SetConfig+0x4a6>
 80063a0:	69bb      	ldr	r3, [r7, #24]
 80063a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063a6:	d212      	bcs.n	80063ce <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80063a8:	69bb      	ldr	r3, [r7, #24]
 80063aa:	b29b      	uxth	r3, r3
 80063ac:	f023 030f 	bic.w	r3, r3, #15
 80063b0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80063b2:	69bb      	ldr	r3, [r7, #24]
 80063b4:	085b      	lsrs	r3, r3, #1
 80063b6:	b29b      	uxth	r3, r3
 80063b8:	f003 0307 	and.w	r3, r3, #7
 80063bc:	b29a      	uxth	r2, r3
 80063be:	8afb      	ldrh	r3, [r7, #22]
 80063c0:	4313      	orrs	r3, r2
 80063c2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	8afa      	ldrh	r2, [r7, #22]
 80063ca:	60da      	str	r2, [r3, #12]
 80063cc:	e052      	b.n	8006474 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80063ce:	2301      	movs	r3, #1
 80063d0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80063d4:	e04e      	b.n	8006474 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80063d6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80063da:	2b08      	cmp	r3, #8
 80063dc:	d827      	bhi.n	800642e <UART_SetConfig+0x506>
 80063de:	a201      	add	r2, pc, #4	; (adr r2, 80063e4 <UART_SetConfig+0x4bc>)
 80063e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063e4:	08006409 	.word	0x08006409
 80063e8:	08006411 	.word	0x08006411
 80063ec:	08006419 	.word	0x08006419
 80063f0:	0800642f 	.word	0x0800642f
 80063f4:	0800641f 	.word	0x0800641f
 80063f8:	0800642f 	.word	0x0800642f
 80063fc:	0800642f 	.word	0x0800642f
 8006400:	0800642f 	.word	0x0800642f
 8006404:	08006427 	.word	0x08006427
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006408:	f7fe fb92 	bl	8004b30 <HAL_RCC_GetPCLK1Freq>
 800640c:	61f8      	str	r0, [r7, #28]
        break;
 800640e:	e014      	b.n	800643a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006410:	f7fe fba4 	bl	8004b5c <HAL_RCC_GetPCLK2Freq>
 8006414:	61f8      	str	r0, [r7, #28]
        break;
 8006416:	e010      	b.n	800643a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006418:	4b1e      	ldr	r3, [pc, #120]	; (8006494 <UART_SetConfig+0x56c>)
 800641a:	61fb      	str	r3, [r7, #28]
        break;
 800641c:	e00d      	b.n	800643a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800641e:	f7fe faef 	bl	8004a00 <HAL_RCC_GetSysClockFreq>
 8006422:	61f8      	str	r0, [r7, #28]
        break;
 8006424:	e009      	b.n	800643a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006426:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800642a:	61fb      	str	r3, [r7, #28]
        break;
 800642c:	e005      	b.n	800643a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800642e:	2300      	movs	r3, #0
 8006430:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006432:	2301      	movs	r3, #1
 8006434:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006438:	bf00      	nop
    }

    if (pclk != 0U)
 800643a:	69fb      	ldr	r3, [r7, #28]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d019      	beq.n	8006474 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	685b      	ldr	r3, [r3, #4]
 8006444:	085a      	lsrs	r2, r3, #1
 8006446:	69fb      	ldr	r3, [r7, #28]
 8006448:	441a      	add	r2, r3
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	685b      	ldr	r3, [r3, #4]
 800644e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006452:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006454:	69bb      	ldr	r3, [r7, #24]
 8006456:	2b0f      	cmp	r3, #15
 8006458:	d909      	bls.n	800646e <UART_SetConfig+0x546>
 800645a:	69bb      	ldr	r3, [r7, #24]
 800645c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006460:	d205      	bcs.n	800646e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006462:	69bb      	ldr	r3, [r7, #24]
 8006464:	b29a      	uxth	r2, r3
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	60da      	str	r2, [r3, #12]
 800646c:	e002      	b.n	8006474 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800646e:	2301      	movs	r3, #1
 8006470:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	2200      	movs	r2, #0
 8006478:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	2200      	movs	r2, #0
 800647e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006480:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8006484:	4618      	mov	r0, r3
 8006486:	3728      	adds	r7, #40	; 0x28
 8006488:	46bd      	mov	sp, r7
 800648a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800648e:	bf00      	nop
 8006490:	40008000 	.word	0x40008000
 8006494:	00f42400 	.word	0x00f42400

08006498 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006498:	b480      	push	{r7}
 800649a:	b083      	sub	sp, #12
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064a4:	f003 0308 	and.w	r3, r3, #8
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d00a      	beq.n	80064c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	685b      	ldr	r3, [r3, #4]
 80064b2:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	430a      	orrs	r2, r1
 80064c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064c6:	f003 0301 	and.w	r3, r3, #1
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d00a      	beq.n	80064e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	430a      	orrs	r2, r1
 80064e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064e8:	f003 0302 	and.w	r3, r3, #2
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d00a      	beq.n	8006506 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	685b      	ldr	r3, [r3, #4]
 80064f6:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	430a      	orrs	r2, r1
 8006504:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800650a:	f003 0304 	and.w	r3, r3, #4
 800650e:	2b00      	cmp	r3, #0
 8006510:	d00a      	beq.n	8006528 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	685b      	ldr	r3, [r3, #4]
 8006518:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	430a      	orrs	r2, r1
 8006526:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800652c:	f003 0310 	and.w	r3, r3, #16
 8006530:	2b00      	cmp	r3, #0
 8006532:	d00a      	beq.n	800654a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	689b      	ldr	r3, [r3, #8]
 800653a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	430a      	orrs	r2, r1
 8006548:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800654e:	f003 0320 	and.w	r3, r3, #32
 8006552:	2b00      	cmp	r3, #0
 8006554:	d00a      	beq.n	800656c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	689b      	ldr	r3, [r3, #8]
 800655c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	430a      	orrs	r2, r1
 800656a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006570:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006574:	2b00      	cmp	r3, #0
 8006576:	d01a      	beq.n	80065ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	430a      	orrs	r2, r1
 800658c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006592:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006596:	d10a      	bne.n	80065ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	430a      	orrs	r2, r1
 80065ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d00a      	beq.n	80065d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	685b      	ldr	r3, [r3, #4]
 80065c0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	430a      	orrs	r2, r1
 80065ce:	605a      	str	r2, [r3, #4]
  }
}
 80065d0:	bf00      	nop
 80065d2:	370c      	adds	r7, #12
 80065d4:	46bd      	mov	sp, r7
 80065d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065da:	4770      	bx	lr

080065dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b098      	sub	sp, #96	; 0x60
 80065e0:	af02      	add	r7, sp, #8
 80065e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2200      	movs	r2, #0
 80065e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80065ec:	f7fc fc36 	bl	8002e5c <HAL_GetTick>
 80065f0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f003 0308 	and.w	r3, r3, #8
 80065fc:	2b08      	cmp	r3, #8
 80065fe:	d12e      	bne.n	800665e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006600:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006604:	9300      	str	r3, [sp, #0]
 8006606:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006608:	2200      	movs	r2, #0
 800660a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800660e:	6878      	ldr	r0, [r7, #4]
 8006610:	f000 f88c 	bl	800672c <UART_WaitOnFlagUntilTimeout>
 8006614:	4603      	mov	r3, r0
 8006616:	2b00      	cmp	r3, #0
 8006618:	d021      	beq.n	800665e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006622:	e853 3f00 	ldrex	r3, [r3]
 8006626:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006628:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800662a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800662e:	653b      	str	r3, [r7, #80]	; 0x50
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	461a      	mov	r2, r3
 8006636:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006638:	647b      	str	r3, [r7, #68]	; 0x44
 800663a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800663c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800663e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006640:	e841 2300 	strex	r3, r2, [r1]
 8006644:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006646:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006648:	2b00      	cmp	r3, #0
 800664a:	d1e6      	bne.n	800661a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2220      	movs	r2, #32
 8006650:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2200      	movs	r2, #0
 8006656:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800665a:	2303      	movs	r3, #3
 800665c:	e062      	b.n	8006724 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f003 0304 	and.w	r3, r3, #4
 8006668:	2b04      	cmp	r3, #4
 800666a:	d149      	bne.n	8006700 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800666c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006670:	9300      	str	r3, [sp, #0]
 8006672:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006674:	2200      	movs	r2, #0
 8006676:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f000 f856 	bl	800672c <UART_WaitOnFlagUntilTimeout>
 8006680:	4603      	mov	r3, r0
 8006682:	2b00      	cmp	r3, #0
 8006684:	d03c      	beq.n	8006700 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800668c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800668e:	e853 3f00 	ldrex	r3, [r3]
 8006692:	623b      	str	r3, [r7, #32]
   return(result);
 8006694:	6a3b      	ldr	r3, [r7, #32]
 8006696:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800669a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	461a      	mov	r2, r3
 80066a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80066a4:	633b      	str	r3, [r7, #48]	; 0x30
 80066a6:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066a8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80066aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80066ac:	e841 2300 	strex	r3, r2, [r1]
 80066b0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80066b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d1e6      	bne.n	8006686 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	3308      	adds	r3, #8
 80066be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066c0:	693b      	ldr	r3, [r7, #16]
 80066c2:	e853 3f00 	ldrex	r3, [r3]
 80066c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	f023 0301 	bic.w	r3, r3, #1
 80066ce:	64bb      	str	r3, [r7, #72]	; 0x48
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	3308      	adds	r3, #8
 80066d6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80066d8:	61fa      	str	r2, [r7, #28]
 80066da:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066dc:	69b9      	ldr	r1, [r7, #24]
 80066de:	69fa      	ldr	r2, [r7, #28]
 80066e0:	e841 2300 	strex	r3, r2, [r1]
 80066e4:	617b      	str	r3, [r7, #20]
   return(result);
 80066e6:	697b      	ldr	r3, [r7, #20]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d1e5      	bne.n	80066b8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2220      	movs	r2, #32
 80066f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2200      	movs	r2, #0
 80066f8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80066fc:	2303      	movs	r3, #3
 80066fe:	e011      	b.n	8006724 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2220      	movs	r2, #32
 8006704:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2220      	movs	r2, #32
 800670a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2200      	movs	r2, #0
 8006712:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2200      	movs	r2, #0
 8006718:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2200      	movs	r2, #0
 800671e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006722:	2300      	movs	r3, #0
}
 8006724:	4618      	mov	r0, r3
 8006726:	3758      	adds	r7, #88	; 0x58
 8006728:	46bd      	mov	sp, r7
 800672a:	bd80      	pop	{r7, pc}

0800672c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b084      	sub	sp, #16
 8006730:	af00      	add	r7, sp, #0
 8006732:	60f8      	str	r0, [r7, #12]
 8006734:	60b9      	str	r1, [r7, #8]
 8006736:	603b      	str	r3, [r7, #0]
 8006738:	4613      	mov	r3, r2
 800673a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800673c:	e049      	b.n	80067d2 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800673e:	69bb      	ldr	r3, [r7, #24]
 8006740:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006744:	d045      	beq.n	80067d2 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006746:	f7fc fb89 	bl	8002e5c <HAL_GetTick>
 800674a:	4602      	mov	r2, r0
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	1ad3      	subs	r3, r2, r3
 8006750:	69ba      	ldr	r2, [r7, #24]
 8006752:	429a      	cmp	r2, r3
 8006754:	d302      	bcc.n	800675c <UART_WaitOnFlagUntilTimeout+0x30>
 8006756:	69bb      	ldr	r3, [r7, #24]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d101      	bne.n	8006760 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800675c:	2303      	movs	r3, #3
 800675e:	e048      	b.n	80067f2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f003 0304 	and.w	r3, r3, #4
 800676a:	2b00      	cmp	r3, #0
 800676c:	d031      	beq.n	80067d2 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	69db      	ldr	r3, [r3, #28]
 8006774:	f003 0308 	and.w	r3, r3, #8
 8006778:	2b08      	cmp	r3, #8
 800677a:	d110      	bne.n	800679e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	2208      	movs	r2, #8
 8006782:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006784:	68f8      	ldr	r0, [r7, #12]
 8006786:	f000 f925 	bl	80069d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	2208      	movs	r2, #8
 800678e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	2200      	movs	r2, #0
 8006796:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 800679a:	2301      	movs	r3, #1
 800679c:	e029      	b.n	80067f2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	69db      	ldr	r3, [r3, #28]
 80067a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80067a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80067ac:	d111      	bne.n	80067d2 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80067b6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80067b8:	68f8      	ldr	r0, [r7, #12]
 80067ba:	f000 f90b 	bl	80069d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	2220      	movs	r2, #32
 80067c2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	2200      	movs	r2, #0
 80067ca:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80067ce:	2303      	movs	r3, #3
 80067d0:	e00f      	b.n	80067f2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	69da      	ldr	r2, [r3, #28]
 80067d8:	68bb      	ldr	r3, [r7, #8]
 80067da:	4013      	ands	r3, r2
 80067dc:	68ba      	ldr	r2, [r7, #8]
 80067de:	429a      	cmp	r2, r3
 80067e0:	bf0c      	ite	eq
 80067e2:	2301      	moveq	r3, #1
 80067e4:	2300      	movne	r3, #0
 80067e6:	b2db      	uxtb	r3, r3
 80067e8:	461a      	mov	r2, r3
 80067ea:	79fb      	ldrb	r3, [r7, #7]
 80067ec:	429a      	cmp	r2, r3
 80067ee:	d0a6      	beq.n	800673e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80067f0:	2300      	movs	r3, #0
}
 80067f2:	4618      	mov	r0, r3
 80067f4:	3710      	adds	r7, #16
 80067f6:	46bd      	mov	sp, r7
 80067f8:	bd80      	pop	{r7, pc}
	...

080067fc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80067fc:	b480      	push	{r7}
 80067fe:	b097      	sub	sp, #92	; 0x5c
 8006800:	af00      	add	r7, sp, #0
 8006802:	60f8      	str	r0, [r7, #12]
 8006804:	60b9      	str	r1, [r7, #8]
 8006806:	4613      	mov	r3, r2
 8006808:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	68ba      	ldr	r2, [r7, #8]
 800680e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	88fa      	ldrh	r2, [r7, #6]
 8006814:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	88fa      	ldrh	r2, [r7, #6]
 800681c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	2200      	movs	r2, #0
 8006824:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	689b      	ldr	r3, [r3, #8]
 800682a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800682e:	d10e      	bne.n	800684e <UART_Start_Receive_IT+0x52>
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	691b      	ldr	r3, [r3, #16]
 8006834:	2b00      	cmp	r3, #0
 8006836:	d105      	bne.n	8006844 <UART_Start_Receive_IT+0x48>
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800683e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006842:	e02d      	b.n	80068a0 <UART_Start_Receive_IT+0xa4>
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	22ff      	movs	r2, #255	; 0xff
 8006848:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800684c:	e028      	b.n	80068a0 <UART_Start_Receive_IT+0xa4>
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	689b      	ldr	r3, [r3, #8]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d10d      	bne.n	8006872 <UART_Start_Receive_IT+0x76>
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	691b      	ldr	r3, [r3, #16]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d104      	bne.n	8006868 <UART_Start_Receive_IT+0x6c>
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	22ff      	movs	r2, #255	; 0xff
 8006862:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006866:	e01b      	b.n	80068a0 <UART_Start_Receive_IT+0xa4>
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	227f      	movs	r2, #127	; 0x7f
 800686c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006870:	e016      	b.n	80068a0 <UART_Start_Receive_IT+0xa4>
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	689b      	ldr	r3, [r3, #8]
 8006876:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800687a:	d10d      	bne.n	8006898 <UART_Start_Receive_IT+0x9c>
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	691b      	ldr	r3, [r3, #16]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d104      	bne.n	800688e <UART_Start_Receive_IT+0x92>
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	227f      	movs	r2, #127	; 0x7f
 8006888:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800688c:	e008      	b.n	80068a0 <UART_Start_Receive_IT+0xa4>
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	223f      	movs	r2, #63	; 0x3f
 8006892:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006896:	e003      	b.n	80068a0 <UART_Start_Receive_IT+0xa4>
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	2200      	movs	r2, #0
 800689c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	2200      	movs	r2, #0
 80068a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	2222      	movs	r2, #34	; 0x22
 80068ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	3308      	adds	r3, #8
 80068b6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068ba:	e853 3f00 	ldrex	r3, [r3]
 80068be:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80068c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068c2:	f043 0301 	orr.w	r3, r3, #1
 80068c6:	657b      	str	r3, [r7, #84]	; 0x54
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	3308      	adds	r3, #8
 80068ce:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80068d0:	64ba      	str	r2, [r7, #72]	; 0x48
 80068d2:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068d4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80068d6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80068d8:	e841 2300 	strex	r3, r2, [r1]
 80068dc:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80068de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d1e5      	bne.n	80068b0 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	689b      	ldr	r3, [r3, #8]
 80068e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068ec:	d107      	bne.n	80068fe <UART_Start_Receive_IT+0x102>
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	691b      	ldr	r3, [r3, #16]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d103      	bne.n	80068fe <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	4a21      	ldr	r2, [pc, #132]	; (8006980 <UART_Start_Receive_IT+0x184>)
 80068fa:	669a      	str	r2, [r3, #104]	; 0x68
 80068fc:	e002      	b.n	8006904 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	4a20      	ldr	r2, [pc, #128]	; (8006984 <UART_Start_Receive_IT+0x188>)
 8006902:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	691b      	ldr	r3, [r3, #16]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d019      	beq.n	8006940 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006912:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006914:	e853 3f00 	ldrex	r3, [r3]
 8006918:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800691a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800691c:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8006920:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	461a      	mov	r2, r3
 8006928:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800692a:	637b      	str	r3, [r7, #52]	; 0x34
 800692c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800692e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006930:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006932:	e841 2300 	strex	r3, r2, [r1]
 8006936:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800693a:	2b00      	cmp	r3, #0
 800693c:	d1e6      	bne.n	800690c <UART_Start_Receive_IT+0x110>
 800693e:	e018      	b.n	8006972 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006946:	697b      	ldr	r3, [r7, #20]
 8006948:	e853 3f00 	ldrex	r3, [r3]
 800694c:	613b      	str	r3, [r7, #16]
   return(result);
 800694e:	693b      	ldr	r3, [r7, #16]
 8006950:	f043 0320 	orr.w	r3, r3, #32
 8006954:	653b      	str	r3, [r7, #80]	; 0x50
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	461a      	mov	r2, r3
 800695c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800695e:	623b      	str	r3, [r7, #32]
 8006960:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006962:	69f9      	ldr	r1, [r7, #28]
 8006964:	6a3a      	ldr	r2, [r7, #32]
 8006966:	e841 2300 	strex	r3, r2, [r1]
 800696a:	61bb      	str	r3, [r7, #24]
   return(result);
 800696c:	69bb      	ldr	r3, [r7, #24]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d1e6      	bne.n	8006940 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8006972:	2300      	movs	r3, #0
}
 8006974:	4618      	mov	r0, r3
 8006976:	375c      	adds	r7, #92	; 0x5c
 8006978:	46bd      	mov	sp, r7
 800697a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697e:	4770      	bx	lr
 8006980:	08006e0d 	.word	0x08006e0d
 8006984:	08006c51 	.word	0x08006c51

08006988 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006988:	b480      	push	{r7}
 800698a:	b089      	sub	sp, #36	; 0x24
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	e853 3f00 	ldrex	r3, [r3]
 800699c:	60bb      	str	r3, [r7, #8]
   return(result);
 800699e:	68bb      	ldr	r3, [r7, #8]
 80069a0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80069a4:	61fb      	str	r3, [r7, #28]
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	461a      	mov	r2, r3
 80069ac:	69fb      	ldr	r3, [r7, #28]
 80069ae:	61bb      	str	r3, [r7, #24]
 80069b0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069b2:	6979      	ldr	r1, [r7, #20]
 80069b4:	69ba      	ldr	r2, [r7, #24]
 80069b6:	e841 2300 	strex	r3, r2, [r1]
 80069ba:	613b      	str	r3, [r7, #16]
   return(result);
 80069bc:	693b      	ldr	r3, [r7, #16]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d1e6      	bne.n	8006990 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2220      	movs	r2, #32
 80069c6:	67da      	str	r2, [r3, #124]	; 0x7c
}
 80069c8:	bf00      	nop
 80069ca:	3724      	adds	r7, #36	; 0x24
 80069cc:	46bd      	mov	sp, r7
 80069ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d2:	4770      	bx	lr

080069d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80069d4:	b480      	push	{r7}
 80069d6:	b095      	sub	sp, #84	; 0x54
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069e4:	e853 3f00 	ldrex	r3, [r3]
 80069e8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80069ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069ec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80069f0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	461a      	mov	r2, r3
 80069f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80069fa:	643b      	str	r3, [r7, #64]	; 0x40
 80069fc:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069fe:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006a00:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006a02:	e841 2300 	strex	r3, r2, [r1]
 8006a06:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006a08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d1e6      	bne.n	80069dc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	3308      	adds	r3, #8
 8006a14:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a16:	6a3b      	ldr	r3, [r7, #32]
 8006a18:	e853 3f00 	ldrex	r3, [r3]
 8006a1c:	61fb      	str	r3, [r7, #28]
   return(result);
 8006a1e:	69fb      	ldr	r3, [r7, #28]
 8006a20:	f023 0301 	bic.w	r3, r3, #1
 8006a24:	64bb      	str	r3, [r7, #72]	; 0x48
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	3308      	adds	r3, #8
 8006a2c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006a2e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006a30:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a32:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006a34:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006a36:	e841 2300 	strex	r3, r2, [r1]
 8006a3a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d1e5      	bne.n	8006a0e <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a46:	2b01      	cmp	r3, #1
 8006a48:	d118      	bne.n	8006a7c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	e853 3f00 	ldrex	r3, [r3]
 8006a56:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	f023 0310 	bic.w	r3, r3, #16
 8006a5e:	647b      	str	r3, [r7, #68]	; 0x44
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	461a      	mov	r2, r3
 8006a66:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006a68:	61bb      	str	r3, [r7, #24]
 8006a6a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a6c:	6979      	ldr	r1, [r7, #20]
 8006a6e:	69ba      	ldr	r2, [r7, #24]
 8006a70:	e841 2300 	strex	r3, r2, [r1]
 8006a74:	613b      	str	r3, [r7, #16]
   return(result);
 8006a76:	693b      	ldr	r3, [r7, #16]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d1e6      	bne.n	8006a4a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2220      	movs	r2, #32
 8006a80:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2200      	movs	r2, #0
 8006a88:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006a90:	bf00      	nop
 8006a92:	3754      	adds	r7, #84	; 0x54
 8006a94:	46bd      	mov	sp, r7
 8006a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9a:	4770      	bx	lr

08006a9c <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b090      	sub	sp, #64	; 0x40
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006aa8:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f003 0320 	and.w	r3, r3, #32
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d137      	bne.n	8006b28 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8006ab8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006aba:	2200      	movs	r2, #0
 8006abc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006ac0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	3308      	adds	r3, #8
 8006ac6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aca:	e853 3f00 	ldrex	r3, [r3]
 8006ace:	623b      	str	r3, [r7, #32]
   return(result);
 8006ad0:	6a3b      	ldr	r3, [r7, #32]
 8006ad2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006ad6:	63bb      	str	r3, [r7, #56]	; 0x38
 8006ad8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	3308      	adds	r3, #8
 8006ade:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006ae0:	633a      	str	r2, [r7, #48]	; 0x30
 8006ae2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ae4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006ae6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ae8:	e841 2300 	strex	r3, r2, [r1]
 8006aec:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006aee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d1e5      	bne.n	8006ac0 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006af4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006afa:	693b      	ldr	r3, [r7, #16]
 8006afc:	e853 3f00 	ldrex	r3, [r3]
 8006b00:	60fb      	str	r3, [r7, #12]
   return(result);
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b08:	637b      	str	r3, [r7, #52]	; 0x34
 8006b0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	461a      	mov	r2, r3
 8006b10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b12:	61fb      	str	r3, [r7, #28]
 8006b14:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b16:	69b9      	ldr	r1, [r7, #24]
 8006b18:	69fa      	ldr	r2, [r7, #28]
 8006b1a:	e841 2300 	strex	r3, r2, [r1]
 8006b1e:	617b      	str	r3, [r7, #20]
   return(result);
 8006b20:	697b      	ldr	r3, [r7, #20]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d1e6      	bne.n	8006af4 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006b26:	e002      	b.n	8006b2e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8006b28:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8006b2a:	f7ff f9d3 	bl	8005ed4 <HAL_UART_TxCpltCallback>
}
 8006b2e:	bf00      	nop
 8006b30:	3740      	adds	r7, #64	; 0x40
 8006b32:	46bd      	mov	sp, r7
 8006b34:	bd80      	pop	{r7, pc}

08006b36 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006b36:	b580      	push	{r7, lr}
 8006b38:	b084      	sub	sp, #16
 8006b3a:	af00      	add	r7, sp, #0
 8006b3c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b42:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006b44:	68f8      	ldr	r0, [r7, #12]
 8006b46:	f7ff f9cf 	bl	8005ee8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b4a:	bf00      	nop
 8006b4c:	3710      	adds	r7, #16
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	bd80      	pop	{r7, pc}

08006b52 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006b52:	b580      	push	{r7, lr}
 8006b54:	b086      	sub	sp, #24
 8006b56:	af00      	add	r7, sp, #0
 8006b58:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b5e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006b60:	697b      	ldr	r3, [r7, #20]
 8006b62:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006b64:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006b66:	697b      	ldr	r3, [r7, #20]
 8006b68:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006b6c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006b6e:	697b      	ldr	r3, [r7, #20]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	689b      	ldr	r3, [r3, #8]
 8006b74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b78:	2b80      	cmp	r3, #128	; 0x80
 8006b7a:	d109      	bne.n	8006b90 <UART_DMAError+0x3e>
 8006b7c:	693b      	ldr	r3, [r7, #16]
 8006b7e:	2b21      	cmp	r3, #33	; 0x21
 8006b80:	d106      	bne.n	8006b90 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8006b82:	697b      	ldr	r3, [r7, #20]
 8006b84:	2200      	movs	r2, #0
 8006b86:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8006b8a:	6978      	ldr	r0, [r7, #20]
 8006b8c:	f7ff fefc 	bl	8006988 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006b90:	697b      	ldr	r3, [r7, #20]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	689b      	ldr	r3, [r3, #8]
 8006b96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b9a:	2b40      	cmp	r3, #64	; 0x40
 8006b9c:	d109      	bne.n	8006bb2 <UART_DMAError+0x60>
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	2b22      	cmp	r3, #34	; 0x22
 8006ba2:	d106      	bne.n	8006bb2 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8006ba4:	697b      	ldr	r3, [r7, #20]
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8006bac:	6978      	ldr	r0, [r7, #20]
 8006bae:	f7ff ff11 	bl	80069d4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006bb2:	697b      	ldr	r3, [r7, #20]
 8006bb4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006bb8:	f043 0210 	orr.w	r2, r3, #16
 8006bbc:	697b      	ldr	r3, [r7, #20]
 8006bbe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006bc2:	6978      	ldr	r0, [r7, #20]
 8006bc4:	f7ff f99a 	bl	8005efc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006bc8:	bf00      	nop
 8006bca:	3718      	adds	r7, #24
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	bd80      	pop	{r7, pc}

08006bd0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b084      	sub	sp, #16
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bdc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	2200      	movs	r2, #0
 8006be2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	2200      	movs	r2, #0
 8006bea:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006bee:	68f8      	ldr	r0, [r7, #12]
 8006bf0:	f7ff f984 	bl	8005efc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006bf4:	bf00      	nop
 8006bf6:	3710      	adds	r7, #16
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	bd80      	pop	{r7, pc}

08006bfc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b088      	sub	sp, #32
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	e853 3f00 	ldrex	r3, [r3]
 8006c10:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c12:	68bb      	ldr	r3, [r7, #8]
 8006c14:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006c18:	61fb      	str	r3, [r7, #28]
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	461a      	mov	r2, r3
 8006c20:	69fb      	ldr	r3, [r7, #28]
 8006c22:	61bb      	str	r3, [r7, #24]
 8006c24:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c26:	6979      	ldr	r1, [r7, #20]
 8006c28:	69ba      	ldr	r2, [r7, #24]
 8006c2a:	e841 2300 	strex	r3, r2, [r1]
 8006c2e:	613b      	str	r3, [r7, #16]
   return(result);
 8006c30:	693b      	ldr	r3, [r7, #16]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d1e6      	bne.n	8006c04 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	2220      	movs	r2, #32
 8006c3a:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2200      	movs	r2, #0
 8006c40:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f7ff f946 	bl	8005ed4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c48:	bf00      	nop
 8006c4a:	3720      	adds	r7, #32
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	bd80      	pop	{r7, pc}

08006c50 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b09c      	sub	sp, #112	; 0x70
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006c5e:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006c68:	2b22      	cmp	r3, #34	; 0x22
 8006c6a:	f040 80be 	bne.w	8006dea <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006c74:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006c78:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8006c7c:	b2d9      	uxtb	r1, r3
 8006c7e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8006c82:	b2da      	uxtb	r2, r3
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c88:	400a      	ands	r2, r1
 8006c8a:	b2d2      	uxtb	r2, r2
 8006c8c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c92:	1c5a      	adds	r2, r3, #1
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006c9e:	b29b      	uxth	r3, r3
 8006ca0:	3b01      	subs	r3, #1
 8006ca2:	b29a      	uxth	r2, r3
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006cb0:	b29b      	uxth	r3, r3
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	f040 80a3 	bne.w	8006dfe <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cbe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006cc0:	e853 3f00 	ldrex	r3, [r3]
 8006cc4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006cc6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006cc8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006ccc:	66bb      	str	r3, [r7, #104]	; 0x68
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	461a      	mov	r2, r3
 8006cd4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006cd6:	65bb      	str	r3, [r7, #88]	; 0x58
 8006cd8:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cda:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006cdc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006cde:	e841 2300 	strex	r3, r2, [r1]
 8006ce2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006ce4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d1e6      	bne.n	8006cb8 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	3308      	adds	r3, #8
 8006cf0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cf4:	e853 3f00 	ldrex	r3, [r3]
 8006cf8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006cfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cfc:	f023 0301 	bic.w	r3, r3, #1
 8006d00:	667b      	str	r3, [r7, #100]	; 0x64
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	3308      	adds	r3, #8
 8006d08:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006d0a:	647a      	str	r2, [r7, #68]	; 0x44
 8006d0c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d0e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006d10:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006d12:	e841 2300 	strex	r3, r2, [r1]
 8006d16:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006d18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d1e5      	bne.n	8006cea <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2220      	movs	r2, #32
 8006d22:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	2200      	movs	r2, #0
 8006d2a:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2200      	movs	r2, #0
 8006d30:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4a34      	ldr	r2, [pc, #208]	; (8006e08 <UART_RxISR_8BIT+0x1b8>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d01f      	beq.n	8006d7c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	685b      	ldr	r3, [r3, #4]
 8006d42:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d018      	beq.n	8006d7c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d52:	e853 3f00 	ldrex	r3, [r3]
 8006d56:	623b      	str	r3, [r7, #32]
   return(result);
 8006d58:	6a3b      	ldr	r3, [r7, #32]
 8006d5a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006d5e:	663b      	str	r3, [r7, #96]	; 0x60
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	461a      	mov	r2, r3
 8006d66:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006d68:	633b      	str	r3, [r7, #48]	; 0x30
 8006d6a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d6c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006d6e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d70:	e841 2300 	strex	r3, r2, [r1]
 8006d74:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006d76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d1e6      	bne.n	8006d4a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d80:	2b01      	cmp	r3, #1
 8006d82:	d12e      	bne.n	8006de2 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2200      	movs	r2, #0
 8006d88:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d90:	693b      	ldr	r3, [r7, #16]
 8006d92:	e853 3f00 	ldrex	r3, [r3]
 8006d96:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	f023 0310 	bic.w	r3, r3, #16
 8006d9e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	461a      	mov	r2, r3
 8006da6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006da8:	61fb      	str	r3, [r7, #28]
 8006daa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dac:	69b9      	ldr	r1, [r7, #24]
 8006dae:	69fa      	ldr	r2, [r7, #28]
 8006db0:	e841 2300 	strex	r3, r2, [r1]
 8006db4:	617b      	str	r3, [r7, #20]
   return(result);
 8006db6:	697b      	ldr	r3, [r7, #20]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d1e6      	bne.n	8006d8a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	69db      	ldr	r3, [r3, #28]
 8006dc2:	f003 0310 	and.w	r3, r3, #16
 8006dc6:	2b10      	cmp	r3, #16
 8006dc8:	d103      	bne.n	8006dd2 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	2210      	movs	r2, #16
 8006dd0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006dd8:	4619      	mov	r1, r3
 8006dda:	6878      	ldr	r0, [r7, #4]
 8006ddc:	f7ff f898 	bl	8005f10 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006de0:	e00d      	b.n	8006dfe <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8006de2:	6878      	ldr	r0, [r7, #4]
 8006de4:	f7fb fc14 	bl	8002610 <HAL_UART_RxCpltCallback>
}
 8006de8:	e009      	b.n	8006dfe <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	8b1b      	ldrh	r3, [r3, #24]
 8006df0:	b29a      	uxth	r2, r3
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f042 0208 	orr.w	r2, r2, #8
 8006dfa:	b292      	uxth	r2, r2
 8006dfc:	831a      	strh	r2, [r3, #24]
}
 8006dfe:	bf00      	nop
 8006e00:	3770      	adds	r7, #112	; 0x70
 8006e02:	46bd      	mov	sp, r7
 8006e04:	bd80      	pop	{r7, pc}
 8006e06:	bf00      	nop
 8006e08:	40008000 	.word	0x40008000

08006e0c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b09c      	sub	sp, #112	; 0x70
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006e1a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006e24:	2b22      	cmp	r3, #34	; 0x22
 8006e26:	f040 80be 	bne.w	8006fa6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006e30:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e38:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8006e3a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8006e3e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8006e42:	4013      	ands	r3, r2
 8006e44:	b29a      	uxth	r2, r3
 8006e46:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006e48:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e4e:	1c9a      	adds	r2, r3, #2
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006e5a:	b29b      	uxth	r3, r3
 8006e5c:	3b01      	subs	r3, #1
 8006e5e:	b29a      	uxth	r2, r3
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006e6c:	b29b      	uxth	r3, r3
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	f040 80a3 	bne.w	8006fba <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006e7c:	e853 3f00 	ldrex	r3, [r3]
 8006e80:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8006e82:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006e84:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006e88:	667b      	str	r3, [r7, #100]	; 0x64
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	461a      	mov	r2, r3
 8006e90:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006e92:	657b      	str	r3, [r7, #84]	; 0x54
 8006e94:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e96:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006e98:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006e9a:	e841 2300 	strex	r3, r2, [r1]
 8006e9e:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006ea0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d1e6      	bne.n	8006e74 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	3308      	adds	r3, #8
 8006eac:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006eb0:	e853 3f00 	ldrex	r3, [r3]
 8006eb4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006eb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006eb8:	f023 0301 	bic.w	r3, r3, #1
 8006ebc:	663b      	str	r3, [r7, #96]	; 0x60
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	3308      	adds	r3, #8
 8006ec4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006ec6:	643a      	str	r2, [r7, #64]	; 0x40
 8006ec8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eca:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006ecc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006ece:	e841 2300 	strex	r3, r2, [r1]
 8006ed2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006ed4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d1e5      	bne.n	8006ea6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2220      	movs	r2, #32
 8006ede:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2200      	movs	r2, #0
 8006eec:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	4a34      	ldr	r2, [pc, #208]	; (8006fc4 <UART_RxISR_16BIT+0x1b8>)
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	d01f      	beq.n	8006f38 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	685b      	ldr	r3, [r3, #4]
 8006efe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d018      	beq.n	8006f38 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f0c:	6a3b      	ldr	r3, [r7, #32]
 8006f0e:	e853 3f00 	ldrex	r3, [r3]
 8006f12:	61fb      	str	r3, [r7, #28]
   return(result);
 8006f14:	69fb      	ldr	r3, [r7, #28]
 8006f16:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006f1a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	461a      	mov	r2, r3
 8006f22:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006f24:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006f26:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f28:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006f2a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006f2c:	e841 2300 	strex	r3, r2, [r1]
 8006f30:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d1e6      	bne.n	8006f06 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d12e      	bne.n	8006f9e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2200      	movs	r2, #0
 8006f44:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	e853 3f00 	ldrex	r3, [r3]
 8006f52:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f54:	68bb      	ldr	r3, [r7, #8]
 8006f56:	f023 0310 	bic.w	r3, r3, #16
 8006f5a:	65bb      	str	r3, [r7, #88]	; 0x58
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	461a      	mov	r2, r3
 8006f62:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006f64:	61bb      	str	r3, [r7, #24]
 8006f66:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f68:	6979      	ldr	r1, [r7, #20]
 8006f6a:	69ba      	ldr	r2, [r7, #24]
 8006f6c:	e841 2300 	strex	r3, r2, [r1]
 8006f70:	613b      	str	r3, [r7, #16]
   return(result);
 8006f72:	693b      	ldr	r3, [r7, #16]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d1e6      	bne.n	8006f46 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	69db      	ldr	r3, [r3, #28]
 8006f7e:	f003 0310 	and.w	r3, r3, #16
 8006f82:	2b10      	cmp	r3, #16
 8006f84:	d103      	bne.n	8006f8e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	2210      	movs	r2, #16
 8006f8c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006f94:	4619      	mov	r1, r3
 8006f96:	6878      	ldr	r0, [r7, #4]
 8006f98:	f7fe ffba 	bl	8005f10 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006f9c:	e00d      	b.n	8006fba <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8006f9e:	6878      	ldr	r0, [r7, #4]
 8006fa0:	f7fb fb36 	bl	8002610 <HAL_UART_RxCpltCallback>
}
 8006fa4:	e009      	b.n	8006fba <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	8b1b      	ldrh	r3, [r3, #24]
 8006fac:	b29a      	uxth	r2, r3
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f042 0208 	orr.w	r2, r2, #8
 8006fb6:	b292      	uxth	r2, r2
 8006fb8:	831a      	strh	r2, [r3, #24]
}
 8006fba:	bf00      	nop
 8006fbc:	3770      	adds	r7, #112	; 0x70
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bd80      	pop	{r7, pc}
 8006fc2:	bf00      	nop
 8006fc4:	40008000 	.word	0x40008000

08006fc8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006fc8:	b480      	push	{r7}
 8006fca:	b083      	sub	sp, #12
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006fd0:	bf00      	nop
 8006fd2:	370c      	adds	r7, #12
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fda:	4770      	bx	lr

08006fdc <arm_fill_f32>:
 8006fdc:	b410      	push	{r4}
 8006fde:	088c      	lsrs	r4, r1, #2
 8006fe0:	d010      	beq.n	8007004 <arm_fill_f32+0x28>
 8006fe2:	f100 0310 	add.w	r3, r0, #16
 8006fe6:	4622      	mov	r2, r4
 8006fe8:	3a01      	subs	r2, #1
 8006fea:	ed03 0a04 	vstr	s0, [r3, #-16]
 8006fee:	ed03 0a03 	vstr	s0, [r3, #-12]
 8006ff2:	ed03 0a02 	vstr	s0, [r3, #-8]
 8006ff6:	ed03 0a01 	vstr	s0, [r3, #-4]
 8006ffa:	f103 0310 	add.w	r3, r3, #16
 8006ffe:	d1f3      	bne.n	8006fe8 <arm_fill_f32+0xc>
 8007000:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 8007004:	f011 0103 	ands.w	r1, r1, #3
 8007008:	d009      	beq.n	800701e <arm_fill_f32+0x42>
 800700a:	3901      	subs	r1, #1
 800700c:	ed80 0a00 	vstr	s0, [r0]
 8007010:	d005      	beq.n	800701e <arm_fill_f32+0x42>
 8007012:	2901      	cmp	r1, #1
 8007014:	ed80 0a01 	vstr	s0, [r0, #4]
 8007018:	bf18      	it	ne
 800701a:	ed80 0a02 	vstrne	s0, [r0, #8]
 800701e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007022:	4770      	bx	lr

08007024 <arm_copy_f32>:
 8007024:	b4f0      	push	{r4, r5, r6, r7}
 8007026:	0897      	lsrs	r7, r2, #2
 8007028:	d01d      	beq.n	8007066 <arm_copy_f32+0x42>
 800702a:	f100 0410 	add.w	r4, r0, #16
 800702e:	f101 0310 	add.w	r3, r1, #16
 8007032:	463d      	mov	r5, r7
 8007034:	f854 6c10 	ldr.w	r6, [r4, #-16]
 8007038:	f843 6c10 	str.w	r6, [r3, #-16]
 800703c:	f854 6c0c 	ldr.w	r6, [r4, #-12]
 8007040:	f843 6c0c 	str.w	r6, [r3, #-12]
 8007044:	f854 6c08 	ldr.w	r6, [r4, #-8]
 8007048:	f843 6c08 	str.w	r6, [r3, #-8]
 800704c:	f854 6c04 	ldr.w	r6, [r4, #-4]
 8007050:	f843 6c04 	str.w	r6, [r3, #-4]
 8007054:	3d01      	subs	r5, #1
 8007056:	f104 0410 	add.w	r4, r4, #16
 800705a:	f103 0310 	add.w	r3, r3, #16
 800705e:	d1e9      	bne.n	8007034 <arm_copy_f32+0x10>
 8007060:	013f      	lsls	r7, r7, #4
 8007062:	4438      	add	r0, r7
 8007064:	4439      	add	r1, r7
 8007066:	f012 0203 	ands.w	r2, r2, #3
 800706a:	d009      	beq.n	8007080 <arm_copy_f32+0x5c>
 800706c:	6803      	ldr	r3, [r0, #0]
 800706e:	600b      	str	r3, [r1, #0]
 8007070:	3a01      	subs	r2, #1
 8007072:	d005      	beq.n	8007080 <arm_copy_f32+0x5c>
 8007074:	6843      	ldr	r3, [r0, #4]
 8007076:	604b      	str	r3, [r1, #4]
 8007078:	2a01      	cmp	r2, #1
 800707a:	bf1c      	itt	ne
 800707c:	6883      	ldrne	r3, [r0, #8]
 800707e:	608b      	strne	r3, [r1, #8]
 8007080:	bcf0      	pop	{r4, r5, r6, r7}
 8007082:	4770      	bx	lr

08007084 <arm_mean_f32>:
 8007084:	b430      	push	{r4, r5}
 8007086:	088d      	lsrs	r5, r1, #2
 8007088:	eddf 7a1c 	vldr	s15, [pc, #112]	; 80070fc <arm_mean_f32+0x78>
 800708c:	d018      	beq.n	80070c0 <arm_mean_f32+0x3c>
 800708e:	f100 0310 	add.w	r3, r0, #16
 8007092:	462c      	mov	r4, r5
 8007094:	ed53 5a04 	vldr	s11, [r3, #-16]
 8007098:	ed13 6a03 	vldr	s12, [r3, #-12]
 800709c:	ed53 6a02 	vldr	s13, [r3, #-8]
 80070a0:	ed13 7a01 	vldr	s14, [r3, #-4]
 80070a4:	ee77 7aa5 	vadd.f32	s15, s15, s11
 80070a8:	3c01      	subs	r4, #1
 80070aa:	ee77 7a86 	vadd.f32	s15, s15, s12
 80070ae:	f103 0310 	add.w	r3, r3, #16
 80070b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80070b6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80070ba:	d1eb      	bne.n	8007094 <arm_mean_f32+0x10>
 80070bc:	eb00 1005 	add.w	r0, r0, r5, lsl #4
 80070c0:	f011 0303 	ands.w	r3, r1, #3
 80070c4:	d00f      	beq.n	80070e6 <arm_mean_f32+0x62>
 80070c6:	ed90 7a00 	vldr	s14, [r0]
 80070ca:	3b01      	subs	r3, #1
 80070cc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80070d0:	d009      	beq.n	80070e6 <arm_mean_f32+0x62>
 80070d2:	ed90 7a01 	vldr	s14, [r0, #4]
 80070d6:	2b01      	cmp	r3, #1
 80070d8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80070dc:	bf1c      	itt	ne
 80070de:	ed90 7a02 	vldrne	s14, [r0, #8]
 80070e2:	ee77 7a87 	vaddne.f32	s15, s15, s14
 80070e6:	ee07 1a10 	vmov	s14, r1
 80070ea:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80070ee:	bc30      	pop	{r4, r5}
 80070f0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80070f4:	edc2 6a00 	vstr	s13, [r2]
 80070f8:	4770      	bx	lr
 80070fa:	bf00      	nop
 80070fc:	00000000 	.word	0x00000000

08007100 <arm_rfft_32_fast_init_f32>:
 8007100:	b178      	cbz	r0, 8007122 <arm_rfft_32_fast_init_f32+0x22>
 8007102:	b430      	push	{r4, r5}
 8007104:	4908      	ldr	r1, [pc, #32]	; (8007128 <arm_rfft_32_fast_init_f32+0x28>)
 8007106:	4a09      	ldr	r2, [pc, #36]	; (800712c <arm_rfft_32_fast_init_f32+0x2c>)
 8007108:	2310      	movs	r3, #16
 800710a:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800710e:	8003      	strh	r3, [r0, #0]
 8007110:	2520      	movs	r5, #32
 8007112:	2414      	movs	r4, #20
 8007114:	4b06      	ldr	r3, [pc, #24]	; (8007130 <arm_rfft_32_fast_init_f32+0x30>)
 8007116:	8205      	strh	r5, [r0, #16]
 8007118:	8184      	strh	r4, [r0, #12]
 800711a:	6143      	str	r3, [r0, #20]
 800711c:	bc30      	pop	{r4, r5}
 800711e:	2000      	movs	r0, #0
 8007120:	4770      	bx	lr
 8007122:	f04f 30ff 	mov.w	r0, #4294967295
 8007126:	4770      	bx	lr
 8007128:	0800ddc8 	.word	0x0800ddc8
 800712c:	08012f04 	.word	0x08012f04
 8007130:	0801bc84 	.word	0x0801bc84

08007134 <arm_rfft_64_fast_init_f32>:
 8007134:	b178      	cbz	r0, 8007156 <arm_rfft_64_fast_init_f32+0x22>
 8007136:	b430      	push	{r4, r5}
 8007138:	4908      	ldr	r1, [pc, #32]	; (800715c <arm_rfft_64_fast_init_f32+0x28>)
 800713a:	4a09      	ldr	r2, [pc, #36]	; (8007160 <arm_rfft_64_fast_init_f32+0x2c>)
 800713c:	2320      	movs	r3, #32
 800713e:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8007142:	8003      	strh	r3, [r0, #0]
 8007144:	2540      	movs	r5, #64	; 0x40
 8007146:	2430      	movs	r4, #48	; 0x30
 8007148:	4b06      	ldr	r3, [pc, #24]	; (8007164 <arm_rfft_64_fast_init_f32+0x30>)
 800714a:	8205      	strh	r5, [r0, #16]
 800714c:	8184      	strh	r4, [r0, #12]
 800714e:	6143      	str	r3, [r0, #20]
 8007150:	bc30      	pop	{r4, r5}
 8007152:	2000      	movs	r0, #0
 8007154:	4770      	bx	lr
 8007156:	f04f 30ff 	mov.w	r0, #4294967295
 800715a:	4770      	bx	lr
 800715c:	0800ff20 	.word	0x0800ff20
 8007160:	08017784 	.word	0x08017784
 8007164:	08020504 	.word	0x08020504

08007168 <arm_rfft_256_fast_init_f32>:
 8007168:	b180      	cbz	r0, 800718c <arm_rfft_256_fast_init_f32+0x24>
 800716a:	b430      	push	{r4, r5}
 800716c:	4909      	ldr	r1, [pc, #36]	; (8007194 <arm_rfft_256_fast_init_f32+0x2c>)
 800716e:	4a0a      	ldr	r2, [pc, #40]	; (8007198 <arm_rfft_256_fast_init_f32+0x30>)
 8007170:	2380      	movs	r3, #128	; 0x80
 8007172:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8007176:	8003      	strh	r3, [r0, #0]
 8007178:	f44f 7580 	mov.w	r5, #256	; 0x100
 800717c:	24d0      	movs	r4, #208	; 0xd0
 800717e:	4b07      	ldr	r3, [pc, #28]	; (800719c <arm_rfft_256_fast_init_f32+0x34>)
 8007180:	8205      	strh	r5, [r0, #16]
 8007182:	8184      	strh	r4, [r0, #12]
 8007184:	6143      	str	r3, [r0, #20]
 8007186:	bc30      	pop	{r4, r5}
 8007188:	2000      	movs	r0, #0
 800718a:	4770      	bx	lr
 800718c:	f04f 30ff 	mov.w	r0, #4294967295
 8007190:	4770      	bx	lr
 8007192:	bf00      	nop
 8007194:	0800dc28 	.word	0x0800dc28
 8007198:	08012b04 	.word	0x08012b04
 800719c:	0801b884 	.word	0x0801b884

080071a0 <arm_rfft_512_fast_init_f32>:
 80071a0:	b190      	cbz	r0, 80071c8 <arm_rfft_512_fast_init_f32+0x28>
 80071a2:	b430      	push	{r4, r5}
 80071a4:	490a      	ldr	r1, [pc, #40]	; (80071d0 <arm_rfft_512_fast_init_f32+0x30>)
 80071a6:	4a0b      	ldr	r2, [pc, #44]	; (80071d4 <arm_rfft_512_fast_init_f32+0x34>)
 80071a8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80071ac:	e9c0 2101 	strd	r2, r1, [r0, #4]
 80071b0:	8003      	strh	r3, [r0, #0]
 80071b2:	f44f 7500 	mov.w	r5, #512	; 0x200
 80071b6:	f44f 74dc 	mov.w	r4, #440	; 0x1b8
 80071ba:	4b07      	ldr	r3, [pc, #28]	; (80071d8 <arm_rfft_512_fast_init_f32+0x38>)
 80071bc:	8205      	strh	r5, [r0, #16]
 80071be:	8184      	strh	r4, [r0, #12]
 80071c0:	6143      	str	r3, [r0, #20]
 80071c2:	bc30      	pop	{r4, r5}
 80071c4:	2000      	movs	r0, #0
 80071c6:	4770      	bx	lr
 80071c8:	f04f 30ff 	mov.w	r0, #4294967295
 80071cc:	4770      	bx	lr
 80071ce:	bf00      	nop
 80071d0:	0800fbb0 	.word	0x0800fbb0
 80071d4:	08016f84 	.word	0x08016f84
 80071d8:	0801fd04 	.word	0x0801fd04

080071dc <arm_rfft_1024_fast_init_f32>:
 80071dc:	b190      	cbz	r0, 8007204 <arm_rfft_1024_fast_init_f32+0x28>
 80071de:	b430      	push	{r4, r5}
 80071e0:	490a      	ldr	r1, [pc, #40]	; (800720c <arm_rfft_1024_fast_init_f32+0x30>)
 80071e2:	4a0b      	ldr	r2, [pc, #44]	; (8007210 <arm_rfft_1024_fast_init_f32+0x34>)
 80071e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80071e8:	e9c0 2101 	strd	r2, r1, [r0, #4]
 80071ec:	8003      	strh	r3, [r0, #0]
 80071ee:	f44f 6580 	mov.w	r5, #1024	; 0x400
 80071f2:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 80071f6:	4b07      	ldr	r3, [pc, #28]	; (8007214 <arm_rfft_1024_fast_init_f32+0x38>)
 80071f8:	8205      	strh	r5, [r0, #16]
 80071fa:	8184      	strh	r4, [r0, #12]
 80071fc:	6143      	str	r3, [r0, #20]
 80071fe:	bc30      	pop	{r4, r5}
 8007200:	2000      	movs	r0, #0
 8007202:	4770      	bx	lr
 8007204:	f04f 30ff 	mov.w	r0, #4294967295
 8007208:	4770      	bx	lr
 800720a:	bf00      	nop
 800720c:	0800ff80 	.word	0x0800ff80
 8007210:	08017884 	.word	0x08017884
 8007214:	08018884 	.word	0x08018884

08007218 <arm_rfft_2048_fast_init_f32>:
 8007218:	b190      	cbz	r0, 8007240 <arm_rfft_2048_fast_init_f32+0x28>
 800721a:	b430      	push	{r4, r5}
 800721c:	490a      	ldr	r1, [pc, #40]	; (8007248 <arm_rfft_2048_fast_init_f32+0x30>)
 800721e:	4a0b      	ldr	r2, [pc, #44]	; (800724c <arm_rfft_2048_fast_init_f32+0x34>)
 8007220:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007224:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8007228:	8003      	strh	r3, [r0, #0]
 800722a:	f44f 6500 	mov.w	r5, #2048	; 0x800
 800722e:	f44f 64e1 	mov.w	r4, #1800	; 0x708
 8007232:	4b07      	ldr	r3, [pc, #28]	; (8007250 <arm_rfft_2048_fast_init_f32+0x38>)
 8007234:	8205      	strh	r5, [r0, #16]
 8007236:	8184      	strh	r4, [r0, #12]
 8007238:	6143      	str	r3, [r0, #20]
 800723a:	bc30      	pop	{r4, r5}
 800723c:	2000      	movs	r0, #0
 800723e:	4770      	bx	lr
 8007240:	f04f 30ff 	mov.w	r0, #4294967295
 8007244:	4770      	bx	lr
 8007246:	bf00      	nop
 8007248:	0800ce18 	.word	0x0800ce18
 800724c:	08010b04 	.word	0x08010b04
 8007250:	08019884 	.word	0x08019884

08007254 <arm_rfft_4096_fast_init_f32>:
 8007254:	b190      	cbz	r0, 800727c <arm_rfft_4096_fast_init_f32+0x28>
 8007256:	b430      	push	{r4, r5}
 8007258:	490a      	ldr	r1, [pc, #40]	; (8007284 <arm_rfft_4096_fast_init_f32+0x30>)
 800725a:	4a0b      	ldr	r2, [pc, #44]	; (8007288 <arm_rfft_4096_fast_init_f32+0x34>)
 800725c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007260:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8007264:	8003      	strh	r3, [r0, #0]
 8007266:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 800726a:	f44f 646e 	mov.w	r4, #3808	; 0xee0
 800726e:	4b07      	ldr	r3, [pc, #28]	; (800728c <arm_rfft_4096_fast_init_f32+0x38>)
 8007270:	8205      	strh	r5, [r0, #16]
 8007272:	8184      	strh	r4, [r0, #12]
 8007274:	6143      	str	r3, [r0, #20]
 8007276:	bc30      	pop	{r4, r5}
 8007278:	2000      	movs	r0, #0
 800727a:	4770      	bx	lr
 800727c:	f04f 30ff 	mov.w	r0, #4294967295
 8007280:	4770      	bx	lr
 8007282:	bf00      	nop
 8007284:	0800ddf0 	.word	0x0800ddf0
 8007288:	08012f84 	.word	0x08012f84
 800728c:	0801bd04 	.word	0x0801bd04

08007290 <arm_rfft_fast_init_f32>:
 8007290:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8007294:	d01f      	beq.n	80072d6 <arm_rfft_fast_init_f32+0x46>
 8007296:	d90b      	bls.n	80072b0 <arm_rfft_fast_init_f32+0x20>
 8007298:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 800729c:	d019      	beq.n	80072d2 <arm_rfft_fast_init_f32+0x42>
 800729e:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80072a2:	d012      	beq.n	80072ca <arm_rfft_fast_init_f32+0x3a>
 80072a4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80072a8:	d00d      	beq.n	80072c6 <arm_rfft_fast_init_f32+0x36>
 80072aa:	f04f 30ff 	mov.w	r0, #4294967295
 80072ae:	4770      	bx	lr
 80072b0:	2940      	cmp	r1, #64	; 0x40
 80072b2:	d00c      	beq.n	80072ce <arm_rfft_fast_init_f32+0x3e>
 80072b4:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 80072b8:	d003      	beq.n	80072c2 <arm_rfft_fast_init_f32+0x32>
 80072ba:	2920      	cmp	r1, #32
 80072bc:	d1f5      	bne.n	80072aa <arm_rfft_fast_init_f32+0x1a>
 80072be:	4b07      	ldr	r3, [pc, #28]	; (80072dc <arm_rfft_fast_init_f32+0x4c>)
 80072c0:	4718      	bx	r3
 80072c2:	4b07      	ldr	r3, [pc, #28]	; (80072e0 <arm_rfft_fast_init_f32+0x50>)
 80072c4:	4718      	bx	r3
 80072c6:	4b07      	ldr	r3, [pc, #28]	; (80072e4 <arm_rfft_fast_init_f32+0x54>)
 80072c8:	4718      	bx	r3
 80072ca:	4b07      	ldr	r3, [pc, #28]	; (80072e8 <arm_rfft_fast_init_f32+0x58>)
 80072cc:	4718      	bx	r3
 80072ce:	4b07      	ldr	r3, [pc, #28]	; (80072ec <arm_rfft_fast_init_f32+0x5c>)
 80072d0:	e7f6      	b.n	80072c0 <arm_rfft_fast_init_f32+0x30>
 80072d2:	4b07      	ldr	r3, [pc, #28]	; (80072f0 <arm_rfft_fast_init_f32+0x60>)
 80072d4:	e7f4      	b.n	80072c0 <arm_rfft_fast_init_f32+0x30>
 80072d6:	4b07      	ldr	r3, [pc, #28]	; (80072f4 <arm_rfft_fast_init_f32+0x64>)
 80072d8:	e7f2      	b.n	80072c0 <arm_rfft_fast_init_f32+0x30>
 80072da:	bf00      	nop
 80072dc:	08007101 	.word	0x08007101
 80072e0:	08007169 	.word	0x08007169
 80072e4:	080071dd 	.word	0x080071dd
 80072e8:	08007255 	.word	0x08007255
 80072ec:	08007135 	.word	0x08007135
 80072f0:	08007219 	.word	0x08007219
 80072f4:	080071a1 	.word	0x080071a1

080072f8 <stage_rfft_f32>:
 80072f8:	b410      	push	{r4}
 80072fa:	edd1 7a00 	vldr	s15, [r1]
 80072fe:	ed91 7a01 	vldr	s14, [r1, #4]
 8007302:	8804      	ldrh	r4, [r0, #0]
 8007304:	6940      	ldr	r0, [r0, #20]
 8007306:	ee37 7a07 	vadd.f32	s14, s14, s14
 800730a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800730e:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 8007312:	ee77 6a87 	vadd.f32	s13, s15, s14
 8007316:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800731a:	3c01      	subs	r4, #1
 800731c:	ee26 7a84 	vmul.f32	s14, s13, s8
 8007320:	ee67 7a84 	vmul.f32	s15, s15, s8
 8007324:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 8007328:	ed82 7a00 	vstr	s14, [r2]
 800732c:	edc2 7a01 	vstr	s15, [r2, #4]
 8007330:	3010      	adds	r0, #16
 8007332:	3210      	adds	r2, #16
 8007334:	3b08      	subs	r3, #8
 8007336:	3110      	adds	r1, #16
 8007338:	ed11 5a02 	vldr	s10, [r1, #-8]
 800733c:	ed93 7a02 	vldr	s14, [r3, #8]
 8007340:	ed50 6a02 	vldr	s13, [r0, #-8]
 8007344:	edd3 4a03 	vldr	s9, [r3, #12]
 8007348:	ed51 7a01 	vldr	s15, [r1, #-4]
 800734c:	ed10 6a01 	vldr	s12, [r0, #-4]
 8007350:	ee77 5a45 	vsub.f32	s11, s14, s10
 8007354:	ee37 7a05 	vadd.f32	s14, s14, s10
 8007358:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800735c:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8007360:	ee66 5a25 	vmul.f32	s11, s12, s11
 8007364:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8007368:	ee37 7a23 	vadd.f32	s14, s14, s7
 800736c:	ee66 6a85 	vmul.f32	s13, s13, s10
 8007370:	ee26 6a05 	vmul.f32	s12, s12, s10
 8007374:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8007378:	ee37 7a06 	vadd.f32	s14, s14, s12
 800737c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007380:	ee27 7a04 	vmul.f32	s14, s14, s8
 8007384:	ee67 7a84 	vmul.f32	s15, s15, s8
 8007388:	3c01      	subs	r4, #1
 800738a:	ed02 7a02 	vstr	s14, [r2, #-8]
 800738e:	ed42 7a01 	vstr	s15, [r2, #-4]
 8007392:	f1a3 0308 	sub.w	r3, r3, #8
 8007396:	f101 0108 	add.w	r1, r1, #8
 800739a:	f100 0008 	add.w	r0, r0, #8
 800739e:	f102 0208 	add.w	r2, r2, #8
 80073a2:	d1c9      	bne.n	8007338 <stage_rfft_f32+0x40>
 80073a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80073a8:	4770      	bx	lr
 80073aa:	bf00      	nop

080073ac <merge_rfft_f32>:
 80073ac:	b410      	push	{r4}
 80073ae:	edd1 7a00 	vldr	s15, [r1]
 80073b2:	edd1 6a01 	vldr	s13, [r1, #4]
 80073b6:	8804      	ldrh	r4, [r0, #0]
 80073b8:	6940      	ldr	r0, [r0, #20]
 80073ba:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80073be:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80073c2:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 80073c6:	ee27 7a04 	vmul.f32	s14, s14, s8
 80073ca:	ee67 7a84 	vmul.f32	s15, s15, s8
 80073ce:	3c01      	subs	r4, #1
 80073d0:	ed82 7a00 	vstr	s14, [r2]
 80073d4:	edc2 7a01 	vstr	s15, [r2, #4]
 80073d8:	b3dc      	cbz	r4, 8007452 <merge_rfft_f32+0xa6>
 80073da:	00e3      	lsls	r3, r4, #3
 80073dc:	3b08      	subs	r3, #8
 80073de:	440b      	add	r3, r1
 80073e0:	3010      	adds	r0, #16
 80073e2:	3210      	adds	r2, #16
 80073e4:	3110      	adds	r1, #16
 80073e6:	ed11 5a02 	vldr	s10, [r1, #-8]
 80073ea:	ed93 7a02 	vldr	s14, [r3, #8]
 80073ee:	ed50 6a02 	vldr	s13, [r0, #-8]
 80073f2:	edd3 4a03 	vldr	s9, [r3, #12]
 80073f6:	ed51 7a01 	vldr	s15, [r1, #-4]
 80073fa:	ed10 6a01 	vldr	s12, [r0, #-4]
 80073fe:	ee75 5a47 	vsub.f32	s11, s10, s14
 8007402:	ee37 7a05 	vadd.f32	s14, s14, s10
 8007406:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800740a:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800740e:	ee66 5a25 	vmul.f32	s11, s12, s11
 8007412:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8007416:	ee37 7a63 	vsub.f32	s14, s14, s7
 800741a:	ee66 6a85 	vmul.f32	s13, s13, s10
 800741e:	ee26 6a05 	vmul.f32	s12, s12, s10
 8007422:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8007426:	ee37 7a46 	vsub.f32	s14, s14, s12
 800742a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800742e:	ee27 7a04 	vmul.f32	s14, s14, s8
 8007432:	ee67 7a84 	vmul.f32	s15, s15, s8
 8007436:	3c01      	subs	r4, #1
 8007438:	ed02 7a02 	vstr	s14, [r2, #-8]
 800743c:	ed42 7a01 	vstr	s15, [r2, #-4]
 8007440:	f1a3 0308 	sub.w	r3, r3, #8
 8007444:	f101 0108 	add.w	r1, r1, #8
 8007448:	f100 0008 	add.w	r0, r0, #8
 800744c:	f102 0208 	add.w	r2, r2, #8
 8007450:	d1c9      	bne.n	80073e6 <merge_rfft_f32+0x3a>
 8007452:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007456:	4770      	bx	lr

08007458 <arm_rfft_fast_f32>:
 8007458:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800745c:	8a05      	ldrh	r5, [r0, #16]
 800745e:	086d      	lsrs	r5, r5, #1
 8007460:	8005      	strh	r5, [r0, #0]
 8007462:	4604      	mov	r4, r0
 8007464:	4616      	mov	r6, r2
 8007466:	461d      	mov	r5, r3
 8007468:	b14b      	cbz	r3, 800747e <arm_rfft_fast_f32+0x26>
 800746a:	f7ff ff9f 	bl	80073ac <merge_rfft_f32>
 800746e:	462a      	mov	r2, r5
 8007470:	4631      	mov	r1, r6
 8007472:	4620      	mov	r0, r4
 8007474:	2301      	movs	r3, #1
 8007476:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800747a:	f000 bb33 	b.w	8007ae4 <arm_cfft_f32>
 800747e:	460f      	mov	r7, r1
 8007480:	461a      	mov	r2, r3
 8007482:	2301      	movs	r3, #1
 8007484:	f000 fb2e 	bl	8007ae4 <arm_cfft_f32>
 8007488:	4632      	mov	r2, r6
 800748a:	4639      	mov	r1, r7
 800748c:	4620      	mov	r0, r4
 800748e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007492:	f7ff bf31 	b.w	80072f8 <stage_rfft_f32>
 8007496:	bf00      	nop

08007498 <arm_cfft_radix8by2_f32>:
 8007498:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800749c:	ed2d 8b08 	vpush	{d8-d11}
 80074a0:	4607      	mov	r7, r0
 80074a2:	4608      	mov	r0, r1
 80074a4:	f8b7 c000 	ldrh.w	ip, [r7]
 80074a8:	687a      	ldr	r2, [r7, #4]
 80074aa:	ea4f 015c 	mov.w	r1, ip, lsr #1
 80074ae:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 80074b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80074b6:	f000 80b0 	beq.w	800761a <arm_cfft_radix8by2_f32+0x182>
 80074ba:	008c      	lsls	r4, r1, #2
 80074bc:	3410      	adds	r4, #16
 80074be:	f100 0310 	add.w	r3, r0, #16
 80074c2:	1906      	adds	r6, r0, r4
 80074c4:	3210      	adds	r2, #16
 80074c6:	4444      	add	r4, r8
 80074c8:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 80074cc:	f108 0510 	add.w	r5, r8, #16
 80074d0:	ed15 2a04 	vldr	s4, [r5, #-16]
 80074d4:	ed55 2a03 	vldr	s5, [r5, #-12]
 80074d8:	ed54 4a04 	vldr	s9, [r4, #-16]
 80074dc:	ed14 4a03 	vldr	s8, [r4, #-12]
 80074e0:	ed14 6a02 	vldr	s12, [r4, #-8]
 80074e4:	ed54 5a01 	vldr	s11, [r4, #-4]
 80074e8:	ed53 3a04 	vldr	s7, [r3, #-16]
 80074ec:	ed15 0a02 	vldr	s0, [r5, #-8]
 80074f0:	ed55 0a01 	vldr	s1, [r5, #-4]
 80074f4:	ed56 6a04 	vldr	s13, [r6, #-16]
 80074f8:	ed16 3a03 	vldr	s6, [r6, #-12]
 80074fc:	ed13 7a03 	vldr	s14, [r3, #-12]
 8007500:	ed13 5a02 	vldr	s10, [r3, #-8]
 8007504:	ed53 7a01 	vldr	s15, [r3, #-4]
 8007508:	ed16 1a02 	vldr	s2, [r6, #-8]
 800750c:	ed56 1a01 	vldr	s3, [r6, #-4]
 8007510:	ee73 ba82 	vadd.f32	s23, s7, s4
 8007514:	ee37 ba22 	vadd.f32	s22, s14, s5
 8007518:	ee76 9aa4 	vadd.f32	s19, s13, s9
 800751c:	ee33 9a04 	vadd.f32	s18, s6, s8
 8007520:	ee31 8aa5 	vadd.f32	s16, s3, s11
 8007524:	ee75 aa00 	vadd.f32	s21, s10, s0
 8007528:	ee37 aaa0 	vadd.f32	s20, s15, s1
 800752c:	ee71 8a06 	vadd.f32	s17, s2, s12
 8007530:	ed43 ba04 	vstr	s23, [r3, #-16]
 8007534:	ed03 ba03 	vstr	s22, [r3, #-12]
 8007538:	ed43 aa02 	vstr	s21, [r3, #-8]
 800753c:	ed03 aa01 	vstr	s20, [r3, #-4]
 8007540:	ed06 8a01 	vstr	s16, [r6, #-4]
 8007544:	ed46 9a04 	vstr	s19, [r6, #-16]
 8007548:	ed06 9a03 	vstr	s18, [r6, #-12]
 800754c:	ed46 8a02 	vstr	s17, [r6, #-8]
 8007550:	ee37 7a62 	vsub.f32	s14, s14, s5
 8007554:	ee74 4ae6 	vsub.f32	s9, s9, s13
 8007558:	ee34 4a43 	vsub.f32	s8, s8, s6
 800755c:	ed52 6a03 	vldr	s13, [r2, #-12]
 8007560:	ed12 3a04 	vldr	s6, [r2, #-16]
 8007564:	ee73 3ac2 	vsub.f32	s7, s7, s4
 8007568:	ee27 8a26 	vmul.f32	s16, s14, s13
 800756c:	ee64 2aa6 	vmul.f32	s5, s9, s13
 8007570:	ee23 2a83 	vmul.f32	s4, s7, s6
 8007574:	ee64 4a83 	vmul.f32	s9, s9, s6
 8007578:	ee63 3aa6 	vmul.f32	s7, s7, s13
 800757c:	ee27 7a03 	vmul.f32	s14, s14, s6
 8007580:	ee64 6a26 	vmul.f32	s13, s8, s13
 8007584:	ee24 4a03 	vmul.f32	s8, s8, s6
 8007588:	ee37 7a63 	vsub.f32	s14, s14, s7
 800758c:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8007590:	ee32 4ac4 	vsub.f32	s8, s5, s8
 8007594:	ee32 3a08 	vadd.f32	s6, s4, s16
 8007598:	ed05 7a03 	vstr	s14, [r5, #-12]
 800759c:	ed05 3a04 	vstr	s6, [r5, #-16]
 80075a0:	ed04 4a04 	vstr	s8, [r4, #-16]
 80075a4:	ed44 6a03 	vstr	s13, [r4, #-12]
 80075a8:	ed12 7a01 	vldr	s14, [r2, #-4]
 80075ac:	ee76 6a41 	vsub.f32	s13, s12, s2
 80075b0:	ee35 5a40 	vsub.f32	s10, s10, s0
 80075b4:	ee35 6ae1 	vsub.f32	s12, s11, s3
 80075b8:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80075bc:	ed52 5a02 	vldr	s11, [r2, #-8]
 80075c0:	ee67 3a87 	vmul.f32	s7, s15, s14
 80075c4:	ee66 4a87 	vmul.f32	s9, s13, s14
 80075c8:	ee25 4a25 	vmul.f32	s8, s10, s11
 80075cc:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80075d0:	ee25 5a07 	vmul.f32	s10, s10, s14
 80075d4:	ee66 6aa5 	vmul.f32	s13, s13, s11
 80075d8:	ee26 7a07 	vmul.f32	s14, s12, s14
 80075dc:	ee26 6a25 	vmul.f32	s12, s12, s11
 80075e0:	ee77 7ac5 	vsub.f32	s15, s15, s10
 80075e4:	ee74 5a23 	vadd.f32	s11, s8, s7
 80075e8:	ee34 6ac6 	vsub.f32	s12, s9, s12
 80075ec:	ee37 7a26 	vadd.f32	s14, s14, s13
 80075f0:	3310      	adds	r3, #16
 80075f2:	4563      	cmp	r3, ip
 80075f4:	ed45 5a02 	vstr	s11, [r5, #-8]
 80075f8:	f106 0610 	add.w	r6, r6, #16
 80075fc:	ed45 7a01 	vstr	s15, [r5, #-4]
 8007600:	f102 0210 	add.w	r2, r2, #16
 8007604:	ed04 6a02 	vstr	s12, [r4, #-8]
 8007608:	ed04 7a01 	vstr	s14, [r4, #-4]
 800760c:	f105 0510 	add.w	r5, r5, #16
 8007610:	f104 0410 	add.w	r4, r4, #16
 8007614:	f47f af5c 	bne.w	80074d0 <arm_cfft_radix8by2_f32+0x38>
 8007618:	687a      	ldr	r2, [r7, #4]
 800761a:	b28c      	uxth	r4, r1
 800761c:	4621      	mov	r1, r4
 800761e:	2302      	movs	r3, #2
 8007620:	f001 f8d4 	bl	80087cc <arm_radix8_butterfly_f32>
 8007624:	ecbd 8b08 	vpop	{d8-d11}
 8007628:	4621      	mov	r1, r4
 800762a:	687a      	ldr	r2, [r7, #4]
 800762c:	4640      	mov	r0, r8
 800762e:	2302      	movs	r3, #2
 8007630:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007634:	f001 b8ca 	b.w	80087cc <arm_radix8_butterfly_f32>

08007638 <arm_cfft_radix8by4_f32>:
 8007638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800763c:	ed2d 8b0a 	vpush	{d8-d12}
 8007640:	b08d      	sub	sp, #52	; 0x34
 8007642:	460d      	mov	r5, r1
 8007644:	910b      	str	r1, [sp, #44]	; 0x2c
 8007646:	8801      	ldrh	r1, [r0, #0]
 8007648:	6842      	ldr	r2, [r0, #4]
 800764a:	900a      	str	r0, [sp, #40]	; 0x28
 800764c:	0849      	lsrs	r1, r1, #1
 800764e:	008b      	lsls	r3, r1, #2
 8007650:	18ee      	adds	r6, r5, r3
 8007652:	18f0      	adds	r0, r6, r3
 8007654:	edd0 5a00 	vldr	s11, [r0]
 8007658:	edd5 7a00 	vldr	s15, [r5]
 800765c:	ed96 7a00 	vldr	s14, [r6]
 8007660:	edd0 3a01 	vldr	s7, [r0, #4]
 8007664:	ed96 4a01 	vldr	s8, [r6, #4]
 8007668:	ed95 5a01 	vldr	s10, [r5, #4]
 800766c:	9008      	str	r0, [sp, #32]
 800766e:	ee37 6aa5 	vadd.f32	s12, s15, s11
 8007672:	18c7      	adds	r7, r0, r3
 8007674:	edd7 4a00 	vldr	s9, [r7]
 8007678:	ed97 3a01 	vldr	s6, [r7, #4]
 800767c:	9701      	str	r7, [sp, #4]
 800767e:	ee77 6a06 	vadd.f32	s13, s14, s12
 8007682:	462c      	mov	r4, r5
 8007684:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8007688:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800768c:	ee16 ca90 	vmov	ip, s13
 8007690:	f844 cb08 	str.w	ip, [r4], #8
 8007694:	ee75 6a23 	vadd.f32	s13, s10, s7
 8007698:	edd6 5a01 	vldr	s11, [r6, #4]
 800769c:	edd7 2a01 	vldr	s5, [r7, #4]
 80076a0:	9404      	str	r4, [sp, #16]
 80076a2:	ee35 5a63 	vsub.f32	s10, s10, s7
 80076a6:	ee74 3a27 	vadd.f32	s7, s8, s15
 80076aa:	ee36 6a47 	vsub.f32	s12, s12, s14
 80076ae:	ee76 5aa5 	vadd.f32	s11, s13, s11
 80076b2:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80076b6:	0849      	lsrs	r1, r1, #1
 80076b8:	f102 0e08 	add.w	lr, r2, #8
 80076bc:	ee76 6ac4 	vsub.f32	s13, s13, s8
 80076c0:	ee77 7ac4 	vsub.f32	s15, s15, s8
 80076c4:	9109      	str	r1, [sp, #36]	; 0x24
 80076c6:	ee35 4a47 	vsub.f32	s8, s10, s14
 80076ca:	f1a1 0902 	sub.w	r9, r1, #2
 80076ce:	f8cd e00c 	str.w	lr, [sp, #12]
 80076d2:	4631      	mov	r1, r6
 80076d4:	ee13 ea90 	vmov	lr, s7
 80076d8:	ee36 6a64 	vsub.f32	s12, s12, s9
 80076dc:	ee75 5aa2 	vadd.f32	s11, s11, s5
 80076e0:	4604      	mov	r4, r0
 80076e2:	edc5 5a01 	vstr	s11, [r5, #4]
 80076e6:	ee37 7a05 	vadd.f32	s14, s14, s10
 80076ea:	f841 eb08 	str.w	lr, [r1], #8
 80076ee:	ee34 5a24 	vadd.f32	s10, s8, s9
 80076f2:	ee16 ea10 	vmov	lr, s12
 80076f6:	ed86 5a01 	vstr	s10, [r6, #4]
 80076fa:	ee76 6ac3 	vsub.f32	s13, s13, s6
 80076fe:	f844 eb08 	str.w	lr, [r4], #8
 8007702:	ee77 7a83 	vadd.f32	s15, s15, s6
 8007706:	edc0 6a01 	vstr	s13, [r0, #4]
 800770a:	9405      	str	r4, [sp, #20]
 800770c:	4604      	mov	r4, r0
 800770e:	ee17 0a90 	vmov	r0, s15
 8007712:	9106      	str	r1, [sp, #24]
 8007714:	ee37 7a64 	vsub.f32	s14, s14, s9
 8007718:	f102 0110 	add.w	r1, r2, #16
 800771c:	46bc      	mov	ip, r7
 800771e:	9100      	str	r1, [sp, #0]
 8007720:	f847 0b08 	str.w	r0, [r7], #8
 8007724:	f102 0118 	add.w	r1, r2, #24
 8007728:	ea5f 0059 	movs.w	r0, r9, lsr #1
 800772c:	9102      	str	r1, [sp, #8]
 800772e:	ed8c 7a01 	vstr	s14, [ip, #4]
 8007732:	9007      	str	r0, [sp, #28]
 8007734:	f000 8134 	beq.w	80079a0 <arm_cfft_radix8by4_f32+0x368>
 8007738:	f102 0920 	add.w	r9, r2, #32
 800773c:	f102 0830 	add.w	r8, r2, #48	; 0x30
 8007740:	9a01      	ldr	r2, [sp, #4]
 8007742:	f8dd a000 	ldr.w	sl, [sp]
 8007746:	3b0c      	subs	r3, #12
 8007748:	4683      	mov	fp, r0
 800774a:	4463      	add	r3, ip
 800774c:	f105 0e10 	add.w	lr, r5, #16
 8007750:	f1a4 010c 	sub.w	r1, r4, #12
 8007754:	f104 0510 	add.w	r5, r4, #16
 8007758:	f1a6 0c0c 	sub.w	ip, r6, #12
 800775c:	f1a2 040c 	sub.w	r4, r2, #12
 8007760:	f106 0010 	add.w	r0, r6, #16
 8007764:	3210      	adds	r2, #16
 8007766:	ed1e 5a02 	vldr	s10, [lr, #-8]
 800776a:	ed55 5a02 	vldr	s11, [r5, #-8]
 800776e:	ed50 7a02 	vldr	s15, [r0, #-8]
 8007772:	ed52 1a02 	vldr	s3, [r2, #-8]
 8007776:	ed55 6a01 	vldr	s13, [r5, #-4]
 800777a:	ed1e 0a01 	vldr	s0, [lr, #-4]
 800777e:	ed12 1a01 	vldr	s2, [r2, #-4]
 8007782:	ed10 8a01 	vldr	s16, [r0, #-4]
 8007786:	ee35 4a25 	vadd.f32	s8, s10, s11
 800778a:	ee30 6a26 	vadd.f32	s12, s0, s13
 800778e:	ee37 7a84 	vadd.f32	s14, s15, s8
 8007792:	ee30 0a66 	vsub.f32	s0, s0, s13
 8007796:	ee37 7a21 	vadd.f32	s14, s14, s3
 800779a:	ee75 5a65 	vsub.f32	s11, s10, s11
 800779e:	ed0e 7a02 	vstr	s14, [lr, #-8]
 80077a2:	ed10 7a01 	vldr	s14, [r0, #-4]
 80077a6:	ed52 6a01 	vldr	s13, [r2, #-4]
 80077aa:	ee36 7a07 	vadd.f32	s14, s12, s14
 80077ae:	ee78 aa25 	vadd.f32	s21, s16, s11
 80077b2:	ee37 7a26 	vadd.f32	s14, s14, s13
 80077b6:	ee70 3a67 	vsub.f32	s7, s0, s15
 80077ba:	ed0e 7a01 	vstr	s14, [lr, #-4]
 80077be:	ed94 7a02 	vldr	s14, [r4, #8]
 80077c2:	ed9c 2a02 	vldr	s4, [ip, #8]
 80077c6:	ed91 ba02 	vldr	s22, [r1, #8]
 80077ca:	edd3 9a02 	vldr	s19, [r3, #8]
 80077ce:	edd4 2a01 	vldr	s5, [r4, #4]
 80077d2:	ed9c 9a01 	vldr	s18, [ip, #4]
 80077d6:	ed93 5a01 	vldr	s10, [r3, #4]
 80077da:	edd1 0a01 	vldr	s1, [r1, #4]
 80077de:	ee72 6a07 	vadd.f32	s13, s4, s14
 80077e2:	ee32 2a47 	vsub.f32	s4, s4, s14
 80077e6:	ee7b 8a26 	vadd.f32	s17, s22, s13
 80077ea:	ee79 4a22 	vadd.f32	s9, s18, s5
 80077ee:	ee38 7aa9 	vadd.f32	s14, s17, s19
 80077f2:	ee79 2a62 	vsub.f32	s5, s18, s5
 80077f6:	ed8c 7a02 	vstr	s14, [ip, #8]
 80077fa:	ed91 7a01 	vldr	s14, [r1, #4]
 80077fe:	edd3 8a01 	vldr	s17, [r3, #4]
 8007802:	ee34 7a87 	vadd.f32	s14, s9, s14
 8007806:	ee3b 3a69 	vsub.f32	s6, s22, s19
 800780a:	ee37 7a28 	vadd.f32	s14, s14, s17
 800780e:	ee32 9a60 	vsub.f32	s18, s4, s1
 8007812:	ed8c 7a01 	vstr	s14, [ip, #4]
 8007816:	ed1a 7a01 	vldr	s14, [sl, #-4]
 800781a:	ed1a aa02 	vldr	s20, [sl, #-8]
 800781e:	ee73 8a22 	vadd.f32	s17, s6, s5
 8007822:	ee39 9a05 	vadd.f32	s18, s18, s10
 8007826:	ee7a aac1 	vsub.f32	s21, s21, s2
 800782a:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800782e:	ee2a ca8a 	vmul.f32	s24, s21, s20
 8007832:	ee69 ba07 	vmul.f32	s23, s18, s14
 8007836:	ee6a aa87 	vmul.f32	s21, s21, s14
 800783a:	ee29 9a0a 	vmul.f32	s18, s18, s20
 800783e:	ee63 ca87 	vmul.f32	s25, s7, s14
 8007842:	ee63 3a8a 	vmul.f32	s7, s7, s20
 8007846:	ee28 aa8a 	vmul.f32	s20, s17, s20
 800784a:	ee68 8a87 	vmul.f32	s17, s17, s14
 800784e:	ee73 3aea 	vsub.f32	s7, s7, s21
 8007852:	ee78 8a89 	vadd.f32	s17, s17, s18
 8007856:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 800785a:	ee3b aaca 	vsub.f32	s20, s23, s20
 800785e:	ee34 4a67 	vsub.f32	s8, s8, s15
 8007862:	ee76 6acb 	vsub.f32	s13, s13, s22
 8007866:	ee36 6a48 	vsub.f32	s12, s12, s16
 800786a:	ee74 4ae0 	vsub.f32	s9, s9, s1
 800786e:	ed00 7a02 	vstr	s14, [r0, #-8]
 8007872:	ed40 3a01 	vstr	s7, [r0, #-4]
 8007876:	edc1 8a01 	vstr	s17, [r1, #4]
 800787a:	ed81 aa02 	vstr	s20, [r1, #8]
 800787e:	ed59 3a04 	vldr	s7, [r9, #-16]
 8007882:	ee36 7ae9 	vsub.f32	s14, s13, s19
 8007886:	ee74 4ac5 	vsub.f32	s9, s9, s10
 800788a:	ed59 6a03 	vldr	s13, [r9, #-12]
 800788e:	ee34 4a61 	vsub.f32	s8, s8, s3
 8007892:	ee36 6a41 	vsub.f32	s12, s12, s2
 8007896:	ee67 8a63 	vnmul.f32	s17, s14, s7
 800789a:	ee66 9a26 	vmul.f32	s19, s12, s13
 800789e:	ee24 9a23 	vmul.f32	s18, s8, s7
 80078a2:	ee26 6a23 	vmul.f32	s12, s12, s7
 80078a6:	ee24 4a26 	vmul.f32	s8, s8, s13
 80078aa:	ee27 7a26 	vmul.f32	s14, s14, s13
 80078ae:	ee64 6aa6 	vmul.f32	s13, s9, s13
 80078b2:	ee64 4aa3 	vmul.f32	s9, s9, s7
 80078b6:	ee36 6a44 	vsub.f32	s12, s12, s8
 80078ba:	ee37 7a64 	vsub.f32	s14, s14, s9
 80078be:	ee38 4ae6 	vsub.f32	s8, s17, s13
 80078c2:	ee79 3a29 	vadd.f32	s7, s18, s19
 80078c6:	ee75 6a60 	vsub.f32	s13, s10, s1
 80078ca:	ee75 5ac8 	vsub.f32	s11, s11, s16
 80078ce:	ee77 7a80 	vadd.f32	s15, s15, s0
 80078d2:	ed45 3a02 	vstr	s7, [r5, #-8]
 80078d6:	ed05 6a01 	vstr	s12, [r5, #-4]
 80078da:	ed84 7a01 	vstr	s14, [r4, #4]
 80078de:	ed84 4a02 	vstr	s8, [r4, #8]
 80078e2:	ee35 6a81 	vadd.f32	s12, s11, s2
 80078e6:	ee36 7ac2 	vsub.f32	s14, s13, s4
 80078ea:	ed58 5a06 	vldr	s11, [r8, #-24]	; 0xffffffe8
 80078ee:	ed58 6a05 	vldr	s13, [r8, #-20]	; 0xffffffec
 80078f2:	ee33 3a62 	vsub.f32	s6, s6, s5
 80078f6:	ee77 7ae1 	vsub.f32	s15, s15, s3
 80078fa:	ee67 2a26 	vmul.f32	s5, s14, s13
 80078fe:	ee67 4aa6 	vmul.f32	s9, s15, s13
 8007902:	ee26 5a25 	vmul.f32	s10, s12, s11
 8007906:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800790a:	ee26 6a26 	vmul.f32	s12, s12, s13
 800790e:	ee27 7a25 	vmul.f32	s14, s14, s11
 8007912:	ee63 6a26 	vmul.f32	s13, s6, s13
 8007916:	ee23 3a25 	vmul.f32	s6, s6, s11
 800791a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800791e:	ee75 5a24 	vadd.f32	s11, s10, s9
 8007922:	ee32 3ac3 	vsub.f32	s6, s5, s6
 8007926:	ee36 7a87 	vadd.f32	s14, s13, s14
 800792a:	f1bb 0b01 	subs.w	fp, fp, #1
 800792e:	ed42 5a02 	vstr	s11, [r2, #-8]
 8007932:	ed42 7a01 	vstr	s15, [r2, #-4]
 8007936:	f10e 0e08 	add.w	lr, lr, #8
 800793a:	ed83 3a02 	vstr	s6, [r3, #8]
 800793e:	ed83 7a01 	vstr	s14, [r3, #4]
 8007942:	f1ac 0c08 	sub.w	ip, ip, #8
 8007946:	f10a 0a08 	add.w	sl, sl, #8
 800794a:	f100 0008 	add.w	r0, r0, #8
 800794e:	f1a1 0108 	sub.w	r1, r1, #8
 8007952:	f109 0910 	add.w	r9, r9, #16
 8007956:	f105 0508 	add.w	r5, r5, #8
 800795a:	f1a4 0408 	sub.w	r4, r4, #8
 800795e:	f108 0818 	add.w	r8, r8, #24
 8007962:	f102 0208 	add.w	r2, r2, #8
 8007966:	f1a3 0308 	sub.w	r3, r3, #8
 800796a:	f47f aefc 	bne.w	8007766 <arm_cfft_radix8by4_f32+0x12e>
 800796e:	9907      	ldr	r1, [sp, #28]
 8007970:	9800      	ldr	r0, [sp, #0]
 8007972:	00cb      	lsls	r3, r1, #3
 8007974:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8007978:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800797c:	9100      	str	r1, [sp, #0]
 800797e:	9904      	ldr	r1, [sp, #16]
 8007980:	4419      	add	r1, r3
 8007982:	9104      	str	r1, [sp, #16]
 8007984:	9903      	ldr	r1, [sp, #12]
 8007986:	4419      	add	r1, r3
 8007988:	9103      	str	r1, [sp, #12]
 800798a:	9906      	ldr	r1, [sp, #24]
 800798c:	4419      	add	r1, r3
 800798e:	9106      	str	r1, [sp, #24]
 8007990:	9905      	ldr	r1, [sp, #20]
 8007992:	441f      	add	r7, r3
 8007994:	4419      	add	r1, r3
 8007996:	9b02      	ldr	r3, [sp, #8]
 8007998:	9105      	str	r1, [sp, #20]
 800799a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800799e:	9302      	str	r3, [sp, #8]
 80079a0:	9904      	ldr	r1, [sp, #16]
 80079a2:	9805      	ldr	r0, [sp, #20]
 80079a4:	ed91 4a00 	vldr	s8, [r1]
 80079a8:	edd0 6a00 	vldr	s13, [r0]
 80079ac:	9b06      	ldr	r3, [sp, #24]
 80079ae:	ed97 3a00 	vldr	s6, [r7]
 80079b2:	edd3 7a00 	vldr	s15, [r3]
 80079b6:	edd0 4a01 	vldr	s9, [r0, #4]
 80079ba:	edd1 3a01 	vldr	s7, [r1, #4]
 80079be:	ed97 2a01 	vldr	s4, [r7, #4]
 80079c2:	ed93 7a01 	vldr	s14, [r3, #4]
 80079c6:	9a03      	ldr	r2, [sp, #12]
 80079c8:	f8bd 4024 	ldrh.w	r4, [sp, #36]	; 0x24
 80079cc:	ee34 6a26 	vadd.f32	s12, s8, s13
 80079d0:	ee73 5aa4 	vadd.f32	s11, s7, s9
 80079d4:	ee37 5a86 	vadd.f32	s10, s15, s12
 80079d8:	ee73 3ae4 	vsub.f32	s7, s7, s9
 80079dc:	ee35 5a03 	vadd.f32	s10, s10, s6
 80079e0:	ee74 6a66 	vsub.f32	s13, s8, s13
 80079e4:	ed81 5a00 	vstr	s10, [r1]
 80079e8:	ed93 5a01 	vldr	s10, [r3, #4]
 80079ec:	edd7 4a01 	vldr	s9, [r7, #4]
 80079f0:	ee35 5a85 	vadd.f32	s10, s11, s10
 80079f4:	ee37 4a26 	vadd.f32	s8, s14, s13
 80079f8:	ee35 5a24 	vadd.f32	s10, s10, s9
 80079fc:	ee73 4ae7 	vsub.f32	s9, s7, s15
 8007a00:	ed81 5a01 	vstr	s10, [r1, #4]
 8007a04:	edd2 1a00 	vldr	s3, [r2]
 8007a08:	edd2 2a01 	vldr	s5, [r2, #4]
 8007a0c:	ee34 5a83 	vadd.f32	s10, s9, s6
 8007a10:	ee34 4a42 	vsub.f32	s8, s8, s4
 8007a14:	ee36 6a67 	vsub.f32	s12, s12, s15
 8007a18:	ee64 4a21 	vmul.f32	s9, s8, s3
 8007a1c:	ee24 4a22 	vmul.f32	s8, s8, s5
 8007a20:	ee65 2a22 	vmul.f32	s5, s10, s5
 8007a24:	ee25 5a21 	vmul.f32	s10, s10, s3
 8007a28:	ee74 2aa2 	vadd.f32	s5, s9, s5
 8007a2c:	ee35 5a44 	vsub.f32	s10, s10, s8
 8007a30:	edc3 2a00 	vstr	s5, [r3]
 8007a34:	ed83 5a01 	vstr	s10, [r3, #4]
 8007a38:	ee75 5ac7 	vsub.f32	s11, s11, s14
 8007a3c:	9b00      	ldr	r3, [sp, #0]
 8007a3e:	ee36 6a43 	vsub.f32	s12, s12, s6
 8007a42:	ed93 4a01 	vldr	s8, [r3, #4]
 8007a46:	ed93 5a00 	vldr	s10, [r3]
 8007a4a:	9b02      	ldr	r3, [sp, #8]
 8007a4c:	ee75 5ac2 	vsub.f32	s11, s11, s4
 8007a50:	ee66 4a05 	vmul.f32	s9, s12, s10
 8007a54:	ee25 5a85 	vmul.f32	s10, s11, s10
 8007a58:	ee26 6a04 	vmul.f32	s12, s12, s8
 8007a5c:	ee65 5a84 	vmul.f32	s11, s11, s8
 8007a60:	ee35 6a46 	vsub.f32	s12, s10, s12
 8007a64:	ee74 5aa5 	vadd.f32	s11, s9, s11
 8007a68:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8007a6c:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8007a70:	ed80 6a01 	vstr	s12, [r0, #4]
 8007a74:	edc0 5a00 	vstr	s11, [r0]
 8007a78:	edd3 5a01 	vldr	s11, [r3, #4]
 8007a7c:	edd3 6a00 	vldr	s13, [r3]
 8007a80:	ee37 7a02 	vadd.f32	s14, s14, s4
 8007a84:	ee77 7ac3 	vsub.f32	s15, s15, s6
 8007a88:	ee27 6a26 	vmul.f32	s12, s14, s13
 8007a8c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8007a90:	ee27 7a25 	vmul.f32	s14, s14, s11
 8007a94:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8007a98:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8007a9c:	ee76 7a27 	vadd.f32	s15, s12, s15
 8007aa0:	ed87 7a01 	vstr	s14, [r7, #4]
 8007aa4:	edc7 7a00 	vstr	s15, [r7]
 8007aa8:	e9dd 500a 	ldrd	r5, r0, [sp, #40]	; 0x28
 8007aac:	4621      	mov	r1, r4
 8007aae:	686a      	ldr	r2, [r5, #4]
 8007ab0:	2304      	movs	r3, #4
 8007ab2:	f000 fe8b 	bl	80087cc <arm_radix8_butterfly_f32>
 8007ab6:	4630      	mov	r0, r6
 8007ab8:	4621      	mov	r1, r4
 8007aba:	686a      	ldr	r2, [r5, #4]
 8007abc:	2304      	movs	r3, #4
 8007abe:	f000 fe85 	bl	80087cc <arm_radix8_butterfly_f32>
 8007ac2:	9808      	ldr	r0, [sp, #32]
 8007ac4:	686a      	ldr	r2, [r5, #4]
 8007ac6:	4621      	mov	r1, r4
 8007ac8:	2304      	movs	r3, #4
 8007aca:	f000 fe7f 	bl	80087cc <arm_radix8_butterfly_f32>
 8007ace:	686a      	ldr	r2, [r5, #4]
 8007ad0:	9801      	ldr	r0, [sp, #4]
 8007ad2:	4621      	mov	r1, r4
 8007ad4:	2304      	movs	r3, #4
 8007ad6:	b00d      	add	sp, #52	; 0x34
 8007ad8:	ecbd 8b0a 	vpop	{d8-d12}
 8007adc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ae0:	f000 be74 	b.w	80087cc <arm_radix8_butterfly_f32>

08007ae4 <arm_cfft_f32>:
 8007ae4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ae8:	2a01      	cmp	r2, #1
 8007aea:	4606      	mov	r6, r0
 8007aec:	4617      	mov	r7, r2
 8007aee:	460c      	mov	r4, r1
 8007af0:	4698      	mov	r8, r3
 8007af2:	8805      	ldrh	r5, [r0, #0]
 8007af4:	d056      	beq.n	8007ba4 <arm_cfft_f32+0xc0>
 8007af6:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8007afa:	d063      	beq.n	8007bc4 <arm_cfft_f32+0xe0>
 8007afc:	d916      	bls.n	8007b2c <arm_cfft_f32+0x48>
 8007afe:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8007b02:	d01a      	beq.n	8007b3a <arm_cfft_f32+0x56>
 8007b04:	d947      	bls.n	8007b96 <arm_cfft_f32+0xb2>
 8007b06:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8007b0a:	d05b      	beq.n	8007bc4 <arm_cfft_f32+0xe0>
 8007b0c:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 8007b10:	d105      	bne.n	8007b1e <arm_cfft_f32+0x3a>
 8007b12:	2301      	movs	r3, #1
 8007b14:	6872      	ldr	r2, [r6, #4]
 8007b16:	4629      	mov	r1, r5
 8007b18:	4620      	mov	r0, r4
 8007b1a:	f000 fe57 	bl	80087cc <arm_radix8_butterfly_f32>
 8007b1e:	f1b8 0f00 	cmp.w	r8, #0
 8007b22:	d111      	bne.n	8007b48 <arm_cfft_f32+0x64>
 8007b24:	2f01      	cmp	r7, #1
 8007b26:	d016      	beq.n	8007b56 <arm_cfft_f32+0x72>
 8007b28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b2c:	2d20      	cmp	r5, #32
 8007b2e:	d049      	beq.n	8007bc4 <arm_cfft_f32+0xe0>
 8007b30:	d935      	bls.n	8007b9e <arm_cfft_f32+0xba>
 8007b32:	2d40      	cmp	r5, #64	; 0x40
 8007b34:	d0ed      	beq.n	8007b12 <arm_cfft_f32+0x2e>
 8007b36:	2d80      	cmp	r5, #128	; 0x80
 8007b38:	d1f1      	bne.n	8007b1e <arm_cfft_f32+0x3a>
 8007b3a:	4621      	mov	r1, r4
 8007b3c:	4630      	mov	r0, r6
 8007b3e:	f7ff fcab 	bl	8007498 <arm_cfft_radix8by2_f32>
 8007b42:	f1b8 0f00 	cmp.w	r8, #0
 8007b46:	d0ed      	beq.n	8007b24 <arm_cfft_f32+0x40>
 8007b48:	68b2      	ldr	r2, [r6, #8]
 8007b4a:	89b1      	ldrh	r1, [r6, #12]
 8007b4c:	4620      	mov	r0, r4
 8007b4e:	f000 f841 	bl	8007bd4 <arm_bitreversal_32>
 8007b52:	2f01      	cmp	r7, #1
 8007b54:	d1e8      	bne.n	8007b28 <arm_cfft_f32+0x44>
 8007b56:	ee07 5a90 	vmov	s15, r5
 8007b5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b5e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007b62:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8007b66:	2d00      	cmp	r5, #0
 8007b68:	d0de      	beq.n	8007b28 <arm_cfft_f32+0x44>
 8007b6a:	f104 0108 	add.w	r1, r4, #8
 8007b6e:	2300      	movs	r3, #0
 8007b70:	3301      	adds	r3, #1
 8007b72:	429d      	cmp	r5, r3
 8007b74:	f101 0108 	add.w	r1, r1, #8
 8007b78:	ed11 7a04 	vldr	s14, [r1, #-16]
 8007b7c:	ed51 7a03 	vldr	s15, [r1, #-12]
 8007b80:	ee27 7a26 	vmul.f32	s14, s14, s13
 8007b84:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8007b88:	ed01 7a04 	vstr	s14, [r1, #-16]
 8007b8c:	ed41 7a03 	vstr	s15, [r1, #-12]
 8007b90:	d1ee      	bne.n	8007b70 <arm_cfft_f32+0x8c>
 8007b92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b96:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 8007b9a:	d0ba      	beq.n	8007b12 <arm_cfft_f32+0x2e>
 8007b9c:	e7bf      	b.n	8007b1e <arm_cfft_f32+0x3a>
 8007b9e:	2d10      	cmp	r5, #16
 8007ba0:	d0cb      	beq.n	8007b3a <arm_cfft_f32+0x56>
 8007ba2:	e7bc      	b.n	8007b1e <arm_cfft_f32+0x3a>
 8007ba4:	b19d      	cbz	r5, 8007bce <arm_cfft_f32+0xea>
 8007ba6:	f101 030c 	add.w	r3, r1, #12
 8007baa:	2200      	movs	r2, #0
 8007bac:	ed53 7a02 	vldr	s15, [r3, #-8]
 8007bb0:	3201      	adds	r2, #1
 8007bb2:	eef1 7a67 	vneg.f32	s15, s15
 8007bb6:	4295      	cmp	r5, r2
 8007bb8:	ed43 7a02 	vstr	s15, [r3, #-8]
 8007bbc:	f103 0308 	add.w	r3, r3, #8
 8007bc0:	d1f4      	bne.n	8007bac <arm_cfft_f32+0xc8>
 8007bc2:	e798      	b.n	8007af6 <arm_cfft_f32+0x12>
 8007bc4:	4621      	mov	r1, r4
 8007bc6:	4630      	mov	r0, r6
 8007bc8:	f7ff fd36 	bl	8007638 <arm_cfft_radix8by4_f32>
 8007bcc:	e7a7      	b.n	8007b1e <arm_cfft_f32+0x3a>
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d0aa      	beq.n	8007b28 <arm_cfft_f32+0x44>
 8007bd2:	e7b9      	b.n	8007b48 <arm_cfft_f32+0x64>

08007bd4 <arm_bitreversal_32>:
 8007bd4:	b1e9      	cbz	r1, 8007c12 <arm_bitreversal_32+0x3e>
 8007bd6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007bd8:	2500      	movs	r5, #0
 8007bda:	f102 0e02 	add.w	lr, r2, #2
 8007bde:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 8007be2:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 8007be6:	08a4      	lsrs	r4, r4, #2
 8007be8:	089b      	lsrs	r3, r3, #2
 8007bea:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 8007bee:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 8007bf2:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 8007bf6:	00a6      	lsls	r6, r4, #2
 8007bf8:	009b      	lsls	r3, r3, #2
 8007bfa:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 8007bfe:	3304      	adds	r3, #4
 8007c00:	1d34      	adds	r4, r6, #4
 8007c02:	3502      	adds	r5, #2
 8007c04:	58c6      	ldr	r6, [r0, r3]
 8007c06:	5907      	ldr	r7, [r0, r4]
 8007c08:	50c7      	str	r7, [r0, r3]
 8007c0a:	428d      	cmp	r5, r1
 8007c0c:	5106      	str	r6, [r0, r4]
 8007c0e:	d3e6      	bcc.n	8007bde <arm_bitreversal_32+0xa>
 8007c10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c12:	4770      	bx	lr

08007c14 <arm_mat_mult_f32>:
 8007c14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c18:	8845      	ldrh	r5, [r0, #2]
 8007c1a:	880b      	ldrh	r3, [r1, #0]
 8007c1c:	8806      	ldrh	r6, [r0, #0]
 8007c1e:	6847      	ldr	r7, [r0, #4]
 8007c20:	6854      	ldr	r4, [r2, #4]
 8007c22:	6848      	ldr	r0, [r1, #4]
 8007c24:	b08b      	sub	sp, #44	; 0x2c
 8007c26:	42ab      	cmp	r3, r5
 8007c28:	9109      	str	r1, [sp, #36]	; 0x24
 8007c2a:	9604      	str	r6, [sp, #16]
 8007c2c:	8849      	ldrh	r1, [r1, #2]
 8007c2e:	f040 808a 	bne.w	8007d46 <arm_mat_mult_f32+0x132>
 8007c32:	8815      	ldrh	r5, [r2, #0]
 8007c34:	42b5      	cmp	r5, r6
 8007c36:	f040 8086 	bne.w	8007d46 <arm_mat_mult_f32+0x132>
 8007c3a:	8852      	ldrh	r2, [r2, #2]
 8007c3c:	428a      	cmp	r2, r1
 8007c3e:	f040 8082 	bne.w	8007d46 <arm_mat_mult_f32+0x132>
 8007c42:	ea4f 0893 	mov.w	r8, r3, lsr #2
 8007c46:	1d01      	adds	r1, r0, #4
 8007c48:	0116      	lsls	r6, r2, #4
 8007c4a:	9108      	str	r1, [sp, #32]
 8007c4c:	eb07 1108 	add.w	r1, r7, r8, lsl #4
 8007c50:	ebc2 7c82 	rsb	ip, r2, r2, lsl #30
 8007c54:	9101      	str	r1, [sp, #4]
 8007c56:	fb06 f108 	mul.w	r1, r6, r8
 8007c5a:	0095      	lsls	r5, r2, #2
 8007c5c:	9103      	str	r1, [sp, #12]
 8007c5e:	00d2      	lsls	r2, r2, #3
 8007c60:	ea4f 018c 	mov.w	r1, ip, lsl #2
 8007c64:	f003 0903 	and.w	r9, r3, #3
 8007c68:	009b      	lsls	r3, r3, #2
 8007c6a:	f107 0b10 	add.w	fp, r7, #16
 8007c6e:	eb04 0a05 	add.w	sl, r4, r5
 8007c72:	9107      	str	r1, [sp, #28]
 8007c74:	9202      	str	r2, [sp, #8]
 8007c76:	9306      	str	r3, [sp, #24]
 8007c78:	f1ab 0310 	sub.w	r3, fp, #16
 8007c7c:	9305      	str	r3, [sp, #20]
 8007c7e:	9b07      	ldr	r3, [sp, #28]
 8007c80:	f8dd e020 	ldr.w	lr, [sp, #32]
 8007c84:	eb03 0c0a 	add.w	ip, r3, sl
 8007c88:	eddf 7a31 	vldr	s15, [pc, #196]	; 8007d50 <arm_mat_mult_f32+0x13c>
 8007c8c:	f1b8 0f00 	cmp.w	r8, #0
 8007c90:	d053      	beq.n	8007d3a <arm_mat_mult_f32+0x126>
 8007c92:	9b02      	ldr	r3, [sp, #8]
 8007c94:	4644      	mov	r4, r8
 8007c96:	18c1      	adds	r1, r0, r3
 8007c98:	4602      	mov	r2, r0
 8007c9a:	465b      	mov	r3, fp
 8007c9c:	ed92 6a00 	vldr	s12, [r2]
 8007ca0:	ed13 7a04 	vldr	s14, [r3, #-16]
 8007ca4:	ed53 4a03 	vldr	s9, [r3, #-12]
 8007ca8:	ed53 6a02 	vldr	s13, [r3, #-8]
 8007cac:	ed91 5a00 	vldr	s10, [r1]
 8007cb0:	ed53 5a01 	vldr	s11, [r3, #-4]
 8007cb4:	1957      	adds	r7, r2, r5
 8007cb6:	ee27 7a06 	vmul.f32	s14, s14, s12
 8007cba:	ed97 6a00 	vldr	s12, [r7]
 8007cbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007cc2:	ee26 6a24 	vmul.f32	s12, s12, s9
 8007cc6:	194f      	adds	r7, r1, r5
 8007cc8:	ee36 6a27 	vadd.f32	s12, s12, s15
 8007ccc:	ee26 7a85 	vmul.f32	s14, s13, s10
 8007cd0:	edd7 7a00 	vldr	s15, [r7]
 8007cd4:	ee37 7a06 	vadd.f32	s14, s14, s12
 8007cd8:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8007cdc:	3c01      	subs	r4, #1
 8007cde:	4432      	add	r2, r6
 8007ce0:	4431      	add	r1, r6
 8007ce2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007ce6:	f103 0310 	add.w	r3, r3, #16
 8007cea:	d1d7      	bne.n	8007c9c <arm_mat_mult_f32+0x88>
 8007cec:	9b03      	ldr	r3, [sp, #12]
 8007cee:	9a01      	ldr	r2, [sp, #4]
 8007cf0:	4418      	add	r0, r3
 8007cf2:	f1b9 0f00 	cmp.w	r9, #0
 8007cf6:	d00b      	beq.n	8007d10 <arm_mat_mult_f32+0xfc>
 8007cf8:	464b      	mov	r3, r9
 8007cfa:	edd0 6a00 	vldr	s13, [r0]
 8007cfe:	ecb2 7a01 	vldmia	r2!, {s14}
 8007d02:	ee27 7a26 	vmul.f32	s14, s14, s13
 8007d06:	3b01      	subs	r3, #1
 8007d08:	4428      	add	r0, r5
 8007d0a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007d0e:	d1f4      	bne.n	8007cfa <arm_mat_mult_f32+0xe6>
 8007d10:	ecec 7a01 	vstmia	ip!, {s15}
 8007d14:	45d4      	cmp	ip, sl
 8007d16:	4670      	mov	r0, lr
 8007d18:	f10e 0e04 	add.w	lr, lr, #4
 8007d1c:	d1b4      	bne.n	8007c88 <arm_mat_mult_f32+0x74>
 8007d1e:	9a01      	ldr	r2, [sp, #4]
 8007d20:	9b06      	ldr	r3, [sp, #24]
 8007d22:	4611      	mov	r1, r2
 8007d24:	4419      	add	r1, r3
 8007d26:	449b      	add	fp, r3
 8007d28:	9b04      	ldr	r3, [sp, #16]
 8007d2a:	9101      	str	r1, [sp, #4]
 8007d2c:	3b01      	subs	r3, #1
 8007d2e:	44aa      	add	sl, r5
 8007d30:	9304      	str	r3, [sp, #16]
 8007d32:	d004      	beq.n	8007d3e <arm_mat_mult_f32+0x12a>
 8007d34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d36:	6858      	ldr	r0, [r3, #4]
 8007d38:	e79e      	b.n	8007c78 <arm_mat_mult_f32+0x64>
 8007d3a:	9a05      	ldr	r2, [sp, #20]
 8007d3c:	e7d9      	b.n	8007cf2 <arm_mat_mult_f32+0xde>
 8007d3e:	4618      	mov	r0, r3
 8007d40:	b00b      	add	sp, #44	; 0x2c
 8007d42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d46:	f06f 0002 	mvn.w	r0, #2
 8007d4a:	b00b      	add	sp, #44	; 0x2c
 8007d4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d50:	00000000 	.word	0x00000000

08007d54 <arm_mat_init_f32>:
 8007d54:	8001      	strh	r1, [r0, #0]
 8007d56:	8042      	strh	r2, [r0, #2]
 8007d58:	6043      	str	r3, [r0, #4]
 8007d5a:	4770      	bx	lr

08007d5c <arm_fir_init_f32>:
 8007d5c:	b538      	push	{r3, r4, r5, lr}
 8007d5e:	9c04      	ldr	r4, [sp, #16]
 8007d60:	6082      	str	r2, [r0, #8]
 8007d62:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8007d66:	3c01      	subs	r4, #1
 8007d68:	440c      	add	r4, r1
 8007d6a:	8001      	strh	r1, [r0, #0]
 8007d6c:	4605      	mov	r5, r0
 8007d6e:	00a2      	lsls	r2, r4, #2
 8007d70:	4618      	mov	r0, r3
 8007d72:	2100      	movs	r1, #0
 8007d74:	f001 ff18 	bl	8009ba8 <memset>
 8007d78:	6068      	str	r0, [r5, #4]
 8007d7a:	bd38      	pop	{r3, r4, r5, pc}

08007d7c <arm_fir_f32>:
 8007d7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d80:	ed2d 8b10 	vpush	{d8-d15}
 8007d84:	b08b      	sub	sp, #44	; 0x2c
 8007d86:	f8b0 8000 	ldrh.w	r8, [r0]
 8007d8a:	9003      	str	r0, [sp, #12]
 8007d8c:	e9d0 9001 	ldrd	r9, r0, [r0, #4]
 8007d90:	461e      	mov	r6, r3
 8007d92:	9304      	str	r3, [sp, #16]
 8007d94:	f108 4380 	add.w	r3, r8, #1073741824	; 0x40000000
 8007d98:	3b01      	subs	r3, #1
 8007d9a:	eb09 0583 	add.w	r5, r9, r3, lsl #2
 8007d9e:	08f3      	lsrs	r3, r6, #3
 8007da0:	9002      	str	r0, [sp, #8]
 8007da2:	9500      	str	r5, [sp, #0]
 8007da4:	9301      	str	r3, [sp, #4]
 8007da6:	f000 81f1 	beq.w	800818c <arm_fir_f32+0x410>
 8007daa:	ea4f 04d8 	mov.w	r4, r8, lsr #3
 8007dae:	f100 0620 	add.w	r6, r0, #32
 8007db2:	9405      	str	r4, [sp, #20]
 8007db4:	0164      	lsls	r4, r4, #5
 8007db6:	4420      	add	r0, r4
 8007db8:	f008 0a07 	and.w	sl, r8, #7
 8007dbc:	9607      	str	r6, [sp, #28]
 8007dbe:	9006      	str	r0, [sp, #24]
 8007dc0:	469c      	mov	ip, r3
 8007dc2:	4650      	mov	r0, sl
 8007dc4:	4623      	mov	r3, r4
 8007dc6:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007dca:	f8cd 8020 	str.w	r8, [sp, #32]
 8007dce:	1937      	adds	r7, r6, r4
 8007dd0:	f109 0b1c 	add.w	fp, r9, #28
 8007dd4:	f8dd e014 	ldr.w	lr, [sp, #20]
 8007dd8:	9209      	str	r2, [sp, #36]	; 0x24
 8007dda:	f8cd 9014 	str.w	r9, [sp, #20]
 8007dde:	f101 0620 	add.w	r6, r1, #32
 8007de2:	f8dd 9018 	ldr.w	r9, [sp, #24]
 8007de6:	9106      	str	r1, [sp, #24]
 8007de8:	3520      	adds	r5, #32
 8007dea:	f102 0420 	add.w	r4, r2, #32
 8007dee:	4698      	mov	r8, r3
 8007df0:	f856 3c20 	ldr.w	r3, [r6, #-32]
 8007df4:	f845 3c20 	str.w	r3, [r5, #-32]
 8007df8:	f856 3c1c 	ldr.w	r3, [r6, #-28]
 8007dfc:	f845 3c1c 	str.w	r3, [r5, #-28]
 8007e00:	f856 3c18 	ldr.w	r3, [r6, #-24]
 8007e04:	f845 3c18 	str.w	r3, [r5, #-24]
 8007e08:	f856 3c14 	ldr.w	r3, [r6, #-20]
 8007e0c:	f845 3c14 	str.w	r3, [r5, #-20]
 8007e10:	f856 3c10 	ldr.w	r3, [r6, #-16]
 8007e14:	f845 3c10 	str.w	r3, [r5, #-16]
 8007e18:	f856 3c0c 	ldr.w	r3, [r6, #-12]
 8007e1c:	f845 3c0c 	str.w	r3, [r5, #-12]
 8007e20:	f856 3c08 	ldr.w	r3, [r6, #-8]
 8007e24:	f845 3c08 	str.w	r3, [r5, #-8]
 8007e28:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007e2c:	f845 3c04 	str.w	r3, [r5, #-4]
 8007e30:	ed1b 2a07 	vldr	s4, [fp, #-28]	; 0xffffffe4
 8007e34:	ed5b 1a06 	vldr	s3, [fp, #-24]	; 0xffffffe8
 8007e38:	ed1b 1a05 	vldr	s2, [fp, #-20]	; 0xffffffec
 8007e3c:	ed5b 0a04 	vldr	s1, [fp, #-16]
 8007e40:	ed1b 0a03 	vldr	s0, [fp, #-12]
 8007e44:	ed1b 8a02 	vldr	s16, [fp, #-8]
 8007e48:	ed5b 8a01 	vldr	s17, [fp, #-4]
 8007e4c:	eddf 6af5 	vldr	s13, [pc, #980]	; 8008224 <arm_fir_f32+0x4a8>
 8007e50:	465a      	mov	r2, fp
 8007e52:	f1be 0f00 	cmp.w	lr, #0
 8007e56:	f000 81fe 	beq.w	8008256 <arm_fir_f32+0x4da>
 8007e5a:	f10b 0120 	add.w	r1, fp, #32
 8007e5e:	eef0 ba66 	vmov.f32	s23, s13
 8007e62:	eeb0 6a66 	vmov.f32	s12, s13
 8007e66:	eeb0 9a66 	vmov.f32	s18, s13
 8007e6a:	eef0 9a66 	vmov.f32	s19, s13
 8007e6e:	eeb0 aa66 	vmov.f32	s20, s13
 8007e72:	eef0 aa66 	vmov.f32	s21, s13
 8007e76:	eeb0 ba66 	vmov.f32	s22, s13
 8007e7a:	460a      	mov	r2, r1
 8007e7c:	4653      	mov	r3, sl
 8007e7e:	ed13 7a08 	vldr	s14, [r3, #-32]	; 0xffffffe0
 8007e82:	ed52 4a08 	vldr	s9, [r2, #-32]	; 0xffffffe0
 8007e86:	ed53 ea07 	vldr	s29, [r3, #-28]	; 0xffffffe4
 8007e8a:	ed13 ea06 	vldr	s28, [r3, #-24]	; 0xffffffe8
 8007e8e:	ed53 da05 	vldr	s27, [r3, #-20]	; 0xffffffec
 8007e92:	ed53 ca04 	vldr	s25, [r3, #-16]
 8007e96:	ed53 2a03 	vldr	s5, [r3, #-12]
 8007e9a:	ed13 4a02 	vldr	s8, [r3, #-8]
 8007e9e:	ed13 5a01 	vldr	s10, [r3, #-4]
 8007ea2:	ee67 fa02 	vmul.f32	s31, s14, s4
 8007ea6:	ee27 da21 	vmul.f32	s26, s14, s3
 8007eaa:	ed12 2a07 	vldr	s4, [r2, #-28]	; 0xffffffe4
 8007eae:	ee27 ca01 	vmul.f32	s24, s14, s2
 8007eb2:	ee27 3a20 	vmul.f32	s6, s14, s1
 8007eb6:	ee67 3a00 	vmul.f32	s7, s14, s0
 8007eba:	ee67 5a08 	vmul.f32	s11, s14, s16
 8007ebe:	ee27 fa28 	vmul.f32	s30, s14, s17
 8007ec2:	ee67 7a24 	vmul.f32	s15, s14, s9
 8007ec6:	ee3f ba8b 	vadd.f32	s22, s31, s22
 8007eca:	ee7d aa2a 	vadd.f32	s21, s26, s21
 8007ece:	ee6e faa1 	vmul.f32	s31, s29, s3
 8007ed2:	ee2e da81 	vmul.f32	s26, s29, s2
 8007ed6:	ed52 1a06 	vldr	s3, [r2, #-24]	; 0xffffffe8
 8007eda:	ee3c aa0a 	vadd.f32	s20, s24, s20
 8007ede:	ee73 9a29 	vadd.f32	s19, s6, s19
 8007ee2:	ee2e caa0 	vmul.f32	s24, s29, s1
 8007ee6:	ee2e 3a80 	vmul.f32	s6, s29, s0
 8007eea:	ee33 9a89 	vadd.f32	s18, s7, s18
 8007eee:	ee35 6a86 	vadd.f32	s12, s11, s12
 8007ef2:	ee6e 3a88 	vmul.f32	s7, s29, s16
 8007ef6:	ee6e 5aa8 	vmul.f32	s11, s29, s17
 8007efa:	ee7f ba2b 	vadd.f32	s23, s30, s23
 8007efe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f02:	ee24 faae 	vmul.f32	s30, s9, s29
 8007f06:	ee6e ea82 	vmul.f32	s29, s29, s4
 8007f0a:	ee2e 7a01 	vmul.f32	s14, s28, s2
 8007f0e:	ee3f ba8b 	vadd.f32	s22, s31, s22
 8007f12:	ed12 1a05 	vldr	s2, [r2, #-20]	; 0xffffffec
 8007f16:	ee7d aa2a 	vadd.f32	s21, s26, s21
 8007f1a:	ee3c aa0a 	vadd.f32	s20, s24, s20
 8007f1e:	ee2e da20 	vmul.f32	s26, s28, s1
 8007f22:	ee2e ca00 	vmul.f32	s24, s28, s0
 8007f26:	ee73 9a29 	vadd.f32	s19, s6, s19
 8007f2a:	ee33 9a89 	vadd.f32	s18, s7, s18
 8007f2e:	ee2e 3a08 	vmul.f32	s6, s28, s16
 8007f32:	ee6e 3a28 	vmul.f32	s7, s28, s17
 8007f36:	ee35 6a86 	vadd.f32	s12, s11, s12
 8007f3a:	ee7f ba2b 	vadd.f32	s23, s30, s23
 8007f3e:	ee64 5a8e 	vmul.f32	s11, s9, s28
 8007f42:	ee22 fa0e 	vmul.f32	s30, s4, s28
 8007f46:	ee7e 7aa7 	vadd.f32	s15, s29, s15
 8007f4a:	ee2e ea21 	vmul.f32	s28, s28, s3
 8007f4e:	ee6d 6aa0 	vmul.f32	s13, s27, s1
 8007f52:	ee7d aa2a 	vadd.f32	s21, s26, s21
 8007f56:	ed52 0a04 	vldr	s1, [r2, #-16]
 8007f5a:	ee2d da80 	vmul.f32	s26, s27, s0
 8007f5e:	ee37 ba0b 	vadd.f32	s22, s14, s22
 8007f62:	ee3c aa0a 	vadd.f32	s20, s24, s20
 8007f66:	ee73 9a29 	vadd.f32	s19, s6, s19
 8007f6a:	ee2d ca88 	vmul.f32	s24, s27, s16
 8007f6e:	ee2d 3aa8 	vmul.f32	s6, s27, s17
 8007f72:	ee33 9a89 	vadd.f32	s18, s7, s18
 8007f76:	ee35 6a86 	vadd.f32	s12, s11, s12
 8007f7a:	ee64 3aad 	vmul.f32	s7, s9, s27
 8007f7e:	ee62 5a2d 	vmul.f32	s11, s4, s27
 8007f82:	ee7f ba2b 	vadd.f32	s23, s30, s23
 8007f86:	ee7e 7a27 	vadd.f32	s15, s28, s15
 8007f8a:	ee21 faad 	vmul.f32	s30, s3, s27
 8007f8e:	ee6d da81 	vmul.f32	s27, s27, s2
 8007f92:	ee6c fa80 	vmul.f32	s31, s25, s0
 8007f96:	ee36 ba8b 	vadd.f32	s22, s13, s22
 8007f9a:	ed12 0a03 	vldr	s0, [r2, #-12]
 8007f9e:	ee3d da2a 	vadd.f32	s26, s26, s21
 8007fa2:	ee3c aa0a 	vadd.f32	s20, s24, s20
 8007fa6:	ee6c aa88 	vmul.f32	s21, s25, s16
 8007faa:	ee2c caa8 	vmul.f32	s24, s25, s17
 8007fae:	ee73 9a29 	vadd.f32	s19, s6, s19
 8007fb2:	ee33 9a89 	vadd.f32	s18, s7, s18
 8007fb6:	ee24 3aac 	vmul.f32	s6, s9, s25
 8007fba:	ee62 3a2c 	vmul.f32	s7, s4, s25
 8007fbe:	ee35 6a86 	vadd.f32	s12, s11, s12
 8007fc2:	ee7f ba2b 	vadd.f32	s23, s30, s23
 8007fc6:	ee61 5aac 	vmul.f32	s11, s3, s25
 8007fca:	ee21 fa2c 	vmul.f32	s30, s2, s25
 8007fce:	ee7d 7aa7 	vadd.f32	s15, s27, s15
 8007fd2:	ee6c caa0 	vmul.f32	s25, s25, s1
 8007fd6:	ee62 ea88 	vmul.f32	s29, s5, s16
 8007fda:	ee3a da8d 	vadd.f32	s26, s21, s26
 8007fde:	ed12 8a02 	vldr	s16, [r2, #-8]
 8007fe2:	ee62 aaa8 	vmul.f32	s21, s5, s17
 8007fe6:	ee3f ba8b 	vadd.f32	s22, s31, s22
 8007fea:	ee3c aa0a 	vadd.f32	s20, s24, s20
 8007fee:	ee73 9a29 	vadd.f32	s19, s6, s19
 8007ff2:	ee24 caa2 	vmul.f32	s24, s9, s5
 8007ff6:	ee22 3a22 	vmul.f32	s6, s4, s5
 8007ffa:	ee33 9a89 	vadd.f32	s18, s7, s18
 8007ffe:	ee35 6a86 	vadd.f32	s12, s11, s12
 8008002:	ee61 3aa2 	vmul.f32	s7, s3, s5
 8008006:	ee61 5a22 	vmul.f32	s11, s2, s5
 800800a:	ee7f ba2b 	vadd.f32	s23, s30, s23
 800800e:	ee7c 7aa7 	vadd.f32	s15, s25, s15
 8008012:	ee20 faa2 	vmul.f32	s30, s1, s5
 8008016:	ee62 2a80 	vmul.f32	s5, s5, s0
 800801a:	ee7e fa8b 	vadd.f32	s31, s29, s22
 800801e:	ee72 7aa7 	vadd.f32	s15, s5, s15
 8008022:	ee24 ba28 	vmul.f32	s22, s8, s17
 8008026:	ee7a aa8d 	vadd.f32	s21, s21, s26
 800802a:	ee3c aa0a 	vadd.f32	s20, s24, s20
 800802e:	ee24 da84 	vmul.f32	s26, s9, s8
 8008032:	ee22 ca04 	vmul.f32	s24, s4, s8
 8008036:	ee73 9a29 	vadd.f32	s19, s6, s19
 800803a:	ee33 9a89 	vadd.f32	s18, s7, s18
 800803e:	ee21 3a84 	vmul.f32	s6, s3, s8
 8008042:	ee61 3a04 	vmul.f32	s7, s2, s8
 8008046:	ee35 6a86 	vadd.f32	s12, s11, s12
 800804a:	ee7f ba2b 	vadd.f32	s23, s30, s23
 800804e:	ee60 5a84 	vmul.f32	s11, s1, s8
 8008052:	ee20 7a04 	vmul.f32	s14, s0, s8
 8008056:	ee64 6a08 	vmul.f32	s13, s8, s16
 800805a:	ed52 8a01 	vldr	s17, [r2, #-4]
 800805e:	ee73 9a29 	vadd.f32	s19, s6, s19
 8008062:	ee33 9a89 	vadd.f32	s18, s7, s18
 8008066:	ee35 6a86 	vadd.f32	s12, s11, s12
 800806a:	ee37 7a2b 	vadd.f32	s14, s14, s23
 800806e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8008072:	ee3b ba2f 	vadd.f32	s22, s22, s31
 8008076:	ee64 4a85 	vmul.f32	s9, s9, s10
 800807a:	ee7d aa2a 	vadd.f32	s21, s26, s21
 800807e:	ee22 4a05 	vmul.f32	s8, s4, s10
 8008082:	ee3c aa0a 	vadd.f32	s20, s24, s20
 8008086:	ee61 2a85 	vmul.f32	s5, s3, s10
 800808a:	ee21 3a05 	vmul.f32	s6, s2, s10
 800808e:	ee60 3a85 	vmul.f32	s7, s1, s10
 8008092:	ee60 5a05 	vmul.f32	s11, s0, s10
 8008096:	ee68 ba05 	vmul.f32	s23, s16, s10
 800809a:	ee65 7a28 	vmul.f32	s15, s10, s17
 800809e:	3320      	adds	r3, #32
 80080a0:	429f      	cmp	r7, r3
 80080a2:	ee34 ba8b 	vadd.f32	s22, s9, s22
 80080a6:	ee74 aa2a 	vadd.f32	s21, s8, s21
 80080aa:	ee32 aa8a 	vadd.f32	s20, s5, s20
 80080ae:	ee73 9a29 	vadd.f32	s19, s6, s19
 80080b2:	ee33 9a89 	vadd.f32	s18, s7, s18
 80080b6:	ee35 6a86 	vadd.f32	s12, s11, s12
 80080ba:	ee7b ba87 	vadd.f32	s23, s23, s14
 80080be:	ee77 6aa6 	vadd.f32	s13, s15, s13
 80080c2:	f102 0220 	add.w	r2, r2, #32
 80080c6:	f47f aeda 	bne.w	8007e7e <arm_fir_f32+0x102>
 80080ca:	eb0b 0208 	add.w	r2, fp, r8
 80080ce:	46cb      	mov	fp, r9
 80080d0:	b3a0      	cbz	r0, 800813c <arm_fir_f32+0x3c0>
 80080d2:	4603      	mov	r3, r0
 80080d4:	ecfb 7a01 	vldmia	fp!, {s15}
 80080d8:	ecf2 5a01 	vldmia	r2!, {s11}
 80080dc:	ee27 2a82 	vmul.f32	s4, s15, s4
 80080e0:	ee67 2aa1 	vmul.f32	s5, s15, s3
 80080e4:	ee27 3a81 	vmul.f32	s6, s15, s2
 80080e8:	ee67 3aa0 	vmul.f32	s7, s15, s1
 80080ec:	ee27 4a80 	vmul.f32	s8, s15, s0
 80080f0:	ee67 4a88 	vmul.f32	s9, s15, s16
 80080f4:	ee27 5aa8 	vmul.f32	s10, s15, s17
 80080f8:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80080fc:	3b01      	subs	r3, #1
 80080fe:	ee3b ba02 	vadd.f32	s22, s22, s4
 8008102:	ee7a aaa2 	vadd.f32	s21, s21, s5
 8008106:	eeb0 2a61 	vmov.f32	s4, s3
 800810a:	ee3a aa03 	vadd.f32	s20, s20, s6
 800810e:	eef0 1a41 	vmov.f32	s3, s2
 8008112:	ee79 9aa3 	vadd.f32	s19, s19, s7
 8008116:	eeb0 1a60 	vmov.f32	s2, s1
 800811a:	ee39 9a04 	vadd.f32	s18, s18, s8
 800811e:	eef0 0a40 	vmov.f32	s1, s0
 8008122:	ee36 6a24 	vadd.f32	s12, s12, s9
 8008126:	eeb0 0a48 	vmov.f32	s0, s16
 800812a:	ee7b ba85 	vadd.f32	s23, s23, s10
 800812e:	eeb0 8a68 	vmov.f32	s16, s17
 8008132:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8008136:	eef0 8a65 	vmov.f32	s17, s11
 800813a:	d1cb      	bne.n	80080d4 <arm_fir_f32+0x358>
 800813c:	f1bc 0c01 	subs.w	ip, ip, #1
 8008140:	ed04 ba08 	vstr	s22, [r4, #-32]	; 0xffffffe0
 8008144:	ed44 aa07 	vstr	s21, [r4, #-28]	; 0xffffffe4
 8008148:	ed04 aa06 	vstr	s20, [r4, #-24]	; 0xffffffe8
 800814c:	ed44 9a05 	vstr	s19, [r4, #-20]	; 0xffffffec
 8008150:	ed04 9a04 	vstr	s18, [r4, #-16]
 8008154:	ed04 6a03 	vstr	s12, [r4, #-12]
 8008158:	ed44 ba02 	vstr	s23, [r4, #-8]
 800815c:	ed44 6a01 	vstr	s13, [r4, #-4]
 8008160:	f106 0620 	add.w	r6, r6, #32
 8008164:	f105 0520 	add.w	r5, r5, #32
 8008168:	f104 0420 	add.w	r4, r4, #32
 800816c:	468b      	mov	fp, r1
 800816e:	f47f ae3f 	bne.w	8007df0 <arm_fir_f32+0x74>
 8008172:	9b01      	ldr	r3, [sp, #4]
 8008174:	9800      	ldr	r0, [sp, #0]
 8008176:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008178:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800817c:	e9dd 9105 	ldrd	r9, r1, [sp, #20]
 8008180:	015b      	lsls	r3, r3, #5
 8008182:	4418      	add	r0, r3
 8008184:	4419      	add	r1, r3
 8008186:	441a      	add	r2, r3
 8008188:	4499      	add	r9, r3
 800818a:	9000      	str	r0, [sp, #0]
 800818c:	9b04      	ldr	r3, [sp, #16]
 800818e:	f013 0707 	ands.w	r7, r3, #7
 8008192:	d020      	beq.n	80081d6 <arm_fir_f32+0x45a>
 8008194:	00bf      	lsls	r7, r7, #2
 8008196:	9e00      	ldr	r6, [sp, #0]
 8008198:	f8dd e008 	ldr.w	lr, [sp, #8]
 800819c:	eb01 0c07 	add.w	ip, r1, r7
 80081a0:	464d      	mov	r5, r9
 80081a2:	f851 3b04 	ldr.w	r3, [r1], #4
 80081a6:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8008224 <arm_fir_f32+0x4a8>
 80081aa:	f846 3b04 	str.w	r3, [r6], #4
 80081ae:	4674      	mov	r4, lr
 80081b0:	4643      	mov	r3, r8
 80081b2:	4628      	mov	r0, r5
 80081b4:	ecf0 7a01 	vldmia	r0!, {s15}
 80081b8:	ecf4 6a01 	vldmia	r4!, {s13}
 80081bc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80081c0:	3b01      	subs	r3, #1
 80081c2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80081c6:	d1f5      	bne.n	80081b4 <arm_fir_f32+0x438>
 80081c8:	4561      	cmp	r1, ip
 80081ca:	eca2 7a01 	vstmia	r2!, {s14}
 80081ce:	f105 0504 	add.w	r5, r5, #4
 80081d2:	d1e6      	bne.n	80081a2 <arm_fir_f32+0x426>
 80081d4:	44b9      	add	r9, r7
 80081d6:	f108 38ff 	add.w	r8, r8, #4294967295
 80081da:	9b03      	ldr	r3, [sp, #12]
 80081dc:	ea5f 0498 	movs.w	r4, r8, lsr #2
 80081e0:	685d      	ldr	r5, [r3, #4]
 80081e2:	d021      	beq.n	8008228 <arm_fir_f32+0x4ac>
 80081e4:	f109 0210 	add.w	r2, r9, #16
 80081e8:	f105 0310 	add.w	r3, r5, #16
 80081ec:	4621      	mov	r1, r4
 80081ee:	f852 0c10 	ldr.w	r0, [r2, #-16]
 80081f2:	f843 0c10 	str.w	r0, [r3, #-16]
 80081f6:	f852 0c0c 	ldr.w	r0, [r2, #-12]
 80081fa:	f843 0c0c 	str.w	r0, [r3, #-12]
 80081fe:	f852 0c08 	ldr.w	r0, [r2, #-8]
 8008202:	f843 0c08 	str.w	r0, [r3, #-8]
 8008206:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800820a:	f843 0c04 	str.w	r0, [r3, #-4]
 800820e:	3901      	subs	r1, #1
 8008210:	f102 0210 	add.w	r2, r2, #16
 8008214:	f103 0310 	add.w	r3, r3, #16
 8008218:	d1e9      	bne.n	80081ee <arm_fir_f32+0x472>
 800821a:	0124      	lsls	r4, r4, #4
 800821c:	44a1      	add	r9, r4
 800821e:	4425      	add	r5, r4
 8008220:	e002      	b.n	8008228 <arm_fir_f32+0x4ac>
 8008222:	bf00      	nop
 8008224:	00000000 	.word	0x00000000
 8008228:	f018 0803 	ands.w	r8, r8, #3
 800822c:	d00e      	beq.n	800824c <arm_fir_f32+0x4d0>
 800822e:	f8d9 3000 	ldr.w	r3, [r9]
 8008232:	602b      	str	r3, [r5, #0]
 8008234:	f1b8 0801 	subs.w	r8, r8, #1
 8008238:	d008      	beq.n	800824c <arm_fir_f32+0x4d0>
 800823a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800823e:	606b      	str	r3, [r5, #4]
 8008240:	f1b8 0f01 	cmp.w	r8, #1
 8008244:	bf1c      	itt	ne
 8008246:	f8d9 3008 	ldrne.w	r3, [r9, #8]
 800824a:	60ab      	strne	r3, [r5, #8]
 800824c:	b00b      	add	sp, #44	; 0x2c
 800824e:	ecbd 8b10 	vpop	{d8-d15}
 8008252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008256:	eef0 ba66 	vmov.f32	s23, s13
 800825a:	eeb0 6a66 	vmov.f32	s12, s13
 800825e:	eeb0 9a66 	vmov.f32	s18, s13
 8008262:	eef0 9a66 	vmov.f32	s19, s13
 8008266:	eeb0 aa66 	vmov.f32	s20, s13
 800826a:	eef0 aa66 	vmov.f32	s21, s13
 800826e:	eeb0 ba66 	vmov.f32	s22, s13
 8008272:	f8dd b008 	ldr.w	fp, [sp, #8]
 8008276:	f102 0120 	add.w	r1, r2, #32
 800827a:	e729      	b.n	80080d0 <arm_fir_f32+0x354>

0800827c <arm_cmplx_mag_f32>:
 800827c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008280:	ed2d 8b02 	vpush	{d8}
 8008284:	0897      	lsrs	r7, r2, #2
 8008286:	b084      	sub	sp, #16
 8008288:	d077      	beq.n	800837a <arm_cmplx_mag_f32+0xfe>
 800828a:	f04f 0800 	mov.w	r8, #0
 800828e:	f100 0420 	add.w	r4, r0, #32
 8008292:	f101 0510 	add.w	r5, r1, #16
 8008296:	463e      	mov	r6, r7
 8008298:	ed14 0a08 	vldr	s0, [r4, #-32]	; 0xffffffe0
 800829c:	ed54 7a07 	vldr	s15, [r4, #-28]	; 0xffffffe4
 80082a0:	ee20 0a00 	vmul.f32	s0, s0, s0
 80082a4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80082a8:	ee30 0a27 	vadd.f32	s0, s0, s15
 80082ac:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80082b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082b4:	f2c0 80c5 	blt.w	8008442 <arm_cmplx_mag_f32+0x1c6>
 80082b8:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80082bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082c0:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80082c4:	f100 80cb 	bmi.w	800845e <arm_cmplx_mag_f32+0x1e2>
 80082c8:	ed05 8a04 	vstr	s16, [r5, #-16]
 80082cc:	ed14 0a06 	vldr	s0, [r4, #-24]	; 0xffffffe8
 80082d0:	ed54 7a05 	vldr	s15, [r4, #-20]	; 0xffffffec
 80082d4:	ee20 0a00 	vmul.f32	s0, s0, s0
 80082d8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80082dc:	ee30 0a27 	vadd.f32	s0, s0, s15
 80082e0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80082e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082e8:	f2c0 80a8 	blt.w	800843c <arm_cmplx_mag_f32+0x1c0>
 80082ec:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80082f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082f4:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80082f8:	f100 80a8 	bmi.w	800844c <arm_cmplx_mag_f32+0x1d0>
 80082fc:	ed05 8a03 	vstr	s16, [r5, #-12]
 8008300:	ed14 0a04 	vldr	s0, [r4, #-16]
 8008304:	ed54 7a03 	vldr	s15, [r4, #-12]
 8008308:	ee20 0a00 	vmul.f32	s0, s0, s0
 800830c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008310:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008314:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008318:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800831c:	f2c0 808b 	blt.w	8008436 <arm_cmplx_mag_f32+0x1ba>
 8008320:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8008324:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008328:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800832c:	f100 80a9 	bmi.w	8008482 <arm_cmplx_mag_f32+0x206>
 8008330:	ed05 8a02 	vstr	s16, [r5, #-8]
 8008334:	ed14 0a02 	vldr	s0, [r4, #-8]
 8008338:	ed54 7a01 	vldr	s15, [r4, #-4]
 800833c:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008340:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008344:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008348:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800834c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008350:	db6e      	blt.n	8008430 <arm_cmplx_mag_f32+0x1b4>
 8008352:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8008356:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800835a:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800835e:	f100 8087 	bmi.w	8008470 <arm_cmplx_mag_f32+0x1f4>
 8008362:	ed05 8a01 	vstr	s16, [r5, #-4]
 8008366:	3e01      	subs	r6, #1
 8008368:	f104 0420 	add.w	r4, r4, #32
 800836c:	f105 0510 	add.w	r5, r5, #16
 8008370:	d192      	bne.n	8008298 <arm_cmplx_mag_f32+0x1c>
 8008372:	eb00 1047 	add.w	r0, r0, r7, lsl #5
 8008376:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 800837a:	f012 0203 	ands.w	r2, r2, #3
 800837e:	d052      	beq.n	8008426 <arm_cmplx_mag_f32+0x1aa>
 8008380:	ed90 0a00 	vldr	s0, [r0]
 8008384:	edd0 7a01 	vldr	s15, [r0, #4]
 8008388:	ee20 0a00 	vmul.f32	s0, s0, s0
 800838c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008390:	2300      	movs	r3, #0
 8008392:	ee37 0a80 	vadd.f32	s0, s15, s0
 8008396:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800839a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800839e:	bfb8      	it	lt
 80083a0:	600b      	strlt	r3, [r1, #0]
 80083a2:	db08      	blt.n	80083b6 <arm_cmplx_mag_f32+0x13a>
 80083a4:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80083a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083ac:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80083b0:	d479      	bmi.n	80084a6 <arm_cmplx_mag_f32+0x22a>
 80083b2:	ed81 8a00 	vstr	s16, [r1]
 80083b6:	3a01      	subs	r2, #1
 80083b8:	d035      	beq.n	8008426 <arm_cmplx_mag_f32+0x1aa>
 80083ba:	ed90 0a02 	vldr	s0, [r0, #8]
 80083be:	edd0 7a03 	vldr	s15, [r0, #12]
 80083c2:	ee20 0a00 	vmul.f32	s0, s0, s0
 80083c6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80083ca:	2300      	movs	r3, #0
 80083cc:	ee37 0a80 	vadd.f32	s0, s15, s0
 80083d0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80083d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083d8:	bfb8      	it	lt
 80083da:	604b      	strlt	r3, [r1, #4]
 80083dc:	db08      	blt.n	80083f0 <arm_cmplx_mag_f32+0x174>
 80083de:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80083e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083e6:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80083ea:	d453      	bmi.n	8008494 <arm_cmplx_mag_f32+0x218>
 80083ec:	ed81 8a01 	vstr	s16, [r1, #4]
 80083f0:	2a01      	cmp	r2, #1
 80083f2:	d018      	beq.n	8008426 <arm_cmplx_mag_f32+0x1aa>
 80083f4:	ed90 0a04 	vldr	s0, [r0, #16]
 80083f8:	edd0 7a05 	vldr	s15, [r0, #20]
 80083fc:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008400:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008404:	2300      	movs	r3, #0
 8008406:	ee30 0a27 	vadd.f32	s0, s0, s15
 800840a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800840e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008412:	db19      	blt.n	8008448 <arm_cmplx_mag_f32+0x1cc>
 8008414:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8008418:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800841c:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8008420:	d44a      	bmi.n	80084b8 <arm_cmplx_mag_f32+0x23c>
 8008422:	ed81 8a02 	vstr	s16, [r1, #8]
 8008426:	b004      	add	sp, #16
 8008428:	ecbd 8b02 	vpop	{d8}
 800842c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008430:	f845 8c04 	str.w	r8, [r5, #-4]
 8008434:	e797      	b.n	8008366 <arm_cmplx_mag_f32+0xea>
 8008436:	f845 8c08 	str.w	r8, [r5, #-8]
 800843a:	e77b      	b.n	8008334 <arm_cmplx_mag_f32+0xb8>
 800843c:	f845 8c0c 	str.w	r8, [r5, #-12]
 8008440:	e75e      	b.n	8008300 <arm_cmplx_mag_f32+0x84>
 8008442:	f845 8c10 	str.w	r8, [r5, #-16]
 8008446:	e741      	b.n	80082cc <arm_cmplx_mag_f32+0x50>
 8008448:	608b      	str	r3, [r1, #8]
 800844a:	e7ec      	b.n	8008426 <arm_cmplx_mag_f32+0x1aa>
 800844c:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8008450:	9001      	str	r0, [sp, #4]
 8008452:	f003 fad7 	bl	800ba04 <sqrtf>
 8008456:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800845a:	9801      	ldr	r0, [sp, #4]
 800845c:	e74e      	b.n	80082fc <arm_cmplx_mag_f32+0x80>
 800845e:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8008462:	9001      	str	r0, [sp, #4]
 8008464:	f003 face 	bl	800ba04 <sqrtf>
 8008468:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800846c:	9801      	ldr	r0, [sp, #4]
 800846e:	e72b      	b.n	80082c8 <arm_cmplx_mag_f32+0x4c>
 8008470:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8008474:	9001      	str	r0, [sp, #4]
 8008476:	f003 fac5 	bl	800ba04 <sqrtf>
 800847a:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800847e:	9801      	ldr	r0, [sp, #4]
 8008480:	e76f      	b.n	8008362 <arm_cmplx_mag_f32+0xe6>
 8008482:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8008486:	9001      	str	r0, [sp, #4]
 8008488:	f003 fabc 	bl	800ba04 <sqrtf>
 800848c:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8008490:	9801      	ldr	r0, [sp, #4]
 8008492:	e74d      	b.n	8008330 <arm_cmplx_mag_f32+0xb4>
 8008494:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008498:	9201      	str	r2, [sp, #4]
 800849a:	f003 fab3 	bl	800ba04 <sqrtf>
 800849e:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 80084a2:	9903      	ldr	r1, [sp, #12]
 80084a4:	e7a2      	b.n	80083ec <arm_cmplx_mag_f32+0x170>
 80084a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80084aa:	9201      	str	r2, [sp, #4]
 80084ac:	f003 faaa 	bl	800ba04 <sqrtf>
 80084b0:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 80084b4:	9903      	ldr	r1, [sp, #12]
 80084b6:	e77c      	b.n	80083b2 <arm_cmplx_mag_f32+0x136>
 80084b8:	9101      	str	r1, [sp, #4]
 80084ba:	f003 faa3 	bl	800ba04 <sqrtf>
 80084be:	9901      	ldr	r1, [sp, #4]
 80084c0:	e7af      	b.n	8008422 <arm_cmplx_mag_f32+0x1a6>
 80084c2:	bf00      	nop

080084c4 <arm_cos_f32>:
 80084c4:	eddf 7a21 	vldr	s15, [pc, #132]	; 800854c <arm_cos_f32+0x88>
 80084c8:	ee20 0a27 	vmul.f32	s0, s0, s15
 80084cc:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 80084d0:	ee30 0a27 	vadd.f32	s0, s0, s15
 80084d4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80084d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084dc:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80084e0:	d504      	bpl.n	80084ec <arm_cos_f32+0x28>
 80084e2:	ee17 3a90 	vmov	r3, s15
 80084e6:	3b01      	subs	r3, #1
 80084e8:	ee07 3a90 	vmov	s15, r3
 80084ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80084f0:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8008550 <arm_cos_f32+0x8c>
 80084f4:	ee30 0a67 	vsub.f32	s0, s0, s15
 80084f8:	ee20 0a07 	vmul.f32	s0, s0, s14
 80084fc:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8008500:	ee17 3a90 	vmov	r3, s15
 8008504:	b29b      	uxth	r3, r3
 8008506:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800850a:	d21a      	bcs.n	8008542 <arm_cos_f32+0x7e>
 800850c:	ee07 3a90 	vmov	s15, r3
 8008510:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008514:	1c59      	adds	r1, r3, #1
 8008516:	ee30 0a67 	vsub.f32	s0, s0, s15
 800851a:	4a0e      	ldr	r2, [pc, #56]	; (8008554 <arm_cos_f32+0x90>)
 800851c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8008520:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008524:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8008528:	ed93 7a00 	vldr	s14, [r3]
 800852c:	edd2 6a00 	vldr	s13, [r2]
 8008530:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8008534:	ee20 0a26 	vmul.f32	s0, s0, s13
 8008538:	ee67 7a87 	vmul.f32	s15, s15, s14
 800853c:	ee37 0a80 	vadd.f32	s0, s15, s0
 8008540:	4770      	bx	lr
 8008542:	ee30 0a47 	vsub.f32	s0, s0, s14
 8008546:	2101      	movs	r1, #1
 8008548:	2300      	movs	r3, #0
 800854a:	e7e6      	b.n	800851a <arm_cos_f32+0x56>
 800854c:	3e22f983 	.word	0x3e22f983
 8008550:	44000000 	.word	0x44000000
 8008554:	08010300 	.word	0x08010300

08008558 <arm_scale_f32>:
 8008558:	b470      	push	{r4, r5, r6}
 800855a:	0896      	lsrs	r6, r2, #2
 800855c:	d025      	beq.n	80085aa <arm_scale_f32+0x52>
 800855e:	f100 0410 	add.w	r4, r0, #16
 8008562:	f101 0310 	add.w	r3, r1, #16
 8008566:	4635      	mov	r5, r6
 8008568:	ed54 7a04 	vldr	s15, [r4, #-16]
 800856c:	ee67 7a80 	vmul.f32	s15, s15, s0
 8008570:	3d01      	subs	r5, #1
 8008572:	ed43 7a04 	vstr	s15, [r3, #-16]
 8008576:	ed54 7a03 	vldr	s15, [r4, #-12]
 800857a:	ee67 7a80 	vmul.f32	s15, s15, s0
 800857e:	f104 0410 	add.w	r4, r4, #16
 8008582:	ed43 7a03 	vstr	s15, [r3, #-12]
 8008586:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 800858a:	ee67 7a80 	vmul.f32	s15, s15, s0
 800858e:	f103 0310 	add.w	r3, r3, #16
 8008592:	ed43 7a06 	vstr	s15, [r3, #-24]	; 0xffffffe8
 8008596:	ed54 7a05 	vldr	s15, [r4, #-20]	; 0xffffffec
 800859a:	ee67 7a80 	vmul.f32	s15, s15, s0
 800859e:	ed43 7a05 	vstr	s15, [r3, #-20]	; 0xffffffec
 80085a2:	d1e1      	bne.n	8008568 <arm_scale_f32+0x10>
 80085a4:	0136      	lsls	r6, r6, #4
 80085a6:	4430      	add	r0, r6
 80085a8:	4431      	add	r1, r6
 80085aa:	f012 0203 	ands.w	r2, r2, #3
 80085ae:	d015      	beq.n	80085dc <arm_scale_f32+0x84>
 80085b0:	edd0 7a00 	vldr	s15, [r0]
 80085b4:	ee67 7a80 	vmul.f32	s15, s15, s0
 80085b8:	3a01      	subs	r2, #1
 80085ba:	edc1 7a00 	vstr	s15, [r1]
 80085be:	d00d      	beq.n	80085dc <arm_scale_f32+0x84>
 80085c0:	edd0 7a01 	vldr	s15, [r0, #4]
 80085c4:	ee67 7a80 	vmul.f32	s15, s15, s0
 80085c8:	2a01      	cmp	r2, #1
 80085ca:	edc1 7a01 	vstr	s15, [r1, #4]
 80085ce:	d005      	beq.n	80085dc <arm_scale_f32+0x84>
 80085d0:	edd0 7a02 	vldr	s15, [r0, #8]
 80085d4:	ee27 0a80 	vmul.f32	s0, s15, s0
 80085d8:	ed81 0a02 	vstr	s0, [r1, #8]
 80085dc:	bc70      	pop	{r4, r5, r6}
 80085de:	4770      	bx	lr

080085e0 <arm_offset_f32>:
 80085e0:	b470      	push	{r4, r5, r6}
 80085e2:	0896      	lsrs	r6, r2, #2
 80085e4:	d025      	beq.n	8008632 <arm_offset_f32+0x52>
 80085e6:	f100 0410 	add.w	r4, r0, #16
 80085ea:	f101 0310 	add.w	r3, r1, #16
 80085ee:	4635      	mov	r5, r6
 80085f0:	ed54 7a04 	vldr	s15, [r4, #-16]
 80085f4:	ee77 7a80 	vadd.f32	s15, s15, s0
 80085f8:	3d01      	subs	r5, #1
 80085fa:	ed43 7a04 	vstr	s15, [r3, #-16]
 80085fe:	ed54 7a03 	vldr	s15, [r4, #-12]
 8008602:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008606:	f104 0410 	add.w	r4, r4, #16
 800860a:	ed43 7a03 	vstr	s15, [r3, #-12]
 800860e:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 8008612:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008616:	f103 0310 	add.w	r3, r3, #16
 800861a:	ed43 7a06 	vstr	s15, [r3, #-24]	; 0xffffffe8
 800861e:	ed54 7a05 	vldr	s15, [r4, #-20]	; 0xffffffec
 8008622:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008626:	ed43 7a05 	vstr	s15, [r3, #-20]	; 0xffffffec
 800862a:	d1e1      	bne.n	80085f0 <arm_offset_f32+0x10>
 800862c:	0136      	lsls	r6, r6, #4
 800862e:	4430      	add	r0, r6
 8008630:	4431      	add	r1, r6
 8008632:	f012 0203 	ands.w	r2, r2, #3
 8008636:	d015      	beq.n	8008664 <arm_offset_f32+0x84>
 8008638:	edd0 7a00 	vldr	s15, [r0]
 800863c:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008640:	3a01      	subs	r2, #1
 8008642:	edc1 7a00 	vstr	s15, [r1]
 8008646:	d00d      	beq.n	8008664 <arm_offset_f32+0x84>
 8008648:	edd0 7a01 	vldr	s15, [r0, #4]
 800864c:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008650:	2a01      	cmp	r2, #1
 8008652:	edc1 7a01 	vstr	s15, [r1, #4]
 8008656:	d005      	beq.n	8008664 <arm_offset_f32+0x84>
 8008658:	edd0 7a02 	vldr	s15, [r0, #8]
 800865c:	ee37 0a80 	vadd.f32	s0, s15, s0
 8008660:	ed81 0a02 	vstr	s0, [r1, #8]
 8008664:	bc70      	pop	{r4, r5, r6}
 8008666:	4770      	bx	lr

08008668 <arm_mult_f32>:
 8008668:	ea5f 0c93 	movs.w	ip, r3, lsr #2
 800866c:	b4f0      	push	{r4, r5, r6, r7}
 800866e:	d033      	beq.n	80086d8 <arm_mult_f32+0x70>
 8008670:	f100 0610 	add.w	r6, r0, #16
 8008674:	f101 0510 	add.w	r5, r1, #16
 8008678:	f102 0410 	add.w	r4, r2, #16
 800867c:	4667      	mov	r7, ip
 800867e:	ed15 7a04 	vldr	s14, [r5, #-16]
 8008682:	ed56 7a04 	vldr	s15, [r6, #-16]
 8008686:	ee67 7a87 	vmul.f32	s15, s15, s14
 800868a:	3f01      	subs	r7, #1
 800868c:	ed44 7a04 	vstr	s15, [r4, #-16]
 8008690:	ed15 7a03 	vldr	s14, [r5, #-12]
 8008694:	ed56 7a03 	vldr	s15, [r6, #-12]
 8008698:	ee67 7a87 	vmul.f32	s15, s15, s14
 800869c:	f106 0610 	add.w	r6, r6, #16
 80086a0:	ed44 7a03 	vstr	s15, [r4, #-12]
 80086a4:	ed15 7a02 	vldr	s14, [r5, #-8]
 80086a8:	ed56 7a06 	vldr	s15, [r6, #-24]	; 0xffffffe8
 80086ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80086b0:	f105 0510 	add.w	r5, r5, #16
 80086b4:	ed44 7a02 	vstr	s15, [r4, #-8]
 80086b8:	ed56 7a05 	vldr	s15, [r6, #-20]	; 0xffffffec
 80086bc:	ed15 7a05 	vldr	s14, [r5, #-20]	; 0xffffffec
 80086c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80086c4:	f104 0410 	add.w	r4, r4, #16
 80086c8:	ed44 7a05 	vstr	s15, [r4, #-20]	; 0xffffffec
 80086cc:	d1d7      	bne.n	800867e <arm_mult_f32+0x16>
 80086ce:	ea4f 140c 	mov.w	r4, ip, lsl #4
 80086d2:	4420      	add	r0, r4
 80086d4:	4421      	add	r1, r4
 80086d6:	4422      	add	r2, r4
 80086d8:	f013 0303 	ands.w	r3, r3, #3
 80086dc:	d01b      	beq.n	8008716 <arm_mult_f32+0xae>
 80086de:	edd1 7a00 	vldr	s15, [r1]
 80086e2:	ed90 7a00 	vldr	s14, [r0]
 80086e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80086ea:	3b01      	subs	r3, #1
 80086ec:	edc2 7a00 	vstr	s15, [r2]
 80086f0:	d011      	beq.n	8008716 <arm_mult_f32+0xae>
 80086f2:	edd0 7a01 	vldr	s15, [r0, #4]
 80086f6:	ed91 7a01 	vldr	s14, [r1, #4]
 80086fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80086fe:	2b01      	cmp	r3, #1
 8008700:	edc2 7a01 	vstr	s15, [r2, #4]
 8008704:	d007      	beq.n	8008716 <arm_mult_f32+0xae>
 8008706:	edd0 7a02 	vldr	s15, [r0, #8]
 800870a:	ed91 7a02 	vldr	s14, [r1, #8]
 800870e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008712:	edc2 7a02 	vstr	s15, [r2, #8]
 8008716:	bcf0      	pop	{r4, r5, r6, r7}
 8008718:	4770      	bx	lr
 800871a:	bf00      	nop

0800871c <arm_dot_prod_f32>:
 800871c:	b4f0      	push	{r4, r5, r6, r7}
 800871e:	0897      	lsrs	r7, r2, #2
 8008720:	eddf 5a29 	vldr	s11, [pc, #164]	; 80087c8 <arm_dot_prod_f32+0xac>
 8008724:	d02d      	beq.n	8008782 <arm_dot_prod_f32+0x66>
 8008726:	f100 0510 	add.w	r5, r0, #16
 800872a:	f101 0410 	add.w	r4, r1, #16
 800872e:	463e      	mov	r6, r7
 8008730:	ed55 6a04 	vldr	s13, [r5, #-16]
 8008734:	ed54 3a04 	vldr	s7, [r4, #-16]
 8008738:	ed15 7a03 	vldr	s14, [r5, #-12]
 800873c:	ed14 4a03 	vldr	s8, [r4, #-12]
 8008740:	ed55 7a02 	vldr	s15, [r5, #-8]
 8008744:	ed54 4a02 	vldr	s9, [r4, #-8]
 8008748:	ed15 6a01 	vldr	s12, [r5, #-4]
 800874c:	ed14 5a01 	vldr	s10, [r4, #-4]
 8008750:	ee66 6aa3 	vmul.f32	s13, s13, s7
 8008754:	ee27 7a04 	vmul.f32	s14, s14, s8
 8008758:	ee76 6aa5 	vadd.f32	s13, s13, s11
 800875c:	ee67 7aa4 	vmul.f32	s15, s15, s9
 8008760:	ee37 7a26 	vadd.f32	s14, s14, s13
 8008764:	ee66 6a05 	vmul.f32	s13, s12, s10
 8008768:	ee77 7a87 	vadd.f32	s15, s15, s14
 800876c:	3e01      	subs	r6, #1
 800876e:	f105 0510 	add.w	r5, r5, #16
 8008772:	ee76 5aa7 	vadd.f32	s11, s13, s15
 8008776:	f104 0410 	add.w	r4, r4, #16
 800877a:	d1d9      	bne.n	8008730 <arm_dot_prod_f32+0x14>
 800877c:	013f      	lsls	r7, r7, #4
 800877e:	4438      	add	r0, r7
 8008780:	4439      	add	r1, r7
 8008782:	f012 0203 	ands.w	r2, r2, #3
 8008786:	d01b      	beq.n	80087c0 <arm_dot_prod_f32+0xa4>
 8008788:	edd1 7a00 	vldr	s15, [r1]
 800878c:	ed90 7a00 	vldr	s14, [r0]
 8008790:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008794:	3a01      	subs	r2, #1
 8008796:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800879a:	d011      	beq.n	80087c0 <arm_dot_prod_f32+0xa4>
 800879c:	edd1 7a01 	vldr	s15, [r1, #4]
 80087a0:	ed90 7a01 	vldr	s14, [r0, #4]
 80087a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80087a8:	2a01      	cmp	r2, #1
 80087aa:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80087ae:	d007      	beq.n	80087c0 <arm_dot_prod_f32+0xa4>
 80087b0:	edd0 7a02 	vldr	s15, [r0, #8]
 80087b4:	ed91 7a02 	vldr	s14, [r1, #8]
 80087b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80087bc:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80087c0:	edc3 5a00 	vstr	s11, [r3]
 80087c4:	bcf0      	pop	{r4, r5, r6, r7}
 80087c6:	4770      	bx	lr
 80087c8:	00000000 	.word	0x00000000

080087cc <arm_radix8_butterfly_f32>:
 80087cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087d0:	ed2d 8b10 	vpush	{d8-d15}
 80087d4:	b095      	sub	sp, #84	; 0x54
 80087d6:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 80087da:	4603      	mov	r3, r0
 80087dc:	3304      	adds	r3, #4
 80087de:	ed9f bab9 	vldr	s22, [pc, #740]	; 8008ac4 <arm_radix8_butterfly_f32+0x2f8>
 80087e2:	9012      	str	r0, [sp, #72]	; 0x48
 80087e4:	468b      	mov	fp, r1
 80087e6:	9313      	str	r3, [sp, #76]	; 0x4c
 80087e8:	4689      	mov	r9, r1
 80087ea:	ea4f 06db 	mov.w	r6, fp, lsr #3
 80087ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80087f0:	960f      	str	r6, [sp, #60]	; 0x3c
 80087f2:	ea4f 1846 	mov.w	r8, r6, lsl #5
 80087f6:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 80087fa:	eb03 0508 	add.w	r5, r3, r8
 80087fe:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 8008802:	eb05 040e 	add.w	r4, r5, lr
 8008806:	0137      	lsls	r7, r6, #4
 8008808:	eba6 030a 	sub.w	r3, r6, sl
 800880c:	eb04 000e 	add.w	r0, r4, lr
 8008810:	44b2      	add	sl, r6
 8008812:	1d3a      	adds	r2, r7, #4
 8008814:	9702      	str	r7, [sp, #8]
 8008816:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800881a:	ea4f 07ca 	mov.w	r7, sl, lsl #3
 800881e:	ebae 0c06 	sub.w	ip, lr, r6
 8008822:	9703      	str	r7, [sp, #12]
 8008824:	eb03 0708 	add.w	r7, r3, r8
 8008828:	9701      	str	r7, [sp, #4]
 800882a:	ea4f 07cc 	mov.w	r7, ip, lsl #3
 800882e:	9706      	str	r7, [sp, #24]
 8008830:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8008832:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 8008836:	f10e 0104 	add.w	r1, lr, #4
 800883a:	4439      	add	r1, r7
 800883c:	443a      	add	r2, r7
 800883e:	0137      	lsls	r7, r6, #4
 8008840:	00f6      	lsls	r6, r6, #3
 8008842:	9704      	str	r7, [sp, #16]
 8008844:	9605      	str	r6, [sp, #20]
 8008846:	9f01      	ldr	r7, [sp, #4]
 8008848:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800884a:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 800884e:	f04f 0c00 	mov.w	ip, #0
 8008852:	edd4 6a00 	vldr	s13, [r4]
 8008856:	edd7 1a00 	vldr	s3, [r7]
 800885a:	ed16 aa01 	vldr	s20, [r6, #-4]
 800885e:	edd5 5a00 	vldr	s11, [r5]
 8008862:	ed52 9a01 	vldr	s19, [r2, #-4]
 8008866:	ed90 6a00 	vldr	s12, [r0]
 800886a:	ed51 7a01 	vldr	s15, [r1, #-4]
 800886e:	ed93 3a00 	vldr	s6, [r3]
 8008872:	ee39 0a86 	vadd.f32	s0, s19, s12
 8008876:	ee33 2a21 	vadd.f32	s4, s6, s3
 800887a:	ee37 5aa6 	vadd.f32	s10, s15, s13
 800887e:	ee7a 4a25 	vadd.f32	s9, s20, s11
 8008882:	ee35 7a02 	vadd.f32	s14, s10, s4
 8008886:	ee34 4a80 	vadd.f32	s8, s9, s0
 800888a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800888e:	ee74 6a07 	vadd.f32	s13, s8, s14
 8008892:	ee34 4a47 	vsub.f32	s8, s8, s14
 8008896:	ed46 6a01 	vstr	s13, [r6, #-4]
 800889a:	ed85 4a00 	vstr	s8, [r5]
 800889e:	edd1 6a00 	vldr	s13, [r1]
 80088a2:	ed94 9a01 	vldr	s18, [r4, #4]
 80088a6:	edd3 2a01 	vldr	s5, [r3, #4]
 80088aa:	edd7 8a01 	vldr	s17, [r7, #4]
 80088ae:	edd6 0a00 	vldr	s1, [r6]
 80088b2:	edd5 3a01 	vldr	s7, [r5, #4]
 80088b6:	ed90 8a01 	vldr	s16, [r0, #4]
 80088ba:	ed92 7a00 	vldr	s14, [r2]
 80088be:	ee33 3a61 	vsub.f32	s6, s6, s3
 80088c2:	ee36 4ac9 	vsub.f32	s8, s13, s18
 80088c6:	ee72 aae8 	vsub.f32	s21, s5, s17
 80088ca:	ee77 1ac3 	vsub.f32	s3, s15, s6
 80088ce:	ee34 1a2a 	vadd.f32	s2, s8, s21
 80088d2:	ee77 7a83 	vadd.f32	s15, s15, s6
 80088d6:	ee34 4a6a 	vsub.f32	s8, s8, s21
 80088da:	ee30 3aa3 	vadd.f32	s6, s1, s7
 80088de:	ee39 6ac6 	vsub.f32	s12, s19, s12
 80088e2:	ee70 3ae3 	vsub.f32	s7, s1, s7
 80088e6:	ee72 2aa8 	vadd.f32	s5, s5, s17
 80088ea:	ee77 0a08 	vadd.f32	s1, s14, s16
 80088ee:	ee21 1a0b 	vmul.f32	s2, s2, s22
 80088f2:	ee37 7a48 	vsub.f32	s14, s14, s16
 80088f6:	ee61 1a8b 	vmul.f32	s3, s3, s22
 80088fa:	ee7a 5a65 	vsub.f32	s11, s20, s11
 80088fe:	ee76 6a89 	vadd.f32	s13, s13, s18
 8008902:	ee24 4a0b 	vmul.f32	s8, s8, s22
 8008906:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800890a:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800890e:	ee35 5a42 	vsub.f32	s10, s10, s4
 8008912:	ee36 0aa2 	vadd.f32	s0, s13, s5
 8008916:	ee33 2a20 	vadd.f32	s4, s6, s1
 800891a:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800891e:	ee33 3a60 	vsub.f32	s6, s6, s1
 8008922:	ee75 2aa1 	vadd.f32	s5, s11, s3
 8008926:	ee77 0a01 	vadd.f32	s1, s14, s2
 800892a:	ee75 5ae1 	vsub.f32	s11, s11, s3
 800892e:	ee37 7a41 	vsub.f32	s14, s14, s2
 8008932:	ee73 1a84 	vadd.f32	s3, s7, s8
 8008936:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800893a:	ee76 3a27 	vadd.f32	s7, s12, s15
 800893e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8008942:	ee32 8a00 	vadd.f32	s16, s4, s0
 8008946:	ee33 1a45 	vsub.f32	s2, s6, s10
 800894a:	ee32 2a40 	vsub.f32	s4, s4, s0
 800894e:	ee35 5a03 	vadd.f32	s10, s10, s6
 8008952:	ee34 0aa6 	vadd.f32	s0, s9, s13
 8008956:	ee32 3aa0 	vadd.f32	s6, s5, s1
 800895a:	ee74 6ae6 	vsub.f32	s13, s9, s13
 800895e:	ee34 6a67 	vsub.f32	s12, s8, s15
 8008962:	ee75 4a87 	vadd.f32	s9, s11, s14
 8008966:	ee72 2ae0 	vsub.f32	s5, s5, s1
 800896a:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800896e:	ee77 7a84 	vadd.f32	s15, s15, s8
 8008972:	ee71 5ae3 	vsub.f32	s11, s3, s7
 8008976:	44dc      	add	ip, fp
 8008978:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800897c:	45e1      	cmp	r9, ip
 800897e:	ed86 8a00 	vstr	s16, [r6]
 8008982:	ed85 2a01 	vstr	s4, [r5, #4]
 8008986:	4456      	add	r6, sl
 8008988:	ed02 0a01 	vstr	s0, [r2, #-4]
 800898c:	4455      	add	r5, sl
 800898e:	edc0 6a00 	vstr	s13, [r0]
 8008992:	ed82 1a00 	vstr	s2, [r2]
 8008996:	ed80 5a01 	vstr	s10, [r0, #4]
 800899a:	4452      	add	r2, sl
 800899c:	ed01 3a01 	vstr	s6, [r1, #-4]
 80089a0:	4450      	add	r0, sl
 80089a2:	edc7 2a00 	vstr	s5, [r7]
 80089a6:	edc4 4a00 	vstr	s9, [r4]
 80089aa:	ed83 7a00 	vstr	s14, [r3]
 80089ae:	edc1 5a00 	vstr	s11, [r1]
 80089b2:	edc7 3a01 	vstr	s7, [r7, #4]
 80089b6:	4451      	add	r1, sl
 80089b8:	ed84 6a01 	vstr	s12, [r4, #4]
 80089bc:	4457      	add	r7, sl
 80089be:	edc3 7a01 	vstr	s15, [r3, #4]
 80089c2:	4454      	add	r4, sl
 80089c4:	4453      	add	r3, sl
 80089c6:	f63f af44 	bhi.w	8008852 <arm_radix8_butterfly_f32+0x86>
 80089ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80089cc:	2b07      	cmp	r3, #7
 80089ce:	f240 81b7 	bls.w	8008d40 <arm_radix8_butterfly_f32+0x574>
 80089d2:	9b06      	ldr	r3, [sp, #24]
 80089d4:	9903      	ldr	r1, [sp, #12]
 80089d6:	9812      	ldr	r0, [sp, #72]	; 0x48
 80089d8:	9e05      	ldr	r6, [sp, #20]
 80089da:	9a04      	ldr	r2, [sp, #16]
 80089dc:	f103 0c08 	add.w	ip, r3, #8
 80089e0:	9b02      	ldr	r3, [sp, #8]
 80089e2:	3108      	adds	r1, #8
 80089e4:	f108 0808 	add.w	r8, r8, #8
 80089e8:	1841      	adds	r1, r0, r1
 80089ea:	3608      	adds	r6, #8
 80089ec:	330c      	adds	r3, #12
 80089ee:	4604      	mov	r4, r0
 80089f0:	4444      	add	r4, r8
 80089f2:	18c3      	adds	r3, r0, r3
 80089f4:	9109      	str	r1, [sp, #36]	; 0x24
 80089f6:	1981      	adds	r1, r0, r6
 80089f8:	f10e 0e08 	add.w	lr, lr, #8
 80089fc:	3208      	adds	r2, #8
 80089fe:	940b      	str	r4, [sp, #44]	; 0x2c
 8008a00:	9107      	str	r1, [sp, #28]
 8008a02:	4604      	mov	r4, r0
 8008a04:	4601      	mov	r1, r0
 8008a06:	9304      	str	r3, [sp, #16]
 8008a08:	f100 030c 	add.w	r3, r0, #12
 8008a0c:	4474      	add	r4, lr
 8008a0e:	f04f 0801 	mov.w	r8, #1
 8008a12:	1882      	adds	r2, r0, r2
 8008a14:	4461      	add	r1, ip
 8008a16:	9305      	str	r3, [sp, #20]
 8008a18:	464b      	mov	r3, r9
 8008a1a:	940a      	str	r4, [sp, #40]	; 0x28
 8008a1c:	46c1      	mov	r9, r8
 8008a1e:	9208      	str	r2, [sp, #32]
 8008a20:	46d8      	mov	r8, fp
 8008a22:	9106      	str	r1, [sp, #24]
 8008a24:	f04f 0e00 	mov.w	lr, #0
 8008a28:	469b      	mov	fp, r3
 8008a2a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008a2c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008a2e:	449e      	add	lr, r3
 8008a30:	ea4f 03ce 	mov.w	r3, lr, lsl #3
 8008a34:	441a      	add	r2, r3
 8008a36:	920e      	str	r2, [sp, #56]	; 0x38
 8008a38:	441a      	add	r2, r3
 8008a3a:	18d4      	adds	r4, r2, r3
 8008a3c:	18e5      	adds	r5, r4, r3
 8008a3e:	18ee      	adds	r6, r5, r3
 8008a40:	18f7      	adds	r7, r6, r3
 8008a42:	eb07 0c03 	add.w	ip, r7, r3
 8008a46:	920d      	str	r2, [sp, #52]	; 0x34
 8008a48:	ebae 028e 	sub.w	r2, lr, lr, lsl #2
 8008a4c:	eb0c 1102 	add.w	r1, ip, r2, lsl #4
 8008a50:	910c      	str	r1, [sp, #48]	; 0x30
 8008a52:	4419      	add	r1, r3
 8008a54:	9103      	str	r1, [sp, #12]
 8008a56:	4419      	add	r1, r3
 8008a58:	18ca      	adds	r2, r1, r3
 8008a5a:	9202      	str	r2, [sp, #8]
 8008a5c:	441a      	add	r2, r3
 8008a5e:	18d0      	adds	r0, r2, r3
 8008a60:	ed92 ea01 	vldr	s28, [r2, #4]
 8008a64:	9a02      	ldr	r2, [sp, #8]
 8008a66:	edd4 7a00 	vldr	s15, [r4]
 8008a6a:	edd2 da01 	vldr	s27, [r2, #4]
 8008a6e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008a70:	ed91 da01 	vldr	s26, [r1, #4]
 8008a74:	ed92 ca01 	vldr	s24, [r2, #4]
 8008a78:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008a7a:	9903      	ldr	r1, [sp, #12]
 8008a7c:	edcd 7a03 	vstr	s15, [sp, #12]
 8008a80:	edd2 7a00 	vldr	s15, [r2]
 8008a84:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008a86:	edcd 7a02 	vstr	s15, [sp, #8]
 8008a8a:	edd2 7a00 	vldr	s15, [r2]
 8008a8e:	edd0 ea01 	vldr	s29, [r0, #4]
 8008a92:	edd1 ca01 	vldr	s25, [r1, #4]
 8008a96:	eddc ba00 	vldr	s23, [ip]
 8008a9a:	edd7 aa00 	vldr	s21, [r7]
 8008a9e:	ed96 aa00 	vldr	s20, [r6]
 8008aa2:	edd5 9a00 	vldr	s19, [r5]
 8008aa6:	edcd 7a01 	vstr	s15, [sp, #4]
 8008aaa:	4403      	add	r3, r0
 8008aac:	ed93 fa01 	vldr	s30, [r3, #4]
 8008ab0:	e9dd 7604 	ldrd	r7, r6, [sp, #16]
 8008ab4:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 8008ab8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008abc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008ac0:	46cc      	mov	ip, r9
 8008ac2:	e001      	b.n	8008ac8 <arm_radix8_butterfly_f32+0x2fc>
 8008ac4:	3f3504f3 	.word	0x3f3504f3
 8008ac8:	ed91 6a00 	vldr	s12, [r1]
 8008acc:	ed93 5a00 	vldr	s10, [r3]
 8008ad0:	edd0 fa00 	vldr	s31, [r0]
 8008ad4:	edd4 7a00 	vldr	s15, [r4]
 8008ad8:	ed95 7a00 	vldr	s14, [r5]
 8008adc:	ed56 3a01 	vldr	s7, [r6, #-4]
 8008ae0:	ed17 3a01 	vldr	s6, [r7, #-4]
 8008ae4:	ed92 2a00 	vldr	s4, [r2]
 8008ae8:	ed96 0a00 	vldr	s0, [r6]
 8008aec:	ee33 8a85 	vadd.f32	s16, s7, s10
 8008af0:	ee32 1a06 	vadd.f32	s2, s4, s12
 8008af4:	ee33 4a2f 	vadd.f32	s8, s6, s31
 8008af8:	ee77 4a87 	vadd.f32	s9, s15, s14
 8008afc:	ee78 1a04 	vadd.f32	s3, s16, s8
 8008b00:	ee71 6a24 	vadd.f32	s13, s2, s9
 8008b04:	ee32 2a46 	vsub.f32	s4, s4, s12
 8008b08:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8008b0c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008b10:	ed06 6a01 	vstr	s12, [r6, #-4]
 8008b14:	edd4 8a01 	vldr	s17, [r4, #4]
 8008b18:	ed92 9a01 	vldr	s18, [r2, #4]
 8008b1c:	edd7 0a00 	vldr	s1, [r7]
 8008b20:	edd1 2a01 	vldr	s5, [r1, #4]
 8008b24:	ed95 7a01 	vldr	s14, [r5, #4]
 8008b28:	ed93 6a01 	vldr	s12, [r3, #4]
 8008b2c:	edd0 5a01 	vldr	s11, [r0, #4]
 8008b30:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8008b34:	ee33 3a6f 	vsub.f32	s6, s6, s31
 8008b38:	ee39 5a62 	vsub.f32	s10, s18, s5
 8008b3c:	ee78 fac7 	vsub.f32	s31, s17, s14
 8008b40:	ee38 4a44 	vsub.f32	s8, s16, s8
 8008b44:	ee38 7a87 	vadd.f32	s14, s17, s14
 8008b48:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8008b4c:	ee79 2a22 	vadd.f32	s5, s18, s5
 8008b50:	ee32 9a27 	vadd.f32	s18, s4, s15
 8008b54:	ee72 7a67 	vsub.f32	s15, s4, s15
 8008b58:	ee30 2a06 	vadd.f32	s4, s0, s12
 8008b5c:	ee75 8a6f 	vsub.f32	s17, s10, s31
 8008b60:	ee71 4a64 	vsub.f32	s9, s2, s9
 8008b64:	ee35 5a2f 	vadd.f32	s10, s10, s31
 8008b68:	ee32 1a08 	vadd.f32	s2, s4, s16
 8008b6c:	ee72 fa87 	vadd.f32	s31, s5, s14
 8008b70:	ee32 2a48 	vsub.f32	s4, s4, s16
 8008b74:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8008b78:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8008b7c:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8008b80:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8008b84:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8008b88:	ee29 9a0b 	vmul.f32	s18, s18, s22
 8008b8c:	ee71 1a6f 	vsub.f32	s3, s2, s31
 8008b90:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8008b94:	ee30 6a46 	vsub.f32	s12, s0, s12
 8008b98:	ee74 0a22 	vadd.f32	s1, s8, s5
 8008b9c:	ee36 0a28 	vadd.f32	s0, s12, s17
 8008ba0:	ee74 2a62 	vsub.f32	s5, s8, s5
 8008ba4:	ee36 6a68 	vsub.f32	s12, s12, s17
 8008ba8:	ee32 4a64 	vsub.f32	s8, s4, s9
 8008bac:	ee73 8a09 	vadd.f32	s17, s6, s18
 8008bb0:	ee74 4a82 	vadd.f32	s9, s9, s4
 8008bb4:	ee33 9a49 	vsub.f32	s18, s6, s18
 8008bb8:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 8008bbc:	ee35 3a85 	vadd.f32	s6, s11, s10
 8008bc0:	ee75 5ac5 	vsub.f32	s11, s11, s10
 8008bc4:	ee33 5aa7 	vadd.f32	s10, s7, s15
 8008bc8:	ee73 7ae7 	vsub.f32	s15, s7, s15
 8008bcc:	ee69 3aa6 	vmul.f32	s7, s19, s13
 8008bd0:	ee30 7a68 	vsub.f32	s14, s0, s17
 8008bd4:	ee35 8a03 	vadd.f32	s16, s10, s6
 8008bd8:	ee38 0a80 	vadd.f32	s0, s17, s0
 8008bdc:	ee73 3a82 	vadd.f32	s7, s7, s4
 8008be0:	ee69 8aa1 	vmul.f32	s17, s19, s3
 8008be4:	ed9d 2a01 	vldr	s4, [sp, #4]
 8008be8:	eddd 1a02 	vldr	s3, [sp, #8]
 8008bec:	ee35 5a43 	vsub.f32	s10, s10, s6
 8008bf0:	ee71 fa2f 	vadd.f32	s31, s2, s31
 8008bf4:	ee37 3aa5 	vadd.f32	s6, s15, s11
 8008bf8:	ee21 1aa0 	vmul.f32	s2, s3, s1
 8008bfc:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8008c00:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 8008c04:	ee76 5a49 	vsub.f32	s11, s12, s18
 8008c08:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 8008c0c:	ee39 6a06 	vadd.f32	s12, s18, s12
 8008c10:	ee2c 9a84 	vmul.f32	s18, s25, s8
 8008c14:	ee21 4a84 	vmul.f32	s8, s3, s8
 8008c18:	ee6c 1a07 	vmul.f32	s3, s24, s14
 8008c1c:	ee22 7a07 	vmul.f32	s14, s4, s14
 8008c20:	ee22 2a08 	vmul.f32	s4, s4, s16
 8008c24:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8008c28:	ee78 6ae6 	vsub.f32	s13, s17, s13
 8008c2c:	ee31 1a09 	vadd.f32	s2, s2, s18
 8008c30:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 8008c34:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 8008c38:	ee74 0a60 	vsub.f32	s1, s8, s1
 8008c3c:	ee37 7a48 	vsub.f32	s14, s14, s16
 8008c40:	ee2f 4a00 	vmul.f32	s8, s30, s0
 8008c44:	ee2b 8a85 	vmul.f32	s16, s23, s10
 8008c48:	ee72 1a21 	vadd.f32	s3, s4, s3
 8008c4c:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 8008c50:	ee38 2a89 	vadd.f32	s4, s17, s18
 8008c54:	ee2f 5a05 	vmul.f32	s10, s30, s10
 8008c58:	ee38 8a04 	vadd.f32	s16, s16, s8
 8008c5c:	ee2e 9a25 	vmul.f32	s18, s28, s11
 8008c60:	ee2a 4a25 	vmul.f32	s8, s20, s11
 8008c64:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 8008c68:	eddd 5a03 	vldr	s11, [sp, #12]
 8008c6c:	edc6 fa00 	vstr	s31, [r6]
 8008c70:	ee2b 0a80 	vmul.f32	s0, s23, s0
 8008c74:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8008c78:	ee30 0a45 	vsub.f32	s0, s0, s10
 8008c7c:	ee6a 4a03 	vmul.f32	s9, s20, s6
 8008c80:	ee65 8aa7 	vmul.f32	s17, s11, s15
 8008c84:	ee2d 5a06 	vmul.f32	s10, s26, s12
 8008c88:	ee2e 3a03 	vmul.f32	s6, s28, s6
 8008c8c:	ee6d 7a27 	vmul.f32	s15, s26, s15
 8008c90:	ee25 6a86 	vmul.f32	s12, s11, s12
 8008c94:	ee74 4a89 	vadd.f32	s9, s9, s18
 8008c98:	ee34 3a43 	vsub.f32	s6, s8, s6
 8008c9c:	ee78 8a85 	vadd.f32	s17, s17, s10
 8008ca0:	ee36 6a67 	vsub.f32	s12, s12, s15
 8008ca4:	44c4      	add	ip, r8
 8008ca6:	45e3      	cmp	fp, ip
 8008ca8:	edc3 3a00 	vstr	s7, [r3]
 8008cac:	edc3 6a01 	vstr	s13, [r3, #4]
 8008cb0:	4456      	add	r6, sl
 8008cb2:	ed07 1a01 	vstr	s2, [r7, #-4]
 8008cb6:	edc7 0a00 	vstr	s1, [r7]
 8008cba:	4453      	add	r3, sl
 8008cbc:	ed80 2a00 	vstr	s4, [r0]
 8008cc0:	edc0 2a01 	vstr	s5, [r0, #4]
 8008cc4:	4457      	add	r7, sl
 8008cc6:	edc2 1a00 	vstr	s3, [r2]
 8008cca:	ed82 7a01 	vstr	s14, [r2, #4]
 8008cce:	4450      	add	r0, sl
 8008cd0:	ed85 8a00 	vstr	s16, [r5]
 8008cd4:	ed85 0a01 	vstr	s0, [r5, #4]
 8008cd8:	4452      	add	r2, sl
 8008cda:	edc1 4a00 	vstr	s9, [r1]
 8008cde:	4455      	add	r5, sl
 8008ce0:	ed81 3a01 	vstr	s6, [r1, #4]
 8008ce4:	edc4 8a00 	vstr	s17, [r4]
 8008ce8:	ed84 6a01 	vstr	s12, [r4, #4]
 8008cec:	4451      	add	r1, sl
 8008cee:	4454      	add	r4, sl
 8008cf0:	f63f aeea 	bhi.w	8008ac8 <arm_radix8_butterfly_f32+0x2fc>
 8008cf4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008cf6:	3308      	adds	r3, #8
 8008cf8:	930b      	str	r3, [sp, #44]	; 0x2c
 8008cfa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cfc:	3308      	adds	r3, #8
 8008cfe:	930a      	str	r3, [sp, #40]	; 0x28
 8008d00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d02:	3308      	adds	r3, #8
 8008d04:	9309      	str	r3, [sp, #36]	; 0x24
 8008d06:	9b08      	ldr	r3, [sp, #32]
 8008d08:	3308      	adds	r3, #8
 8008d0a:	9308      	str	r3, [sp, #32]
 8008d0c:	9b07      	ldr	r3, [sp, #28]
 8008d0e:	3308      	adds	r3, #8
 8008d10:	9307      	str	r3, [sp, #28]
 8008d12:	9b06      	ldr	r3, [sp, #24]
 8008d14:	3308      	adds	r3, #8
 8008d16:	9306      	str	r3, [sp, #24]
 8008d18:	9b05      	ldr	r3, [sp, #20]
 8008d1a:	3308      	adds	r3, #8
 8008d1c:	9305      	str	r3, [sp, #20]
 8008d1e:	9b04      	ldr	r3, [sp, #16]
 8008d20:	3308      	adds	r3, #8
 8008d22:	9304      	str	r3, [sp, #16]
 8008d24:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008d26:	f109 0901 	add.w	r9, r9, #1
 8008d2a:	454b      	cmp	r3, r9
 8008d2c:	f47f ae7d 	bne.w	8008a2a <arm_radix8_butterfly_f32+0x25e>
 8008d30:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008d32:	00db      	lsls	r3, r3, #3
 8008d34:	b29b      	uxth	r3, r3
 8008d36:	46d9      	mov	r9, fp
 8008d38:	9310      	str	r3, [sp, #64]	; 0x40
 8008d3a:	f8dd b03c 	ldr.w	fp, [sp, #60]	; 0x3c
 8008d3e:	e554      	b.n	80087ea <arm_radix8_butterfly_f32+0x1e>
 8008d40:	b015      	add	sp, #84	; 0x54
 8008d42:	ecbd 8b10 	vpop	{d8-d15}
 8008d46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d4a:	bf00      	nop

08008d4c <calloc>:
 8008d4c:	4b02      	ldr	r3, [pc, #8]	; (8008d58 <calloc+0xc>)
 8008d4e:	460a      	mov	r2, r1
 8008d50:	4601      	mov	r1, r0
 8008d52:	6818      	ldr	r0, [r3, #0]
 8008d54:	f000 b802 	b.w	8008d5c <_calloc_r>
 8008d58:	20000074 	.word	0x20000074

08008d5c <_calloc_r>:
 8008d5c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008d5e:	fba1 2402 	umull	r2, r4, r1, r2
 8008d62:	b94c      	cbnz	r4, 8008d78 <_calloc_r+0x1c>
 8008d64:	4611      	mov	r1, r2
 8008d66:	9201      	str	r2, [sp, #4]
 8008d68:	f000 f82e 	bl	8008dc8 <_malloc_r>
 8008d6c:	9a01      	ldr	r2, [sp, #4]
 8008d6e:	4605      	mov	r5, r0
 8008d70:	b930      	cbnz	r0, 8008d80 <_calloc_r+0x24>
 8008d72:	4628      	mov	r0, r5
 8008d74:	b003      	add	sp, #12
 8008d76:	bd30      	pop	{r4, r5, pc}
 8008d78:	220c      	movs	r2, #12
 8008d7a:	6002      	str	r2, [r0, #0]
 8008d7c:	2500      	movs	r5, #0
 8008d7e:	e7f8      	b.n	8008d72 <_calloc_r+0x16>
 8008d80:	4621      	mov	r1, r4
 8008d82:	f000 ff11 	bl	8009ba8 <memset>
 8008d86:	e7f4      	b.n	8008d72 <_calloc_r+0x16>

08008d88 <sbrk_aligned>:
 8008d88:	b570      	push	{r4, r5, r6, lr}
 8008d8a:	4e0e      	ldr	r6, [pc, #56]	; (8008dc4 <sbrk_aligned+0x3c>)
 8008d8c:	460c      	mov	r4, r1
 8008d8e:	6831      	ldr	r1, [r6, #0]
 8008d90:	4605      	mov	r5, r0
 8008d92:	b911      	cbnz	r1, 8008d9a <sbrk_aligned+0x12>
 8008d94:	f000 ff48 	bl	8009c28 <_sbrk_r>
 8008d98:	6030      	str	r0, [r6, #0]
 8008d9a:	4621      	mov	r1, r4
 8008d9c:	4628      	mov	r0, r5
 8008d9e:	f000 ff43 	bl	8009c28 <_sbrk_r>
 8008da2:	1c43      	adds	r3, r0, #1
 8008da4:	d00a      	beq.n	8008dbc <sbrk_aligned+0x34>
 8008da6:	1cc4      	adds	r4, r0, #3
 8008da8:	f024 0403 	bic.w	r4, r4, #3
 8008dac:	42a0      	cmp	r0, r4
 8008dae:	d007      	beq.n	8008dc0 <sbrk_aligned+0x38>
 8008db0:	1a21      	subs	r1, r4, r0
 8008db2:	4628      	mov	r0, r5
 8008db4:	f000 ff38 	bl	8009c28 <_sbrk_r>
 8008db8:	3001      	adds	r0, #1
 8008dba:	d101      	bne.n	8008dc0 <sbrk_aligned+0x38>
 8008dbc:	f04f 34ff 	mov.w	r4, #4294967295
 8008dc0:	4620      	mov	r0, r4
 8008dc2:	bd70      	pop	{r4, r5, r6, pc}
 8008dc4:	20007934 	.word	0x20007934

08008dc8 <_malloc_r>:
 8008dc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008dcc:	1ccd      	adds	r5, r1, #3
 8008dce:	f025 0503 	bic.w	r5, r5, #3
 8008dd2:	3508      	adds	r5, #8
 8008dd4:	2d0c      	cmp	r5, #12
 8008dd6:	bf38      	it	cc
 8008dd8:	250c      	movcc	r5, #12
 8008dda:	2d00      	cmp	r5, #0
 8008ddc:	4607      	mov	r7, r0
 8008dde:	db01      	blt.n	8008de4 <_malloc_r+0x1c>
 8008de0:	42a9      	cmp	r1, r5
 8008de2:	d905      	bls.n	8008df0 <_malloc_r+0x28>
 8008de4:	230c      	movs	r3, #12
 8008de6:	603b      	str	r3, [r7, #0]
 8008de8:	2600      	movs	r6, #0
 8008dea:	4630      	mov	r0, r6
 8008dec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008df0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008ec4 <_malloc_r+0xfc>
 8008df4:	f000 f868 	bl	8008ec8 <__malloc_lock>
 8008df8:	f8d8 3000 	ldr.w	r3, [r8]
 8008dfc:	461c      	mov	r4, r3
 8008dfe:	bb5c      	cbnz	r4, 8008e58 <_malloc_r+0x90>
 8008e00:	4629      	mov	r1, r5
 8008e02:	4638      	mov	r0, r7
 8008e04:	f7ff ffc0 	bl	8008d88 <sbrk_aligned>
 8008e08:	1c43      	adds	r3, r0, #1
 8008e0a:	4604      	mov	r4, r0
 8008e0c:	d155      	bne.n	8008eba <_malloc_r+0xf2>
 8008e0e:	f8d8 4000 	ldr.w	r4, [r8]
 8008e12:	4626      	mov	r6, r4
 8008e14:	2e00      	cmp	r6, #0
 8008e16:	d145      	bne.n	8008ea4 <_malloc_r+0xdc>
 8008e18:	2c00      	cmp	r4, #0
 8008e1a:	d048      	beq.n	8008eae <_malloc_r+0xe6>
 8008e1c:	6823      	ldr	r3, [r4, #0]
 8008e1e:	4631      	mov	r1, r6
 8008e20:	4638      	mov	r0, r7
 8008e22:	eb04 0903 	add.w	r9, r4, r3
 8008e26:	f000 feff 	bl	8009c28 <_sbrk_r>
 8008e2a:	4581      	cmp	r9, r0
 8008e2c:	d13f      	bne.n	8008eae <_malloc_r+0xe6>
 8008e2e:	6821      	ldr	r1, [r4, #0]
 8008e30:	1a6d      	subs	r5, r5, r1
 8008e32:	4629      	mov	r1, r5
 8008e34:	4638      	mov	r0, r7
 8008e36:	f7ff ffa7 	bl	8008d88 <sbrk_aligned>
 8008e3a:	3001      	adds	r0, #1
 8008e3c:	d037      	beq.n	8008eae <_malloc_r+0xe6>
 8008e3e:	6823      	ldr	r3, [r4, #0]
 8008e40:	442b      	add	r3, r5
 8008e42:	6023      	str	r3, [r4, #0]
 8008e44:	f8d8 3000 	ldr.w	r3, [r8]
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d038      	beq.n	8008ebe <_malloc_r+0xf6>
 8008e4c:	685a      	ldr	r2, [r3, #4]
 8008e4e:	42a2      	cmp	r2, r4
 8008e50:	d12b      	bne.n	8008eaa <_malloc_r+0xe2>
 8008e52:	2200      	movs	r2, #0
 8008e54:	605a      	str	r2, [r3, #4]
 8008e56:	e00f      	b.n	8008e78 <_malloc_r+0xb0>
 8008e58:	6822      	ldr	r2, [r4, #0]
 8008e5a:	1b52      	subs	r2, r2, r5
 8008e5c:	d41f      	bmi.n	8008e9e <_malloc_r+0xd6>
 8008e5e:	2a0b      	cmp	r2, #11
 8008e60:	d917      	bls.n	8008e92 <_malloc_r+0xca>
 8008e62:	1961      	adds	r1, r4, r5
 8008e64:	42a3      	cmp	r3, r4
 8008e66:	6025      	str	r5, [r4, #0]
 8008e68:	bf18      	it	ne
 8008e6a:	6059      	strne	r1, [r3, #4]
 8008e6c:	6863      	ldr	r3, [r4, #4]
 8008e6e:	bf08      	it	eq
 8008e70:	f8c8 1000 	streq.w	r1, [r8]
 8008e74:	5162      	str	r2, [r4, r5]
 8008e76:	604b      	str	r3, [r1, #4]
 8008e78:	4638      	mov	r0, r7
 8008e7a:	f104 060b 	add.w	r6, r4, #11
 8008e7e:	f000 f829 	bl	8008ed4 <__malloc_unlock>
 8008e82:	f026 0607 	bic.w	r6, r6, #7
 8008e86:	1d23      	adds	r3, r4, #4
 8008e88:	1af2      	subs	r2, r6, r3
 8008e8a:	d0ae      	beq.n	8008dea <_malloc_r+0x22>
 8008e8c:	1b9b      	subs	r3, r3, r6
 8008e8e:	50a3      	str	r3, [r4, r2]
 8008e90:	e7ab      	b.n	8008dea <_malloc_r+0x22>
 8008e92:	42a3      	cmp	r3, r4
 8008e94:	6862      	ldr	r2, [r4, #4]
 8008e96:	d1dd      	bne.n	8008e54 <_malloc_r+0x8c>
 8008e98:	f8c8 2000 	str.w	r2, [r8]
 8008e9c:	e7ec      	b.n	8008e78 <_malloc_r+0xb0>
 8008e9e:	4623      	mov	r3, r4
 8008ea0:	6864      	ldr	r4, [r4, #4]
 8008ea2:	e7ac      	b.n	8008dfe <_malloc_r+0x36>
 8008ea4:	4634      	mov	r4, r6
 8008ea6:	6876      	ldr	r6, [r6, #4]
 8008ea8:	e7b4      	b.n	8008e14 <_malloc_r+0x4c>
 8008eaa:	4613      	mov	r3, r2
 8008eac:	e7cc      	b.n	8008e48 <_malloc_r+0x80>
 8008eae:	230c      	movs	r3, #12
 8008eb0:	603b      	str	r3, [r7, #0]
 8008eb2:	4638      	mov	r0, r7
 8008eb4:	f000 f80e 	bl	8008ed4 <__malloc_unlock>
 8008eb8:	e797      	b.n	8008dea <_malloc_r+0x22>
 8008eba:	6025      	str	r5, [r4, #0]
 8008ebc:	e7dc      	b.n	8008e78 <_malloc_r+0xb0>
 8008ebe:	605b      	str	r3, [r3, #4]
 8008ec0:	deff      	udf	#255	; 0xff
 8008ec2:	bf00      	nop
 8008ec4:	20007930 	.word	0x20007930

08008ec8 <__malloc_lock>:
 8008ec8:	4801      	ldr	r0, [pc, #4]	; (8008ed0 <__malloc_lock+0x8>)
 8008eca:	f000 bef9 	b.w	8009cc0 <__retarget_lock_acquire_recursive>
 8008ece:	bf00      	nop
 8008ed0:	20007a78 	.word	0x20007a78

08008ed4 <__malloc_unlock>:
 8008ed4:	4801      	ldr	r0, [pc, #4]	; (8008edc <__malloc_unlock+0x8>)
 8008ed6:	f000 bef4 	b.w	8009cc2 <__retarget_lock_release_recursive>
 8008eda:	bf00      	nop
 8008edc:	20007a78 	.word	0x20007a78

08008ee0 <__cvt>:
 8008ee0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008ee4:	ec55 4b10 	vmov	r4, r5, d0
 8008ee8:	2d00      	cmp	r5, #0
 8008eea:	460e      	mov	r6, r1
 8008eec:	4619      	mov	r1, r3
 8008eee:	462b      	mov	r3, r5
 8008ef0:	bfbb      	ittet	lt
 8008ef2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008ef6:	461d      	movlt	r5, r3
 8008ef8:	2300      	movge	r3, #0
 8008efa:	232d      	movlt	r3, #45	; 0x2d
 8008efc:	700b      	strb	r3, [r1, #0]
 8008efe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008f00:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008f04:	4691      	mov	r9, r2
 8008f06:	f023 0820 	bic.w	r8, r3, #32
 8008f0a:	bfbc      	itt	lt
 8008f0c:	4622      	movlt	r2, r4
 8008f0e:	4614      	movlt	r4, r2
 8008f10:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008f14:	d005      	beq.n	8008f22 <__cvt+0x42>
 8008f16:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008f1a:	d100      	bne.n	8008f1e <__cvt+0x3e>
 8008f1c:	3601      	adds	r6, #1
 8008f1e:	2102      	movs	r1, #2
 8008f20:	e000      	b.n	8008f24 <__cvt+0x44>
 8008f22:	2103      	movs	r1, #3
 8008f24:	ab03      	add	r3, sp, #12
 8008f26:	9301      	str	r3, [sp, #4]
 8008f28:	ab02      	add	r3, sp, #8
 8008f2a:	9300      	str	r3, [sp, #0]
 8008f2c:	ec45 4b10 	vmov	d0, r4, r5
 8008f30:	4653      	mov	r3, sl
 8008f32:	4632      	mov	r2, r6
 8008f34:	f000 ff84 	bl	8009e40 <_dtoa_r>
 8008f38:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008f3c:	4607      	mov	r7, r0
 8008f3e:	d102      	bne.n	8008f46 <__cvt+0x66>
 8008f40:	f019 0f01 	tst.w	r9, #1
 8008f44:	d022      	beq.n	8008f8c <__cvt+0xac>
 8008f46:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008f4a:	eb07 0906 	add.w	r9, r7, r6
 8008f4e:	d110      	bne.n	8008f72 <__cvt+0x92>
 8008f50:	783b      	ldrb	r3, [r7, #0]
 8008f52:	2b30      	cmp	r3, #48	; 0x30
 8008f54:	d10a      	bne.n	8008f6c <__cvt+0x8c>
 8008f56:	2200      	movs	r2, #0
 8008f58:	2300      	movs	r3, #0
 8008f5a:	4620      	mov	r0, r4
 8008f5c:	4629      	mov	r1, r5
 8008f5e:	f7f7 fdb3 	bl	8000ac8 <__aeabi_dcmpeq>
 8008f62:	b918      	cbnz	r0, 8008f6c <__cvt+0x8c>
 8008f64:	f1c6 0601 	rsb	r6, r6, #1
 8008f68:	f8ca 6000 	str.w	r6, [sl]
 8008f6c:	f8da 3000 	ldr.w	r3, [sl]
 8008f70:	4499      	add	r9, r3
 8008f72:	2200      	movs	r2, #0
 8008f74:	2300      	movs	r3, #0
 8008f76:	4620      	mov	r0, r4
 8008f78:	4629      	mov	r1, r5
 8008f7a:	f7f7 fda5 	bl	8000ac8 <__aeabi_dcmpeq>
 8008f7e:	b108      	cbz	r0, 8008f84 <__cvt+0xa4>
 8008f80:	f8cd 900c 	str.w	r9, [sp, #12]
 8008f84:	2230      	movs	r2, #48	; 0x30
 8008f86:	9b03      	ldr	r3, [sp, #12]
 8008f88:	454b      	cmp	r3, r9
 8008f8a:	d307      	bcc.n	8008f9c <__cvt+0xbc>
 8008f8c:	9b03      	ldr	r3, [sp, #12]
 8008f8e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008f90:	1bdb      	subs	r3, r3, r7
 8008f92:	4638      	mov	r0, r7
 8008f94:	6013      	str	r3, [r2, #0]
 8008f96:	b004      	add	sp, #16
 8008f98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f9c:	1c59      	adds	r1, r3, #1
 8008f9e:	9103      	str	r1, [sp, #12]
 8008fa0:	701a      	strb	r2, [r3, #0]
 8008fa2:	e7f0      	b.n	8008f86 <__cvt+0xa6>

08008fa4 <__exponent>:
 8008fa4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008fa6:	4603      	mov	r3, r0
 8008fa8:	2900      	cmp	r1, #0
 8008faa:	bfb8      	it	lt
 8008fac:	4249      	neglt	r1, r1
 8008fae:	f803 2b02 	strb.w	r2, [r3], #2
 8008fb2:	bfb4      	ite	lt
 8008fb4:	222d      	movlt	r2, #45	; 0x2d
 8008fb6:	222b      	movge	r2, #43	; 0x2b
 8008fb8:	2909      	cmp	r1, #9
 8008fba:	7042      	strb	r2, [r0, #1]
 8008fbc:	dd2a      	ble.n	8009014 <__exponent+0x70>
 8008fbe:	f10d 0207 	add.w	r2, sp, #7
 8008fc2:	4617      	mov	r7, r2
 8008fc4:	260a      	movs	r6, #10
 8008fc6:	4694      	mov	ip, r2
 8008fc8:	fb91 f5f6 	sdiv	r5, r1, r6
 8008fcc:	fb06 1415 	mls	r4, r6, r5, r1
 8008fd0:	3430      	adds	r4, #48	; 0x30
 8008fd2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8008fd6:	460c      	mov	r4, r1
 8008fd8:	2c63      	cmp	r4, #99	; 0x63
 8008fda:	f102 32ff 	add.w	r2, r2, #4294967295
 8008fde:	4629      	mov	r1, r5
 8008fe0:	dcf1      	bgt.n	8008fc6 <__exponent+0x22>
 8008fe2:	3130      	adds	r1, #48	; 0x30
 8008fe4:	f1ac 0402 	sub.w	r4, ip, #2
 8008fe8:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008fec:	1c41      	adds	r1, r0, #1
 8008fee:	4622      	mov	r2, r4
 8008ff0:	42ba      	cmp	r2, r7
 8008ff2:	d30a      	bcc.n	800900a <__exponent+0x66>
 8008ff4:	f10d 0209 	add.w	r2, sp, #9
 8008ff8:	eba2 020c 	sub.w	r2, r2, ip
 8008ffc:	42bc      	cmp	r4, r7
 8008ffe:	bf88      	it	hi
 8009000:	2200      	movhi	r2, #0
 8009002:	4413      	add	r3, r2
 8009004:	1a18      	subs	r0, r3, r0
 8009006:	b003      	add	sp, #12
 8009008:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800900a:	f812 5b01 	ldrb.w	r5, [r2], #1
 800900e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8009012:	e7ed      	b.n	8008ff0 <__exponent+0x4c>
 8009014:	2330      	movs	r3, #48	; 0x30
 8009016:	3130      	adds	r1, #48	; 0x30
 8009018:	7083      	strb	r3, [r0, #2]
 800901a:	70c1      	strb	r1, [r0, #3]
 800901c:	1d03      	adds	r3, r0, #4
 800901e:	e7f1      	b.n	8009004 <__exponent+0x60>

08009020 <_printf_float>:
 8009020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009024:	ed2d 8b02 	vpush	{d8}
 8009028:	b08d      	sub	sp, #52	; 0x34
 800902a:	460c      	mov	r4, r1
 800902c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009030:	4616      	mov	r6, r2
 8009032:	461f      	mov	r7, r3
 8009034:	4605      	mov	r5, r0
 8009036:	f000 fdbf 	bl	8009bb8 <_localeconv_r>
 800903a:	f8d0 a000 	ldr.w	sl, [r0]
 800903e:	4650      	mov	r0, sl
 8009040:	f7f7 f916 	bl	8000270 <strlen>
 8009044:	2300      	movs	r3, #0
 8009046:	930a      	str	r3, [sp, #40]	; 0x28
 8009048:	6823      	ldr	r3, [r4, #0]
 800904a:	9305      	str	r3, [sp, #20]
 800904c:	f8d8 3000 	ldr.w	r3, [r8]
 8009050:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009054:	3307      	adds	r3, #7
 8009056:	f023 0307 	bic.w	r3, r3, #7
 800905a:	f103 0208 	add.w	r2, r3, #8
 800905e:	f8c8 2000 	str.w	r2, [r8]
 8009062:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009066:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800906a:	9307      	str	r3, [sp, #28]
 800906c:	f8cd 8018 	str.w	r8, [sp, #24]
 8009070:	ee08 0a10 	vmov	s16, r0
 8009074:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8009078:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800907c:	4b9e      	ldr	r3, [pc, #632]	; (80092f8 <_printf_float+0x2d8>)
 800907e:	f04f 32ff 	mov.w	r2, #4294967295
 8009082:	f7f7 fd53 	bl	8000b2c <__aeabi_dcmpun>
 8009086:	bb88      	cbnz	r0, 80090ec <_printf_float+0xcc>
 8009088:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800908c:	4b9a      	ldr	r3, [pc, #616]	; (80092f8 <_printf_float+0x2d8>)
 800908e:	f04f 32ff 	mov.w	r2, #4294967295
 8009092:	f7f7 fd2d 	bl	8000af0 <__aeabi_dcmple>
 8009096:	bb48      	cbnz	r0, 80090ec <_printf_float+0xcc>
 8009098:	2200      	movs	r2, #0
 800909a:	2300      	movs	r3, #0
 800909c:	4640      	mov	r0, r8
 800909e:	4649      	mov	r1, r9
 80090a0:	f7f7 fd1c 	bl	8000adc <__aeabi_dcmplt>
 80090a4:	b110      	cbz	r0, 80090ac <_printf_float+0x8c>
 80090a6:	232d      	movs	r3, #45	; 0x2d
 80090a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80090ac:	4a93      	ldr	r2, [pc, #588]	; (80092fc <_printf_float+0x2dc>)
 80090ae:	4b94      	ldr	r3, [pc, #592]	; (8009300 <_printf_float+0x2e0>)
 80090b0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80090b4:	bf94      	ite	ls
 80090b6:	4690      	movls	r8, r2
 80090b8:	4698      	movhi	r8, r3
 80090ba:	2303      	movs	r3, #3
 80090bc:	6123      	str	r3, [r4, #16]
 80090be:	9b05      	ldr	r3, [sp, #20]
 80090c0:	f023 0304 	bic.w	r3, r3, #4
 80090c4:	6023      	str	r3, [r4, #0]
 80090c6:	f04f 0900 	mov.w	r9, #0
 80090ca:	9700      	str	r7, [sp, #0]
 80090cc:	4633      	mov	r3, r6
 80090ce:	aa0b      	add	r2, sp, #44	; 0x2c
 80090d0:	4621      	mov	r1, r4
 80090d2:	4628      	mov	r0, r5
 80090d4:	f000 f9da 	bl	800948c <_printf_common>
 80090d8:	3001      	adds	r0, #1
 80090da:	f040 8090 	bne.w	80091fe <_printf_float+0x1de>
 80090de:	f04f 30ff 	mov.w	r0, #4294967295
 80090e2:	b00d      	add	sp, #52	; 0x34
 80090e4:	ecbd 8b02 	vpop	{d8}
 80090e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090ec:	4642      	mov	r2, r8
 80090ee:	464b      	mov	r3, r9
 80090f0:	4640      	mov	r0, r8
 80090f2:	4649      	mov	r1, r9
 80090f4:	f7f7 fd1a 	bl	8000b2c <__aeabi_dcmpun>
 80090f8:	b140      	cbz	r0, 800910c <_printf_float+0xec>
 80090fa:	464b      	mov	r3, r9
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	bfbc      	itt	lt
 8009100:	232d      	movlt	r3, #45	; 0x2d
 8009102:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009106:	4a7f      	ldr	r2, [pc, #508]	; (8009304 <_printf_float+0x2e4>)
 8009108:	4b7f      	ldr	r3, [pc, #508]	; (8009308 <_printf_float+0x2e8>)
 800910a:	e7d1      	b.n	80090b0 <_printf_float+0x90>
 800910c:	6863      	ldr	r3, [r4, #4]
 800910e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009112:	9206      	str	r2, [sp, #24]
 8009114:	1c5a      	adds	r2, r3, #1
 8009116:	d13f      	bne.n	8009198 <_printf_float+0x178>
 8009118:	2306      	movs	r3, #6
 800911a:	6063      	str	r3, [r4, #4]
 800911c:	9b05      	ldr	r3, [sp, #20]
 800911e:	6861      	ldr	r1, [r4, #4]
 8009120:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009124:	2300      	movs	r3, #0
 8009126:	9303      	str	r3, [sp, #12]
 8009128:	ab0a      	add	r3, sp, #40	; 0x28
 800912a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800912e:	ab09      	add	r3, sp, #36	; 0x24
 8009130:	ec49 8b10 	vmov	d0, r8, r9
 8009134:	9300      	str	r3, [sp, #0]
 8009136:	6022      	str	r2, [r4, #0]
 8009138:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800913c:	4628      	mov	r0, r5
 800913e:	f7ff fecf 	bl	8008ee0 <__cvt>
 8009142:	9b06      	ldr	r3, [sp, #24]
 8009144:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009146:	2b47      	cmp	r3, #71	; 0x47
 8009148:	4680      	mov	r8, r0
 800914a:	d108      	bne.n	800915e <_printf_float+0x13e>
 800914c:	1cc8      	adds	r0, r1, #3
 800914e:	db02      	blt.n	8009156 <_printf_float+0x136>
 8009150:	6863      	ldr	r3, [r4, #4]
 8009152:	4299      	cmp	r1, r3
 8009154:	dd41      	ble.n	80091da <_printf_float+0x1ba>
 8009156:	f1ab 0302 	sub.w	r3, fp, #2
 800915a:	fa5f fb83 	uxtb.w	fp, r3
 800915e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009162:	d820      	bhi.n	80091a6 <_printf_float+0x186>
 8009164:	3901      	subs	r1, #1
 8009166:	465a      	mov	r2, fp
 8009168:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800916c:	9109      	str	r1, [sp, #36]	; 0x24
 800916e:	f7ff ff19 	bl	8008fa4 <__exponent>
 8009172:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009174:	1813      	adds	r3, r2, r0
 8009176:	2a01      	cmp	r2, #1
 8009178:	4681      	mov	r9, r0
 800917a:	6123      	str	r3, [r4, #16]
 800917c:	dc02      	bgt.n	8009184 <_printf_float+0x164>
 800917e:	6822      	ldr	r2, [r4, #0]
 8009180:	07d2      	lsls	r2, r2, #31
 8009182:	d501      	bpl.n	8009188 <_printf_float+0x168>
 8009184:	3301      	adds	r3, #1
 8009186:	6123      	str	r3, [r4, #16]
 8009188:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800918c:	2b00      	cmp	r3, #0
 800918e:	d09c      	beq.n	80090ca <_printf_float+0xaa>
 8009190:	232d      	movs	r3, #45	; 0x2d
 8009192:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009196:	e798      	b.n	80090ca <_printf_float+0xaa>
 8009198:	9a06      	ldr	r2, [sp, #24]
 800919a:	2a47      	cmp	r2, #71	; 0x47
 800919c:	d1be      	bne.n	800911c <_printf_float+0xfc>
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d1bc      	bne.n	800911c <_printf_float+0xfc>
 80091a2:	2301      	movs	r3, #1
 80091a4:	e7b9      	b.n	800911a <_printf_float+0xfa>
 80091a6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80091aa:	d118      	bne.n	80091de <_printf_float+0x1be>
 80091ac:	2900      	cmp	r1, #0
 80091ae:	6863      	ldr	r3, [r4, #4]
 80091b0:	dd0b      	ble.n	80091ca <_printf_float+0x1aa>
 80091b2:	6121      	str	r1, [r4, #16]
 80091b4:	b913      	cbnz	r3, 80091bc <_printf_float+0x19c>
 80091b6:	6822      	ldr	r2, [r4, #0]
 80091b8:	07d0      	lsls	r0, r2, #31
 80091ba:	d502      	bpl.n	80091c2 <_printf_float+0x1a2>
 80091bc:	3301      	adds	r3, #1
 80091be:	440b      	add	r3, r1
 80091c0:	6123      	str	r3, [r4, #16]
 80091c2:	65a1      	str	r1, [r4, #88]	; 0x58
 80091c4:	f04f 0900 	mov.w	r9, #0
 80091c8:	e7de      	b.n	8009188 <_printf_float+0x168>
 80091ca:	b913      	cbnz	r3, 80091d2 <_printf_float+0x1b2>
 80091cc:	6822      	ldr	r2, [r4, #0]
 80091ce:	07d2      	lsls	r2, r2, #31
 80091d0:	d501      	bpl.n	80091d6 <_printf_float+0x1b6>
 80091d2:	3302      	adds	r3, #2
 80091d4:	e7f4      	b.n	80091c0 <_printf_float+0x1a0>
 80091d6:	2301      	movs	r3, #1
 80091d8:	e7f2      	b.n	80091c0 <_printf_float+0x1a0>
 80091da:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80091de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091e0:	4299      	cmp	r1, r3
 80091e2:	db05      	blt.n	80091f0 <_printf_float+0x1d0>
 80091e4:	6823      	ldr	r3, [r4, #0]
 80091e6:	6121      	str	r1, [r4, #16]
 80091e8:	07d8      	lsls	r0, r3, #31
 80091ea:	d5ea      	bpl.n	80091c2 <_printf_float+0x1a2>
 80091ec:	1c4b      	adds	r3, r1, #1
 80091ee:	e7e7      	b.n	80091c0 <_printf_float+0x1a0>
 80091f0:	2900      	cmp	r1, #0
 80091f2:	bfd4      	ite	le
 80091f4:	f1c1 0202 	rsble	r2, r1, #2
 80091f8:	2201      	movgt	r2, #1
 80091fa:	4413      	add	r3, r2
 80091fc:	e7e0      	b.n	80091c0 <_printf_float+0x1a0>
 80091fe:	6823      	ldr	r3, [r4, #0]
 8009200:	055a      	lsls	r2, r3, #21
 8009202:	d407      	bmi.n	8009214 <_printf_float+0x1f4>
 8009204:	6923      	ldr	r3, [r4, #16]
 8009206:	4642      	mov	r2, r8
 8009208:	4631      	mov	r1, r6
 800920a:	4628      	mov	r0, r5
 800920c:	47b8      	blx	r7
 800920e:	3001      	adds	r0, #1
 8009210:	d12c      	bne.n	800926c <_printf_float+0x24c>
 8009212:	e764      	b.n	80090de <_printf_float+0xbe>
 8009214:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009218:	f240 80e0 	bls.w	80093dc <_printf_float+0x3bc>
 800921c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009220:	2200      	movs	r2, #0
 8009222:	2300      	movs	r3, #0
 8009224:	f7f7 fc50 	bl	8000ac8 <__aeabi_dcmpeq>
 8009228:	2800      	cmp	r0, #0
 800922a:	d034      	beq.n	8009296 <_printf_float+0x276>
 800922c:	4a37      	ldr	r2, [pc, #220]	; (800930c <_printf_float+0x2ec>)
 800922e:	2301      	movs	r3, #1
 8009230:	4631      	mov	r1, r6
 8009232:	4628      	mov	r0, r5
 8009234:	47b8      	blx	r7
 8009236:	3001      	adds	r0, #1
 8009238:	f43f af51 	beq.w	80090de <_printf_float+0xbe>
 800923c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009240:	429a      	cmp	r2, r3
 8009242:	db02      	blt.n	800924a <_printf_float+0x22a>
 8009244:	6823      	ldr	r3, [r4, #0]
 8009246:	07d8      	lsls	r0, r3, #31
 8009248:	d510      	bpl.n	800926c <_printf_float+0x24c>
 800924a:	ee18 3a10 	vmov	r3, s16
 800924e:	4652      	mov	r2, sl
 8009250:	4631      	mov	r1, r6
 8009252:	4628      	mov	r0, r5
 8009254:	47b8      	blx	r7
 8009256:	3001      	adds	r0, #1
 8009258:	f43f af41 	beq.w	80090de <_printf_float+0xbe>
 800925c:	f04f 0800 	mov.w	r8, #0
 8009260:	f104 091a 	add.w	r9, r4, #26
 8009264:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009266:	3b01      	subs	r3, #1
 8009268:	4543      	cmp	r3, r8
 800926a:	dc09      	bgt.n	8009280 <_printf_float+0x260>
 800926c:	6823      	ldr	r3, [r4, #0]
 800926e:	079b      	lsls	r3, r3, #30
 8009270:	f100 8107 	bmi.w	8009482 <_printf_float+0x462>
 8009274:	68e0      	ldr	r0, [r4, #12]
 8009276:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009278:	4298      	cmp	r0, r3
 800927a:	bfb8      	it	lt
 800927c:	4618      	movlt	r0, r3
 800927e:	e730      	b.n	80090e2 <_printf_float+0xc2>
 8009280:	2301      	movs	r3, #1
 8009282:	464a      	mov	r2, r9
 8009284:	4631      	mov	r1, r6
 8009286:	4628      	mov	r0, r5
 8009288:	47b8      	blx	r7
 800928a:	3001      	adds	r0, #1
 800928c:	f43f af27 	beq.w	80090de <_printf_float+0xbe>
 8009290:	f108 0801 	add.w	r8, r8, #1
 8009294:	e7e6      	b.n	8009264 <_printf_float+0x244>
 8009296:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009298:	2b00      	cmp	r3, #0
 800929a:	dc39      	bgt.n	8009310 <_printf_float+0x2f0>
 800929c:	4a1b      	ldr	r2, [pc, #108]	; (800930c <_printf_float+0x2ec>)
 800929e:	2301      	movs	r3, #1
 80092a0:	4631      	mov	r1, r6
 80092a2:	4628      	mov	r0, r5
 80092a4:	47b8      	blx	r7
 80092a6:	3001      	adds	r0, #1
 80092a8:	f43f af19 	beq.w	80090de <_printf_float+0xbe>
 80092ac:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80092b0:	4313      	orrs	r3, r2
 80092b2:	d102      	bne.n	80092ba <_printf_float+0x29a>
 80092b4:	6823      	ldr	r3, [r4, #0]
 80092b6:	07d9      	lsls	r1, r3, #31
 80092b8:	d5d8      	bpl.n	800926c <_printf_float+0x24c>
 80092ba:	ee18 3a10 	vmov	r3, s16
 80092be:	4652      	mov	r2, sl
 80092c0:	4631      	mov	r1, r6
 80092c2:	4628      	mov	r0, r5
 80092c4:	47b8      	blx	r7
 80092c6:	3001      	adds	r0, #1
 80092c8:	f43f af09 	beq.w	80090de <_printf_float+0xbe>
 80092cc:	f04f 0900 	mov.w	r9, #0
 80092d0:	f104 0a1a 	add.w	sl, r4, #26
 80092d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092d6:	425b      	negs	r3, r3
 80092d8:	454b      	cmp	r3, r9
 80092da:	dc01      	bgt.n	80092e0 <_printf_float+0x2c0>
 80092dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80092de:	e792      	b.n	8009206 <_printf_float+0x1e6>
 80092e0:	2301      	movs	r3, #1
 80092e2:	4652      	mov	r2, sl
 80092e4:	4631      	mov	r1, r6
 80092e6:	4628      	mov	r0, r5
 80092e8:	47b8      	blx	r7
 80092ea:	3001      	adds	r0, #1
 80092ec:	f43f aef7 	beq.w	80090de <_printf_float+0xbe>
 80092f0:	f109 0901 	add.w	r9, r9, #1
 80092f4:	e7ee      	b.n	80092d4 <_printf_float+0x2b4>
 80092f6:	bf00      	nop
 80092f8:	7fefffff 	.word	0x7fefffff
 80092fc:	08020604 	.word	0x08020604
 8009300:	08020608 	.word	0x08020608
 8009304:	0802060c 	.word	0x0802060c
 8009308:	08020610 	.word	0x08020610
 800930c:	08020614 	.word	0x08020614
 8009310:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009312:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009314:	429a      	cmp	r2, r3
 8009316:	bfa8      	it	ge
 8009318:	461a      	movge	r2, r3
 800931a:	2a00      	cmp	r2, #0
 800931c:	4691      	mov	r9, r2
 800931e:	dc37      	bgt.n	8009390 <_printf_float+0x370>
 8009320:	f04f 0b00 	mov.w	fp, #0
 8009324:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009328:	f104 021a 	add.w	r2, r4, #26
 800932c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800932e:	9305      	str	r3, [sp, #20]
 8009330:	eba3 0309 	sub.w	r3, r3, r9
 8009334:	455b      	cmp	r3, fp
 8009336:	dc33      	bgt.n	80093a0 <_printf_float+0x380>
 8009338:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800933c:	429a      	cmp	r2, r3
 800933e:	db3b      	blt.n	80093b8 <_printf_float+0x398>
 8009340:	6823      	ldr	r3, [r4, #0]
 8009342:	07da      	lsls	r2, r3, #31
 8009344:	d438      	bmi.n	80093b8 <_printf_float+0x398>
 8009346:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800934a:	eba2 0903 	sub.w	r9, r2, r3
 800934e:	9b05      	ldr	r3, [sp, #20]
 8009350:	1ad2      	subs	r2, r2, r3
 8009352:	4591      	cmp	r9, r2
 8009354:	bfa8      	it	ge
 8009356:	4691      	movge	r9, r2
 8009358:	f1b9 0f00 	cmp.w	r9, #0
 800935c:	dc35      	bgt.n	80093ca <_printf_float+0x3aa>
 800935e:	f04f 0800 	mov.w	r8, #0
 8009362:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009366:	f104 0a1a 	add.w	sl, r4, #26
 800936a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800936e:	1a9b      	subs	r3, r3, r2
 8009370:	eba3 0309 	sub.w	r3, r3, r9
 8009374:	4543      	cmp	r3, r8
 8009376:	f77f af79 	ble.w	800926c <_printf_float+0x24c>
 800937a:	2301      	movs	r3, #1
 800937c:	4652      	mov	r2, sl
 800937e:	4631      	mov	r1, r6
 8009380:	4628      	mov	r0, r5
 8009382:	47b8      	blx	r7
 8009384:	3001      	adds	r0, #1
 8009386:	f43f aeaa 	beq.w	80090de <_printf_float+0xbe>
 800938a:	f108 0801 	add.w	r8, r8, #1
 800938e:	e7ec      	b.n	800936a <_printf_float+0x34a>
 8009390:	4613      	mov	r3, r2
 8009392:	4631      	mov	r1, r6
 8009394:	4642      	mov	r2, r8
 8009396:	4628      	mov	r0, r5
 8009398:	47b8      	blx	r7
 800939a:	3001      	adds	r0, #1
 800939c:	d1c0      	bne.n	8009320 <_printf_float+0x300>
 800939e:	e69e      	b.n	80090de <_printf_float+0xbe>
 80093a0:	2301      	movs	r3, #1
 80093a2:	4631      	mov	r1, r6
 80093a4:	4628      	mov	r0, r5
 80093a6:	9205      	str	r2, [sp, #20]
 80093a8:	47b8      	blx	r7
 80093aa:	3001      	adds	r0, #1
 80093ac:	f43f ae97 	beq.w	80090de <_printf_float+0xbe>
 80093b0:	9a05      	ldr	r2, [sp, #20]
 80093b2:	f10b 0b01 	add.w	fp, fp, #1
 80093b6:	e7b9      	b.n	800932c <_printf_float+0x30c>
 80093b8:	ee18 3a10 	vmov	r3, s16
 80093bc:	4652      	mov	r2, sl
 80093be:	4631      	mov	r1, r6
 80093c0:	4628      	mov	r0, r5
 80093c2:	47b8      	blx	r7
 80093c4:	3001      	adds	r0, #1
 80093c6:	d1be      	bne.n	8009346 <_printf_float+0x326>
 80093c8:	e689      	b.n	80090de <_printf_float+0xbe>
 80093ca:	9a05      	ldr	r2, [sp, #20]
 80093cc:	464b      	mov	r3, r9
 80093ce:	4442      	add	r2, r8
 80093d0:	4631      	mov	r1, r6
 80093d2:	4628      	mov	r0, r5
 80093d4:	47b8      	blx	r7
 80093d6:	3001      	adds	r0, #1
 80093d8:	d1c1      	bne.n	800935e <_printf_float+0x33e>
 80093da:	e680      	b.n	80090de <_printf_float+0xbe>
 80093dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80093de:	2a01      	cmp	r2, #1
 80093e0:	dc01      	bgt.n	80093e6 <_printf_float+0x3c6>
 80093e2:	07db      	lsls	r3, r3, #31
 80093e4:	d53a      	bpl.n	800945c <_printf_float+0x43c>
 80093e6:	2301      	movs	r3, #1
 80093e8:	4642      	mov	r2, r8
 80093ea:	4631      	mov	r1, r6
 80093ec:	4628      	mov	r0, r5
 80093ee:	47b8      	blx	r7
 80093f0:	3001      	adds	r0, #1
 80093f2:	f43f ae74 	beq.w	80090de <_printf_float+0xbe>
 80093f6:	ee18 3a10 	vmov	r3, s16
 80093fa:	4652      	mov	r2, sl
 80093fc:	4631      	mov	r1, r6
 80093fe:	4628      	mov	r0, r5
 8009400:	47b8      	blx	r7
 8009402:	3001      	adds	r0, #1
 8009404:	f43f ae6b 	beq.w	80090de <_printf_float+0xbe>
 8009408:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800940c:	2200      	movs	r2, #0
 800940e:	2300      	movs	r3, #0
 8009410:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8009414:	f7f7 fb58 	bl	8000ac8 <__aeabi_dcmpeq>
 8009418:	b9d8      	cbnz	r0, 8009452 <_printf_float+0x432>
 800941a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800941e:	f108 0201 	add.w	r2, r8, #1
 8009422:	4631      	mov	r1, r6
 8009424:	4628      	mov	r0, r5
 8009426:	47b8      	blx	r7
 8009428:	3001      	adds	r0, #1
 800942a:	d10e      	bne.n	800944a <_printf_float+0x42a>
 800942c:	e657      	b.n	80090de <_printf_float+0xbe>
 800942e:	2301      	movs	r3, #1
 8009430:	4652      	mov	r2, sl
 8009432:	4631      	mov	r1, r6
 8009434:	4628      	mov	r0, r5
 8009436:	47b8      	blx	r7
 8009438:	3001      	adds	r0, #1
 800943a:	f43f ae50 	beq.w	80090de <_printf_float+0xbe>
 800943e:	f108 0801 	add.w	r8, r8, #1
 8009442:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009444:	3b01      	subs	r3, #1
 8009446:	4543      	cmp	r3, r8
 8009448:	dcf1      	bgt.n	800942e <_printf_float+0x40e>
 800944a:	464b      	mov	r3, r9
 800944c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009450:	e6da      	b.n	8009208 <_printf_float+0x1e8>
 8009452:	f04f 0800 	mov.w	r8, #0
 8009456:	f104 0a1a 	add.w	sl, r4, #26
 800945a:	e7f2      	b.n	8009442 <_printf_float+0x422>
 800945c:	2301      	movs	r3, #1
 800945e:	4642      	mov	r2, r8
 8009460:	e7df      	b.n	8009422 <_printf_float+0x402>
 8009462:	2301      	movs	r3, #1
 8009464:	464a      	mov	r2, r9
 8009466:	4631      	mov	r1, r6
 8009468:	4628      	mov	r0, r5
 800946a:	47b8      	blx	r7
 800946c:	3001      	adds	r0, #1
 800946e:	f43f ae36 	beq.w	80090de <_printf_float+0xbe>
 8009472:	f108 0801 	add.w	r8, r8, #1
 8009476:	68e3      	ldr	r3, [r4, #12]
 8009478:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800947a:	1a5b      	subs	r3, r3, r1
 800947c:	4543      	cmp	r3, r8
 800947e:	dcf0      	bgt.n	8009462 <_printf_float+0x442>
 8009480:	e6f8      	b.n	8009274 <_printf_float+0x254>
 8009482:	f04f 0800 	mov.w	r8, #0
 8009486:	f104 0919 	add.w	r9, r4, #25
 800948a:	e7f4      	b.n	8009476 <_printf_float+0x456>

0800948c <_printf_common>:
 800948c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009490:	4616      	mov	r6, r2
 8009492:	4699      	mov	r9, r3
 8009494:	688a      	ldr	r2, [r1, #8]
 8009496:	690b      	ldr	r3, [r1, #16]
 8009498:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800949c:	4293      	cmp	r3, r2
 800949e:	bfb8      	it	lt
 80094a0:	4613      	movlt	r3, r2
 80094a2:	6033      	str	r3, [r6, #0]
 80094a4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80094a8:	4607      	mov	r7, r0
 80094aa:	460c      	mov	r4, r1
 80094ac:	b10a      	cbz	r2, 80094b2 <_printf_common+0x26>
 80094ae:	3301      	adds	r3, #1
 80094b0:	6033      	str	r3, [r6, #0]
 80094b2:	6823      	ldr	r3, [r4, #0]
 80094b4:	0699      	lsls	r1, r3, #26
 80094b6:	bf42      	ittt	mi
 80094b8:	6833      	ldrmi	r3, [r6, #0]
 80094ba:	3302      	addmi	r3, #2
 80094bc:	6033      	strmi	r3, [r6, #0]
 80094be:	6825      	ldr	r5, [r4, #0]
 80094c0:	f015 0506 	ands.w	r5, r5, #6
 80094c4:	d106      	bne.n	80094d4 <_printf_common+0x48>
 80094c6:	f104 0a19 	add.w	sl, r4, #25
 80094ca:	68e3      	ldr	r3, [r4, #12]
 80094cc:	6832      	ldr	r2, [r6, #0]
 80094ce:	1a9b      	subs	r3, r3, r2
 80094d0:	42ab      	cmp	r3, r5
 80094d2:	dc26      	bgt.n	8009522 <_printf_common+0x96>
 80094d4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80094d8:	1e13      	subs	r3, r2, #0
 80094da:	6822      	ldr	r2, [r4, #0]
 80094dc:	bf18      	it	ne
 80094de:	2301      	movne	r3, #1
 80094e0:	0692      	lsls	r2, r2, #26
 80094e2:	d42b      	bmi.n	800953c <_printf_common+0xb0>
 80094e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80094e8:	4649      	mov	r1, r9
 80094ea:	4638      	mov	r0, r7
 80094ec:	47c0      	blx	r8
 80094ee:	3001      	adds	r0, #1
 80094f0:	d01e      	beq.n	8009530 <_printf_common+0xa4>
 80094f2:	6823      	ldr	r3, [r4, #0]
 80094f4:	6922      	ldr	r2, [r4, #16]
 80094f6:	f003 0306 	and.w	r3, r3, #6
 80094fa:	2b04      	cmp	r3, #4
 80094fc:	bf02      	ittt	eq
 80094fe:	68e5      	ldreq	r5, [r4, #12]
 8009500:	6833      	ldreq	r3, [r6, #0]
 8009502:	1aed      	subeq	r5, r5, r3
 8009504:	68a3      	ldr	r3, [r4, #8]
 8009506:	bf0c      	ite	eq
 8009508:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800950c:	2500      	movne	r5, #0
 800950e:	4293      	cmp	r3, r2
 8009510:	bfc4      	itt	gt
 8009512:	1a9b      	subgt	r3, r3, r2
 8009514:	18ed      	addgt	r5, r5, r3
 8009516:	2600      	movs	r6, #0
 8009518:	341a      	adds	r4, #26
 800951a:	42b5      	cmp	r5, r6
 800951c:	d11a      	bne.n	8009554 <_printf_common+0xc8>
 800951e:	2000      	movs	r0, #0
 8009520:	e008      	b.n	8009534 <_printf_common+0xa8>
 8009522:	2301      	movs	r3, #1
 8009524:	4652      	mov	r2, sl
 8009526:	4649      	mov	r1, r9
 8009528:	4638      	mov	r0, r7
 800952a:	47c0      	blx	r8
 800952c:	3001      	adds	r0, #1
 800952e:	d103      	bne.n	8009538 <_printf_common+0xac>
 8009530:	f04f 30ff 	mov.w	r0, #4294967295
 8009534:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009538:	3501      	adds	r5, #1
 800953a:	e7c6      	b.n	80094ca <_printf_common+0x3e>
 800953c:	18e1      	adds	r1, r4, r3
 800953e:	1c5a      	adds	r2, r3, #1
 8009540:	2030      	movs	r0, #48	; 0x30
 8009542:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009546:	4422      	add	r2, r4
 8009548:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800954c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009550:	3302      	adds	r3, #2
 8009552:	e7c7      	b.n	80094e4 <_printf_common+0x58>
 8009554:	2301      	movs	r3, #1
 8009556:	4622      	mov	r2, r4
 8009558:	4649      	mov	r1, r9
 800955a:	4638      	mov	r0, r7
 800955c:	47c0      	blx	r8
 800955e:	3001      	adds	r0, #1
 8009560:	d0e6      	beq.n	8009530 <_printf_common+0xa4>
 8009562:	3601      	adds	r6, #1
 8009564:	e7d9      	b.n	800951a <_printf_common+0x8e>
	...

08009568 <_printf_i>:
 8009568:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800956c:	7e0f      	ldrb	r7, [r1, #24]
 800956e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009570:	2f78      	cmp	r7, #120	; 0x78
 8009572:	4691      	mov	r9, r2
 8009574:	4680      	mov	r8, r0
 8009576:	460c      	mov	r4, r1
 8009578:	469a      	mov	sl, r3
 800957a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800957e:	d807      	bhi.n	8009590 <_printf_i+0x28>
 8009580:	2f62      	cmp	r7, #98	; 0x62
 8009582:	d80a      	bhi.n	800959a <_printf_i+0x32>
 8009584:	2f00      	cmp	r7, #0
 8009586:	f000 80d4 	beq.w	8009732 <_printf_i+0x1ca>
 800958a:	2f58      	cmp	r7, #88	; 0x58
 800958c:	f000 80c0 	beq.w	8009710 <_printf_i+0x1a8>
 8009590:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009594:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009598:	e03a      	b.n	8009610 <_printf_i+0xa8>
 800959a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800959e:	2b15      	cmp	r3, #21
 80095a0:	d8f6      	bhi.n	8009590 <_printf_i+0x28>
 80095a2:	a101      	add	r1, pc, #4	; (adr r1, 80095a8 <_printf_i+0x40>)
 80095a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80095a8:	08009601 	.word	0x08009601
 80095ac:	08009615 	.word	0x08009615
 80095b0:	08009591 	.word	0x08009591
 80095b4:	08009591 	.word	0x08009591
 80095b8:	08009591 	.word	0x08009591
 80095bc:	08009591 	.word	0x08009591
 80095c0:	08009615 	.word	0x08009615
 80095c4:	08009591 	.word	0x08009591
 80095c8:	08009591 	.word	0x08009591
 80095cc:	08009591 	.word	0x08009591
 80095d0:	08009591 	.word	0x08009591
 80095d4:	08009719 	.word	0x08009719
 80095d8:	08009641 	.word	0x08009641
 80095dc:	080096d3 	.word	0x080096d3
 80095e0:	08009591 	.word	0x08009591
 80095e4:	08009591 	.word	0x08009591
 80095e8:	0800973b 	.word	0x0800973b
 80095ec:	08009591 	.word	0x08009591
 80095f0:	08009641 	.word	0x08009641
 80095f4:	08009591 	.word	0x08009591
 80095f8:	08009591 	.word	0x08009591
 80095fc:	080096db 	.word	0x080096db
 8009600:	682b      	ldr	r3, [r5, #0]
 8009602:	1d1a      	adds	r2, r3, #4
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	602a      	str	r2, [r5, #0]
 8009608:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800960c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009610:	2301      	movs	r3, #1
 8009612:	e09f      	b.n	8009754 <_printf_i+0x1ec>
 8009614:	6820      	ldr	r0, [r4, #0]
 8009616:	682b      	ldr	r3, [r5, #0]
 8009618:	0607      	lsls	r7, r0, #24
 800961a:	f103 0104 	add.w	r1, r3, #4
 800961e:	6029      	str	r1, [r5, #0]
 8009620:	d501      	bpl.n	8009626 <_printf_i+0xbe>
 8009622:	681e      	ldr	r6, [r3, #0]
 8009624:	e003      	b.n	800962e <_printf_i+0xc6>
 8009626:	0646      	lsls	r6, r0, #25
 8009628:	d5fb      	bpl.n	8009622 <_printf_i+0xba>
 800962a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800962e:	2e00      	cmp	r6, #0
 8009630:	da03      	bge.n	800963a <_printf_i+0xd2>
 8009632:	232d      	movs	r3, #45	; 0x2d
 8009634:	4276      	negs	r6, r6
 8009636:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800963a:	485a      	ldr	r0, [pc, #360]	; (80097a4 <_printf_i+0x23c>)
 800963c:	230a      	movs	r3, #10
 800963e:	e012      	b.n	8009666 <_printf_i+0xfe>
 8009640:	682b      	ldr	r3, [r5, #0]
 8009642:	6820      	ldr	r0, [r4, #0]
 8009644:	1d19      	adds	r1, r3, #4
 8009646:	6029      	str	r1, [r5, #0]
 8009648:	0605      	lsls	r5, r0, #24
 800964a:	d501      	bpl.n	8009650 <_printf_i+0xe8>
 800964c:	681e      	ldr	r6, [r3, #0]
 800964e:	e002      	b.n	8009656 <_printf_i+0xee>
 8009650:	0641      	lsls	r1, r0, #25
 8009652:	d5fb      	bpl.n	800964c <_printf_i+0xe4>
 8009654:	881e      	ldrh	r6, [r3, #0]
 8009656:	4853      	ldr	r0, [pc, #332]	; (80097a4 <_printf_i+0x23c>)
 8009658:	2f6f      	cmp	r7, #111	; 0x6f
 800965a:	bf0c      	ite	eq
 800965c:	2308      	moveq	r3, #8
 800965e:	230a      	movne	r3, #10
 8009660:	2100      	movs	r1, #0
 8009662:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009666:	6865      	ldr	r5, [r4, #4]
 8009668:	60a5      	str	r5, [r4, #8]
 800966a:	2d00      	cmp	r5, #0
 800966c:	bfa2      	ittt	ge
 800966e:	6821      	ldrge	r1, [r4, #0]
 8009670:	f021 0104 	bicge.w	r1, r1, #4
 8009674:	6021      	strge	r1, [r4, #0]
 8009676:	b90e      	cbnz	r6, 800967c <_printf_i+0x114>
 8009678:	2d00      	cmp	r5, #0
 800967a:	d04b      	beq.n	8009714 <_printf_i+0x1ac>
 800967c:	4615      	mov	r5, r2
 800967e:	fbb6 f1f3 	udiv	r1, r6, r3
 8009682:	fb03 6711 	mls	r7, r3, r1, r6
 8009686:	5dc7      	ldrb	r7, [r0, r7]
 8009688:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800968c:	4637      	mov	r7, r6
 800968e:	42bb      	cmp	r3, r7
 8009690:	460e      	mov	r6, r1
 8009692:	d9f4      	bls.n	800967e <_printf_i+0x116>
 8009694:	2b08      	cmp	r3, #8
 8009696:	d10b      	bne.n	80096b0 <_printf_i+0x148>
 8009698:	6823      	ldr	r3, [r4, #0]
 800969a:	07de      	lsls	r6, r3, #31
 800969c:	d508      	bpl.n	80096b0 <_printf_i+0x148>
 800969e:	6923      	ldr	r3, [r4, #16]
 80096a0:	6861      	ldr	r1, [r4, #4]
 80096a2:	4299      	cmp	r1, r3
 80096a4:	bfde      	ittt	le
 80096a6:	2330      	movle	r3, #48	; 0x30
 80096a8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80096ac:	f105 35ff 	addle.w	r5, r5, #4294967295
 80096b0:	1b52      	subs	r2, r2, r5
 80096b2:	6122      	str	r2, [r4, #16]
 80096b4:	f8cd a000 	str.w	sl, [sp]
 80096b8:	464b      	mov	r3, r9
 80096ba:	aa03      	add	r2, sp, #12
 80096bc:	4621      	mov	r1, r4
 80096be:	4640      	mov	r0, r8
 80096c0:	f7ff fee4 	bl	800948c <_printf_common>
 80096c4:	3001      	adds	r0, #1
 80096c6:	d14a      	bne.n	800975e <_printf_i+0x1f6>
 80096c8:	f04f 30ff 	mov.w	r0, #4294967295
 80096cc:	b004      	add	sp, #16
 80096ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096d2:	6823      	ldr	r3, [r4, #0]
 80096d4:	f043 0320 	orr.w	r3, r3, #32
 80096d8:	6023      	str	r3, [r4, #0]
 80096da:	4833      	ldr	r0, [pc, #204]	; (80097a8 <_printf_i+0x240>)
 80096dc:	2778      	movs	r7, #120	; 0x78
 80096de:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80096e2:	6823      	ldr	r3, [r4, #0]
 80096e4:	6829      	ldr	r1, [r5, #0]
 80096e6:	061f      	lsls	r7, r3, #24
 80096e8:	f851 6b04 	ldr.w	r6, [r1], #4
 80096ec:	d402      	bmi.n	80096f4 <_printf_i+0x18c>
 80096ee:	065f      	lsls	r7, r3, #25
 80096f0:	bf48      	it	mi
 80096f2:	b2b6      	uxthmi	r6, r6
 80096f4:	07df      	lsls	r7, r3, #31
 80096f6:	bf48      	it	mi
 80096f8:	f043 0320 	orrmi.w	r3, r3, #32
 80096fc:	6029      	str	r1, [r5, #0]
 80096fe:	bf48      	it	mi
 8009700:	6023      	strmi	r3, [r4, #0]
 8009702:	b91e      	cbnz	r6, 800970c <_printf_i+0x1a4>
 8009704:	6823      	ldr	r3, [r4, #0]
 8009706:	f023 0320 	bic.w	r3, r3, #32
 800970a:	6023      	str	r3, [r4, #0]
 800970c:	2310      	movs	r3, #16
 800970e:	e7a7      	b.n	8009660 <_printf_i+0xf8>
 8009710:	4824      	ldr	r0, [pc, #144]	; (80097a4 <_printf_i+0x23c>)
 8009712:	e7e4      	b.n	80096de <_printf_i+0x176>
 8009714:	4615      	mov	r5, r2
 8009716:	e7bd      	b.n	8009694 <_printf_i+0x12c>
 8009718:	682b      	ldr	r3, [r5, #0]
 800971a:	6826      	ldr	r6, [r4, #0]
 800971c:	6961      	ldr	r1, [r4, #20]
 800971e:	1d18      	adds	r0, r3, #4
 8009720:	6028      	str	r0, [r5, #0]
 8009722:	0635      	lsls	r5, r6, #24
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	d501      	bpl.n	800972c <_printf_i+0x1c4>
 8009728:	6019      	str	r1, [r3, #0]
 800972a:	e002      	b.n	8009732 <_printf_i+0x1ca>
 800972c:	0670      	lsls	r0, r6, #25
 800972e:	d5fb      	bpl.n	8009728 <_printf_i+0x1c0>
 8009730:	8019      	strh	r1, [r3, #0]
 8009732:	2300      	movs	r3, #0
 8009734:	6123      	str	r3, [r4, #16]
 8009736:	4615      	mov	r5, r2
 8009738:	e7bc      	b.n	80096b4 <_printf_i+0x14c>
 800973a:	682b      	ldr	r3, [r5, #0]
 800973c:	1d1a      	adds	r2, r3, #4
 800973e:	602a      	str	r2, [r5, #0]
 8009740:	681d      	ldr	r5, [r3, #0]
 8009742:	6862      	ldr	r2, [r4, #4]
 8009744:	2100      	movs	r1, #0
 8009746:	4628      	mov	r0, r5
 8009748:	f7f6 fd42 	bl	80001d0 <memchr>
 800974c:	b108      	cbz	r0, 8009752 <_printf_i+0x1ea>
 800974e:	1b40      	subs	r0, r0, r5
 8009750:	6060      	str	r0, [r4, #4]
 8009752:	6863      	ldr	r3, [r4, #4]
 8009754:	6123      	str	r3, [r4, #16]
 8009756:	2300      	movs	r3, #0
 8009758:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800975c:	e7aa      	b.n	80096b4 <_printf_i+0x14c>
 800975e:	6923      	ldr	r3, [r4, #16]
 8009760:	462a      	mov	r2, r5
 8009762:	4649      	mov	r1, r9
 8009764:	4640      	mov	r0, r8
 8009766:	47d0      	blx	sl
 8009768:	3001      	adds	r0, #1
 800976a:	d0ad      	beq.n	80096c8 <_printf_i+0x160>
 800976c:	6823      	ldr	r3, [r4, #0]
 800976e:	079b      	lsls	r3, r3, #30
 8009770:	d413      	bmi.n	800979a <_printf_i+0x232>
 8009772:	68e0      	ldr	r0, [r4, #12]
 8009774:	9b03      	ldr	r3, [sp, #12]
 8009776:	4298      	cmp	r0, r3
 8009778:	bfb8      	it	lt
 800977a:	4618      	movlt	r0, r3
 800977c:	e7a6      	b.n	80096cc <_printf_i+0x164>
 800977e:	2301      	movs	r3, #1
 8009780:	4632      	mov	r2, r6
 8009782:	4649      	mov	r1, r9
 8009784:	4640      	mov	r0, r8
 8009786:	47d0      	blx	sl
 8009788:	3001      	adds	r0, #1
 800978a:	d09d      	beq.n	80096c8 <_printf_i+0x160>
 800978c:	3501      	adds	r5, #1
 800978e:	68e3      	ldr	r3, [r4, #12]
 8009790:	9903      	ldr	r1, [sp, #12]
 8009792:	1a5b      	subs	r3, r3, r1
 8009794:	42ab      	cmp	r3, r5
 8009796:	dcf2      	bgt.n	800977e <_printf_i+0x216>
 8009798:	e7eb      	b.n	8009772 <_printf_i+0x20a>
 800979a:	2500      	movs	r5, #0
 800979c:	f104 0619 	add.w	r6, r4, #25
 80097a0:	e7f5      	b.n	800978e <_printf_i+0x226>
 80097a2:	bf00      	nop
 80097a4:	08020616 	.word	0x08020616
 80097a8:	08020627 	.word	0x08020627

080097ac <std>:
 80097ac:	2300      	movs	r3, #0
 80097ae:	b510      	push	{r4, lr}
 80097b0:	4604      	mov	r4, r0
 80097b2:	e9c0 3300 	strd	r3, r3, [r0]
 80097b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80097ba:	6083      	str	r3, [r0, #8]
 80097bc:	8181      	strh	r1, [r0, #12]
 80097be:	6643      	str	r3, [r0, #100]	; 0x64
 80097c0:	81c2      	strh	r2, [r0, #14]
 80097c2:	6183      	str	r3, [r0, #24]
 80097c4:	4619      	mov	r1, r3
 80097c6:	2208      	movs	r2, #8
 80097c8:	305c      	adds	r0, #92	; 0x5c
 80097ca:	f000 f9ed 	bl	8009ba8 <memset>
 80097ce:	4b05      	ldr	r3, [pc, #20]	; (80097e4 <std+0x38>)
 80097d0:	6263      	str	r3, [r4, #36]	; 0x24
 80097d2:	4b05      	ldr	r3, [pc, #20]	; (80097e8 <std+0x3c>)
 80097d4:	62a3      	str	r3, [r4, #40]	; 0x28
 80097d6:	4b05      	ldr	r3, [pc, #20]	; (80097ec <std+0x40>)
 80097d8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80097da:	4b05      	ldr	r3, [pc, #20]	; (80097f0 <std+0x44>)
 80097dc:	6224      	str	r4, [r4, #32]
 80097de:	6323      	str	r3, [r4, #48]	; 0x30
 80097e0:	bd10      	pop	{r4, pc}
 80097e2:	bf00      	nop
 80097e4:	080099f9 	.word	0x080099f9
 80097e8:	08009a1b 	.word	0x08009a1b
 80097ec:	08009a53 	.word	0x08009a53
 80097f0:	08009a77 	.word	0x08009a77

080097f4 <stdio_exit_handler>:
 80097f4:	4a02      	ldr	r2, [pc, #8]	; (8009800 <stdio_exit_handler+0xc>)
 80097f6:	4903      	ldr	r1, [pc, #12]	; (8009804 <stdio_exit_handler+0x10>)
 80097f8:	4803      	ldr	r0, [pc, #12]	; (8009808 <stdio_exit_handler+0x14>)
 80097fa:	f000 b869 	b.w	80098d0 <_fwalk_sglue>
 80097fe:	bf00      	nop
 8009800:	2000001c 	.word	0x2000001c
 8009804:	0800b559 	.word	0x0800b559
 8009808:	20000028 	.word	0x20000028

0800980c <cleanup_stdio>:
 800980c:	6841      	ldr	r1, [r0, #4]
 800980e:	4b0c      	ldr	r3, [pc, #48]	; (8009840 <cleanup_stdio+0x34>)
 8009810:	4299      	cmp	r1, r3
 8009812:	b510      	push	{r4, lr}
 8009814:	4604      	mov	r4, r0
 8009816:	d001      	beq.n	800981c <cleanup_stdio+0x10>
 8009818:	f001 fe9e 	bl	800b558 <_fflush_r>
 800981c:	68a1      	ldr	r1, [r4, #8]
 800981e:	4b09      	ldr	r3, [pc, #36]	; (8009844 <cleanup_stdio+0x38>)
 8009820:	4299      	cmp	r1, r3
 8009822:	d002      	beq.n	800982a <cleanup_stdio+0x1e>
 8009824:	4620      	mov	r0, r4
 8009826:	f001 fe97 	bl	800b558 <_fflush_r>
 800982a:	68e1      	ldr	r1, [r4, #12]
 800982c:	4b06      	ldr	r3, [pc, #24]	; (8009848 <cleanup_stdio+0x3c>)
 800982e:	4299      	cmp	r1, r3
 8009830:	d004      	beq.n	800983c <cleanup_stdio+0x30>
 8009832:	4620      	mov	r0, r4
 8009834:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009838:	f001 be8e 	b.w	800b558 <_fflush_r>
 800983c:	bd10      	pop	{r4, pc}
 800983e:	bf00      	nop
 8009840:	20007938 	.word	0x20007938
 8009844:	200079a0 	.word	0x200079a0
 8009848:	20007a08 	.word	0x20007a08

0800984c <global_stdio_init.part.0>:
 800984c:	b510      	push	{r4, lr}
 800984e:	4b0b      	ldr	r3, [pc, #44]	; (800987c <global_stdio_init.part.0+0x30>)
 8009850:	4c0b      	ldr	r4, [pc, #44]	; (8009880 <global_stdio_init.part.0+0x34>)
 8009852:	4a0c      	ldr	r2, [pc, #48]	; (8009884 <global_stdio_init.part.0+0x38>)
 8009854:	601a      	str	r2, [r3, #0]
 8009856:	4620      	mov	r0, r4
 8009858:	2200      	movs	r2, #0
 800985a:	2104      	movs	r1, #4
 800985c:	f7ff ffa6 	bl	80097ac <std>
 8009860:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8009864:	2201      	movs	r2, #1
 8009866:	2109      	movs	r1, #9
 8009868:	f7ff ffa0 	bl	80097ac <std>
 800986c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8009870:	2202      	movs	r2, #2
 8009872:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009876:	2112      	movs	r1, #18
 8009878:	f7ff bf98 	b.w	80097ac <std>
 800987c:	20007a70 	.word	0x20007a70
 8009880:	20007938 	.word	0x20007938
 8009884:	080097f5 	.word	0x080097f5

08009888 <__sfp_lock_acquire>:
 8009888:	4801      	ldr	r0, [pc, #4]	; (8009890 <__sfp_lock_acquire+0x8>)
 800988a:	f000 ba19 	b.w	8009cc0 <__retarget_lock_acquire_recursive>
 800988e:	bf00      	nop
 8009890:	20007a79 	.word	0x20007a79

08009894 <__sfp_lock_release>:
 8009894:	4801      	ldr	r0, [pc, #4]	; (800989c <__sfp_lock_release+0x8>)
 8009896:	f000 ba14 	b.w	8009cc2 <__retarget_lock_release_recursive>
 800989a:	bf00      	nop
 800989c:	20007a79 	.word	0x20007a79

080098a0 <__sinit>:
 80098a0:	b510      	push	{r4, lr}
 80098a2:	4604      	mov	r4, r0
 80098a4:	f7ff fff0 	bl	8009888 <__sfp_lock_acquire>
 80098a8:	6a23      	ldr	r3, [r4, #32]
 80098aa:	b11b      	cbz	r3, 80098b4 <__sinit+0x14>
 80098ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098b0:	f7ff bff0 	b.w	8009894 <__sfp_lock_release>
 80098b4:	4b04      	ldr	r3, [pc, #16]	; (80098c8 <__sinit+0x28>)
 80098b6:	6223      	str	r3, [r4, #32]
 80098b8:	4b04      	ldr	r3, [pc, #16]	; (80098cc <__sinit+0x2c>)
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d1f5      	bne.n	80098ac <__sinit+0xc>
 80098c0:	f7ff ffc4 	bl	800984c <global_stdio_init.part.0>
 80098c4:	e7f2      	b.n	80098ac <__sinit+0xc>
 80098c6:	bf00      	nop
 80098c8:	0800980d 	.word	0x0800980d
 80098cc:	20007a70 	.word	0x20007a70

080098d0 <_fwalk_sglue>:
 80098d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80098d4:	4607      	mov	r7, r0
 80098d6:	4688      	mov	r8, r1
 80098d8:	4614      	mov	r4, r2
 80098da:	2600      	movs	r6, #0
 80098dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80098e0:	f1b9 0901 	subs.w	r9, r9, #1
 80098e4:	d505      	bpl.n	80098f2 <_fwalk_sglue+0x22>
 80098e6:	6824      	ldr	r4, [r4, #0]
 80098e8:	2c00      	cmp	r4, #0
 80098ea:	d1f7      	bne.n	80098dc <_fwalk_sglue+0xc>
 80098ec:	4630      	mov	r0, r6
 80098ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098f2:	89ab      	ldrh	r3, [r5, #12]
 80098f4:	2b01      	cmp	r3, #1
 80098f6:	d907      	bls.n	8009908 <_fwalk_sglue+0x38>
 80098f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80098fc:	3301      	adds	r3, #1
 80098fe:	d003      	beq.n	8009908 <_fwalk_sglue+0x38>
 8009900:	4629      	mov	r1, r5
 8009902:	4638      	mov	r0, r7
 8009904:	47c0      	blx	r8
 8009906:	4306      	orrs	r6, r0
 8009908:	3568      	adds	r5, #104	; 0x68
 800990a:	e7e9      	b.n	80098e0 <_fwalk_sglue+0x10>

0800990c <iprintf>:
 800990c:	b40f      	push	{r0, r1, r2, r3}
 800990e:	b507      	push	{r0, r1, r2, lr}
 8009910:	4906      	ldr	r1, [pc, #24]	; (800992c <iprintf+0x20>)
 8009912:	ab04      	add	r3, sp, #16
 8009914:	6808      	ldr	r0, [r1, #0]
 8009916:	f853 2b04 	ldr.w	r2, [r3], #4
 800991a:	6881      	ldr	r1, [r0, #8]
 800991c:	9301      	str	r3, [sp, #4]
 800991e:	f001 fc7b 	bl	800b218 <_vfiprintf_r>
 8009922:	b003      	add	sp, #12
 8009924:	f85d eb04 	ldr.w	lr, [sp], #4
 8009928:	b004      	add	sp, #16
 800992a:	4770      	bx	lr
 800992c:	20000074 	.word	0x20000074

08009930 <putchar>:
 8009930:	4b02      	ldr	r3, [pc, #8]	; (800993c <putchar+0xc>)
 8009932:	4601      	mov	r1, r0
 8009934:	6818      	ldr	r0, [r3, #0]
 8009936:	6882      	ldr	r2, [r0, #8]
 8009938:	f001 be98 	b.w	800b66c <_putc_r>
 800993c:	20000074 	.word	0x20000074

08009940 <_puts_r>:
 8009940:	6a03      	ldr	r3, [r0, #32]
 8009942:	b570      	push	{r4, r5, r6, lr}
 8009944:	6884      	ldr	r4, [r0, #8]
 8009946:	4605      	mov	r5, r0
 8009948:	460e      	mov	r6, r1
 800994a:	b90b      	cbnz	r3, 8009950 <_puts_r+0x10>
 800994c:	f7ff ffa8 	bl	80098a0 <__sinit>
 8009950:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009952:	07db      	lsls	r3, r3, #31
 8009954:	d405      	bmi.n	8009962 <_puts_r+0x22>
 8009956:	89a3      	ldrh	r3, [r4, #12]
 8009958:	0598      	lsls	r0, r3, #22
 800995a:	d402      	bmi.n	8009962 <_puts_r+0x22>
 800995c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800995e:	f000 f9af 	bl	8009cc0 <__retarget_lock_acquire_recursive>
 8009962:	89a3      	ldrh	r3, [r4, #12]
 8009964:	0719      	lsls	r1, r3, #28
 8009966:	d513      	bpl.n	8009990 <_puts_r+0x50>
 8009968:	6923      	ldr	r3, [r4, #16]
 800996a:	b18b      	cbz	r3, 8009990 <_puts_r+0x50>
 800996c:	3e01      	subs	r6, #1
 800996e:	68a3      	ldr	r3, [r4, #8]
 8009970:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009974:	3b01      	subs	r3, #1
 8009976:	60a3      	str	r3, [r4, #8]
 8009978:	b9e9      	cbnz	r1, 80099b6 <_puts_r+0x76>
 800997a:	2b00      	cmp	r3, #0
 800997c:	da2e      	bge.n	80099dc <_puts_r+0x9c>
 800997e:	4622      	mov	r2, r4
 8009980:	210a      	movs	r1, #10
 8009982:	4628      	mov	r0, r5
 8009984:	f000 f87b 	bl	8009a7e <__swbuf_r>
 8009988:	3001      	adds	r0, #1
 800998a:	d007      	beq.n	800999c <_puts_r+0x5c>
 800998c:	250a      	movs	r5, #10
 800998e:	e007      	b.n	80099a0 <_puts_r+0x60>
 8009990:	4621      	mov	r1, r4
 8009992:	4628      	mov	r0, r5
 8009994:	f000 f8b0 	bl	8009af8 <__swsetup_r>
 8009998:	2800      	cmp	r0, #0
 800999a:	d0e7      	beq.n	800996c <_puts_r+0x2c>
 800999c:	f04f 35ff 	mov.w	r5, #4294967295
 80099a0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80099a2:	07da      	lsls	r2, r3, #31
 80099a4:	d405      	bmi.n	80099b2 <_puts_r+0x72>
 80099a6:	89a3      	ldrh	r3, [r4, #12]
 80099a8:	059b      	lsls	r3, r3, #22
 80099aa:	d402      	bmi.n	80099b2 <_puts_r+0x72>
 80099ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80099ae:	f000 f988 	bl	8009cc2 <__retarget_lock_release_recursive>
 80099b2:	4628      	mov	r0, r5
 80099b4:	bd70      	pop	{r4, r5, r6, pc}
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	da04      	bge.n	80099c4 <_puts_r+0x84>
 80099ba:	69a2      	ldr	r2, [r4, #24]
 80099bc:	429a      	cmp	r2, r3
 80099be:	dc06      	bgt.n	80099ce <_puts_r+0x8e>
 80099c0:	290a      	cmp	r1, #10
 80099c2:	d004      	beq.n	80099ce <_puts_r+0x8e>
 80099c4:	6823      	ldr	r3, [r4, #0]
 80099c6:	1c5a      	adds	r2, r3, #1
 80099c8:	6022      	str	r2, [r4, #0]
 80099ca:	7019      	strb	r1, [r3, #0]
 80099cc:	e7cf      	b.n	800996e <_puts_r+0x2e>
 80099ce:	4622      	mov	r2, r4
 80099d0:	4628      	mov	r0, r5
 80099d2:	f000 f854 	bl	8009a7e <__swbuf_r>
 80099d6:	3001      	adds	r0, #1
 80099d8:	d1c9      	bne.n	800996e <_puts_r+0x2e>
 80099da:	e7df      	b.n	800999c <_puts_r+0x5c>
 80099dc:	6823      	ldr	r3, [r4, #0]
 80099de:	250a      	movs	r5, #10
 80099e0:	1c5a      	adds	r2, r3, #1
 80099e2:	6022      	str	r2, [r4, #0]
 80099e4:	701d      	strb	r5, [r3, #0]
 80099e6:	e7db      	b.n	80099a0 <_puts_r+0x60>

080099e8 <puts>:
 80099e8:	4b02      	ldr	r3, [pc, #8]	; (80099f4 <puts+0xc>)
 80099ea:	4601      	mov	r1, r0
 80099ec:	6818      	ldr	r0, [r3, #0]
 80099ee:	f7ff bfa7 	b.w	8009940 <_puts_r>
 80099f2:	bf00      	nop
 80099f4:	20000074 	.word	0x20000074

080099f8 <__sread>:
 80099f8:	b510      	push	{r4, lr}
 80099fa:	460c      	mov	r4, r1
 80099fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a00:	f000 f900 	bl	8009c04 <_read_r>
 8009a04:	2800      	cmp	r0, #0
 8009a06:	bfab      	itete	ge
 8009a08:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009a0a:	89a3      	ldrhlt	r3, [r4, #12]
 8009a0c:	181b      	addge	r3, r3, r0
 8009a0e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009a12:	bfac      	ite	ge
 8009a14:	6563      	strge	r3, [r4, #84]	; 0x54
 8009a16:	81a3      	strhlt	r3, [r4, #12]
 8009a18:	bd10      	pop	{r4, pc}

08009a1a <__swrite>:
 8009a1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a1e:	461f      	mov	r7, r3
 8009a20:	898b      	ldrh	r3, [r1, #12]
 8009a22:	05db      	lsls	r3, r3, #23
 8009a24:	4605      	mov	r5, r0
 8009a26:	460c      	mov	r4, r1
 8009a28:	4616      	mov	r6, r2
 8009a2a:	d505      	bpl.n	8009a38 <__swrite+0x1e>
 8009a2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a30:	2302      	movs	r3, #2
 8009a32:	2200      	movs	r2, #0
 8009a34:	f000 f8d4 	bl	8009be0 <_lseek_r>
 8009a38:	89a3      	ldrh	r3, [r4, #12]
 8009a3a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009a3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009a42:	81a3      	strh	r3, [r4, #12]
 8009a44:	4632      	mov	r2, r6
 8009a46:	463b      	mov	r3, r7
 8009a48:	4628      	mov	r0, r5
 8009a4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009a4e:	f000 b8fb 	b.w	8009c48 <_write_r>

08009a52 <__sseek>:
 8009a52:	b510      	push	{r4, lr}
 8009a54:	460c      	mov	r4, r1
 8009a56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a5a:	f000 f8c1 	bl	8009be0 <_lseek_r>
 8009a5e:	1c43      	adds	r3, r0, #1
 8009a60:	89a3      	ldrh	r3, [r4, #12]
 8009a62:	bf15      	itete	ne
 8009a64:	6560      	strne	r0, [r4, #84]	; 0x54
 8009a66:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009a6a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009a6e:	81a3      	strheq	r3, [r4, #12]
 8009a70:	bf18      	it	ne
 8009a72:	81a3      	strhne	r3, [r4, #12]
 8009a74:	bd10      	pop	{r4, pc}

08009a76 <__sclose>:
 8009a76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a7a:	f000 b8a1 	b.w	8009bc0 <_close_r>

08009a7e <__swbuf_r>:
 8009a7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a80:	460e      	mov	r6, r1
 8009a82:	4614      	mov	r4, r2
 8009a84:	4605      	mov	r5, r0
 8009a86:	b118      	cbz	r0, 8009a90 <__swbuf_r+0x12>
 8009a88:	6a03      	ldr	r3, [r0, #32]
 8009a8a:	b90b      	cbnz	r3, 8009a90 <__swbuf_r+0x12>
 8009a8c:	f7ff ff08 	bl	80098a0 <__sinit>
 8009a90:	69a3      	ldr	r3, [r4, #24]
 8009a92:	60a3      	str	r3, [r4, #8]
 8009a94:	89a3      	ldrh	r3, [r4, #12]
 8009a96:	071a      	lsls	r2, r3, #28
 8009a98:	d525      	bpl.n	8009ae6 <__swbuf_r+0x68>
 8009a9a:	6923      	ldr	r3, [r4, #16]
 8009a9c:	b31b      	cbz	r3, 8009ae6 <__swbuf_r+0x68>
 8009a9e:	6823      	ldr	r3, [r4, #0]
 8009aa0:	6922      	ldr	r2, [r4, #16]
 8009aa2:	1a98      	subs	r0, r3, r2
 8009aa4:	6963      	ldr	r3, [r4, #20]
 8009aa6:	b2f6      	uxtb	r6, r6
 8009aa8:	4283      	cmp	r3, r0
 8009aaa:	4637      	mov	r7, r6
 8009aac:	dc04      	bgt.n	8009ab8 <__swbuf_r+0x3a>
 8009aae:	4621      	mov	r1, r4
 8009ab0:	4628      	mov	r0, r5
 8009ab2:	f001 fd51 	bl	800b558 <_fflush_r>
 8009ab6:	b9e0      	cbnz	r0, 8009af2 <__swbuf_r+0x74>
 8009ab8:	68a3      	ldr	r3, [r4, #8]
 8009aba:	3b01      	subs	r3, #1
 8009abc:	60a3      	str	r3, [r4, #8]
 8009abe:	6823      	ldr	r3, [r4, #0]
 8009ac0:	1c5a      	adds	r2, r3, #1
 8009ac2:	6022      	str	r2, [r4, #0]
 8009ac4:	701e      	strb	r6, [r3, #0]
 8009ac6:	6962      	ldr	r2, [r4, #20]
 8009ac8:	1c43      	adds	r3, r0, #1
 8009aca:	429a      	cmp	r2, r3
 8009acc:	d004      	beq.n	8009ad8 <__swbuf_r+0x5a>
 8009ace:	89a3      	ldrh	r3, [r4, #12]
 8009ad0:	07db      	lsls	r3, r3, #31
 8009ad2:	d506      	bpl.n	8009ae2 <__swbuf_r+0x64>
 8009ad4:	2e0a      	cmp	r6, #10
 8009ad6:	d104      	bne.n	8009ae2 <__swbuf_r+0x64>
 8009ad8:	4621      	mov	r1, r4
 8009ada:	4628      	mov	r0, r5
 8009adc:	f001 fd3c 	bl	800b558 <_fflush_r>
 8009ae0:	b938      	cbnz	r0, 8009af2 <__swbuf_r+0x74>
 8009ae2:	4638      	mov	r0, r7
 8009ae4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ae6:	4621      	mov	r1, r4
 8009ae8:	4628      	mov	r0, r5
 8009aea:	f000 f805 	bl	8009af8 <__swsetup_r>
 8009aee:	2800      	cmp	r0, #0
 8009af0:	d0d5      	beq.n	8009a9e <__swbuf_r+0x20>
 8009af2:	f04f 37ff 	mov.w	r7, #4294967295
 8009af6:	e7f4      	b.n	8009ae2 <__swbuf_r+0x64>

08009af8 <__swsetup_r>:
 8009af8:	b538      	push	{r3, r4, r5, lr}
 8009afa:	4b2a      	ldr	r3, [pc, #168]	; (8009ba4 <__swsetup_r+0xac>)
 8009afc:	4605      	mov	r5, r0
 8009afe:	6818      	ldr	r0, [r3, #0]
 8009b00:	460c      	mov	r4, r1
 8009b02:	b118      	cbz	r0, 8009b0c <__swsetup_r+0x14>
 8009b04:	6a03      	ldr	r3, [r0, #32]
 8009b06:	b90b      	cbnz	r3, 8009b0c <__swsetup_r+0x14>
 8009b08:	f7ff feca 	bl	80098a0 <__sinit>
 8009b0c:	89a3      	ldrh	r3, [r4, #12]
 8009b0e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009b12:	0718      	lsls	r0, r3, #28
 8009b14:	d422      	bmi.n	8009b5c <__swsetup_r+0x64>
 8009b16:	06d9      	lsls	r1, r3, #27
 8009b18:	d407      	bmi.n	8009b2a <__swsetup_r+0x32>
 8009b1a:	2309      	movs	r3, #9
 8009b1c:	602b      	str	r3, [r5, #0]
 8009b1e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009b22:	81a3      	strh	r3, [r4, #12]
 8009b24:	f04f 30ff 	mov.w	r0, #4294967295
 8009b28:	e034      	b.n	8009b94 <__swsetup_r+0x9c>
 8009b2a:	0758      	lsls	r0, r3, #29
 8009b2c:	d512      	bpl.n	8009b54 <__swsetup_r+0x5c>
 8009b2e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009b30:	b141      	cbz	r1, 8009b44 <__swsetup_r+0x4c>
 8009b32:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009b36:	4299      	cmp	r1, r3
 8009b38:	d002      	beq.n	8009b40 <__swsetup_r+0x48>
 8009b3a:	4628      	mov	r0, r5
 8009b3c:	f000 ff72 	bl	800aa24 <_free_r>
 8009b40:	2300      	movs	r3, #0
 8009b42:	6363      	str	r3, [r4, #52]	; 0x34
 8009b44:	89a3      	ldrh	r3, [r4, #12]
 8009b46:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009b4a:	81a3      	strh	r3, [r4, #12]
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	6063      	str	r3, [r4, #4]
 8009b50:	6923      	ldr	r3, [r4, #16]
 8009b52:	6023      	str	r3, [r4, #0]
 8009b54:	89a3      	ldrh	r3, [r4, #12]
 8009b56:	f043 0308 	orr.w	r3, r3, #8
 8009b5a:	81a3      	strh	r3, [r4, #12]
 8009b5c:	6923      	ldr	r3, [r4, #16]
 8009b5e:	b94b      	cbnz	r3, 8009b74 <__swsetup_r+0x7c>
 8009b60:	89a3      	ldrh	r3, [r4, #12]
 8009b62:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009b66:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009b6a:	d003      	beq.n	8009b74 <__swsetup_r+0x7c>
 8009b6c:	4621      	mov	r1, r4
 8009b6e:	4628      	mov	r0, r5
 8009b70:	f001 fd40 	bl	800b5f4 <__smakebuf_r>
 8009b74:	89a0      	ldrh	r0, [r4, #12]
 8009b76:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009b7a:	f010 0301 	ands.w	r3, r0, #1
 8009b7e:	d00a      	beq.n	8009b96 <__swsetup_r+0x9e>
 8009b80:	2300      	movs	r3, #0
 8009b82:	60a3      	str	r3, [r4, #8]
 8009b84:	6963      	ldr	r3, [r4, #20]
 8009b86:	425b      	negs	r3, r3
 8009b88:	61a3      	str	r3, [r4, #24]
 8009b8a:	6923      	ldr	r3, [r4, #16]
 8009b8c:	b943      	cbnz	r3, 8009ba0 <__swsetup_r+0xa8>
 8009b8e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009b92:	d1c4      	bne.n	8009b1e <__swsetup_r+0x26>
 8009b94:	bd38      	pop	{r3, r4, r5, pc}
 8009b96:	0781      	lsls	r1, r0, #30
 8009b98:	bf58      	it	pl
 8009b9a:	6963      	ldrpl	r3, [r4, #20]
 8009b9c:	60a3      	str	r3, [r4, #8]
 8009b9e:	e7f4      	b.n	8009b8a <__swsetup_r+0x92>
 8009ba0:	2000      	movs	r0, #0
 8009ba2:	e7f7      	b.n	8009b94 <__swsetup_r+0x9c>
 8009ba4:	20000074 	.word	0x20000074

08009ba8 <memset>:
 8009ba8:	4402      	add	r2, r0
 8009baa:	4603      	mov	r3, r0
 8009bac:	4293      	cmp	r3, r2
 8009bae:	d100      	bne.n	8009bb2 <memset+0xa>
 8009bb0:	4770      	bx	lr
 8009bb2:	f803 1b01 	strb.w	r1, [r3], #1
 8009bb6:	e7f9      	b.n	8009bac <memset+0x4>

08009bb8 <_localeconv_r>:
 8009bb8:	4800      	ldr	r0, [pc, #0]	; (8009bbc <_localeconv_r+0x4>)
 8009bba:	4770      	bx	lr
 8009bbc:	20000168 	.word	0x20000168

08009bc0 <_close_r>:
 8009bc0:	b538      	push	{r3, r4, r5, lr}
 8009bc2:	4d06      	ldr	r5, [pc, #24]	; (8009bdc <_close_r+0x1c>)
 8009bc4:	2300      	movs	r3, #0
 8009bc6:	4604      	mov	r4, r0
 8009bc8:	4608      	mov	r0, r1
 8009bca:	602b      	str	r3, [r5, #0]
 8009bcc:	f7f9 f82f 	bl	8002c2e <_close>
 8009bd0:	1c43      	adds	r3, r0, #1
 8009bd2:	d102      	bne.n	8009bda <_close_r+0x1a>
 8009bd4:	682b      	ldr	r3, [r5, #0]
 8009bd6:	b103      	cbz	r3, 8009bda <_close_r+0x1a>
 8009bd8:	6023      	str	r3, [r4, #0]
 8009bda:	bd38      	pop	{r3, r4, r5, pc}
 8009bdc:	20007a74 	.word	0x20007a74

08009be0 <_lseek_r>:
 8009be0:	b538      	push	{r3, r4, r5, lr}
 8009be2:	4d07      	ldr	r5, [pc, #28]	; (8009c00 <_lseek_r+0x20>)
 8009be4:	4604      	mov	r4, r0
 8009be6:	4608      	mov	r0, r1
 8009be8:	4611      	mov	r1, r2
 8009bea:	2200      	movs	r2, #0
 8009bec:	602a      	str	r2, [r5, #0]
 8009bee:	461a      	mov	r2, r3
 8009bf0:	f7f9 f844 	bl	8002c7c <_lseek>
 8009bf4:	1c43      	adds	r3, r0, #1
 8009bf6:	d102      	bne.n	8009bfe <_lseek_r+0x1e>
 8009bf8:	682b      	ldr	r3, [r5, #0]
 8009bfa:	b103      	cbz	r3, 8009bfe <_lseek_r+0x1e>
 8009bfc:	6023      	str	r3, [r4, #0]
 8009bfe:	bd38      	pop	{r3, r4, r5, pc}
 8009c00:	20007a74 	.word	0x20007a74

08009c04 <_read_r>:
 8009c04:	b538      	push	{r3, r4, r5, lr}
 8009c06:	4d07      	ldr	r5, [pc, #28]	; (8009c24 <_read_r+0x20>)
 8009c08:	4604      	mov	r4, r0
 8009c0a:	4608      	mov	r0, r1
 8009c0c:	4611      	mov	r1, r2
 8009c0e:	2200      	movs	r2, #0
 8009c10:	602a      	str	r2, [r5, #0]
 8009c12:	461a      	mov	r2, r3
 8009c14:	f7f8 ffee 	bl	8002bf4 <_read>
 8009c18:	1c43      	adds	r3, r0, #1
 8009c1a:	d102      	bne.n	8009c22 <_read_r+0x1e>
 8009c1c:	682b      	ldr	r3, [r5, #0]
 8009c1e:	b103      	cbz	r3, 8009c22 <_read_r+0x1e>
 8009c20:	6023      	str	r3, [r4, #0]
 8009c22:	bd38      	pop	{r3, r4, r5, pc}
 8009c24:	20007a74 	.word	0x20007a74

08009c28 <_sbrk_r>:
 8009c28:	b538      	push	{r3, r4, r5, lr}
 8009c2a:	4d06      	ldr	r5, [pc, #24]	; (8009c44 <_sbrk_r+0x1c>)
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	4604      	mov	r4, r0
 8009c30:	4608      	mov	r0, r1
 8009c32:	602b      	str	r3, [r5, #0]
 8009c34:	f7f9 f830 	bl	8002c98 <_sbrk>
 8009c38:	1c43      	adds	r3, r0, #1
 8009c3a:	d102      	bne.n	8009c42 <_sbrk_r+0x1a>
 8009c3c:	682b      	ldr	r3, [r5, #0]
 8009c3e:	b103      	cbz	r3, 8009c42 <_sbrk_r+0x1a>
 8009c40:	6023      	str	r3, [r4, #0]
 8009c42:	bd38      	pop	{r3, r4, r5, pc}
 8009c44:	20007a74 	.word	0x20007a74

08009c48 <_write_r>:
 8009c48:	b538      	push	{r3, r4, r5, lr}
 8009c4a:	4d07      	ldr	r5, [pc, #28]	; (8009c68 <_write_r+0x20>)
 8009c4c:	4604      	mov	r4, r0
 8009c4e:	4608      	mov	r0, r1
 8009c50:	4611      	mov	r1, r2
 8009c52:	2200      	movs	r2, #0
 8009c54:	602a      	str	r2, [r5, #0]
 8009c56:	461a      	mov	r2, r3
 8009c58:	f7f8 fcc4 	bl	80025e4 <_write>
 8009c5c:	1c43      	adds	r3, r0, #1
 8009c5e:	d102      	bne.n	8009c66 <_write_r+0x1e>
 8009c60:	682b      	ldr	r3, [r5, #0]
 8009c62:	b103      	cbz	r3, 8009c66 <_write_r+0x1e>
 8009c64:	6023      	str	r3, [r4, #0]
 8009c66:	bd38      	pop	{r3, r4, r5, pc}
 8009c68:	20007a74 	.word	0x20007a74

08009c6c <__errno>:
 8009c6c:	4b01      	ldr	r3, [pc, #4]	; (8009c74 <__errno+0x8>)
 8009c6e:	6818      	ldr	r0, [r3, #0]
 8009c70:	4770      	bx	lr
 8009c72:	bf00      	nop
 8009c74:	20000074 	.word	0x20000074

08009c78 <__libc_init_array>:
 8009c78:	b570      	push	{r4, r5, r6, lr}
 8009c7a:	4d0d      	ldr	r5, [pc, #52]	; (8009cb0 <__libc_init_array+0x38>)
 8009c7c:	4c0d      	ldr	r4, [pc, #52]	; (8009cb4 <__libc_init_array+0x3c>)
 8009c7e:	1b64      	subs	r4, r4, r5
 8009c80:	10a4      	asrs	r4, r4, #2
 8009c82:	2600      	movs	r6, #0
 8009c84:	42a6      	cmp	r6, r4
 8009c86:	d109      	bne.n	8009c9c <__libc_init_array+0x24>
 8009c88:	4d0b      	ldr	r5, [pc, #44]	; (8009cb8 <__libc_init_array+0x40>)
 8009c8a:	4c0c      	ldr	r4, [pc, #48]	; (8009cbc <__libc_init_array+0x44>)
 8009c8c:	f003 f876 	bl	800cd7c <_init>
 8009c90:	1b64      	subs	r4, r4, r5
 8009c92:	10a4      	asrs	r4, r4, #2
 8009c94:	2600      	movs	r6, #0
 8009c96:	42a6      	cmp	r6, r4
 8009c98:	d105      	bne.n	8009ca6 <__libc_init_array+0x2e>
 8009c9a:	bd70      	pop	{r4, r5, r6, pc}
 8009c9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ca0:	4798      	blx	r3
 8009ca2:	3601      	adds	r6, #1
 8009ca4:	e7ee      	b.n	8009c84 <__libc_init_array+0xc>
 8009ca6:	f855 3b04 	ldr.w	r3, [r5], #4
 8009caa:	4798      	blx	r3
 8009cac:	3601      	adds	r6, #1
 8009cae:	e7f2      	b.n	8009c96 <__libc_init_array+0x1e>
 8009cb0:	080209b0 	.word	0x080209b0
 8009cb4:	080209b0 	.word	0x080209b0
 8009cb8:	080209b0 	.word	0x080209b0
 8009cbc:	080209b4 	.word	0x080209b4

08009cc0 <__retarget_lock_acquire_recursive>:
 8009cc0:	4770      	bx	lr

08009cc2 <__retarget_lock_release_recursive>:
 8009cc2:	4770      	bx	lr

08009cc4 <memcpy>:
 8009cc4:	440a      	add	r2, r1
 8009cc6:	4291      	cmp	r1, r2
 8009cc8:	f100 33ff 	add.w	r3, r0, #4294967295
 8009ccc:	d100      	bne.n	8009cd0 <memcpy+0xc>
 8009cce:	4770      	bx	lr
 8009cd0:	b510      	push	{r4, lr}
 8009cd2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009cd6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009cda:	4291      	cmp	r1, r2
 8009cdc:	d1f9      	bne.n	8009cd2 <memcpy+0xe>
 8009cde:	bd10      	pop	{r4, pc}

08009ce0 <frexpf>:
 8009ce0:	ee10 3a10 	vmov	r3, s0
 8009ce4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8009ce8:	2100      	movs	r1, #0
 8009cea:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8009cee:	6001      	str	r1, [r0, #0]
 8009cf0:	da19      	bge.n	8009d26 <frexpf+0x46>
 8009cf2:	b1c2      	cbz	r2, 8009d26 <frexpf+0x46>
 8009cf4:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8009cf8:	d10a      	bne.n	8009d10 <frexpf+0x30>
 8009cfa:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8009d28 <frexpf+0x48>
 8009cfe:	ee60 7a27 	vmul.f32	s15, s0, s15
 8009d02:	f06f 0118 	mvn.w	r1, #24
 8009d06:	ee17 3a90 	vmov	r3, s15
 8009d0a:	6001      	str	r1, [r0, #0]
 8009d0c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8009d10:	6801      	ldr	r1, [r0, #0]
 8009d12:	15d2      	asrs	r2, r2, #23
 8009d14:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009d18:	3a7e      	subs	r2, #126	; 0x7e
 8009d1a:	f043 537c 	orr.w	r3, r3, #1056964608	; 0x3f000000
 8009d1e:	4411      	add	r1, r2
 8009d20:	ee00 3a10 	vmov	s0, r3
 8009d24:	6001      	str	r1, [r0, #0]
 8009d26:	4770      	bx	lr
 8009d28:	4c000000 	.word	0x4c000000

08009d2c <quorem>:
 8009d2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d30:	6903      	ldr	r3, [r0, #16]
 8009d32:	690c      	ldr	r4, [r1, #16]
 8009d34:	42a3      	cmp	r3, r4
 8009d36:	4607      	mov	r7, r0
 8009d38:	db7e      	blt.n	8009e38 <quorem+0x10c>
 8009d3a:	3c01      	subs	r4, #1
 8009d3c:	f101 0814 	add.w	r8, r1, #20
 8009d40:	f100 0514 	add.w	r5, r0, #20
 8009d44:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009d48:	9301      	str	r3, [sp, #4]
 8009d4a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009d4e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009d52:	3301      	adds	r3, #1
 8009d54:	429a      	cmp	r2, r3
 8009d56:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009d5a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009d5e:	fbb2 f6f3 	udiv	r6, r2, r3
 8009d62:	d331      	bcc.n	8009dc8 <quorem+0x9c>
 8009d64:	f04f 0e00 	mov.w	lr, #0
 8009d68:	4640      	mov	r0, r8
 8009d6a:	46ac      	mov	ip, r5
 8009d6c:	46f2      	mov	sl, lr
 8009d6e:	f850 2b04 	ldr.w	r2, [r0], #4
 8009d72:	b293      	uxth	r3, r2
 8009d74:	fb06 e303 	mla	r3, r6, r3, lr
 8009d78:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009d7c:	0c1a      	lsrs	r2, r3, #16
 8009d7e:	b29b      	uxth	r3, r3
 8009d80:	ebaa 0303 	sub.w	r3, sl, r3
 8009d84:	f8dc a000 	ldr.w	sl, [ip]
 8009d88:	fa13 f38a 	uxtah	r3, r3, sl
 8009d8c:	fb06 220e 	mla	r2, r6, lr, r2
 8009d90:	9300      	str	r3, [sp, #0]
 8009d92:	9b00      	ldr	r3, [sp, #0]
 8009d94:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009d98:	b292      	uxth	r2, r2
 8009d9a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009d9e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009da2:	f8bd 3000 	ldrh.w	r3, [sp]
 8009da6:	4581      	cmp	r9, r0
 8009da8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009dac:	f84c 3b04 	str.w	r3, [ip], #4
 8009db0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009db4:	d2db      	bcs.n	8009d6e <quorem+0x42>
 8009db6:	f855 300b 	ldr.w	r3, [r5, fp]
 8009dba:	b92b      	cbnz	r3, 8009dc8 <quorem+0x9c>
 8009dbc:	9b01      	ldr	r3, [sp, #4]
 8009dbe:	3b04      	subs	r3, #4
 8009dc0:	429d      	cmp	r5, r3
 8009dc2:	461a      	mov	r2, r3
 8009dc4:	d32c      	bcc.n	8009e20 <quorem+0xf4>
 8009dc6:	613c      	str	r4, [r7, #16]
 8009dc8:	4638      	mov	r0, r7
 8009dca:	f001 f8fb 	bl	800afc4 <__mcmp>
 8009dce:	2800      	cmp	r0, #0
 8009dd0:	db22      	blt.n	8009e18 <quorem+0xec>
 8009dd2:	3601      	adds	r6, #1
 8009dd4:	4629      	mov	r1, r5
 8009dd6:	2000      	movs	r0, #0
 8009dd8:	f858 2b04 	ldr.w	r2, [r8], #4
 8009ddc:	f8d1 c000 	ldr.w	ip, [r1]
 8009de0:	b293      	uxth	r3, r2
 8009de2:	1ac3      	subs	r3, r0, r3
 8009de4:	0c12      	lsrs	r2, r2, #16
 8009de6:	fa13 f38c 	uxtah	r3, r3, ip
 8009dea:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8009dee:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009df2:	b29b      	uxth	r3, r3
 8009df4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009df8:	45c1      	cmp	r9, r8
 8009dfa:	f841 3b04 	str.w	r3, [r1], #4
 8009dfe:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009e02:	d2e9      	bcs.n	8009dd8 <quorem+0xac>
 8009e04:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009e08:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009e0c:	b922      	cbnz	r2, 8009e18 <quorem+0xec>
 8009e0e:	3b04      	subs	r3, #4
 8009e10:	429d      	cmp	r5, r3
 8009e12:	461a      	mov	r2, r3
 8009e14:	d30a      	bcc.n	8009e2c <quorem+0x100>
 8009e16:	613c      	str	r4, [r7, #16]
 8009e18:	4630      	mov	r0, r6
 8009e1a:	b003      	add	sp, #12
 8009e1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e20:	6812      	ldr	r2, [r2, #0]
 8009e22:	3b04      	subs	r3, #4
 8009e24:	2a00      	cmp	r2, #0
 8009e26:	d1ce      	bne.n	8009dc6 <quorem+0x9a>
 8009e28:	3c01      	subs	r4, #1
 8009e2a:	e7c9      	b.n	8009dc0 <quorem+0x94>
 8009e2c:	6812      	ldr	r2, [r2, #0]
 8009e2e:	3b04      	subs	r3, #4
 8009e30:	2a00      	cmp	r2, #0
 8009e32:	d1f0      	bne.n	8009e16 <quorem+0xea>
 8009e34:	3c01      	subs	r4, #1
 8009e36:	e7eb      	b.n	8009e10 <quorem+0xe4>
 8009e38:	2000      	movs	r0, #0
 8009e3a:	e7ee      	b.n	8009e1a <quorem+0xee>
 8009e3c:	0000      	movs	r0, r0
	...

08009e40 <_dtoa_r>:
 8009e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e44:	ed2d 8b04 	vpush	{d8-d9}
 8009e48:	69c5      	ldr	r5, [r0, #28]
 8009e4a:	b093      	sub	sp, #76	; 0x4c
 8009e4c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009e50:	ec57 6b10 	vmov	r6, r7, d0
 8009e54:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009e58:	9107      	str	r1, [sp, #28]
 8009e5a:	4604      	mov	r4, r0
 8009e5c:	920a      	str	r2, [sp, #40]	; 0x28
 8009e5e:	930d      	str	r3, [sp, #52]	; 0x34
 8009e60:	b975      	cbnz	r5, 8009e80 <_dtoa_r+0x40>
 8009e62:	2010      	movs	r0, #16
 8009e64:	f000 fe2a 	bl	800aabc <malloc>
 8009e68:	4602      	mov	r2, r0
 8009e6a:	61e0      	str	r0, [r4, #28]
 8009e6c:	b920      	cbnz	r0, 8009e78 <_dtoa_r+0x38>
 8009e6e:	4bae      	ldr	r3, [pc, #696]	; (800a128 <_dtoa_r+0x2e8>)
 8009e70:	21ef      	movs	r1, #239	; 0xef
 8009e72:	48ae      	ldr	r0, [pc, #696]	; (800a12c <_dtoa_r+0x2ec>)
 8009e74:	f001 fc50 	bl	800b718 <__assert_func>
 8009e78:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009e7c:	6005      	str	r5, [r0, #0]
 8009e7e:	60c5      	str	r5, [r0, #12]
 8009e80:	69e3      	ldr	r3, [r4, #28]
 8009e82:	6819      	ldr	r1, [r3, #0]
 8009e84:	b151      	cbz	r1, 8009e9c <_dtoa_r+0x5c>
 8009e86:	685a      	ldr	r2, [r3, #4]
 8009e88:	604a      	str	r2, [r1, #4]
 8009e8a:	2301      	movs	r3, #1
 8009e8c:	4093      	lsls	r3, r2
 8009e8e:	608b      	str	r3, [r1, #8]
 8009e90:	4620      	mov	r0, r4
 8009e92:	f000 fe5b 	bl	800ab4c <_Bfree>
 8009e96:	69e3      	ldr	r3, [r4, #28]
 8009e98:	2200      	movs	r2, #0
 8009e9a:	601a      	str	r2, [r3, #0]
 8009e9c:	1e3b      	subs	r3, r7, #0
 8009e9e:	bfbb      	ittet	lt
 8009ea0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009ea4:	9303      	strlt	r3, [sp, #12]
 8009ea6:	2300      	movge	r3, #0
 8009ea8:	2201      	movlt	r2, #1
 8009eaa:	bfac      	ite	ge
 8009eac:	f8c8 3000 	strge.w	r3, [r8]
 8009eb0:	f8c8 2000 	strlt.w	r2, [r8]
 8009eb4:	4b9e      	ldr	r3, [pc, #632]	; (800a130 <_dtoa_r+0x2f0>)
 8009eb6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8009eba:	ea33 0308 	bics.w	r3, r3, r8
 8009ebe:	d11b      	bne.n	8009ef8 <_dtoa_r+0xb8>
 8009ec0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009ec2:	f242 730f 	movw	r3, #9999	; 0x270f
 8009ec6:	6013      	str	r3, [r2, #0]
 8009ec8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8009ecc:	4333      	orrs	r3, r6
 8009ece:	f000 8593 	beq.w	800a9f8 <_dtoa_r+0xbb8>
 8009ed2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009ed4:	b963      	cbnz	r3, 8009ef0 <_dtoa_r+0xb0>
 8009ed6:	4b97      	ldr	r3, [pc, #604]	; (800a134 <_dtoa_r+0x2f4>)
 8009ed8:	e027      	b.n	8009f2a <_dtoa_r+0xea>
 8009eda:	4b97      	ldr	r3, [pc, #604]	; (800a138 <_dtoa_r+0x2f8>)
 8009edc:	9300      	str	r3, [sp, #0]
 8009ede:	3308      	adds	r3, #8
 8009ee0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009ee2:	6013      	str	r3, [r2, #0]
 8009ee4:	9800      	ldr	r0, [sp, #0]
 8009ee6:	b013      	add	sp, #76	; 0x4c
 8009ee8:	ecbd 8b04 	vpop	{d8-d9}
 8009eec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ef0:	4b90      	ldr	r3, [pc, #576]	; (800a134 <_dtoa_r+0x2f4>)
 8009ef2:	9300      	str	r3, [sp, #0]
 8009ef4:	3303      	adds	r3, #3
 8009ef6:	e7f3      	b.n	8009ee0 <_dtoa_r+0xa0>
 8009ef8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009efc:	2200      	movs	r2, #0
 8009efe:	ec51 0b17 	vmov	r0, r1, d7
 8009f02:	eeb0 8a47 	vmov.f32	s16, s14
 8009f06:	eef0 8a67 	vmov.f32	s17, s15
 8009f0a:	2300      	movs	r3, #0
 8009f0c:	f7f6 fddc 	bl	8000ac8 <__aeabi_dcmpeq>
 8009f10:	4681      	mov	r9, r0
 8009f12:	b160      	cbz	r0, 8009f2e <_dtoa_r+0xee>
 8009f14:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009f16:	2301      	movs	r3, #1
 8009f18:	6013      	str	r3, [r2, #0]
 8009f1a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	f000 8568 	beq.w	800a9f2 <_dtoa_r+0xbb2>
 8009f22:	4b86      	ldr	r3, [pc, #536]	; (800a13c <_dtoa_r+0x2fc>)
 8009f24:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009f26:	6013      	str	r3, [r2, #0]
 8009f28:	3b01      	subs	r3, #1
 8009f2a:	9300      	str	r3, [sp, #0]
 8009f2c:	e7da      	b.n	8009ee4 <_dtoa_r+0xa4>
 8009f2e:	aa10      	add	r2, sp, #64	; 0x40
 8009f30:	a911      	add	r1, sp, #68	; 0x44
 8009f32:	4620      	mov	r0, r4
 8009f34:	eeb0 0a48 	vmov.f32	s0, s16
 8009f38:	eef0 0a68 	vmov.f32	s1, s17
 8009f3c:	f001 f8e8 	bl	800b110 <__d2b>
 8009f40:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8009f44:	4682      	mov	sl, r0
 8009f46:	2d00      	cmp	r5, #0
 8009f48:	d07f      	beq.n	800a04a <_dtoa_r+0x20a>
 8009f4a:	ee18 3a90 	vmov	r3, s17
 8009f4e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009f52:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8009f56:	ec51 0b18 	vmov	r0, r1, d8
 8009f5a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009f5e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009f62:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8009f66:	4619      	mov	r1, r3
 8009f68:	2200      	movs	r2, #0
 8009f6a:	4b75      	ldr	r3, [pc, #468]	; (800a140 <_dtoa_r+0x300>)
 8009f6c:	f7f6 f98c 	bl	8000288 <__aeabi_dsub>
 8009f70:	a367      	add	r3, pc, #412	; (adr r3, 800a110 <_dtoa_r+0x2d0>)
 8009f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f76:	f7f6 fb3f 	bl	80005f8 <__aeabi_dmul>
 8009f7a:	a367      	add	r3, pc, #412	; (adr r3, 800a118 <_dtoa_r+0x2d8>)
 8009f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f80:	f7f6 f984 	bl	800028c <__adddf3>
 8009f84:	4606      	mov	r6, r0
 8009f86:	4628      	mov	r0, r5
 8009f88:	460f      	mov	r7, r1
 8009f8a:	f7f6 facb 	bl	8000524 <__aeabi_i2d>
 8009f8e:	a364      	add	r3, pc, #400	; (adr r3, 800a120 <_dtoa_r+0x2e0>)
 8009f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f94:	f7f6 fb30 	bl	80005f8 <__aeabi_dmul>
 8009f98:	4602      	mov	r2, r0
 8009f9a:	460b      	mov	r3, r1
 8009f9c:	4630      	mov	r0, r6
 8009f9e:	4639      	mov	r1, r7
 8009fa0:	f7f6 f974 	bl	800028c <__adddf3>
 8009fa4:	4606      	mov	r6, r0
 8009fa6:	460f      	mov	r7, r1
 8009fa8:	f7f6 fdd6 	bl	8000b58 <__aeabi_d2iz>
 8009fac:	2200      	movs	r2, #0
 8009fae:	4683      	mov	fp, r0
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	4630      	mov	r0, r6
 8009fb4:	4639      	mov	r1, r7
 8009fb6:	f7f6 fd91 	bl	8000adc <__aeabi_dcmplt>
 8009fba:	b148      	cbz	r0, 8009fd0 <_dtoa_r+0x190>
 8009fbc:	4658      	mov	r0, fp
 8009fbe:	f7f6 fab1 	bl	8000524 <__aeabi_i2d>
 8009fc2:	4632      	mov	r2, r6
 8009fc4:	463b      	mov	r3, r7
 8009fc6:	f7f6 fd7f 	bl	8000ac8 <__aeabi_dcmpeq>
 8009fca:	b908      	cbnz	r0, 8009fd0 <_dtoa_r+0x190>
 8009fcc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009fd0:	f1bb 0f16 	cmp.w	fp, #22
 8009fd4:	d857      	bhi.n	800a086 <_dtoa_r+0x246>
 8009fd6:	4b5b      	ldr	r3, [pc, #364]	; (800a144 <_dtoa_r+0x304>)
 8009fd8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fe0:	ec51 0b18 	vmov	r0, r1, d8
 8009fe4:	f7f6 fd7a 	bl	8000adc <__aeabi_dcmplt>
 8009fe8:	2800      	cmp	r0, #0
 8009fea:	d04e      	beq.n	800a08a <_dtoa_r+0x24a>
 8009fec:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009ff0:	2300      	movs	r3, #0
 8009ff2:	930c      	str	r3, [sp, #48]	; 0x30
 8009ff4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009ff6:	1b5b      	subs	r3, r3, r5
 8009ff8:	1e5a      	subs	r2, r3, #1
 8009ffa:	bf45      	ittet	mi
 8009ffc:	f1c3 0301 	rsbmi	r3, r3, #1
 800a000:	9305      	strmi	r3, [sp, #20]
 800a002:	2300      	movpl	r3, #0
 800a004:	2300      	movmi	r3, #0
 800a006:	9206      	str	r2, [sp, #24]
 800a008:	bf54      	ite	pl
 800a00a:	9305      	strpl	r3, [sp, #20]
 800a00c:	9306      	strmi	r3, [sp, #24]
 800a00e:	f1bb 0f00 	cmp.w	fp, #0
 800a012:	db3c      	blt.n	800a08e <_dtoa_r+0x24e>
 800a014:	9b06      	ldr	r3, [sp, #24]
 800a016:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800a01a:	445b      	add	r3, fp
 800a01c:	9306      	str	r3, [sp, #24]
 800a01e:	2300      	movs	r3, #0
 800a020:	9308      	str	r3, [sp, #32]
 800a022:	9b07      	ldr	r3, [sp, #28]
 800a024:	2b09      	cmp	r3, #9
 800a026:	d868      	bhi.n	800a0fa <_dtoa_r+0x2ba>
 800a028:	2b05      	cmp	r3, #5
 800a02a:	bfc4      	itt	gt
 800a02c:	3b04      	subgt	r3, #4
 800a02e:	9307      	strgt	r3, [sp, #28]
 800a030:	9b07      	ldr	r3, [sp, #28]
 800a032:	f1a3 0302 	sub.w	r3, r3, #2
 800a036:	bfcc      	ite	gt
 800a038:	2500      	movgt	r5, #0
 800a03a:	2501      	movle	r5, #1
 800a03c:	2b03      	cmp	r3, #3
 800a03e:	f200 8085 	bhi.w	800a14c <_dtoa_r+0x30c>
 800a042:	e8df f003 	tbb	[pc, r3]
 800a046:	3b2e      	.short	0x3b2e
 800a048:	5839      	.short	0x5839
 800a04a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a04e:	441d      	add	r5, r3
 800a050:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a054:	2b20      	cmp	r3, #32
 800a056:	bfc1      	itttt	gt
 800a058:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a05c:	fa08 f803 	lslgt.w	r8, r8, r3
 800a060:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800a064:	fa26 f303 	lsrgt.w	r3, r6, r3
 800a068:	bfd6      	itet	le
 800a06a:	f1c3 0320 	rsble	r3, r3, #32
 800a06e:	ea48 0003 	orrgt.w	r0, r8, r3
 800a072:	fa06 f003 	lslle.w	r0, r6, r3
 800a076:	f7f6 fa45 	bl	8000504 <__aeabi_ui2d>
 800a07a:	2201      	movs	r2, #1
 800a07c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800a080:	3d01      	subs	r5, #1
 800a082:	920e      	str	r2, [sp, #56]	; 0x38
 800a084:	e76f      	b.n	8009f66 <_dtoa_r+0x126>
 800a086:	2301      	movs	r3, #1
 800a088:	e7b3      	b.n	8009ff2 <_dtoa_r+0x1b2>
 800a08a:	900c      	str	r0, [sp, #48]	; 0x30
 800a08c:	e7b2      	b.n	8009ff4 <_dtoa_r+0x1b4>
 800a08e:	9b05      	ldr	r3, [sp, #20]
 800a090:	eba3 030b 	sub.w	r3, r3, fp
 800a094:	9305      	str	r3, [sp, #20]
 800a096:	f1cb 0300 	rsb	r3, fp, #0
 800a09a:	9308      	str	r3, [sp, #32]
 800a09c:	2300      	movs	r3, #0
 800a09e:	930b      	str	r3, [sp, #44]	; 0x2c
 800a0a0:	e7bf      	b.n	800a022 <_dtoa_r+0x1e2>
 800a0a2:	2300      	movs	r3, #0
 800a0a4:	9309      	str	r3, [sp, #36]	; 0x24
 800a0a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	dc52      	bgt.n	800a152 <_dtoa_r+0x312>
 800a0ac:	2301      	movs	r3, #1
 800a0ae:	9301      	str	r3, [sp, #4]
 800a0b0:	9304      	str	r3, [sp, #16]
 800a0b2:	461a      	mov	r2, r3
 800a0b4:	920a      	str	r2, [sp, #40]	; 0x28
 800a0b6:	e00b      	b.n	800a0d0 <_dtoa_r+0x290>
 800a0b8:	2301      	movs	r3, #1
 800a0ba:	e7f3      	b.n	800a0a4 <_dtoa_r+0x264>
 800a0bc:	2300      	movs	r3, #0
 800a0be:	9309      	str	r3, [sp, #36]	; 0x24
 800a0c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a0c2:	445b      	add	r3, fp
 800a0c4:	9301      	str	r3, [sp, #4]
 800a0c6:	3301      	adds	r3, #1
 800a0c8:	2b01      	cmp	r3, #1
 800a0ca:	9304      	str	r3, [sp, #16]
 800a0cc:	bfb8      	it	lt
 800a0ce:	2301      	movlt	r3, #1
 800a0d0:	69e0      	ldr	r0, [r4, #28]
 800a0d2:	2100      	movs	r1, #0
 800a0d4:	2204      	movs	r2, #4
 800a0d6:	f102 0614 	add.w	r6, r2, #20
 800a0da:	429e      	cmp	r6, r3
 800a0dc:	d93d      	bls.n	800a15a <_dtoa_r+0x31a>
 800a0de:	6041      	str	r1, [r0, #4]
 800a0e0:	4620      	mov	r0, r4
 800a0e2:	f000 fcf3 	bl	800aacc <_Balloc>
 800a0e6:	9000      	str	r0, [sp, #0]
 800a0e8:	2800      	cmp	r0, #0
 800a0ea:	d139      	bne.n	800a160 <_dtoa_r+0x320>
 800a0ec:	4b16      	ldr	r3, [pc, #88]	; (800a148 <_dtoa_r+0x308>)
 800a0ee:	4602      	mov	r2, r0
 800a0f0:	f240 11af 	movw	r1, #431	; 0x1af
 800a0f4:	e6bd      	b.n	8009e72 <_dtoa_r+0x32>
 800a0f6:	2301      	movs	r3, #1
 800a0f8:	e7e1      	b.n	800a0be <_dtoa_r+0x27e>
 800a0fa:	2501      	movs	r5, #1
 800a0fc:	2300      	movs	r3, #0
 800a0fe:	9307      	str	r3, [sp, #28]
 800a100:	9509      	str	r5, [sp, #36]	; 0x24
 800a102:	f04f 33ff 	mov.w	r3, #4294967295
 800a106:	9301      	str	r3, [sp, #4]
 800a108:	9304      	str	r3, [sp, #16]
 800a10a:	2200      	movs	r2, #0
 800a10c:	2312      	movs	r3, #18
 800a10e:	e7d1      	b.n	800a0b4 <_dtoa_r+0x274>
 800a110:	636f4361 	.word	0x636f4361
 800a114:	3fd287a7 	.word	0x3fd287a7
 800a118:	8b60c8b3 	.word	0x8b60c8b3
 800a11c:	3fc68a28 	.word	0x3fc68a28
 800a120:	509f79fb 	.word	0x509f79fb
 800a124:	3fd34413 	.word	0x3fd34413
 800a128:	08020645 	.word	0x08020645
 800a12c:	0802065c 	.word	0x0802065c
 800a130:	7ff00000 	.word	0x7ff00000
 800a134:	08020641 	.word	0x08020641
 800a138:	08020638 	.word	0x08020638
 800a13c:	08020615 	.word	0x08020615
 800a140:	3ff80000 	.word	0x3ff80000
 800a144:	08020748 	.word	0x08020748
 800a148:	080206b4 	.word	0x080206b4
 800a14c:	2301      	movs	r3, #1
 800a14e:	9309      	str	r3, [sp, #36]	; 0x24
 800a150:	e7d7      	b.n	800a102 <_dtoa_r+0x2c2>
 800a152:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a154:	9301      	str	r3, [sp, #4]
 800a156:	9304      	str	r3, [sp, #16]
 800a158:	e7ba      	b.n	800a0d0 <_dtoa_r+0x290>
 800a15a:	3101      	adds	r1, #1
 800a15c:	0052      	lsls	r2, r2, #1
 800a15e:	e7ba      	b.n	800a0d6 <_dtoa_r+0x296>
 800a160:	69e3      	ldr	r3, [r4, #28]
 800a162:	9a00      	ldr	r2, [sp, #0]
 800a164:	601a      	str	r2, [r3, #0]
 800a166:	9b04      	ldr	r3, [sp, #16]
 800a168:	2b0e      	cmp	r3, #14
 800a16a:	f200 80a8 	bhi.w	800a2be <_dtoa_r+0x47e>
 800a16e:	2d00      	cmp	r5, #0
 800a170:	f000 80a5 	beq.w	800a2be <_dtoa_r+0x47e>
 800a174:	f1bb 0f00 	cmp.w	fp, #0
 800a178:	dd38      	ble.n	800a1ec <_dtoa_r+0x3ac>
 800a17a:	4bc0      	ldr	r3, [pc, #768]	; (800a47c <_dtoa_r+0x63c>)
 800a17c:	f00b 020f 	and.w	r2, fp, #15
 800a180:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a184:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a188:	e9d3 6700 	ldrd	r6, r7, [r3]
 800a18c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800a190:	d019      	beq.n	800a1c6 <_dtoa_r+0x386>
 800a192:	4bbb      	ldr	r3, [pc, #748]	; (800a480 <_dtoa_r+0x640>)
 800a194:	ec51 0b18 	vmov	r0, r1, d8
 800a198:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a19c:	f7f6 fb56 	bl	800084c <__aeabi_ddiv>
 800a1a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a1a4:	f008 080f 	and.w	r8, r8, #15
 800a1a8:	2503      	movs	r5, #3
 800a1aa:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800a480 <_dtoa_r+0x640>
 800a1ae:	f1b8 0f00 	cmp.w	r8, #0
 800a1b2:	d10a      	bne.n	800a1ca <_dtoa_r+0x38a>
 800a1b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a1b8:	4632      	mov	r2, r6
 800a1ba:	463b      	mov	r3, r7
 800a1bc:	f7f6 fb46 	bl	800084c <__aeabi_ddiv>
 800a1c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a1c4:	e02b      	b.n	800a21e <_dtoa_r+0x3de>
 800a1c6:	2502      	movs	r5, #2
 800a1c8:	e7ef      	b.n	800a1aa <_dtoa_r+0x36a>
 800a1ca:	f018 0f01 	tst.w	r8, #1
 800a1ce:	d008      	beq.n	800a1e2 <_dtoa_r+0x3a2>
 800a1d0:	4630      	mov	r0, r6
 800a1d2:	4639      	mov	r1, r7
 800a1d4:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a1d8:	f7f6 fa0e 	bl	80005f8 <__aeabi_dmul>
 800a1dc:	3501      	adds	r5, #1
 800a1de:	4606      	mov	r6, r0
 800a1e0:	460f      	mov	r7, r1
 800a1e2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a1e6:	f109 0908 	add.w	r9, r9, #8
 800a1ea:	e7e0      	b.n	800a1ae <_dtoa_r+0x36e>
 800a1ec:	f000 809f 	beq.w	800a32e <_dtoa_r+0x4ee>
 800a1f0:	f1cb 0600 	rsb	r6, fp, #0
 800a1f4:	4ba1      	ldr	r3, [pc, #644]	; (800a47c <_dtoa_r+0x63c>)
 800a1f6:	4fa2      	ldr	r7, [pc, #648]	; (800a480 <_dtoa_r+0x640>)
 800a1f8:	f006 020f 	and.w	r2, r6, #15
 800a1fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a200:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a204:	ec51 0b18 	vmov	r0, r1, d8
 800a208:	f7f6 f9f6 	bl	80005f8 <__aeabi_dmul>
 800a20c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a210:	1136      	asrs	r6, r6, #4
 800a212:	2300      	movs	r3, #0
 800a214:	2502      	movs	r5, #2
 800a216:	2e00      	cmp	r6, #0
 800a218:	d17e      	bne.n	800a318 <_dtoa_r+0x4d8>
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d1d0      	bne.n	800a1c0 <_dtoa_r+0x380>
 800a21e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a220:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a224:	2b00      	cmp	r3, #0
 800a226:	f000 8084 	beq.w	800a332 <_dtoa_r+0x4f2>
 800a22a:	4b96      	ldr	r3, [pc, #600]	; (800a484 <_dtoa_r+0x644>)
 800a22c:	2200      	movs	r2, #0
 800a22e:	4640      	mov	r0, r8
 800a230:	4649      	mov	r1, r9
 800a232:	f7f6 fc53 	bl	8000adc <__aeabi_dcmplt>
 800a236:	2800      	cmp	r0, #0
 800a238:	d07b      	beq.n	800a332 <_dtoa_r+0x4f2>
 800a23a:	9b04      	ldr	r3, [sp, #16]
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d078      	beq.n	800a332 <_dtoa_r+0x4f2>
 800a240:	9b01      	ldr	r3, [sp, #4]
 800a242:	2b00      	cmp	r3, #0
 800a244:	dd39      	ble.n	800a2ba <_dtoa_r+0x47a>
 800a246:	4b90      	ldr	r3, [pc, #576]	; (800a488 <_dtoa_r+0x648>)
 800a248:	2200      	movs	r2, #0
 800a24a:	4640      	mov	r0, r8
 800a24c:	4649      	mov	r1, r9
 800a24e:	f7f6 f9d3 	bl	80005f8 <__aeabi_dmul>
 800a252:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a256:	9e01      	ldr	r6, [sp, #4]
 800a258:	f10b 37ff 	add.w	r7, fp, #4294967295
 800a25c:	3501      	adds	r5, #1
 800a25e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a262:	4628      	mov	r0, r5
 800a264:	f7f6 f95e 	bl	8000524 <__aeabi_i2d>
 800a268:	4642      	mov	r2, r8
 800a26a:	464b      	mov	r3, r9
 800a26c:	f7f6 f9c4 	bl	80005f8 <__aeabi_dmul>
 800a270:	4b86      	ldr	r3, [pc, #536]	; (800a48c <_dtoa_r+0x64c>)
 800a272:	2200      	movs	r2, #0
 800a274:	f7f6 f80a 	bl	800028c <__adddf3>
 800a278:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800a27c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a280:	9303      	str	r3, [sp, #12]
 800a282:	2e00      	cmp	r6, #0
 800a284:	d158      	bne.n	800a338 <_dtoa_r+0x4f8>
 800a286:	4b82      	ldr	r3, [pc, #520]	; (800a490 <_dtoa_r+0x650>)
 800a288:	2200      	movs	r2, #0
 800a28a:	4640      	mov	r0, r8
 800a28c:	4649      	mov	r1, r9
 800a28e:	f7f5 fffb 	bl	8000288 <__aeabi_dsub>
 800a292:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a296:	4680      	mov	r8, r0
 800a298:	4689      	mov	r9, r1
 800a29a:	f7f6 fc3d 	bl	8000b18 <__aeabi_dcmpgt>
 800a29e:	2800      	cmp	r0, #0
 800a2a0:	f040 8296 	bne.w	800a7d0 <_dtoa_r+0x990>
 800a2a4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800a2a8:	4640      	mov	r0, r8
 800a2aa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a2ae:	4649      	mov	r1, r9
 800a2b0:	f7f6 fc14 	bl	8000adc <__aeabi_dcmplt>
 800a2b4:	2800      	cmp	r0, #0
 800a2b6:	f040 8289 	bne.w	800a7cc <_dtoa_r+0x98c>
 800a2ba:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a2be:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	f2c0 814e 	blt.w	800a562 <_dtoa_r+0x722>
 800a2c6:	f1bb 0f0e 	cmp.w	fp, #14
 800a2ca:	f300 814a 	bgt.w	800a562 <_dtoa_r+0x722>
 800a2ce:	4b6b      	ldr	r3, [pc, #428]	; (800a47c <_dtoa_r+0x63c>)
 800a2d0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a2d4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a2d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	f280 80dc 	bge.w	800a498 <_dtoa_r+0x658>
 800a2e0:	9b04      	ldr	r3, [sp, #16]
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	f300 80d8 	bgt.w	800a498 <_dtoa_r+0x658>
 800a2e8:	f040 826f 	bne.w	800a7ca <_dtoa_r+0x98a>
 800a2ec:	4b68      	ldr	r3, [pc, #416]	; (800a490 <_dtoa_r+0x650>)
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	4640      	mov	r0, r8
 800a2f2:	4649      	mov	r1, r9
 800a2f4:	f7f6 f980 	bl	80005f8 <__aeabi_dmul>
 800a2f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a2fc:	f7f6 fc02 	bl	8000b04 <__aeabi_dcmpge>
 800a300:	9e04      	ldr	r6, [sp, #16]
 800a302:	4637      	mov	r7, r6
 800a304:	2800      	cmp	r0, #0
 800a306:	f040 8245 	bne.w	800a794 <_dtoa_r+0x954>
 800a30a:	9d00      	ldr	r5, [sp, #0]
 800a30c:	2331      	movs	r3, #49	; 0x31
 800a30e:	f805 3b01 	strb.w	r3, [r5], #1
 800a312:	f10b 0b01 	add.w	fp, fp, #1
 800a316:	e241      	b.n	800a79c <_dtoa_r+0x95c>
 800a318:	07f2      	lsls	r2, r6, #31
 800a31a:	d505      	bpl.n	800a328 <_dtoa_r+0x4e8>
 800a31c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a320:	f7f6 f96a 	bl	80005f8 <__aeabi_dmul>
 800a324:	3501      	adds	r5, #1
 800a326:	2301      	movs	r3, #1
 800a328:	1076      	asrs	r6, r6, #1
 800a32a:	3708      	adds	r7, #8
 800a32c:	e773      	b.n	800a216 <_dtoa_r+0x3d6>
 800a32e:	2502      	movs	r5, #2
 800a330:	e775      	b.n	800a21e <_dtoa_r+0x3de>
 800a332:	9e04      	ldr	r6, [sp, #16]
 800a334:	465f      	mov	r7, fp
 800a336:	e792      	b.n	800a25e <_dtoa_r+0x41e>
 800a338:	9900      	ldr	r1, [sp, #0]
 800a33a:	4b50      	ldr	r3, [pc, #320]	; (800a47c <_dtoa_r+0x63c>)
 800a33c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a340:	4431      	add	r1, r6
 800a342:	9102      	str	r1, [sp, #8]
 800a344:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a346:	eeb0 9a47 	vmov.f32	s18, s14
 800a34a:	eef0 9a67 	vmov.f32	s19, s15
 800a34e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a352:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a356:	2900      	cmp	r1, #0
 800a358:	d044      	beq.n	800a3e4 <_dtoa_r+0x5a4>
 800a35a:	494e      	ldr	r1, [pc, #312]	; (800a494 <_dtoa_r+0x654>)
 800a35c:	2000      	movs	r0, #0
 800a35e:	f7f6 fa75 	bl	800084c <__aeabi_ddiv>
 800a362:	ec53 2b19 	vmov	r2, r3, d9
 800a366:	f7f5 ff8f 	bl	8000288 <__aeabi_dsub>
 800a36a:	9d00      	ldr	r5, [sp, #0]
 800a36c:	ec41 0b19 	vmov	d9, r0, r1
 800a370:	4649      	mov	r1, r9
 800a372:	4640      	mov	r0, r8
 800a374:	f7f6 fbf0 	bl	8000b58 <__aeabi_d2iz>
 800a378:	4606      	mov	r6, r0
 800a37a:	f7f6 f8d3 	bl	8000524 <__aeabi_i2d>
 800a37e:	4602      	mov	r2, r0
 800a380:	460b      	mov	r3, r1
 800a382:	4640      	mov	r0, r8
 800a384:	4649      	mov	r1, r9
 800a386:	f7f5 ff7f 	bl	8000288 <__aeabi_dsub>
 800a38a:	3630      	adds	r6, #48	; 0x30
 800a38c:	f805 6b01 	strb.w	r6, [r5], #1
 800a390:	ec53 2b19 	vmov	r2, r3, d9
 800a394:	4680      	mov	r8, r0
 800a396:	4689      	mov	r9, r1
 800a398:	f7f6 fba0 	bl	8000adc <__aeabi_dcmplt>
 800a39c:	2800      	cmp	r0, #0
 800a39e:	d164      	bne.n	800a46a <_dtoa_r+0x62a>
 800a3a0:	4642      	mov	r2, r8
 800a3a2:	464b      	mov	r3, r9
 800a3a4:	4937      	ldr	r1, [pc, #220]	; (800a484 <_dtoa_r+0x644>)
 800a3a6:	2000      	movs	r0, #0
 800a3a8:	f7f5 ff6e 	bl	8000288 <__aeabi_dsub>
 800a3ac:	ec53 2b19 	vmov	r2, r3, d9
 800a3b0:	f7f6 fb94 	bl	8000adc <__aeabi_dcmplt>
 800a3b4:	2800      	cmp	r0, #0
 800a3b6:	f040 80b6 	bne.w	800a526 <_dtoa_r+0x6e6>
 800a3ba:	9b02      	ldr	r3, [sp, #8]
 800a3bc:	429d      	cmp	r5, r3
 800a3be:	f43f af7c 	beq.w	800a2ba <_dtoa_r+0x47a>
 800a3c2:	4b31      	ldr	r3, [pc, #196]	; (800a488 <_dtoa_r+0x648>)
 800a3c4:	ec51 0b19 	vmov	r0, r1, d9
 800a3c8:	2200      	movs	r2, #0
 800a3ca:	f7f6 f915 	bl	80005f8 <__aeabi_dmul>
 800a3ce:	4b2e      	ldr	r3, [pc, #184]	; (800a488 <_dtoa_r+0x648>)
 800a3d0:	ec41 0b19 	vmov	d9, r0, r1
 800a3d4:	2200      	movs	r2, #0
 800a3d6:	4640      	mov	r0, r8
 800a3d8:	4649      	mov	r1, r9
 800a3da:	f7f6 f90d 	bl	80005f8 <__aeabi_dmul>
 800a3de:	4680      	mov	r8, r0
 800a3e0:	4689      	mov	r9, r1
 800a3e2:	e7c5      	b.n	800a370 <_dtoa_r+0x530>
 800a3e4:	ec51 0b17 	vmov	r0, r1, d7
 800a3e8:	f7f6 f906 	bl	80005f8 <__aeabi_dmul>
 800a3ec:	9b02      	ldr	r3, [sp, #8]
 800a3ee:	9d00      	ldr	r5, [sp, #0]
 800a3f0:	930f      	str	r3, [sp, #60]	; 0x3c
 800a3f2:	ec41 0b19 	vmov	d9, r0, r1
 800a3f6:	4649      	mov	r1, r9
 800a3f8:	4640      	mov	r0, r8
 800a3fa:	f7f6 fbad 	bl	8000b58 <__aeabi_d2iz>
 800a3fe:	4606      	mov	r6, r0
 800a400:	f7f6 f890 	bl	8000524 <__aeabi_i2d>
 800a404:	3630      	adds	r6, #48	; 0x30
 800a406:	4602      	mov	r2, r0
 800a408:	460b      	mov	r3, r1
 800a40a:	4640      	mov	r0, r8
 800a40c:	4649      	mov	r1, r9
 800a40e:	f7f5 ff3b 	bl	8000288 <__aeabi_dsub>
 800a412:	f805 6b01 	strb.w	r6, [r5], #1
 800a416:	9b02      	ldr	r3, [sp, #8]
 800a418:	429d      	cmp	r5, r3
 800a41a:	4680      	mov	r8, r0
 800a41c:	4689      	mov	r9, r1
 800a41e:	f04f 0200 	mov.w	r2, #0
 800a422:	d124      	bne.n	800a46e <_dtoa_r+0x62e>
 800a424:	4b1b      	ldr	r3, [pc, #108]	; (800a494 <_dtoa_r+0x654>)
 800a426:	ec51 0b19 	vmov	r0, r1, d9
 800a42a:	f7f5 ff2f 	bl	800028c <__adddf3>
 800a42e:	4602      	mov	r2, r0
 800a430:	460b      	mov	r3, r1
 800a432:	4640      	mov	r0, r8
 800a434:	4649      	mov	r1, r9
 800a436:	f7f6 fb6f 	bl	8000b18 <__aeabi_dcmpgt>
 800a43a:	2800      	cmp	r0, #0
 800a43c:	d173      	bne.n	800a526 <_dtoa_r+0x6e6>
 800a43e:	ec53 2b19 	vmov	r2, r3, d9
 800a442:	4914      	ldr	r1, [pc, #80]	; (800a494 <_dtoa_r+0x654>)
 800a444:	2000      	movs	r0, #0
 800a446:	f7f5 ff1f 	bl	8000288 <__aeabi_dsub>
 800a44a:	4602      	mov	r2, r0
 800a44c:	460b      	mov	r3, r1
 800a44e:	4640      	mov	r0, r8
 800a450:	4649      	mov	r1, r9
 800a452:	f7f6 fb43 	bl	8000adc <__aeabi_dcmplt>
 800a456:	2800      	cmp	r0, #0
 800a458:	f43f af2f 	beq.w	800a2ba <_dtoa_r+0x47a>
 800a45c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a45e:	1e6b      	subs	r3, r5, #1
 800a460:	930f      	str	r3, [sp, #60]	; 0x3c
 800a462:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a466:	2b30      	cmp	r3, #48	; 0x30
 800a468:	d0f8      	beq.n	800a45c <_dtoa_r+0x61c>
 800a46a:	46bb      	mov	fp, r7
 800a46c:	e04a      	b.n	800a504 <_dtoa_r+0x6c4>
 800a46e:	4b06      	ldr	r3, [pc, #24]	; (800a488 <_dtoa_r+0x648>)
 800a470:	f7f6 f8c2 	bl	80005f8 <__aeabi_dmul>
 800a474:	4680      	mov	r8, r0
 800a476:	4689      	mov	r9, r1
 800a478:	e7bd      	b.n	800a3f6 <_dtoa_r+0x5b6>
 800a47a:	bf00      	nop
 800a47c:	08020748 	.word	0x08020748
 800a480:	08020720 	.word	0x08020720
 800a484:	3ff00000 	.word	0x3ff00000
 800a488:	40240000 	.word	0x40240000
 800a48c:	401c0000 	.word	0x401c0000
 800a490:	40140000 	.word	0x40140000
 800a494:	3fe00000 	.word	0x3fe00000
 800a498:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a49c:	9d00      	ldr	r5, [sp, #0]
 800a49e:	4642      	mov	r2, r8
 800a4a0:	464b      	mov	r3, r9
 800a4a2:	4630      	mov	r0, r6
 800a4a4:	4639      	mov	r1, r7
 800a4a6:	f7f6 f9d1 	bl	800084c <__aeabi_ddiv>
 800a4aa:	f7f6 fb55 	bl	8000b58 <__aeabi_d2iz>
 800a4ae:	9001      	str	r0, [sp, #4]
 800a4b0:	f7f6 f838 	bl	8000524 <__aeabi_i2d>
 800a4b4:	4642      	mov	r2, r8
 800a4b6:	464b      	mov	r3, r9
 800a4b8:	f7f6 f89e 	bl	80005f8 <__aeabi_dmul>
 800a4bc:	4602      	mov	r2, r0
 800a4be:	460b      	mov	r3, r1
 800a4c0:	4630      	mov	r0, r6
 800a4c2:	4639      	mov	r1, r7
 800a4c4:	f7f5 fee0 	bl	8000288 <__aeabi_dsub>
 800a4c8:	9e01      	ldr	r6, [sp, #4]
 800a4ca:	9f04      	ldr	r7, [sp, #16]
 800a4cc:	3630      	adds	r6, #48	; 0x30
 800a4ce:	f805 6b01 	strb.w	r6, [r5], #1
 800a4d2:	9e00      	ldr	r6, [sp, #0]
 800a4d4:	1bae      	subs	r6, r5, r6
 800a4d6:	42b7      	cmp	r7, r6
 800a4d8:	4602      	mov	r2, r0
 800a4da:	460b      	mov	r3, r1
 800a4dc:	d134      	bne.n	800a548 <_dtoa_r+0x708>
 800a4de:	f7f5 fed5 	bl	800028c <__adddf3>
 800a4e2:	4642      	mov	r2, r8
 800a4e4:	464b      	mov	r3, r9
 800a4e6:	4606      	mov	r6, r0
 800a4e8:	460f      	mov	r7, r1
 800a4ea:	f7f6 fb15 	bl	8000b18 <__aeabi_dcmpgt>
 800a4ee:	b9c8      	cbnz	r0, 800a524 <_dtoa_r+0x6e4>
 800a4f0:	4642      	mov	r2, r8
 800a4f2:	464b      	mov	r3, r9
 800a4f4:	4630      	mov	r0, r6
 800a4f6:	4639      	mov	r1, r7
 800a4f8:	f7f6 fae6 	bl	8000ac8 <__aeabi_dcmpeq>
 800a4fc:	b110      	cbz	r0, 800a504 <_dtoa_r+0x6c4>
 800a4fe:	9b01      	ldr	r3, [sp, #4]
 800a500:	07db      	lsls	r3, r3, #31
 800a502:	d40f      	bmi.n	800a524 <_dtoa_r+0x6e4>
 800a504:	4651      	mov	r1, sl
 800a506:	4620      	mov	r0, r4
 800a508:	f000 fb20 	bl	800ab4c <_Bfree>
 800a50c:	2300      	movs	r3, #0
 800a50e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a510:	702b      	strb	r3, [r5, #0]
 800a512:	f10b 0301 	add.w	r3, fp, #1
 800a516:	6013      	str	r3, [r2, #0]
 800a518:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	f43f ace2 	beq.w	8009ee4 <_dtoa_r+0xa4>
 800a520:	601d      	str	r5, [r3, #0]
 800a522:	e4df      	b.n	8009ee4 <_dtoa_r+0xa4>
 800a524:	465f      	mov	r7, fp
 800a526:	462b      	mov	r3, r5
 800a528:	461d      	mov	r5, r3
 800a52a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a52e:	2a39      	cmp	r2, #57	; 0x39
 800a530:	d106      	bne.n	800a540 <_dtoa_r+0x700>
 800a532:	9a00      	ldr	r2, [sp, #0]
 800a534:	429a      	cmp	r2, r3
 800a536:	d1f7      	bne.n	800a528 <_dtoa_r+0x6e8>
 800a538:	9900      	ldr	r1, [sp, #0]
 800a53a:	2230      	movs	r2, #48	; 0x30
 800a53c:	3701      	adds	r7, #1
 800a53e:	700a      	strb	r2, [r1, #0]
 800a540:	781a      	ldrb	r2, [r3, #0]
 800a542:	3201      	adds	r2, #1
 800a544:	701a      	strb	r2, [r3, #0]
 800a546:	e790      	b.n	800a46a <_dtoa_r+0x62a>
 800a548:	4ba3      	ldr	r3, [pc, #652]	; (800a7d8 <_dtoa_r+0x998>)
 800a54a:	2200      	movs	r2, #0
 800a54c:	f7f6 f854 	bl	80005f8 <__aeabi_dmul>
 800a550:	2200      	movs	r2, #0
 800a552:	2300      	movs	r3, #0
 800a554:	4606      	mov	r6, r0
 800a556:	460f      	mov	r7, r1
 800a558:	f7f6 fab6 	bl	8000ac8 <__aeabi_dcmpeq>
 800a55c:	2800      	cmp	r0, #0
 800a55e:	d09e      	beq.n	800a49e <_dtoa_r+0x65e>
 800a560:	e7d0      	b.n	800a504 <_dtoa_r+0x6c4>
 800a562:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a564:	2a00      	cmp	r2, #0
 800a566:	f000 80ca 	beq.w	800a6fe <_dtoa_r+0x8be>
 800a56a:	9a07      	ldr	r2, [sp, #28]
 800a56c:	2a01      	cmp	r2, #1
 800a56e:	f300 80ad 	bgt.w	800a6cc <_dtoa_r+0x88c>
 800a572:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a574:	2a00      	cmp	r2, #0
 800a576:	f000 80a5 	beq.w	800a6c4 <_dtoa_r+0x884>
 800a57a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a57e:	9e08      	ldr	r6, [sp, #32]
 800a580:	9d05      	ldr	r5, [sp, #20]
 800a582:	9a05      	ldr	r2, [sp, #20]
 800a584:	441a      	add	r2, r3
 800a586:	9205      	str	r2, [sp, #20]
 800a588:	9a06      	ldr	r2, [sp, #24]
 800a58a:	2101      	movs	r1, #1
 800a58c:	441a      	add	r2, r3
 800a58e:	4620      	mov	r0, r4
 800a590:	9206      	str	r2, [sp, #24]
 800a592:	f000 fb91 	bl	800acb8 <__i2b>
 800a596:	4607      	mov	r7, r0
 800a598:	b165      	cbz	r5, 800a5b4 <_dtoa_r+0x774>
 800a59a:	9b06      	ldr	r3, [sp, #24]
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	dd09      	ble.n	800a5b4 <_dtoa_r+0x774>
 800a5a0:	42ab      	cmp	r3, r5
 800a5a2:	9a05      	ldr	r2, [sp, #20]
 800a5a4:	bfa8      	it	ge
 800a5a6:	462b      	movge	r3, r5
 800a5a8:	1ad2      	subs	r2, r2, r3
 800a5aa:	9205      	str	r2, [sp, #20]
 800a5ac:	9a06      	ldr	r2, [sp, #24]
 800a5ae:	1aed      	subs	r5, r5, r3
 800a5b0:	1ad3      	subs	r3, r2, r3
 800a5b2:	9306      	str	r3, [sp, #24]
 800a5b4:	9b08      	ldr	r3, [sp, #32]
 800a5b6:	b1f3      	cbz	r3, 800a5f6 <_dtoa_r+0x7b6>
 800a5b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	f000 80a3 	beq.w	800a706 <_dtoa_r+0x8c6>
 800a5c0:	2e00      	cmp	r6, #0
 800a5c2:	dd10      	ble.n	800a5e6 <_dtoa_r+0x7a6>
 800a5c4:	4639      	mov	r1, r7
 800a5c6:	4632      	mov	r2, r6
 800a5c8:	4620      	mov	r0, r4
 800a5ca:	f000 fc35 	bl	800ae38 <__pow5mult>
 800a5ce:	4652      	mov	r2, sl
 800a5d0:	4601      	mov	r1, r0
 800a5d2:	4607      	mov	r7, r0
 800a5d4:	4620      	mov	r0, r4
 800a5d6:	f000 fb85 	bl	800ace4 <__multiply>
 800a5da:	4651      	mov	r1, sl
 800a5dc:	4680      	mov	r8, r0
 800a5de:	4620      	mov	r0, r4
 800a5e0:	f000 fab4 	bl	800ab4c <_Bfree>
 800a5e4:	46c2      	mov	sl, r8
 800a5e6:	9b08      	ldr	r3, [sp, #32]
 800a5e8:	1b9a      	subs	r2, r3, r6
 800a5ea:	d004      	beq.n	800a5f6 <_dtoa_r+0x7b6>
 800a5ec:	4651      	mov	r1, sl
 800a5ee:	4620      	mov	r0, r4
 800a5f0:	f000 fc22 	bl	800ae38 <__pow5mult>
 800a5f4:	4682      	mov	sl, r0
 800a5f6:	2101      	movs	r1, #1
 800a5f8:	4620      	mov	r0, r4
 800a5fa:	f000 fb5d 	bl	800acb8 <__i2b>
 800a5fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a600:	2b00      	cmp	r3, #0
 800a602:	4606      	mov	r6, r0
 800a604:	f340 8081 	ble.w	800a70a <_dtoa_r+0x8ca>
 800a608:	461a      	mov	r2, r3
 800a60a:	4601      	mov	r1, r0
 800a60c:	4620      	mov	r0, r4
 800a60e:	f000 fc13 	bl	800ae38 <__pow5mult>
 800a612:	9b07      	ldr	r3, [sp, #28]
 800a614:	2b01      	cmp	r3, #1
 800a616:	4606      	mov	r6, r0
 800a618:	dd7a      	ble.n	800a710 <_dtoa_r+0x8d0>
 800a61a:	f04f 0800 	mov.w	r8, #0
 800a61e:	6933      	ldr	r3, [r6, #16]
 800a620:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a624:	6918      	ldr	r0, [r3, #16]
 800a626:	f000 faf9 	bl	800ac1c <__hi0bits>
 800a62a:	f1c0 0020 	rsb	r0, r0, #32
 800a62e:	9b06      	ldr	r3, [sp, #24]
 800a630:	4418      	add	r0, r3
 800a632:	f010 001f 	ands.w	r0, r0, #31
 800a636:	f000 8094 	beq.w	800a762 <_dtoa_r+0x922>
 800a63a:	f1c0 0320 	rsb	r3, r0, #32
 800a63e:	2b04      	cmp	r3, #4
 800a640:	f340 8085 	ble.w	800a74e <_dtoa_r+0x90e>
 800a644:	9b05      	ldr	r3, [sp, #20]
 800a646:	f1c0 001c 	rsb	r0, r0, #28
 800a64a:	4403      	add	r3, r0
 800a64c:	9305      	str	r3, [sp, #20]
 800a64e:	9b06      	ldr	r3, [sp, #24]
 800a650:	4403      	add	r3, r0
 800a652:	4405      	add	r5, r0
 800a654:	9306      	str	r3, [sp, #24]
 800a656:	9b05      	ldr	r3, [sp, #20]
 800a658:	2b00      	cmp	r3, #0
 800a65a:	dd05      	ble.n	800a668 <_dtoa_r+0x828>
 800a65c:	4651      	mov	r1, sl
 800a65e:	461a      	mov	r2, r3
 800a660:	4620      	mov	r0, r4
 800a662:	f000 fc43 	bl	800aeec <__lshift>
 800a666:	4682      	mov	sl, r0
 800a668:	9b06      	ldr	r3, [sp, #24]
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	dd05      	ble.n	800a67a <_dtoa_r+0x83a>
 800a66e:	4631      	mov	r1, r6
 800a670:	461a      	mov	r2, r3
 800a672:	4620      	mov	r0, r4
 800a674:	f000 fc3a 	bl	800aeec <__lshift>
 800a678:	4606      	mov	r6, r0
 800a67a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d072      	beq.n	800a766 <_dtoa_r+0x926>
 800a680:	4631      	mov	r1, r6
 800a682:	4650      	mov	r0, sl
 800a684:	f000 fc9e 	bl	800afc4 <__mcmp>
 800a688:	2800      	cmp	r0, #0
 800a68a:	da6c      	bge.n	800a766 <_dtoa_r+0x926>
 800a68c:	2300      	movs	r3, #0
 800a68e:	4651      	mov	r1, sl
 800a690:	220a      	movs	r2, #10
 800a692:	4620      	mov	r0, r4
 800a694:	f000 fa7c 	bl	800ab90 <__multadd>
 800a698:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a69a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a69e:	4682      	mov	sl, r0
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	f000 81b0 	beq.w	800aa06 <_dtoa_r+0xbc6>
 800a6a6:	2300      	movs	r3, #0
 800a6a8:	4639      	mov	r1, r7
 800a6aa:	220a      	movs	r2, #10
 800a6ac:	4620      	mov	r0, r4
 800a6ae:	f000 fa6f 	bl	800ab90 <__multadd>
 800a6b2:	9b01      	ldr	r3, [sp, #4]
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	4607      	mov	r7, r0
 800a6b8:	f300 8096 	bgt.w	800a7e8 <_dtoa_r+0x9a8>
 800a6bc:	9b07      	ldr	r3, [sp, #28]
 800a6be:	2b02      	cmp	r3, #2
 800a6c0:	dc59      	bgt.n	800a776 <_dtoa_r+0x936>
 800a6c2:	e091      	b.n	800a7e8 <_dtoa_r+0x9a8>
 800a6c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a6c6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a6ca:	e758      	b.n	800a57e <_dtoa_r+0x73e>
 800a6cc:	9b04      	ldr	r3, [sp, #16]
 800a6ce:	1e5e      	subs	r6, r3, #1
 800a6d0:	9b08      	ldr	r3, [sp, #32]
 800a6d2:	42b3      	cmp	r3, r6
 800a6d4:	bfbf      	itttt	lt
 800a6d6:	9b08      	ldrlt	r3, [sp, #32]
 800a6d8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800a6da:	9608      	strlt	r6, [sp, #32]
 800a6dc:	1af3      	sublt	r3, r6, r3
 800a6de:	bfb4      	ite	lt
 800a6e0:	18d2      	addlt	r2, r2, r3
 800a6e2:	1b9e      	subge	r6, r3, r6
 800a6e4:	9b04      	ldr	r3, [sp, #16]
 800a6e6:	bfbc      	itt	lt
 800a6e8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800a6ea:	2600      	movlt	r6, #0
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	bfb7      	itett	lt
 800a6f0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800a6f4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800a6f8:	1a9d      	sublt	r5, r3, r2
 800a6fa:	2300      	movlt	r3, #0
 800a6fc:	e741      	b.n	800a582 <_dtoa_r+0x742>
 800a6fe:	9e08      	ldr	r6, [sp, #32]
 800a700:	9d05      	ldr	r5, [sp, #20]
 800a702:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a704:	e748      	b.n	800a598 <_dtoa_r+0x758>
 800a706:	9a08      	ldr	r2, [sp, #32]
 800a708:	e770      	b.n	800a5ec <_dtoa_r+0x7ac>
 800a70a:	9b07      	ldr	r3, [sp, #28]
 800a70c:	2b01      	cmp	r3, #1
 800a70e:	dc19      	bgt.n	800a744 <_dtoa_r+0x904>
 800a710:	9b02      	ldr	r3, [sp, #8]
 800a712:	b9bb      	cbnz	r3, 800a744 <_dtoa_r+0x904>
 800a714:	9b03      	ldr	r3, [sp, #12]
 800a716:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a71a:	b99b      	cbnz	r3, 800a744 <_dtoa_r+0x904>
 800a71c:	9b03      	ldr	r3, [sp, #12]
 800a71e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a722:	0d1b      	lsrs	r3, r3, #20
 800a724:	051b      	lsls	r3, r3, #20
 800a726:	b183      	cbz	r3, 800a74a <_dtoa_r+0x90a>
 800a728:	9b05      	ldr	r3, [sp, #20]
 800a72a:	3301      	adds	r3, #1
 800a72c:	9305      	str	r3, [sp, #20]
 800a72e:	9b06      	ldr	r3, [sp, #24]
 800a730:	3301      	adds	r3, #1
 800a732:	9306      	str	r3, [sp, #24]
 800a734:	f04f 0801 	mov.w	r8, #1
 800a738:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	f47f af6f 	bne.w	800a61e <_dtoa_r+0x7de>
 800a740:	2001      	movs	r0, #1
 800a742:	e774      	b.n	800a62e <_dtoa_r+0x7ee>
 800a744:	f04f 0800 	mov.w	r8, #0
 800a748:	e7f6      	b.n	800a738 <_dtoa_r+0x8f8>
 800a74a:	4698      	mov	r8, r3
 800a74c:	e7f4      	b.n	800a738 <_dtoa_r+0x8f8>
 800a74e:	d082      	beq.n	800a656 <_dtoa_r+0x816>
 800a750:	9a05      	ldr	r2, [sp, #20]
 800a752:	331c      	adds	r3, #28
 800a754:	441a      	add	r2, r3
 800a756:	9205      	str	r2, [sp, #20]
 800a758:	9a06      	ldr	r2, [sp, #24]
 800a75a:	441a      	add	r2, r3
 800a75c:	441d      	add	r5, r3
 800a75e:	9206      	str	r2, [sp, #24]
 800a760:	e779      	b.n	800a656 <_dtoa_r+0x816>
 800a762:	4603      	mov	r3, r0
 800a764:	e7f4      	b.n	800a750 <_dtoa_r+0x910>
 800a766:	9b04      	ldr	r3, [sp, #16]
 800a768:	2b00      	cmp	r3, #0
 800a76a:	dc37      	bgt.n	800a7dc <_dtoa_r+0x99c>
 800a76c:	9b07      	ldr	r3, [sp, #28]
 800a76e:	2b02      	cmp	r3, #2
 800a770:	dd34      	ble.n	800a7dc <_dtoa_r+0x99c>
 800a772:	9b04      	ldr	r3, [sp, #16]
 800a774:	9301      	str	r3, [sp, #4]
 800a776:	9b01      	ldr	r3, [sp, #4]
 800a778:	b963      	cbnz	r3, 800a794 <_dtoa_r+0x954>
 800a77a:	4631      	mov	r1, r6
 800a77c:	2205      	movs	r2, #5
 800a77e:	4620      	mov	r0, r4
 800a780:	f000 fa06 	bl	800ab90 <__multadd>
 800a784:	4601      	mov	r1, r0
 800a786:	4606      	mov	r6, r0
 800a788:	4650      	mov	r0, sl
 800a78a:	f000 fc1b 	bl	800afc4 <__mcmp>
 800a78e:	2800      	cmp	r0, #0
 800a790:	f73f adbb 	bgt.w	800a30a <_dtoa_r+0x4ca>
 800a794:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a796:	9d00      	ldr	r5, [sp, #0]
 800a798:	ea6f 0b03 	mvn.w	fp, r3
 800a79c:	f04f 0800 	mov.w	r8, #0
 800a7a0:	4631      	mov	r1, r6
 800a7a2:	4620      	mov	r0, r4
 800a7a4:	f000 f9d2 	bl	800ab4c <_Bfree>
 800a7a8:	2f00      	cmp	r7, #0
 800a7aa:	f43f aeab 	beq.w	800a504 <_dtoa_r+0x6c4>
 800a7ae:	f1b8 0f00 	cmp.w	r8, #0
 800a7b2:	d005      	beq.n	800a7c0 <_dtoa_r+0x980>
 800a7b4:	45b8      	cmp	r8, r7
 800a7b6:	d003      	beq.n	800a7c0 <_dtoa_r+0x980>
 800a7b8:	4641      	mov	r1, r8
 800a7ba:	4620      	mov	r0, r4
 800a7bc:	f000 f9c6 	bl	800ab4c <_Bfree>
 800a7c0:	4639      	mov	r1, r7
 800a7c2:	4620      	mov	r0, r4
 800a7c4:	f000 f9c2 	bl	800ab4c <_Bfree>
 800a7c8:	e69c      	b.n	800a504 <_dtoa_r+0x6c4>
 800a7ca:	2600      	movs	r6, #0
 800a7cc:	4637      	mov	r7, r6
 800a7ce:	e7e1      	b.n	800a794 <_dtoa_r+0x954>
 800a7d0:	46bb      	mov	fp, r7
 800a7d2:	4637      	mov	r7, r6
 800a7d4:	e599      	b.n	800a30a <_dtoa_r+0x4ca>
 800a7d6:	bf00      	nop
 800a7d8:	40240000 	.word	0x40240000
 800a7dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	f000 80c8 	beq.w	800a974 <_dtoa_r+0xb34>
 800a7e4:	9b04      	ldr	r3, [sp, #16]
 800a7e6:	9301      	str	r3, [sp, #4]
 800a7e8:	2d00      	cmp	r5, #0
 800a7ea:	dd05      	ble.n	800a7f8 <_dtoa_r+0x9b8>
 800a7ec:	4639      	mov	r1, r7
 800a7ee:	462a      	mov	r2, r5
 800a7f0:	4620      	mov	r0, r4
 800a7f2:	f000 fb7b 	bl	800aeec <__lshift>
 800a7f6:	4607      	mov	r7, r0
 800a7f8:	f1b8 0f00 	cmp.w	r8, #0
 800a7fc:	d05b      	beq.n	800a8b6 <_dtoa_r+0xa76>
 800a7fe:	6879      	ldr	r1, [r7, #4]
 800a800:	4620      	mov	r0, r4
 800a802:	f000 f963 	bl	800aacc <_Balloc>
 800a806:	4605      	mov	r5, r0
 800a808:	b928      	cbnz	r0, 800a816 <_dtoa_r+0x9d6>
 800a80a:	4b83      	ldr	r3, [pc, #524]	; (800aa18 <_dtoa_r+0xbd8>)
 800a80c:	4602      	mov	r2, r0
 800a80e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800a812:	f7ff bb2e 	b.w	8009e72 <_dtoa_r+0x32>
 800a816:	693a      	ldr	r2, [r7, #16]
 800a818:	3202      	adds	r2, #2
 800a81a:	0092      	lsls	r2, r2, #2
 800a81c:	f107 010c 	add.w	r1, r7, #12
 800a820:	300c      	adds	r0, #12
 800a822:	f7ff fa4f 	bl	8009cc4 <memcpy>
 800a826:	2201      	movs	r2, #1
 800a828:	4629      	mov	r1, r5
 800a82a:	4620      	mov	r0, r4
 800a82c:	f000 fb5e 	bl	800aeec <__lshift>
 800a830:	9b00      	ldr	r3, [sp, #0]
 800a832:	3301      	adds	r3, #1
 800a834:	9304      	str	r3, [sp, #16]
 800a836:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a83a:	4413      	add	r3, r2
 800a83c:	9308      	str	r3, [sp, #32]
 800a83e:	9b02      	ldr	r3, [sp, #8]
 800a840:	f003 0301 	and.w	r3, r3, #1
 800a844:	46b8      	mov	r8, r7
 800a846:	9306      	str	r3, [sp, #24]
 800a848:	4607      	mov	r7, r0
 800a84a:	9b04      	ldr	r3, [sp, #16]
 800a84c:	4631      	mov	r1, r6
 800a84e:	3b01      	subs	r3, #1
 800a850:	4650      	mov	r0, sl
 800a852:	9301      	str	r3, [sp, #4]
 800a854:	f7ff fa6a 	bl	8009d2c <quorem>
 800a858:	4641      	mov	r1, r8
 800a85a:	9002      	str	r0, [sp, #8]
 800a85c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a860:	4650      	mov	r0, sl
 800a862:	f000 fbaf 	bl	800afc4 <__mcmp>
 800a866:	463a      	mov	r2, r7
 800a868:	9005      	str	r0, [sp, #20]
 800a86a:	4631      	mov	r1, r6
 800a86c:	4620      	mov	r0, r4
 800a86e:	f000 fbc5 	bl	800affc <__mdiff>
 800a872:	68c2      	ldr	r2, [r0, #12]
 800a874:	4605      	mov	r5, r0
 800a876:	bb02      	cbnz	r2, 800a8ba <_dtoa_r+0xa7a>
 800a878:	4601      	mov	r1, r0
 800a87a:	4650      	mov	r0, sl
 800a87c:	f000 fba2 	bl	800afc4 <__mcmp>
 800a880:	4602      	mov	r2, r0
 800a882:	4629      	mov	r1, r5
 800a884:	4620      	mov	r0, r4
 800a886:	9209      	str	r2, [sp, #36]	; 0x24
 800a888:	f000 f960 	bl	800ab4c <_Bfree>
 800a88c:	9b07      	ldr	r3, [sp, #28]
 800a88e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a890:	9d04      	ldr	r5, [sp, #16]
 800a892:	ea43 0102 	orr.w	r1, r3, r2
 800a896:	9b06      	ldr	r3, [sp, #24]
 800a898:	4319      	orrs	r1, r3
 800a89a:	d110      	bne.n	800a8be <_dtoa_r+0xa7e>
 800a89c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a8a0:	d029      	beq.n	800a8f6 <_dtoa_r+0xab6>
 800a8a2:	9b05      	ldr	r3, [sp, #20]
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	dd02      	ble.n	800a8ae <_dtoa_r+0xa6e>
 800a8a8:	9b02      	ldr	r3, [sp, #8]
 800a8aa:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800a8ae:	9b01      	ldr	r3, [sp, #4]
 800a8b0:	f883 9000 	strb.w	r9, [r3]
 800a8b4:	e774      	b.n	800a7a0 <_dtoa_r+0x960>
 800a8b6:	4638      	mov	r0, r7
 800a8b8:	e7ba      	b.n	800a830 <_dtoa_r+0x9f0>
 800a8ba:	2201      	movs	r2, #1
 800a8bc:	e7e1      	b.n	800a882 <_dtoa_r+0xa42>
 800a8be:	9b05      	ldr	r3, [sp, #20]
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	db04      	blt.n	800a8ce <_dtoa_r+0xa8e>
 800a8c4:	9907      	ldr	r1, [sp, #28]
 800a8c6:	430b      	orrs	r3, r1
 800a8c8:	9906      	ldr	r1, [sp, #24]
 800a8ca:	430b      	orrs	r3, r1
 800a8cc:	d120      	bne.n	800a910 <_dtoa_r+0xad0>
 800a8ce:	2a00      	cmp	r2, #0
 800a8d0:	dded      	ble.n	800a8ae <_dtoa_r+0xa6e>
 800a8d2:	4651      	mov	r1, sl
 800a8d4:	2201      	movs	r2, #1
 800a8d6:	4620      	mov	r0, r4
 800a8d8:	f000 fb08 	bl	800aeec <__lshift>
 800a8dc:	4631      	mov	r1, r6
 800a8de:	4682      	mov	sl, r0
 800a8e0:	f000 fb70 	bl	800afc4 <__mcmp>
 800a8e4:	2800      	cmp	r0, #0
 800a8e6:	dc03      	bgt.n	800a8f0 <_dtoa_r+0xab0>
 800a8e8:	d1e1      	bne.n	800a8ae <_dtoa_r+0xa6e>
 800a8ea:	f019 0f01 	tst.w	r9, #1
 800a8ee:	d0de      	beq.n	800a8ae <_dtoa_r+0xa6e>
 800a8f0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a8f4:	d1d8      	bne.n	800a8a8 <_dtoa_r+0xa68>
 800a8f6:	9a01      	ldr	r2, [sp, #4]
 800a8f8:	2339      	movs	r3, #57	; 0x39
 800a8fa:	7013      	strb	r3, [r2, #0]
 800a8fc:	462b      	mov	r3, r5
 800a8fe:	461d      	mov	r5, r3
 800a900:	3b01      	subs	r3, #1
 800a902:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a906:	2a39      	cmp	r2, #57	; 0x39
 800a908:	d06c      	beq.n	800a9e4 <_dtoa_r+0xba4>
 800a90a:	3201      	adds	r2, #1
 800a90c:	701a      	strb	r2, [r3, #0]
 800a90e:	e747      	b.n	800a7a0 <_dtoa_r+0x960>
 800a910:	2a00      	cmp	r2, #0
 800a912:	dd07      	ble.n	800a924 <_dtoa_r+0xae4>
 800a914:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a918:	d0ed      	beq.n	800a8f6 <_dtoa_r+0xab6>
 800a91a:	9a01      	ldr	r2, [sp, #4]
 800a91c:	f109 0301 	add.w	r3, r9, #1
 800a920:	7013      	strb	r3, [r2, #0]
 800a922:	e73d      	b.n	800a7a0 <_dtoa_r+0x960>
 800a924:	9b04      	ldr	r3, [sp, #16]
 800a926:	9a08      	ldr	r2, [sp, #32]
 800a928:	f803 9c01 	strb.w	r9, [r3, #-1]
 800a92c:	4293      	cmp	r3, r2
 800a92e:	d043      	beq.n	800a9b8 <_dtoa_r+0xb78>
 800a930:	4651      	mov	r1, sl
 800a932:	2300      	movs	r3, #0
 800a934:	220a      	movs	r2, #10
 800a936:	4620      	mov	r0, r4
 800a938:	f000 f92a 	bl	800ab90 <__multadd>
 800a93c:	45b8      	cmp	r8, r7
 800a93e:	4682      	mov	sl, r0
 800a940:	f04f 0300 	mov.w	r3, #0
 800a944:	f04f 020a 	mov.w	r2, #10
 800a948:	4641      	mov	r1, r8
 800a94a:	4620      	mov	r0, r4
 800a94c:	d107      	bne.n	800a95e <_dtoa_r+0xb1e>
 800a94e:	f000 f91f 	bl	800ab90 <__multadd>
 800a952:	4680      	mov	r8, r0
 800a954:	4607      	mov	r7, r0
 800a956:	9b04      	ldr	r3, [sp, #16]
 800a958:	3301      	adds	r3, #1
 800a95a:	9304      	str	r3, [sp, #16]
 800a95c:	e775      	b.n	800a84a <_dtoa_r+0xa0a>
 800a95e:	f000 f917 	bl	800ab90 <__multadd>
 800a962:	4639      	mov	r1, r7
 800a964:	4680      	mov	r8, r0
 800a966:	2300      	movs	r3, #0
 800a968:	220a      	movs	r2, #10
 800a96a:	4620      	mov	r0, r4
 800a96c:	f000 f910 	bl	800ab90 <__multadd>
 800a970:	4607      	mov	r7, r0
 800a972:	e7f0      	b.n	800a956 <_dtoa_r+0xb16>
 800a974:	9b04      	ldr	r3, [sp, #16]
 800a976:	9301      	str	r3, [sp, #4]
 800a978:	9d00      	ldr	r5, [sp, #0]
 800a97a:	4631      	mov	r1, r6
 800a97c:	4650      	mov	r0, sl
 800a97e:	f7ff f9d5 	bl	8009d2c <quorem>
 800a982:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a986:	9b00      	ldr	r3, [sp, #0]
 800a988:	f805 9b01 	strb.w	r9, [r5], #1
 800a98c:	1aea      	subs	r2, r5, r3
 800a98e:	9b01      	ldr	r3, [sp, #4]
 800a990:	4293      	cmp	r3, r2
 800a992:	dd07      	ble.n	800a9a4 <_dtoa_r+0xb64>
 800a994:	4651      	mov	r1, sl
 800a996:	2300      	movs	r3, #0
 800a998:	220a      	movs	r2, #10
 800a99a:	4620      	mov	r0, r4
 800a99c:	f000 f8f8 	bl	800ab90 <__multadd>
 800a9a0:	4682      	mov	sl, r0
 800a9a2:	e7ea      	b.n	800a97a <_dtoa_r+0xb3a>
 800a9a4:	9b01      	ldr	r3, [sp, #4]
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	bfc8      	it	gt
 800a9aa:	461d      	movgt	r5, r3
 800a9ac:	9b00      	ldr	r3, [sp, #0]
 800a9ae:	bfd8      	it	le
 800a9b0:	2501      	movle	r5, #1
 800a9b2:	441d      	add	r5, r3
 800a9b4:	f04f 0800 	mov.w	r8, #0
 800a9b8:	4651      	mov	r1, sl
 800a9ba:	2201      	movs	r2, #1
 800a9bc:	4620      	mov	r0, r4
 800a9be:	f000 fa95 	bl	800aeec <__lshift>
 800a9c2:	4631      	mov	r1, r6
 800a9c4:	4682      	mov	sl, r0
 800a9c6:	f000 fafd 	bl	800afc4 <__mcmp>
 800a9ca:	2800      	cmp	r0, #0
 800a9cc:	dc96      	bgt.n	800a8fc <_dtoa_r+0xabc>
 800a9ce:	d102      	bne.n	800a9d6 <_dtoa_r+0xb96>
 800a9d0:	f019 0f01 	tst.w	r9, #1
 800a9d4:	d192      	bne.n	800a8fc <_dtoa_r+0xabc>
 800a9d6:	462b      	mov	r3, r5
 800a9d8:	461d      	mov	r5, r3
 800a9da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a9de:	2a30      	cmp	r2, #48	; 0x30
 800a9e0:	d0fa      	beq.n	800a9d8 <_dtoa_r+0xb98>
 800a9e2:	e6dd      	b.n	800a7a0 <_dtoa_r+0x960>
 800a9e4:	9a00      	ldr	r2, [sp, #0]
 800a9e6:	429a      	cmp	r2, r3
 800a9e8:	d189      	bne.n	800a8fe <_dtoa_r+0xabe>
 800a9ea:	f10b 0b01 	add.w	fp, fp, #1
 800a9ee:	2331      	movs	r3, #49	; 0x31
 800a9f0:	e796      	b.n	800a920 <_dtoa_r+0xae0>
 800a9f2:	4b0a      	ldr	r3, [pc, #40]	; (800aa1c <_dtoa_r+0xbdc>)
 800a9f4:	f7ff ba99 	b.w	8009f2a <_dtoa_r+0xea>
 800a9f8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	f47f aa6d 	bne.w	8009eda <_dtoa_r+0x9a>
 800aa00:	4b07      	ldr	r3, [pc, #28]	; (800aa20 <_dtoa_r+0xbe0>)
 800aa02:	f7ff ba92 	b.w	8009f2a <_dtoa_r+0xea>
 800aa06:	9b01      	ldr	r3, [sp, #4]
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	dcb5      	bgt.n	800a978 <_dtoa_r+0xb38>
 800aa0c:	9b07      	ldr	r3, [sp, #28]
 800aa0e:	2b02      	cmp	r3, #2
 800aa10:	f73f aeb1 	bgt.w	800a776 <_dtoa_r+0x936>
 800aa14:	e7b0      	b.n	800a978 <_dtoa_r+0xb38>
 800aa16:	bf00      	nop
 800aa18:	080206b4 	.word	0x080206b4
 800aa1c:	08020614 	.word	0x08020614
 800aa20:	08020638 	.word	0x08020638

0800aa24 <_free_r>:
 800aa24:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800aa26:	2900      	cmp	r1, #0
 800aa28:	d044      	beq.n	800aab4 <_free_r+0x90>
 800aa2a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aa2e:	9001      	str	r0, [sp, #4]
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	f1a1 0404 	sub.w	r4, r1, #4
 800aa36:	bfb8      	it	lt
 800aa38:	18e4      	addlt	r4, r4, r3
 800aa3a:	f7fe fa45 	bl	8008ec8 <__malloc_lock>
 800aa3e:	4a1e      	ldr	r2, [pc, #120]	; (800aab8 <_free_r+0x94>)
 800aa40:	9801      	ldr	r0, [sp, #4]
 800aa42:	6813      	ldr	r3, [r2, #0]
 800aa44:	b933      	cbnz	r3, 800aa54 <_free_r+0x30>
 800aa46:	6063      	str	r3, [r4, #4]
 800aa48:	6014      	str	r4, [r2, #0]
 800aa4a:	b003      	add	sp, #12
 800aa4c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aa50:	f7fe ba40 	b.w	8008ed4 <__malloc_unlock>
 800aa54:	42a3      	cmp	r3, r4
 800aa56:	d908      	bls.n	800aa6a <_free_r+0x46>
 800aa58:	6825      	ldr	r5, [r4, #0]
 800aa5a:	1961      	adds	r1, r4, r5
 800aa5c:	428b      	cmp	r3, r1
 800aa5e:	bf01      	itttt	eq
 800aa60:	6819      	ldreq	r1, [r3, #0]
 800aa62:	685b      	ldreq	r3, [r3, #4]
 800aa64:	1949      	addeq	r1, r1, r5
 800aa66:	6021      	streq	r1, [r4, #0]
 800aa68:	e7ed      	b.n	800aa46 <_free_r+0x22>
 800aa6a:	461a      	mov	r2, r3
 800aa6c:	685b      	ldr	r3, [r3, #4]
 800aa6e:	b10b      	cbz	r3, 800aa74 <_free_r+0x50>
 800aa70:	42a3      	cmp	r3, r4
 800aa72:	d9fa      	bls.n	800aa6a <_free_r+0x46>
 800aa74:	6811      	ldr	r1, [r2, #0]
 800aa76:	1855      	adds	r5, r2, r1
 800aa78:	42a5      	cmp	r5, r4
 800aa7a:	d10b      	bne.n	800aa94 <_free_r+0x70>
 800aa7c:	6824      	ldr	r4, [r4, #0]
 800aa7e:	4421      	add	r1, r4
 800aa80:	1854      	adds	r4, r2, r1
 800aa82:	42a3      	cmp	r3, r4
 800aa84:	6011      	str	r1, [r2, #0]
 800aa86:	d1e0      	bne.n	800aa4a <_free_r+0x26>
 800aa88:	681c      	ldr	r4, [r3, #0]
 800aa8a:	685b      	ldr	r3, [r3, #4]
 800aa8c:	6053      	str	r3, [r2, #4]
 800aa8e:	440c      	add	r4, r1
 800aa90:	6014      	str	r4, [r2, #0]
 800aa92:	e7da      	b.n	800aa4a <_free_r+0x26>
 800aa94:	d902      	bls.n	800aa9c <_free_r+0x78>
 800aa96:	230c      	movs	r3, #12
 800aa98:	6003      	str	r3, [r0, #0]
 800aa9a:	e7d6      	b.n	800aa4a <_free_r+0x26>
 800aa9c:	6825      	ldr	r5, [r4, #0]
 800aa9e:	1961      	adds	r1, r4, r5
 800aaa0:	428b      	cmp	r3, r1
 800aaa2:	bf04      	itt	eq
 800aaa4:	6819      	ldreq	r1, [r3, #0]
 800aaa6:	685b      	ldreq	r3, [r3, #4]
 800aaa8:	6063      	str	r3, [r4, #4]
 800aaaa:	bf04      	itt	eq
 800aaac:	1949      	addeq	r1, r1, r5
 800aaae:	6021      	streq	r1, [r4, #0]
 800aab0:	6054      	str	r4, [r2, #4]
 800aab2:	e7ca      	b.n	800aa4a <_free_r+0x26>
 800aab4:	b003      	add	sp, #12
 800aab6:	bd30      	pop	{r4, r5, pc}
 800aab8:	20007930 	.word	0x20007930

0800aabc <malloc>:
 800aabc:	4b02      	ldr	r3, [pc, #8]	; (800aac8 <malloc+0xc>)
 800aabe:	4601      	mov	r1, r0
 800aac0:	6818      	ldr	r0, [r3, #0]
 800aac2:	f7fe b981 	b.w	8008dc8 <_malloc_r>
 800aac6:	bf00      	nop
 800aac8:	20000074 	.word	0x20000074

0800aacc <_Balloc>:
 800aacc:	b570      	push	{r4, r5, r6, lr}
 800aace:	69c6      	ldr	r6, [r0, #28]
 800aad0:	4604      	mov	r4, r0
 800aad2:	460d      	mov	r5, r1
 800aad4:	b976      	cbnz	r6, 800aaf4 <_Balloc+0x28>
 800aad6:	2010      	movs	r0, #16
 800aad8:	f7ff fff0 	bl	800aabc <malloc>
 800aadc:	4602      	mov	r2, r0
 800aade:	61e0      	str	r0, [r4, #28]
 800aae0:	b920      	cbnz	r0, 800aaec <_Balloc+0x20>
 800aae2:	4b18      	ldr	r3, [pc, #96]	; (800ab44 <_Balloc+0x78>)
 800aae4:	4818      	ldr	r0, [pc, #96]	; (800ab48 <_Balloc+0x7c>)
 800aae6:	216b      	movs	r1, #107	; 0x6b
 800aae8:	f000 fe16 	bl	800b718 <__assert_func>
 800aaec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aaf0:	6006      	str	r6, [r0, #0]
 800aaf2:	60c6      	str	r6, [r0, #12]
 800aaf4:	69e6      	ldr	r6, [r4, #28]
 800aaf6:	68f3      	ldr	r3, [r6, #12]
 800aaf8:	b183      	cbz	r3, 800ab1c <_Balloc+0x50>
 800aafa:	69e3      	ldr	r3, [r4, #28]
 800aafc:	68db      	ldr	r3, [r3, #12]
 800aafe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ab02:	b9b8      	cbnz	r0, 800ab34 <_Balloc+0x68>
 800ab04:	2101      	movs	r1, #1
 800ab06:	fa01 f605 	lsl.w	r6, r1, r5
 800ab0a:	1d72      	adds	r2, r6, #5
 800ab0c:	0092      	lsls	r2, r2, #2
 800ab0e:	4620      	mov	r0, r4
 800ab10:	f7fe f924 	bl	8008d5c <_calloc_r>
 800ab14:	b160      	cbz	r0, 800ab30 <_Balloc+0x64>
 800ab16:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ab1a:	e00e      	b.n	800ab3a <_Balloc+0x6e>
 800ab1c:	2221      	movs	r2, #33	; 0x21
 800ab1e:	2104      	movs	r1, #4
 800ab20:	4620      	mov	r0, r4
 800ab22:	f7fe f91b 	bl	8008d5c <_calloc_r>
 800ab26:	69e3      	ldr	r3, [r4, #28]
 800ab28:	60f0      	str	r0, [r6, #12]
 800ab2a:	68db      	ldr	r3, [r3, #12]
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d1e4      	bne.n	800aafa <_Balloc+0x2e>
 800ab30:	2000      	movs	r0, #0
 800ab32:	bd70      	pop	{r4, r5, r6, pc}
 800ab34:	6802      	ldr	r2, [r0, #0]
 800ab36:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ab3a:	2300      	movs	r3, #0
 800ab3c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ab40:	e7f7      	b.n	800ab32 <_Balloc+0x66>
 800ab42:	bf00      	nop
 800ab44:	08020645 	.word	0x08020645
 800ab48:	080206c5 	.word	0x080206c5

0800ab4c <_Bfree>:
 800ab4c:	b570      	push	{r4, r5, r6, lr}
 800ab4e:	69c6      	ldr	r6, [r0, #28]
 800ab50:	4605      	mov	r5, r0
 800ab52:	460c      	mov	r4, r1
 800ab54:	b976      	cbnz	r6, 800ab74 <_Bfree+0x28>
 800ab56:	2010      	movs	r0, #16
 800ab58:	f7ff ffb0 	bl	800aabc <malloc>
 800ab5c:	4602      	mov	r2, r0
 800ab5e:	61e8      	str	r0, [r5, #28]
 800ab60:	b920      	cbnz	r0, 800ab6c <_Bfree+0x20>
 800ab62:	4b09      	ldr	r3, [pc, #36]	; (800ab88 <_Bfree+0x3c>)
 800ab64:	4809      	ldr	r0, [pc, #36]	; (800ab8c <_Bfree+0x40>)
 800ab66:	218f      	movs	r1, #143	; 0x8f
 800ab68:	f000 fdd6 	bl	800b718 <__assert_func>
 800ab6c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ab70:	6006      	str	r6, [r0, #0]
 800ab72:	60c6      	str	r6, [r0, #12]
 800ab74:	b13c      	cbz	r4, 800ab86 <_Bfree+0x3a>
 800ab76:	69eb      	ldr	r3, [r5, #28]
 800ab78:	6862      	ldr	r2, [r4, #4]
 800ab7a:	68db      	ldr	r3, [r3, #12]
 800ab7c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ab80:	6021      	str	r1, [r4, #0]
 800ab82:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ab86:	bd70      	pop	{r4, r5, r6, pc}
 800ab88:	08020645 	.word	0x08020645
 800ab8c:	080206c5 	.word	0x080206c5

0800ab90 <__multadd>:
 800ab90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab94:	690d      	ldr	r5, [r1, #16]
 800ab96:	4607      	mov	r7, r0
 800ab98:	460c      	mov	r4, r1
 800ab9a:	461e      	mov	r6, r3
 800ab9c:	f101 0c14 	add.w	ip, r1, #20
 800aba0:	2000      	movs	r0, #0
 800aba2:	f8dc 3000 	ldr.w	r3, [ip]
 800aba6:	b299      	uxth	r1, r3
 800aba8:	fb02 6101 	mla	r1, r2, r1, r6
 800abac:	0c1e      	lsrs	r6, r3, #16
 800abae:	0c0b      	lsrs	r3, r1, #16
 800abb0:	fb02 3306 	mla	r3, r2, r6, r3
 800abb4:	b289      	uxth	r1, r1
 800abb6:	3001      	adds	r0, #1
 800abb8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800abbc:	4285      	cmp	r5, r0
 800abbe:	f84c 1b04 	str.w	r1, [ip], #4
 800abc2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800abc6:	dcec      	bgt.n	800aba2 <__multadd+0x12>
 800abc8:	b30e      	cbz	r6, 800ac0e <__multadd+0x7e>
 800abca:	68a3      	ldr	r3, [r4, #8]
 800abcc:	42ab      	cmp	r3, r5
 800abce:	dc19      	bgt.n	800ac04 <__multadd+0x74>
 800abd0:	6861      	ldr	r1, [r4, #4]
 800abd2:	4638      	mov	r0, r7
 800abd4:	3101      	adds	r1, #1
 800abd6:	f7ff ff79 	bl	800aacc <_Balloc>
 800abda:	4680      	mov	r8, r0
 800abdc:	b928      	cbnz	r0, 800abea <__multadd+0x5a>
 800abde:	4602      	mov	r2, r0
 800abe0:	4b0c      	ldr	r3, [pc, #48]	; (800ac14 <__multadd+0x84>)
 800abe2:	480d      	ldr	r0, [pc, #52]	; (800ac18 <__multadd+0x88>)
 800abe4:	21ba      	movs	r1, #186	; 0xba
 800abe6:	f000 fd97 	bl	800b718 <__assert_func>
 800abea:	6922      	ldr	r2, [r4, #16]
 800abec:	3202      	adds	r2, #2
 800abee:	f104 010c 	add.w	r1, r4, #12
 800abf2:	0092      	lsls	r2, r2, #2
 800abf4:	300c      	adds	r0, #12
 800abf6:	f7ff f865 	bl	8009cc4 <memcpy>
 800abfa:	4621      	mov	r1, r4
 800abfc:	4638      	mov	r0, r7
 800abfe:	f7ff ffa5 	bl	800ab4c <_Bfree>
 800ac02:	4644      	mov	r4, r8
 800ac04:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ac08:	3501      	adds	r5, #1
 800ac0a:	615e      	str	r6, [r3, #20]
 800ac0c:	6125      	str	r5, [r4, #16]
 800ac0e:	4620      	mov	r0, r4
 800ac10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac14:	080206b4 	.word	0x080206b4
 800ac18:	080206c5 	.word	0x080206c5

0800ac1c <__hi0bits>:
 800ac1c:	0c03      	lsrs	r3, r0, #16
 800ac1e:	041b      	lsls	r3, r3, #16
 800ac20:	b9d3      	cbnz	r3, 800ac58 <__hi0bits+0x3c>
 800ac22:	0400      	lsls	r0, r0, #16
 800ac24:	2310      	movs	r3, #16
 800ac26:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ac2a:	bf04      	itt	eq
 800ac2c:	0200      	lsleq	r0, r0, #8
 800ac2e:	3308      	addeq	r3, #8
 800ac30:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ac34:	bf04      	itt	eq
 800ac36:	0100      	lsleq	r0, r0, #4
 800ac38:	3304      	addeq	r3, #4
 800ac3a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ac3e:	bf04      	itt	eq
 800ac40:	0080      	lsleq	r0, r0, #2
 800ac42:	3302      	addeq	r3, #2
 800ac44:	2800      	cmp	r0, #0
 800ac46:	db05      	blt.n	800ac54 <__hi0bits+0x38>
 800ac48:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ac4c:	f103 0301 	add.w	r3, r3, #1
 800ac50:	bf08      	it	eq
 800ac52:	2320      	moveq	r3, #32
 800ac54:	4618      	mov	r0, r3
 800ac56:	4770      	bx	lr
 800ac58:	2300      	movs	r3, #0
 800ac5a:	e7e4      	b.n	800ac26 <__hi0bits+0xa>

0800ac5c <__lo0bits>:
 800ac5c:	6803      	ldr	r3, [r0, #0]
 800ac5e:	f013 0207 	ands.w	r2, r3, #7
 800ac62:	d00c      	beq.n	800ac7e <__lo0bits+0x22>
 800ac64:	07d9      	lsls	r1, r3, #31
 800ac66:	d422      	bmi.n	800acae <__lo0bits+0x52>
 800ac68:	079a      	lsls	r2, r3, #30
 800ac6a:	bf49      	itett	mi
 800ac6c:	085b      	lsrmi	r3, r3, #1
 800ac6e:	089b      	lsrpl	r3, r3, #2
 800ac70:	6003      	strmi	r3, [r0, #0]
 800ac72:	2201      	movmi	r2, #1
 800ac74:	bf5c      	itt	pl
 800ac76:	6003      	strpl	r3, [r0, #0]
 800ac78:	2202      	movpl	r2, #2
 800ac7a:	4610      	mov	r0, r2
 800ac7c:	4770      	bx	lr
 800ac7e:	b299      	uxth	r1, r3
 800ac80:	b909      	cbnz	r1, 800ac86 <__lo0bits+0x2a>
 800ac82:	0c1b      	lsrs	r3, r3, #16
 800ac84:	2210      	movs	r2, #16
 800ac86:	b2d9      	uxtb	r1, r3
 800ac88:	b909      	cbnz	r1, 800ac8e <__lo0bits+0x32>
 800ac8a:	3208      	adds	r2, #8
 800ac8c:	0a1b      	lsrs	r3, r3, #8
 800ac8e:	0719      	lsls	r1, r3, #28
 800ac90:	bf04      	itt	eq
 800ac92:	091b      	lsreq	r3, r3, #4
 800ac94:	3204      	addeq	r2, #4
 800ac96:	0799      	lsls	r1, r3, #30
 800ac98:	bf04      	itt	eq
 800ac9a:	089b      	lsreq	r3, r3, #2
 800ac9c:	3202      	addeq	r2, #2
 800ac9e:	07d9      	lsls	r1, r3, #31
 800aca0:	d403      	bmi.n	800acaa <__lo0bits+0x4e>
 800aca2:	085b      	lsrs	r3, r3, #1
 800aca4:	f102 0201 	add.w	r2, r2, #1
 800aca8:	d003      	beq.n	800acb2 <__lo0bits+0x56>
 800acaa:	6003      	str	r3, [r0, #0]
 800acac:	e7e5      	b.n	800ac7a <__lo0bits+0x1e>
 800acae:	2200      	movs	r2, #0
 800acb0:	e7e3      	b.n	800ac7a <__lo0bits+0x1e>
 800acb2:	2220      	movs	r2, #32
 800acb4:	e7e1      	b.n	800ac7a <__lo0bits+0x1e>
	...

0800acb8 <__i2b>:
 800acb8:	b510      	push	{r4, lr}
 800acba:	460c      	mov	r4, r1
 800acbc:	2101      	movs	r1, #1
 800acbe:	f7ff ff05 	bl	800aacc <_Balloc>
 800acc2:	4602      	mov	r2, r0
 800acc4:	b928      	cbnz	r0, 800acd2 <__i2b+0x1a>
 800acc6:	4b05      	ldr	r3, [pc, #20]	; (800acdc <__i2b+0x24>)
 800acc8:	4805      	ldr	r0, [pc, #20]	; (800ace0 <__i2b+0x28>)
 800acca:	f240 1145 	movw	r1, #325	; 0x145
 800acce:	f000 fd23 	bl	800b718 <__assert_func>
 800acd2:	2301      	movs	r3, #1
 800acd4:	6144      	str	r4, [r0, #20]
 800acd6:	6103      	str	r3, [r0, #16]
 800acd8:	bd10      	pop	{r4, pc}
 800acda:	bf00      	nop
 800acdc:	080206b4 	.word	0x080206b4
 800ace0:	080206c5 	.word	0x080206c5

0800ace4 <__multiply>:
 800ace4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ace8:	4691      	mov	r9, r2
 800acea:	690a      	ldr	r2, [r1, #16]
 800acec:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800acf0:	429a      	cmp	r2, r3
 800acf2:	bfb8      	it	lt
 800acf4:	460b      	movlt	r3, r1
 800acf6:	460c      	mov	r4, r1
 800acf8:	bfbc      	itt	lt
 800acfa:	464c      	movlt	r4, r9
 800acfc:	4699      	movlt	r9, r3
 800acfe:	6927      	ldr	r7, [r4, #16]
 800ad00:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ad04:	68a3      	ldr	r3, [r4, #8]
 800ad06:	6861      	ldr	r1, [r4, #4]
 800ad08:	eb07 060a 	add.w	r6, r7, sl
 800ad0c:	42b3      	cmp	r3, r6
 800ad0e:	b085      	sub	sp, #20
 800ad10:	bfb8      	it	lt
 800ad12:	3101      	addlt	r1, #1
 800ad14:	f7ff feda 	bl	800aacc <_Balloc>
 800ad18:	b930      	cbnz	r0, 800ad28 <__multiply+0x44>
 800ad1a:	4602      	mov	r2, r0
 800ad1c:	4b44      	ldr	r3, [pc, #272]	; (800ae30 <__multiply+0x14c>)
 800ad1e:	4845      	ldr	r0, [pc, #276]	; (800ae34 <__multiply+0x150>)
 800ad20:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800ad24:	f000 fcf8 	bl	800b718 <__assert_func>
 800ad28:	f100 0514 	add.w	r5, r0, #20
 800ad2c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ad30:	462b      	mov	r3, r5
 800ad32:	2200      	movs	r2, #0
 800ad34:	4543      	cmp	r3, r8
 800ad36:	d321      	bcc.n	800ad7c <__multiply+0x98>
 800ad38:	f104 0314 	add.w	r3, r4, #20
 800ad3c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ad40:	f109 0314 	add.w	r3, r9, #20
 800ad44:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ad48:	9202      	str	r2, [sp, #8]
 800ad4a:	1b3a      	subs	r2, r7, r4
 800ad4c:	3a15      	subs	r2, #21
 800ad4e:	f022 0203 	bic.w	r2, r2, #3
 800ad52:	3204      	adds	r2, #4
 800ad54:	f104 0115 	add.w	r1, r4, #21
 800ad58:	428f      	cmp	r7, r1
 800ad5a:	bf38      	it	cc
 800ad5c:	2204      	movcc	r2, #4
 800ad5e:	9201      	str	r2, [sp, #4]
 800ad60:	9a02      	ldr	r2, [sp, #8]
 800ad62:	9303      	str	r3, [sp, #12]
 800ad64:	429a      	cmp	r2, r3
 800ad66:	d80c      	bhi.n	800ad82 <__multiply+0x9e>
 800ad68:	2e00      	cmp	r6, #0
 800ad6a:	dd03      	ble.n	800ad74 <__multiply+0x90>
 800ad6c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d05b      	beq.n	800ae2c <__multiply+0x148>
 800ad74:	6106      	str	r6, [r0, #16]
 800ad76:	b005      	add	sp, #20
 800ad78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad7c:	f843 2b04 	str.w	r2, [r3], #4
 800ad80:	e7d8      	b.n	800ad34 <__multiply+0x50>
 800ad82:	f8b3 a000 	ldrh.w	sl, [r3]
 800ad86:	f1ba 0f00 	cmp.w	sl, #0
 800ad8a:	d024      	beq.n	800add6 <__multiply+0xf2>
 800ad8c:	f104 0e14 	add.w	lr, r4, #20
 800ad90:	46a9      	mov	r9, r5
 800ad92:	f04f 0c00 	mov.w	ip, #0
 800ad96:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ad9a:	f8d9 1000 	ldr.w	r1, [r9]
 800ad9e:	fa1f fb82 	uxth.w	fp, r2
 800ada2:	b289      	uxth	r1, r1
 800ada4:	fb0a 110b 	mla	r1, sl, fp, r1
 800ada8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800adac:	f8d9 2000 	ldr.w	r2, [r9]
 800adb0:	4461      	add	r1, ip
 800adb2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800adb6:	fb0a c20b 	mla	r2, sl, fp, ip
 800adba:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800adbe:	b289      	uxth	r1, r1
 800adc0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800adc4:	4577      	cmp	r7, lr
 800adc6:	f849 1b04 	str.w	r1, [r9], #4
 800adca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800adce:	d8e2      	bhi.n	800ad96 <__multiply+0xb2>
 800add0:	9a01      	ldr	r2, [sp, #4]
 800add2:	f845 c002 	str.w	ip, [r5, r2]
 800add6:	9a03      	ldr	r2, [sp, #12]
 800add8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800addc:	3304      	adds	r3, #4
 800adde:	f1b9 0f00 	cmp.w	r9, #0
 800ade2:	d021      	beq.n	800ae28 <__multiply+0x144>
 800ade4:	6829      	ldr	r1, [r5, #0]
 800ade6:	f104 0c14 	add.w	ip, r4, #20
 800adea:	46ae      	mov	lr, r5
 800adec:	f04f 0a00 	mov.w	sl, #0
 800adf0:	f8bc b000 	ldrh.w	fp, [ip]
 800adf4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800adf8:	fb09 220b 	mla	r2, r9, fp, r2
 800adfc:	4452      	add	r2, sl
 800adfe:	b289      	uxth	r1, r1
 800ae00:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ae04:	f84e 1b04 	str.w	r1, [lr], #4
 800ae08:	f85c 1b04 	ldr.w	r1, [ip], #4
 800ae0c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ae10:	f8be 1000 	ldrh.w	r1, [lr]
 800ae14:	fb09 110a 	mla	r1, r9, sl, r1
 800ae18:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800ae1c:	4567      	cmp	r7, ip
 800ae1e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ae22:	d8e5      	bhi.n	800adf0 <__multiply+0x10c>
 800ae24:	9a01      	ldr	r2, [sp, #4]
 800ae26:	50a9      	str	r1, [r5, r2]
 800ae28:	3504      	adds	r5, #4
 800ae2a:	e799      	b.n	800ad60 <__multiply+0x7c>
 800ae2c:	3e01      	subs	r6, #1
 800ae2e:	e79b      	b.n	800ad68 <__multiply+0x84>
 800ae30:	080206b4 	.word	0x080206b4
 800ae34:	080206c5 	.word	0x080206c5

0800ae38 <__pow5mult>:
 800ae38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae3c:	4615      	mov	r5, r2
 800ae3e:	f012 0203 	ands.w	r2, r2, #3
 800ae42:	4606      	mov	r6, r0
 800ae44:	460f      	mov	r7, r1
 800ae46:	d007      	beq.n	800ae58 <__pow5mult+0x20>
 800ae48:	4c25      	ldr	r4, [pc, #148]	; (800aee0 <__pow5mult+0xa8>)
 800ae4a:	3a01      	subs	r2, #1
 800ae4c:	2300      	movs	r3, #0
 800ae4e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ae52:	f7ff fe9d 	bl	800ab90 <__multadd>
 800ae56:	4607      	mov	r7, r0
 800ae58:	10ad      	asrs	r5, r5, #2
 800ae5a:	d03d      	beq.n	800aed8 <__pow5mult+0xa0>
 800ae5c:	69f4      	ldr	r4, [r6, #28]
 800ae5e:	b97c      	cbnz	r4, 800ae80 <__pow5mult+0x48>
 800ae60:	2010      	movs	r0, #16
 800ae62:	f7ff fe2b 	bl	800aabc <malloc>
 800ae66:	4602      	mov	r2, r0
 800ae68:	61f0      	str	r0, [r6, #28]
 800ae6a:	b928      	cbnz	r0, 800ae78 <__pow5mult+0x40>
 800ae6c:	4b1d      	ldr	r3, [pc, #116]	; (800aee4 <__pow5mult+0xac>)
 800ae6e:	481e      	ldr	r0, [pc, #120]	; (800aee8 <__pow5mult+0xb0>)
 800ae70:	f240 11b3 	movw	r1, #435	; 0x1b3
 800ae74:	f000 fc50 	bl	800b718 <__assert_func>
 800ae78:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ae7c:	6004      	str	r4, [r0, #0]
 800ae7e:	60c4      	str	r4, [r0, #12]
 800ae80:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800ae84:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ae88:	b94c      	cbnz	r4, 800ae9e <__pow5mult+0x66>
 800ae8a:	f240 2171 	movw	r1, #625	; 0x271
 800ae8e:	4630      	mov	r0, r6
 800ae90:	f7ff ff12 	bl	800acb8 <__i2b>
 800ae94:	2300      	movs	r3, #0
 800ae96:	f8c8 0008 	str.w	r0, [r8, #8]
 800ae9a:	4604      	mov	r4, r0
 800ae9c:	6003      	str	r3, [r0, #0]
 800ae9e:	f04f 0900 	mov.w	r9, #0
 800aea2:	07eb      	lsls	r3, r5, #31
 800aea4:	d50a      	bpl.n	800aebc <__pow5mult+0x84>
 800aea6:	4639      	mov	r1, r7
 800aea8:	4622      	mov	r2, r4
 800aeaa:	4630      	mov	r0, r6
 800aeac:	f7ff ff1a 	bl	800ace4 <__multiply>
 800aeb0:	4639      	mov	r1, r7
 800aeb2:	4680      	mov	r8, r0
 800aeb4:	4630      	mov	r0, r6
 800aeb6:	f7ff fe49 	bl	800ab4c <_Bfree>
 800aeba:	4647      	mov	r7, r8
 800aebc:	106d      	asrs	r5, r5, #1
 800aebe:	d00b      	beq.n	800aed8 <__pow5mult+0xa0>
 800aec0:	6820      	ldr	r0, [r4, #0]
 800aec2:	b938      	cbnz	r0, 800aed4 <__pow5mult+0x9c>
 800aec4:	4622      	mov	r2, r4
 800aec6:	4621      	mov	r1, r4
 800aec8:	4630      	mov	r0, r6
 800aeca:	f7ff ff0b 	bl	800ace4 <__multiply>
 800aece:	6020      	str	r0, [r4, #0]
 800aed0:	f8c0 9000 	str.w	r9, [r0]
 800aed4:	4604      	mov	r4, r0
 800aed6:	e7e4      	b.n	800aea2 <__pow5mult+0x6a>
 800aed8:	4638      	mov	r0, r7
 800aeda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aede:	bf00      	nop
 800aee0:	08020810 	.word	0x08020810
 800aee4:	08020645 	.word	0x08020645
 800aee8:	080206c5 	.word	0x080206c5

0800aeec <__lshift>:
 800aeec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aef0:	460c      	mov	r4, r1
 800aef2:	6849      	ldr	r1, [r1, #4]
 800aef4:	6923      	ldr	r3, [r4, #16]
 800aef6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800aefa:	68a3      	ldr	r3, [r4, #8]
 800aefc:	4607      	mov	r7, r0
 800aefe:	4691      	mov	r9, r2
 800af00:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800af04:	f108 0601 	add.w	r6, r8, #1
 800af08:	42b3      	cmp	r3, r6
 800af0a:	db0b      	blt.n	800af24 <__lshift+0x38>
 800af0c:	4638      	mov	r0, r7
 800af0e:	f7ff fddd 	bl	800aacc <_Balloc>
 800af12:	4605      	mov	r5, r0
 800af14:	b948      	cbnz	r0, 800af2a <__lshift+0x3e>
 800af16:	4602      	mov	r2, r0
 800af18:	4b28      	ldr	r3, [pc, #160]	; (800afbc <__lshift+0xd0>)
 800af1a:	4829      	ldr	r0, [pc, #164]	; (800afc0 <__lshift+0xd4>)
 800af1c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800af20:	f000 fbfa 	bl	800b718 <__assert_func>
 800af24:	3101      	adds	r1, #1
 800af26:	005b      	lsls	r3, r3, #1
 800af28:	e7ee      	b.n	800af08 <__lshift+0x1c>
 800af2a:	2300      	movs	r3, #0
 800af2c:	f100 0114 	add.w	r1, r0, #20
 800af30:	f100 0210 	add.w	r2, r0, #16
 800af34:	4618      	mov	r0, r3
 800af36:	4553      	cmp	r3, sl
 800af38:	db33      	blt.n	800afa2 <__lshift+0xb6>
 800af3a:	6920      	ldr	r0, [r4, #16]
 800af3c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800af40:	f104 0314 	add.w	r3, r4, #20
 800af44:	f019 091f 	ands.w	r9, r9, #31
 800af48:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800af4c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800af50:	d02b      	beq.n	800afaa <__lshift+0xbe>
 800af52:	f1c9 0e20 	rsb	lr, r9, #32
 800af56:	468a      	mov	sl, r1
 800af58:	2200      	movs	r2, #0
 800af5a:	6818      	ldr	r0, [r3, #0]
 800af5c:	fa00 f009 	lsl.w	r0, r0, r9
 800af60:	4310      	orrs	r0, r2
 800af62:	f84a 0b04 	str.w	r0, [sl], #4
 800af66:	f853 2b04 	ldr.w	r2, [r3], #4
 800af6a:	459c      	cmp	ip, r3
 800af6c:	fa22 f20e 	lsr.w	r2, r2, lr
 800af70:	d8f3      	bhi.n	800af5a <__lshift+0x6e>
 800af72:	ebac 0304 	sub.w	r3, ip, r4
 800af76:	3b15      	subs	r3, #21
 800af78:	f023 0303 	bic.w	r3, r3, #3
 800af7c:	3304      	adds	r3, #4
 800af7e:	f104 0015 	add.w	r0, r4, #21
 800af82:	4584      	cmp	ip, r0
 800af84:	bf38      	it	cc
 800af86:	2304      	movcc	r3, #4
 800af88:	50ca      	str	r2, [r1, r3]
 800af8a:	b10a      	cbz	r2, 800af90 <__lshift+0xa4>
 800af8c:	f108 0602 	add.w	r6, r8, #2
 800af90:	3e01      	subs	r6, #1
 800af92:	4638      	mov	r0, r7
 800af94:	612e      	str	r6, [r5, #16]
 800af96:	4621      	mov	r1, r4
 800af98:	f7ff fdd8 	bl	800ab4c <_Bfree>
 800af9c:	4628      	mov	r0, r5
 800af9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afa2:	f842 0f04 	str.w	r0, [r2, #4]!
 800afa6:	3301      	adds	r3, #1
 800afa8:	e7c5      	b.n	800af36 <__lshift+0x4a>
 800afaa:	3904      	subs	r1, #4
 800afac:	f853 2b04 	ldr.w	r2, [r3], #4
 800afb0:	f841 2f04 	str.w	r2, [r1, #4]!
 800afb4:	459c      	cmp	ip, r3
 800afb6:	d8f9      	bhi.n	800afac <__lshift+0xc0>
 800afb8:	e7ea      	b.n	800af90 <__lshift+0xa4>
 800afba:	bf00      	nop
 800afbc:	080206b4 	.word	0x080206b4
 800afc0:	080206c5 	.word	0x080206c5

0800afc4 <__mcmp>:
 800afc4:	b530      	push	{r4, r5, lr}
 800afc6:	6902      	ldr	r2, [r0, #16]
 800afc8:	690c      	ldr	r4, [r1, #16]
 800afca:	1b12      	subs	r2, r2, r4
 800afcc:	d10e      	bne.n	800afec <__mcmp+0x28>
 800afce:	f100 0314 	add.w	r3, r0, #20
 800afd2:	3114      	adds	r1, #20
 800afd4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800afd8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800afdc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800afe0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800afe4:	42a5      	cmp	r5, r4
 800afe6:	d003      	beq.n	800aff0 <__mcmp+0x2c>
 800afe8:	d305      	bcc.n	800aff6 <__mcmp+0x32>
 800afea:	2201      	movs	r2, #1
 800afec:	4610      	mov	r0, r2
 800afee:	bd30      	pop	{r4, r5, pc}
 800aff0:	4283      	cmp	r3, r0
 800aff2:	d3f3      	bcc.n	800afdc <__mcmp+0x18>
 800aff4:	e7fa      	b.n	800afec <__mcmp+0x28>
 800aff6:	f04f 32ff 	mov.w	r2, #4294967295
 800affa:	e7f7      	b.n	800afec <__mcmp+0x28>

0800affc <__mdiff>:
 800affc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b000:	460c      	mov	r4, r1
 800b002:	4606      	mov	r6, r0
 800b004:	4611      	mov	r1, r2
 800b006:	4620      	mov	r0, r4
 800b008:	4690      	mov	r8, r2
 800b00a:	f7ff ffdb 	bl	800afc4 <__mcmp>
 800b00e:	1e05      	subs	r5, r0, #0
 800b010:	d110      	bne.n	800b034 <__mdiff+0x38>
 800b012:	4629      	mov	r1, r5
 800b014:	4630      	mov	r0, r6
 800b016:	f7ff fd59 	bl	800aacc <_Balloc>
 800b01a:	b930      	cbnz	r0, 800b02a <__mdiff+0x2e>
 800b01c:	4b3a      	ldr	r3, [pc, #232]	; (800b108 <__mdiff+0x10c>)
 800b01e:	4602      	mov	r2, r0
 800b020:	f240 2137 	movw	r1, #567	; 0x237
 800b024:	4839      	ldr	r0, [pc, #228]	; (800b10c <__mdiff+0x110>)
 800b026:	f000 fb77 	bl	800b718 <__assert_func>
 800b02a:	2301      	movs	r3, #1
 800b02c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b030:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b034:	bfa4      	itt	ge
 800b036:	4643      	movge	r3, r8
 800b038:	46a0      	movge	r8, r4
 800b03a:	4630      	mov	r0, r6
 800b03c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b040:	bfa6      	itte	ge
 800b042:	461c      	movge	r4, r3
 800b044:	2500      	movge	r5, #0
 800b046:	2501      	movlt	r5, #1
 800b048:	f7ff fd40 	bl	800aacc <_Balloc>
 800b04c:	b920      	cbnz	r0, 800b058 <__mdiff+0x5c>
 800b04e:	4b2e      	ldr	r3, [pc, #184]	; (800b108 <__mdiff+0x10c>)
 800b050:	4602      	mov	r2, r0
 800b052:	f240 2145 	movw	r1, #581	; 0x245
 800b056:	e7e5      	b.n	800b024 <__mdiff+0x28>
 800b058:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b05c:	6926      	ldr	r6, [r4, #16]
 800b05e:	60c5      	str	r5, [r0, #12]
 800b060:	f104 0914 	add.w	r9, r4, #20
 800b064:	f108 0514 	add.w	r5, r8, #20
 800b068:	f100 0e14 	add.w	lr, r0, #20
 800b06c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b070:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b074:	f108 0210 	add.w	r2, r8, #16
 800b078:	46f2      	mov	sl, lr
 800b07a:	2100      	movs	r1, #0
 800b07c:	f859 3b04 	ldr.w	r3, [r9], #4
 800b080:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b084:	fa11 f88b 	uxtah	r8, r1, fp
 800b088:	b299      	uxth	r1, r3
 800b08a:	0c1b      	lsrs	r3, r3, #16
 800b08c:	eba8 0801 	sub.w	r8, r8, r1
 800b090:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b094:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b098:	fa1f f888 	uxth.w	r8, r8
 800b09c:	1419      	asrs	r1, r3, #16
 800b09e:	454e      	cmp	r6, r9
 800b0a0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b0a4:	f84a 3b04 	str.w	r3, [sl], #4
 800b0a8:	d8e8      	bhi.n	800b07c <__mdiff+0x80>
 800b0aa:	1b33      	subs	r3, r6, r4
 800b0ac:	3b15      	subs	r3, #21
 800b0ae:	f023 0303 	bic.w	r3, r3, #3
 800b0b2:	3304      	adds	r3, #4
 800b0b4:	3415      	adds	r4, #21
 800b0b6:	42a6      	cmp	r6, r4
 800b0b8:	bf38      	it	cc
 800b0ba:	2304      	movcc	r3, #4
 800b0bc:	441d      	add	r5, r3
 800b0be:	4473      	add	r3, lr
 800b0c0:	469e      	mov	lr, r3
 800b0c2:	462e      	mov	r6, r5
 800b0c4:	4566      	cmp	r6, ip
 800b0c6:	d30e      	bcc.n	800b0e6 <__mdiff+0xea>
 800b0c8:	f10c 0203 	add.w	r2, ip, #3
 800b0cc:	1b52      	subs	r2, r2, r5
 800b0ce:	f022 0203 	bic.w	r2, r2, #3
 800b0d2:	3d03      	subs	r5, #3
 800b0d4:	45ac      	cmp	ip, r5
 800b0d6:	bf38      	it	cc
 800b0d8:	2200      	movcc	r2, #0
 800b0da:	4413      	add	r3, r2
 800b0dc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800b0e0:	b17a      	cbz	r2, 800b102 <__mdiff+0x106>
 800b0e2:	6107      	str	r7, [r0, #16]
 800b0e4:	e7a4      	b.n	800b030 <__mdiff+0x34>
 800b0e6:	f856 8b04 	ldr.w	r8, [r6], #4
 800b0ea:	fa11 f288 	uxtah	r2, r1, r8
 800b0ee:	1414      	asrs	r4, r2, #16
 800b0f0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b0f4:	b292      	uxth	r2, r2
 800b0f6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b0fa:	f84e 2b04 	str.w	r2, [lr], #4
 800b0fe:	1421      	asrs	r1, r4, #16
 800b100:	e7e0      	b.n	800b0c4 <__mdiff+0xc8>
 800b102:	3f01      	subs	r7, #1
 800b104:	e7ea      	b.n	800b0dc <__mdiff+0xe0>
 800b106:	bf00      	nop
 800b108:	080206b4 	.word	0x080206b4
 800b10c:	080206c5 	.word	0x080206c5

0800b110 <__d2b>:
 800b110:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b114:	460f      	mov	r7, r1
 800b116:	2101      	movs	r1, #1
 800b118:	ec59 8b10 	vmov	r8, r9, d0
 800b11c:	4616      	mov	r6, r2
 800b11e:	f7ff fcd5 	bl	800aacc <_Balloc>
 800b122:	4604      	mov	r4, r0
 800b124:	b930      	cbnz	r0, 800b134 <__d2b+0x24>
 800b126:	4602      	mov	r2, r0
 800b128:	4b24      	ldr	r3, [pc, #144]	; (800b1bc <__d2b+0xac>)
 800b12a:	4825      	ldr	r0, [pc, #148]	; (800b1c0 <__d2b+0xb0>)
 800b12c:	f240 310f 	movw	r1, #783	; 0x30f
 800b130:	f000 faf2 	bl	800b718 <__assert_func>
 800b134:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b138:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b13c:	bb2d      	cbnz	r5, 800b18a <__d2b+0x7a>
 800b13e:	9301      	str	r3, [sp, #4]
 800b140:	f1b8 0300 	subs.w	r3, r8, #0
 800b144:	d026      	beq.n	800b194 <__d2b+0x84>
 800b146:	4668      	mov	r0, sp
 800b148:	9300      	str	r3, [sp, #0]
 800b14a:	f7ff fd87 	bl	800ac5c <__lo0bits>
 800b14e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b152:	b1e8      	cbz	r0, 800b190 <__d2b+0x80>
 800b154:	f1c0 0320 	rsb	r3, r0, #32
 800b158:	fa02 f303 	lsl.w	r3, r2, r3
 800b15c:	430b      	orrs	r3, r1
 800b15e:	40c2      	lsrs	r2, r0
 800b160:	6163      	str	r3, [r4, #20]
 800b162:	9201      	str	r2, [sp, #4]
 800b164:	9b01      	ldr	r3, [sp, #4]
 800b166:	61a3      	str	r3, [r4, #24]
 800b168:	2b00      	cmp	r3, #0
 800b16a:	bf14      	ite	ne
 800b16c:	2202      	movne	r2, #2
 800b16e:	2201      	moveq	r2, #1
 800b170:	6122      	str	r2, [r4, #16]
 800b172:	b1bd      	cbz	r5, 800b1a4 <__d2b+0x94>
 800b174:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b178:	4405      	add	r5, r0
 800b17a:	603d      	str	r5, [r7, #0]
 800b17c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b180:	6030      	str	r0, [r6, #0]
 800b182:	4620      	mov	r0, r4
 800b184:	b003      	add	sp, #12
 800b186:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b18a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b18e:	e7d6      	b.n	800b13e <__d2b+0x2e>
 800b190:	6161      	str	r1, [r4, #20]
 800b192:	e7e7      	b.n	800b164 <__d2b+0x54>
 800b194:	a801      	add	r0, sp, #4
 800b196:	f7ff fd61 	bl	800ac5c <__lo0bits>
 800b19a:	9b01      	ldr	r3, [sp, #4]
 800b19c:	6163      	str	r3, [r4, #20]
 800b19e:	3020      	adds	r0, #32
 800b1a0:	2201      	movs	r2, #1
 800b1a2:	e7e5      	b.n	800b170 <__d2b+0x60>
 800b1a4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b1a8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b1ac:	6038      	str	r0, [r7, #0]
 800b1ae:	6918      	ldr	r0, [r3, #16]
 800b1b0:	f7ff fd34 	bl	800ac1c <__hi0bits>
 800b1b4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b1b8:	e7e2      	b.n	800b180 <__d2b+0x70>
 800b1ba:	bf00      	nop
 800b1bc:	080206b4 	.word	0x080206b4
 800b1c0:	080206c5 	.word	0x080206c5

0800b1c4 <__sfputc_r>:
 800b1c4:	6893      	ldr	r3, [r2, #8]
 800b1c6:	3b01      	subs	r3, #1
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	b410      	push	{r4}
 800b1cc:	6093      	str	r3, [r2, #8]
 800b1ce:	da08      	bge.n	800b1e2 <__sfputc_r+0x1e>
 800b1d0:	6994      	ldr	r4, [r2, #24]
 800b1d2:	42a3      	cmp	r3, r4
 800b1d4:	db01      	blt.n	800b1da <__sfputc_r+0x16>
 800b1d6:	290a      	cmp	r1, #10
 800b1d8:	d103      	bne.n	800b1e2 <__sfputc_r+0x1e>
 800b1da:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b1de:	f7fe bc4e 	b.w	8009a7e <__swbuf_r>
 800b1e2:	6813      	ldr	r3, [r2, #0]
 800b1e4:	1c58      	adds	r0, r3, #1
 800b1e6:	6010      	str	r0, [r2, #0]
 800b1e8:	7019      	strb	r1, [r3, #0]
 800b1ea:	4608      	mov	r0, r1
 800b1ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b1f0:	4770      	bx	lr

0800b1f2 <__sfputs_r>:
 800b1f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1f4:	4606      	mov	r6, r0
 800b1f6:	460f      	mov	r7, r1
 800b1f8:	4614      	mov	r4, r2
 800b1fa:	18d5      	adds	r5, r2, r3
 800b1fc:	42ac      	cmp	r4, r5
 800b1fe:	d101      	bne.n	800b204 <__sfputs_r+0x12>
 800b200:	2000      	movs	r0, #0
 800b202:	e007      	b.n	800b214 <__sfputs_r+0x22>
 800b204:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b208:	463a      	mov	r2, r7
 800b20a:	4630      	mov	r0, r6
 800b20c:	f7ff ffda 	bl	800b1c4 <__sfputc_r>
 800b210:	1c43      	adds	r3, r0, #1
 800b212:	d1f3      	bne.n	800b1fc <__sfputs_r+0xa>
 800b214:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b218 <_vfiprintf_r>:
 800b218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b21c:	460d      	mov	r5, r1
 800b21e:	b09d      	sub	sp, #116	; 0x74
 800b220:	4614      	mov	r4, r2
 800b222:	4698      	mov	r8, r3
 800b224:	4606      	mov	r6, r0
 800b226:	b118      	cbz	r0, 800b230 <_vfiprintf_r+0x18>
 800b228:	6a03      	ldr	r3, [r0, #32]
 800b22a:	b90b      	cbnz	r3, 800b230 <_vfiprintf_r+0x18>
 800b22c:	f7fe fb38 	bl	80098a0 <__sinit>
 800b230:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b232:	07d9      	lsls	r1, r3, #31
 800b234:	d405      	bmi.n	800b242 <_vfiprintf_r+0x2a>
 800b236:	89ab      	ldrh	r3, [r5, #12]
 800b238:	059a      	lsls	r2, r3, #22
 800b23a:	d402      	bmi.n	800b242 <_vfiprintf_r+0x2a>
 800b23c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b23e:	f7fe fd3f 	bl	8009cc0 <__retarget_lock_acquire_recursive>
 800b242:	89ab      	ldrh	r3, [r5, #12]
 800b244:	071b      	lsls	r3, r3, #28
 800b246:	d501      	bpl.n	800b24c <_vfiprintf_r+0x34>
 800b248:	692b      	ldr	r3, [r5, #16]
 800b24a:	b99b      	cbnz	r3, 800b274 <_vfiprintf_r+0x5c>
 800b24c:	4629      	mov	r1, r5
 800b24e:	4630      	mov	r0, r6
 800b250:	f7fe fc52 	bl	8009af8 <__swsetup_r>
 800b254:	b170      	cbz	r0, 800b274 <_vfiprintf_r+0x5c>
 800b256:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b258:	07dc      	lsls	r4, r3, #31
 800b25a:	d504      	bpl.n	800b266 <_vfiprintf_r+0x4e>
 800b25c:	f04f 30ff 	mov.w	r0, #4294967295
 800b260:	b01d      	add	sp, #116	; 0x74
 800b262:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b266:	89ab      	ldrh	r3, [r5, #12]
 800b268:	0598      	lsls	r0, r3, #22
 800b26a:	d4f7      	bmi.n	800b25c <_vfiprintf_r+0x44>
 800b26c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b26e:	f7fe fd28 	bl	8009cc2 <__retarget_lock_release_recursive>
 800b272:	e7f3      	b.n	800b25c <_vfiprintf_r+0x44>
 800b274:	2300      	movs	r3, #0
 800b276:	9309      	str	r3, [sp, #36]	; 0x24
 800b278:	2320      	movs	r3, #32
 800b27a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b27e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b282:	2330      	movs	r3, #48	; 0x30
 800b284:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800b438 <_vfiprintf_r+0x220>
 800b288:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b28c:	f04f 0901 	mov.w	r9, #1
 800b290:	4623      	mov	r3, r4
 800b292:	469a      	mov	sl, r3
 800b294:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b298:	b10a      	cbz	r2, 800b29e <_vfiprintf_r+0x86>
 800b29a:	2a25      	cmp	r2, #37	; 0x25
 800b29c:	d1f9      	bne.n	800b292 <_vfiprintf_r+0x7a>
 800b29e:	ebba 0b04 	subs.w	fp, sl, r4
 800b2a2:	d00b      	beq.n	800b2bc <_vfiprintf_r+0xa4>
 800b2a4:	465b      	mov	r3, fp
 800b2a6:	4622      	mov	r2, r4
 800b2a8:	4629      	mov	r1, r5
 800b2aa:	4630      	mov	r0, r6
 800b2ac:	f7ff ffa1 	bl	800b1f2 <__sfputs_r>
 800b2b0:	3001      	adds	r0, #1
 800b2b2:	f000 80a9 	beq.w	800b408 <_vfiprintf_r+0x1f0>
 800b2b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b2b8:	445a      	add	r2, fp
 800b2ba:	9209      	str	r2, [sp, #36]	; 0x24
 800b2bc:	f89a 3000 	ldrb.w	r3, [sl]
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	f000 80a1 	beq.w	800b408 <_vfiprintf_r+0x1f0>
 800b2c6:	2300      	movs	r3, #0
 800b2c8:	f04f 32ff 	mov.w	r2, #4294967295
 800b2cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b2d0:	f10a 0a01 	add.w	sl, sl, #1
 800b2d4:	9304      	str	r3, [sp, #16]
 800b2d6:	9307      	str	r3, [sp, #28]
 800b2d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b2dc:	931a      	str	r3, [sp, #104]	; 0x68
 800b2de:	4654      	mov	r4, sl
 800b2e0:	2205      	movs	r2, #5
 800b2e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2e6:	4854      	ldr	r0, [pc, #336]	; (800b438 <_vfiprintf_r+0x220>)
 800b2e8:	f7f4 ff72 	bl	80001d0 <memchr>
 800b2ec:	9a04      	ldr	r2, [sp, #16]
 800b2ee:	b9d8      	cbnz	r0, 800b328 <_vfiprintf_r+0x110>
 800b2f0:	06d1      	lsls	r1, r2, #27
 800b2f2:	bf44      	itt	mi
 800b2f4:	2320      	movmi	r3, #32
 800b2f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b2fa:	0713      	lsls	r3, r2, #28
 800b2fc:	bf44      	itt	mi
 800b2fe:	232b      	movmi	r3, #43	; 0x2b
 800b300:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b304:	f89a 3000 	ldrb.w	r3, [sl]
 800b308:	2b2a      	cmp	r3, #42	; 0x2a
 800b30a:	d015      	beq.n	800b338 <_vfiprintf_r+0x120>
 800b30c:	9a07      	ldr	r2, [sp, #28]
 800b30e:	4654      	mov	r4, sl
 800b310:	2000      	movs	r0, #0
 800b312:	f04f 0c0a 	mov.w	ip, #10
 800b316:	4621      	mov	r1, r4
 800b318:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b31c:	3b30      	subs	r3, #48	; 0x30
 800b31e:	2b09      	cmp	r3, #9
 800b320:	d94d      	bls.n	800b3be <_vfiprintf_r+0x1a6>
 800b322:	b1b0      	cbz	r0, 800b352 <_vfiprintf_r+0x13a>
 800b324:	9207      	str	r2, [sp, #28]
 800b326:	e014      	b.n	800b352 <_vfiprintf_r+0x13a>
 800b328:	eba0 0308 	sub.w	r3, r0, r8
 800b32c:	fa09 f303 	lsl.w	r3, r9, r3
 800b330:	4313      	orrs	r3, r2
 800b332:	9304      	str	r3, [sp, #16]
 800b334:	46a2      	mov	sl, r4
 800b336:	e7d2      	b.n	800b2de <_vfiprintf_r+0xc6>
 800b338:	9b03      	ldr	r3, [sp, #12]
 800b33a:	1d19      	adds	r1, r3, #4
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	9103      	str	r1, [sp, #12]
 800b340:	2b00      	cmp	r3, #0
 800b342:	bfbb      	ittet	lt
 800b344:	425b      	neglt	r3, r3
 800b346:	f042 0202 	orrlt.w	r2, r2, #2
 800b34a:	9307      	strge	r3, [sp, #28]
 800b34c:	9307      	strlt	r3, [sp, #28]
 800b34e:	bfb8      	it	lt
 800b350:	9204      	strlt	r2, [sp, #16]
 800b352:	7823      	ldrb	r3, [r4, #0]
 800b354:	2b2e      	cmp	r3, #46	; 0x2e
 800b356:	d10c      	bne.n	800b372 <_vfiprintf_r+0x15a>
 800b358:	7863      	ldrb	r3, [r4, #1]
 800b35a:	2b2a      	cmp	r3, #42	; 0x2a
 800b35c:	d134      	bne.n	800b3c8 <_vfiprintf_r+0x1b0>
 800b35e:	9b03      	ldr	r3, [sp, #12]
 800b360:	1d1a      	adds	r2, r3, #4
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	9203      	str	r2, [sp, #12]
 800b366:	2b00      	cmp	r3, #0
 800b368:	bfb8      	it	lt
 800b36a:	f04f 33ff 	movlt.w	r3, #4294967295
 800b36e:	3402      	adds	r4, #2
 800b370:	9305      	str	r3, [sp, #20]
 800b372:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800b448 <_vfiprintf_r+0x230>
 800b376:	7821      	ldrb	r1, [r4, #0]
 800b378:	2203      	movs	r2, #3
 800b37a:	4650      	mov	r0, sl
 800b37c:	f7f4 ff28 	bl	80001d0 <memchr>
 800b380:	b138      	cbz	r0, 800b392 <_vfiprintf_r+0x17a>
 800b382:	9b04      	ldr	r3, [sp, #16]
 800b384:	eba0 000a 	sub.w	r0, r0, sl
 800b388:	2240      	movs	r2, #64	; 0x40
 800b38a:	4082      	lsls	r2, r0
 800b38c:	4313      	orrs	r3, r2
 800b38e:	3401      	adds	r4, #1
 800b390:	9304      	str	r3, [sp, #16]
 800b392:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b396:	4829      	ldr	r0, [pc, #164]	; (800b43c <_vfiprintf_r+0x224>)
 800b398:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b39c:	2206      	movs	r2, #6
 800b39e:	f7f4 ff17 	bl	80001d0 <memchr>
 800b3a2:	2800      	cmp	r0, #0
 800b3a4:	d03f      	beq.n	800b426 <_vfiprintf_r+0x20e>
 800b3a6:	4b26      	ldr	r3, [pc, #152]	; (800b440 <_vfiprintf_r+0x228>)
 800b3a8:	bb1b      	cbnz	r3, 800b3f2 <_vfiprintf_r+0x1da>
 800b3aa:	9b03      	ldr	r3, [sp, #12]
 800b3ac:	3307      	adds	r3, #7
 800b3ae:	f023 0307 	bic.w	r3, r3, #7
 800b3b2:	3308      	adds	r3, #8
 800b3b4:	9303      	str	r3, [sp, #12]
 800b3b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b3b8:	443b      	add	r3, r7
 800b3ba:	9309      	str	r3, [sp, #36]	; 0x24
 800b3bc:	e768      	b.n	800b290 <_vfiprintf_r+0x78>
 800b3be:	fb0c 3202 	mla	r2, ip, r2, r3
 800b3c2:	460c      	mov	r4, r1
 800b3c4:	2001      	movs	r0, #1
 800b3c6:	e7a6      	b.n	800b316 <_vfiprintf_r+0xfe>
 800b3c8:	2300      	movs	r3, #0
 800b3ca:	3401      	adds	r4, #1
 800b3cc:	9305      	str	r3, [sp, #20]
 800b3ce:	4619      	mov	r1, r3
 800b3d0:	f04f 0c0a 	mov.w	ip, #10
 800b3d4:	4620      	mov	r0, r4
 800b3d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b3da:	3a30      	subs	r2, #48	; 0x30
 800b3dc:	2a09      	cmp	r2, #9
 800b3de:	d903      	bls.n	800b3e8 <_vfiprintf_r+0x1d0>
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d0c6      	beq.n	800b372 <_vfiprintf_r+0x15a>
 800b3e4:	9105      	str	r1, [sp, #20]
 800b3e6:	e7c4      	b.n	800b372 <_vfiprintf_r+0x15a>
 800b3e8:	fb0c 2101 	mla	r1, ip, r1, r2
 800b3ec:	4604      	mov	r4, r0
 800b3ee:	2301      	movs	r3, #1
 800b3f0:	e7f0      	b.n	800b3d4 <_vfiprintf_r+0x1bc>
 800b3f2:	ab03      	add	r3, sp, #12
 800b3f4:	9300      	str	r3, [sp, #0]
 800b3f6:	462a      	mov	r2, r5
 800b3f8:	4b12      	ldr	r3, [pc, #72]	; (800b444 <_vfiprintf_r+0x22c>)
 800b3fa:	a904      	add	r1, sp, #16
 800b3fc:	4630      	mov	r0, r6
 800b3fe:	f7fd fe0f 	bl	8009020 <_printf_float>
 800b402:	4607      	mov	r7, r0
 800b404:	1c78      	adds	r0, r7, #1
 800b406:	d1d6      	bne.n	800b3b6 <_vfiprintf_r+0x19e>
 800b408:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b40a:	07d9      	lsls	r1, r3, #31
 800b40c:	d405      	bmi.n	800b41a <_vfiprintf_r+0x202>
 800b40e:	89ab      	ldrh	r3, [r5, #12]
 800b410:	059a      	lsls	r2, r3, #22
 800b412:	d402      	bmi.n	800b41a <_vfiprintf_r+0x202>
 800b414:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b416:	f7fe fc54 	bl	8009cc2 <__retarget_lock_release_recursive>
 800b41a:	89ab      	ldrh	r3, [r5, #12]
 800b41c:	065b      	lsls	r3, r3, #25
 800b41e:	f53f af1d 	bmi.w	800b25c <_vfiprintf_r+0x44>
 800b422:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b424:	e71c      	b.n	800b260 <_vfiprintf_r+0x48>
 800b426:	ab03      	add	r3, sp, #12
 800b428:	9300      	str	r3, [sp, #0]
 800b42a:	462a      	mov	r2, r5
 800b42c:	4b05      	ldr	r3, [pc, #20]	; (800b444 <_vfiprintf_r+0x22c>)
 800b42e:	a904      	add	r1, sp, #16
 800b430:	4630      	mov	r0, r6
 800b432:	f7fe f899 	bl	8009568 <_printf_i>
 800b436:	e7e4      	b.n	800b402 <_vfiprintf_r+0x1ea>
 800b438:	0802081c 	.word	0x0802081c
 800b43c:	08020826 	.word	0x08020826
 800b440:	08009021 	.word	0x08009021
 800b444:	0800b1f3 	.word	0x0800b1f3
 800b448:	08020822 	.word	0x08020822

0800b44c <__sflush_r>:
 800b44c:	898a      	ldrh	r2, [r1, #12]
 800b44e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b452:	4605      	mov	r5, r0
 800b454:	0710      	lsls	r0, r2, #28
 800b456:	460c      	mov	r4, r1
 800b458:	d458      	bmi.n	800b50c <__sflush_r+0xc0>
 800b45a:	684b      	ldr	r3, [r1, #4]
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	dc05      	bgt.n	800b46c <__sflush_r+0x20>
 800b460:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b462:	2b00      	cmp	r3, #0
 800b464:	dc02      	bgt.n	800b46c <__sflush_r+0x20>
 800b466:	2000      	movs	r0, #0
 800b468:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b46c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b46e:	2e00      	cmp	r6, #0
 800b470:	d0f9      	beq.n	800b466 <__sflush_r+0x1a>
 800b472:	2300      	movs	r3, #0
 800b474:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b478:	682f      	ldr	r7, [r5, #0]
 800b47a:	6a21      	ldr	r1, [r4, #32]
 800b47c:	602b      	str	r3, [r5, #0]
 800b47e:	d032      	beq.n	800b4e6 <__sflush_r+0x9a>
 800b480:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b482:	89a3      	ldrh	r3, [r4, #12]
 800b484:	075a      	lsls	r2, r3, #29
 800b486:	d505      	bpl.n	800b494 <__sflush_r+0x48>
 800b488:	6863      	ldr	r3, [r4, #4]
 800b48a:	1ac0      	subs	r0, r0, r3
 800b48c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b48e:	b10b      	cbz	r3, 800b494 <__sflush_r+0x48>
 800b490:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b492:	1ac0      	subs	r0, r0, r3
 800b494:	2300      	movs	r3, #0
 800b496:	4602      	mov	r2, r0
 800b498:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b49a:	6a21      	ldr	r1, [r4, #32]
 800b49c:	4628      	mov	r0, r5
 800b49e:	47b0      	blx	r6
 800b4a0:	1c43      	adds	r3, r0, #1
 800b4a2:	89a3      	ldrh	r3, [r4, #12]
 800b4a4:	d106      	bne.n	800b4b4 <__sflush_r+0x68>
 800b4a6:	6829      	ldr	r1, [r5, #0]
 800b4a8:	291d      	cmp	r1, #29
 800b4aa:	d82b      	bhi.n	800b504 <__sflush_r+0xb8>
 800b4ac:	4a29      	ldr	r2, [pc, #164]	; (800b554 <__sflush_r+0x108>)
 800b4ae:	410a      	asrs	r2, r1
 800b4b0:	07d6      	lsls	r6, r2, #31
 800b4b2:	d427      	bmi.n	800b504 <__sflush_r+0xb8>
 800b4b4:	2200      	movs	r2, #0
 800b4b6:	6062      	str	r2, [r4, #4]
 800b4b8:	04d9      	lsls	r1, r3, #19
 800b4ba:	6922      	ldr	r2, [r4, #16]
 800b4bc:	6022      	str	r2, [r4, #0]
 800b4be:	d504      	bpl.n	800b4ca <__sflush_r+0x7e>
 800b4c0:	1c42      	adds	r2, r0, #1
 800b4c2:	d101      	bne.n	800b4c8 <__sflush_r+0x7c>
 800b4c4:	682b      	ldr	r3, [r5, #0]
 800b4c6:	b903      	cbnz	r3, 800b4ca <__sflush_r+0x7e>
 800b4c8:	6560      	str	r0, [r4, #84]	; 0x54
 800b4ca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b4cc:	602f      	str	r7, [r5, #0]
 800b4ce:	2900      	cmp	r1, #0
 800b4d0:	d0c9      	beq.n	800b466 <__sflush_r+0x1a>
 800b4d2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b4d6:	4299      	cmp	r1, r3
 800b4d8:	d002      	beq.n	800b4e0 <__sflush_r+0x94>
 800b4da:	4628      	mov	r0, r5
 800b4dc:	f7ff faa2 	bl	800aa24 <_free_r>
 800b4e0:	2000      	movs	r0, #0
 800b4e2:	6360      	str	r0, [r4, #52]	; 0x34
 800b4e4:	e7c0      	b.n	800b468 <__sflush_r+0x1c>
 800b4e6:	2301      	movs	r3, #1
 800b4e8:	4628      	mov	r0, r5
 800b4ea:	47b0      	blx	r6
 800b4ec:	1c41      	adds	r1, r0, #1
 800b4ee:	d1c8      	bne.n	800b482 <__sflush_r+0x36>
 800b4f0:	682b      	ldr	r3, [r5, #0]
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d0c5      	beq.n	800b482 <__sflush_r+0x36>
 800b4f6:	2b1d      	cmp	r3, #29
 800b4f8:	d001      	beq.n	800b4fe <__sflush_r+0xb2>
 800b4fa:	2b16      	cmp	r3, #22
 800b4fc:	d101      	bne.n	800b502 <__sflush_r+0xb6>
 800b4fe:	602f      	str	r7, [r5, #0]
 800b500:	e7b1      	b.n	800b466 <__sflush_r+0x1a>
 800b502:	89a3      	ldrh	r3, [r4, #12]
 800b504:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b508:	81a3      	strh	r3, [r4, #12]
 800b50a:	e7ad      	b.n	800b468 <__sflush_r+0x1c>
 800b50c:	690f      	ldr	r7, [r1, #16]
 800b50e:	2f00      	cmp	r7, #0
 800b510:	d0a9      	beq.n	800b466 <__sflush_r+0x1a>
 800b512:	0793      	lsls	r3, r2, #30
 800b514:	680e      	ldr	r6, [r1, #0]
 800b516:	bf08      	it	eq
 800b518:	694b      	ldreq	r3, [r1, #20]
 800b51a:	600f      	str	r7, [r1, #0]
 800b51c:	bf18      	it	ne
 800b51e:	2300      	movne	r3, #0
 800b520:	eba6 0807 	sub.w	r8, r6, r7
 800b524:	608b      	str	r3, [r1, #8]
 800b526:	f1b8 0f00 	cmp.w	r8, #0
 800b52a:	dd9c      	ble.n	800b466 <__sflush_r+0x1a>
 800b52c:	6a21      	ldr	r1, [r4, #32]
 800b52e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b530:	4643      	mov	r3, r8
 800b532:	463a      	mov	r2, r7
 800b534:	4628      	mov	r0, r5
 800b536:	47b0      	blx	r6
 800b538:	2800      	cmp	r0, #0
 800b53a:	dc06      	bgt.n	800b54a <__sflush_r+0xfe>
 800b53c:	89a3      	ldrh	r3, [r4, #12]
 800b53e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b542:	81a3      	strh	r3, [r4, #12]
 800b544:	f04f 30ff 	mov.w	r0, #4294967295
 800b548:	e78e      	b.n	800b468 <__sflush_r+0x1c>
 800b54a:	4407      	add	r7, r0
 800b54c:	eba8 0800 	sub.w	r8, r8, r0
 800b550:	e7e9      	b.n	800b526 <__sflush_r+0xda>
 800b552:	bf00      	nop
 800b554:	dfbffffe 	.word	0xdfbffffe

0800b558 <_fflush_r>:
 800b558:	b538      	push	{r3, r4, r5, lr}
 800b55a:	690b      	ldr	r3, [r1, #16]
 800b55c:	4605      	mov	r5, r0
 800b55e:	460c      	mov	r4, r1
 800b560:	b913      	cbnz	r3, 800b568 <_fflush_r+0x10>
 800b562:	2500      	movs	r5, #0
 800b564:	4628      	mov	r0, r5
 800b566:	bd38      	pop	{r3, r4, r5, pc}
 800b568:	b118      	cbz	r0, 800b572 <_fflush_r+0x1a>
 800b56a:	6a03      	ldr	r3, [r0, #32]
 800b56c:	b90b      	cbnz	r3, 800b572 <_fflush_r+0x1a>
 800b56e:	f7fe f997 	bl	80098a0 <__sinit>
 800b572:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b576:	2b00      	cmp	r3, #0
 800b578:	d0f3      	beq.n	800b562 <_fflush_r+0xa>
 800b57a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b57c:	07d0      	lsls	r0, r2, #31
 800b57e:	d404      	bmi.n	800b58a <_fflush_r+0x32>
 800b580:	0599      	lsls	r1, r3, #22
 800b582:	d402      	bmi.n	800b58a <_fflush_r+0x32>
 800b584:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b586:	f7fe fb9b 	bl	8009cc0 <__retarget_lock_acquire_recursive>
 800b58a:	4628      	mov	r0, r5
 800b58c:	4621      	mov	r1, r4
 800b58e:	f7ff ff5d 	bl	800b44c <__sflush_r>
 800b592:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b594:	07da      	lsls	r2, r3, #31
 800b596:	4605      	mov	r5, r0
 800b598:	d4e4      	bmi.n	800b564 <_fflush_r+0xc>
 800b59a:	89a3      	ldrh	r3, [r4, #12]
 800b59c:	059b      	lsls	r3, r3, #22
 800b59e:	d4e1      	bmi.n	800b564 <_fflush_r+0xc>
 800b5a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b5a2:	f7fe fb8e 	bl	8009cc2 <__retarget_lock_release_recursive>
 800b5a6:	e7dd      	b.n	800b564 <_fflush_r+0xc>

0800b5a8 <__swhatbuf_r>:
 800b5a8:	b570      	push	{r4, r5, r6, lr}
 800b5aa:	460c      	mov	r4, r1
 800b5ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5b0:	2900      	cmp	r1, #0
 800b5b2:	b096      	sub	sp, #88	; 0x58
 800b5b4:	4615      	mov	r5, r2
 800b5b6:	461e      	mov	r6, r3
 800b5b8:	da0d      	bge.n	800b5d6 <__swhatbuf_r+0x2e>
 800b5ba:	89a3      	ldrh	r3, [r4, #12]
 800b5bc:	f013 0f80 	tst.w	r3, #128	; 0x80
 800b5c0:	f04f 0100 	mov.w	r1, #0
 800b5c4:	bf0c      	ite	eq
 800b5c6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800b5ca:	2340      	movne	r3, #64	; 0x40
 800b5cc:	2000      	movs	r0, #0
 800b5ce:	6031      	str	r1, [r6, #0]
 800b5d0:	602b      	str	r3, [r5, #0]
 800b5d2:	b016      	add	sp, #88	; 0x58
 800b5d4:	bd70      	pop	{r4, r5, r6, pc}
 800b5d6:	466a      	mov	r2, sp
 800b5d8:	f000 f87c 	bl	800b6d4 <_fstat_r>
 800b5dc:	2800      	cmp	r0, #0
 800b5de:	dbec      	blt.n	800b5ba <__swhatbuf_r+0x12>
 800b5e0:	9901      	ldr	r1, [sp, #4]
 800b5e2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800b5e6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800b5ea:	4259      	negs	r1, r3
 800b5ec:	4159      	adcs	r1, r3
 800b5ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b5f2:	e7eb      	b.n	800b5cc <__swhatbuf_r+0x24>

0800b5f4 <__smakebuf_r>:
 800b5f4:	898b      	ldrh	r3, [r1, #12]
 800b5f6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b5f8:	079d      	lsls	r5, r3, #30
 800b5fa:	4606      	mov	r6, r0
 800b5fc:	460c      	mov	r4, r1
 800b5fe:	d507      	bpl.n	800b610 <__smakebuf_r+0x1c>
 800b600:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b604:	6023      	str	r3, [r4, #0]
 800b606:	6123      	str	r3, [r4, #16]
 800b608:	2301      	movs	r3, #1
 800b60a:	6163      	str	r3, [r4, #20]
 800b60c:	b002      	add	sp, #8
 800b60e:	bd70      	pop	{r4, r5, r6, pc}
 800b610:	ab01      	add	r3, sp, #4
 800b612:	466a      	mov	r2, sp
 800b614:	f7ff ffc8 	bl	800b5a8 <__swhatbuf_r>
 800b618:	9900      	ldr	r1, [sp, #0]
 800b61a:	4605      	mov	r5, r0
 800b61c:	4630      	mov	r0, r6
 800b61e:	f7fd fbd3 	bl	8008dc8 <_malloc_r>
 800b622:	b948      	cbnz	r0, 800b638 <__smakebuf_r+0x44>
 800b624:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b628:	059a      	lsls	r2, r3, #22
 800b62a:	d4ef      	bmi.n	800b60c <__smakebuf_r+0x18>
 800b62c:	f023 0303 	bic.w	r3, r3, #3
 800b630:	f043 0302 	orr.w	r3, r3, #2
 800b634:	81a3      	strh	r3, [r4, #12]
 800b636:	e7e3      	b.n	800b600 <__smakebuf_r+0xc>
 800b638:	89a3      	ldrh	r3, [r4, #12]
 800b63a:	6020      	str	r0, [r4, #0]
 800b63c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b640:	81a3      	strh	r3, [r4, #12]
 800b642:	9b00      	ldr	r3, [sp, #0]
 800b644:	6163      	str	r3, [r4, #20]
 800b646:	9b01      	ldr	r3, [sp, #4]
 800b648:	6120      	str	r0, [r4, #16]
 800b64a:	b15b      	cbz	r3, 800b664 <__smakebuf_r+0x70>
 800b64c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b650:	4630      	mov	r0, r6
 800b652:	f000 f851 	bl	800b6f8 <_isatty_r>
 800b656:	b128      	cbz	r0, 800b664 <__smakebuf_r+0x70>
 800b658:	89a3      	ldrh	r3, [r4, #12]
 800b65a:	f023 0303 	bic.w	r3, r3, #3
 800b65e:	f043 0301 	orr.w	r3, r3, #1
 800b662:	81a3      	strh	r3, [r4, #12]
 800b664:	89a3      	ldrh	r3, [r4, #12]
 800b666:	431d      	orrs	r5, r3
 800b668:	81a5      	strh	r5, [r4, #12]
 800b66a:	e7cf      	b.n	800b60c <__smakebuf_r+0x18>

0800b66c <_putc_r>:
 800b66c:	b570      	push	{r4, r5, r6, lr}
 800b66e:	460d      	mov	r5, r1
 800b670:	4614      	mov	r4, r2
 800b672:	4606      	mov	r6, r0
 800b674:	b118      	cbz	r0, 800b67e <_putc_r+0x12>
 800b676:	6a03      	ldr	r3, [r0, #32]
 800b678:	b90b      	cbnz	r3, 800b67e <_putc_r+0x12>
 800b67a:	f7fe f911 	bl	80098a0 <__sinit>
 800b67e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b680:	07d8      	lsls	r0, r3, #31
 800b682:	d405      	bmi.n	800b690 <_putc_r+0x24>
 800b684:	89a3      	ldrh	r3, [r4, #12]
 800b686:	0599      	lsls	r1, r3, #22
 800b688:	d402      	bmi.n	800b690 <_putc_r+0x24>
 800b68a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b68c:	f7fe fb18 	bl	8009cc0 <__retarget_lock_acquire_recursive>
 800b690:	68a3      	ldr	r3, [r4, #8]
 800b692:	3b01      	subs	r3, #1
 800b694:	2b00      	cmp	r3, #0
 800b696:	60a3      	str	r3, [r4, #8]
 800b698:	da05      	bge.n	800b6a6 <_putc_r+0x3a>
 800b69a:	69a2      	ldr	r2, [r4, #24]
 800b69c:	4293      	cmp	r3, r2
 800b69e:	db12      	blt.n	800b6c6 <_putc_r+0x5a>
 800b6a0:	b2eb      	uxtb	r3, r5
 800b6a2:	2b0a      	cmp	r3, #10
 800b6a4:	d00f      	beq.n	800b6c6 <_putc_r+0x5a>
 800b6a6:	6823      	ldr	r3, [r4, #0]
 800b6a8:	1c5a      	adds	r2, r3, #1
 800b6aa:	6022      	str	r2, [r4, #0]
 800b6ac:	701d      	strb	r5, [r3, #0]
 800b6ae:	b2ed      	uxtb	r5, r5
 800b6b0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b6b2:	07da      	lsls	r2, r3, #31
 800b6b4:	d405      	bmi.n	800b6c2 <_putc_r+0x56>
 800b6b6:	89a3      	ldrh	r3, [r4, #12]
 800b6b8:	059b      	lsls	r3, r3, #22
 800b6ba:	d402      	bmi.n	800b6c2 <_putc_r+0x56>
 800b6bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b6be:	f7fe fb00 	bl	8009cc2 <__retarget_lock_release_recursive>
 800b6c2:	4628      	mov	r0, r5
 800b6c4:	bd70      	pop	{r4, r5, r6, pc}
 800b6c6:	4629      	mov	r1, r5
 800b6c8:	4622      	mov	r2, r4
 800b6ca:	4630      	mov	r0, r6
 800b6cc:	f7fe f9d7 	bl	8009a7e <__swbuf_r>
 800b6d0:	4605      	mov	r5, r0
 800b6d2:	e7ed      	b.n	800b6b0 <_putc_r+0x44>

0800b6d4 <_fstat_r>:
 800b6d4:	b538      	push	{r3, r4, r5, lr}
 800b6d6:	4d07      	ldr	r5, [pc, #28]	; (800b6f4 <_fstat_r+0x20>)
 800b6d8:	2300      	movs	r3, #0
 800b6da:	4604      	mov	r4, r0
 800b6dc:	4608      	mov	r0, r1
 800b6de:	4611      	mov	r1, r2
 800b6e0:	602b      	str	r3, [r5, #0]
 800b6e2:	f7f7 fab0 	bl	8002c46 <_fstat>
 800b6e6:	1c43      	adds	r3, r0, #1
 800b6e8:	d102      	bne.n	800b6f0 <_fstat_r+0x1c>
 800b6ea:	682b      	ldr	r3, [r5, #0]
 800b6ec:	b103      	cbz	r3, 800b6f0 <_fstat_r+0x1c>
 800b6ee:	6023      	str	r3, [r4, #0]
 800b6f0:	bd38      	pop	{r3, r4, r5, pc}
 800b6f2:	bf00      	nop
 800b6f4:	20007a74 	.word	0x20007a74

0800b6f8 <_isatty_r>:
 800b6f8:	b538      	push	{r3, r4, r5, lr}
 800b6fa:	4d06      	ldr	r5, [pc, #24]	; (800b714 <_isatty_r+0x1c>)
 800b6fc:	2300      	movs	r3, #0
 800b6fe:	4604      	mov	r4, r0
 800b700:	4608      	mov	r0, r1
 800b702:	602b      	str	r3, [r5, #0]
 800b704:	f7f7 faaf 	bl	8002c66 <_isatty>
 800b708:	1c43      	adds	r3, r0, #1
 800b70a:	d102      	bne.n	800b712 <_isatty_r+0x1a>
 800b70c:	682b      	ldr	r3, [r5, #0]
 800b70e:	b103      	cbz	r3, 800b712 <_isatty_r+0x1a>
 800b710:	6023      	str	r3, [r4, #0]
 800b712:	bd38      	pop	{r3, r4, r5, pc}
 800b714:	20007a74 	.word	0x20007a74

0800b718 <__assert_func>:
 800b718:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b71a:	4614      	mov	r4, r2
 800b71c:	461a      	mov	r2, r3
 800b71e:	4b09      	ldr	r3, [pc, #36]	; (800b744 <__assert_func+0x2c>)
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	4605      	mov	r5, r0
 800b724:	68d8      	ldr	r0, [r3, #12]
 800b726:	b14c      	cbz	r4, 800b73c <__assert_func+0x24>
 800b728:	4b07      	ldr	r3, [pc, #28]	; (800b748 <__assert_func+0x30>)
 800b72a:	9100      	str	r1, [sp, #0]
 800b72c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b730:	4906      	ldr	r1, [pc, #24]	; (800b74c <__assert_func+0x34>)
 800b732:	462b      	mov	r3, r5
 800b734:	f000 f82e 	bl	800b794 <fiprintf>
 800b738:	f000 f83e 	bl	800b7b8 <abort>
 800b73c:	4b04      	ldr	r3, [pc, #16]	; (800b750 <__assert_func+0x38>)
 800b73e:	461c      	mov	r4, r3
 800b740:	e7f3      	b.n	800b72a <__assert_func+0x12>
 800b742:	bf00      	nop
 800b744:	20000074 	.word	0x20000074
 800b748:	08020837 	.word	0x08020837
 800b74c:	08020844 	.word	0x08020844
 800b750:	08020872 	.word	0x08020872

0800b754 <__ascii_mbtowc>:
 800b754:	b082      	sub	sp, #8
 800b756:	b901      	cbnz	r1, 800b75a <__ascii_mbtowc+0x6>
 800b758:	a901      	add	r1, sp, #4
 800b75a:	b142      	cbz	r2, 800b76e <__ascii_mbtowc+0x1a>
 800b75c:	b14b      	cbz	r3, 800b772 <__ascii_mbtowc+0x1e>
 800b75e:	7813      	ldrb	r3, [r2, #0]
 800b760:	600b      	str	r3, [r1, #0]
 800b762:	7812      	ldrb	r2, [r2, #0]
 800b764:	1e10      	subs	r0, r2, #0
 800b766:	bf18      	it	ne
 800b768:	2001      	movne	r0, #1
 800b76a:	b002      	add	sp, #8
 800b76c:	4770      	bx	lr
 800b76e:	4610      	mov	r0, r2
 800b770:	e7fb      	b.n	800b76a <__ascii_mbtowc+0x16>
 800b772:	f06f 0001 	mvn.w	r0, #1
 800b776:	e7f8      	b.n	800b76a <__ascii_mbtowc+0x16>

0800b778 <__ascii_wctomb>:
 800b778:	b149      	cbz	r1, 800b78e <__ascii_wctomb+0x16>
 800b77a:	2aff      	cmp	r2, #255	; 0xff
 800b77c:	bf85      	ittet	hi
 800b77e:	238a      	movhi	r3, #138	; 0x8a
 800b780:	6003      	strhi	r3, [r0, #0]
 800b782:	700a      	strbls	r2, [r1, #0]
 800b784:	f04f 30ff 	movhi.w	r0, #4294967295
 800b788:	bf98      	it	ls
 800b78a:	2001      	movls	r0, #1
 800b78c:	4770      	bx	lr
 800b78e:	4608      	mov	r0, r1
 800b790:	4770      	bx	lr
	...

0800b794 <fiprintf>:
 800b794:	b40e      	push	{r1, r2, r3}
 800b796:	b503      	push	{r0, r1, lr}
 800b798:	4601      	mov	r1, r0
 800b79a:	ab03      	add	r3, sp, #12
 800b79c:	4805      	ldr	r0, [pc, #20]	; (800b7b4 <fiprintf+0x20>)
 800b79e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b7a2:	6800      	ldr	r0, [r0, #0]
 800b7a4:	9301      	str	r3, [sp, #4]
 800b7a6:	f7ff fd37 	bl	800b218 <_vfiprintf_r>
 800b7aa:	b002      	add	sp, #8
 800b7ac:	f85d eb04 	ldr.w	lr, [sp], #4
 800b7b0:	b003      	add	sp, #12
 800b7b2:	4770      	bx	lr
 800b7b4:	20000074 	.word	0x20000074

0800b7b8 <abort>:
 800b7b8:	b508      	push	{r3, lr}
 800b7ba:	2006      	movs	r0, #6
 800b7bc:	f000 f82c 	bl	800b818 <raise>
 800b7c0:	2001      	movs	r0, #1
 800b7c2:	f7f7 fa0d 	bl	8002be0 <_exit>

0800b7c6 <_raise_r>:
 800b7c6:	291f      	cmp	r1, #31
 800b7c8:	b538      	push	{r3, r4, r5, lr}
 800b7ca:	4604      	mov	r4, r0
 800b7cc:	460d      	mov	r5, r1
 800b7ce:	d904      	bls.n	800b7da <_raise_r+0x14>
 800b7d0:	2316      	movs	r3, #22
 800b7d2:	6003      	str	r3, [r0, #0]
 800b7d4:	f04f 30ff 	mov.w	r0, #4294967295
 800b7d8:	bd38      	pop	{r3, r4, r5, pc}
 800b7da:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800b7dc:	b112      	cbz	r2, 800b7e4 <_raise_r+0x1e>
 800b7de:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b7e2:	b94b      	cbnz	r3, 800b7f8 <_raise_r+0x32>
 800b7e4:	4620      	mov	r0, r4
 800b7e6:	f000 f831 	bl	800b84c <_getpid_r>
 800b7ea:	462a      	mov	r2, r5
 800b7ec:	4601      	mov	r1, r0
 800b7ee:	4620      	mov	r0, r4
 800b7f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b7f4:	f000 b818 	b.w	800b828 <_kill_r>
 800b7f8:	2b01      	cmp	r3, #1
 800b7fa:	d00a      	beq.n	800b812 <_raise_r+0x4c>
 800b7fc:	1c59      	adds	r1, r3, #1
 800b7fe:	d103      	bne.n	800b808 <_raise_r+0x42>
 800b800:	2316      	movs	r3, #22
 800b802:	6003      	str	r3, [r0, #0]
 800b804:	2001      	movs	r0, #1
 800b806:	e7e7      	b.n	800b7d8 <_raise_r+0x12>
 800b808:	2400      	movs	r4, #0
 800b80a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b80e:	4628      	mov	r0, r5
 800b810:	4798      	blx	r3
 800b812:	2000      	movs	r0, #0
 800b814:	e7e0      	b.n	800b7d8 <_raise_r+0x12>
	...

0800b818 <raise>:
 800b818:	4b02      	ldr	r3, [pc, #8]	; (800b824 <raise+0xc>)
 800b81a:	4601      	mov	r1, r0
 800b81c:	6818      	ldr	r0, [r3, #0]
 800b81e:	f7ff bfd2 	b.w	800b7c6 <_raise_r>
 800b822:	bf00      	nop
 800b824:	20000074 	.word	0x20000074

0800b828 <_kill_r>:
 800b828:	b538      	push	{r3, r4, r5, lr}
 800b82a:	4d07      	ldr	r5, [pc, #28]	; (800b848 <_kill_r+0x20>)
 800b82c:	2300      	movs	r3, #0
 800b82e:	4604      	mov	r4, r0
 800b830:	4608      	mov	r0, r1
 800b832:	4611      	mov	r1, r2
 800b834:	602b      	str	r3, [r5, #0]
 800b836:	f7f7 f9c3 	bl	8002bc0 <_kill>
 800b83a:	1c43      	adds	r3, r0, #1
 800b83c:	d102      	bne.n	800b844 <_kill_r+0x1c>
 800b83e:	682b      	ldr	r3, [r5, #0]
 800b840:	b103      	cbz	r3, 800b844 <_kill_r+0x1c>
 800b842:	6023      	str	r3, [r4, #0]
 800b844:	bd38      	pop	{r3, r4, r5, pc}
 800b846:	bf00      	nop
 800b848:	20007a74 	.word	0x20007a74

0800b84c <_getpid_r>:
 800b84c:	f7f7 b9b0 	b.w	8002bb0 <_getpid>

0800b850 <log10>:
 800b850:	b538      	push	{r3, r4, r5, lr}
 800b852:	ed2d 8b02 	vpush	{d8}
 800b856:	ec55 4b10 	vmov	r4, r5, d0
 800b85a:	f000 fa65 	bl	800bd28 <__ieee754_log10>
 800b85e:	4622      	mov	r2, r4
 800b860:	462b      	mov	r3, r5
 800b862:	4620      	mov	r0, r4
 800b864:	4629      	mov	r1, r5
 800b866:	eeb0 8a40 	vmov.f32	s16, s0
 800b86a:	eef0 8a60 	vmov.f32	s17, s1
 800b86e:	f7f5 f95d 	bl	8000b2c <__aeabi_dcmpun>
 800b872:	b998      	cbnz	r0, 800b89c <log10+0x4c>
 800b874:	2200      	movs	r2, #0
 800b876:	2300      	movs	r3, #0
 800b878:	4620      	mov	r0, r4
 800b87a:	4629      	mov	r1, r5
 800b87c:	f7f5 f938 	bl	8000af0 <__aeabi_dcmple>
 800b880:	b160      	cbz	r0, 800b89c <log10+0x4c>
 800b882:	2200      	movs	r2, #0
 800b884:	2300      	movs	r3, #0
 800b886:	4620      	mov	r0, r4
 800b888:	4629      	mov	r1, r5
 800b88a:	f7f5 f91d 	bl	8000ac8 <__aeabi_dcmpeq>
 800b88e:	b160      	cbz	r0, 800b8aa <log10+0x5a>
 800b890:	f7fe f9ec 	bl	8009c6c <__errno>
 800b894:	ed9f 8b0a 	vldr	d8, [pc, #40]	; 800b8c0 <log10+0x70>
 800b898:	2322      	movs	r3, #34	; 0x22
 800b89a:	6003      	str	r3, [r0, #0]
 800b89c:	eeb0 0a48 	vmov.f32	s0, s16
 800b8a0:	eef0 0a68 	vmov.f32	s1, s17
 800b8a4:	ecbd 8b02 	vpop	{d8}
 800b8a8:	bd38      	pop	{r3, r4, r5, pc}
 800b8aa:	f7fe f9df 	bl	8009c6c <__errno>
 800b8ae:	ecbd 8b02 	vpop	{d8}
 800b8b2:	2321      	movs	r3, #33	; 0x21
 800b8b4:	6003      	str	r3, [r0, #0]
 800b8b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b8ba:	4803      	ldr	r0, [pc, #12]	; (800b8c8 <log10+0x78>)
 800b8bc:	f000 b8cc 	b.w	800ba58 <nan>
 800b8c0:	00000000 	.word	0x00000000
 800b8c4:	fff00000 	.word	0xfff00000
 800b8c8:	08020872 	.word	0x08020872

0800b8cc <pow>:
 800b8cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8ce:	ed2d 8b02 	vpush	{d8}
 800b8d2:	eeb0 8a40 	vmov.f32	s16, s0
 800b8d6:	eef0 8a60 	vmov.f32	s17, s1
 800b8da:	ec55 4b11 	vmov	r4, r5, d1
 800b8de:	f000 faaf 	bl	800be40 <__ieee754_pow>
 800b8e2:	4622      	mov	r2, r4
 800b8e4:	462b      	mov	r3, r5
 800b8e6:	4620      	mov	r0, r4
 800b8e8:	4629      	mov	r1, r5
 800b8ea:	ec57 6b10 	vmov	r6, r7, d0
 800b8ee:	f7f5 f91d 	bl	8000b2c <__aeabi_dcmpun>
 800b8f2:	2800      	cmp	r0, #0
 800b8f4:	d13b      	bne.n	800b96e <pow+0xa2>
 800b8f6:	ec51 0b18 	vmov	r0, r1, d8
 800b8fa:	2200      	movs	r2, #0
 800b8fc:	2300      	movs	r3, #0
 800b8fe:	f7f5 f8e3 	bl	8000ac8 <__aeabi_dcmpeq>
 800b902:	b1b8      	cbz	r0, 800b934 <pow+0x68>
 800b904:	2200      	movs	r2, #0
 800b906:	2300      	movs	r3, #0
 800b908:	4620      	mov	r0, r4
 800b90a:	4629      	mov	r1, r5
 800b90c:	f7f5 f8dc 	bl	8000ac8 <__aeabi_dcmpeq>
 800b910:	2800      	cmp	r0, #0
 800b912:	d146      	bne.n	800b9a2 <pow+0xd6>
 800b914:	ec45 4b10 	vmov	d0, r4, r5
 800b918:	f000 f892 	bl	800ba40 <finite>
 800b91c:	b338      	cbz	r0, 800b96e <pow+0xa2>
 800b91e:	2200      	movs	r2, #0
 800b920:	2300      	movs	r3, #0
 800b922:	4620      	mov	r0, r4
 800b924:	4629      	mov	r1, r5
 800b926:	f7f5 f8d9 	bl	8000adc <__aeabi_dcmplt>
 800b92a:	b300      	cbz	r0, 800b96e <pow+0xa2>
 800b92c:	f7fe f99e 	bl	8009c6c <__errno>
 800b930:	2322      	movs	r3, #34	; 0x22
 800b932:	e01b      	b.n	800b96c <pow+0xa0>
 800b934:	ec47 6b10 	vmov	d0, r6, r7
 800b938:	f000 f882 	bl	800ba40 <finite>
 800b93c:	b9e0      	cbnz	r0, 800b978 <pow+0xac>
 800b93e:	eeb0 0a48 	vmov.f32	s0, s16
 800b942:	eef0 0a68 	vmov.f32	s1, s17
 800b946:	f000 f87b 	bl	800ba40 <finite>
 800b94a:	b1a8      	cbz	r0, 800b978 <pow+0xac>
 800b94c:	ec45 4b10 	vmov	d0, r4, r5
 800b950:	f000 f876 	bl	800ba40 <finite>
 800b954:	b180      	cbz	r0, 800b978 <pow+0xac>
 800b956:	4632      	mov	r2, r6
 800b958:	463b      	mov	r3, r7
 800b95a:	4630      	mov	r0, r6
 800b95c:	4639      	mov	r1, r7
 800b95e:	f7f5 f8e5 	bl	8000b2c <__aeabi_dcmpun>
 800b962:	2800      	cmp	r0, #0
 800b964:	d0e2      	beq.n	800b92c <pow+0x60>
 800b966:	f7fe f981 	bl	8009c6c <__errno>
 800b96a:	2321      	movs	r3, #33	; 0x21
 800b96c:	6003      	str	r3, [r0, #0]
 800b96e:	ecbd 8b02 	vpop	{d8}
 800b972:	ec47 6b10 	vmov	d0, r6, r7
 800b976:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b978:	2200      	movs	r2, #0
 800b97a:	2300      	movs	r3, #0
 800b97c:	4630      	mov	r0, r6
 800b97e:	4639      	mov	r1, r7
 800b980:	f7f5 f8a2 	bl	8000ac8 <__aeabi_dcmpeq>
 800b984:	2800      	cmp	r0, #0
 800b986:	d0f2      	beq.n	800b96e <pow+0xa2>
 800b988:	eeb0 0a48 	vmov.f32	s0, s16
 800b98c:	eef0 0a68 	vmov.f32	s1, s17
 800b990:	f000 f856 	bl	800ba40 <finite>
 800b994:	2800      	cmp	r0, #0
 800b996:	d0ea      	beq.n	800b96e <pow+0xa2>
 800b998:	ec45 4b10 	vmov	d0, r4, r5
 800b99c:	f000 f850 	bl	800ba40 <finite>
 800b9a0:	e7c3      	b.n	800b92a <pow+0x5e>
 800b9a2:	4f01      	ldr	r7, [pc, #4]	; (800b9a8 <pow+0xdc>)
 800b9a4:	2600      	movs	r6, #0
 800b9a6:	e7e2      	b.n	800b96e <pow+0xa2>
 800b9a8:	3ff00000 	.word	0x3ff00000

0800b9ac <sqrt>:
 800b9ac:	b538      	push	{r3, r4, r5, lr}
 800b9ae:	ed2d 8b02 	vpush	{d8}
 800b9b2:	ec55 4b10 	vmov	r4, r5, d0
 800b9b6:	f000 f857 	bl	800ba68 <__ieee754_sqrt>
 800b9ba:	4622      	mov	r2, r4
 800b9bc:	462b      	mov	r3, r5
 800b9be:	4620      	mov	r0, r4
 800b9c0:	4629      	mov	r1, r5
 800b9c2:	eeb0 8a40 	vmov.f32	s16, s0
 800b9c6:	eef0 8a60 	vmov.f32	s17, s1
 800b9ca:	f7f5 f8af 	bl	8000b2c <__aeabi_dcmpun>
 800b9ce:	b990      	cbnz	r0, 800b9f6 <sqrt+0x4a>
 800b9d0:	2200      	movs	r2, #0
 800b9d2:	2300      	movs	r3, #0
 800b9d4:	4620      	mov	r0, r4
 800b9d6:	4629      	mov	r1, r5
 800b9d8:	f7f5 f880 	bl	8000adc <__aeabi_dcmplt>
 800b9dc:	b158      	cbz	r0, 800b9f6 <sqrt+0x4a>
 800b9de:	f7fe f945 	bl	8009c6c <__errno>
 800b9e2:	2321      	movs	r3, #33	; 0x21
 800b9e4:	6003      	str	r3, [r0, #0]
 800b9e6:	2200      	movs	r2, #0
 800b9e8:	2300      	movs	r3, #0
 800b9ea:	4610      	mov	r0, r2
 800b9ec:	4619      	mov	r1, r3
 800b9ee:	f7f4 ff2d 	bl	800084c <__aeabi_ddiv>
 800b9f2:	ec41 0b18 	vmov	d8, r0, r1
 800b9f6:	eeb0 0a48 	vmov.f32	s0, s16
 800b9fa:	eef0 0a68 	vmov.f32	s1, s17
 800b9fe:	ecbd 8b02 	vpop	{d8}
 800ba02:	bd38      	pop	{r3, r4, r5, pc}

0800ba04 <sqrtf>:
 800ba04:	b508      	push	{r3, lr}
 800ba06:	ed2d 8b02 	vpush	{d8}
 800ba0a:	eeb0 8a40 	vmov.f32	s16, s0
 800ba0e:	f000 f905 	bl	800bc1c <__ieee754_sqrtf>
 800ba12:	eeb4 8a48 	vcmp.f32	s16, s16
 800ba16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba1a:	d60c      	bvs.n	800ba36 <sqrtf+0x32>
 800ba1c:	eddf 8a07 	vldr	s17, [pc, #28]	; 800ba3c <sqrtf+0x38>
 800ba20:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800ba24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba28:	d505      	bpl.n	800ba36 <sqrtf+0x32>
 800ba2a:	f7fe f91f 	bl	8009c6c <__errno>
 800ba2e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800ba32:	2321      	movs	r3, #33	; 0x21
 800ba34:	6003      	str	r3, [r0, #0]
 800ba36:	ecbd 8b02 	vpop	{d8}
 800ba3a:	bd08      	pop	{r3, pc}
 800ba3c:	00000000 	.word	0x00000000

0800ba40 <finite>:
 800ba40:	b082      	sub	sp, #8
 800ba42:	ed8d 0b00 	vstr	d0, [sp]
 800ba46:	9801      	ldr	r0, [sp, #4]
 800ba48:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800ba4c:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800ba50:	0fc0      	lsrs	r0, r0, #31
 800ba52:	b002      	add	sp, #8
 800ba54:	4770      	bx	lr
	...

0800ba58 <nan>:
 800ba58:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800ba60 <nan+0x8>
 800ba5c:	4770      	bx	lr
 800ba5e:	bf00      	nop
 800ba60:	00000000 	.word	0x00000000
 800ba64:	7ff80000 	.word	0x7ff80000

0800ba68 <__ieee754_sqrt>:
 800ba68:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba6c:	ec55 4b10 	vmov	r4, r5, d0
 800ba70:	4e67      	ldr	r6, [pc, #412]	; (800bc10 <__ieee754_sqrt+0x1a8>)
 800ba72:	43ae      	bics	r6, r5
 800ba74:	ee10 0a10 	vmov	r0, s0
 800ba78:	ee10 2a10 	vmov	r2, s0
 800ba7c:	4629      	mov	r1, r5
 800ba7e:	462b      	mov	r3, r5
 800ba80:	d10d      	bne.n	800ba9e <__ieee754_sqrt+0x36>
 800ba82:	f7f4 fdb9 	bl	80005f8 <__aeabi_dmul>
 800ba86:	4602      	mov	r2, r0
 800ba88:	460b      	mov	r3, r1
 800ba8a:	4620      	mov	r0, r4
 800ba8c:	4629      	mov	r1, r5
 800ba8e:	f7f4 fbfd 	bl	800028c <__adddf3>
 800ba92:	4604      	mov	r4, r0
 800ba94:	460d      	mov	r5, r1
 800ba96:	ec45 4b10 	vmov	d0, r4, r5
 800ba9a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba9e:	2d00      	cmp	r5, #0
 800baa0:	dc0b      	bgt.n	800baba <__ieee754_sqrt+0x52>
 800baa2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800baa6:	4326      	orrs	r6, r4
 800baa8:	d0f5      	beq.n	800ba96 <__ieee754_sqrt+0x2e>
 800baaa:	b135      	cbz	r5, 800baba <__ieee754_sqrt+0x52>
 800baac:	f7f4 fbec 	bl	8000288 <__aeabi_dsub>
 800bab0:	4602      	mov	r2, r0
 800bab2:	460b      	mov	r3, r1
 800bab4:	f7f4 feca 	bl	800084c <__aeabi_ddiv>
 800bab8:	e7eb      	b.n	800ba92 <__ieee754_sqrt+0x2a>
 800baba:	1509      	asrs	r1, r1, #20
 800babc:	f000 808d 	beq.w	800bbda <__ieee754_sqrt+0x172>
 800bac0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bac4:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800bac8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bacc:	07c9      	lsls	r1, r1, #31
 800bace:	bf5c      	itt	pl
 800bad0:	005b      	lslpl	r3, r3, #1
 800bad2:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800bad6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800bada:	bf58      	it	pl
 800badc:	0052      	lslpl	r2, r2, #1
 800bade:	2500      	movs	r5, #0
 800bae0:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800bae4:	1076      	asrs	r6, r6, #1
 800bae6:	0052      	lsls	r2, r2, #1
 800bae8:	f04f 0e16 	mov.w	lr, #22
 800baec:	46ac      	mov	ip, r5
 800baee:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800baf2:	eb0c 0001 	add.w	r0, ip, r1
 800baf6:	4298      	cmp	r0, r3
 800baf8:	bfde      	ittt	le
 800bafa:	1a1b      	suble	r3, r3, r0
 800bafc:	eb00 0c01 	addle.w	ip, r0, r1
 800bb00:	186d      	addle	r5, r5, r1
 800bb02:	005b      	lsls	r3, r3, #1
 800bb04:	f1be 0e01 	subs.w	lr, lr, #1
 800bb08:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800bb0c:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800bb10:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800bb14:	d1ed      	bne.n	800baf2 <__ieee754_sqrt+0x8a>
 800bb16:	4674      	mov	r4, lr
 800bb18:	2720      	movs	r7, #32
 800bb1a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800bb1e:	4563      	cmp	r3, ip
 800bb20:	eb01 000e 	add.w	r0, r1, lr
 800bb24:	dc02      	bgt.n	800bb2c <__ieee754_sqrt+0xc4>
 800bb26:	d113      	bne.n	800bb50 <__ieee754_sqrt+0xe8>
 800bb28:	4290      	cmp	r0, r2
 800bb2a:	d811      	bhi.n	800bb50 <__ieee754_sqrt+0xe8>
 800bb2c:	2800      	cmp	r0, #0
 800bb2e:	eb00 0e01 	add.w	lr, r0, r1
 800bb32:	da57      	bge.n	800bbe4 <__ieee754_sqrt+0x17c>
 800bb34:	f1be 0f00 	cmp.w	lr, #0
 800bb38:	db54      	blt.n	800bbe4 <__ieee754_sqrt+0x17c>
 800bb3a:	f10c 0801 	add.w	r8, ip, #1
 800bb3e:	eba3 030c 	sub.w	r3, r3, ip
 800bb42:	4290      	cmp	r0, r2
 800bb44:	bf88      	it	hi
 800bb46:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800bb4a:	1a12      	subs	r2, r2, r0
 800bb4c:	440c      	add	r4, r1
 800bb4e:	46c4      	mov	ip, r8
 800bb50:	005b      	lsls	r3, r3, #1
 800bb52:	3f01      	subs	r7, #1
 800bb54:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800bb58:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800bb5c:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800bb60:	d1dd      	bne.n	800bb1e <__ieee754_sqrt+0xb6>
 800bb62:	4313      	orrs	r3, r2
 800bb64:	d01b      	beq.n	800bb9e <__ieee754_sqrt+0x136>
 800bb66:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800bc14 <__ieee754_sqrt+0x1ac>
 800bb6a:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800bc18 <__ieee754_sqrt+0x1b0>
 800bb6e:	e9da 0100 	ldrd	r0, r1, [sl]
 800bb72:	e9db 2300 	ldrd	r2, r3, [fp]
 800bb76:	f7f4 fb87 	bl	8000288 <__aeabi_dsub>
 800bb7a:	e9da 8900 	ldrd	r8, r9, [sl]
 800bb7e:	4602      	mov	r2, r0
 800bb80:	460b      	mov	r3, r1
 800bb82:	4640      	mov	r0, r8
 800bb84:	4649      	mov	r1, r9
 800bb86:	f7f4 ffb3 	bl	8000af0 <__aeabi_dcmple>
 800bb8a:	b140      	cbz	r0, 800bb9e <__ieee754_sqrt+0x136>
 800bb8c:	f1b4 3fff 	cmp.w	r4, #4294967295
 800bb90:	e9da 0100 	ldrd	r0, r1, [sl]
 800bb94:	e9db 2300 	ldrd	r2, r3, [fp]
 800bb98:	d126      	bne.n	800bbe8 <__ieee754_sqrt+0x180>
 800bb9a:	3501      	adds	r5, #1
 800bb9c:	463c      	mov	r4, r7
 800bb9e:	106a      	asrs	r2, r5, #1
 800bba0:	0863      	lsrs	r3, r4, #1
 800bba2:	07e9      	lsls	r1, r5, #31
 800bba4:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800bba8:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800bbac:	bf48      	it	mi
 800bbae:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800bbb2:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800bbb6:	461c      	mov	r4, r3
 800bbb8:	e76d      	b.n	800ba96 <__ieee754_sqrt+0x2e>
 800bbba:	0ad3      	lsrs	r3, r2, #11
 800bbbc:	3815      	subs	r0, #21
 800bbbe:	0552      	lsls	r2, r2, #21
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d0fa      	beq.n	800bbba <__ieee754_sqrt+0x152>
 800bbc4:	02dc      	lsls	r4, r3, #11
 800bbc6:	d50a      	bpl.n	800bbde <__ieee754_sqrt+0x176>
 800bbc8:	f1c1 0420 	rsb	r4, r1, #32
 800bbcc:	fa22 f404 	lsr.w	r4, r2, r4
 800bbd0:	1e4d      	subs	r5, r1, #1
 800bbd2:	408a      	lsls	r2, r1
 800bbd4:	4323      	orrs	r3, r4
 800bbd6:	1b41      	subs	r1, r0, r5
 800bbd8:	e772      	b.n	800bac0 <__ieee754_sqrt+0x58>
 800bbda:	4608      	mov	r0, r1
 800bbdc:	e7f0      	b.n	800bbc0 <__ieee754_sqrt+0x158>
 800bbde:	005b      	lsls	r3, r3, #1
 800bbe0:	3101      	adds	r1, #1
 800bbe2:	e7ef      	b.n	800bbc4 <__ieee754_sqrt+0x15c>
 800bbe4:	46e0      	mov	r8, ip
 800bbe6:	e7aa      	b.n	800bb3e <__ieee754_sqrt+0xd6>
 800bbe8:	f7f4 fb50 	bl	800028c <__adddf3>
 800bbec:	e9da 8900 	ldrd	r8, r9, [sl]
 800bbf0:	4602      	mov	r2, r0
 800bbf2:	460b      	mov	r3, r1
 800bbf4:	4640      	mov	r0, r8
 800bbf6:	4649      	mov	r1, r9
 800bbf8:	f7f4 ff70 	bl	8000adc <__aeabi_dcmplt>
 800bbfc:	b120      	cbz	r0, 800bc08 <__ieee754_sqrt+0x1a0>
 800bbfe:	1ca0      	adds	r0, r4, #2
 800bc00:	bf08      	it	eq
 800bc02:	3501      	addeq	r5, #1
 800bc04:	3402      	adds	r4, #2
 800bc06:	e7ca      	b.n	800bb9e <__ieee754_sqrt+0x136>
 800bc08:	3401      	adds	r4, #1
 800bc0a:	f024 0401 	bic.w	r4, r4, #1
 800bc0e:	e7c6      	b.n	800bb9e <__ieee754_sqrt+0x136>
 800bc10:	7ff00000 	.word	0x7ff00000
 800bc14:	200001e8 	.word	0x200001e8
 800bc18:	200001f0 	.word	0x200001f0

0800bc1c <__ieee754_sqrtf>:
 800bc1c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800bc20:	4770      	bx	lr
 800bc22:	0000      	movs	r0, r0
 800bc24:	0000      	movs	r0, r0
	...

0800bc28 <floor>:
 800bc28:	ec51 0b10 	vmov	r0, r1, d0
 800bc2c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bc30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc34:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 800bc38:	2e13      	cmp	r6, #19
 800bc3a:	ee10 5a10 	vmov	r5, s0
 800bc3e:	ee10 8a10 	vmov	r8, s0
 800bc42:	460c      	mov	r4, r1
 800bc44:	dc31      	bgt.n	800bcaa <floor+0x82>
 800bc46:	2e00      	cmp	r6, #0
 800bc48:	da14      	bge.n	800bc74 <floor+0x4c>
 800bc4a:	a333      	add	r3, pc, #204	; (adr r3, 800bd18 <floor+0xf0>)
 800bc4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc50:	f7f4 fb1c 	bl	800028c <__adddf3>
 800bc54:	2200      	movs	r2, #0
 800bc56:	2300      	movs	r3, #0
 800bc58:	f7f4 ff5e 	bl	8000b18 <__aeabi_dcmpgt>
 800bc5c:	b138      	cbz	r0, 800bc6e <floor+0x46>
 800bc5e:	2c00      	cmp	r4, #0
 800bc60:	da53      	bge.n	800bd0a <floor+0xe2>
 800bc62:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800bc66:	4325      	orrs	r5, r4
 800bc68:	d052      	beq.n	800bd10 <floor+0xe8>
 800bc6a:	4c2d      	ldr	r4, [pc, #180]	; (800bd20 <floor+0xf8>)
 800bc6c:	2500      	movs	r5, #0
 800bc6e:	4621      	mov	r1, r4
 800bc70:	4628      	mov	r0, r5
 800bc72:	e024      	b.n	800bcbe <floor+0x96>
 800bc74:	4f2b      	ldr	r7, [pc, #172]	; (800bd24 <floor+0xfc>)
 800bc76:	4137      	asrs	r7, r6
 800bc78:	ea01 0307 	and.w	r3, r1, r7
 800bc7c:	4303      	orrs	r3, r0
 800bc7e:	d01e      	beq.n	800bcbe <floor+0x96>
 800bc80:	a325      	add	r3, pc, #148	; (adr r3, 800bd18 <floor+0xf0>)
 800bc82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc86:	f7f4 fb01 	bl	800028c <__adddf3>
 800bc8a:	2200      	movs	r2, #0
 800bc8c:	2300      	movs	r3, #0
 800bc8e:	f7f4 ff43 	bl	8000b18 <__aeabi_dcmpgt>
 800bc92:	2800      	cmp	r0, #0
 800bc94:	d0eb      	beq.n	800bc6e <floor+0x46>
 800bc96:	2c00      	cmp	r4, #0
 800bc98:	bfbe      	ittt	lt
 800bc9a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800bc9e:	4133      	asrlt	r3, r6
 800bca0:	18e4      	addlt	r4, r4, r3
 800bca2:	ea24 0407 	bic.w	r4, r4, r7
 800bca6:	2500      	movs	r5, #0
 800bca8:	e7e1      	b.n	800bc6e <floor+0x46>
 800bcaa:	2e33      	cmp	r6, #51	; 0x33
 800bcac:	dd0b      	ble.n	800bcc6 <floor+0x9e>
 800bcae:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800bcb2:	d104      	bne.n	800bcbe <floor+0x96>
 800bcb4:	ee10 2a10 	vmov	r2, s0
 800bcb8:	460b      	mov	r3, r1
 800bcba:	f7f4 fae7 	bl	800028c <__adddf3>
 800bcbe:	ec41 0b10 	vmov	d0, r0, r1
 800bcc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bcc6:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 800bcca:	f04f 37ff 	mov.w	r7, #4294967295
 800bcce:	40df      	lsrs	r7, r3
 800bcd0:	4238      	tst	r0, r7
 800bcd2:	d0f4      	beq.n	800bcbe <floor+0x96>
 800bcd4:	a310      	add	r3, pc, #64	; (adr r3, 800bd18 <floor+0xf0>)
 800bcd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcda:	f7f4 fad7 	bl	800028c <__adddf3>
 800bcde:	2200      	movs	r2, #0
 800bce0:	2300      	movs	r3, #0
 800bce2:	f7f4 ff19 	bl	8000b18 <__aeabi_dcmpgt>
 800bce6:	2800      	cmp	r0, #0
 800bce8:	d0c1      	beq.n	800bc6e <floor+0x46>
 800bcea:	2c00      	cmp	r4, #0
 800bcec:	da0a      	bge.n	800bd04 <floor+0xdc>
 800bcee:	2e14      	cmp	r6, #20
 800bcf0:	d101      	bne.n	800bcf6 <floor+0xce>
 800bcf2:	3401      	adds	r4, #1
 800bcf4:	e006      	b.n	800bd04 <floor+0xdc>
 800bcf6:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800bcfa:	2301      	movs	r3, #1
 800bcfc:	40b3      	lsls	r3, r6
 800bcfe:	441d      	add	r5, r3
 800bd00:	45a8      	cmp	r8, r5
 800bd02:	d8f6      	bhi.n	800bcf2 <floor+0xca>
 800bd04:	ea25 0507 	bic.w	r5, r5, r7
 800bd08:	e7b1      	b.n	800bc6e <floor+0x46>
 800bd0a:	2500      	movs	r5, #0
 800bd0c:	462c      	mov	r4, r5
 800bd0e:	e7ae      	b.n	800bc6e <floor+0x46>
 800bd10:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800bd14:	e7ab      	b.n	800bc6e <floor+0x46>
 800bd16:	bf00      	nop
 800bd18:	8800759c 	.word	0x8800759c
 800bd1c:	7e37e43c 	.word	0x7e37e43c
 800bd20:	bff00000 	.word	0xbff00000
 800bd24:	000fffff 	.word	0x000fffff

0800bd28 <__ieee754_log10>:
 800bd28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd2c:	ec55 4b10 	vmov	r4, r5, d0
 800bd30:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 800bd34:	462b      	mov	r3, r5
 800bd36:	da2f      	bge.n	800bd98 <__ieee754_log10+0x70>
 800bd38:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 800bd3c:	4322      	orrs	r2, r4
 800bd3e:	d109      	bne.n	800bd54 <__ieee754_log10+0x2c>
 800bd40:	493b      	ldr	r1, [pc, #236]	; (800be30 <__ieee754_log10+0x108>)
 800bd42:	2200      	movs	r2, #0
 800bd44:	2300      	movs	r3, #0
 800bd46:	2000      	movs	r0, #0
 800bd48:	f7f4 fd80 	bl	800084c <__aeabi_ddiv>
 800bd4c:	ec41 0b10 	vmov	d0, r0, r1
 800bd50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd54:	2d00      	cmp	r5, #0
 800bd56:	da09      	bge.n	800bd6c <__ieee754_log10+0x44>
 800bd58:	ee10 2a10 	vmov	r2, s0
 800bd5c:	ee10 0a10 	vmov	r0, s0
 800bd60:	4629      	mov	r1, r5
 800bd62:	f7f4 fa91 	bl	8000288 <__aeabi_dsub>
 800bd66:	2200      	movs	r2, #0
 800bd68:	2300      	movs	r3, #0
 800bd6a:	e7ed      	b.n	800bd48 <__ieee754_log10+0x20>
 800bd6c:	4b31      	ldr	r3, [pc, #196]	; (800be34 <__ieee754_log10+0x10c>)
 800bd6e:	2200      	movs	r2, #0
 800bd70:	4629      	mov	r1, r5
 800bd72:	ee10 0a10 	vmov	r0, s0
 800bd76:	f7f4 fc3f 	bl	80005f8 <__aeabi_dmul>
 800bd7a:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800bd7e:	4604      	mov	r4, r0
 800bd80:	460d      	mov	r5, r1
 800bd82:	460b      	mov	r3, r1
 800bd84:	492c      	ldr	r1, [pc, #176]	; (800be38 <__ieee754_log10+0x110>)
 800bd86:	428b      	cmp	r3, r1
 800bd88:	dd08      	ble.n	800bd9c <__ieee754_log10+0x74>
 800bd8a:	4622      	mov	r2, r4
 800bd8c:	462b      	mov	r3, r5
 800bd8e:	4620      	mov	r0, r4
 800bd90:	4629      	mov	r1, r5
 800bd92:	f7f4 fa7b 	bl	800028c <__adddf3>
 800bd96:	e7d9      	b.n	800bd4c <__ieee754_log10+0x24>
 800bd98:	2200      	movs	r2, #0
 800bd9a:	e7f3      	b.n	800bd84 <__ieee754_log10+0x5c>
 800bd9c:	1518      	asrs	r0, r3, #20
 800bd9e:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 800bda2:	4410      	add	r0, r2
 800bda4:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 800bda8:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
 800bdac:	f3c3 0813 	ubfx	r8, r3, #0, #20
 800bdb0:	f7f4 fbb8 	bl	8000524 <__aeabi_i2d>
 800bdb4:	f5c9 737f 	rsb	r3, r9, #1020	; 0x3fc
 800bdb8:	3303      	adds	r3, #3
 800bdba:	ea48 5503 	orr.w	r5, r8, r3, lsl #20
 800bdbe:	ec45 4b10 	vmov	d0, r4, r5
 800bdc2:	4606      	mov	r6, r0
 800bdc4:	460f      	mov	r7, r1
 800bdc6:	f000 fe1f 	bl	800ca08 <__ieee754_log>
 800bdca:	a313      	add	r3, pc, #76	; (adr r3, 800be18 <__ieee754_log10+0xf0>)
 800bdcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdd0:	4630      	mov	r0, r6
 800bdd2:	4639      	mov	r1, r7
 800bdd4:	ec59 8b10 	vmov	r8, r9, d0
 800bdd8:	f7f4 fc0e 	bl	80005f8 <__aeabi_dmul>
 800bddc:	a310      	add	r3, pc, #64	; (adr r3, 800be20 <__ieee754_log10+0xf8>)
 800bdde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bde2:	4604      	mov	r4, r0
 800bde4:	460d      	mov	r5, r1
 800bde6:	4640      	mov	r0, r8
 800bde8:	4649      	mov	r1, r9
 800bdea:	f7f4 fc05 	bl	80005f8 <__aeabi_dmul>
 800bdee:	4602      	mov	r2, r0
 800bdf0:	460b      	mov	r3, r1
 800bdf2:	4620      	mov	r0, r4
 800bdf4:	4629      	mov	r1, r5
 800bdf6:	f7f4 fa49 	bl	800028c <__adddf3>
 800bdfa:	a30b      	add	r3, pc, #44	; (adr r3, 800be28 <__ieee754_log10+0x100>)
 800bdfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be00:	4604      	mov	r4, r0
 800be02:	460d      	mov	r5, r1
 800be04:	4630      	mov	r0, r6
 800be06:	4639      	mov	r1, r7
 800be08:	f7f4 fbf6 	bl	80005f8 <__aeabi_dmul>
 800be0c:	4602      	mov	r2, r0
 800be0e:	460b      	mov	r3, r1
 800be10:	4620      	mov	r0, r4
 800be12:	4629      	mov	r1, r5
 800be14:	e7bd      	b.n	800bd92 <__ieee754_log10+0x6a>
 800be16:	bf00      	nop
 800be18:	11f12b36 	.word	0x11f12b36
 800be1c:	3d59fef3 	.word	0x3d59fef3
 800be20:	1526e50e 	.word	0x1526e50e
 800be24:	3fdbcb7b 	.word	0x3fdbcb7b
 800be28:	509f6000 	.word	0x509f6000
 800be2c:	3fd34413 	.word	0x3fd34413
 800be30:	c3500000 	.word	0xc3500000
 800be34:	43500000 	.word	0x43500000
 800be38:	7fefffff 	.word	0x7fefffff
 800be3c:	00000000 	.word	0x00000000

0800be40 <__ieee754_pow>:
 800be40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be44:	ed2d 8b06 	vpush	{d8-d10}
 800be48:	b089      	sub	sp, #36	; 0x24
 800be4a:	ed8d 1b00 	vstr	d1, [sp]
 800be4e:	e9dd 2900 	ldrd	r2, r9, [sp]
 800be52:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800be56:	ea58 0102 	orrs.w	r1, r8, r2
 800be5a:	ec57 6b10 	vmov	r6, r7, d0
 800be5e:	d115      	bne.n	800be8c <__ieee754_pow+0x4c>
 800be60:	19b3      	adds	r3, r6, r6
 800be62:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800be66:	4152      	adcs	r2, r2
 800be68:	4299      	cmp	r1, r3
 800be6a:	4b89      	ldr	r3, [pc, #548]	; (800c090 <__ieee754_pow+0x250>)
 800be6c:	4193      	sbcs	r3, r2
 800be6e:	f080 84d1 	bcs.w	800c814 <__ieee754_pow+0x9d4>
 800be72:	e9dd 2300 	ldrd	r2, r3, [sp]
 800be76:	4630      	mov	r0, r6
 800be78:	4639      	mov	r1, r7
 800be7a:	f7f4 fa07 	bl	800028c <__adddf3>
 800be7e:	ec41 0b10 	vmov	d0, r0, r1
 800be82:	b009      	add	sp, #36	; 0x24
 800be84:	ecbd 8b06 	vpop	{d8-d10}
 800be88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be8c:	4b81      	ldr	r3, [pc, #516]	; (800c094 <__ieee754_pow+0x254>)
 800be8e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800be92:	429c      	cmp	r4, r3
 800be94:	ee10 aa10 	vmov	sl, s0
 800be98:	463d      	mov	r5, r7
 800be9a:	dc06      	bgt.n	800beaa <__ieee754_pow+0x6a>
 800be9c:	d101      	bne.n	800bea2 <__ieee754_pow+0x62>
 800be9e:	2e00      	cmp	r6, #0
 800bea0:	d1e7      	bne.n	800be72 <__ieee754_pow+0x32>
 800bea2:	4598      	cmp	r8, r3
 800bea4:	dc01      	bgt.n	800beaa <__ieee754_pow+0x6a>
 800bea6:	d10f      	bne.n	800bec8 <__ieee754_pow+0x88>
 800bea8:	b172      	cbz	r2, 800bec8 <__ieee754_pow+0x88>
 800beaa:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800beae:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800beb2:	ea55 050a 	orrs.w	r5, r5, sl
 800beb6:	d1dc      	bne.n	800be72 <__ieee754_pow+0x32>
 800beb8:	e9dd 3200 	ldrd	r3, r2, [sp]
 800bebc:	18db      	adds	r3, r3, r3
 800bebe:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800bec2:	4152      	adcs	r2, r2
 800bec4:	429d      	cmp	r5, r3
 800bec6:	e7d0      	b.n	800be6a <__ieee754_pow+0x2a>
 800bec8:	2d00      	cmp	r5, #0
 800beca:	da3b      	bge.n	800bf44 <__ieee754_pow+0x104>
 800becc:	4b72      	ldr	r3, [pc, #456]	; (800c098 <__ieee754_pow+0x258>)
 800bece:	4598      	cmp	r8, r3
 800bed0:	dc51      	bgt.n	800bf76 <__ieee754_pow+0x136>
 800bed2:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800bed6:	4598      	cmp	r8, r3
 800bed8:	f340 84ab 	ble.w	800c832 <__ieee754_pow+0x9f2>
 800bedc:	ea4f 5328 	mov.w	r3, r8, asr #20
 800bee0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800bee4:	2b14      	cmp	r3, #20
 800bee6:	dd0f      	ble.n	800bf08 <__ieee754_pow+0xc8>
 800bee8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800beec:	fa22 f103 	lsr.w	r1, r2, r3
 800bef0:	fa01 f303 	lsl.w	r3, r1, r3
 800bef4:	4293      	cmp	r3, r2
 800bef6:	f040 849c 	bne.w	800c832 <__ieee754_pow+0x9f2>
 800befa:	f001 0101 	and.w	r1, r1, #1
 800befe:	f1c1 0302 	rsb	r3, r1, #2
 800bf02:	9304      	str	r3, [sp, #16]
 800bf04:	b182      	cbz	r2, 800bf28 <__ieee754_pow+0xe8>
 800bf06:	e05f      	b.n	800bfc8 <__ieee754_pow+0x188>
 800bf08:	2a00      	cmp	r2, #0
 800bf0a:	d15b      	bne.n	800bfc4 <__ieee754_pow+0x184>
 800bf0c:	f1c3 0314 	rsb	r3, r3, #20
 800bf10:	fa48 f103 	asr.w	r1, r8, r3
 800bf14:	fa01 f303 	lsl.w	r3, r1, r3
 800bf18:	4543      	cmp	r3, r8
 800bf1a:	f040 8487 	bne.w	800c82c <__ieee754_pow+0x9ec>
 800bf1e:	f001 0101 	and.w	r1, r1, #1
 800bf22:	f1c1 0302 	rsb	r3, r1, #2
 800bf26:	9304      	str	r3, [sp, #16]
 800bf28:	4b5c      	ldr	r3, [pc, #368]	; (800c09c <__ieee754_pow+0x25c>)
 800bf2a:	4598      	cmp	r8, r3
 800bf2c:	d132      	bne.n	800bf94 <__ieee754_pow+0x154>
 800bf2e:	f1b9 0f00 	cmp.w	r9, #0
 800bf32:	f280 8477 	bge.w	800c824 <__ieee754_pow+0x9e4>
 800bf36:	4959      	ldr	r1, [pc, #356]	; (800c09c <__ieee754_pow+0x25c>)
 800bf38:	4632      	mov	r2, r6
 800bf3a:	463b      	mov	r3, r7
 800bf3c:	2000      	movs	r0, #0
 800bf3e:	f7f4 fc85 	bl	800084c <__aeabi_ddiv>
 800bf42:	e79c      	b.n	800be7e <__ieee754_pow+0x3e>
 800bf44:	2300      	movs	r3, #0
 800bf46:	9304      	str	r3, [sp, #16]
 800bf48:	2a00      	cmp	r2, #0
 800bf4a:	d13d      	bne.n	800bfc8 <__ieee754_pow+0x188>
 800bf4c:	4b51      	ldr	r3, [pc, #324]	; (800c094 <__ieee754_pow+0x254>)
 800bf4e:	4598      	cmp	r8, r3
 800bf50:	d1ea      	bne.n	800bf28 <__ieee754_pow+0xe8>
 800bf52:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800bf56:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800bf5a:	ea53 030a 	orrs.w	r3, r3, sl
 800bf5e:	f000 8459 	beq.w	800c814 <__ieee754_pow+0x9d4>
 800bf62:	4b4f      	ldr	r3, [pc, #316]	; (800c0a0 <__ieee754_pow+0x260>)
 800bf64:	429c      	cmp	r4, r3
 800bf66:	dd08      	ble.n	800bf7a <__ieee754_pow+0x13a>
 800bf68:	f1b9 0f00 	cmp.w	r9, #0
 800bf6c:	f2c0 8456 	blt.w	800c81c <__ieee754_pow+0x9dc>
 800bf70:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bf74:	e783      	b.n	800be7e <__ieee754_pow+0x3e>
 800bf76:	2302      	movs	r3, #2
 800bf78:	e7e5      	b.n	800bf46 <__ieee754_pow+0x106>
 800bf7a:	f1b9 0f00 	cmp.w	r9, #0
 800bf7e:	f04f 0000 	mov.w	r0, #0
 800bf82:	f04f 0100 	mov.w	r1, #0
 800bf86:	f6bf af7a 	bge.w	800be7e <__ieee754_pow+0x3e>
 800bf8a:	e9dd 0300 	ldrd	r0, r3, [sp]
 800bf8e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800bf92:	e774      	b.n	800be7e <__ieee754_pow+0x3e>
 800bf94:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800bf98:	d106      	bne.n	800bfa8 <__ieee754_pow+0x168>
 800bf9a:	4632      	mov	r2, r6
 800bf9c:	463b      	mov	r3, r7
 800bf9e:	4630      	mov	r0, r6
 800bfa0:	4639      	mov	r1, r7
 800bfa2:	f7f4 fb29 	bl	80005f8 <__aeabi_dmul>
 800bfa6:	e76a      	b.n	800be7e <__ieee754_pow+0x3e>
 800bfa8:	4b3e      	ldr	r3, [pc, #248]	; (800c0a4 <__ieee754_pow+0x264>)
 800bfaa:	4599      	cmp	r9, r3
 800bfac:	d10c      	bne.n	800bfc8 <__ieee754_pow+0x188>
 800bfae:	2d00      	cmp	r5, #0
 800bfb0:	db0a      	blt.n	800bfc8 <__ieee754_pow+0x188>
 800bfb2:	ec47 6b10 	vmov	d0, r6, r7
 800bfb6:	b009      	add	sp, #36	; 0x24
 800bfb8:	ecbd 8b06 	vpop	{d8-d10}
 800bfbc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfc0:	f7ff bd52 	b.w	800ba68 <__ieee754_sqrt>
 800bfc4:	2300      	movs	r3, #0
 800bfc6:	9304      	str	r3, [sp, #16]
 800bfc8:	ec47 6b10 	vmov	d0, r6, r7
 800bfcc:	f000 fc62 	bl	800c894 <fabs>
 800bfd0:	ec51 0b10 	vmov	r0, r1, d0
 800bfd4:	f1ba 0f00 	cmp.w	sl, #0
 800bfd8:	d129      	bne.n	800c02e <__ieee754_pow+0x1ee>
 800bfda:	b124      	cbz	r4, 800bfe6 <__ieee754_pow+0x1a6>
 800bfdc:	4b2f      	ldr	r3, [pc, #188]	; (800c09c <__ieee754_pow+0x25c>)
 800bfde:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800bfe2:	429a      	cmp	r2, r3
 800bfe4:	d123      	bne.n	800c02e <__ieee754_pow+0x1ee>
 800bfe6:	f1b9 0f00 	cmp.w	r9, #0
 800bfea:	da05      	bge.n	800bff8 <__ieee754_pow+0x1b8>
 800bfec:	4602      	mov	r2, r0
 800bfee:	460b      	mov	r3, r1
 800bff0:	2000      	movs	r0, #0
 800bff2:	492a      	ldr	r1, [pc, #168]	; (800c09c <__ieee754_pow+0x25c>)
 800bff4:	f7f4 fc2a 	bl	800084c <__aeabi_ddiv>
 800bff8:	2d00      	cmp	r5, #0
 800bffa:	f6bf af40 	bge.w	800be7e <__ieee754_pow+0x3e>
 800bffe:	9b04      	ldr	r3, [sp, #16]
 800c000:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800c004:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c008:	431c      	orrs	r4, r3
 800c00a:	d108      	bne.n	800c01e <__ieee754_pow+0x1de>
 800c00c:	4602      	mov	r2, r0
 800c00e:	460b      	mov	r3, r1
 800c010:	4610      	mov	r0, r2
 800c012:	4619      	mov	r1, r3
 800c014:	f7f4 f938 	bl	8000288 <__aeabi_dsub>
 800c018:	4602      	mov	r2, r0
 800c01a:	460b      	mov	r3, r1
 800c01c:	e78f      	b.n	800bf3e <__ieee754_pow+0xfe>
 800c01e:	9b04      	ldr	r3, [sp, #16]
 800c020:	2b01      	cmp	r3, #1
 800c022:	f47f af2c 	bne.w	800be7e <__ieee754_pow+0x3e>
 800c026:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c02a:	4619      	mov	r1, r3
 800c02c:	e727      	b.n	800be7e <__ieee754_pow+0x3e>
 800c02e:	0feb      	lsrs	r3, r5, #31
 800c030:	3b01      	subs	r3, #1
 800c032:	9306      	str	r3, [sp, #24]
 800c034:	9a06      	ldr	r2, [sp, #24]
 800c036:	9b04      	ldr	r3, [sp, #16]
 800c038:	4313      	orrs	r3, r2
 800c03a:	d102      	bne.n	800c042 <__ieee754_pow+0x202>
 800c03c:	4632      	mov	r2, r6
 800c03e:	463b      	mov	r3, r7
 800c040:	e7e6      	b.n	800c010 <__ieee754_pow+0x1d0>
 800c042:	4b19      	ldr	r3, [pc, #100]	; (800c0a8 <__ieee754_pow+0x268>)
 800c044:	4598      	cmp	r8, r3
 800c046:	f340 80fb 	ble.w	800c240 <__ieee754_pow+0x400>
 800c04a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800c04e:	4598      	cmp	r8, r3
 800c050:	4b13      	ldr	r3, [pc, #76]	; (800c0a0 <__ieee754_pow+0x260>)
 800c052:	dd0c      	ble.n	800c06e <__ieee754_pow+0x22e>
 800c054:	429c      	cmp	r4, r3
 800c056:	dc0f      	bgt.n	800c078 <__ieee754_pow+0x238>
 800c058:	f1b9 0f00 	cmp.w	r9, #0
 800c05c:	da0f      	bge.n	800c07e <__ieee754_pow+0x23e>
 800c05e:	2000      	movs	r0, #0
 800c060:	b009      	add	sp, #36	; 0x24
 800c062:	ecbd 8b06 	vpop	{d8-d10}
 800c066:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c06a:	f000 bcc2 	b.w	800c9f2 <__math_oflow>
 800c06e:	429c      	cmp	r4, r3
 800c070:	dbf2      	blt.n	800c058 <__ieee754_pow+0x218>
 800c072:	4b0a      	ldr	r3, [pc, #40]	; (800c09c <__ieee754_pow+0x25c>)
 800c074:	429c      	cmp	r4, r3
 800c076:	dd19      	ble.n	800c0ac <__ieee754_pow+0x26c>
 800c078:	f1b9 0f00 	cmp.w	r9, #0
 800c07c:	dcef      	bgt.n	800c05e <__ieee754_pow+0x21e>
 800c07e:	2000      	movs	r0, #0
 800c080:	b009      	add	sp, #36	; 0x24
 800c082:	ecbd 8b06 	vpop	{d8-d10}
 800c086:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c08a:	f000 bca9 	b.w	800c9e0 <__math_uflow>
 800c08e:	bf00      	nop
 800c090:	fff00000 	.word	0xfff00000
 800c094:	7ff00000 	.word	0x7ff00000
 800c098:	433fffff 	.word	0x433fffff
 800c09c:	3ff00000 	.word	0x3ff00000
 800c0a0:	3fefffff 	.word	0x3fefffff
 800c0a4:	3fe00000 	.word	0x3fe00000
 800c0a8:	41e00000 	.word	0x41e00000
 800c0ac:	4b60      	ldr	r3, [pc, #384]	; (800c230 <__ieee754_pow+0x3f0>)
 800c0ae:	2200      	movs	r2, #0
 800c0b0:	f7f4 f8ea 	bl	8000288 <__aeabi_dsub>
 800c0b4:	a354      	add	r3, pc, #336	; (adr r3, 800c208 <__ieee754_pow+0x3c8>)
 800c0b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0ba:	4604      	mov	r4, r0
 800c0bc:	460d      	mov	r5, r1
 800c0be:	f7f4 fa9b 	bl	80005f8 <__aeabi_dmul>
 800c0c2:	a353      	add	r3, pc, #332	; (adr r3, 800c210 <__ieee754_pow+0x3d0>)
 800c0c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0c8:	4606      	mov	r6, r0
 800c0ca:	460f      	mov	r7, r1
 800c0cc:	4620      	mov	r0, r4
 800c0ce:	4629      	mov	r1, r5
 800c0d0:	f7f4 fa92 	bl	80005f8 <__aeabi_dmul>
 800c0d4:	4b57      	ldr	r3, [pc, #348]	; (800c234 <__ieee754_pow+0x3f4>)
 800c0d6:	4682      	mov	sl, r0
 800c0d8:	468b      	mov	fp, r1
 800c0da:	2200      	movs	r2, #0
 800c0dc:	4620      	mov	r0, r4
 800c0de:	4629      	mov	r1, r5
 800c0e0:	f7f4 fa8a 	bl	80005f8 <__aeabi_dmul>
 800c0e4:	4602      	mov	r2, r0
 800c0e6:	460b      	mov	r3, r1
 800c0e8:	a14b      	add	r1, pc, #300	; (adr r1, 800c218 <__ieee754_pow+0x3d8>)
 800c0ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c0ee:	f7f4 f8cb 	bl	8000288 <__aeabi_dsub>
 800c0f2:	4622      	mov	r2, r4
 800c0f4:	462b      	mov	r3, r5
 800c0f6:	f7f4 fa7f 	bl	80005f8 <__aeabi_dmul>
 800c0fa:	4602      	mov	r2, r0
 800c0fc:	460b      	mov	r3, r1
 800c0fe:	2000      	movs	r0, #0
 800c100:	494d      	ldr	r1, [pc, #308]	; (800c238 <__ieee754_pow+0x3f8>)
 800c102:	f7f4 f8c1 	bl	8000288 <__aeabi_dsub>
 800c106:	4622      	mov	r2, r4
 800c108:	4680      	mov	r8, r0
 800c10a:	4689      	mov	r9, r1
 800c10c:	462b      	mov	r3, r5
 800c10e:	4620      	mov	r0, r4
 800c110:	4629      	mov	r1, r5
 800c112:	f7f4 fa71 	bl	80005f8 <__aeabi_dmul>
 800c116:	4602      	mov	r2, r0
 800c118:	460b      	mov	r3, r1
 800c11a:	4640      	mov	r0, r8
 800c11c:	4649      	mov	r1, r9
 800c11e:	f7f4 fa6b 	bl	80005f8 <__aeabi_dmul>
 800c122:	a33f      	add	r3, pc, #252	; (adr r3, 800c220 <__ieee754_pow+0x3e0>)
 800c124:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c128:	f7f4 fa66 	bl	80005f8 <__aeabi_dmul>
 800c12c:	4602      	mov	r2, r0
 800c12e:	460b      	mov	r3, r1
 800c130:	4650      	mov	r0, sl
 800c132:	4659      	mov	r1, fp
 800c134:	f7f4 f8a8 	bl	8000288 <__aeabi_dsub>
 800c138:	4602      	mov	r2, r0
 800c13a:	460b      	mov	r3, r1
 800c13c:	4680      	mov	r8, r0
 800c13e:	4689      	mov	r9, r1
 800c140:	4630      	mov	r0, r6
 800c142:	4639      	mov	r1, r7
 800c144:	f7f4 f8a2 	bl	800028c <__adddf3>
 800c148:	2000      	movs	r0, #0
 800c14a:	4632      	mov	r2, r6
 800c14c:	463b      	mov	r3, r7
 800c14e:	4604      	mov	r4, r0
 800c150:	460d      	mov	r5, r1
 800c152:	f7f4 f899 	bl	8000288 <__aeabi_dsub>
 800c156:	4602      	mov	r2, r0
 800c158:	460b      	mov	r3, r1
 800c15a:	4640      	mov	r0, r8
 800c15c:	4649      	mov	r1, r9
 800c15e:	f7f4 f893 	bl	8000288 <__aeabi_dsub>
 800c162:	9b04      	ldr	r3, [sp, #16]
 800c164:	9a06      	ldr	r2, [sp, #24]
 800c166:	3b01      	subs	r3, #1
 800c168:	4313      	orrs	r3, r2
 800c16a:	4682      	mov	sl, r0
 800c16c:	468b      	mov	fp, r1
 800c16e:	f040 81e7 	bne.w	800c540 <__ieee754_pow+0x700>
 800c172:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800c228 <__ieee754_pow+0x3e8>
 800c176:	eeb0 8a47 	vmov.f32	s16, s14
 800c17a:	eef0 8a67 	vmov.f32	s17, s15
 800c17e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c182:	2600      	movs	r6, #0
 800c184:	4632      	mov	r2, r6
 800c186:	463b      	mov	r3, r7
 800c188:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c18c:	f7f4 f87c 	bl	8000288 <__aeabi_dsub>
 800c190:	4622      	mov	r2, r4
 800c192:	462b      	mov	r3, r5
 800c194:	f7f4 fa30 	bl	80005f8 <__aeabi_dmul>
 800c198:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c19c:	4680      	mov	r8, r0
 800c19e:	4689      	mov	r9, r1
 800c1a0:	4650      	mov	r0, sl
 800c1a2:	4659      	mov	r1, fp
 800c1a4:	f7f4 fa28 	bl	80005f8 <__aeabi_dmul>
 800c1a8:	4602      	mov	r2, r0
 800c1aa:	460b      	mov	r3, r1
 800c1ac:	4640      	mov	r0, r8
 800c1ae:	4649      	mov	r1, r9
 800c1b0:	f7f4 f86c 	bl	800028c <__adddf3>
 800c1b4:	4632      	mov	r2, r6
 800c1b6:	463b      	mov	r3, r7
 800c1b8:	4680      	mov	r8, r0
 800c1ba:	4689      	mov	r9, r1
 800c1bc:	4620      	mov	r0, r4
 800c1be:	4629      	mov	r1, r5
 800c1c0:	f7f4 fa1a 	bl	80005f8 <__aeabi_dmul>
 800c1c4:	460b      	mov	r3, r1
 800c1c6:	4604      	mov	r4, r0
 800c1c8:	460d      	mov	r5, r1
 800c1ca:	4602      	mov	r2, r0
 800c1cc:	4649      	mov	r1, r9
 800c1ce:	4640      	mov	r0, r8
 800c1d0:	f7f4 f85c 	bl	800028c <__adddf3>
 800c1d4:	4b19      	ldr	r3, [pc, #100]	; (800c23c <__ieee754_pow+0x3fc>)
 800c1d6:	4299      	cmp	r1, r3
 800c1d8:	ec45 4b19 	vmov	d9, r4, r5
 800c1dc:	4606      	mov	r6, r0
 800c1de:	460f      	mov	r7, r1
 800c1e0:	468b      	mov	fp, r1
 800c1e2:	f340 82f0 	ble.w	800c7c6 <__ieee754_pow+0x986>
 800c1e6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800c1ea:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800c1ee:	4303      	orrs	r3, r0
 800c1f0:	f000 81e4 	beq.w	800c5bc <__ieee754_pow+0x77c>
 800c1f4:	ec51 0b18 	vmov	r0, r1, d8
 800c1f8:	2200      	movs	r2, #0
 800c1fa:	2300      	movs	r3, #0
 800c1fc:	f7f4 fc6e 	bl	8000adc <__aeabi_dcmplt>
 800c200:	3800      	subs	r0, #0
 800c202:	bf18      	it	ne
 800c204:	2001      	movne	r0, #1
 800c206:	e72b      	b.n	800c060 <__ieee754_pow+0x220>
 800c208:	60000000 	.word	0x60000000
 800c20c:	3ff71547 	.word	0x3ff71547
 800c210:	f85ddf44 	.word	0xf85ddf44
 800c214:	3e54ae0b 	.word	0x3e54ae0b
 800c218:	55555555 	.word	0x55555555
 800c21c:	3fd55555 	.word	0x3fd55555
 800c220:	652b82fe 	.word	0x652b82fe
 800c224:	3ff71547 	.word	0x3ff71547
 800c228:	00000000 	.word	0x00000000
 800c22c:	bff00000 	.word	0xbff00000
 800c230:	3ff00000 	.word	0x3ff00000
 800c234:	3fd00000 	.word	0x3fd00000
 800c238:	3fe00000 	.word	0x3fe00000
 800c23c:	408fffff 	.word	0x408fffff
 800c240:	4bd5      	ldr	r3, [pc, #852]	; (800c598 <__ieee754_pow+0x758>)
 800c242:	402b      	ands	r3, r5
 800c244:	2200      	movs	r2, #0
 800c246:	b92b      	cbnz	r3, 800c254 <__ieee754_pow+0x414>
 800c248:	4bd4      	ldr	r3, [pc, #848]	; (800c59c <__ieee754_pow+0x75c>)
 800c24a:	f7f4 f9d5 	bl	80005f8 <__aeabi_dmul>
 800c24e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800c252:	460c      	mov	r4, r1
 800c254:	1523      	asrs	r3, r4, #20
 800c256:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c25a:	4413      	add	r3, r2
 800c25c:	9305      	str	r3, [sp, #20]
 800c25e:	4bd0      	ldr	r3, [pc, #832]	; (800c5a0 <__ieee754_pow+0x760>)
 800c260:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800c264:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800c268:	429c      	cmp	r4, r3
 800c26a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800c26e:	dd08      	ble.n	800c282 <__ieee754_pow+0x442>
 800c270:	4bcc      	ldr	r3, [pc, #816]	; (800c5a4 <__ieee754_pow+0x764>)
 800c272:	429c      	cmp	r4, r3
 800c274:	f340 8162 	ble.w	800c53c <__ieee754_pow+0x6fc>
 800c278:	9b05      	ldr	r3, [sp, #20]
 800c27a:	3301      	adds	r3, #1
 800c27c:	9305      	str	r3, [sp, #20]
 800c27e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800c282:	2400      	movs	r4, #0
 800c284:	00e3      	lsls	r3, r4, #3
 800c286:	9307      	str	r3, [sp, #28]
 800c288:	4bc7      	ldr	r3, [pc, #796]	; (800c5a8 <__ieee754_pow+0x768>)
 800c28a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c28e:	ed93 7b00 	vldr	d7, [r3]
 800c292:	4629      	mov	r1, r5
 800c294:	ec53 2b17 	vmov	r2, r3, d7
 800c298:	eeb0 9a47 	vmov.f32	s18, s14
 800c29c:	eef0 9a67 	vmov.f32	s19, s15
 800c2a0:	4682      	mov	sl, r0
 800c2a2:	f7f3 fff1 	bl	8000288 <__aeabi_dsub>
 800c2a6:	4652      	mov	r2, sl
 800c2a8:	4606      	mov	r6, r0
 800c2aa:	460f      	mov	r7, r1
 800c2ac:	462b      	mov	r3, r5
 800c2ae:	ec51 0b19 	vmov	r0, r1, d9
 800c2b2:	f7f3 ffeb 	bl	800028c <__adddf3>
 800c2b6:	4602      	mov	r2, r0
 800c2b8:	460b      	mov	r3, r1
 800c2ba:	2000      	movs	r0, #0
 800c2bc:	49bb      	ldr	r1, [pc, #748]	; (800c5ac <__ieee754_pow+0x76c>)
 800c2be:	f7f4 fac5 	bl	800084c <__aeabi_ddiv>
 800c2c2:	ec41 0b1a 	vmov	d10, r0, r1
 800c2c6:	4602      	mov	r2, r0
 800c2c8:	460b      	mov	r3, r1
 800c2ca:	4630      	mov	r0, r6
 800c2cc:	4639      	mov	r1, r7
 800c2ce:	f7f4 f993 	bl	80005f8 <__aeabi_dmul>
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c2d8:	9302      	str	r3, [sp, #8]
 800c2da:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c2de:	46ab      	mov	fp, r5
 800c2e0:	106d      	asrs	r5, r5, #1
 800c2e2:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800c2e6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800c2ea:	ec41 0b18 	vmov	d8, r0, r1
 800c2ee:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800c2f2:	2200      	movs	r2, #0
 800c2f4:	4640      	mov	r0, r8
 800c2f6:	4649      	mov	r1, r9
 800c2f8:	4614      	mov	r4, r2
 800c2fa:	461d      	mov	r5, r3
 800c2fc:	f7f4 f97c 	bl	80005f8 <__aeabi_dmul>
 800c300:	4602      	mov	r2, r0
 800c302:	460b      	mov	r3, r1
 800c304:	4630      	mov	r0, r6
 800c306:	4639      	mov	r1, r7
 800c308:	f7f3 ffbe 	bl	8000288 <__aeabi_dsub>
 800c30c:	ec53 2b19 	vmov	r2, r3, d9
 800c310:	4606      	mov	r6, r0
 800c312:	460f      	mov	r7, r1
 800c314:	4620      	mov	r0, r4
 800c316:	4629      	mov	r1, r5
 800c318:	f7f3 ffb6 	bl	8000288 <__aeabi_dsub>
 800c31c:	4602      	mov	r2, r0
 800c31e:	460b      	mov	r3, r1
 800c320:	4650      	mov	r0, sl
 800c322:	4659      	mov	r1, fp
 800c324:	f7f3 ffb0 	bl	8000288 <__aeabi_dsub>
 800c328:	4642      	mov	r2, r8
 800c32a:	464b      	mov	r3, r9
 800c32c:	f7f4 f964 	bl	80005f8 <__aeabi_dmul>
 800c330:	4602      	mov	r2, r0
 800c332:	460b      	mov	r3, r1
 800c334:	4630      	mov	r0, r6
 800c336:	4639      	mov	r1, r7
 800c338:	f7f3 ffa6 	bl	8000288 <__aeabi_dsub>
 800c33c:	ec53 2b1a 	vmov	r2, r3, d10
 800c340:	f7f4 f95a 	bl	80005f8 <__aeabi_dmul>
 800c344:	ec53 2b18 	vmov	r2, r3, d8
 800c348:	ec41 0b19 	vmov	d9, r0, r1
 800c34c:	ec51 0b18 	vmov	r0, r1, d8
 800c350:	f7f4 f952 	bl	80005f8 <__aeabi_dmul>
 800c354:	a37c      	add	r3, pc, #496	; (adr r3, 800c548 <__ieee754_pow+0x708>)
 800c356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c35a:	4604      	mov	r4, r0
 800c35c:	460d      	mov	r5, r1
 800c35e:	f7f4 f94b 	bl	80005f8 <__aeabi_dmul>
 800c362:	a37b      	add	r3, pc, #492	; (adr r3, 800c550 <__ieee754_pow+0x710>)
 800c364:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c368:	f7f3 ff90 	bl	800028c <__adddf3>
 800c36c:	4622      	mov	r2, r4
 800c36e:	462b      	mov	r3, r5
 800c370:	f7f4 f942 	bl	80005f8 <__aeabi_dmul>
 800c374:	a378      	add	r3, pc, #480	; (adr r3, 800c558 <__ieee754_pow+0x718>)
 800c376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c37a:	f7f3 ff87 	bl	800028c <__adddf3>
 800c37e:	4622      	mov	r2, r4
 800c380:	462b      	mov	r3, r5
 800c382:	f7f4 f939 	bl	80005f8 <__aeabi_dmul>
 800c386:	a376      	add	r3, pc, #472	; (adr r3, 800c560 <__ieee754_pow+0x720>)
 800c388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c38c:	f7f3 ff7e 	bl	800028c <__adddf3>
 800c390:	4622      	mov	r2, r4
 800c392:	462b      	mov	r3, r5
 800c394:	f7f4 f930 	bl	80005f8 <__aeabi_dmul>
 800c398:	a373      	add	r3, pc, #460	; (adr r3, 800c568 <__ieee754_pow+0x728>)
 800c39a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c39e:	f7f3 ff75 	bl	800028c <__adddf3>
 800c3a2:	4622      	mov	r2, r4
 800c3a4:	462b      	mov	r3, r5
 800c3a6:	f7f4 f927 	bl	80005f8 <__aeabi_dmul>
 800c3aa:	a371      	add	r3, pc, #452	; (adr r3, 800c570 <__ieee754_pow+0x730>)
 800c3ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3b0:	f7f3 ff6c 	bl	800028c <__adddf3>
 800c3b4:	4622      	mov	r2, r4
 800c3b6:	4606      	mov	r6, r0
 800c3b8:	460f      	mov	r7, r1
 800c3ba:	462b      	mov	r3, r5
 800c3bc:	4620      	mov	r0, r4
 800c3be:	4629      	mov	r1, r5
 800c3c0:	f7f4 f91a 	bl	80005f8 <__aeabi_dmul>
 800c3c4:	4602      	mov	r2, r0
 800c3c6:	460b      	mov	r3, r1
 800c3c8:	4630      	mov	r0, r6
 800c3ca:	4639      	mov	r1, r7
 800c3cc:	f7f4 f914 	bl	80005f8 <__aeabi_dmul>
 800c3d0:	4642      	mov	r2, r8
 800c3d2:	4604      	mov	r4, r0
 800c3d4:	460d      	mov	r5, r1
 800c3d6:	464b      	mov	r3, r9
 800c3d8:	ec51 0b18 	vmov	r0, r1, d8
 800c3dc:	f7f3 ff56 	bl	800028c <__adddf3>
 800c3e0:	ec53 2b19 	vmov	r2, r3, d9
 800c3e4:	f7f4 f908 	bl	80005f8 <__aeabi_dmul>
 800c3e8:	4622      	mov	r2, r4
 800c3ea:	462b      	mov	r3, r5
 800c3ec:	f7f3 ff4e 	bl	800028c <__adddf3>
 800c3f0:	4642      	mov	r2, r8
 800c3f2:	4682      	mov	sl, r0
 800c3f4:	468b      	mov	fp, r1
 800c3f6:	464b      	mov	r3, r9
 800c3f8:	4640      	mov	r0, r8
 800c3fa:	4649      	mov	r1, r9
 800c3fc:	f7f4 f8fc 	bl	80005f8 <__aeabi_dmul>
 800c400:	4b6b      	ldr	r3, [pc, #428]	; (800c5b0 <__ieee754_pow+0x770>)
 800c402:	2200      	movs	r2, #0
 800c404:	4606      	mov	r6, r0
 800c406:	460f      	mov	r7, r1
 800c408:	f7f3 ff40 	bl	800028c <__adddf3>
 800c40c:	4652      	mov	r2, sl
 800c40e:	465b      	mov	r3, fp
 800c410:	f7f3 ff3c 	bl	800028c <__adddf3>
 800c414:	2000      	movs	r0, #0
 800c416:	4604      	mov	r4, r0
 800c418:	460d      	mov	r5, r1
 800c41a:	4602      	mov	r2, r0
 800c41c:	460b      	mov	r3, r1
 800c41e:	4640      	mov	r0, r8
 800c420:	4649      	mov	r1, r9
 800c422:	f7f4 f8e9 	bl	80005f8 <__aeabi_dmul>
 800c426:	4b62      	ldr	r3, [pc, #392]	; (800c5b0 <__ieee754_pow+0x770>)
 800c428:	4680      	mov	r8, r0
 800c42a:	4689      	mov	r9, r1
 800c42c:	2200      	movs	r2, #0
 800c42e:	4620      	mov	r0, r4
 800c430:	4629      	mov	r1, r5
 800c432:	f7f3 ff29 	bl	8000288 <__aeabi_dsub>
 800c436:	4632      	mov	r2, r6
 800c438:	463b      	mov	r3, r7
 800c43a:	f7f3 ff25 	bl	8000288 <__aeabi_dsub>
 800c43e:	4602      	mov	r2, r0
 800c440:	460b      	mov	r3, r1
 800c442:	4650      	mov	r0, sl
 800c444:	4659      	mov	r1, fp
 800c446:	f7f3 ff1f 	bl	8000288 <__aeabi_dsub>
 800c44a:	ec53 2b18 	vmov	r2, r3, d8
 800c44e:	f7f4 f8d3 	bl	80005f8 <__aeabi_dmul>
 800c452:	4622      	mov	r2, r4
 800c454:	4606      	mov	r6, r0
 800c456:	460f      	mov	r7, r1
 800c458:	462b      	mov	r3, r5
 800c45a:	ec51 0b19 	vmov	r0, r1, d9
 800c45e:	f7f4 f8cb 	bl	80005f8 <__aeabi_dmul>
 800c462:	4602      	mov	r2, r0
 800c464:	460b      	mov	r3, r1
 800c466:	4630      	mov	r0, r6
 800c468:	4639      	mov	r1, r7
 800c46a:	f7f3 ff0f 	bl	800028c <__adddf3>
 800c46e:	4606      	mov	r6, r0
 800c470:	460f      	mov	r7, r1
 800c472:	4602      	mov	r2, r0
 800c474:	460b      	mov	r3, r1
 800c476:	4640      	mov	r0, r8
 800c478:	4649      	mov	r1, r9
 800c47a:	f7f3 ff07 	bl	800028c <__adddf3>
 800c47e:	a33e      	add	r3, pc, #248	; (adr r3, 800c578 <__ieee754_pow+0x738>)
 800c480:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c484:	2000      	movs	r0, #0
 800c486:	4604      	mov	r4, r0
 800c488:	460d      	mov	r5, r1
 800c48a:	f7f4 f8b5 	bl	80005f8 <__aeabi_dmul>
 800c48e:	4642      	mov	r2, r8
 800c490:	ec41 0b18 	vmov	d8, r0, r1
 800c494:	464b      	mov	r3, r9
 800c496:	4620      	mov	r0, r4
 800c498:	4629      	mov	r1, r5
 800c49a:	f7f3 fef5 	bl	8000288 <__aeabi_dsub>
 800c49e:	4602      	mov	r2, r0
 800c4a0:	460b      	mov	r3, r1
 800c4a2:	4630      	mov	r0, r6
 800c4a4:	4639      	mov	r1, r7
 800c4a6:	f7f3 feef 	bl	8000288 <__aeabi_dsub>
 800c4aa:	a335      	add	r3, pc, #212	; (adr r3, 800c580 <__ieee754_pow+0x740>)
 800c4ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4b0:	f7f4 f8a2 	bl	80005f8 <__aeabi_dmul>
 800c4b4:	a334      	add	r3, pc, #208	; (adr r3, 800c588 <__ieee754_pow+0x748>)
 800c4b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4ba:	4606      	mov	r6, r0
 800c4bc:	460f      	mov	r7, r1
 800c4be:	4620      	mov	r0, r4
 800c4c0:	4629      	mov	r1, r5
 800c4c2:	f7f4 f899 	bl	80005f8 <__aeabi_dmul>
 800c4c6:	4602      	mov	r2, r0
 800c4c8:	460b      	mov	r3, r1
 800c4ca:	4630      	mov	r0, r6
 800c4cc:	4639      	mov	r1, r7
 800c4ce:	f7f3 fedd 	bl	800028c <__adddf3>
 800c4d2:	9a07      	ldr	r2, [sp, #28]
 800c4d4:	4b37      	ldr	r3, [pc, #220]	; (800c5b4 <__ieee754_pow+0x774>)
 800c4d6:	4413      	add	r3, r2
 800c4d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4dc:	f7f3 fed6 	bl	800028c <__adddf3>
 800c4e0:	4682      	mov	sl, r0
 800c4e2:	9805      	ldr	r0, [sp, #20]
 800c4e4:	468b      	mov	fp, r1
 800c4e6:	f7f4 f81d 	bl	8000524 <__aeabi_i2d>
 800c4ea:	9a07      	ldr	r2, [sp, #28]
 800c4ec:	4b32      	ldr	r3, [pc, #200]	; (800c5b8 <__ieee754_pow+0x778>)
 800c4ee:	4413      	add	r3, r2
 800c4f0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c4f4:	4606      	mov	r6, r0
 800c4f6:	460f      	mov	r7, r1
 800c4f8:	4652      	mov	r2, sl
 800c4fa:	465b      	mov	r3, fp
 800c4fc:	ec51 0b18 	vmov	r0, r1, d8
 800c500:	f7f3 fec4 	bl	800028c <__adddf3>
 800c504:	4642      	mov	r2, r8
 800c506:	464b      	mov	r3, r9
 800c508:	f7f3 fec0 	bl	800028c <__adddf3>
 800c50c:	4632      	mov	r2, r6
 800c50e:	463b      	mov	r3, r7
 800c510:	f7f3 febc 	bl	800028c <__adddf3>
 800c514:	2000      	movs	r0, #0
 800c516:	4632      	mov	r2, r6
 800c518:	463b      	mov	r3, r7
 800c51a:	4604      	mov	r4, r0
 800c51c:	460d      	mov	r5, r1
 800c51e:	f7f3 feb3 	bl	8000288 <__aeabi_dsub>
 800c522:	4642      	mov	r2, r8
 800c524:	464b      	mov	r3, r9
 800c526:	f7f3 feaf 	bl	8000288 <__aeabi_dsub>
 800c52a:	ec53 2b18 	vmov	r2, r3, d8
 800c52e:	f7f3 feab 	bl	8000288 <__aeabi_dsub>
 800c532:	4602      	mov	r2, r0
 800c534:	460b      	mov	r3, r1
 800c536:	4650      	mov	r0, sl
 800c538:	4659      	mov	r1, fp
 800c53a:	e610      	b.n	800c15e <__ieee754_pow+0x31e>
 800c53c:	2401      	movs	r4, #1
 800c53e:	e6a1      	b.n	800c284 <__ieee754_pow+0x444>
 800c540:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800c590 <__ieee754_pow+0x750>
 800c544:	e617      	b.n	800c176 <__ieee754_pow+0x336>
 800c546:	bf00      	nop
 800c548:	4a454eef 	.word	0x4a454eef
 800c54c:	3fca7e28 	.word	0x3fca7e28
 800c550:	93c9db65 	.word	0x93c9db65
 800c554:	3fcd864a 	.word	0x3fcd864a
 800c558:	a91d4101 	.word	0xa91d4101
 800c55c:	3fd17460 	.word	0x3fd17460
 800c560:	518f264d 	.word	0x518f264d
 800c564:	3fd55555 	.word	0x3fd55555
 800c568:	db6fabff 	.word	0xdb6fabff
 800c56c:	3fdb6db6 	.word	0x3fdb6db6
 800c570:	33333303 	.word	0x33333303
 800c574:	3fe33333 	.word	0x3fe33333
 800c578:	e0000000 	.word	0xe0000000
 800c57c:	3feec709 	.word	0x3feec709
 800c580:	dc3a03fd 	.word	0xdc3a03fd
 800c584:	3feec709 	.word	0x3feec709
 800c588:	145b01f5 	.word	0x145b01f5
 800c58c:	be3e2fe0 	.word	0xbe3e2fe0
 800c590:	00000000 	.word	0x00000000
 800c594:	3ff00000 	.word	0x3ff00000
 800c598:	7ff00000 	.word	0x7ff00000
 800c59c:	43400000 	.word	0x43400000
 800c5a0:	0003988e 	.word	0x0003988e
 800c5a4:	000bb679 	.word	0x000bb679
 800c5a8:	08020978 	.word	0x08020978
 800c5ac:	3ff00000 	.word	0x3ff00000
 800c5b0:	40080000 	.word	0x40080000
 800c5b4:	08020998 	.word	0x08020998
 800c5b8:	08020988 	.word	0x08020988
 800c5bc:	a3b3      	add	r3, pc, #716	; (adr r3, 800c88c <__ieee754_pow+0xa4c>)
 800c5be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5c2:	4640      	mov	r0, r8
 800c5c4:	4649      	mov	r1, r9
 800c5c6:	f7f3 fe61 	bl	800028c <__adddf3>
 800c5ca:	4622      	mov	r2, r4
 800c5cc:	ec41 0b1a 	vmov	d10, r0, r1
 800c5d0:	462b      	mov	r3, r5
 800c5d2:	4630      	mov	r0, r6
 800c5d4:	4639      	mov	r1, r7
 800c5d6:	f7f3 fe57 	bl	8000288 <__aeabi_dsub>
 800c5da:	4602      	mov	r2, r0
 800c5dc:	460b      	mov	r3, r1
 800c5de:	ec51 0b1a 	vmov	r0, r1, d10
 800c5e2:	f7f4 fa99 	bl	8000b18 <__aeabi_dcmpgt>
 800c5e6:	2800      	cmp	r0, #0
 800c5e8:	f47f ae04 	bne.w	800c1f4 <__ieee754_pow+0x3b4>
 800c5ec:	4aa2      	ldr	r2, [pc, #648]	; (800c878 <__ieee754_pow+0xa38>)
 800c5ee:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c5f2:	4293      	cmp	r3, r2
 800c5f4:	f340 8107 	ble.w	800c806 <__ieee754_pow+0x9c6>
 800c5f8:	151b      	asrs	r3, r3, #20
 800c5fa:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800c5fe:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800c602:	fa4a fa03 	asr.w	sl, sl, r3
 800c606:	44da      	add	sl, fp
 800c608:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800c60c:	489b      	ldr	r0, [pc, #620]	; (800c87c <__ieee754_pow+0xa3c>)
 800c60e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800c612:	4108      	asrs	r0, r1
 800c614:	ea00 030a 	and.w	r3, r0, sl
 800c618:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800c61c:	f1c1 0114 	rsb	r1, r1, #20
 800c620:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800c624:	fa4a fa01 	asr.w	sl, sl, r1
 800c628:	f1bb 0f00 	cmp.w	fp, #0
 800c62c:	f04f 0200 	mov.w	r2, #0
 800c630:	4620      	mov	r0, r4
 800c632:	4629      	mov	r1, r5
 800c634:	bfb8      	it	lt
 800c636:	f1ca 0a00 	rsblt	sl, sl, #0
 800c63a:	f7f3 fe25 	bl	8000288 <__aeabi_dsub>
 800c63e:	ec41 0b19 	vmov	d9, r0, r1
 800c642:	4642      	mov	r2, r8
 800c644:	464b      	mov	r3, r9
 800c646:	ec51 0b19 	vmov	r0, r1, d9
 800c64a:	f7f3 fe1f 	bl	800028c <__adddf3>
 800c64e:	a37a      	add	r3, pc, #488	; (adr r3, 800c838 <__ieee754_pow+0x9f8>)
 800c650:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c654:	2000      	movs	r0, #0
 800c656:	4604      	mov	r4, r0
 800c658:	460d      	mov	r5, r1
 800c65a:	f7f3 ffcd 	bl	80005f8 <__aeabi_dmul>
 800c65e:	ec53 2b19 	vmov	r2, r3, d9
 800c662:	4606      	mov	r6, r0
 800c664:	460f      	mov	r7, r1
 800c666:	4620      	mov	r0, r4
 800c668:	4629      	mov	r1, r5
 800c66a:	f7f3 fe0d 	bl	8000288 <__aeabi_dsub>
 800c66e:	4602      	mov	r2, r0
 800c670:	460b      	mov	r3, r1
 800c672:	4640      	mov	r0, r8
 800c674:	4649      	mov	r1, r9
 800c676:	f7f3 fe07 	bl	8000288 <__aeabi_dsub>
 800c67a:	a371      	add	r3, pc, #452	; (adr r3, 800c840 <__ieee754_pow+0xa00>)
 800c67c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c680:	f7f3 ffba 	bl	80005f8 <__aeabi_dmul>
 800c684:	a370      	add	r3, pc, #448	; (adr r3, 800c848 <__ieee754_pow+0xa08>)
 800c686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c68a:	4680      	mov	r8, r0
 800c68c:	4689      	mov	r9, r1
 800c68e:	4620      	mov	r0, r4
 800c690:	4629      	mov	r1, r5
 800c692:	f7f3 ffb1 	bl	80005f8 <__aeabi_dmul>
 800c696:	4602      	mov	r2, r0
 800c698:	460b      	mov	r3, r1
 800c69a:	4640      	mov	r0, r8
 800c69c:	4649      	mov	r1, r9
 800c69e:	f7f3 fdf5 	bl	800028c <__adddf3>
 800c6a2:	4604      	mov	r4, r0
 800c6a4:	460d      	mov	r5, r1
 800c6a6:	4602      	mov	r2, r0
 800c6a8:	460b      	mov	r3, r1
 800c6aa:	4630      	mov	r0, r6
 800c6ac:	4639      	mov	r1, r7
 800c6ae:	f7f3 fded 	bl	800028c <__adddf3>
 800c6b2:	4632      	mov	r2, r6
 800c6b4:	463b      	mov	r3, r7
 800c6b6:	4680      	mov	r8, r0
 800c6b8:	4689      	mov	r9, r1
 800c6ba:	f7f3 fde5 	bl	8000288 <__aeabi_dsub>
 800c6be:	4602      	mov	r2, r0
 800c6c0:	460b      	mov	r3, r1
 800c6c2:	4620      	mov	r0, r4
 800c6c4:	4629      	mov	r1, r5
 800c6c6:	f7f3 fddf 	bl	8000288 <__aeabi_dsub>
 800c6ca:	4642      	mov	r2, r8
 800c6cc:	4606      	mov	r6, r0
 800c6ce:	460f      	mov	r7, r1
 800c6d0:	464b      	mov	r3, r9
 800c6d2:	4640      	mov	r0, r8
 800c6d4:	4649      	mov	r1, r9
 800c6d6:	f7f3 ff8f 	bl	80005f8 <__aeabi_dmul>
 800c6da:	a35d      	add	r3, pc, #372	; (adr r3, 800c850 <__ieee754_pow+0xa10>)
 800c6dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6e0:	4604      	mov	r4, r0
 800c6e2:	460d      	mov	r5, r1
 800c6e4:	f7f3 ff88 	bl	80005f8 <__aeabi_dmul>
 800c6e8:	a35b      	add	r3, pc, #364	; (adr r3, 800c858 <__ieee754_pow+0xa18>)
 800c6ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6ee:	f7f3 fdcb 	bl	8000288 <__aeabi_dsub>
 800c6f2:	4622      	mov	r2, r4
 800c6f4:	462b      	mov	r3, r5
 800c6f6:	f7f3 ff7f 	bl	80005f8 <__aeabi_dmul>
 800c6fa:	a359      	add	r3, pc, #356	; (adr r3, 800c860 <__ieee754_pow+0xa20>)
 800c6fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c700:	f7f3 fdc4 	bl	800028c <__adddf3>
 800c704:	4622      	mov	r2, r4
 800c706:	462b      	mov	r3, r5
 800c708:	f7f3 ff76 	bl	80005f8 <__aeabi_dmul>
 800c70c:	a356      	add	r3, pc, #344	; (adr r3, 800c868 <__ieee754_pow+0xa28>)
 800c70e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c712:	f7f3 fdb9 	bl	8000288 <__aeabi_dsub>
 800c716:	4622      	mov	r2, r4
 800c718:	462b      	mov	r3, r5
 800c71a:	f7f3 ff6d 	bl	80005f8 <__aeabi_dmul>
 800c71e:	a354      	add	r3, pc, #336	; (adr r3, 800c870 <__ieee754_pow+0xa30>)
 800c720:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c724:	f7f3 fdb2 	bl	800028c <__adddf3>
 800c728:	4622      	mov	r2, r4
 800c72a:	462b      	mov	r3, r5
 800c72c:	f7f3 ff64 	bl	80005f8 <__aeabi_dmul>
 800c730:	4602      	mov	r2, r0
 800c732:	460b      	mov	r3, r1
 800c734:	4640      	mov	r0, r8
 800c736:	4649      	mov	r1, r9
 800c738:	f7f3 fda6 	bl	8000288 <__aeabi_dsub>
 800c73c:	4604      	mov	r4, r0
 800c73e:	460d      	mov	r5, r1
 800c740:	4602      	mov	r2, r0
 800c742:	460b      	mov	r3, r1
 800c744:	4640      	mov	r0, r8
 800c746:	4649      	mov	r1, r9
 800c748:	f7f3 ff56 	bl	80005f8 <__aeabi_dmul>
 800c74c:	2200      	movs	r2, #0
 800c74e:	ec41 0b19 	vmov	d9, r0, r1
 800c752:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c756:	4620      	mov	r0, r4
 800c758:	4629      	mov	r1, r5
 800c75a:	f7f3 fd95 	bl	8000288 <__aeabi_dsub>
 800c75e:	4602      	mov	r2, r0
 800c760:	460b      	mov	r3, r1
 800c762:	ec51 0b19 	vmov	r0, r1, d9
 800c766:	f7f4 f871 	bl	800084c <__aeabi_ddiv>
 800c76a:	4632      	mov	r2, r6
 800c76c:	4604      	mov	r4, r0
 800c76e:	460d      	mov	r5, r1
 800c770:	463b      	mov	r3, r7
 800c772:	4640      	mov	r0, r8
 800c774:	4649      	mov	r1, r9
 800c776:	f7f3 ff3f 	bl	80005f8 <__aeabi_dmul>
 800c77a:	4632      	mov	r2, r6
 800c77c:	463b      	mov	r3, r7
 800c77e:	f7f3 fd85 	bl	800028c <__adddf3>
 800c782:	4602      	mov	r2, r0
 800c784:	460b      	mov	r3, r1
 800c786:	4620      	mov	r0, r4
 800c788:	4629      	mov	r1, r5
 800c78a:	f7f3 fd7d 	bl	8000288 <__aeabi_dsub>
 800c78e:	4642      	mov	r2, r8
 800c790:	464b      	mov	r3, r9
 800c792:	f7f3 fd79 	bl	8000288 <__aeabi_dsub>
 800c796:	460b      	mov	r3, r1
 800c798:	4602      	mov	r2, r0
 800c79a:	4939      	ldr	r1, [pc, #228]	; (800c880 <__ieee754_pow+0xa40>)
 800c79c:	2000      	movs	r0, #0
 800c79e:	f7f3 fd73 	bl	8000288 <__aeabi_dsub>
 800c7a2:	ec41 0b10 	vmov	d0, r0, r1
 800c7a6:	ee10 3a90 	vmov	r3, s1
 800c7aa:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800c7ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c7b2:	da2b      	bge.n	800c80c <__ieee754_pow+0x9cc>
 800c7b4:	4650      	mov	r0, sl
 800c7b6:	f000 f877 	bl	800c8a8 <scalbn>
 800c7ba:	ec51 0b10 	vmov	r0, r1, d0
 800c7be:	ec53 2b18 	vmov	r2, r3, d8
 800c7c2:	f7ff bbee 	b.w	800bfa2 <__ieee754_pow+0x162>
 800c7c6:	4b2f      	ldr	r3, [pc, #188]	; (800c884 <__ieee754_pow+0xa44>)
 800c7c8:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800c7cc:	429e      	cmp	r6, r3
 800c7ce:	f77f af0d 	ble.w	800c5ec <__ieee754_pow+0x7ac>
 800c7d2:	4b2d      	ldr	r3, [pc, #180]	; (800c888 <__ieee754_pow+0xa48>)
 800c7d4:	440b      	add	r3, r1
 800c7d6:	4303      	orrs	r3, r0
 800c7d8:	d009      	beq.n	800c7ee <__ieee754_pow+0x9ae>
 800c7da:	ec51 0b18 	vmov	r0, r1, d8
 800c7de:	2200      	movs	r2, #0
 800c7e0:	2300      	movs	r3, #0
 800c7e2:	f7f4 f97b 	bl	8000adc <__aeabi_dcmplt>
 800c7e6:	3800      	subs	r0, #0
 800c7e8:	bf18      	it	ne
 800c7ea:	2001      	movne	r0, #1
 800c7ec:	e448      	b.n	800c080 <__ieee754_pow+0x240>
 800c7ee:	4622      	mov	r2, r4
 800c7f0:	462b      	mov	r3, r5
 800c7f2:	f7f3 fd49 	bl	8000288 <__aeabi_dsub>
 800c7f6:	4642      	mov	r2, r8
 800c7f8:	464b      	mov	r3, r9
 800c7fa:	f7f4 f983 	bl	8000b04 <__aeabi_dcmpge>
 800c7fe:	2800      	cmp	r0, #0
 800c800:	f43f aef4 	beq.w	800c5ec <__ieee754_pow+0x7ac>
 800c804:	e7e9      	b.n	800c7da <__ieee754_pow+0x99a>
 800c806:	f04f 0a00 	mov.w	sl, #0
 800c80a:	e71a      	b.n	800c642 <__ieee754_pow+0x802>
 800c80c:	ec51 0b10 	vmov	r0, r1, d0
 800c810:	4619      	mov	r1, r3
 800c812:	e7d4      	b.n	800c7be <__ieee754_pow+0x97e>
 800c814:	491a      	ldr	r1, [pc, #104]	; (800c880 <__ieee754_pow+0xa40>)
 800c816:	2000      	movs	r0, #0
 800c818:	f7ff bb31 	b.w	800be7e <__ieee754_pow+0x3e>
 800c81c:	2000      	movs	r0, #0
 800c81e:	2100      	movs	r1, #0
 800c820:	f7ff bb2d 	b.w	800be7e <__ieee754_pow+0x3e>
 800c824:	4630      	mov	r0, r6
 800c826:	4639      	mov	r1, r7
 800c828:	f7ff bb29 	b.w	800be7e <__ieee754_pow+0x3e>
 800c82c:	9204      	str	r2, [sp, #16]
 800c82e:	f7ff bb7b 	b.w	800bf28 <__ieee754_pow+0xe8>
 800c832:	2300      	movs	r3, #0
 800c834:	f7ff bb65 	b.w	800bf02 <__ieee754_pow+0xc2>
 800c838:	00000000 	.word	0x00000000
 800c83c:	3fe62e43 	.word	0x3fe62e43
 800c840:	fefa39ef 	.word	0xfefa39ef
 800c844:	3fe62e42 	.word	0x3fe62e42
 800c848:	0ca86c39 	.word	0x0ca86c39
 800c84c:	be205c61 	.word	0xbe205c61
 800c850:	72bea4d0 	.word	0x72bea4d0
 800c854:	3e663769 	.word	0x3e663769
 800c858:	c5d26bf1 	.word	0xc5d26bf1
 800c85c:	3ebbbd41 	.word	0x3ebbbd41
 800c860:	af25de2c 	.word	0xaf25de2c
 800c864:	3f11566a 	.word	0x3f11566a
 800c868:	16bebd93 	.word	0x16bebd93
 800c86c:	3f66c16c 	.word	0x3f66c16c
 800c870:	5555553e 	.word	0x5555553e
 800c874:	3fc55555 	.word	0x3fc55555
 800c878:	3fe00000 	.word	0x3fe00000
 800c87c:	fff00000 	.word	0xfff00000
 800c880:	3ff00000 	.word	0x3ff00000
 800c884:	4090cbff 	.word	0x4090cbff
 800c888:	3f6f3400 	.word	0x3f6f3400
 800c88c:	652b82fe 	.word	0x652b82fe
 800c890:	3c971547 	.word	0x3c971547

0800c894 <fabs>:
 800c894:	ec51 0b10 	vmov	r0, r1, d0
 800c898:	ee10 2a10 	vmov	r2, s0
 800c89c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c8a0:	ec43 2b10 	vmov	d0, r2, r3
 800c8a4:	4770      	bx	lr
	...

0800c8a8 <scalbn>:
 800c8a8:	b570      	push	{r4, r5, r6, lr}
 800c8aa:	ec55 4b10 	vmov	r4, r5, d0
 800c8ae:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800c8b2:	4606      	mov	r6, r0
 800c8b4:	462b      	mov	r3, r5
 800c8b6:	b999      	cbnz	r1, 800c8e0 <scalbn+0x38>
 800c8b8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c8bc:	4323      	orrs	r3, r4
 800c8be:	d03f      	beq.n	800c940 <scalbn+0x98>
 800c8c0:	4b35      	ldr	r3, [pc, #212]	; (800c998 <scalbn+0xf0>)
 800c8c2:	4629      	mov	r1, r5
 800c8c4:	ee10 0a10 	vmov	r0, s0
 800c8c8:	2200      	movs	r2, #0
 800c8ca:	f7f3 fe95 	bl	80005f8 <__aeabi_dmul>
 800c8ce:	4b33      	ldr	r3, [pc, #204]	; (800c99c <scalbn+0xf4>)
 800c8d0:	429e      	cmp	r6, r3
 800c8d2:	4604      	mov	r4, r0
 800c8d4:	460d      	mov	r5, r1
 800c8d6:	da10      	bge.n	800c8fa <scalbn+0x52>
 800c8d8:	a327      	add	r3, pc, #156	; (adr r3, 800c978 <scalbn+0xd0>)
 800c8da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8de:	e01f      	b.n	800c920 <scalbn+0x78>
 800c8e0:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800c8e4:	4291      	cmp	r1, r2
 800c8e6:	d10c      	bne.n	800c902 <scalbn+0x5a>
 800c8e8:	ee10 2a10 	vmov	r2, s0
 800c8ec:	4620      	mov	r0, r4
 800c8ee:	4629      	mov	r1, r5
 800c8f0:	f7f3 fccc 	bl	800028c <__adddf3>
 800c8f4:	4604      	mov	r4, r0
 800c8f6:	460d      	mov	r5, r1
 800c8f8:	e022      	b.n	800c940 <scalbn+0x98>
 800c8fa:	460b      	mov	r3, r1
 800c8fc:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800c900:	3936      	subs	r1, #54	; 0x36
 800c902:	f24c 3250 	movw	r2, #50000	; 0xc350
 800c906:	4296      	cmp	r6, r2
 800c908:	dd0d      	ble.n	800c926 <scalbn+0x7e>
 800c90a:	2d00      	cmp	r5, #0
 800c90c:	a11c      	add	r1, pc, #112	; (adr r1, 800c980 <scalbn+0xd8>)
 800c90e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c912:	da02      	bge.n	800c91a <scalbn+0x72>
 800c914:	a11c      	add	r1, pc, #112	; (adr r1, 800c988 <scalbn+0xe0>)
 800c916:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c91a:	a319      	add	r3, pc, #100	; (adr r3, 800c980 <scalbn+0xd8>)
 800c91c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c920:	f7f3 fe6a 	bl	80005f8 <__aeabi_dmul>
 800c924:	e7e6      	b.n	800c8f4 <scalbn+0x4c>
 800c926:	1872      	adds	r2, r6, r1
 800c928:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800c92c:	428a      	cmp	r2, r1
 800c92e:	dcec      	bgt.n	800c90a <scalbn+0x62>
 800c930:	2a00      	cmp	r2, #0
 800c932:	dd08      	ble.n	800c946 <scalbn+0x9e>
 800c934:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c938:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c93c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c940:	ec45 4b10 	vmov	d0, r4, r5
 800c944:	bd70      	pop	{r4, r5, r6, pc}
 800c946:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800c94a:	da08      	bge.n	800c95e <scalbn+0xb6>
 800c94c:	2d00      	cmp	r5, #0
 800c94e:	a10a      	add	r1, pc, #40	; (adr r1, 800c978 <scalbn+0xd0>)
 800c950:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c954:	dac0      	bge.n	800c8d8 <scalbn+0x30>
 800c956:	a10e      	add	r1, pc, #56	; (adr r1, 800c990 <scalbn+0xe8>)
 800c958:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c95c:	e7bc      	b.n	800c8d8 <scalbn+0x30>
 800c95e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c962:	3236      	adds	r2, #54	; 0x36
 800c964:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c968:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800c96c:	4620      	mov	r0, r4
 800c96e:	4b0c      	ldr	r3, [pc, #48]	; (800c9a0 <scalbn+0xf8>)
 800c970:	2200      	movs	r2, #0
 800c972:	e7d5      	b.n	800c920 <scalbn+0x78>
 800c974:	f3af 8000 	nop.w
 800c978:	c2f8f359 	.word	0xc2f8f359
 800c97c:	01a56e1f 	.word	0x01a56e1f
 800c980:	8800759c 	.word	0x8800759c
 800c984:	7e37e43c 	.word	0x7e37e43c
 800c988:	8800759c 	.word	0x8800759c
 800c98c:	fe37e43c 	.word	0xfe37e43c
 800c990:	c2f8f359 	.word	0xc2f8f359
 800c994:	81a56e1f 	.word	0x81a56e1f
 800c998:	43500000 	.word	0x43500000
 800c99c:	ffff3cb0 	.word	0xffff3cb0
 800c9a0:	3c900000 	.word	0x3c900000

0800c9a4 <with_errno>:
 800c9a4:	b570      	push	{r4, r5, r6, lr}
 800c9a6:	4604      	mov	r4, r0
 800c9a8:	460d      	mov	r5, r1
 800c9aa:	4616      	mov	r6, r2
 800c9ac:	f7fd f95e 	bl	8009c6c <__errno>
 800c9b0:	4629      	mov	r1, r5
 800c9b2:	6006      	str	r6, [r0, #0]
 800c9b4:	4620      	mov	r0, r4
 800c9b6:	bd70      	pop	{r4, r5, r6, pc}

0800c9b8 <xflow>:
 800c9b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c9ba:	4614      	mov	r4, r2
 800c9bc:	461d      	mov	r5, r3
 800c9be:	b108      	cbz	r0, 800c9c4 <xflow+0xc>
 800c9c0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c9c4:	e9cd 2300 	strd	r2, r3, [sp]
 800c9c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c9cc:	4620      	mov	r0, r4
 800c9ce:	4629      	mov	r1, r5
 800c9d0:	f7f3 fe12 	bl	80005f8 <__aeabi_dmul>
 800c9d4:	2222      	movs	r2, #34	; 0x22
 800c9d6:	b003      	add	sp, #12
 800c9d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c9dc:	f7ff bfe2 	b.w	800c9a4 <with_errno>

0800c9e0 <__math_uflow>:
 800c9e0:	b508      	push	{r3, lr}
 800c9e2:	2200      	movs	r2, #0
 800c9e4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800c9e8:	f7ff ffe6 	bl	800c9b8 <xflow>
 800c9ec:	ec41 0b10 	vmov	d0, r0, r1
 800c9f0:	bd08      	pop	{r3, pc}

0800c9f2 <__math_oflow>:
 800c9f2:	b508      	push	{r3, lr}
 800c9f4:	2200      	movs	r2, #0
 800c9f6:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800c9fa:	f7ff ffdd 	bl	800c9b8 <xflow>
 800c9fe:	ec41 0b10 	vmov	d0, r0, r1
 800ca02:	bd08      	pop	{r3, pc}
 800ca04:	0000      	movs	r0, r0
	...

0800ca08 <__ieee754_log>:
 800ca08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca0c:	ec51 0b10 	vmov	r0, r1, d0
 800ca10:	ed2d 8b04 	vpush	{d8-d9}
 800ca14:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800ca18:	b083      	sub	sp, #12
 800ca1a:	460d      	mov	r5, r1
 800ca1c:	da29      	bge.n	800ca72 <__ieee754_log+0x6a>
 800ca1e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ca22:	4303      	orrs	r3, r0
 800ca24:	ee10 2a10 	vmov	r2, s0
 800ca28:	d10c      	bne.n	800ca44 <__ieee754_log+0x3c>
 800ca2a:	49cf      	ldr	r1, [pc, #828]	; (800cd68 <__ieee754_log+0x360>)
 800ca2c:	2200      	movs	r2, #0
 800ca2e:	2300      	movs	r3, #0
 800ca30:	2000      	movs	r0, #0
 800ca32:	f7f3 ff0b 	bl	800084c <__aeabi_ddiv>
 800ca36:	ec41 0b10 	vmov	d0, r0, r1
 800ca3a:	b003      	add	sp, #12
 800ca3c:	ecbd 8b04 	vpop	{d8-d9}
 800ca40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca44:	2900      	cmp	r1, #0
 800ca46:	da05      	bge.n	800ca54 <__ieee754_log+0x4c>
 800ca48:	460b      	mov	r3, r1
 800ca4a:	f7f3 fc1d 	bl	8000288 <__aeabi_dsub>
 800ca4e:	2200      	movs	r2, #0
 800ca50:	2300      	movs	r3, #0
 800ca52:	e7ee      	b.n	800ca32 <__ieee754_log+0x2a>
 800ca54:	4bc5      	ldr	r3, [pc, #788]	; (800cd6c <__ieee754_log+0x364>)
 800ca56:	2200      	movs	r2, #0
 800ca58:	f7f3 fdce 	bl	80005f8 <__aeabi_dmul>
 800ca5c:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800ca60:	460d      	mov	r5, r1
 800ca62:	4ac3      	ldr	r2, [pc, #780]	; (800cd70 <__ieee754_log+0x368>)
 800ca64:	4295      	cmp	r5, r2
 800ca66:	dd06      	ble.n	800ca76 <__ieee754_log+0x6e>
 800ca68:	4602      	mov	r2, r0
 800ca6a:	460b      	mov	r3, r1
 800ca6c:	f7f3 fc0e 	bl	800028c <__adddf3>
 800ca70:	e7e1      	b.n	800ca36 <__ieee754_log+0x2e>
 800ca72:	2300      	movs	r3, #0
 800ca74:	e7f5      	b.n	800ca62 <__ieee754_log+0x5a>
 800ca76:	152c      	asrs	r4, r5, #20
 800ca78:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800ca7c:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800ca80:	441c      	add	r4, r3
 800ca82:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800ca86:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800ca8a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ca8e:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800ca92:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800ca96:	ea42 0105 	orr.w	r1, r2, r5
 800ca9a:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800ca9e:	2200      	movs	r2, #0
 800caa0:	4bb4      	ldr	r3, [pc, #720]	; (800cd74 <__ieee754_log+0x36c>)
 800caa2:	f7f3 fbf1 	bl	8000288 <__aeabi_dsub>
 800caa6:	1cab      	adds	r3, r5, #2
 800caa8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800caac:	2b02      	cmp	r3, #2
 800caae:	4682      	mov	sl, r0
 800cab0:	468b      	mov	fp, r1
 800cab2:	f04f 0200 	mov.w	r2, #0
 800cab6:	dc53      	bgt.n	800cb60 <__ieee754_log+0x158>
 800cab8:	2300      	movs	r3, #0
 800caba:	f7f4 f805 	bl	8000ac8 <__aeabi_dcmpeq>
 800cabe:	b1d0      	cbz	r0, 800caf6 <__ieee754_log+0xee>
 800cac0:	2c00      	cmp	r4, #0
 800cac2:	f000 8122 	beq.w	800cd0a <__ieee754_log+0x302>
 800cac6:	4620      	mov	r0, r4
 800cac8:	f7f3 fd2c 	bl	8000524 <__aeabi_i2d>
 800cacc:	a390      	add	r3, pc, #576	; (adr r3, 800cd10 <__ieee754_log+0x308>)
 800cace:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cad2:	4606      	mov	r6, r0
 800cad4:	460f      	mov	r7, r1
 800cad6:	f7f3 fd8f 	bl	80005f8 <__aeabi_dmul>
 800cada:	a38f      	add	r3, pc, #572	; (adr r3, 800cd18 <__ieee754_log+0x310>)
 800cadc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cae0:	4604      	mov	r4, r0
 800cae2:	460d      	mov	r5, r1
 800cae4:	4630      	mov	r0, r6
 800cae6:	4639      	mov	r1, r7
 800cae8:	f7f3 fd86 	bl	80005f8 <__aeabi_dmul>
 800caec:	4602      	mov	r2, r0
 800caee:	460b      	mov	r3, r1
 800caf0:	4620      	mov	r0, r4
 800caf2:	4629      	mov	r1, r5
 800caf4:	e7ba      	b.n	800ca6c <__ieee754_log+0x64>
 800caf6:	a38a      	add	r3, pc, #552	; (adr r3, 800cd20 <__ieee754_log+0x318>)
 800caf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cafc:	4650      	mov	r0, sl
 800cafe:	4659      	mov	r1, fp
 800cb00:	f7f3 fd7a 	bl	80005f8 <__aeabi_dmul>
 800cb04:	4602      	mov	r2, r0
 800cb06:	460b      	mov	r3, r1
 800cb08:	2000      	movs	r0, #0
 800cb0a:	499b      	ldr	r1, [pc, #620]	; (800cd78 <__ieee754_log+0x370>)
 800cb0c:	f7f3 fbbc 	bl	8000288 <__aeabi_dsub>
 800cb10:	4652      	mov	r2, sl
 800cb12:	4606      	mov	r6, r0
 800cb14:	460f      	mov	r7, r1
 800cb16:	465b      	mov	r3, fp
 800cb18:	4650      	mov	r0, sl
 800cb1a:	4659      	mov	r1, fp
 800cb1c:	f7f3 fd6c 	bl	80005f8 <__aeabi_dmul>
 800cb20:	4602      	mov	r2, r0
 800cb22:	460b      	mov	r3, r1
 800cb24:	4630      	mov	r0, r6
 800cb26:	4639      	mov	r1, r7
 800cb28:	f7f3 fd66 	bl	80005f8 <__aeabi_dmul>
 800cb2c:	4606      	mov	r6, r0
 800cb2e:	460f      	mov	r7, r1
 800cb30:	b914      	cbnz	r4, 800cb38 <__ieee754_log+0x130>
 800cb32:	4632      	mov	r2, r6
 800cb34:	463b      	mov	r3, r7
 800cb36:	e0a2      	b.n	800cc7e <__ieee754_log+0x276>
 800cb38:	4620      	mov	r0, r4
 800cb3a:	f7f3 fcf3 	bl	8000524 <__aeabi_i2d>
 800cb3e:	a374      	add	r3, pc, #464	; (adr r3, 800cd10 <__ieee754_log+0x308>)
 800cb40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb44:	4680      	mov	r8, r0
 800cb46:	4689      	mov	r9, r1
 800cb48:	f7f3 fd56 	bl	80005f8 <__aeabi_dmul>
 800cb4c:	a372      	add	r3, pc, #456	; (adr r3, 800cd18 <__ieee754_log+0x310>)
 800cb4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb52:	4604      	mov	r4, r0
 800cb54:	460d      	mov	r5, r1
 800cb56:	4640      	mov	r0, r8
 800cb58:	4649      	mov	r1, r9
 800cb5a:	f7f3 fd4d 	bl	80005f8 <__aeabi_dmul>
 800cb5e:	e0a7      	b.n	800ccb0 <__ieee754_log+0x2a8>
 800cb60:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800cb64:	f7f3 fb92 	bl	800028c <__adddf3>
 800cb68:	4602      	mov	r2, r0
 800cb6a:	460b      	mov	r3, r1
 800cb6c:	4650      	mov	r0, sl
 800cb6e:	4659      	mov	r1, fp
 800cb70:	f7f3 fe6c 	bl	800084c <__aeabi_ddiv>
 800cb74:	ec41 0b18 	vmov	d8, r0, r1
 800cb78:	4620      	mov	r0, r4
 800cb7a:	f7f3 fcd3 	bl	8000524 <__aeabi_i2d>
 800cb7e:	ec53 2b18 	vmov	r2, r3, d8
 800cb82:	ec41 0b19 	vmov	d9, r0, r1
 800cb86:	ec51 0b18 	vmov	r0, r1, d8
 800cb8a:	f7f3 fd35 	bl	80005f8 <__aeabi_dmul>
 800cb8e:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 800cb92:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 800cb96:	9301      	str	r3, [sp, #4]
 800cb98:	4602      	mov	r2, r0
 800cb9a:	460b      	mov	r3, r1
 800cb9c:	4680      	mov	r8, r0
 800cb9e:	4689      	mov	r9, r1
 800cba0:	f7f3 fd2a 	bl	80005f8 <__aeabi_dmul>
 800cba4:	a360      	add	r3, pc, #384	; (adr r3, 800cd28 <__ieee754_log+0x320>)
 800cba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbaa:	4606      	mov	r6, r0
 800cbac:	460f      	mov	r7, r1
 800cbae:	f7f3 fd23 	bl	80005f8 <__aeabi_dmul>
 800cbb2:	a35f      	add	r3, pc, #380	; (adr r3, 800cd30 <__ieee754_log+0x328>)
 800cbb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbb8:	f7f3 fb68 	bl	800028c <__adddf3>
 800cbbc:	4632      	mov	r2, r6
 800cbbe:	463b      	mov	r3, r7
 800cbc0:	f7f3 fd1a 	bl	80005f8 <__aeabi_dmul>
 800cbc4:	a35c      	add	r3, pc, #368	; (adr r3, 800cd38 <__ieee754_log+0x330>)
 800cbc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbca:	f7f3 fb5f 	bl	800028c <__adddf3>
 800cbce:	4632      	mov	r2, r6
 800cbd0:	463b      	mov	r3, r7
 800cbd2:	f7f3 fd11 	bl	80005f8 <__aeabi_dmul>
 800cbd6:	a35a      	add	r3, pc, #360	; (adr r3, 800cd40 <__ieee754_log+0x338>)
 800cbd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbdc:	f7f3 fb56 	bl	800028c <__adddf3>
 800cbe0:	4642      	mov	r2, r8
 800cbe2:	464b      	mov	r3, r9
 800cbe4:	f7f3 fd08 	bl	80005f8 <__aeabi_dmul>
 800cbe8:	a357      	add	r3, pc, #348	; (adr r3, 800cd48 <__ieee754_log+0x340>)
 800cbea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbee:	4680      	mov	r8, r0
 800cbf0:	4689      	mov	r9, r1
 800cbf2:	4630      	mov	r0, r6
 800cbf4:	4639      	mov	r1, r7
 800cbf6:	f7f3 fcff 	bl	80005f8 <__aeabi_dmul>
 800cbfa:	a355      	add	r3, pc, #340	; (adr r3, 800cd50 <__ieee754_log+0x348>)
 800cbfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc00:	f7f3 fb44 	bl	800028c <__adddf3>
 800cc04:	4632      	mov	r2, r6
 800cc06:	463b      	mov	r3, r7
 800cc08:	f7f3 fcf6 	bl	80005f8 <__aeabi_dmul>
 800cc0c:	a352      	add	r3, pc, #328	; (adr r3, 800cd58 <__ieee754_log+0x350>)
 800cc0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc12:	f7f3 fb3b 	bl	800028c <__adddf3>
 800cc16:	4632      	mov	r2, r6
 800cc18:	463b      	mov	r3, r7
 800cc1a:	f7f3 fced 	bl	80005f8 <__aeabi_dmul>
 800cc1e:	460b      	mov	r3, r1
 800cc20:	4602      	mov	r2, r0
 800cc22:	4649      	mov	r1, r9
 800cc24:	4640      	mov	r0, r8
 800cc26:	f7f3 fb31 	bl	800028c <__adddf3>
 800cc2a:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800cc2e:	9b01      	ldr	r3, [sp, #4]
 800cc30:	3551      	adds	r5, #81	; 0x51
 800cc32:	431d      	orrs	r5, r3
 800cc34:	2d00      	cmp	r5, #0
 800cc36:	4680      	mov	r8, r0
 800cc38:	4689      	mov	r9, r1
 800cc3a:	dd48      	ble.n	800ccce <__ieee754_log+0x2c6>
 800cc3c:	4b4e      	ldr	r3, [pc, #312]	; (800cd78 <__ieee754_log+0x370>)
 800cc3e:	2200      	movs	r2, #0
 800cc40:	4650      	mov	r0, sl
 800cc42:	4659      	mov	r1, fp
 800cc44:	f7f3 fcd8 	bl	80005f8 <__aeabi_dmul>
 800cc48:	4652      	mov	r2, sl
 800cc4a:	465b      	mov	r3, fp
 800cc4c:	f7f3 fcd4 	bl	80005f8 <__aeabi_dmul>
 800cc50:	4602      	mov	r2, r0
 800cc52:	460b      	mov	r3, r1
 800cc54:	4606      	mov	r6, r0
 800cc56:	460f      	mov	r7, r1
 800cc58:	4640      	mov	r0, r8
 800cc5a:	4649      	mov	r1, r9
 800cc5c:	f7f3 fb16 	bl	800028c <__adddf3>
 800cc60:	ec53 2b18 	vmov	r2, r3, d8
 800cc64:	f7f3 fcc8 	bl	80005f8 <__aeabi_dmul>
 800cc68:	4680      	mov	r8, r0
 800cc6a:	4689      	mov	r9, r1
 800cc6c:	b964      	cbnz	r4, 800cc88 <__ieee754_log+0x280>
 800cc6e:	4602      	mov	r2, r0
 800cc70:	460b      	mov	r3, r1
 800cc72:	4630      	mov	r0, r6
 800cc74:	4639      	mov	r1, r7
 800cc76:	f7f3 fb07 	bl	8000288 <__aeabi_dsub>
 800cc7a:	4602      	mov	r2, r0
 800cc7c:	460b      	mov	r3, r1
 800cc7e:	4650      	mov	r0, sl
 800cc80:	4659      	mov	r1, fp
 800cc82:	f7f3 fb01 	bl	8000288 <__aeabi_dsub>
 800cc86:	e6d6      	b.n	800ca36 <__ieee754_log+0x2e>
 800cc88:	a321      	add	r3, pc, #132	; (adr r3, 800cd10 <__ieee754_log+0x308>)
 800cc8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc8e:	ec51 0b19 	vmov	r0, r1, d9
 800cc92:	f7f3 fcb1 	bl	80005f8 <__aeabi_dmul>
 800cc96:	a320      	add	r3, pc, #128	; (adr r3, 800cd18 <__ieee754_log+0x310>)
 800cc98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc9c:	4604      	mov	r4, r0
 800cc9e:	460d      	mov	r5, r1
 800cca0:	ec51 0b19 	vmov	r0, r1, d9
 800cca4:	f7f3 fca8 	bl	80005f8 <__aeabi_dmul>
 800cca8:	4642      	mov	r2, r8
 800ccaa:	464b      	mov	r3, r9
 800ccac:	f7f3 faee 	bl	800028c <__adddf3>
 800ccb0:	4602      	mov	r2, r0
 800ccb2:	460b      	mov	r3, r1
 800ccb4:	4630      	mov	r0, r6
 800ccb6:	4639      	mov	r1, r7
 800ccb8:	f7f3 fae6 	bl	8000288 <__aeabi_dsub>
 800ccbc:	4652      	mov	r2, sl
 800ccbe:	465b      	mov	r3, fp
 800ccc0:	f7f3 fae2 	bl	8000288 <__aeabi_dsub>
 800ccc4:	4602      	mov	r2, r0
 800ccc6:	460b      	mov	r3, r1
 800ccc8:	4620      	mov	r0, r4
 800ccca:	4629      	mov	r1, r5
 800cccc:	e7d9      	b.n	800cc82 <__ieee754_log+0x27a>
 800ccce:	4602      	mov	r2, r0
 800ccd0:	460b      	mov	r3, r1
 800ccd2:	4650      	mov	r0, sl
 800ccd4:	4659      	mov	r1, fp
 800ccd6:	f7f3 fad7 	bl	8000288 <__aeabi_dsub>
 800ccda:	ec53 2b18 	vmov	r2, r3, d8
 800ccde:	f7f3 fc8b 	bl	80005f8 <__aeabi_dmul>
 800cce2:	4606      	mov	r6, r0
 800cce4:	460f      	mov	r7, r1
 800cce6:	2c00      	cmp	r4, #0
 800cce8:	f43f af23 	beq.w	800cb32 <__ieee754_log+0x12a>
 800ccec:	a308      	add	r3, pc, #32	; (adr r3, 800cd10 <__ieee754_log+0x308>)
 800ccee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccf2:	ec51 0b19 	vmov	r0, r1, d9
 800ccf6:	f7f3 fc7f 	bl	80005f8 <__aeabi_dmul>
 800ccfa:	a307      	add	r3, pc, #28	; (adr r3, 800cd18 <__ieee754_log+0x310>)
 800ccfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd00:	4604      	mov	r4, r0
 800cd02:	460d      	mov	r5, r1
 800cd04:	ec51 0b19 	vmov	r0, r1, d9
 800cd08:	e727      	b.n	800cb5a <__ieee754_log+0x152>
 800cd0a:	ed9f 0b15 	vldr	d0, [pc, #84]	; 800cd60 <__ieee754_log+0x358>
 800cd0e:	e694      	b.n	800ca3a <__ieee754_log+0x32>
 800cd10:	fee00000 	.word	0xfee00000
 800cd14:	3fe62e42 	.word	0x3fe62e42
 800cd18:	35793c76 	.word	0x35793c76
 800cd1c:	3dea39ef 	.word	0x3dea39ef
 800cd20:	55555555 	.word	0x55555555
 800cd24:	3fd55555 	.word	0x3fd55555
 800cd28:	df3e5244 	.word	0xdf3e5244
 800cd2c:	3fc2f112 	.word	0x3fc2f112
 800cd30:	96cb03de 	.word	0x96cb03de
 800cd34:	3fc74664 	.word	0x3fc74664
 800cd38:	94229359 	.word	0x94229359
 800cd3c:	3fd24924 	.word	0x3fd24924
 800cd40:	55555593 	.word	0x55555593
 800cd44:	3fe55555 	.word	0x3fe55555
 800cd48:	d078c69f 	.word	0xd078c69f
 800cd4c:	3fc39a09 	.word	0x3fc39a09
 800cd50:	1d8e78af 	.word	0x1d8e78af
 800cd54:	3fcc71c5 	.word	0x3fcc71c5
 800cd58:	9997fa04 	.word	0x9997fa04
 800cd5c:	3fd99999 	.word	0x3fd99999
	...
 800cd68:	c3500000 	.word	0xc3500000
 800cd6c:	43500000 	.word	0x43500000
 800cd70:	7fefffff 	.word	0x7fefffff
 800cd74:	3ff00000 	.word	0x3ff00000
 800cd78:	3fe00000 	.word	0x3fe00000

0800cd7c <_init>:
 800cd7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd7e:	bf00      	nop
 800cd80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd82:	bc08      	pop	{r3}
 800cd84:	469e      	mov	lr, r3
 800cd86:	4770      	bx	lr

0800cd88 <_fini>:
 800cd88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd8a:	bf00      	nop
 800cd8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd8e:	bc08      	pop	{r3}
 800cd90:	469e      	mov	lr, r3
 800cd92:	4770      	bx	lr
