/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|*DAG Instruction Selector for the AMDGPU target                              *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*133 cases */, 111|128,8/*1135*/, TARGET_VAL(ISD::STORE),// ->1140
/*5*/         OPC_RecordMemRef,
/*6*/         OPC_RecordNode, // #0 = 'st' chained node
/*7*/         OPC_RecordChild1, // #1 = $value
/*8*/         OPC_Scope, 125|128,1/*253*/, /*->264*/ // 4 children in Scope
/*11*/          OPC_CheckChild1Type, MVT::v2i32,
/*13*/          OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*14*/          OPC_CheckPredicate, 0, // Predicate_unindexedstore
/*16*/          OPC_CheckPredicate, 1, // Predicate_store
/*18*/          OPC_Scope, 47, /*->67*/ // 6 children in Scope
/*20*/            OPC_CheckPredicate, 2, // Predicate_local_store
/*22*/            OPC_CheckPredicate, 3, // Predicate_local_store_aligned8bytes
/*24*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26*/            OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*29*/            OPC_EmitMergeInputChains1_0,
/*30*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*33*/            OPC_EmitInteger, MVT::i1, 0, 
/*36*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*56*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B64), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 1, 5, 6, 8, 
                  // Src: (st v2i32:v2i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>><<P:Predicate_local_store_aligned8bytes>> - Complexity = 113
                  // Dst: (DS_WRITE_B64 ?:i32:$ptr, ?:v2i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*67*/          /*Scope*/ 43, /*->111*/
/*68*/            OPC_CheckPredicate, 4, // Predicate_global_store
/*70*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*72*/            OPC_Scope, 18, /*->92*/ // 2 children in Scope
/*74*/              OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*77*/              OPC_EmitMergeInputChains1_0,
/*78*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v2i32:v2i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORDX2_ADDR64 v2i32:v2i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*92*/            /*Scope*/ 17, /*->110*/
/*93*/              OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*96*/              OPC_EmitMergeInputChains1_0,
/*97*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st v2i32:v2i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_DWORDX2_OFFSET v2i32:v2i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*110*/           0, /*End of Scope*/
/*111*/         /*Scope*/ 31, /*->143*/
/*112*/           OPC_CheckPredicate, 5, // Predicate_store_private
/*114*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*116*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*119*/           OPC_EmitMergeInputChains1_0,
/*120*/           OPC_EmitInteger, MVT::i1, 0, 
/*123*/           OPC_EmitInteger, MVT::i1, 0, 
/*126*/           OPC_EmitInteger, MVT::i1, 0, 
/*129*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                  // Src: (st v2i32:v2i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                  // Dst: (BUFFER_STORE_DWORDX2_OFFEN ?:v2i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*143*/         /*Scope*/ 68, /*->212*/
/*144*/           OPC_CheckPredicate, 2, // Predicate_local_store
/*146*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*148*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectDS64Bit4ByteAligned:$ #3 #4 #5
/*151*/           OPC_EmitMergeInputChains1_0,
/*152*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*155*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 6,  // Results = #7
/*164*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*167*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 8,  // Results = #9
/*176*/           OPC_EmitInteger, MVT::i1, 0, 
/*179*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*191*/           OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 11,  // Results = #12
/*199*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE2_B32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 7/*#Ops*/, 3, 7, 9, 4, 5, 10, 12, 
                  // Src: (st v2i32:v2i32:$value, (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>> - Complexity = 16
                  // Dst: (DS_WRITE2_B32 ?:i32:$ptr, (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub0:i32), (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub1:i32), ?:i8:$offset0, ?:i8:$offset1, 0:i1, (S_MOV_B32:i32 -1:i32))
/*212*/         /*Scope*/ 34, /*->247*/
/*213*/           OPC_CheckChild2Type, MVT::i32,
/*215*/           OPC_CheckPredicate, 4, // Predicate_global_store
/*217*/           OPC_Scope, 11, /*->230*/ // 2 children in Scope
/*219*/             OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*221*/             OPC_EmitMergeInputChains1_0,
/*222*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_DWORD64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                    // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                    // Dst: (RAT_STORE_DWORD64 v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*230*/           /*Scope*/ 15, /*->246*/
/*231*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*233*/             OPC_EmitMergeInputChains1_0,
/*234*/             OPC_EmitInteger, MVT::i32, 0, 
/*237*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                    // Dst: (RAT_WRITE_CACHELESS_64_eg v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*246*/           0, /*End of Scope*/
/*247*/         /*Scope*/ 15, /*->263*/
/*248*/           OPC_CheckChild2Type, MVT::i64,
/*250*/           OPC_CheckPredicate, 6, // Predicate_flat_store
/*252*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*254*/           OPC_EmitMergeInputChains1_0,
/*255*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                  // Src: (st v2i32:v2i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                  // Dst: (FLAT_STORE_DWORDX2 ?:v2i32:$value, ?:i64:$ptr)
/*263*/         0, /*End of Scope*/
/*264*/       /*Scope*/ 72|128,5/*712*/, /*->978*/
/*266*/         OPC_CheckChild1Type, MVT::i32,
/*268*/         OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*269*/         OPC_CheckPredicate, 0, // Predicate_unindexedstore
/*271*/         OPC_Scope, 54, /*->327*/ // 10 children in Scope
/*273*/           OPC_CheckPredicate, 7, // Predicate_truncstore
/*275*/           OPC_Scope, 24, /*->301*/ // 2 children in Scope
/*277*/             OPC_CheckPredicate, 8, // Predicate_truncstorei8
/*279*/             OPC_CheckPredicate, 9, // Predicate_truncstorei8_global
/*281*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*283*/             OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*286*/             OPC_EmitMergeInputChains1_0,
/*287*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 28
                    // Dst: (BUFFER_STORE_BYTE_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*301*/           /*Scope*/ 24, /*->326*/
/*302*/             OPC_CheckPredicate, 10, // Predicate_truncstorei16
/*304*/             OPC_CheckPredicate, 11, // Predicate_truncstorei16_global
/*306*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*308*/             OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*311*/             OPC_EmitMergeInputChains1_0,
/*312*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 28
                    // Dst: (BUFFER_STORE_SHORT_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*326*/           0, /*End of Scope*/
/*327*/         /*Scope*/ 24, /*->352*/
/*328*/           OPC_CheckPredicate, 1, // Predicate_store
/*330*/           OPC_CheckPredicate, 4, // Predicate_global_store
/*332*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*334*/           OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*337*/           OPC_EmitMergeInputChains1_0,
/*338*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                  // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                  // Dst: (BUFFER_STORE_DWORD_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*352*/         /*Scope*/ 52, /*->405*/
/*353*/           OPC_CheckPredicate, 7, // Predicate_truncstore
/*355*/           OPC_Scope, 23, /*->380*/ // 2 children in Scope
/*357*/             OPC_CheckPredicate, 8, // Predicate_truncstorei8
/*359*/             OPC_CheckPredicate, 9, // Predicate_truncstorei8_global
/*361*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*363*/             OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*366*/             OPC_EmitMergeInputChains1_0,
/*367*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 25
                    // Dst: (BUFFER_STORE_BYTE_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*380*/           /*Scope*/ 23, /*->404*/
/*381*/             OPC_CheckPredicate, 10, // Predicate_truncstorei16
/*383*/             OPC_CheckPredicate, 11, // Predicate_truncstorei16_global
/*385*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*387*/             OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*390*/             OPC_EmitMergeInputChains1_0,
/*391*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 25
                    // Dst: (BUFFER_STORE_SHORT_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*404*/           0, /*End of Scope*/
/*405*/         /*Scope*/ 23, /*->429*/
/*406*/           OPC_CheckPredicate, 1, // Predicate_store
/*408*/           OPC_CheckPredicate, 4, // Predicate_global_store
/*410*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*412*/           OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*415*/           OPC_EmitMergeInputChains1_0,
/*416*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                  // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                  // Dst: (BUFFER_STORE_DWORD_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*429*/         /*Scope*/ 72, /*->502*/
/*430*/           OPC_CheckPredicate, 7, // Predicate_truncstore
/*432*/           OPC_Scope, 33, /*->467*/ // 2 children in Scope
/*434*/             OPC_CheckPredicate, 8, // Predicate_truncstorei8
/*436*/             OPC_CheckPredicate, 12, // Predicate_truncstorei8_private
/*438*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*440*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*443*/             OPC_EmitMergeInputChains1_0,
/*444*/             OPC_EmitInteger, MVT::i1, 0, 
/*447*/             OPC_EmitInteger, MVT::i1, 0, 
/*450*/             OPC_EmitInteger, MVT::i1, 0, 
/*453*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_BYTE_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*467*/           /*Scope*/ 33, /*->501*/
/*468*/             OPC_CheckPredicate, 10, // Predicate_truncstorei16
/*470*/             OPC_CheckPredicate, 13, // Predicate_truncstorei16_private
/*472*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*474*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*477*/             OPC_EmitMergeInputChains1_0,
/*478*/             OPC_EmitInteger, MVT::i1, 0, 
/*481*/             OPC_EmitInteger, MVT::i1, 0, 
/*484*/             OPC_EmitInteger, MVT::i1, 0, 
/*487*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_SHORT_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*501*/           0, /*End of Scope*/
/*502*/         /*Scope*/ 33, /*->536*/
/*503*/           OPC_CheckPredicate, 1, // Predicate_store
/*505*/           OPC_CheckPredicate, 5, // Predicate_store_private
/*507*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*509*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*512*/           OPC_EmitMergeInputChains1_0,
/*513*/           OPC_EmitInteger, MVT::i1, 0, 
/*516*/           OPC_EmitInteger, MVT::i1, 0, 
/*519*/           OPC_EmitInteger, MVT::i1, 0, 
/*522*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                  // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                  // Dst: (BUFFER_STORE_DWORD_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*536*/         /*Scope*/ 100, /*->637*/
/*537*/           OPC_CheckPredicate, 7, // Predicate_truncstore
/*539*/           OPC_Scope, 47, /*->588*/ // 2 children in Scope
/*541*/             OPC_CheckPredicate, 8, // Predicate_truncstorei8
/*543*/             OPC_CheckPredicate, 14, // Predicate_truncstorei8_local
/*545*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*547*/             OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*550*/             OPC_EmitMergeInputChains1_0,
/*551*/             OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*554*/             OPC_EmitInteger, MVT::i1, 0, 
/*557*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*569*/             OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*577*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B8), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 1, 5, 6, 8, 
                    // Src: (st i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_local>> - Complexity = 13
                    // Dst: (DS_WRITE_B8 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*588*/           /*Scope*/ 47, /*->636*/
/*589*/             OPC_CheckPredicate, 10, // Predicate_truncstorei16
/*591*/             OPC_CheckPredicate, 15, // Predicate_truncstorei16_local
/*593*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*595*/             OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*598*/             OPC_EmitMergeInputChains1_0,
/*599*/             OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*602*/             OPC_EmitInteger, MVT::i1, 0, 
/*605*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*617*/             OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*625*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B16), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 1, 5, 6, 8, 
                    // Src: (st i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_local>> - Complexity = 13
                    // Dst: (DS_WRITE_B16 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*636*/           0, /*End of Scope*/
/*637*/         /*Scope*/ 110, /*->748*/
/*638*/           OPC_CheckPredicate, 1, // Predicate_store
/*640*/           OPC_CheckPredicate, 2, // Predicate_local_store
/*642*/           OPC_Scope, 43, /*->687*/ // 2 children in Scope
/*644*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*646*/             OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*649*/             OPC_EmitMergeInputChains1_0,
/*650*/             OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*653*/             OPC_EmitInteger, MVT::i1, 0, 
/*656*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*668*/             OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*676*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 1, 5, 6, 8, 
                    // Src: (st i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>> - Complexity = 13
                    // Dst: (DS_WRITE_B32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*687*/           /*Scope*/ 59, /*->747*/
/*688*/             OPC_CheckChild2Type, MVT::i32,
/*690*/             OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*692*/             OPC_EmitMergeInputChains1_0,
/*693*/             OPC_EmitInteger, MVT::i32, 0, 
/*696*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*708*/             OPC_EmitInteger, MVT::i32, 0, 
/*711*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*723*/             OPC_EmitInteger, MVT::i32, 1, 
/*726*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*729*/             OPC_EmitInteger, MVT::i32, 0, 
/*732*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                    // Src: (st R600_Reg32:i32:$src1, R600_Reg32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>> - Complexity = 4
                    // Dst: (LDS_WRITE R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*747*/           0, /*End of Scope*/
/*748*/         /*Scope*/ 41|128,1/*169*/, /*->919*/
/*750*/           OPC_CheckChild2Type, MVT::i32,
/*752*/           OPC_Scope, 0|128,1/*128*/, /*->883*/ // 2 children in Scope
/*755*/             OPC_CheckPredicate, 7, // Predicate_truncstore
/*757*/             OPC_Scope, 61, /*->820*/ // 2 children in Scope
/*759*/               OPC_CheckPredicate, 8, // Predicate_truncstorei8
/*761*/               OPC_CheckPredicate, 14, // Predicate_truncstorei8_local
/*763*/               OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*765*/               OPC_EmitMergeInputChains1_0,
/*766*/               OPC_EmitInteger, MVT::i32, 0, 
/*769*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*781*/               OPC_EmitInteger, MVT::i32, 0, 
/*784*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*796*/               OPC_EmitInteger, MVT::i32, 1, 
/*799*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*802*/               OPC_EmitInteger, MVT::i32, 0, 
/*805*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_BYTE_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_local>> - Complexity = 4
                      // Dst: (LDS_BYTE_WRITE i32:i32:$src0, i32:i32:$src1)
/*820*/             /*Scope*/ 61, /*->882*/
/*821*/               OPC_CheckPredicate, 10, // Predicate_truncstorei16
/*823*/               OPC_CheckPredicate, 15, // Predicate_truncstorei16_local
/*825*/               OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*827*/               OPC_EmitMergeInputChains1_0,
/*828*/               OPC_EmitInteger, MVT::i32, 0, 
/*831*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*843*/               OPC_EmitInteger, MVT::i32, 0, 
/*846*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*858*/               OPC_EmitInteger, MVT::i32, 1, 
/*861*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*864*/               OPC_EmitInteger, MVT::i32, 0, 
/*867*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_SHORT_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_local>> - Complexity = 4
                      // Dst: (LDS_SHORT_WRITE i32:i32:$src0, i32:i32:$src1)
/*882*/             0, /*End of Scope*/
/*883*/           /*Scope*/ 34, /*->918*/
/*884*/             OPC_CheckPredicate, 1, // Predicate_store
/*886*/             OPC_CheckPredicate, 4, // Predicate_global_store
/*888*/             OPC_Scope, 11, /*->901*/ // 2 children in Scope
/*890*/               OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*892*/               OPC_EmitMergeInputChains1_0,
/*893*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_DWORD32), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                      // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_STORE_DWORD32 i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*901*/             /*Scope*/ 15, /*->917*/
/*902*/               OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*904*/               OPC_EmitMergeInputChains1_0,
/*905*/               OPC_EmitInteger, MVT::i32, 0, 
/*908*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_WRITE_CACHELESS_32_eg i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*917*/             0, /*End of Scope*/
/*918*/           0, /*End of Scope*/
/*919*/         /*Scope*/ 57, /*->977*/
/*920*/           OPC_CheckChild2Type, MVT::i64,
/*922*/           OPC_Scope, 36, /*->960*/ // 2 children in Scope
/*924*/             OPC_CheckPredicate, 7, // Predicate_truncstore
/*926*/             OPC_Scope, 15, /*->943*/ // 2 children in Scope
/*928*/               OPC_CheckPredicate, 8, // Predicate_truncstorei8
/*930*/               OPC_CheckPredicate, 16, // Predicate_truncstorei8_flat
/*932*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*934*/               OPC_EmitMergeInputChains1_0,
/*935*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_BYTE), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                      // Src: (st i32:i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_flat>> - Complexity = 4
                      // Dst: (FLAT_STORE_BYTE ?:i32:$value, ?:i64:$ptr)
/*943*/             /*Scope*/ 15, /*->959*/
/*944*/               OPC_CheckPredicate, 10, // Predicate_truncstorei16
/*946*/               OPC_CheckPredicate, 17, // Predicate_truncstorei16_flat
/*948*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*950*/               OPC_EmitMergeInputChains1_0,
/*951*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_SHORT), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                      // Src: (st i32:i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_flat>> - Complexity = 4
                      // Dst: (FLAT_STORE_SHORT ?:i32:$value, ?:i64:$ptr)
/*959*/             0, /*End of Scope*/
/*960*/           /*Scope*/ 15, /*->976*/
/*961*/             OPC_CheckPredicate, 1, // Predicate_store
/*963*/             OPC_CheckPredicate, 6, // Predicate_flat_store
/*965*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*967*/             OPC_EmitMergeInputChains1_0,
/*968*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                    // Src: (st i32:i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                    // Dst: (FLAT_STORE_DWORD ?:i32:$value, ?:i64:$ptr)
/*976*/           0, /*End of Scope*/
/*977*/         0, /*End of Scope*/
/*978*/       /*Scope*/ 8|128,1/*136*/, /*->1116*/
/*980*/         OPC_CheckChild1Type, MVT::v4i32,
/*982*/         OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*983*/         OPC_CheckPredicate, 0, // Predicate_unindexedstore
/*985*/         OPC_CheckPredicate, 1, // Predicate_store
/*987*/         OPC_Scope, 43, /*->1032*/ // 4 children in Scope
/*989*/           OPC_CheckPredicate, 4, // Predicate_global_store
/*991*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*993*/           OPC_Scope, 18, /*->1013*/ // 2 children in Scope
/*995*/             OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*998*/             OPC_EmitMergeInputChains1_0,
/*999*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v4i32:v4i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORDX4_ADDR64 v4i32:v4i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*1013*/          /*Scope*/ 17, /*->1031*/
/*1014*/            OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*1017*/            OPC_EmitMergeInputChains1_0,
/*1018*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st v4i32:v4i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_DWORDX4_OFFSET v4i32:v4i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*1031*/          0, /*End of Scope*/
/*1032*/        /*Scope*/ 31, /*->1064*/
/*1033*/          OPC_CheckPredicate, 5, // Predicate_store_private
/*1035*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1037*/          OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*1040*/          OPC_EmitMergeInputChains1_0,
/*1041*/          OPC_EmitInteger, MVT::i1, 0, 
/*1044*/          OPC_EmitInteger, MVT::i1, 0, 
/*1047*/          OPC_EmitInteger, MVT::i1, 0, 
/*1050*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                  // Src: (st v4i32:v4i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                  // Dst: (BUFFER_STORE_DWORDX4_OFFEN ?:v4i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*1064*/        /*Scope*/ 34, /*->1099*/
/*1065*/          OPC_CheckChild2Type, MVT::i32,
/*1067*/          OPC_CheckPredicate, 4, // Predicate_global_store
/*1069*/          OPC_Scope, 11, /*->1082*/ // 2 children in Scope
/*1071*/            OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*1073*/            OPC_EmitMergeInputChains1_0,
/*1074*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_DWORD128), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                    // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                    // Dst: (RAT_STORE_DWORD128 v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*1082*/          /*Scope*/ 15, /*->1098*/
/*1083*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1085*/            OPC_EmitMergeInputChains1_0,
/*1086*/            OPC_EmitInteger, MVT::i32, 0, 
/*1089*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                    // Dst: (RAT_WRITE_CACHELESS_128_eg v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*1098*/          0, /*End of Scope*/
/*1099*/        /*Scope*/ 15, /*->1115*/
/*1100*/          OPC_CheckChild2Type, MVT::i64,
/*1102*/          OPC_CheckPredicate, 6, // Predicate_flat_store
/*1104*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1106*/          OPC_EmitMergeInputChains1_0,
/*1107*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                  // Src: (st v4i32:v4i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                  // Dst: (FLAT_STORE_DWORDX4 ?:v4i32:$value, ?:i64:$ptr)
/*1115*/        0, /*End of Scope*/
/*1116*/      /*Scope*/ 22, /*->1139*/
/*1117*/        OPC_CheckChild1Type, MVT::i64,
/*1119*/        OPC_RecordChild2, // #2 = $ptr
/*1120*/        OPC_CheckChild2Type, MVT::i64,
/*1122*/        OPC_CheckPredicate, 0, // Predicate_unindexedstore
/*1124*/        OPC_CheckPredicate, 1, // Predicate_store
/*1126*/        OPC_CheckPredicate, 6, // Predicate_flat_store
/*1128*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1130*/        OPC_EmitMergeInputChains1_0,
/*1131*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (st i64:i64:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                // Dst: (FLAT_STORE_DWORDX2 ?:i64:$value, ?:i64:$ptr)
/*1139*/      0, /*End of Scope*/
/*1140*/    /*SwitchOpcode*/ 64|128,6/*832*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->1976
/*1144*/      OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*1145*/      OPC_Scope, 87|128,5/*727*/, /*->1875*/ // 6 children in Scope
/*1148*/        OPC_CheckChild1Integer, 71|128,34/*4423*/, 
/*1151*/        OPC_RecordChild2, // #1 = $rsrc
/*1152*/        OPC_CheckChild2Type, MVT::v4i32,
/*1154*/        OPC_Scope, 77, /*->1233*/ // 4 children in Scope
/*1156*/          OPC_MoveChild, 3,
/*1158*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1161*/          OPC_CheckType, MVT::i32,
/*1163*/          OPC_MoveParent,
/*1164*/          OPC_RecordChild4, // #2 = $soffset
/*1165*/          OPC_RecordChild5, // #3 = $offset
/*1166*/          OPC_MoveChild, 5,
/*1168*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1171*/          OPC_MoveParent,
/*1172*/          OPC_MoveChild, 6,
/*1174*/          OPC_CheckInteger, 0, 
/*1176*/          OPC_MoveParent,
/*1177*/          OPC_MoveChild, 7,
/*1179*/          OPC_CheckInteger, 0, 
/*1181*/          OPC_MoveParent,
/*1182*/          OPC_MoveChild, 8,
/*1184*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1187*/          OPC_RecordNode, // #4 = $glc
/*1188*/          OPC_MoveParent,
/*1189*/          OPC_MoveChild, 9,
/*1191*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1194*/          OPC_RecordNode, // #5 = $slc
/*1195*/          OPC_MoveParent,
/*1196*/          OPC_MoveChild, 10,
/*1198*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1201*/          OPC_RecordNode, // #6 = $tfe
/*1202*/          OPC_MoveParent,
/*1203*/          OPC_CheckType, MVT::i32,
/*1205*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1207*/          OPC_EmitMergeInputChains1_0,
/*1208*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1211*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1214*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1217*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1220*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                  // Src: (intrinsic_w_chain:i32 4423:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1233*/        /*Scope*/ 86|128,1/*214*/, /*->1449*/
/*1235*/          OPC_RecordChild3, // #2 = $vaddr
/*1236*/          OPC_Scope, 8|128,1/*136*/, /*->1375*/ // 2 children in Scope
/*1239*/            OPC_CheckChild3Type, MVT::i32,
/*1241*/            OPC_RecordChild4, // #3 = $soffset
/*1242*/            OPC_RecordChild5, // #4 = $offset
/*1243*/            OPC_MoveChild, 5,
/*1245*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1248*/            OPC_MoveParent,
/*1249*/            OPC_MoveChild, 6,
/*1251*/            OPC_Scope, 60, /*->1313*/ // 2 children in Scope
/*1253*/              OPC_CheckInteger, 1, 
/*1255*/              OPC_MoveParent,
/*1256*/              OPC_MoveChild, 7,
/*1258*/              OPC_CheckInteger, 0, 
/*1260*/              OPC_MoveParent,
/*1261*/              OPC_MoveChild, 8,
/*1263*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1266*/              OPC_RecordNode, // #5 = $glc
/*1267*/              OPC_MoveParent,
/*1268*/              OPC_MoveChild, 9,
/*1270*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1273*/              OPC_RecordNode, // #6 = $slc
/*1274*/              OPC_MoveParent,
/*1275*/              OPC_MoveChild, 10,
/*1277*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1280*/              OPC_RecordNode, // #7 = $tfe
/*1281*/              OPC_MoveParent,
/*1282*/              OPC_CheckType, MVT::i32,
/*1284*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1286*/              OPC_EmitMergeInputChains1_0,
/*1287*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1290*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1293*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1296*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1299*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 4423:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1313*/            /*Scope*/ 60, /*->1374*/
/*1314*/              OPC_CheckInteger, 0, 
/*1316*/              OPC_MoveParent,
/*1317*/              OPC_MoveChild, 7,
/*1319*/              OPC_CheckInteger, 1, 
/*1321*/              OPC_MoveParent,
/*1322*/              OPC_MoveChild, 8,
/*1324*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1327*/              OPC_RecordNode, // #5 = $glc
/*1328*/              OPC_MoveParent,
/*1329*/              OPC_MoveChild, 9,
/*1331*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1334*/              OPC_RecordNode, // #6 = $slc
/*1335*/              OPC_MoveParent,
/*1336*/              OPC_MoveChild, 10,
/*1338*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1341*/              OPC_RecordNode, // #7 = $tfe
/*1342*/              OPC_MoveParent,
/*1343*/              OPC_CheckType, MVT::i32,
/*1345*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1347*/              OPC_EmitMergeInputChains1_0,
/*1348*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1351*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1354*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1357*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1360*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_IDXEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 4423:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_IDXEN:i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1374*/            0, /*End of Scope*/
/*1375*/          /*Scope*/ 72, /*->1448*/
/*1376*/            OPC_CheckChild3Type, MVT::v2i32,
/*1378*/            OPC_RecordChild4, // #3 = $soffset
/*1379*/            OPC_RecordChild5, // #4 = $offset
/*1380*/            OPC_MoveChild, 5,
/*1382*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1385*/            OPC_MoveParent,
/*1386*/            OPC_MoveChild, 6,
/*1388*/            OPC_CheckInteger, 1, 
/*1390*/            OPC_MoveParent,
/*1391*/            OPC_MoveChild, 7,
/*1393*/            OPC_CheckInteger, 1, 
/*1395*/            OPC_MoveParent,
/*1396*/            OPC_MoveChild, 8,
/*1398*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1401*/            OPC_RecordNode, // #5 = $glc
/*1402*/            OPC_MoveParent,
/*1403*/            OPC_MoveChild, 9,
/*1405*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1408*/            OPC_RecordNode, // #6 = $slc
/*1409*/            OPC_MoveParent,
/*1410*/            OPC_MoveChild, 10,
/*1412*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1415*/            OPC_RecordNode, // #7 = $tfe
/*1416*/            OPC_MoveParent,
/*1417*/            OPC_CheckType, MVT::i32,
/*1419*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1421*/            OPC_EmitMergeInputChains1_0,
/*1422*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1425*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1428*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1431*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1434*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_BOTHEN), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                    // Src: (intrinsic_w_chain:i32 4423:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                    // Dst: (BUFFER_LOAD_DWORD_BOTHEN:i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1448*/          0, /*End of Scope*/
/*1449*/        /*Scope*/ 109, /*->1559*/
/*1450*/          OPC_MoveChild, 3,
/*1452*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1455*/          OPC_CheckType, MVT::i32,
/*1457*/          OPC_MoveParent,
/*1458*/          OPC_RecordChild4, // #2 = $soffset
/*1459*/          OPC_RecordChild5, // #3 = $offset
/*1460*/          OPC_MoveChild, 5,
/*1462*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1465*/          OPC_MoveParent,
/*1466*/          OPC_MoveChild, 6,
/*1468*/          OPC_CheckInteger, 0, 
/*1470*/          OPC_MoveParent,
/*1471*/          OPC_MoveChild, 7,
/*1473*/          OPC_CheckInteger, 0, 
/*1475*/          OPC_MoveParent,
/*1476*/          OPC_MoveChild, 8,
/*1478*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1481*/          OPC_RecordNode, // #4 = $glc
/*1482*/          OPC_MoveParent,
/*1483*/          OPC_MoveChild, 9,
/*1485*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1488*/          OPC_RecordNode, // #5 = $slc
/*1489*/          OPC_MoveParent,
/*1490*/          OPC_MoveChild, 10,
/*1492*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1495*/          OPC_RecordNode, // #6 = $tfe
/*1496*/          OPC_MoveParent,
/*1497*/          OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->1528
/*1500*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1502*/            OPC_EmitMergeInputChains1_0,
/*1503*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1506*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1509*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1512*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1515*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v2i32 4423:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1528*/          /*SwitchType*/ 28, MVT::v4i32,// ->1558
/*1530*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1532*/            OPC_EmitMergeInputChains1_0,
/*1533*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1536*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1539*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1542*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1545*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v4i32 4423:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1558*/          0, // EndSwitchType
/*1559*/        /*Scope*/ 57|128,2/*313*/, /*->1874*/
/*1561*/          OPC_RecordChild3, // #2 = $vaddr
/*1562*/          OPC_Scope, 74|128,1/*202*/, /*->1767*/ // 2 children in Scope
/*1565*/            OPC_CheckChild3Type, MVT::i32,
/*1567*/            OPC_RecordChild4, // #3 = $soffset
/*1568*/            OPC_RecordChild5, // #4 = $offset
/*1569*/            OPC_MoveChild, 5,
/*1571*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1574*/            OPC_MoveParent,
/*1575*/            OPC_MoveChild, 6,
/*1577*/            OPC_Scope, 93, /*->1672*/ // 2 children in Scope
/*1579*/              OPC_CheckInteger, 1, 
/*1581*/              OPC_MoveParent,
/*1582*/              OPC_MoveChild, 7,
/*1584*/              OPC_CheckInteger, 0, 
/*1586*/              OPC_MoveParent,
/*1587*/              OPC_MoveChild, 8,
/*1589*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1592*/              OPC_RecordNode, // #5 = $glc
/*1593*/              OPC_MoveParent,
/*1594*/              OPC_MoveChild, 9,
/*1596*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1599*/              OPC_RecordNode, // #6 = $slc
/*1600*/              OPC_MoveParent,
/*1601*/              OPC_MoveChild, 10,
/*1603*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1606*/              OPC_RecordNode, // #7 = $tfe
/*1607*/              OPC_MoveParent,
/*1608*/              OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->1640
/*1611*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1613*/                OPC_EmitMergeInputChains1_0,
/*1614*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1617*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1620*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1623*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1626*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 4423:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1640*/              /*SwitchType*/ 29, MVT::v4i32,// ->1671
/*1642*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1644*/                OPC_EmitMergeInputChains1_0,
/*1645*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1648*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1651*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1654*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1657*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 4423:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1671*/              0, // EndSwitchType
/*1672*/            /*Scope*/ 93, /*->1766*/
/*1673*/              OPC_CheckInteger, 0, 
/*1675*/              OPC_MoveParent,
/*1676*/              OPC_MoveChild, 7,
/*1678*/              OPC_CheckInteger, 1, 
/*1680*/              OPC_MoveParent,
/*1681*/              OPC_MoveChild, 8,
/*1683*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1686*/              OPC_RecordNode, // #5 = $glc
/*1687*/              OPC_MoveParent,
/*1688*/              OPC_MoveChild, 9,
/*1690*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1693*/              OPC_RecordNode, // #6 = $slc
/*1694*/              OPC_MoveParent,
/*1695*/              OPC_MoveChild, 10,
/*1697*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1700*/              OPC_RecordNode, // #7 = $tfe
/*1701*/              OPC_MoveParent,
/*1702*/              OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->1734
/*1705*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1707*/                OPC_EmitMergeInputChains1_0,
/*1708*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1711*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1714*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1717*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1720*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_IDXEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 4423:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_IDXEN:v2i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1734*/              /*SwitchType*/ 29, MVT::v4i32,// ->1765
/*1736*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1738*/                OPC_EmitMergeInputChains1_0,
/*1739*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1742*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1745*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1748*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1751*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_IDXEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 4423:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_IDXEN:v4i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1765*/              0, // EndSwitchType
/*1766*/            0, /*End of Scope*/
/*1767*/          /*Scope*/ 105, /*->1873*/
/*1768*/            OPC_CheckChild3Type, MVT::v2i32,
/*1770*/            OPC_RecordChild4, // #3 = $soffset
/*1771*/            OPC_RecordChild5, // #4 = $offset
/*1772*/            OPC_MoveChild, 5,
/*1774*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1777*/            OPC_MoveParent,
/*1778*/            OPC_MoveChild, 6,
/*1780*/            OPC_CheckInteger, 1, 
/*1782*/            OPC_MoveParent,
/*1783*/            OPC_MoveChild, 7,
/*1785*/            OPC_CheckInteger, 1, 
/*1787*/            OPC_MoveParent,
/*1788*/            OPC_MoveChild, 8,
/*1790*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1793*/            OPC_RecordNode, // #5 = $glc
/*1794*/            OPC_MoveParent,
/*1795*/            OPC_MoveChild, 9,
/*1797*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1800*/            OPC_RecordNode, // #6 = $slc
/*1801*/            OPC_MoveParent,
/*1802*/            OPC_MoveChild, 10,
/*1804*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1807*/            OPC_RecordNode, // #7 = $tfe
/*1808*/            OPC_MoveParent,
/*1809*/            OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->1841
/*1812*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1814*/              OPC_EmitMergeInputChains1_0,
/*1815*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1818*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1821*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1824*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1827*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_BOTHEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v2i32 4423:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX2_BOTHEN:v2i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1841*/            /*SwitchType*/ 29, MVT::v4i32,// ->1872
/*1843*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1845*/              OPC_EmitMergeInputChains1_0,
/*1846*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1849*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1852*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1855*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1858*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_BOTHEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v4i32 4423:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX4_BOTHEN:v4i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1872*/            0, // EndSwitchType
/*1873*/          0, /*End of Scope*/
/*1874*/        0, /*End of Scope*/
/*1875*/      /*Scope*/ 23, /*->1899*/
/*1876*/        OPC_CheckChild1Integer, 104|128,34/*4456*/, 
/*1879*/        OPC_RecordChild2, // #1 = $vcc
/*1880*/        OPC_RecordChild3, // #2 = $target
/*1881*/        OPC_MoveChild, 3,
/*1883*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*1886*/        OPC_MoveParent,
/*1887*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1889*/        OPC_EmitMergeInputChains1_0,
/*1890*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_IF), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 4456:iPTR, i1:i1:$vcc, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_IF:i64 i1:i1:$vcc, (bb:Other):$target)
/*1899*/      /*Scope*/ 23, /*->1923*/
/*1900*/        OPC_CheckChild1Integer, 72|128,34/*4424*/, 
/*1903*/        OPC_RecordChild2, // #1 = $src
/*1904*/        OPC_RecordChild3, // #2 = $target
/*1905*/        OPC_MoveChild, 3,
/*1907*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*1910*/        OPC_MoveParent,
/*1911*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1913*/        OPC_EmitMergeInputChains1_0,
/*1914*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_ELSE), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 4424:iPTR, i64:i64:$src, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_ELSE:i64 i64:i64:$src, (bb:Other):$target)
/*1923*/      /*Scope*/ 15, /*->1939*/
/*1924*/        OPC_CheckChild1Integer, 70|128,34/*4422*/, 
/*1927*/        OPC_RecordChild2, // #1 = $src
/*1928*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1930*/        OPC_EmitMergeInputChains1_0,
/*1931*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_BREAK), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                // Src: (intrinsic_w_chain:i64 4422:iPTR, i64:i64:$src) - Complexity = 8
                // Dst: (SI_BREAK:i64 i64:i64:$src)
/*1939*/      /*Scope*/ 17, /*->1957*/
/*1940*/        OPC_CheckChild1Integer, 105|128,34/*4457*/, 
/*1943*/        OPC_RecordChild2, // #1 = $vcc
/*1944*/        OPC_RecordChild3, // #2 = $src
/*1945*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1947*/        OPC_EmitMergeInputChains1_0,
/*1948*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_IF_BREAK), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 4457:iPTR, i1:i1:$vcc, i64:i64:$src) - Complexity = 8
                // Dst: (SI_IF_BREAK:i64 i1:i1:$vcc, i64:i64:$src)
/*1957*/      /*Scope*/ 17, /*->1975*/
/*1958*/        OPC_CheckChild1Integer, 73|128,34/*4425*/, 
/*1961*/        OPC_RecordChild2, // #1 = $src0
/*1962*/        OPC_RecordChild3, // #2 = $src1
/*1963*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1965*/        OPC_EmitMergeInputChains1_0,
/*1966*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_ELSE_BREAK), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 4425:iPTR, i64:i64:$src0, i64:i64:$src1) - Complexity = 8
                // Dst: (SI_ELSE_BREAK:i64 i64:i64:$src0, i64:i64:$src1)
/*1975*/      0, /*End of Scope*/
/*1976*/    /*SwitchOpcode*/ 72|128,3/*456*/, TARGET_VAL(AMDGPUISD::TBUFFER_STORE_FORMAT),// ->2436
/*1980*/      OPC_RecordMemRef,
/*1981*/      OPC_RecordNode, // #0 = 'SItbuffer_store' chained node
/*1982*/      OPC_RecordChild1, // #1 = $rsrc
/*1983*/      OPC_RecordChild2, // #2 = $vdata
/*1984*/      OPC_Scope, 111, /*->2097*/ // 3 children in Scope
/*1986*/        OPC_CheckChild2Type, MVT::i32,
/*1988*/        OPC_CheckChild3Integer, 1, 
/*1990*/        OPC_RecordChild4, // #3 = $vaddr
/*1991*/        OPC_RecordChild5, // #4 = $soffset
/*1992*/        OPC_RecordChild6, // #5 = $inst_offset
/*1993*/        OPC_MoveChild, 6,
/*1995*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1998*/        OPC_MoveParent,
/*1999*/        OPC_RecordChild7, // #6 = $dfmt
/*2000*/        OPC_MoveChild, 7,
/*2002*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2005*/        OPC_MoveParent,
/*2006*/        OPC_MoveChild, 8,
/*2008*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2011*/        OPC_RecordNode, // #7 = $nfmt
/*2012*/        OPC_MoveParent,
/*2013*/        OPC_MoveChild, 9,
/*2015*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2018*/        OPC_RecordNode, // #8 = $offen
/*2019*/        OPC_MoveParent,
/*2020*/        OPC_MoveChild, 10,
/*2022*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2025*/        OPC_RecordNode, // #9 = $idxen
/*2026*/        OPC_MoveParent,
/*2027*/        OPC_MoveChild, 11,
/*2029*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2032*/        OPC_RecordNode, // #10 = $glc
/*2033*/        OPC_MoveParent,
/*2034*/        OPC_MoveChild, 12,
/*2036*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2039*/        OPC_RecordNode, // #11 = $slc
/*2040*/        OPC_MoveParent,
/*2041*/        OPC_MoveChild, 13,
/*2043*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2046*/        OPC_RecordNode, // #12 = $tfe
/*2047*/        OPC_MoveParent,
/*2048*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2050*/        OPC_EmitMergeInputChains1_0,
/*2051*/        OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*2054*/        OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*2057*/        OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*2060*/        OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*2063*/        OPC_EmitInteger, MVT::i1, 0, 
/*2066*/        OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*2069*/        OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*2072*/        OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*2075*/        OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*2078*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_X), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                // Src: (SItbuffer_store v4i32:v4i32:$rsrc, i32:i32:$vdata, 1:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                // Dst: (TBUFFER_STORE_FORMAT_X ?:i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*2097*/      /*Scope*/ 111, /*->2209*/
/*2098*/        OPC_CheckChild2Type, MVT::v2i32,
/*2100*/        OPC_CheckChild3Integer, 2, 
/*2102*/        OPC_RecordChild4, // #3 = $vaddr
/*2103*/        OPC_RecordChild5, // #4 = $soffset
/*2104*/        OPC_RecordChild6, // #5 = $inst_offset
/*2105*/        OPC_MoveChild, 6,
/*2107*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2110*/        OPC_MoveParent,
/*2111*/        OPC_RecordChild7, // #6 = $dfmt
/*2112*/        OPC_MoveChild, 7,
/*2114*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2117*/        OPC_MoveParent,
/*2118*/        OPC_MoveChild, 8,
/*2120*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2123*/        OPC_RecordNode, // #7 = $nfmt
/*2124*/        OPC_MoveParent,
/*2125*/        OPC_MoveChild, 9,
/*2127*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2130*/        OPC_RecordNode, // #8 = $offen
/*2131*/        OPC_MoveParent,
/*2132*/        OPC_MoveChild, 10,
/*2134*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2137*/        OPC_RecordNode, // #9 = $idxen
/*2138*/        OPC_MoveParent,
/*2139*/        OPC_MoveChild, 11,
/*2141*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2144*/        OPC_RecordNode, // #10 = $glc
/*2145*/        OPC_MoveParent,
/*2146*/        OPC_MoveChild, 12,
/*2148*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2151*/        OPC_RecordNode, // #11 = $slc
/*2152*/        OPC_MoveParent,
/*2153*/        OPC_MoveChild, 13,
/*2155*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2158*/        OPC_RecordNode, // #12 = $tfe
/*2159*/        OPC_MoveParent,
/*2160*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2162*/        OPC_EmitMergeInputChains1_0,
/*2163*/        OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*2166*/        OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*2169*/        OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*2172*/        OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*2175*/        OPC_EmitInteger, MVT::i1, 0, 
/*2178*/        OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*2181*/        OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*2184*/        OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*2187*/        OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*2190*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XY), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v2i32:v2i32:$vdata, 2:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                // Dst: (TBUFFER_STORE_FORMAT_XY ?:v2i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*2209*/      /*Scope*/ 96|128,1/*224*/, /*->2435*/
/*2211*/        OPC_CheckChild2Type, MVT::v4i32,
/*2213*/        OPC_Scope, 109, /*->2324*/ // 2 children in Scope
/*2215*/          OPC_CheckChild3Integer, 3, 
/*2217*/          OPC_RecordChild4, // #3 = $vaddr
/*2218*/          OPC_RecordChild5, // #4 = $soffset
/*2219*/          OPC_RecordChild6, // #5 = $inst_offset
/*2220*/          OPC_MoveChild, 6,
/*2222*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2225*/          OPC_MoveParent,
/*2226*/          OPC_RecordChild7, // #6 = $dfmt
/*2227*/          OPC_MoveChild, 7,
/*2229*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2232*/          OPC_MoveParent,
/*2233*/          OPC_MoveChild, 8,
/*2235*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2238*/          OPC_RecordNode, // #7 = $nfmt
/*2239*/          OPC_MoveParent,
/*2240*/          OPC_MoveChild, 9,
/*2242*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2245*/          OPC_RecordNode, // #8 = $offen
/*2246*/          OPC_MoveParent,
/*2247*/          OPC_MoveChild, 10,
/*2249*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2252*/          OPC_RecordNode, // #9 = $idxen
/*2253*/          OPC_MoveParent,
/*2254*/          OPC_MoveChild, 11,
/*2256*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2259*/          OPC_RecordNode, // #10 = $glc
/*2260*/          OPC_MoveParent,
/*2261*/          OPC_MoveChild, 12,
/*2263*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2266*/          OPC_RecordNode, // #11 = $slc
/*2267*/          OPC_MoveParent,
/*2268*/          OPC_MoveChild, 13,
/*2270*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2273*/          OPC_RecordNode, // #12 = $tfe
/*2274*/          OPC_MoveParent,
/*2275*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2277*/          OPC_EmitMergeInputChains1_0,
/*2278*/          OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*2281*/          OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*2284*/          OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*2287*/          OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*2290*/          OPC_EmitInteger, MVT::i1, 0, 
/*2293*/          OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*2296*/          OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*2299*/          OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*2302*/          OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*2305*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZ), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                  // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v4i32:v4i32:$vdata, 3:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                  // Dst: (TBUFFER_STORE_FORMAT_XYZ ?:v4i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*2324*/        /*Scope*/ 109, /*->2434*/
/*2325*/          OPC_CheckChild3Integer, 4, 
/*2327*/          OPC_RecordChild4, // #3 = $vaddr
/*2328*/          OPC_RecordChild5, // #4 = $soffset
/*2329*/          OPC_RecordChild6, // #5 = $inst_offset
/*2330*/          OPC_MoveChild, 6,
/*2332*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2335*/          OPC_MoveParent,
/*2336*/          OPC_RecordChild7, // #6 = $dfmt
/*2337*/          OPC_MoveChild, 7,
/*2339*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2342*/          OPC_MoveParent,
/*2343*/          OPC_MoveChild, 8,
/*2345*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2348*/          OPC_RecordNode, // #7 = $nfmt
/*2349*/          OPC_MoveParent,
/*2350*/          OPC_MoveChild, 9,
/*2352*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2355*/          OPC_RecordNode, // #8 = $offen
/*2356*/          OPC_MoveParent,
/*2357*/          OPC_MoveChild, 10,
/*2359*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2362*/          OPC_RecordNode, // #9 = $idxen
/*2363*/          OPC_MoveParent,
/*2364*/          OPC_MoveChild, 11,
/*2366*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2369*/          OPC_RecordNode, // #10 = $glc
/*2370*/          OPC_MoveParent,
/*2371*/          OPC_MoveChild, 12,
/*2373*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2376*/          OPC_RecordNode, // #11 = $slc
/*2377*/          OPC_MoveParent,
/*2378*/          OPC_MoveChild, 13,
/*2380*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2383*/          OPC_RecordNode, // #12 = $tfe
/*2384*/          OPC_MoveParent,
/*2385*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2387*/          OPC_EmitMergeInputChains1_0,
/*2388*/          OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*2391*/          OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*2394*/          OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*2397*/          OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*2400*/          OPC_EmitInteger, MVT::i1, 0, 
/*2403*/          OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*2406*/          OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*2409*/          OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*2412*/          OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*2415*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZW), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                  // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v4i32:v4i32:$vdata, 4:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                  // Dst: (TBUFFER_STORE_FORMAT_XYZW ?:v4i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*2434*/        0, /*End of Scope*/
/*2435*/      0, /*End of Scope*/
/*2436*/    /*SwitchOpcode*/ 115|128,23/*3059*/, TARGET_VAL(ISD::LOAD),// ->5499
/*2440*/      OPC_RecordMemRef,
/*2441*/      OPC_RecordNode, // #0 = 'ld' chained node
/*2442*/      OPC_Scope, 69|128,8/*1093*/, /*->3538*/ // 7 children in Scope
/*2445*/        OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*2446*/        OPC_CheckPredicate, 18, // Predicate_unindexedload
/*2448*/        OPC_CheckType, MVT::i32,
/*2450*/        OPC_Scope, 26, /*->2478*/ // 26 children in Scope
/*2452*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*2454*/          OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*2456*/          OPC_CheckPredicate, 21, // Predicate_az_extloadi8_global
/*2458*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2460*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2463*/          OPC_EmitMergeInputChains1_0,
/*2464*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2478*/        /*Scope*/ 26, /*->2505*/
/*2479*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*2481*/          OPC_CheckPredicate, 23, // Predicate_sextloadi8
/*2483*/          OPC_CheckPredicate, 24, // Predicate_sextloadi8_global
/*2485*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2487*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2490*/          OPC_EmitMergeInputChains1_0,
/*2491*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_global>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2505*/        /*Scope*/ 26, /*->2532*/
/*2506*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*2508*/          OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*2510*/          OPC_CheckPredicate, 26, // Predicate_az_extloadi16_global
/*2512*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2514*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2517*/          OPC_EmitMergeInputChains1_0,
/*2518*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2532*/        /*Scope*/ 26, /*->2559*/
/*2533*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*2535*/          OPC_CheckPredicate, 27, // Predicate_sextloadi16
/*2537*/          OPC_CheckPredicate, 28, // Predicate_sextloadi16_global
/*2539*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2541*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2544*/          OPC_EmitMergeInputChains1_0,
/*2545*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_global>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2559*/        /*Scope*/ 24, /*->2584*/
/*2560*/          OPC_CheckPredicate, 29, // Predicate_load
/*2562*/          OPC_CheckPredicate, 30, // Predicate_global_load
/*2564*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2566*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2569*/          OPC_EmitMergeInputChains1_0,
/*2570*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_DWORD_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2584*/        /*Scope*/ 26, /*->2611*/
/*2585*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*2587*/          OPC_CheckPredicate, 23, // Predicate_sextloadi8
/*2589*/          OPC_CheckPredicate, 31, // Predicate_sextloadi8_constant
/*2591*/          OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2593*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2596*/          OPC_EmitMergeInputChains1_0,
/*2597*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*2611*/        /*Scope*/ 26, /*->2638*/
/*2612*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*2614*/          OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*2616*/          OPC_CheckPredicate, 32, // Predicate_az_extloadi8_constant
/*2618*/          OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2620*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2623*/          OPC_EmitMergeInputChains1_0,
/*2624*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*2638*/        /*Scope*/ 26, /*->2665*/
/*2639*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*2641*/          OPC_CheckPredicate, 27, // Predicate_sextloadi16
/*2643*/          OPC_CheckPredicate, 33, // Predicate_sextloadi16_constant
/*2645*/          OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2647*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2650*/          OPC_EmitMergeInputChains1_0,
/*2651*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*2665*/        /*Scope*/ 26, /*->2692*/
/*2666*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*2668*/          OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*2670*/          OPC_CheckPredicate, 34, // Predicate_az_extloadi16_constant
/*2672*/          OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2674*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2677*/          OPC_EmitMergeInputChains1_0,
/*2678*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*2692*/        /*Scope*/ 24, /*->2717*/
/*2693*/          OPC_CheckPredicate, 29, // Predicate_load
/*2695*/          OPC_CheckPredicate, 35, // Predicate_constant_load
/*2697*/          OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2699*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2702*/          OPC_EmitMergeInputChains1_0,
/*2703*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_DWORD_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*2717*/        /*Scope*/ 25, /*->2743*/
/*2718*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*2720*/          OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*2722*/          OPC_CheckPredicate, 21, // Predicate_az_extloadi8_global
/*2724*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2726*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2729*/          OPC_EmitMergeInputChains1_0,
/*2730*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2743*/        /*Scope*/ 25, /*->2769*/
/*2744*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*2746*/          OPC_CheckPredicate, 23, // Predicate_sextloadi8
/*2748*/          OPC_CheckPredicate, 24, // Predicate_sextloadi8_global
/*2750*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2752*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2755*/          OPC_EmitMergeInputChains1_0,
/*2756*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_global>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2769*/        /*Scope*/ 25, /*->2795*/
/*2770*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*2772*/          OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*2774*/          OPC_CheckPredicate, 26, // Predicate_az_extloadi16_global
/*2776*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2778*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2781*/          OPC_EmitMergeInputChains1_0,
/*2782*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_USHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2795*/        /*Scope*/ 25, /*->2821*/
/*2796*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*2798*/          OPC_CheckPredicate, 27, // Predicate_sextloadi16
/*2800*/          OPC_CheckPredicate, 28, // Predicate_sextloadi16_global
/*2802*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2804*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2807*/          OPC_EmitMergeInputChains1_0,
/*2808*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_global>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SSHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2821*/        /*Scope*/ 23, /*->2845*/
/*2822*/          OPC_CheckPredicate, 29, // Predicate_load
/*2824*/          OPC_CheckPredicate, 30, // Predicate_global_load
/*2826*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2828*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2831*/          OPC_EmitMergeInputChains1_0,
/*2832*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2845*/        /*Scope*/ 35, /*->2881*/
/*2846*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*2848*/          OPC_CheckPredicate, 23, // Predicate_sextloadi8
/*2850*/          OPC_CheckPredicate, 36, // Predicate_sextloadi8_private
/*2852*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2854*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*2857*/          OPC_EmitMergeInputChains1_0,
/*2858*/          OPC_EmitInteger, MVT::i1, 0, 
/*2861*/          OPC_EmitInteger, MVT::i1, 0, 
/*2864*/          OPC_EmitInteger, MVT::i1, 0, 
/*2867*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SBYTE_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2881*/        /*Scope*/ 35, /*->2917*/
/*2882*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*2884*/          OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*2886*/          OPC_CheckPredicate, 37, // Predicate_extloadi8_private
/*2888*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2890*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*2893*/          OPC_EmitMergeInputChains1_0,
/*2894*/          OPC_EmitInteger, MVT::i1, 0, 
/*2897*/          OPC_EmitInteger, MVT::i1, 0, 
/*2900*/          OPC_EmitInteger, MVT::i1, 0, 
/*2903*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_extloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_UBYTE_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2917*/        /*Scope*/ 35, /*->2953*/
/*2918*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*2920*/          OPC_CheckPredicate, 27, // Predicate_sextloadi16
/*2922*/          OPC_CheckPredicate, 38, // Predicate_sextloadi16_private
/*2924*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2926*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*2929*/          OPC_EmitMergeInputChains1_0,
/*2930*/          OPC_EmitInteger, MVT::i1, 0, 
/*2933*/          OPC_EmitInteger, MVT::i1, 0, 
/*2936*/          OPC_EmitInteger, MVT::i1, 0, 
/*2939*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SSHORT_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2953*/        /*Scope*/ 35, /*->2989*/
/*2954*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*2956*/          OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*2958*/          OPC_CheckPredicate, 39, // Predicate_extloadi16_private
/*2960*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2962*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*2965*/          OPC_EmitMergeInputChains1_0,
/*2966*/          OPC_EmitInteger, MVT::i1, 0, 
/*2969*/          OPC_EmitInteger, MVT::i1, 0, 
/*2972*/          OPC_EmitInteger, MVT::i1, 0, 
/*2975*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_extloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_USHORT_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2989*/        /*Scope*/ 33, /*->3023*/
/*2990*/          OPC_CheckPredicate, 29, // Predicate_load
/*2992*/          OPC_CheckPredicate, 40, // Predicate_load_private
/*2994*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2996*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*2999*/          OPC_EmitMergeInputChains1_0,
/*3000*/          OPC_EmitInteger, MVT::i1, 0, 
/*3003*/          OPC_EmitInteger, MVT::i1, 0, 
/*3006*/          OPC_EmitInteger, MVT::i1, 0, 
/*3009*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3023*/        /*Scope*/ 8|128,2/*264*/, /*->3289*/
/*3025*/          OPC_CheckChild1Type, MVT::i32,
/*3027*/          OPC_Scope, 44, /*->3073*/ // 8 children in Scope
/*3029*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*3031*/            OPC_Scope, 19, /*->3052*/ // 2 children in Scope
/*3033*/              OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*3035*/              OPC_CheckPredicate, 41, // Predicate_load_param_exti8
/*3037*/              OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3039*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3042*/              OPC_EmitMergeInputChains1_0,
/*3043*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_load_param_exti8>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_8_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3052*/            /*Scope*/ 19, /*->3072*/
/*3053*/              OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*3055*/              OPC_CheckPredicate, 42, // Predicate_load_param_exti16
/*3057*/              OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3059*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3062*/              OPC_EmitMergeInputChains1_0,
/*3063*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_load_param_exti16>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_16_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3072*/            0, /*End of Scope*/
/*3073*/          /*Scope*/ 19, /*->3093*/
/*3074*/            OPC_CheckPredicate, 29, // Predicate_load
/*3076*/            OPC_CheckPredicate, 43, // Predicate_load_param
/*3078*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3080*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3083*/            OPC_EmitMergeInputChains1_0,
/*3084*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                    // Dst: (VTX_READ_PARAM_32_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3093*/          /*Scope*/ 44, /*->3138*/
/*3094*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*3096*/            OPC_Scope, 19, /*->3117*/ // 2 children in Scope
/*3098*/              OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*3100*/              OPC_CheckPredicate, 21, // Predicate_az_extloadi8_global
/*3102*/              OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3104*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3107*/              OPC_EmitMergeInputChains1_0,
/*3108*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_8_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3117*/            /*Scope*/ 19, /*->3137*/
/*3118*/              OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*3120*/              OPC_CheckPredicate, 26, // Predicate_az_extloadi16_global
/*3122*/              OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3124*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3127*/              OPC_EmitMergeInputChains1_0,
/*3128*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_16_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3137*/            0, /*End of Scope*/
/*3138*/          /*Scope*/ 19, /*->3158*/
/*3139*/            OPC_CheckPredicate, 29, // Predicate_load
/*3141*/            OPC_CheckPredicate, 30, // Predicate_global_load
/*3143*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3145*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3148*/            OPC_EmitMergeInputChains1_0,
/*3149*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                    // Dst: (VTX_READ_GLOBAL_32_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3158*/          /*Scope*/ 44, /*->3203*/
/*3159*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*3161*/            OPC_Scope, 19, /*->3182*/ // 2 children in Scope
/*3163*/              OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*3165*/              OPC_CheckPredicate, 41, // Predicate_load_param_exti8
/*3167*/              OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*3169*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3172*/              OPC_EmitMergeInputChains1_0,
/*3173*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_load_param_exti8>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_8_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3182*/            /*Scope*/ 19, /*->3202*/
/*3183*/              OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*3185*/              OPC_CheckPredicate, 42, // Predicate_load_param_exti16
/*3187*/              OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*3189*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3192*/              OPC_EmitMergeInputChains1_0,
/*3193*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_load_param_exti16>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_16_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3202*/            0, /*End of Scope*/
/*3203*/          /*Scope*/ 19, /*->3223*/
/*3204*/            OPC_CheckPredicate, 29, // Predicate_load
/*3206*/            OPC_CheckPredicate, 43, // Predicate_load_param
/*3208*/            OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*3210*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3213*/            OPC_EmitMergeInputChains1_0,
/*3214*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                    // Dst: (VTX_READ_PARAM_32_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3223*/          /*Scope*/ 44, /*->3268*/
/*3224*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*3226*/            OPC_Scope, 19, /*->3247*/ // 2 children in Scope
/*3228*/              OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*3230*/              OPC_CheckPredicate, 21, // Predicate_az_extloadi8_global
/*3232*/              OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*3234*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3237*/              OPC_EmitMergeInputChains1_0,
/*3238*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_8_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3247*/            /*Scope*/ 19, /*->3267*/
/*3248*/              OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*3250*/              OPC_CheckPredicate, 26, // Predicate_az_extloadi16_global
/*3252*/              OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*3254*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3257*/              OPC_EmitMergeInputChains1_0,
/*3258*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_16_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3267*/            0, /*End of Scope*/
/*3268*/          /*Scope*/ 19, /*->3288*/
/*3269*/            OPC_CheckPredicate, 29, // Predicate_load
/*3271*/            OPC_CheckPredicate, 30, // Predicate_global_load
/*3273*/            OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*3275*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3278*/            OPC_EmitMergeInputChains1_0,
/*3279*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                    // Dst: (VTX_READ_GLOBAL_32_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3288*/          0, /*End of Scope*/
/*3289*/        /*Scope*/ 49, /*->3339*/
/*3290*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*3292*/          OPC_CheckPredicate, 23, // Predicate_sextloadi8
/*3294*/          OPC_CheckPredicate, 44, // Predicate_sextloadi8_local
/*3296*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3298*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3301*/          OPC_EmitMergeInputChains1_0,
/*3302*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3305*/          OPC_EmitInteger, MVT::i1, 0, 
/*3308*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3320*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*3328*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_I8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 7, 
                  // Src: (ld:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_local>> - Complexity = 13
                  // Dst: (DS_READ_I8:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*3339*/        /*Scope*/ 49, /*->3389*/
/*3340*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*3342*/          OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*3344*/          OPC_CheckPredicate, 45, // Predicate_az_extloadi8_local
/*3346*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3348*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3351*/          OPC_EmitMergeInputChains1_0,
/*3352*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3355*/          OPC_EmitInteger, MVT::i1, 0, 
/*3358*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3370*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*3378*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_U8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 7, 
                  // Src: (ld:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_local>> - Complexity = 13
                  // Dst: (DS_READ_U8:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*3389*/        /*Scope*/ 49, /*->3439*/
/*3390*/          OPC_CheckPredicate, 22, // Predicate_sextload
/*3392*/          OPC_CheckPredicate, 27, // Predicate_sextloadi16
/*3394*/          OPC_CheckPredicate, 46, // Predicate_sextloadi16_local
/*3396*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3398*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3401*/          OPC_EmitMergeInputChains1_0,
/*3402*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3405*/          OPC_EmitInteger, MVT::i1, 0, 
/*3408*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3420*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*3428*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_I16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 7, 
                  // Src: (ld:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_local>> - Complexity = 13
                  // Dst: (DS_READ_I16:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*3439*/        /*Scope*/ 49, /*->3489*/
/*3440*/          OPC_CheckPredicate, 19, // Predicate_az_extload
/*3442*/          OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*3444*/          OPC_CheckPredicate, 47, // Predicate_az_extloadi16_local
/*3446*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3448*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3451*/          OPC_EmitMergeInputChains1_0,
/*3452*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3455*/          OPC_EmitInteger, MVT::i1, 0, 
/*3458*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3470*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*3478*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_U16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 7, 
                  // Src: (ld:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_local>> - Complexity = 13
                  // Dst: (DS_READ_U16:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*3489*/        /*Scope*/ 47, /*->3537*/
/*3490*/          OPC_CheckPredicate, 29, // Predicate_load
/*3492*/          OPC_CheckPredicate, 48, // Predicate_local_load
/*3494*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3496*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3499*/          OPC_EmitMergeInputChains1_0,
/*3500*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3503*/          OPC_EmitInteger, MVT::i1, 0, 
/*3506*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3518*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*3526*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_B32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 7, 
                  // Src: (ld:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>> - Complexity = 13
                  // Dst: (DS_READ_B32:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*3537*/        0, /*End of Scope*/
/*3538*/      /*Scope*/ 11|128,1/*139*/, /*->3679*/
/*3540*/        OPC_MoveChild, 1,
/*3542*/        OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*3545*/        OPC_RecordChild0, // #1 = $sbase
/*3546*/        OPC_RecordChild1, // #2 = $offset
/*3547*/        OPC_MoveChild, 1,
/*3549*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3552*/        OPC_Scope, 29, /*->3583*/ // 3 children in Scope
/*3554*/          OPC_CheckPredicate, 49, // Predicate_IMM8bitDWORD
/*3556*/          OPC_MoveParent,
/*3557*/          OPC_CheckType, MVT::i64,
/*3559*/          OPC_MoveParent,
/*3560*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*3562*/          OPC_CheckPredicate, 29, // Predicate_load
/*3564*/          OPC_CheckPredicate, 35, // Predicate_constant_load
/*3566*/          OPC_CheckType, MVT::i32,
/*3568*/          OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*3570*/          OPC_EmitMergeInputChains1_0,
/*3571*/          OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*3574*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ld:i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                  // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*3583*/        /*Scope*/ 29, /*->3613*/
/*3584*/          OPC_CheckPredicate, 50, // Predicate_IMM20bit
/*3586*/          OPC_MoveParent,
/*3587*/          OPC_CheckType, MVT::i64,
/*3589*/          OPC_MoveParent,
/*3590*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*3592*/          OPC_CheckPredicate, 29, // Predicate_load
/*3594*/          OPC_CheckPredicate, 35, // Predicate_constant_load
/*3596*/          OPC_CheckType, MVT::i32,
/*3598*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3600*/          OPC_EmitMergeInputChains1_0,
/*3601*/          OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*3604*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ld:i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                  // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*3613*/        /*Scope*/ 64, /*->3678*/
/*3614*/          OPC_CheckPredicate, 51, // Predicate_IMM32bit
/*3616*/          OPC_MoveParent,
/*3617*/          OPC_CheckType, MVT::i64,
/*3619*/          OPC_MoveParent,
/*3620*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*3622*/          OPC_CheckPredicate, 29, // Predicate_load
/*3624*/          OPC_CheckPredicate, 35, // Predicate_constant_load
/*3626*/          OPC_CheckType, MVT::i32,
/*3628*/          OPC_Scope, 23, /*->3653*/ // 2 children in Scope
/*3630*/            OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*3632*/            OPC_EmitMergeInputChains1_0,
/*3633*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*3636*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*3644*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 4, 
                    // Src: (ld:i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORD_SGPR:i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*3653*/          /*Scope*/ 23, /*->3677*/
/*3654*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3656*/            OPC_EmitMergeInputChains1_0,
/*3657*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*3660*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*3668*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 4, 
                    // Src: (ld:i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORD_SGPR:i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*3677*/          0, /*End of Scope*/
/*3678*/        0, /*End of Scope*/
/*3679*/      /*Scope*/ 44|128,3/*428*/, /*->4109*/
/*3681*/        OPC_RecordChild1, // #1 = $sbase
/*3682*/        OPC_Scope, 52|128,1/*180*/, /*->3865*/ // 2 children in Scope
/*3685*/          OPC_CheckChild1Type, MVT::i64,
/*3687*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*3689*/          OPC_Scope, 40, /*->3731*/ // 7 children in Scope
/*3691*/            OPC_CheckPredicate, 29, // Predicate_load
/*3693*/            OPC_CheckPredicate, 35, // Predicate_constant_load
/*3695*/            OPC_CheckType, MVT::i32,
/*3697*/            OPC_Scope, 15, /*->3714*/ // 2 children in Scope
/*3699*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*3701*/              OPC_EmitMergeInputChains1_0,
/*3702*/              OPC_EmitInteger, MVT::i32, 0, 
/*3705*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, 0:i32)
/*3714*/            /*Scope*/ 15, /*->3730*/
/*3715*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3717*/              OPC_EmitMergeInputChains1_0,
/*3718*/              OPC_EmitInteger, MVT::i32, 0, 
/*3721*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, 0:i32)
/*3730*/            0, /*End of Scope*/
/*3731*/          /*Scope*/ 19, /*->3751*/
/*3732*/            OPC_CheckPredicate, 22, // Predicate_sextload
/*3734*/            OPC_CheckPredicate, 23, // Predicate_sextloadi8
/*3736*/            OPC_CheckPredicate, 52, // Predicate_sextloadi8_flat
/*3738*/            OPC_CheckType, MVT::i32,
/*3740*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3742*/            OPC_EmitMergeInputChains1_0,
/*3743*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_SBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_SBYTE:i32 ?:i64:$ptr)
/*3751*/          /*Scope*/ 19, /*->3771*/
/*3752*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*3754*/            OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*3756*/            OPC_CheckPredicate, 53, // Predicate_az_extloadi8_flat
/*3758*/            OPC_CheckType, MVT::i32,
/*3760*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3762*/            OPC_EmitMergeInputChains1_0,
/*3763*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_UBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_UBYTE:i32 ?:i64:$ptr)
/*3771*/          /*Scope*/ 19, /*->3791*/
/*3772*/            OPC_CheckPredicate, 22, // Predicate_sextload
/*3774*/            OPC_CheckPredicate, 27, // Predicate_sextloadi16
/*3776*/            OPC_CheckPredicate, 54, // Predicate_sextloadi16_flat
/*3778*/            OPC_CheckType, MVT::i32,
/*3780*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3782*/            OPC_EmitMergeInputChains1_0,
/*3783*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_SSHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_SSHORT:i32 ?:i64:$ptr)
/*3791*/          /*Scope*/ 19, /*->3811*/
/*3792*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*3794*/            OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*3796*/            OPC_CheckPredicate, 55, // Predicate_az_extloadi16_flat
/*3798*/            OPC_CheckType, MVT::i32,
/*3800*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3802*/            OPC_EmitMergeInputChains1_0,
/*3803*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_USHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_USHORT:i32 ?:i64:$ptr)
/*3811*/          /*Scope*/ 32, /*->3844*/
/*3812*/            OPC_CheckPredicate, 29, // Predicate_load
/*3814*/            OPC_CheckPredicate, 56, // Predicate_flat_load
/*3816*/            OPC_SwitchType /*2 cases */, 11, MVT::i32,// ->3830
/*3819*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3821*/              OPC_EmitMergeInputChains1_0,
/*3822*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                      // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                      // Dst: (FLAT_LOAD_DWORD:i32 ?:i64:$ptr)
/*3830*/            /*SwitchType*/ 11, MVT::i64,// ->3843
/*3832*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3834*/              OPC_EmitMergeInputChains1_0,
/*3835*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                      // Src: (ld:i64 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                      // Dst: (FLAT_LOAD_DWORDX2:i64 ?:i64:$ptr)
/*3843*/            0, // EndSwitchType
/*3844*/          /*Scope*/ 19, /*->3864*/
/*3845*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*3847*/            OPC_CheckPredicate, 57, // Predicate_az_extloadi32
/*3849*/            OPC_CheckPredicate, 58, // Predicate_az_extloadi32_flat
/*3851*/            OPC_CheckType, MVT::i64,
/*3853*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3855*/            OPC_EmitMergeInputChains1_0,
/*3856*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                    // Src: (ld:i64 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi32>><<P:Predicate_az_extloadi32_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORDX2:i64 ?:i64:$ptr)
/*3864*/          0, /*End of Scope*/
/*3865*/        /*Scope*/ 113|128,1/*241*/, /*->4108*/
/*3867*/          OPC_CheckChild1Type, MVT::i32,
/*3869*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*3871*/          OPC_CheckType, MVT::i32,
/*3873*/          OPC_Scope, 44, /*->3919*/ // 5 children in Scope
/*3875*/            OPC_CheckPredicate, 29, // Predicate_load
/*3877*/            OPC_CheckPredicate, 48, // Predicate_local_load
/*3879*/            OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*3881*/            OPC_EmitMergeInputChains1_0,
/*3882*/            OPC_EmitInteger, MVT::i32, 0, 
/*3885*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3897*/            OPC_EmitInteger, MVT::i32, 1, 
/*3900*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*3903*/            OPC_EmitInteger, MVT::i32, 0, 
/*3906*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 R600_Reg32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>> - Complexity = 4
                    // Dst: (LDS_READ_RET:i32 R600_Reg32:i32:$src0)
/*3919*/          /*Scope*/ 46, /*->3966*/
/*3920*/            OPC_CheckPredicate, 22, // Predicate_sextload
/*3922*/            OPC_CheckPredicate, 23, // Predicate_sextloadi8
/*3924*/            OPC_CheckPredicate, 44, // Predicate_sextloadi8_local
/*3926*/            OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*3928*/            OPC_EmitMergeInputChains1_0,
/*3929*/            OPC_EmitInteger, MVT::i32, 0, 
/*3932*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3944*/            OPC_EmitInteger, MVT::i32, 1, 
/*3947*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*3950*/            OPC_EmitInteger, MVT::i32, 0, 
/*3953*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_BYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_local>> - Complexity = 4
                    // Dst: (LDS_BYTE_READ_RET:i32 i32:i32:$src0)
/*3966*/          /*Scope*/ 46, /*->4013*/
/*3967*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*3969*/            OPC_CheckPredicate, 20, // Predicate_az_extloadi8
/*3971*/            OPC_CheckPredicate, 45, // Predicate_az_extloadi8_local
/*3973*/            OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*3975*/            OPC_EmitMergeInputChains1_0,
/*3976*/            OPC_EmitInteger, MVT::i32, 0, 
/*3979*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3991*/            OPC_EmitInteger, MVT::i32, 1, 
/*3994*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*3997*/            OPC_EmitInteger, MVT::i32, 0, 
/*4000*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_UBYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_local>> - Complexity = 4
                    // Dst: (LDS_UBYTE_READ_RET:i32 i32:i32:$src0)
/*4013*/          /*Scope*/ 46, /*->4060*/
/*4014*/            OPC_CheckPredicate, 22, // Predicate_sextload
/*4016*/            OPC_CheckPredicate, 27, // Predicate_sextloadi16
/*4018*/            OPC_CheckPredicate, 46, // Predicate_sextloadi16_local
/*4020*/            OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4022*/            OPC_EmitMergeInputChains1_0,
/*4023*/            OPC_EmitInteger, MVT::i32, 0, 
/*4026*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4038*/            OPC_EmitInteger, MVT::i32, 1, 
/*4041*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4044*/            OPC_EmitInteger, MVT::i32, 0, 
/*4047*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_SHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_local>> - Complexity = 4
                    // Dst: (LDS_SHORT_READ_RET:i32 i32:i32:$src0)
/*4060*/          /*Scope*/ 46, /*->4107*/
/*4061*/            OPC_CheckPredicate, 19, // Predicate_az_extload
/*4063*/            OPC_CheckPredicate, 25, // Predicate_az_extloadi16
/*4065*/            OPC_CheckPredicate, 47, // Predicate_az_extloadi16_local
/*4067*/            OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4069*/            OPC_EmitMergeInputChains1_0,
/*4070*/            OPC_EmitInteger, MVT::i32, 0, 
/*4073*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4085*/            OPC_EmitInteger, MVT::i32, 1, 
/*4088*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4091*/            OPC_EmitInteger, MVT::i32, 0, 
/*4094*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_USHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_local>> - Complexity = 4
                    // Dst: (LDS_USHORT_READ_RET:i32 i32:i32:$src0)
/*4107*/          0, /*End of Scope*/
/*4108*/        0, /*End of Scope*/
/*4109*/      /*Scope*/ 11|128,1/*139*/, /*->4250*/
/*4111*/        OPC_MoveChild, 1,
/*4113*/        OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*4116*/        OPC_RecordChild0, // #1 = $sbase
/*4117*/        OPC_RecordChild1, // #2 = $offset
/*4118*/        OPC_MoveChild, 1,
/*4120*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4123*/        OPC_Scope, 29, /*->4154*/ // 3 children in Scope
/*4125*/          OPC_CheckPredicate, 49, // Predicate_IMM8bitDWORD
/*4127*/          OPC_MoveParent,
/*4128*/          OPC_CheckType, MVT::i64,
/*4130*/          OPC_MoveParent,
/*4131*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*4133*/          OPC_CheckPredicate, 29, // Predicate_load
/*4135*/          OPC_CheckPredicate, 35, // Predicate_constant_load
/*4137*/          OPC_CheckType, MVT::f32,
/*4139*/          OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4141*/          OPC_EmitMergeInputChains1_0,
/*4142*/          OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*4145*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 3, 
                  // Src: (ld:f32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                  // Dst: (S_LOAD_DWORD_IMM:f32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*4154*/        /*Scope*/ 29, /*->4184*/
/*4155*/          OPC_CheckPredicate, 50, // Predicate_IMM20bit
/*4157*/          OPC_MoveParent,
/*4158*/          OPC_CheckType, MVT::i64,
/*4160*/          OPC_MoveParent,
/*4161*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*4163*/          OPC_CheckPredicate, 29, // Predicate_load
/*4165*/          OPC_CheckPredicate, 35, // Predicate_constant_load
/*4167*/          OPC_CheckType, MVT::f32,
/*4169*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4171*/          OPC_EmitMergeInputChains1_0,
/*4172*/          OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4175*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 3, 
                  // Src: (ld:f32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                  // Dst: (S_LOAD_DWORD_IMM:f32 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*4184*/        /*Scope*/ 64, /*->4249*/
/*4185*/          OPC_CheckPredicate, 51, // Predicate_IMM32bit
/*4187*/          OPC_MoveParent,
/*4188*/          OPC_CheckType, MVT::i64,
/*4190*/          OPC_MoveParent,
/*4191*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*4193*/          OPC_CheckPredicate, 29, // Predicate_load
/*4195*/          OPC_CheckPredicate, 35, // Predicate_constant_load
/*4197*/          OPC_CheckType, MVT::f32,
/*4199*/          OPC_Scope, 23, /*->4224*/ // 2 children in Scope
/*4201*/            OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4203*/            OPC_EmitMergeInputChains1_0,
/*4204*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4207*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*4215*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4, 
                    // Src: (ld:f32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORD_SGPR:f32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*4224*/          /*Scope*/ 23, /*->4248*/
/*4225*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4227*/            OPC_EmitMergeInputChains1_0,
/*4228*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4231*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*4239*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4, 
                    // Src: (ld:f32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORD_SGPR:f32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*4248*/          0, /*End of Scope*/
/*4249*/        0, /*End of Scope*/
/*4250*/      /*Scope*/ 14|128,4/*526*/, /*->4778*/
/*4252*/        OPC_RecordChild1, // #1 = $sbase
/*4253*/        OPC_Scope, 44, /*->4299*/ // 2 children in Scope
/*4255*/          OPC_CheckChild1Type, MVT::i64,
/*4257*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*4259*/          OPC_CheckPredicate, 29, // Predicate_load
/*4261*/          OPC_CheckPredicate, 35, // Predicate_constant_load
/*4263*/          OPC_CheckType, MVT::f32,
/*4265*/          OPC_Scope, 15, /*->4282*/ // 2 children in Scope
/*4267*/            OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4269*/            OPC_EmitMergeInputChains1_0,
/*4270*/            OPC_EmitInteger, MVT::i32, 0, 
/*4273*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 2, 
                    // Src: (ld:f32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                    // Dst: (S_LOAD_DWORD_IMM:f32 ?:i64:$sbase, 0:i32)
/*4282*/          /*Scope*/ 15, /*->4298*/
/*4283*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4285*/            OPC_EmitMergeInputChains1_0,
/*4286*/            OPC_EmitInteger, MVT::i32, 0, 
/*4289*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 2, 
                    // Src: (ld:f32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                    // Dst: (S_LOAD_DWORD_IMM:f32 ?:i64:$sbase, 0:i32)
/*4298*/          0, /*End of Scope*/
/*4299*/        /*Scope*/ 92|128,3/*476*/, /*->4777*/
/*4301*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*4303*/          OPC_CheckPredicate, 29, // Predicate_load
/*4305*/          OPC_Scope, 49, /*->4356*/ // 7 children in Scope
/*4307*/            OPC_CheckPredicate, 48, // Predicate_local_load
/*4309*/            OPC_CheckPredicate, 59, // Predicate_local_load_aligned8bytes
/*4311*/            OPC_CheckType, MVT::v2i32,
/*4313*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4315*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*4318*/            OPC_EmitMergeInputChains1_0,
/*4319*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*4322*/            OPC_EmitInteger, MVT::i1, 0, 
/*4325*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4337*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*4345*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_B64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 2, 4, 5, 7, 
                    // Src: (ld:v2i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>><<P:Predicate_local_load_aligned8bytes>> - Complexity = 113
                    // Dst: (DS_READ_B64:v2i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*4356*/          /*Scope*/ 48, /*->4405*/
/*4357*/            OPC_CheckPredicate, 30, // Predicate_global_load
/*4359*/            OPC_SwitchType /*2 cases */, 20, MVT::v2i32,// ->4382
/*4362*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4364*/              OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*4367*/              OPC_EmitMergeInputChains1_0,
/*4368*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                      // Src: (ld:v2i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 28
                      // Dst: (BUFFER_LOAD_DWORDX2_ADDR64:v2i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*4382*/            /*SwitchType*/ 20, MVT::v4i32,// ->4404
/*4384*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4386*/              OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*4389*/              OPC_EmitMergeInputChains1_0,
/*4390*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                      // Src: (ld:v4i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 28
                      // Dst: (BUFFER_LOAD_DWORDX4_ADDR64:v4i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*4404*/            0, // EndSwitchType
/*4405*/          /*Scope*/ 48, /*->4454*/
/*4406*/            OPC_CheckPredicate, 35, // Predicate_constant_load
/*4408*/            OPC_SwitchType /*2 cases */, 20, MVT::v2i32,// ->4431
/*4411*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4413*/              OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*4416*/              OPC_EmitMergeInputChains1_0,
/*4417*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                      // Src: (ld:v2i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 28
                      // Dst: (BUFFER_LOAD_DWORDX2_ADDR64:v2i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*4431*/            /*SwitchType*/ 20, MVT::v4i32,// ->4453
/*4433*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4435*/              OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*4438*/              OPC_EmitMergeInputChains1_0,
/*4439*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                      // Src: (ld:v4i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 28
                      // Dst: (BUFFER_LOAD_DWORDX4_ADDR64:v4i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*4453*/            0, // EndSwitchType
/*4454*/          /*Scope*/ 46, /*->4501*/
/*4455*/            OPC_CheckPredicate, 30, // Predicate_global_load
/*4457*/            OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->4479
/*4460*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4462*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*4465*/              OPC_EmitMergeInputChains1_0,
/*4466*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                      // Src: (ld:v2i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 25
                      // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*4479*/            /*SwitchType*/ 19, MVT::v4i32,// ->4500
/*4481*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4483*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*4486*/              OPC_EmitMergeInputChains1_0,
/*4487*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                      // Src: (ld:v4i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 25
                      // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*4500*/            0, // EndSwitchType
/*4501*/          /*Scope*/ 66, /*->4568*/
/*4502*/            OPC_CheckPredicate, 40, // Predicate_load_private
/*4504*/            OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->4536
/*4507*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4509*/              OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*4512*/              OPC_EmitMergeInputChains1_0,
/*4513*/              OPC_EmitInteger, MVT::i1, 0, 
/*4516*/              OPC_EmitInteger, MVT::i1, 0, 
/*4519*/              OPC_EmitInteger, MVT::i1, 0, 
/*4522*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                      // Src: (ld:v2i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                      // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*4536*/            /*SwitchType*/ 29, MVT::v4i32,// ->4567
/*4538*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4540*/              OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*4543*/              OPC_EmitMergeInputChains1_0,
/*4544*/              OPC_EmitInteger, MVT::i1, 0, 
/*4547*/              OPC_EmitInteger, MVT::i1, 0, 
/*4550*/              OPC_EmitInteger, MVT::i1, 0, 
/*4553*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                      // Src: (ld:v4i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                      // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*4567*/            0, // EndSwitchType
/*4568*/          /*Scope*/ 45, /*->4614*/
/*4569*/            OPC_CheckPredicate, 48, // Predicate_local_load
/*4571*/            OPC_CheckType, MVT::v2i32,
/*4573*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4575*/            OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectDS64Bit4ByteAligned:$ #2 #3 #4
/*4578*/            OPC_EmitMergeInputChains1_0,
/*4579*/            OPC_EmitInteger, MVT::i1, 0, 
/*4582*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4594*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*4602*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ2_B32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 3, 4, 5, 7, 
                    // Src: (ld:v2i32 (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>> - Complexity = 16
                    // Dst: (DS_READ2_B32:v2i32 ?:i32:$ptr, ?:i8:$offset0, ?:i8:$offset1, 0:i1, (S_MOV_B32:i32 -1:i32))
/*4614*/          /*Scope*/ 32|128,1/*160*/, /*->4776*/
/*4616*/            OPC_CheckChild1Type, MVT::i32,
/*4618*/            OPC_Scope, 38, /*->4658*/ // 4 children in Scope
/*4620*/              OPC_CheckPredicate, 43, // Predicate_load_param
/*4622*/              OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->4640
/*4625*/                OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4627*/                OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4630*/                OPC_EmitMergeInputChains1_0,
/*4631*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                        // Dst: (VTX_READ_PARAM_64_eg:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*4640*/              /*SwitchType*/ 15, MVT::v4i32,// ->4657
/*4642*/                OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4644*/                OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4647*/                OPC_EmitMergeInputChains1_0,
/*4648*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                        // Dst: (VTX_READ_PARAM_128_eg:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*4657*/              0, // EndSwitchType
/*4658*/            /*Scope*/ 38, /*->4697*/
/*4659*/              OPC_CheckPredicate, 30, // Predicate_global_load
/*4661*/              OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->4679
/*4664*/                OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4666*/                OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4669*/                OPC_EmitMergeInputChains1_0,
/*4670*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                        // Dst: (VTX_READ_GLOBAL_64_eg:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*4679*/              /*SwitchType*/ 15, MVT::v4i32,// ->4696
/*4681*/                OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4683*/                OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4686*/                OPC_EmitMergeInputChains1_0,
/*4687*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                        // Dst: (VTX_READ_GLOBAL_128_eg:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*4696*/              0, // EndSwitchType
/*4697*/            /*Scope*/ 38, /*->4736*/
/*4698*/              OPC_CheckPredicate, 43, // Predicate_load_param
/*4700*/              OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->4718
/*4703*/                OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*4705*/                OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4708*/                OPC_EmitMergeInputChains1_0,
/*4709*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                        // Dst: (VTX_READ_PARAM_64_cm:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*4718*/              /*SwitchType*/ 15, MVT::v4i32,// ->4735
/*4720*/                OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*4722*/                OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4725*/                OPC_EmitMergeInputChains1_0,
/*4726*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                        // Dst: (VTX_READ_PARAM_128_cm:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*4735*/              0, // EndSwitchType
/*4736*/            /*Scope*/ 38, /*->4775*/
/*4737*/              OPC_CheckPredicate, 30, // Predicate_global_load
/*4739*/              OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->4757
/*4742*/                OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*4744*/                OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4747*/                OPC_EmitMergeInputChains1_0,
/*4748*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                        // Dst: (VTX_READ_GLOBAL_64_cm:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*4757*/              /*SwitchType*/ 15, MVT::v4i32,// ->4774
/*4759*/                OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*4761*/                OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4764*/                OPC_EmitMergeInputChains1_0,
/*4765*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                        // Dst: (VTX_READ_GLOBAL_128_cm:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*4774*/              0, // EndSwitchType
/*4775*/            0, /*End of Scope*/
/*4776*/          0, /*End of Scope*/
/*4777*/        0, /*End of Scope*/
/*4778*/      /*Scope*/ 106|128,3/*490*/, /*->5270*/
/*4780*/        OPC_MoveChild, 1,
/*4782*/        OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*4785*/        OPC_RecordChild0, // #1 = $sbase
/*4786*/        OPC_RecordChild1, // #2 = $offset
/*4787*/        OPC_MoveChild, 1,
/*4789*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4792*/        OPC_Scope, 99, /*->4893*/ // 3 children in Scope
/*4794*/          OPC_CheckPredicate, 49, // Predicate_IMM8bitDWORD
/*4796*/          OPC_MoveParent,
/*4797*/          OPC_CheckType, MVT::i64,
/*4799*/          OPC_MoveParent,
/*4800*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*4802*/          OPC_CheckPredicate, 29, // Predicate_load
/*4804*/          OPC_CheckPredicate, 35, // Predicate_constant_load
/*4806*/          OPC_SwitchType /*5 cases */, 15, MVT::v2i32,// ->4824
/*4809*/            OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4811*/            OPC_EmitMergeInputChains1_0,
/*4812*/            OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*4815*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v2i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*4824*/          /*SwitchType*/ 15, MVT::v4i32,// ->4841
/*4826*/            OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4828*/            OPC_EmitMergeInputChains1_0,
/*4829*/            OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*4832*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v4i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*4841*/          /*SwitchType*/ 15, MVT::v32i8,// ->4858
/*4843*/            OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4845*/            OPC_EmitMergeInputChains1_0,
/*4846*/            OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*4849*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v32i8 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX8_IMM:v32i8 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*4858*/          /*SwitchType*/ 15, MVT::v8i32,// ->4875
/*4860*/            OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4862*/            OPC_EmitMergeInputChains1_0,
/*4863*/            OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*4866*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v8i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*4875*/          /*SwitchType*/ 15, MVT::v16i32,// ->4892
/*4877*/            OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*4879*/            OPC_EmitMergeInputChains1_0,
/*4880*/            OPC_EmitNodeXForm, 3, 2, // as_dword_i32imm
/*4883*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v16i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM8bitDWORD>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, (as_dword_i32imm:i32 ?:i64:$offset))
/*4892*/          0, // EndSwitchType
/*4893*/        /*Scope*/ 99, /*->4993*/
/*4894*/          OPC_CheckPredicate, 50, // Predicate_IMM20bit
/*4896*/          OPC_MoveParent,
/*4897*/          OPC_CheckType, MVT::i64,
/*4899*/          OPC_MoveParent,
/*4900*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*4902*/          OPC_CheckPredicate, 29, // Predicate_load
/*4904*/          OPC_CheckPredicate, 35, // Predicate_constant_load
/*4906*/          OPC_SwitchType /*5 cases */, 15, MVT::v2i32,// ->4924
/*4909*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4911*/            OPC_EmitMergeInputChains1_0,
/*4912*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4915*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v2i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*4924*/          /*SwitchType*/ 15, MVT::v4i32,// ->4941
/*4926*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4928*/            OPC_EmitMergeInputChains1_0,
/*4929*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4932*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v4i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*4941*/          /*SwitchType*/ 15, MVT::v32i8,// ->4958
/*4943*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4945*/            OPC_EmitMergeInputChains1_0,
/*4946*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4949*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v32i8 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX8_IMM:v32i8 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*4958*/          /*SwitchType*/ 15, MVT::v8i32,// ->4975
/*4960*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4962*/            OPC_EmitMergeInputChains1_0,
/*4963*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4966*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v8i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*4975*/          /*SwitchType*/ 15, MVT::v16i32,// ->4992
/*4977*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4979*/            OPC_EmitMergeInputChains1_0,
/*4980*/            OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*4983*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 3, 
                    // Src: (ld:v16i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM20bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                    // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, (as_i32imm:i32 ?:i64:$offset))
/*4992*/          0, // EndSwitchType
/*4993*/        /*Scope*/ 18|128,2/*274*/, /*->5269*/
/*4995*/          OPC_CheckPredicate, 51, // Predicate_IMM32bit
/*4997*/          OPC_MoveParent,
/*4998*/          OPC_CheckType, MVT::i64,
/*5000*/          OPC_MoveParent,
/*5001*/          OPC_CheckPredicate, 18, // Predicate_unindexedload
/*5003*/          OPC_CheckPredicate, 29, // Predicate_load
/*5005*/          OPC_CheckPredicate, 35, // Predicate_constant_load
/*5007*/          OPC_SwitchType /*5 cases */, 50, MVT::v2i32,// ->5060
/*5010*/            OPC_Scope, 23, /*->5035*/ // 2 children in Scope
/*5012*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5014*/              OPC_EmitMergeInputChains1_0,
/*5015*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5018*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5026*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v2i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX2_SGPR:v2i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5035*/            /*Scope*/ 23, /*->5059*/
/*5036*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5038*/              OPC_EmitMergeInputChains1_0,
/*5039*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5042*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5050*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v2i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX2_SGPR:v2i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5059*/            0, /*End of Scope*/
/*5060*/          /*SwitchType*/ 50, MVT::v4i32,// ->5112
/*5062*/            OPC_Scope, 23, /*->5087*/ // 2 children in Scope
/*5064*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5066*/              OPC_EmitMergeInputChains1_0,
/*5067*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5070*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5078*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v4i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX4_SGPR:v4i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5087*/            /*Scope*/ 23, /*->5111*/
/*5088*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5090*/              OPC_EmitMergeInputChains1_0,
/*5091*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5094*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5102*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v4i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX4_SGPR:v4i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5111*/            0, /*End of Scope*/
/*5112*/          /*SwitchType*/ 50, MVT::v32i8,// ->5164
/*5114*/            OPC_Scope, 23, /*->5139*/ // 2 children in Scope
/*5116*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5118*/              OPC_EmitMergeInputChains1_0,
/*5119*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5122*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5130*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v32i8 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX8_SGPR:v32i8 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5139*/            /*Scope*/ 23, /*->5163*/
/*5140*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5142*/              OPC_EmitMergeInputChains1_0,
/*5143*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5146*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5154*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v32i8 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX8_SGPR:v32i8 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5163*/            0, /*End of Scope*/
/*5164*/          /*SwitchType*/ 50, MVT::v8i32,// ->5216
/*5166*/            OPC_Scope, 23, /*->5191*/ // 2 children in Scope
/*5168*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5170*/              OPC_EmitMergeInputChains1_0,
/*5171*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5174*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5182*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v8i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX8_SGPR:v8i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5191*/            /*Scope*/ 23, /*->5215*/
/*5192*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5194*/              OPC_EmitMergeInputChains1_0,
/*5195*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5198*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5206*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v8i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX8_SGPR:v8i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5215*/            0, /*End of Scope*/
/*5216*/          /*SwitchType*/ 50, MVT::v16i32,// ->5268
/*5218*/            OPC_Scope, 23, /*->5243*/ // 2 children in Scope
/*5220*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5222*/              OPC_EmitMergeInputChains1_0,
/*5223*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5226*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5234*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v16i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX16_SGPR:v16i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5243*/            /*Scope*/ 23, /*->5267*/
/*5244*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5246*/              OPC_EmitMergeInputChains1_0,
/*5247*/              OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*5250*/              OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*5258*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 4, 
                      // Src: (ld:v16i32 (add:i64 i64:i64:$sbase, (imm:i64)<<P:Predicate_IMM32bit>>:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 11
                      // Dst: (S_LOAD_DWORDX16_SGPR:v16i32 ?:i64:$sbase, (S_MOV_B32:i32 (as_i32imm:i32 ?:i64:$offset)))
/*5267*/            0, /*End of Scope*/
/*5268*/          0, // EndSwitchType
/*5269*/        0, /*End of Scope*/
/*5270*/      /*Scope*/ 98|128,1/*226*/, /*->5498*/
/*5272*/        OPC_RecordChild1, // #1 = $sbase
/*5273*/        OPC_CheckChild1Type, MVT::i64,
/*5275*/        OPC_CheckPredicate, 18, // Predicate_unindexedload
/*5277*/        OPC_CheckPredicate, 29, // Predicate_load
/*5279*/        OPC_Scope, 56|128,1/*184*/, /*->5466*/ // 2 children in Scope
/*5282*/          OPC_CheckPredicate, 35, // Predicate_constant_load
/*5284*/          OPC_SwitchType /*5 cases */, 34, MVT::v2i32,// ->5321
/*5287*/            OPC_Scope, 15, /*->5304*/ // 2 children in Scope
/*5289*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5291*/              OPC_EmitMergeInputChains1_0,
/*5292*/              OPC_EmitInteger, MVT::i32, 0, 
/*5295*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v2i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, 0:i32)
/*5304*/            /*Scope*/ 15, /*->5320*/
/*5305*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5307*/              OPC_EmitMergeInputChains1_0,
/*5308*/              OPC_EmitInteger, MVT::i32, 0, 
/*5311*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v2i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, 0:i32)
/*5320*/            0, /*End of Scope*/
/*5321*/          /*SwitchType*/ 34, MVT::v4i32,// ->5357
/*5323*/            OPC_Scope, 15, /*->5340*/ // 2 children in Scope
/*5325*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5327*/              OPC_EmitMergeInputChains1_0,
/*5328*/              OPC_EmitInteger, MVT::i32, 0, 
/*5331*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v4i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, 0:i32)
/*5340*/            /*Scope*/ 15, /*->5356*/
/*5341*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5343*/              OPC_EmitMergeInputChains1_0,
/*5344*/              OPC_EmitInteger, MVT::i32, 0, 
/*5347*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v4i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, 0:i32)
/*5356*/            0, /*End of Scope*/
/*5357*/          /*SwitchType*/ 34, MVT::v32i8,// ->5393
/*5359*/            OPC_Scope, 15, /*->5376*/ // 2 children in Scope
/*5361*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5363*/              OPC_EmitMergeInputChains1_0,
/*5364*/              OPC_EmitInteger, MVT::i32, 0, 
/*5367*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v32i8 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX8_IMM:v32i8 ?:i64:$sbase, 0:i32)
/*5376*/            /*Scope*/ 15, /*->5392*/
/*5377*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5379*/              OPC_EmitMergeInputChains1_0,
/*5380*/              OPC_EmitInteger, MVT::i32, 0, 
/*5383*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v32i8 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX8_IMM:v32i8 ?:i64:$sbase, 0:i32)
/*5392*/            0, /*End of Scope*/
/*5393*/          /*SwitchType*/ 34, MVT::v8i32,// ->5429
/*5395*/            OPC_Scope, 15, /*->5412*/ // 2 children in Scope
/*5397*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5399*/              OPC_EmitMergeInputChains1_0,
/*5400*/              OPC_EmitInteger, MVT::i32, 0, 
/*5403*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v8i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, 0:i32)
/*5412*/            /*Scope*/ 15, /*->5428*/
/*5413*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5415*/              OPC_EmitMergeInputChains1_0,
/*5416*/              OPC_EmitInteger, MVT::i32, 0, 
/*5419*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v8i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, 0:i32)
/*5428*/            0, /*End of Scope*/
/*5429*/          /*SwitchType*/ 34, MVT::v16i32,// ->5465
/*5431*/            OPC_Scope, 15, /*->5448*/ // 2 children in Scope
/*5433*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*5435*/              OPC_EmitMergeInputChains1_0,
/*5436*/              OPC_EmitInteger, MVT::i32, 0, 
/*5439*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v16i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, 0:i32)
/*5448*/            /*Scope*/ 15, /*->5464*/
/*5449*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5451*/              OPC_EmitMergeInputChains1_0,
/*5452*/              OPC_EmitInteger, MVT::i32, 0, 
/*5455*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 1, 2, 
                      // Src: (ld:v16i32 i64:i64:$sbase)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 4
                      // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, 0:i32)
/*5464*/            0, /*End of Scope*/
/*5465*/          0, // EndSwitchType
/*5466*/        /*Scope*/ 30, /*->5497*/
/*5467*/          OPC_CheckPredicate, 56, // Predicate_flat_load
/*5469*/          OPC_SwitchType /*2 cases */, 11, MVT::v2i32,// ->5483
/*5472*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5474*/            OPC_EmitMergeInputChains1_0,
/*5475*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 1, 
                    // Src: (ld:v2i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORDX2:v2i32 ?:i64:$ptr)
/*5483*/          /*SwitchType*/ 11, MVT::v4i32,// ->5496
/*5485*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5487*/            OPC_EmitMergeInputChains1_0,
/*5488*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 1, 
                    // Src: (ld:v4i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORDX4:v4i32 ?:i64:$ptr)
/*5496*/          0, // EndSwitchType
/*5497*/        0, /*End of Scope*/
/*5498*/      0, /*End of Scope*/
/*5499*/    /*SwitchOpcode*/ 14|128,10/*1294*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->6797
/*5503*/      OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*5504*/      OPC_Scope, 79, /*->5585*/ // 12 children in Scope
/*5506*/        OPC_CheckChild1Integer, 75|128,34/*4427*/, 
/*5509*/        OPC_RecordChild2, // #1 = $en
/*5510*/        OPC_MoveChild, 2,
/*5512*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5515*/        OPC_MoveParent,
/*5516*/        OPC_RecordChild3, // #2 = $vm
/*5517*/        OPC_MoveChild, 3,
/*5519*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5522*/        OPC_MoveParent,
/*5523*/        OPC_RecordChild4, // #3 = $done
/*5524*/        OPC_MoveChild, 4,
/*5526*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5529*/        OPC_MoveParent,
/*5530*/        OPC_RecordChild5, // #4 = $tgt
/*5531*/        OPC_MoveChild, 5,
/*5533*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5536*/        OPC_MoveParent,
/*5537*/        OPC_RecordChild6, // #5 = $compr
/*5538*/        OPC_MoveChild, 6,
/*5540*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5543*/        OPC_MoveParent,
/*5544*/        OPC_RecordChild7, // #6 = $src0
/*5545*/        OPC_MoveChild, 8,
/*5547*/        OPC_RecordNode, // #7 = $src1
/*5548*/        OPC_MoveParent,
/*5549*/        OPC_MoveChild, 9,
/*5551*/        OPC_RecordNode, // #8 = $src2
/*5552*/        OPC_MoveParent,
/*5553*/        OPC_MoveChild, 10,
/*5555*/        OPC_RecordNode, // #9 = $src3
/*5556*/        OPC_MoveParent,
/*5557*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5559*/        OPC_EmitMergeInputChains1_0,
/*5560*/        OPC_EmitConvertToTarget, 1,
/*5562*/        OPC_EmitConvertToTarget, 4,
/*5564*/        OPC_EmitConvertToTarget, 5,
/*5566*/        OPC_EmitConvertToTarget, 3,
/*5568*/        OPC_EmitConvertToTarget, 2,
/*5570*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP), 0|OPFL_Chain,
                    0/*#VTs*/, 9/*#Ops*/, 10, 11, 12, 13, 14, 6, 7, 8, 9, 
                // Src: (intrinsic_void 4427:iPTR, (imm:i32):$en, (imm:i32):$vm, (imm:i32):$done, (imm:i32):$tgt, (imm:i32):$compr, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3) - Complexity = 23
                // Dst: (EXP (imm:i32):$en, (imm:i32):$tgt, (imm:i32):$compr, (imm:i32):$done, (imm:i32):$vm, ?:f32:$src0, ?:f32:$src1, ?:f32:$src2, ?:f32:$src3)
/*5585*/      /*Scope*/ 77|128,2/*333*/, /*->5920*/
/*5587*/        OPC_CheckChild1Integer, 60|128,34/*4412*/, 
/*5590*/        OPC_RecordChild2, // #1 = $src
/*5591*/        OPC_RecordChild3, // #2 = $arraybase
/*5592*/        OPC_MoveChild, 3,
/*5594*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5597*/        OPC_MoveParent,
/*5598*/        OPC_Scope, 79, /*->5679*/ // 4 children in Scope
/*5600*/          OPC_CheckChild4Integer, 0, 
/*5602*/          OPC_RecordChild5, // #3 = $mask
/*5603*/          OPC_MoveChild, 5,
/*5605*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5608*/          OPC_MoveParent,
/*5609*/          OPC_Scope, 33, /*->5644*/ // 2 children in Scope
/*5611*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5613*/            OPC_EmitMergeInputChains1_0,
/*5614*/            OPC_EmitInteger, MVT::i32, 0, 
/*5617*/            OPC_EmitConvertToTarget, 2,
/*5619*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5623*/            OPC_EmitConvertToTarget, 3,
/*5625*/            OPC_EmitInteger, MVT::i32, 32, 
/*5628*/            OPC_EmitInteger, MVT::i32, 0, 
/*5631*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4412:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 32:i32, 0:i32)
/*5644*/          /*Scope*/ 33, /*->5678*/
/*5645*/            OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5647*/            OPC_EmitMergeInputChains1_0,
/*5648*/            OPC_EmitInteger, MVT::i32, 0, 
/*5651*/            OPC_EmitConvertToTarget, 2,
/*5653*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5657*/            OPC_EmitConvertToTarget, 3,
/*5659*/            OPC_EmitInteger, MVT::i32, 64, 
/*5662*/            OPC_EmitInteger, MVT::i32, 0, 
/*5665*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4412:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 64:i32, 0:i32)
/*5678*/          0, /*End of Scope*/
/*5679*/        /*Scope*/ 79, /*->5759*/
/*5680*/          OPC_CheckChild4Integer, 1, 
/*5682*/          OPC_RecordChild5, // #3 = $mask
/*5683*/          OPC_MoveChild, 5,
/*5685*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5688*/          OPC_MoveParent,
/*5689*/          OPC_Scope, 33, /*->5724*/ // 2 children in Scope
/*5691*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5693*/            OPC_EmitMergeInputChains1_0,
/*5694*/            OPC_EmitInteger, MVT::i32, 0, 
/*5697*/            OPC_EmitConvertToTarget, 2,
/*5699*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5703*/            OPC_EmitConvertToTarget, 3,
/*5705*/            OPC_EmitInteger, MVT::i32, 33, 
/*5708*/            OPC_EmitInteger, MVT::i32, 0, 
/*5711*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4412:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 33:i32, 0:i32)
/*5724*/          /*Scope*/ 33, /*->5758*/
/*5725*/            OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5727*/            OPC_EmitMergeInputChains1_0,
/*5728*/            OPC_EmitInteger, MVT::i32, 0, 
/*5731*/            OPC_EmitConvertToTarget, 2,
/*5733*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5737*/            OPC_EmitConvertToTarget, 3,
/*5739*/            OPC_EmitInteger, MVT::i32, 65, 
/*5742*/            OPC_EmitInteger, MVT::i32, 0, 
/*5745*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4412:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 65:i32, 0:i32)
/*5758*/          0, /*End of Scope*/
/*5759*/        /*Scope*/ 79, /*->5839*/
/*5760*/          OPC_CheckChild4Integer, 2, 
/*5762*/          OPC_RecordChild5, // #3 = $mask
/*5763*/          OPC_MoveChild, 5,
/*5765*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5768*/          OPC_MoveParent,
/*5769*/          OPC_Scope, 33, /*->5804*/ // 2 children in Scope
/*5771*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5773*/            OPC_EmitMergeInputChains1_0,
/*5774*/            OPC_EmitInteger, MVT::i32, 0, 
/*5777*/            OPC_EmitConvertToTarget, 2,
/*5779*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5783*/            OPC_EmitConvertToTarget, 3,
/*5785*/            OPC_EmitInteger, MVT::i32, 34, 
/*5788*/            OPC_EmitInteger, MVT::i32, 0, 
/*5791*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4412:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 34:i32, 0:i32)
/*5804*/          /*Scope*/ 33, /*->5838*/
/*5805*/            OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5807*/            OPC_EmitMergeInputChains1_0,
/*5808*/            OPC_EmitInteger, MVT::i32, 0, 
/*5811*/            OPC_EmitConvertToTarget, 2,
/*5813*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5817*/            OPC_EmitConvertToTarget, 3,
/*5819*/            OPC_EmitInteger, MVT::i32, 66, 
/*5822*/            OPC_EmitInteger, MVT::i32, 0, 
/*5825*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4412:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 66:i32, 0:i32)
/*5838*/          0, /*End of Scope*/
/*5839*/        /*Scope*/ 79, /*->5919*/
/*5840*/          OPC_CheckChild4Integer, 3, 
/*5842*/          OPC_RecordChild5, // #3 = $mask
/*5843*/          OPC_MoveChild, 5,
/*5845*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5848*/          OPC_MoveParent,
/*5849*/          OPC_Scope, 33, /*->5884*/ // 2 children in Scope
/*5851*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5853*/            OPC_EmitMergeInputChains1_0,
/*5854*/            OPC_EmitInteger, MVT::i32, 0, 
/*5857*/            OPC_EmitConvertToTarget, 2,
/*5859*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5863*/            OPC_EmitConvertToTarget, 3,
/*5865*/            OPC_EmitInteger, MVT::i32, 35, 
/*5868*/            OPC_EmitInteger, MVT::i32, 0, 
/*5871*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4412:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 35:i32, 0:i32)
/*5884*/          /*Scope*/ 33, /*->5918*/
/*5885*/            OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5887*/            OPC_EmitMergeInputChains1_0,
/*5888*/            OPC_EmitInteger, MVT::i32, 0, 
/*5891*/            OPC_EmitConvertToTarget, 2,
/*5893*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5897*/            OPC_EmitConvertToTarget, 3,
/*5899*/            OPC_EmitInteger, MVT::i32, 67, 
/*5902*/            OPC_EmitInteger, MVT::i32, 0, 
/*5905*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4412:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 67:i32, 0:i32)
/*5918*/          0, /*End of Scope*/
/*5919*/        0, /*End of Scope*/
/*5920*/      /*Scope*/ 90|128,1/*218*/, /*->6140*/
/*5922*/        OPC_CheckChild1Integer, 57|128,34/*4409*/, 
/*5925*/        OPC_Scope, 104, /*->6031*/ // 2 children in Scope
/*5927*/          OPC_CheckChild2Integer, 1, 
/*5929*/          OPC_Scope, 49, /*->5980*/ // 2 children in Scope
/*5931*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5933*/            OPC_EmitMergeInputChains1_0,
/*5934*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*5941*/            OPC_EmitInteger, MVT::i32, 1, 
/*5944*/            OPC_EmitInteger, MVT::i32, 60, 
/*5947*/            OPC_EmitInteger, MVT::i32, 7, 
/*5950*/            OPC_EmitInteger, MVT::i32, 7, 
/*5953*/            OPC_EmitInteger, MVT::i32, 7, 
/*5956*/            OPC_EmitInteger, MVT::i32, 7, 
/*5959*/            OPC_EmitInteger, MVT::i32, 39, 
/*5962*/            OPC_EmitInteger, MVT::i32, 0, 
/*5965*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4409:iPTR, 1:i32) - Complexity = 13
                    // Dst: (R600_ExportSwz (IMPLICIT_DEF:v4f32), 1:i32, 60:i32, 7:i32, 7:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*5980*/          /*Scope*/ 49, /*->6030*/
/*5981*/            OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5983*/            OPC_EmitMergeInputChains1_0,
/*5984*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*5991*/            OPC_EmitInteger, MVT::i32, 1, 
/*5994*/            OPC_EmitInteger, MVT::i32, 60, 
/*5997*/            OPC_EmitInteger, MVT::i32, 7, 
/*6000*/            OPC_EmitInteger, MVT::i32, 7, 
/*6003*/            OPC_EmitInteger, MVT::i32, 7, 
/*6006*/            OPC_EmitInteger, MVT::i32, 7, 
/*6009*/            OPC_EmitInteger, MVT::i32, 83, 
/*6012*/            OPC_EmitInteger, MVT::i32, 0, 
/*6015*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 4409:iPTR, 1:i32) - Complexity = 13
                    // Dst: (EG_ExportSwz (IMPLICIT_DEF:v4f32), 1:i32, 60:i32, 7:i32, 7:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*6030*/          0, /*End of Scope*/
/*6031*/        /*Scope*/ 107, /*->6139*/
/*6032*/          OPC_RecordChild2, // #1 = $type
/*6033*/          OPC_MoveChild, 2,
/*6035*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6038*/          OPC_MoveParent,
/*6039*/          OPC_Scope, 48, /*->6089*/ // 2 children in Scope
/*6041*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*6043*/            OPC_EmitMergeInputChains1_0,
/*6044*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6051*/            OPC_EmitConvertToTarget, 1,
/*6053*/            OPC_EmitInteger, MVT::i32, 0, 
/*6056*/            OPC_EmitInteger, MVT::i32, 7, 
/*6059*/            OPC_EmitInteger, MVT::i32, 7, 
/*6062*/            OPC_EmitInteger, MVT::i32, 7, 
/*6065*/            OPC_EmitInteger, MVT::i32, 7, 
/*6068*/            OPC_EmitInteger, MVT::i32, 39, 
/*6071*/            OPC_EmitInteger, MVT::i32, 0, 
/*6074*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                    // Src: (intrinsic_void 4409:iPTR, (imm:i32):$type) - Complexity = 11
                    // Dst: (R600_ExportSwz (IMPLICIT_DEF:v4f32), (imm:i32):$type, 0:i32, 7:i32, 7:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*6089*/          /*Scope*/ 48, /*->6138*/
/*6090*/            OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6092*/            OPC_EmitMergeInputChains1_0,
/*6093*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6100*/            OPC_EmitConvertToTarget, 1,
/*6102*/            OPC_EmitInteger, MVT::i32, 0, 
/*6105*/            OPC_EmitInteger, MVT::i32, 7, 
/*6108*/            OPC_EmitInteger, MVT::i32, 7, 
/*6111*/            OPC_EmitInteger, MVT::i32, 7, 
/*6114*/            OPC_EmitInteger, MVT::i32, 7, 
/*6117*/            OPC_EmitInteger, MVT::i32, 83, 
/*6120*/            OPC_EmitInteger, MVT::i32, 0, 
/*6123*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                    // Src: (intrinsic_void 4409:iPTR, (imm:i32):$type) - Complexity = 11
                    // Dst: (EG_ExportSwz (IMPLICIT_DEF:v4f32), (imm:i32):$type, 0:i32, 7:i32, 7:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*6138*/          0, /*End of Scope*/
/*6139*/        0, /*End of Scope*/
/*6140*/      /*Scope*/ 24, /*->6165*/
/*6141*/        OPC_CheckChild1Integer, 29|128,35/*4509*/, 
/*6144*/        OPC_RecordChild2, // #1 = $simm16
/*6145*/        OPC_MoveChild, 2,
/*6147*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6150*/        OPC_MoveParent,
/*6151*/        OPC_RecordChild3, // #2 = $m0
/*6152*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6154*/        OPC_EmitMergeInputChains1_0,
/*6155*/        OPC_EmitConvertToTarget, 1,
/*6157*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SENDMSG), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 3, 2, 
                // Src: (intrinsic_void 4509:iPTR, (imm:i32):$simm16, M0Reg:i32:$m0) - Complexity = 11
                // Dst: (S_SENDMSG (imm:i32):$simm16, M0Reg:i32:$m0)
/*6165*/      /*Scope*/ 25, /*->6191*/
/*6166*/        OPC_CheckChild1Integer, 123|128,33/*4347*/, 
/*6169*/        OPC_Scope, 9, /*->6180*/ // 2 children in Scope
/*6171*/          OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6173*/          OPC_EmitMergeInputChains1_0,
/*6174*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::GROUP_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 4347:iPTR) - Complexity = 8
                  // Dst: (GROUP_BARRIER)
/*6180*/        /*Scope*/ 9, /*->6190*/
/*6181*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6183*/          OPC_EmitMergeInputChains1_0,
/*6184*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 4347:iPTR) - Complexity = 8
                  // Dst: (S_BARRIER)
/*6190*/        0, /*End of Scope*/
/*6191*/      /*Scope*/ 25, /*->6217*/
/*6192*/        OPC_CheckChild1Integer, 122|128,33/*4346*/, 
/*6195*/        OPC_Scope, 9, /*->6206*/ // 2 children in Scope
/*6197*/          OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6199*/          OPC_EmitMergeInputChains1_0,
/*6200*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::GROUP_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 4346:iPTR) - Complexity = 8
                  // Dst: (GROUP_BARRIER)
/*6206*/        /*Scope*/ 9, /*->6216*/
/*6207*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6209*/          OPC_EmitMergeInputChains1_0,
/*6210*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 4346:iPTR) - Complexity = 8
                  // Dst: (S_BARRIER)
/*6216*/        0, /*End of Scope*/
/*6217*/      /*Scope*/ 22, /*->6240*/
/*6218*/        OPC_CheckChild1Integer, 22|128,35/*4502*/, 
/*6221*/        OPC_RecordChild2, // #1 = $saved
/*6222*/        OPC_RecordChild3, // #2 = $target
/*6223*/        OPC_MoveChild, 3,
/*6225*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*6228*/        OPC_MoveParent,
/*6229*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6231*/        OPC_EmitMergeInputChains1_0,
/*6232*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_LOOP), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_void 4502:iPTR, i64:i64:$saved, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_LOOP i64:i64:$saved, (bb:Other):$target)
/*6240*/      /*Scope*/ 14, /*->6255*/
/*6241*/        OPC_CheckChild1Integer, 74|128,34/*4426*/, 
/*6244*/        OPC_RecordChild2, // #1 = $saved
/*6245*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6247*/        OPC_EmitMergeInputChains1_0,
/*6248*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_END_CF), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (intrinsic_void 4426:iPTR, i64:i64:$saved) - Complexity = 8
                // Dst: (SI_END_CF i64:i64:$saved)
/*6255*/      /*Scope*/ 2|128,1/*130*/, /*->6387*/
/*6257*/        OPC_CheckChild1Integer, 18|128,34/*4370*/, 
/*6260*/        OPC_RecordChild2, // #1 = $src
/*6261*/        OPC_Scope, 10, /*->6273*/ // 2 children in Scope
/*6263*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6265*/          OPC_EmitMergeInputChains1_0,
/*6266*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (intrinsic_void 4370:iPTR, f32:f32:$src) - Complexity = 8
                  // Dst: (SI_KILL f32:f32:$src)
/*6273*/        /*Scope*/ 112, /*->6386*/
/*6274*/          OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6276*/          OPC_EmitMergeInputChains1_0,
/*6277*/          OPC_EmitInteger, MVT::i32, 0, 
/*6280*/          OPC_EmitInteger, MVT::i32, 0, 
/*6283*/          OPC_EmitInteger, MVT::i32, 1, 
/*6286*/          OPC_EmitInteger, MVT::i32, 0, 
/*6289*/          OPC_EmitInteger, MVT::i32, 0, 
/*6292*/          OPC_EmitInteger, MVT::i32, 0, 
/*6295*/          OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*6298*/          OPC_EmitInteger, MVT::i32, 0, 
/*6301*/          OPC_EmitInteger, MVT::i32, 0, 
/*6304*/          OPC_EmitInteger, MVT::i32, 0, 
/*6307*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6319*/          OPC_EmitInteger, MVT::i32, 0, 
/*6322*/          OPC_EmitInteger, MVT::i32, 0, 
/*6325*/          OPC_EmitInteger, MVT::i32, 0, 
/*6328*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6340*/          OPC_EmitInteger, MVT::i32, 1, 
/*6343*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*6346*/          OPC_EmitInteger, MVT::i32, 0, 
/*6349*/          OPC_EmitInteger, MVT::i32, 0, 
/*6352*/          OPC_EmitNode, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 1, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*6379*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 21, 
                  // Src: (intrinsic_void 4370:iPTR, f32:f32:$src0) - Complexity = 8
                  // Dst: (MASK_WRITE (KILLGT:i32 ZERO:f32, ?:f32:$src0))
/*6386*/        0, /*End of Scope*/
/*6387*/      /*Scope*/ 11|128,1/*139*/, /*->6528*/
/*6389*/        OPC_CheckChild1Integer, 19|128,34/*4371*/, 
/*6392*/        OPC_Scope, 17, /*->6411*/ // 2 children in Scope
/*6394*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6396*/          OPC_EmitMergeInputChains1_0,
/*6397*/          OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*6404*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (intrinsic_void 4371:iPTR) - Complexity = 8
                  // Dst: (SI_KILL 3212836864:i32)
/*6411*/        /*Scope*/ 115, /*->6527*/
/*6412*/          OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6414*/          OPC_EmitMergeInputChains1_0,
/*6415*/          OPC_EmitInteger, MVT::i32, 0, 
/*6418*/          OPC_EmitInteger, MVT::i32, 0, 
/*6421*/          OPC_EmitInteger, MVT::i32, 1, 
/*6424*/          OPC_EmitInteger, MVT::i32, 0, 
/*6427*/          OPC_EmitInteger, MVT::i32, 0, 
/*6430*/          OPC_EmitInteger, MVT::i32, 0, 
/*6433*/          OPC_EmitRegister, MVT::f32, AMDGPU::ONE,
/*6436*/          OPC_EmitInteger, MVT::i32, 0, 
/*6439*/          OPC_EmitInteger, MVT::i32, 0, 
/*6442*/          OPC_EmitInteger, MVT::i32, 0, 
/*6445*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6457*/          OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*6460*/          OPC_EmitInteger, MVT::i32, 0, 
/*6463*/          OPC_EmitInteger, MVT::i32, 0, 
/*6466*/          OPC_EmitInteger, MVT::i32, 0, 
/*6469*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6481*/          OPC_EmitInteger, MVT::i32, 1, 
/*6484*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*6487*/          OPC_EmitInteger, MVT::i32, 0, 
/*6490*/          OPC_EmitInteger, MVT::i32, 0, 
/*6493*/          OPC_EmitNode, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*6520*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 21, 
                  // Src: (intrinsic_void 4371:iPTR) - Complexity = 8
                  // Dst: (MASK_WRITE (KILLGT:i32 ONE:f32, ZERO:f32))
/*6527*/        0, /*End of Scope*/
/*6528*/      /*Scope*/ 4|128,1/*132*/, /*->6662*/
/*6530*/        OPC_CheckChild1Integer, 58|128,34/*4410*/, 
/*6533*/        OPC_RecordChild2, // #1 = $reg
/*6534*/        OPC_Scope, 62, /*->6598*/ // 2 children in Scope
/*6536*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*6538*/          OPC_EmitMergeInputChains1_0,
/*6539*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6546*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6549*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*6559*/          OPC_EmitInteger, MVT::i32, 0, 
/*6562*/          OPC_EmitInteger, MVT::i32, 61, 
/*6565*/          OPC_EmitInteger, MVT::i32, 0, 
/*6568*/          OPC_EmitInteger, MVT::i32, 7, 
/*6571*/          OPC_EmitInteger, MVT::i32, 7, 
/*6574*/          OPC_EmitInteger, MVT::i32, 7, 
/*6577*/          OPC_EmitInteger, MVT::i32, 39, 
/*6580*/          OPC_EmitInteger, MVT::i32, 0, 
/*6583*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 4410:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (R600_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), ?:f32:$reg, sub0:i32), 0:i32, 61:i32, 0:i32, 7:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*6598*/        /*Scope*/ 62, /*->6661*/
/*6599*/          OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6601*/          OPC_EmitMergeInputChains1_0,
/*6602*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6609*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6612*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*6622*/          OPC_EmitInteger, MVT::i32, 0, 
/*6625*/          OPC_EmitInteger, MVT::i32, 61, 
/*6628*/          OPC_EmitInteger, MVT::i32, 0, 
/*6631*/          OPC_EmitInteger, MVT::i32, 7, 
/*6634*/          OPC_EmitInteger, MVT::i32, 7, 
/*6637*/          OPC_EmitInteger, MVT::i32, 7, 
/*6640*/          OPC_EmitInteger, MVT::i32, 83, 
/*6643*/          OPC_EmitInteger, MVT::i32, 0, 
/*6646*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 4410:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (EG_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), ?:f32:$reg, sub0:i32), 0:i32, 61:i32, 0:i32, 7:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*6661*/        0, /*End of Scope*/
/*6662*/      /*Scope*/ 4|128,1/*132*/, /*->6796*/
/*6664*/        OPC_CheckChild1Integer, 59|128,34/*4411*/, 
/*6667*/        OPC_RecordChild2, // #1 = $reg
/*6668*/        OPC_Scope, 62, /*->6732*/ // 2 children in Scope
/*6670*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*6672*/          OPC_EmitMergeInputChains1_0,
/*6673*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6680*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6683*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*6693*/          OPC_EmitInteger, MVT::i32, 0, 
/*6696*/          OPC_EmitInteger, MVT::i32, 61, 
/*6699*/          OPC_EmitInteger, MVT::i32, 7, 
/*6702*/          OPC_EmitInteger, MVT::i32, 0, 
/*6705*/          OPC_EmitInteger, MVT::i32, 7, 
/*6708*/          OPC_EmitInteger, MVT::i32, 7, 
/*6711*/          OPC_EmitInteger, MVT::i32, 39, 
/*6714*/          OPC_EmitInteger, MVT::i32, 0, 
/*6717*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 4411:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (R600_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), ?:f32:$reg, sub0:i32), 0:i32, 61:i32, 7:i32, 0:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*6732*/        /*Scope*/ 62, /*->6795*/
/*6733*/          OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6735*/          OPC_EmitMergeInputChains1_0,
/*6736*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6743*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6746*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*6756*/          OPC_EmitInteger, MVT::i32, 0, 
/*6759*/          OPC_EmitInteger, MVT::i32, 61, 
/*6762*/          OPC_EmitInteger, MVT::i32, 7, 
/*6765*/          OPC_EmitInteger, MVT::i32, 0, 
/*6768*/          OPC_EmitInteger, MVT::i32, 7, 
/*6771*/          OPC_EmitInteger, MVT::i32, 7, 
/*6774*/          OPC_EmitInteger, MVT::i32, 83, 
/*6777*/          OPC_EmitInteger, MVT::i32, 0, 
/*6780*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 4411:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (EG_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), ?:f32:$reg, sub0:i32), 0:i32, 61:i32, 7:i32, 0:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*6795*/        0, /*End of Scope*/
/*6796*/      0, /*End of Scope*/
/*6797*/    /*SwitchOpcode*/ 89|128,1/*217*/, TARGET_VAL(ISD::ATOMIC_SWAP),// ->7018
/*6801*/      OPC_RecordMemRef,
/*6802*/      OPC_RecordNode, // #0 = 'atomic_swap' chained node
/*6803*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*6804*/      OPC_Scope, 16|128,1/*144*/, /*->6951*/ // 2 children in Scope
/*6807*/        OPC_RecordChild2, // #2 = $vdata_in
/*6808*/        OPC_Scope, 43, /*->6853*/ // 2 children in Scope
/*6810*/          OPC_CheckPredicate, 60, // Predicate_atomic_swap_global
/*6812*/          OPC_CheckType, MVT::i32,
/*6814*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6816*/          OPC_Scope, 17, /*->6835*/ // 2 children in Scope
/*6818*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*6821*/            OPC_EmitMergeInputChains1_0,
/*6822*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (atomic_swap:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*6835*/          /*Scope*/ 16, /*->6852*/
/*6836*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*6839*/            OPC_EmitMergeInputChains1_0,
/*6840*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_swap:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*6852*/          0, /*End of Scope*/
/*6853*/        /*Scope*/ 96, /*->6950*/
/*6854*/          OPC_CheckPredicate, 61, // Predicate_atomic_swap_local
/*6856*/          OPC_SwitchType /*2 cases */, 44, MVT::i32,// ->6903
/*6859*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6861*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*6864*/            OPC_EmitMergeInputChains1_0,
/*6865*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*6868*/            OPC_EmitInteger, MVT::i1, 0, 
/*6871*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6883*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*6891*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 3, 2, 5, 6, 8, 
                    // Src: (atomic_swap:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_swap_local>> - Complexity = 13
                    // Dst: (DS_WRXCHG_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*6903*/          /*SwitchType*/ 44, MVT::i64,// ->6949
/*6905*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6907*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*6910*/            OPC_EmitMergeInputChains1_0,
/*6911*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*6914*/            OPC_EmitInteger, MVT::i1, 0, 
/*6917*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6929*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*6937*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 5/*#Ops*/, 3, 2, 5, 6, 8, 
                    // Src: (atomic_swap:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_swap_local>> - Complexity = 13
                    // Dst: (DS_WRXCHG_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*6949*/          0, // EndSwitchType
/*6950*/        0, /*End of Scope*/
/*6951*/      /*Scope*/ 65, /*->7017*/
/*6952*/        OPC_CheckChild1Type, MVT::i32,
/*6954*/        OPC_RecordChild2, // #2 = $src1
/*6955*/        OPC_CheckPredicate, 61, // Predicate_atomic_swap_local
/*6957*/        OPC_CheckType, MVT::i32,
/*6959*/        OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6961*/        OPC_EmitMergeInputChains1_0,
/*6962*/        OPC_EmitInteger, MVT::i32, 0, 
/*6965*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6977*/        OPC_EmitInteger, MVT::i32, 0, 
/*6980*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6992*/        OPC_EmitInteger, MVT::i32, 1, 
/*6995*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*6998*/        OPC_EmitInteger, MVT::i32, 0, 
/*7001*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_WRXCHG_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_swap:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_swap_local>> - Complexity = 4
                // Dst: (LDS_WRXCHG_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7017*/      0, /*End of Scope*/
/*7018*/    /*SwitchOpcode*/ 98|128,2/*354*/, TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->7376
/*7022*/      OPC_RecordMemRef,
/*7023*/      OPC_RecordNode, // #0 = 'atomic_load_add' chained node
/*7024*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*7025*/      OPC_Scope, 44, /*->7071*/ // 4 children in Scope
/*7027*/        OPC_RecordChild2, // #2 = $vdata_in
/*7028*/        OPC_CheckPredicate, 62, // Predicate_atomic_add_global
/*7030*/        OPC_CheckType, MVT::i32,
/*7032*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7034*/        OPC_Scope, 17, /*->7053*/ // 2 children in Scope
/*7036*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*7039*/          OPC_EmitMergeInputChains1_0,
/*7040*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (atomic_load_add:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_ADD_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7053*/        /*Scope*/ 16, /*->7070*/
/*7054*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7057*/          OPC_EmitMergeInputChains1_0,
/*7058*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_add:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_ADD_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7070*/        0, /*End of Scope*/
/*7071*/      /*Scope*/ 10|128,1/*138*/, /*->7211*/
/*7073*/        OPC_CheckChild2Integer, 1, 
/*7075*/        OPC_CheckPredicate, 63, // Predicate_atomic_load_add_local
/*7077*/        OPC_SwitchType /*2 cases */, 64, MVT::i32,// ->7144
/*7080*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7082*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*7085*/          OPC_EmitMergeInputChains1_0,
/*7086*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7098*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*7106*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*7109*/          OPC_EmitInteger, MVT::i1, 0, 
/*7112*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7124*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*7132*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_INC_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 5, 6, 7, 9, 
                  // Src: (atomic_load_add:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i32)<<P:Predicate_atomic_load_add_local>> - Complexity = 18
                  // Dst: (DS_INC_RTN_U32:i32 ?:i32:$ptr, (S_MOV_B32:i32 -1:i32), (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*7144*/        /*SwitchType*/ 64, MVT::i64,// ->7210
/*7146*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7148*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*7151*/          OPC_EmitMergeInputChains1_0,
/*7152*/          OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7164*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                      1/*#VTs*/, MVT::i64, 1/*#Ops*/, 4,  // Results = #5
/*7172*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*7175*/          OPC_EmitInteger, MVT::i1, 0, 
/*7178*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7190*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*7198*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_INC_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 2, 5, 6, 7, 9, 
                  // Src: (atomic_load_add:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i64)<<P:Predicate_atomic_load_add_local>> - Complexity = 18
                  // Dst: (DS_INC_RTN_U64:i64 ?:i32:$ptr, (S_MOV_B64:i64 -1:i64), (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*7210*/        0, // EndSwitchType
/*7211*/      /*Scope*/ 97, /*->7309*/
/*7212*/        OPC_RecordChild2, // #2 = $value
/*7213*/        OPC_CheckPredicate, 63, // Predicate_atomic_load_add_local
/*7215*/        OPC_SwitchType /*2 cases */, 44, MVT::i32,// ->7262
/*7218*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7220*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7223*/          OPC_EmitMergeInputChains1_0,
/*7224*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7227*/          OPC_EmitInteger, MVT::i1, 0, 
/*7230*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7242*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*7250*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_ADD_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 3, 2, 5, 6, 8, 
                  // Src: (atomic_load_add:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_add_local>> - Complexity = 13
                  // Dst: (DS_ADD_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*7262*/        /*SwitchType*/ 44, MVT::i64,// ->7308
/*7264*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7266*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7269*/          OPC_EmitMergeInputChains1_0,
/*7270*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7273*/          OPC_EmitInteger, MVT::i1, 0, 
/*7276*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7288*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*7296*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_ADD_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 3, 2, 5, 6, 8, 
                  // Src: (atomic_load_add:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_add_local>> - Complexity = 13
                  // Dst: (DS_ADD_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*7308*/        0, // EndSwitchType
/*7309*/      /*Scope*/ 65, /*->7375*/
/*7310*/        OPC_CheckChild1Type, MVT::i32,
/*7312*/        OPC_RecordChild2, // #2 = $src1
/*7313*/        OPC_CheckPredicate, 63, // Predicate_atomic_load_add_local
/*7315*/        OPC_CheckType, MVT::i32,
/*7317*/        OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7319*/        OPC_EmitMergeInputChains1_0,
/*7320*/        OPC_EmitInteger, MVT::i32, 0, 
/*7323*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7335*/        OPC_EmitInteger, MVT::i32, 0, 
/*7338*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7350*/        OPC_EmitInteger, MVT::i32, 1, 
/*7353*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7356*/        OPC_EmitInteger, MVT::i32, 0, 
/*7359*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_ADD_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_add:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_add_local>> - Complexity = 4
                // Dst: (LDS_ADD_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7375*/      0, /*End of Scope*/
/*7376*/    /*SwitchOpcode*/ 98|128,2/*354*/, TARGET_VAL(ISD::ATOMIC_LOAD_SUB),// ->7734
/*7380*/      OPC_RecordMemRef,
/*7381*/      OPC_RecordNode, // #0 = 'atomic_load_sub' chained node
/*7382*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*7383*/      OPC_Scope, 44, /*->7429*/ // 4 children in Scope
/*7385*/        OPC_RecordChild2, // #2 = $vdata_in
/*7386*/        OPC_CheckPredicate, 64, // Predicate_atomic_sub_global
/*7388*/        OPC_CheckType, MVT::i32,
/*7390*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7392*/        OPC_Scope, 17, /*->7411*/ // 2 children in Scope
/*7394*/          OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*7397*/          OPC_EmitMergeInputChains1_0,
/*7398*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (atomic_load_sub:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_SUB_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7411*/        /*Scope*/ 16, /*->7428*/
/*7412*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7415*/          OPC_EmitMergeInputChains1_0,
/*7416*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_sub:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_SUB_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7428*/        0, /*End of Scope*/
/*7429*/      /*Scope*/ 10|128,1/*138*/, /*->7569*/
/*7431*/        OPC_CheckChild2Integer, 1, 
/*7433*/        OPC_CheckPredicate, 65, // Predicate_atomic_load_sub_local
/*7435*/        OPC_SwitchType /*2 cases */, 64, MVT::i32,// ->7502
/*7438*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7440*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*7443*/          OPC_EmitMergeInputChains1_0,
/*7444*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7456*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*7464*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*7467*/          OPC_EmitInteger, MVT::i1, 0, 
/*7470*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7482*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*7490*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_DEC_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 5, 6, 7, 9, 
                  // Src: (atomic_load_sub:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i32)<<P:Predicate_atomic_load_sub_local>> - Complexity = 18
                  // Dst: (DS_DEC_RTN_U32:i32 ?:i32:$ptr, (S_MOV_B32:i32 -1:i32), (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*7502*/        /*SwitchType*/ 64, MVT::i64,// ->7568
/*7504*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7506*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*7509*/          OPC_EmitMergeInputChains1_0,
/*7510*/          OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7522*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                      1/*#VTs*/, MVT::i64, 1/*#Ops*/, 4,  // Results = #5
/*7530*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*7533*/          OPC_EmitInteger, MVT::i1, 0, 
/*7536*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7548*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*7556*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_DEC_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 2, 5, 6, 7, 9, 
                  // Src: (atomic_load_sub:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i64)<<P:Predicate_atomic_load_sub_local>> - Complexity = 18
                  // Dst: (DS_DEC_RTN_U64:i64 ?:i32:$ptr, (S_MOV_B64:i64 -1:i64), (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*7568*/        0, // EndSwitchType
/*7569*/      /*Scope*/ 97, /*->7667*/
/*7570*/        OPC_RecordChild2, // #2 = $value
/*7571*/        OPC_CheckPredicate, 65, // Predicate_atomic_load_sub_local
/*7573*/        OPC_SwitchType /*2 cases */, 44, MVT::i32,// ->7620
/*7576*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7578*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7581*/          OPC_EmitMergeInputChains1_0,
/*7582*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7585*/          OPC_EmitInteger, MVT::i1, 0, 
/*7588*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7600*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*7608*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_SUB_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 3, 2, 5, 6, 8, 
                  // Src: (atomic_load_sub:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_sub_local>> - Complexity = 13
                  // Dst: (DS_SUB_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*7620*/        /*SwitchType*/ 44, MVT::i64,// ->7666
/*7622*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7624*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7627*/          OPC_EmitMergeInputChains1_0,
/*7628*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7631*/          OPC_EmitInteger, MVT::i1, 0, 
/*7634*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7646*/          OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*7654*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_SUB_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 3, 2, 5, 6, 8, 
                  // Src: (atomic_load_sub:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_sub_local>> - Complexity = 13
                  // Dst: (DS_SUB_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*7666*/        0, // EndSwitchType
/*7667*/      /*Scope*/ 65, /*->7733*/
/*7668*/        OPC_CheckChild1Type, MVT::i32,
/*7670*/        OPC_RecordChild2, // #2 = $src1
/*7671*/        OPC_CheckPredicate, 65, // Predicate_atomic_load_sub_local
/*7673*/        OPC_CheckType, MVT::i32,
/*7675*/        OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7677*/        OPC_EmitMergeInputChains1_0,
/*7678*/        OPC_EmitInteger, MVT::i32, 0, 
/*7681*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7693*/        OPC_EmitInteger, MVT::i32, 0, 
/*7696*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7708*/        OPC_EmitInteger, MVT::i32, 1, 
/*7711*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7714*/        OPC_EmitInteger, MVT::i32, 0, 
/*7717*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_SUB_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_sub:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_sub_local>> - Complexity = 4
                // Dst: (LDS_SUB_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7733*/      0, /*End of Scope*/
/*7734*/    /*SwitchOpcode*/ 89|128,1/*217*/, TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->7955
/*7738*/      OPC_RecordMemRef,
/*7739*/      OPC_RecordNode, // #0 = 'atomic_load_min' chained node
/*7740*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*7741*/      OPC_Scope, 16|128,1/*144*/, /*->7888*/ // 2 children in Scope
/*7744*/        OPC_RecordChild2, // #2 = $vdata_in
/*7745*/        OPC_Scope, 43, /*->7790*/ // 2 children in Scope
/*7747*/          OPC_CheckPredicate, 66, // Predicate_atomic_min_global
/*7749*/          OPC_CheckType, MVT::i32,
/*7751*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7753*/          OPC_Scope, 17, /*->7772*/ // 2 children in Scope
/*7755*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*7758*/            OPC_EmitMergeInputChains1_0,
/*7759*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (atomic_load_min:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7772*/          /*Scope*/ 16, /*->7789*/
/*7773*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7776*/            OPC_EmitMergeInputChains1_0,
/*7777*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_min:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7789*/          0, /*End of Scope*/
/*7790*/        /*Scope*/ 96, /*->7887*/
/*7791*/          OPC_CheckPredicate, 67, // Predicate_atomic_load_min_local
/*7793*/          OPC_SwitchType /*2 cases */, 44, MVT::i32,// ->7840
/*7796*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7798*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7801*/            OPC_EmitMergeInputChains1_0,
/*7802*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7805*/            OPC_EmitInteger, MVT::i1, 0, 
/*7808*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7820*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*7828*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_I32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 3, 2, 5, 6, 8, 
                    // Src: (atomic_load_min:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_min_local>> - Complexity = 13
                    // Dst: (DS_MIN_RTN_I32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*7840*/          /*SwitchType*/ 44, MVT::i64,// ->7886
/*7842*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7844*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7847*/            OPC_EmitMergeInputChains1_0,
/*7848*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7851*/            OPC_EmitInteger, MVT::i1, 0, 
/*7854*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7866*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*7874*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_I64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 5/*#Ops*/, 3, 2, 5, 6, 8, 
                    // Src: (atomic_load_min:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_min_local>> - Complexity = 13
                    // Dst: (DS_MIN_RTN_I64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*7886*/          0, // EndSwitchType
/*7887*/        0, /*End of Scope*/
/*7888*/      /*Scope*/ 65, /*->7954*/
/*7889*/        OPC_CheckChild1Type, MVT::i32,
/*7891*/        OPC_RecordChild2, // #2 = $src1
/*7892*/        OPC_CheckPredicate, 67, // Predicate_atomic_load_min_local
/*7894*/        OPC_CheckType, MVT::i32,
/*7896*/        OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7898*/        OPC_EmitMergeInputChains1_0,
/*7899*/        OPC_EmitInteger, MVT::i32, 0, 
/*7902*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7914*/        OPC_EmitInteger, MVT::i32, 0, 
/*7917*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7929*/        OPC_EmitInteger, MVT::i32, 1, 
/*7932*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7935*/        OPC_EmitInteger, MVT::i32, 0, 
/*7938*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MIN_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_min:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_min_local>> - Complexity = 4
                // Dst: (LDS_MIN_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7954*/      0, /*End of Scope*/
/*7955*/    /*SwitchOpcode*/ 89|128,1/*217*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMIN),// ->8176
/*7959*/      OPC_RecordMemRef,
/*7960*/      OPC_RecordNode, // #0 = 'atomic_load_umin' chained node
/*7961*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*7962*/      OPC_Scope, 16|128,1/*144*/, /*->8109*/ // 2 children in Scope
/*7965*/        OPC_RecordChild2, // #2 = $vdata_in
/*7966*/        OPC_Scope, 43, /*->8011*/ // 2 children in Scope
/*7968*/          OPC_CheckPredicate, 68, // Predicate_atomic_umin_global
/*7970*/          OPC_CheckType, MVT::i32,
/*7972*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7974*/          OPC_Scope, 17, /*->7993*/ // 2 children in Scope
/*7976*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*7979*/            OPC_EmitMergeInputChains1_0,
/*7980*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (atomic_load_umin:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7993*/          /*Scope*/ 16, /*->8010*/
/*7994*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7997*/            OPC_EmitMergeInputChains1_0,
/*7998*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_umin:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8010*/          0, /*End of Scope*/
/*8011*/        /*Scope*/ 96, /*->8108*/
/*8012*/          OPC_CheckPredicate, 69, // Predicate_atomic_load_umin_local
/*8014*/          OPC_SwitchType /*2 cases */, 44, MVT::i32,// ->8061
/*8017*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8019*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8022*/            OPC_EmitMergeInputChains1_0,
/*8023*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8026*/            OPC_EmitInteger, MVT::i1, 0, 
/*8029*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8041*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*8049*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 3, 2, 5, 6, 8, 
                    // Src: (atomic_load_umin:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_umin_local>> - Complexity = 13
                    // Dst: (DS_MIN_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*8061*/          /*SwitchType*/ 44, MVT::i64,// ->8107
/*8063*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8065*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8068*/            OPC_EmitMergeInputChains1_0,
/*8069*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8072*/            OPC_EmitInteger, MVT::i1, 0, 
/*8075*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8087*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*8095*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 5/*#Ops*/, 3, 2, 5, 6, 8, 
                    // Src: (atomic_load_umin:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_umin_local>> - Complexity = 13
                    // Dst: (DS_MIN_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*8107*/          0, // EndSwitchType
/*8108*/        0, /*End of Scope*/
/*8109*/      /*Scope*/ 65, /*->8175*/
/*8110*/        OPC_CheckChild1Type, MVT::i32,
/*8112*/        OPC_RecordChild2, // #2 = $src1
/*8113*/        OPC_CheckPredicate, 69, // Predicate_atomic_load_umin_local
/*8115*/        OPC_CheckType, MVT::i32,
/*8117*/        OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8119*/        OPC_EmitMergeInputChains1_0,
/*8120*/        OPC_EmitInteger, MVT::i32, 0, 
/*8123*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8135*/        OPC_EmitInteger, MVT::i32, 0, 
/*8138*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8150*/        OPC_EmitInteger, MVT::i32, 1, 
/*8153*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8156*/        OPC_EmitInteger, MVT::i32, 0, 
/*8159*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MIN_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umin_local>> - Complexity = 4
                // Dst: (LDS_MIN_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*8175*/      0, /*End of Scope*/
/*8176*/    /*SwitchOpcode*/ 89|128,1/*217*/, TARGET_VAL(ISD::ATOMIC_LOAD_MAX),// ->8397
/*8180*/      OPC_RecordMemRef,
/*8181*/      OPC_RecordNode, // #0 = 'atomic_load_max' chained node
/*8182*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*8183*/      OPC_Scope, 16|128,1/*144*/, /*->8330*/ // 2 children in Scope
/*8186*/        OPC_RecordChild2, // #2 = $vdata_in
/*8187*/        OPC_Scope, 43, /*->8232*/ // 2 children in Scope
/*8189*/          OPC_CheckPredicate, 70, // Predicate_atomic_max_global
/*8191*/          OPC_CheckType, MVT::i32,
/*8193*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8195*/          OPC_Scope, 17, /*->8214*/ // 2 children in Scope
/*8197*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*8200*/            OPC_EmitMergeInputChains1_0,
/*8201*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (atomic_load_max:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8214*/          /*Scope*/ 16, /*->8231*/
/*8215*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*8218*/            OPC_EmitMergeInputChains1_0,
/*8219*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_max:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8231*/          0, /*End of Scope*/
/*8232*/        /*Scope*/ 96, /*->8329*/
/*8233*/          OPC_CheckPredicate, 71, // Predicate_atomic_load_max_local
/*8235*/          OPC_SwitchType /*2 cases */, 44, MVT::i32,// ->8282
/*8238*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8240*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8243*/            OPC_EmitMergeInputChains1_0,
/*8244*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8247*/            OPC_EmitInteger, MVT::i1, 0, 
/*8250*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8262*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*8270*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_I32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 3, 2, 5, 6, 8, 
                    // Src: (atomic_load_max:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_max_local>> - Complexity = 13
                    // Dst: (DS_MAX_RTN_I32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*8282*/          /*SwitchType*/ 44, MVT::i64,// ->8328
/*8284*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8286*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8289*/            OPC_EmitMergeInputChains1_0,
/*8290*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8293*/            OPC_EmitInteger, MVT::i1, 0, 
/*8296*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8308*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*8316*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_I64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 5/*#Ops*/, 3, 2, 5, 6, 8, 
                    // Src: (atomic_load_max:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_max_local>> - Complexity = 13
                    // Dst: (DS_MAX_RTN_I64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*8328*/          0, // EndSwitchType
/*8329*/        0, /*End of Scope*/
/*8330*/      /*Scope*/ 65, /*->8396*/
/*8331*/        OPC_CheckChild1Type, MVT::i32,
/*8333*/        OPC_RecordChild2, // #2 = $src1
/*8334*/        OPC_CheckPredicate, 71, // Predicate_atomic_load_max_local
/*8336*/        OPC_CheckType, MVT::i32,
/*8338*/        OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8340*/        OPC_EmitMergeInputChains1_0,
/*8341*/        OPC_EmitInteger, MVT::i32, 0, 
/*8344*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8356*/        OPC_EmitInteger, MVT::i32, 0, 
/*8359*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8371*/        OPC_EmitInteger, MVT::i32, 1, 
/*8374*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8377*/        OPC_EmitInteger, MVT::i32, 0, 
/*8380*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MAX_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_max:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_max_local>> - Complexity = 4
                // Dst: (LDS_MAX_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*8396*/      0, /*End of Scope*/
/*8397*/    /*SwitchOpcode*/ 89|128,1/*217*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMAX),// ->8618
/*8401*/      OPC_RecordMemRef,
/*8402*/      OPC_RecordNode, // #0 = 'atomic_load_umax' chained node
/*8403*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*8404*/      OPC_Scope, 16|128,1/*144*/, /*->8551*/ // 2 children in Scope
/*8407*/        OPC_RecordChild2, // #2 = $vdata_in
/*8408*/        OPC_Scope, 43, /*->8453*/ // 2 children in Scope
/*8410*/          OPC_CheckPredicate, 72, // Predicate_atomic_umax_global
/*8412*/          OPC_CheckType, MVT::i32,
/*8414*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8416*/          OPC_Scope, 17, /*->8435*/ // 2 children in Scope
/*8418*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*8421*/            OPC_EmitMergeInputChains1_0,
/*8422*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (atomic_load_umax:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8435*/          /*Scope*/ 16, /*->8452*/
/*8436*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*8439*/            OPC_EmitMergeInputChains1_0,
/*8440*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_umax:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8452*/          0, /*End of Scope*/
/*8453*/        /*Scope*/ 96, /*->8550*/
/*8454*/          OPC_CheckPredicate, 73, // Predicate_atomic_load_umax_local
/*8456*/          OPC_SwitchType /*2 cases */, 44, MVT::i32,// ->8503
/*8459*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8461*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8464*/            OPC_EmitMergeInputChains1_0,
/*8465*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8468*/            OPC_EmitInteger, MVT::i1, 0, 
/*8471*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8483*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*8491*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_U32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 3, 2, 5, 6, 8, 
                    // Src: (atomic_load_umax:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_umax_local>> - Complexity = 13
                    // Dst: (DS_MAX_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*8503*/          /*SwitchType*/ 44, MVT::i64,// ->8549
/*8505*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8507*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8510*/            OPC_EmitMergeInputChains1_0,
/*8511*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8514*/            OPC_EmitInteger, MVT::i1, 0, 
/*8517*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8529*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*8537*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_U64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 5/*#Ops*/, 3, 2, 5, 6, 8, 
                    // Src: (atomic_load_umax:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_umax_local>> - Complexity = 13
                    // Dst: (DS_MAX_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*8549*/          0, // EndSwitchType
/*8550*/        0, /*End of Scope*/
/*8551*/      /*Scope*/ 65, /*->8617*/
/*8552*/        OPC_CheckChild1Type, MVT::i32,
/*8554*/        OPC_RecordChild2, // #2 = $src1
/*8555*/        OPC_CheckPredicate, 73, // Predicate_atomic_load_umax_local
/*8557*/        OPC_CheckType, MVT::i32,
/*8559*/        OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8561*/        OPC_EmitMergeInputChains1_0,
/*8562*/        OPC_EmitInteger, MVT::i32, 0, 
/*8565*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8577*/        OPC_EmitInteger, MVT::i32, 0, 
/*8580*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8592*/        OPC_EmitInteger, MVT::i32, 1, 
/*8595*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8598*/        OPC_EmitInteger, MVT::i32, 0, 
/*8601*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MAX_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umax_local>> - Complexity = 4
                // Dst: (LDS_MAX_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*8617*/      0, /*End of Scope*/
/*8618*/    /*SwitchOpcode*/ 89|128,1/*217*/, TARGET_VAL(ISD::ATOMIC_LOAD_AND),// ->8839
/*8622*/      OPC_RecordMemRef,
/*8623*/      OPC_RecordNode, // #0 = 'atomic_load_and' chained node
/*8624*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*8625*/      OPC_Scope, 16|128,1/*144*/, /*->8772*/ // 2 children in Scope
/*8628*/        OPC_RecordChild2, // #2 = $vdata_in
/*8629*/        OPC_Scope, 43, /*->8674*/ // 2 children in Scope
/*8631*/          OPC_CheckPredicate, 74, // Predicate_atomic_and_global
/*8633*/          OPC_CheckType, MVT::i32,
/*8635*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8637*/          OPC_Scope, 17, /*->8656*/ // 2 children in Scope
/*8639*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*8642*/            OPC_EmitMergeInputChains1_0,
/*8643*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (atomic_load_and:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_AND_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8656*/          /*Scope*/ 16, /*->8673*/
/*8657*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*8660*/            OPC_EmitMergeInputChains1_0,
/*8661*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_and:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_AND_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8673*/          0, /*End of Scope*/
/*8674*/        /*Scope*/ 96, /*->8771*/
/*8675*/          OPC_CheckPredicate, 75, // Predicate_atomic_load_and_local
/*8677*/          OPC_SwitchType /*2 cases */, 44, MVT::i32,// ->8724
/*8680*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8682*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8685*/            OPC_EmitMergeInputChains1_0,
/*8686*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8689*/            OPC_EmitInteger, MVT::i1, 0, 
/*8692*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8704*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*8712*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_AND_RTN_B32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 3, 2, 5, 6, 8, 
                    // Src: (atomic_load_and:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_and_local>> - Complexity = 13
                    // Dst: (DS_AND_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*8724*/          /*SwitchType*/ 44, MVT::i64,// ->8770
/*8726*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8728*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8731*/            OPC_EmitMergeInputChains1_0,
/*8732*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8735*/            OPC_EmitInteger, MVT::i1, 0, 
/*8738*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8750*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*8758*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_AND_RTN_B64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 5/*#Ops*/, 3, 2, 5, 6, 8, 
                    // Src: (atomic_load_and:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_and_local>> - Complexity = 13
                    // Dst: (DS_AND_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*8770*/          0, // EndSwitchType
/*8771*/        0, /*End of Scope*/
/*8772*/      /*Scope*/ 65, /*->8838*/
/*8773*/        OPC_CheckChild1Type, MVT::i32,
/*8775*/        OPC_RecordChild2, // #2 = $src1
/*8776*/        OPC_CheckPredicate, 75, // Predicate_atomic_load_and_local
/*8778*/        OPC_CheckType, MVT::i32,
/*8780*/        OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8782*/        OPC_EmitMergeInputChains1_0,
/*8783*/        OPC_EmitInteger, MVT::i32, 0, 
/*8786*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8798*/        OPC_EmitInteger, MVT::i32, 0, 
/*8801*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8813*/        OPC_EmitInteger, MVT::i32, 1, 
/*8816*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8819*/        OPC_EmitInteger, MVT::i32, 0, 
/*8822*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_AND_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_and:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_and_local>> - Complexity = 4
                // Dst: (LDS_AND_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*8838*/      0, /*End of Scope*/
/*8839*/    /*SwitchOpcode*/ 89|128,1/*217*/, TARGET_VAL(ISD::ATOMIC_LOAD_OR),// ->9060
/*8843*/      OPC_RecordMemRef,
/*8844*/      OPC_RecordNode, // #0 = 'atomic_load_or' chained node
/*8845*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*8846*/      OPC_Scope, 16|128,1/*144*/, /*->8993*/ // 2 children in Scope
/*8849*/        OPC_RecordChild2, // #2 = $vdata_in
/*8850*/        OPC_Scope, 43, /*->8895*/ // 2 children in Scope
/*8852*/          OPC_CheckPredicate, 76, // Predicate_atomic_or_global
/*8854*/          OPC_CheckType, MVT::i32,
/*8856*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8858*/          OPC_Scope, 17, /*->8877*/ // 2 children in Scope
/*8860*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*8863*/            OPC_EmitMergeInputChains1_0,
/*8864*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (atomic_load_or:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_OR_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8877*/          /*Scope*/ 16, /*->8894*/
/*8878*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*8881*/            OPC_EmitMergeInputChains1_0,
/*8882*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_or:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_OR_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8894*/          0, /*End of Scope*/
/*8895*/        /*Scope*/ 96, /*->8992*/
/*8896*/          OPC_CheckPredicate, 77, // Predicate_atomic_load_or_local
/*8898*/          OPC_SwitchType /*2 cases */, 44, MVT::i32,// ->8945
/*8901*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8903*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8906*/            OPC_EmitMergeInputChains1_0,
/*8907*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8910*/            OPC_EmitInteger, MVT::i1, 0, 
/*8913*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8925*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*8933*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_OR_RTN_B32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 3, 2, 5, 6, 8, 
                    // Src: (atomic_load_or:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_or_local>> - Complexity = 13
                    // Dst: (DS_OR_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*8945*/          /*SwitchType*/ 44, MVT::i64,// ->8991
/*8947*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8949*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8952*/            OPC_EmitMergeInputChains1_0,
/*8953*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8956*/            OPC_EmitInteger, MVT::i1, 0, 
/*8959*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8971*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*8979*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_OR_RTN_B64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 5/*#Ops*/, 3, 2, 5, 6, 8, 
                    // Src: (atomic_load_or:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_or_local>> - Complexity = 13
                    // Dst: (DS_OR_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*8991*/          0, // EndSwitchType
/*8992*/        0, /*End of Scope*/
/*8993*/      /*Scope*/ 65, /*->9059*/
/*8994*/        OPC_CheckChild1Type, MVT::i32,
/*8996*/        OPC_RecordChild2, // #2 = $src1
/*8997*/        OPC_CheckPredicate, 77, // Predicate_atomic_load_or_local
/*8999*/        OPC_CheckType, MVT::i32,
/*9001*/        OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9003*/        OPC_EmitMergeInputChains1_0,
/*9004*/        OPC_EmitInteger, MVT::i32, 0, 
/*9007*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9019*/        OPC_EmitInteger, MVT::i32, 0, 
/*9022*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9034*/        OPC_EmitInteger, MVT::i32, 1, 
/*9037*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9040*/        OPC_EmitInteger, MVT::i32, 0, 
/*9043*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_OR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_or:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_or_local>> - Complexity = 4
                // Dst: (LDS_OR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*9059*/      0, /*End of Scope*/
/*9060*/    /*SwitchOpcode*/ 89|128,1/*217*/, TARGET_VAL(ISD::ATOMIC_LOAD_XOR),// ->9281
/*9064*/      OPC_RecordMemRef,
/*9065*/      OPC_RecordNode, // #0 = 'atomic_load_xor' chained node
/*9066*/      OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*9067*/      OPC_Scope, 16|128,1/*144*/, /*->9214*/ // 2 children in Scope
/*9070*/        OPC_RecordChild2, // #2 = $vdata_in
/*9071*/        OPC_Scope, 43, /*->9116*/ // 2 children in Scope
/*9073*/          OPC_CheckPredicate, 78, // Predicate_atomic_xor_global
/*9075*/          OPC_CheckType, MVT::i32,
/*9077*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9079*/          OPC_Scope, 17, /*->9098*/ // 2 children in Scope
/*9081*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*9084*/            OPC_EmitMergeInputChains1_0,
/*9085*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (atomic_load_xor:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 22
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_ADDR64:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*9098*/          /*Scope*/ 16, /*->9115*/
/*9099*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*9102*/            OPC_EmitMergeInputChains1_0,
/*9103*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (atomic_load_xor:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 19
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*9115*/          0, /*End of Scope*/
/*9116*/        /*Scope*/ 96, /*->9213*/
/*9117*/          OPC_CheckPredicate, 79, // Predicate_atomic_load_xor_local
/*9119*/          OPC_SwitchType /*2 cases */, 44, MVT::i32,// ->9166
/*9122*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9124*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*9127*/            OPC_EmitMergeInputChains1_0,
/*9128*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*9131*/            OPC_EmitInteger, MVT::i1, 0, 
/*9134*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9146*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*9154*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_XOR_RTN_B32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 3, 2, 5, 6, 8, 
                    // Src: (atomic_load_xor:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_atomic_load_xor_local>> - Complexity = 13
                    // Dst: (DS_XOR_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*9166*/          /*SwitchType*/ 44, MVT::i64,// ->9212
/*9168*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9170*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*9173*/            OPC_EmitMergeInputChains1_0,
/*9174*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*9177*/            OPC_EmitInteger, MVT::i1, 0, 
/*9180*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9192*/            OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*9200*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_XOR_RTN_B64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 5/*#Ops*/, 3, 2, 5, 6, 8, 
                    // Src: (atomic_load_xor:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_atomic_load_xor_local>> - Complexity = 13
                    // Dst: (DS_XOR_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*9212*/          0, // EndSwitchType
/*9213*/        0, /*End of Scope*/
/*9214*/      /*Scope*/ 65, /*->9280*/
/*9215*/        OPC_CheckChild1Type, MVT::i32,
/*9217*/        OPC_RecordChild2, // #2 = $src1
/*9218*/        OPC_CheckPredicate, 79, // Predicate_atomic_load_xor_local
/*9220*/        OPC_CheckType, MVT::i32,
/*9222*/        OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9224*/        OPC_EmitMergeInputChains1_0,
/*9225*/        OPC_EmitInteger, MVT::i32, 0, 
/*9228*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9240*/        OPC_EmitInteger, MVT::i32, 0, 
/*9243*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9255*/        OPC_EmitInteger, MVT::i32, 1, 
/*9258*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9261*/        OPC_EmitInteger, MVT::i32, 0, 
/*9264*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_XOR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                // Src: (atomic_load_xor:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_xor_local>> - Complexity = 4
                // Dst: (LDS_XOR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*9280*/      0, /*End of Scope*/
/*9281*/    /*SwitchOpcode*/ 6|128,1/*134*/, TARGET_VAL(AMDGPUISD::EXPORT),// ->9419
/*9285*/      OPC_RecordNode, // #0 = 'EXPORT' chained node
/*9286*/      OPC_RecordChild1, // #1 = $src
/*9287*/      OPC_CheckChild1Type, MVT::v4f32,
/*9289*/      OPC_RecordChild2, // #2 = $base
/*9290*/      OPC_MoveChild, 2,
/*9292*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9295*/      OPC_CheckType, MVT::i32,
/*9297*/      OPC_MoveParent,
/*9298*/      OPC_RecordChild3, // #3 = $type
/*9299*/      OPC_MoveChild, 3,
/*9301*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9304*/      OPC_CheckType, MVT::i32,
/*9306*/      OPC_MoveParent,
/*9307*/      OPC_RecordChild4, // #4 = $swz_x
/*9308*/      OPC_MoveChild, 4,
/*9310*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9313*/      OPC_CheckType, MVT::i32,
/*9315*/      OPC_MoveParent,
/*9316*/      OPC_RecordChild5, // #5 = $swz_y
/*9317*/      OPC_MoveChild, 5,
/*9319*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9322*/      OPC_CheckType, MVT::i32,
/*9324*/      OPC_MoveParent,
/*9325*/      OPC_RecordChild6, // #6 = $swz_z
/*9326*/      OPC_MoveChild, 6,
/*9328*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9331*/      OPC_CheckType, MVT::i32,
/*9333*/      OPC_MoveParent,
/*9334*/      OPC_RecordChild7, // #7 = $swz_w
/*9335*/      OPC_MoveChild, 7,
/*9337*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9340*/      OPC_CheckType, MVT::i32,
/*9342*/      OPC_MoveParent,
/*9343*/      OPC_Scope, 36, /*->9381*/ // 2 children in Scope
/*9345*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*9347*/        OPC_EmitMergeInputChains1_0,
/*9348*/        OPC_EmitConvertToTarget, 3,
/*9350*/        OPC_EmitConvertToTarget, 2,
/*9352*/        OPC_EmitConvertToTarget, 4,
/*9354*/        OPC_EmitConvertToTarget, 5,
/*9356*/        OPC_EmitConvertToTarget, 6,
/*9358*/        OPC_EmitConvertToTarget, 7,
/*9360*/        OPC_EmitInteger, MVT::i32, 39, 
/*9363*/        OPC_EmitInteger, MVT::i32, 0, 
/*9366*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                    0/*#VTs*/, 9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (R600_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 39:i32, 0:i32)
/*9381*/      /*Scope*/ 36, /*->9418*/
/*9382*/        OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9384*/        OPC_EmitMergeInputChains1_0,
/*9385*/        OPC_EmitConvertToTarget, 3,
/*9387*/        OPC_EmitConvertToTarget, 2,
/*9389*/        OPC_EmitConvertToTarget, 4,
/*9391*/        OPC_EmitConvertToTarget, 5,
/*9393*/        OPC_EmitConvertToTarget, 6,
/*9395*/        OPC_EmitConvertToTarget, 7,
/*9397*/        OPC_EmitInteger, MVT::i32, 83, 
/*9400*/        OPC_EmitInteger, MVT::i32, 0, 
/*9403*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                    0/*#VTs*/, 9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (EG_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 83:i32, 0:i32)
/*9418*/      0, /*End of Scope*/
/*9419*/    /*SwitchOpcode*/ 33|128,2/*289*/, TARGET_VAL(ISD::SHL),// ->9712
/*9423*/      OPC_Scope, 44, /*->9469*/ // 2 children in Scope
/*9425*/        OPC_MoveChild, 0,
/*9427*/        OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*9430*/        OPC_MoveChild, 0,
/*9432*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*9435*/        OPC_CheckChild0Integer, 1, 
/*9437*/        OPC_RecordChild1, // #0 = $a
/*9438*/        OPC_CheckChild1Type, MVT::i32,
/*9440*/        OPC_MoveParent,
/*9441*/        OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9452*/        OPC_MoveParent,
/*9453*/        OPC_RecordChild1, // #1 = $b
/*9454*/        OPC_CheckChild1Type, MVT::i32,
/*9456*/        OPC_CheckType, MVT::i32,
/*9458*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9460*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (shl:i32 (add:i32 (shl:i32 1:i32, i32:i32:$a), -1:i32), i32:i32:$b) - Complexity = 19
                // Dst: (S_BFM_B32:i32 ?:i32:$a, ?:i32:$b)
/*9469*/      /*Scope*/ 112|128,1/*240*/, /*->9711*/
/*9471*/        OPC_RecordChild0, // #0 = $src0
/*9472*/        OPC_RecordChild1, // #1 = $src1
/*9473*/        OPC_CheckChild1Type, MVT::i32,
/*9475*/        OPC_SwitchType /*2 cases */, 90|128,1/*218*/, MVT::i32,// ->9697
/*9479*/          OPC_Scope, 11, /*->9492*/ // 3 children in Scope
/*9481*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9483*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHL_B32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (shl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_LSHL_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*9492*/          /*Scope*/ 101, /*->9594*/
/*9493*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*9495*/            OPC_EmitInteger, MVT::i32, 0, 
/*9498*/            OPC_EmitInteger, MVT::i32, 0, 
/*9501*/            OPC_EmitInteger, MVT::i32, 1, 
/*9504*/            OPC_EmitInteger, MVT::i32, 0, 
/*9507*/            OPC_EmitInteger, MVT::i32, 0, 
/*9510*/            OPC_EmitInteger, MVT::i32, 0, 
/*9513*/            OPC_EmitInteger, MVT::i32, 0, 
/*9516*/            OPC_EmitInteger, MVT::i32, 0, 
/*9519*/            OPC_EmitInteger, MVT::i32, 0, 
/*9522*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9534*/            OPC_EmitInteger, MVT::i32, 0, 
/*9537*/            OPC_EmitInteger, MVT::i32, 0, 
/*9540*/            OPC_EmitInteger, MVT::i32, 0, 
/*9543*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9555*/            OPC_EmitInteger, MVT::i32, 1, 
/*9558*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9561*/            OPC_EmitInteger, MVT::i32, 0, 
/*9564*/            OPC_EmitInteger, MVT::i32, 0, 
/*9567*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHL_r600), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (LSHL_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*9594*/          /*Scope*/ 101, /*->9696*/
/*9595*/            OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9597*/            OPC_EmitInteger, MVT::i32, 0, 
/*9600*/            OPC_EmitInteger, MVT::i32, 0, 
/*9603*/            OPC_EmitInteger, MVT::i32, 1, 
/*9606*/            OPC_EmitInteger, MVT::i32, 0, 
/*9609*/            OPC_EmitInteger, MVT::i32, 0, 
/*9612*/            OPC_EmitInteger, MVT::i32, 0, 
/*9615*/            OPC_EmitInteger, MVT::i32, 0, 
/*9618*/            OPC_EmitInteger, MVT::i32, 0, 
/*9621*/            OPC_EmitInteger, MVT::i32, 0, 
/*9624*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9636*/            OPC_EmitInteger, MVT::i32, 0, 
/*9639*/            OPC_EmitInteger, MVT::i32, 0, 
/*9642*/            OPC_EmitInteger, MVT::i32, 0, 
/*9645*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9657*/            OPC_EmitInteger, MVT::i32, 1, 
/*9660*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9663*/            OPC_EmitInteger, MVT::i32, 0, 
/*9666*/            OPC_EmitInteger, MVT::i32, 0, 
/*9669*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHL_eg), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (LSHL_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*9696*/          0, /*End of Scope*/
/*9697*/        /*SwitchType*/ 11, MVT::i64,// ->9710
/*9699*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9701*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHL_B64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (shl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_LSHL_B64:i64 i64:i64:$src0, i32:i32:$src1)
/*9710*/        0, // EndSwitchType
/*9711*/      0, /*End of Scope*/
/*9712*/    /*SwitchOpcode*/ 89|128,40/*5209*/, TARGET_VAL(ISD::OR),// ->14925
/*9716*/      OPC_Scope, 63|128,39/*5055*/, /*->14774*/ // 2 children in Scope
/*9719*/        OPC_MoveChild, 0,
/*9721*/        OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9724*/        OPC_Scope, 71|128,2/*327*/, /*->10054*/ // 8 children in Scope
/*9727*/          OPC_RecordChild0, // #0 = $y
/*9728*/          OPC_Scope, 1|128,2/*257*/, /*->9988*/ // 2 children in Scope
/*9731*/            OPC_RecordChild1, // #1 = $x
/*9732*/            OPC_MoveParent,
/*9733*/            OPC_MoveChild, 1,
/*9735*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9738*/            OPC_Scope, 10|128,1/*138*/, /*->9879*/ // 4 children in Scope
/*9741*/              OPC_RecordChild0, // #2 = $z
/*9742*/              OPC_MoveChild, 1,
/*9744*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9747*/              OPC_CheckChild0Same, 1,
/*9749*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9760*/              OPC_MoveParent,
/*9761*/              OPC_MoveParent,
/*9762*/              OPC_CheckType, MVT::i32,
/*9764*/              OPC_Scope, 99, /*->9865*/ // 2 children in Scope
/*9766*/                OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9768*/                OPC_EmitInteger, MVT::i32, 0, 
/*9771*/                OPC_EmitInteger, MVT::i32, 0, 
/*9774*/                OPC_EmitInteger, MVT::i32, 0, 
/*9777*/                OPC_EmitInteger, MVT::i32, 0, 
/*9780*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9792*/                OPC_EmitInteger, MVT::i32, 0, 
/*9795*/                OPC_EmitInteger, MVT::i32, 0, 
/*9798*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9810*/                OPC_EmitInteger, MVT::i32, 0, 
/*9813*/                OPC_EmitInteger, MVT::i32, 0, 
/*9816*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9828*/                OPC_EmitInteger, MVT::i32, 1, 
/*9831*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9834*/                OPC_EmitInteger, MVT::i32, 0, 
/*9837*/                OPC_EmitInteger, MVT::i32, 0, 
/*9840*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9865*/              /*Scope*/ 12, /*->9878*/
/*9866*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9868*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9878*/              0, /*End of Scope*/
/*9879*/            /*Scope*/ 35, /*->9915*/
/*9880*/              OPC_MoveChild, 0,
/*9882*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9885*/              OPC_CheckChild0Same, 1,
/*9887*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9898*/              OPC_MoveParent,
/*9899*/              OPC_RecordChild1, // #2 = $z
/*9900*/              OPC_MoveParent,
/*9901*/              OPC_CheckType, MVT::i32,
/*9903*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9905*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9915*/            /*Scope*/ 35, /*->9951*/
/*9916*/              OPC_RecordChild0, // #2 = $z
/*9917*/              OPC_MoveChild, 1,
/*9919*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9922*/              OPC_CheckChild0Same, 0,
/*9924*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9935*/              OPC_MoveParent,
/*9936*/              OPC_MoveParent,
/*9937*/              OPC_CheckType, MVT::i32,
/*9939*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9941*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9951*/            /*Scope*/ 35, /*->9987*/
/*9952*/              OPC_MoveChild, 0,
/*9954*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9957*/              OPC_CheckChild0Same, 0,
/*9959*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9970*/              OPC_MoveParent,
/*9971*/              OPC_RecordChild1, // #2 = $z
/*9972*/              OPC_MoveParent,
/*9973*/              OPC_CheckType, MVT::i32,
/*9975*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9977*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9987*/            0, /*End of Scope*/
/*9988*/          /*Scope*/ 64, /*->10053*/
/*9989*/            OPC_MoveChild, 1,
/*9991*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9994*/            OPC_RecordChild0, // #1 = $x
/*9995*/            OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10006*/           OPC_MoveParent,
/*10007*/           OPC_MoveParent,
/*10008*/           OPC_MoveChild, 1,
/*10010*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10013*/           OPC_Scope, 18, /*->10033*/ // 2 children in Scope
/*10015*/             OPC_RecordChild0, // #2 = $y
/*10016*/             OPC_CheckChild1Same, 1,
/*10018*/             OPC_MoveParent,
/*10019*/             OPC_CheckType, MVT::i32,
/*10021*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10023*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10033*/           /*Scope*/ 18, /*->10052*/
/*10034*/             OPC_CheckChild0Same, 1,
/*10036*/             OPC_RecordChild1, // #2 = $y
/*10037*/             OPC_MoveParent,
/*10038*/             OPC_CheckType, MVT::i32,
/*10040*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10042*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10052*/           0, /*End of Scope*/
/*10053*/         0, /*End of Scope*/
/*10054*/       /*Scope*/ 65, /*->10120*/
/*10055*/         OPC_MoveChild, 0,
/*10057*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10060*/         OPC_RecordChild0, // #0 = $x
/*10061*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10072*/         OPC_MoveParent,
/*10073*/         OPC_RecordChild1, // #1 = $z
/*10074*/         OPC_MoveParent,
/*10075*/         OPC_MoveChild, 1,
/*10077*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10080*/         OPC_Scope, 18, /*->10100*/ // 2 children in Scope
/*10082*/           OPC_RecordChild0, // #2 = $y
/*10083*/           OPC_CheckChild1Same, 0,
/*10085*/           OPC_MoveParent,
/*10086*/           OPC_CheckType, MVT::i32,
/*10088*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10090*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10100*/         /*Scope*/ 18, /*->10119*/
/*10101*/           OPC_CheckChild0Same, 0,
/*10103*/           OPC_RecordChild1, // #2 = $y
/*10104*/           OPC_MoveParent,
/*10105*/           OPC_CheckType, MVT::i32,
/*10107*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10109*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10119*/         0, /*End of Scope*/
/*10120*/       /*Scope*/ 111|128,4/*623*/, /*->10745*/
/*10122*/         OPC_RecordChild0, // #0 = $y
/*10123*/         OPC_Scope, 122|128,2/*378*/, /*->10504*/ // 2 children in Scope
/*10126*/           OPC_RecordChild1, // #1 = $x
/*10127*/           OPC_MoveParent,
/*10128*/           OPC_MoveChild, 1,
/*10130*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10133*/           OPC_Scope, 122, /*->10257*/ // 3 children in Scope
/*10135*/             OPC_MoveChild, 0,
/*10137*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10140*/             OPC_CheckChild0Same, 1,
/*10142*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10153*/             OPC_MoveParent,
/*10154*/             OPC_RecordChild1, // #2 = $z
/*10155*/             OPC_MoveParent,
/*10156*/             OPC_CheckType, MVT::i32,
/*10158*/             OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10160*/             OPC_EmitInteger, MVT::i32, 0, 
/*10163*/             OPC_EmitInteger, MVT::i32, 0, 
/*10166*/             OPC_EmitInteger, MVT::i32, 0, 
/*10169*/             OPC_EmitInteger, MVT::i32, 0, 
/*10172*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10184*/             OPC_EmitInteger, MVT::i32, 0, 
/*10187*/             OPC_EmitInteger, MVT::i32, 0, 
/*10190*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10202*/             OPC_EmitInteger, MVT::i32, 0, 
/*10205*/             OPC_EmitInteger, MVT::i32, 0, 
/*10208*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10220*/             OPC_EmitInteger, MVT::i32, 1, 
/*10223*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10226*/             OPC_EmitInteger, MVT::i32, 0, 
/*10229*/             OPC_EmitInteger, MVT::i32, 0, 
/*10232*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10257*/           /*Scope*/ 122, /*->10380*/
/*10258*/             OPC_RecordChild0, // #2 = $z
/*10259*/             OPC_MoveChild, 1,
/*10261*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10264*/             OPC_CheckChild0Same, 0,
/*10266*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10277*/             OPC_MoveParent,
/*10278*/             OPC_MoveParent,
/*10279*/             OPC_CheckType, MVT::i32,
/*10281*/             OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10283*/             OPC_EmitInteger, MVT::i32, 0, 
/*10286*/             OPC_EmitInteger, MVT::i32, 0, 
/*10289*/             OPC_EmitInteger, MVT::i32, 0, 
/*10292*/             OPC_EmitInteger, MVT::i32, 0, 
/*10295*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10307*/             OPC_EmitInteger, MVT::i32, 0, 
/*10310*/             OPC_EmitInteger, MVT::i32, 0, 
/*10313*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10325*/             OPC_EmitInteger, MVT::i32, 0, 
/*10328*/             OPC_EmitInteger, MVT::i32, 0, 
/*10331*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10343*/             OPC_EmitInteger, MVT::i32, 1, 
/*10346*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10349*/             OPC_EmitInteger, MVT::i32, 0, 
/*10352*/             OPC_EmitInteger, MVT::i32, 0, 
/*10355*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10380*/           /*Scope*/ 122, /*->10503*/
/*10381*/             OPC_MoveChild, 0,
/*10383*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10386*/             OPC_CheckChild0Same, 0,
/*10388*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10399*/             OPC_MoveParent,
/*10400*/             OPC_RecordChild1, // #2 = $z
/*10401*/             OPC_MoveParent,
/*10402*/             OPC_CheckType, MVT::i32,
/*10404*/             OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10406*/             OPC_EmitInteger, MVT::i32, 0, 
/*10409*/             OPC_EmitInteger, MVT::i32, 0, 
/*10412*/             OPC_EmitInteger, MVT::i32, 0, 
/*10415*/             OPC_EmitInteger, MVT::i32, 0, 
/*10418*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10430*/             OPC_EmitInteger, MVT::i32, 0, 
/*10433*/             OPC_EmitInteger, MVT::i32, 0, 
/*10436*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10448*/             OPC_EmitInteger, MVT::i32, 0, 
/*10451*/             OPC_EmitInteger, MVT::i32, 0, 
/*10454*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10466*/             OPC_EmitInteger, MVT::i32, 1, 
/*10469*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10472*/             OPC_EmitInteger, MVT::i32, 0, 
/*10475*/             OPC_EmitInteger, MVT::i32, 0, 
/*10478*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10503*/           0, /*End of Scope*/
/*10504*/         /*Scope*/ 110|128,1/*238*/, /*->10744*/
/*10506*/           OPC_MoveChild, 1,
/*10508*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10511*/           OPC_RecordChild0, // #1 = $x
/*10512*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10523*/           OPC_MoveParent,
/*10524*/           OPC_MoveParent,
/*10525*/           OPC_MoveChild, 1,
/*10527*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10530*/           OPC_Scope, 105, /*->10637*/ // 2 children in Scope
/*10532*/             OPC_RecordChild0, // #2 = $y
/*10533*/             OPC_CheckChild1Same, 1,
/*10535*/             OPC_MoveParent,
/*10536*/             OPC_CheckType, MVT::i32,
/*10538*/             OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10540*/             OPC_EmitInteger, MVT::i32, 0, 
/*10543*/             OPC_EmitInteger, MVT::i32, 0, 
/*10546*/             OPC_EmitInteger, MVT::i32, 0, 
/*10549*/             OPC_EmitInteger, MVT::i32, 0, 
/*10552*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10564*/             OPC_EmitInteger, MVT::i32, 0, 
/*10567*/             OPC_EmitInteger, MVT::i32, 0, 
/*10570*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10582*/             OPC_EmitInteger, MVT::i32, 0, 
/*10585*/             OPC_EmitInteger, MVT::i32, 0, 
/*10588*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10600*/             OPC_EmitInteger, MVT::i32, 1, 
/*10603*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10606*/             OPC_EmitInteger, MVT::i32, 0, 
/*10609*/             OPC_EmitInteger, MVT::i32, 0, 
/*10612*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10637*/           /*Scope*/ 105, /*->10743*/
/*10638*/             OPC_CheckChild0Same, 1,
/*10640*/             OPC_RecordChild1, // #2 = $y
/*10641*/             OPC_MoveParent,
/*10642*/             OPC_CheckType, MVT::i32,
/*10644*/             OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10646*/             OPC_EmitInteger, MVT::i32, 0, 
/*10649*/             OPC_EmitInteger, MVT::i32, 0, 
/*10652*/             OPC_EmitInteger, MVT::i32, 0, 
/*10655*/             OPC_EmitInteger, MVT::i32, 0, 
/*10658*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10670*/             OPC_EmitInteger, MVT::i32, 0, 
/*10673*/             OPC_EmitInteger, MVT::i32, 0, 
/*10676*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10688*/             OPC_EmitInteger, MVT::i32, 0, 
/*10691*/             OPC_EmitInteger, MVT::i32, 0, 
/*10694*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10706*/             OPC_EmitInteger, MVT::i32, 1, 
/*10709*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10712*/             OPC_EmitInteger, MVT::i32, 0, 
/*10715*/             OPC_EmitInteger, MVT::i32, 0, 
/*10718*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10743*/           0, /*End of Scope*/
/*10744*/         0, /*End of Scope*/
/*10745*/       /*Scope*/ 111|128,1/*239*/, /*->10986*/
/*10747*/         OPC_MoveChild, 0,
/*10749*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10752*/         OPC_RecordChild0, // #0 = $x
/*10753*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10764*/         OPC_MoveParent,
/*10765*/         OPC_RecordChild1, // #1 = $z
/*10766*/         OPC_MoveParent,
/*10767*/         OPC_MoveChild, 1,
/*10769*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10772*/         OPC_Scope, 105, /*->10879*/ // 2 children in Scope
/*10774*/           OPC_RecordChild0, // #2 = $y
/*10775*/           OPC_CheckChild1Same, 0,
/*10777*/           OPC_MoveParent,
/*10778*/           OPC_CheckType, MVT::i32,
/*10780*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10782*/           OPC_EmitInteger, MVT::i32, 0, 
/*10785*/           OPC_EmitInteger, MVT::i32, 0, 
/*10788*/           OPC_EmitInteger, MVT::i32, 0, 
/*10791*/           OPC_EmitInteger, MVT::i32, 0, 
/*10794*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10806*/           OPC_EmitInteger, MVT::i32, 0, 
/*10809*/           OPC_EmitInteger, MVT::i32, 0, 
/*10812*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10824*/           OPC_EmitInteger, MVT::i32, 0, 
/*10827*/           OPC_EmitInteger, MVT::i32, 0, 
/*10830*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10842*/           OPC_EmitInteger, MVT::i32, 1, 
/*10845*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10848*/           OPC_EmitInteger, MVT::i32, 0, 
/*10851*/           OPC_EmitInteger, MVT::i32, 0, 
/*10854*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10879*/         /*Scope*/ 105, /*->10985*/
/*10880*/           OPC_CheckChild0Same, 0,
/*10882*/           OPC_RecordChild1, // #2 = $y
/*10883*/           OPC_MoveParent,
/*10884*/           OPC_CheckType, MVT::i32,
/*10886*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10888*/           OPC_EmitInteger, MVT::i32, 0, 
/*10891*/           OPC_EmitInteger, MVT::i32, 0, 
/*10894*/           OPC_EmitInteger, MVT::i32, 0, 
/*10897*/           OPC_EmitInteger, MVT::i32, 0, 
/*10900*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10912*/           OPC_EmitInteger, MVT::i32, 0, 
/*10915*/           OPC_EmitInteger, MVT::i32, 0, 
/*10918*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10930*/           OPC_EmitInteger, MVT::i32, 0, 
/*10933*/           OPC_EmitInteger, MVT::i32, 0, 
/*10936*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10948*/           OPC_EmitInteger, MVT::i32, 1, 
/*10951*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10954*/           OPC_EmitInteger, MVT::i32, 0, 
/*10957*/           OPC_EmitInteger, MVT::i32, 0, 
/*10960*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10985*/         0, /*End of Scope*/
/*10986*/       /*Scope*/ 112|128,4/*624*/, /*->11612*/
/*10988*/         OPC_RecordChild0, // #0 = $x
/*10989*/         OPC_Scope, 108|128,3/*492*/, /*->11484*/ // 2 children in Scope
/*10992*/           OPC_RecordChild1, // #1 = $z
/*10993*/           OPC_MoveParent,
/*10994*/           OPC_MoveChild, 1,
/*10996*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10999*/           OPC_Scope, 16|128,2/*272*/, /*->11274*/ // 4 children in Scope
/*11002*/             OPC_RecordChild0, // #2 = $y
/*11003*/             OPC_MoveChild, 1,
/*11005*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11008*/             OPC_Scope, 104|128,1/*232*/, /*->11243*/ // 2 children in Scope
/*11011*/               OPC_CheckChild0Same, 0,
/*11013*/               OPC_CheckChild1Same, 1,
/*11015*/               OPC_MoveParent,
/*11016*/               OPC_MoveParent,
/*11017*/               OPC_CheckType, MVT::i32,
/*11019*/               OPC_Scope, 70|128,1/*198*/, /*->11220*/ // 2 children in Scope
/*11022*/                 OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11024*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11027*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11030*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11033*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11036*/                 OPC_EmitInteger, MVT::i32, 1, 
/*11039*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11042*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11045*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11048*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11051*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11054*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11057*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11069*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11072*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11075*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11078*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11090*/                 OPC_EmitInteger, MVT::i32, 1, 
/*11093*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11096*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11099*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11102*/                 OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                              1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*11129*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11132*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11135*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11147*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11150*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11153*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11165*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11168*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11171*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11183*/                 OPC_EmitInteger, MVT::i32, 1, 
/*11186*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11189*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11192*/                 OPC_EmitInteger, MVT::i32, 0, 
/*11195*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                              1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11220*/               /*Scope*/ 21, /*->11242*/
/*11221*/                 OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11223*/                 OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                              1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*11232*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                              1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11242*/               0, /*End of Scope*/
/*11243*/             /*Scope*/ 29, /*->11273*/
/*11244*/               OPC_CheckChild0Same, 1,
/*11246*/               OPC_CheckChild1Same, 0,
/*11248*/               OPC_MoveParent,
/*11249*/               OPC_MoveParent,
/*11250*/               OPC_CheckType, MVT::i32,
/*11252*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11254*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*11263*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11273*/             0, /*End of Scope*/
/*11274*/           /*Scope*/ 69, /*->11344*/
/*11275*/             OPC_MoveChild, 0,
/*11277*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11280*/             OPC_Scope, 30, /*->11312*/ // 2 children in Scope
/*11282*/               OPC_CheckChild0Same, 0,
/*11284*/               OPC_CheckChild1Same, 1,
/*11286*/               OPC_MoveParent,
/*11287*/               OPC_RecordChild1, // #2 = $y
/*11288*/               OPC_MoveParent,
/*11289*/               OPC_CheckType, MVT::i32,
/*11291*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11293*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*11302*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11312*/             /*Scope*/ 30, /*->11343*/
/*11313*/               OPC_CheckChild0Same, 1,
/*11315*/               OPC_CheckChild1Same, 0,
/*11317*/               OPC_MoveParent,
/*11318*/               OPC_RecordChild1, // #2 = $y
/*11319*/               OPC_MoveParent,
/*11320*/               OPC_CheckType, MVT::i32,
/*11322*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11324*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*11333*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11343*/             0, /*End of Scope*/
/*11344*/           /*Scope*/ 68, /*->11413*/
/*11345*/             OPC_RecordChild0, // #2 = $y
/*11346*/             OPC_MoveChild, 1,
/*11348*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11351*/             OPC_Scope, 29, /*->11382*/ // 2 children in Scope
/*11353*/               OPC_CheckChild0Same, 1,
/*11355*/               OPC_CheckChild1Same, 0,
/*11357*/               OPC_MoveParent,
/*11358*/               OPC_MoveParent,
/*11359*/               OPC_CheckType, MVT::i32,
/*11361*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11363*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*11372*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11382*/             /*Scope*/ 29, /*->11412*/
/*11383*/               OPC_CheckChild0Same, 0,
/*11385*/               OPC_CheckChild1Same, 1,
/*11387*/               OPC_MoveParent,
/*11388*/               OPC_MoveParent,
/*11389*/               OPC_CheckType, MVT::i32,
/*11391*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11393*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*11402*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11412*/             0, /*End of Scope*/
/*11413*/           /*Scope*/ 69, /*->11483*/
/*11414*/             OPC_MoveChild, 0,
/*11416*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11419*/             OPC_Scope, 30, /*->11451*/ // 2 children in Scope
/*11421*/               OPC_CheckChild0Same, 1,
/*11423*/               OPC_CheckChild1Same, 0,
/*11425*/               OPC_MoveParent,
/*11426*/               OPC_RecordChild1, // #2 = $y
/*11427*/               OPC_MoveParent,
/*11428*/               OPC_CheckType, MVT::i32,
/*11430*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11432*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*11441*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11451*/             /*Scope*/ 30, /*->11482*/
/*11452*/               OPC_CheckChild0Same, 0,
/*11454*/               OPC_CheckChild1Same, 1,
/*11456*/               OPC_MoveParent,
/*11457*/               OPC_RecordChild1, // #2 = $y
/*11458*/               OPC_MoveParent,
/*11459*/               OPC_CheckType, MVT::i32,
/*11461*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11463*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*11472*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11482*/             0, /*End of Scope*/
/*11483*/           0, /*End of Scope*/
/*11484*/         /*Scope*/ 126, /*->11611*/
/*11485*/           OPC_MoveChild, 1,
/*11487*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11490*/           OPC_RecordChild0, // #1 = $x
/*11491*/           OPC_RecordChild1, // #2 = $z
/*11492*/           OPC_MoveParent,
/*11493*/           OPC_MoveParent,
/*11494*/           OPC_MoveChild, 1,
/*11496*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*11499*/           OPC_Scope, 28, /*->11529*/ // 3 children in Scope
/*11501*/             OPC_CheckChild0Same, 1,
/*11503*/             OPC_CheckChild1Same, 2,
/*11505*/             OPC_MoveParent,
/*11506*/             OPC_CheckType, MVT::i32,
/*11508*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11510*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0,  // Results = #3
/*11519*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11529*/           /*Scope*/ 51, /*->11581*/
/*11530*/             OPC_CheckChild0Same, 2,
/*11532*/             OPC_CheckChild1Same, 1,
/*11534*/             OPC_MoveParent,
/*11535*/             OPC_CheckType, MVT::i32,
/*11537*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11539*/             OPC_Scope, 19, /*->11560*/ // 2 children in Scope
/*11541*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0,  // Results = #3
/*11550*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11560*/             /*Scope*/ 19, /*->11580*/
/*11561*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 0,  // Results = #3
/*11570*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11580*/             0, /*End of Scope*/
/*11581*/           /*Scope*/ 28, /*->11610*/
/*11582*/             OPC_CheckChild0Same, 1,
/*11584*/             OPC_CheckChild1Same, 2,
/*11586*/             OPC_MoveParent,
/*11587*/             OPC_CheckType, MVT::i32,
/*11589*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11591*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 0,  // Results = #3
/*11600*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11610*/           0, /*End of Scope*/
/*11611*/         0, /*End of Scope*/
/*11612*/       /*Scope*/ 127, /*->11740*/
/*11613*/         OPC_MoveChild, 0,
/*11615*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11618*/         OPC_RecordChild0, // #0 = $x
/*11619*/         OPC_RecordChild1, // #1 = $z
/*11620*/         OPC_MoveParent,
/*11621*/         OPC_RecordChild1, // #2 = $y
/*11622*/         OPC_MoveParent,
/*11623*/         OPC_MoveChild, 1,
/*11625*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*11628*/         OPC_Scope, 28, /*->11658*/ // 3 children in Scope
/*11630*/           OPC_CheckChild0Same, 0,
/*11632*/           OPC_CheckChild1Same, 1,
/*11634*/           OPC_MoveParent,
/*11635*/           OPC_CheckType, MVT::i32,
/*11637*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11639*/           OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*11648*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11658*/         /*Scope*/ 51, /*->11710*/
/*11659*/           OPC_CheckChild0Same, 1,
/*11661*/           OPC_CheckChild1Same, 0,
/*11663*/           OPC_MoveParent,
/*11664*/           OPC_CheckType, MVT::i32,
/*11666*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11668*/           OPC_Scope, 19, /*->11689*/ // 2 children in Scope
/*11670*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*11679*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11689*/           /*Scope*/ 19, /*->11709*/
/*11690*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*11699*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11709*/           0, /*End of Scope*/
/*11710*/         /*Scope*/ 28, /*->11739*/
/*11711*/           OPC_CheckChild0Same, 0,
/*11713*/           OPC_CheckChild1Same, 1,
/*11715*/           OPC_MoveParent,
/*11716*/           OPC_CheckType, MVT::i32,
/*11718*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11720*/           OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*11729*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11739*/         0, /*End of Scope*/
/*11740*/       /*Scope*/ 93|128,17/*2269*/, /*->14011*/
/*11742*/         OPC_RecordChild0, // #0 = $x
/*11743*/         OPC_Scope, 95|128,11/*1503*/, /*->13249*/ // 2 children in Scope
/*11746*/           OPC_RecordChild1, // #1 = $z
/*11747*/           OPC_MoveParent,
/*11748*/           OPC_MoveChild, 1,
/*11750*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*11753*/           OPC_Scope, 84|128,1/*212*/, /*->11968*/ // 4 children in Scope
/*11756*/             OPC_RecordChild0, // #2 = $y
/*11757*/             OPC_MoveChild, 1,
/*11759*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11762*/             OPC_CheckChild0Same, 1,
/*11764*/             OPC_CheckChild1Same, 0,
/*11766*/             OPC_MoveParent,
/*11767*/             OPC_MoveParent,
/*11768*/             OPC_CheckType, MVT::i32,
/*11770*/             OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11772*/             OPC_EmitInteger, MVT::i32, 0, 
/*11775*/             OPC_EmitInteger, MVT::i32, 0, 
/*11778*/             OPC_EmitInteger, MVT::i32, 0, 
/*11781*/             OPC_EmitInteger, MVT::i32, 0, 
/*11784*/             OPC_EmitInteger, MVT::i32, 1, 
/*11787*/             OPC_EmitInteger, MVT::i32, 0, 
/*11790*/             OPC_EmitInteger, MVT::i32, 0, 
/*11793*/             OPC_EmitInteger, MVT::i32, 0, 
/*11796*/             OPC_EmitInteger, MVT::i32, 0, 
/*11799*/             OPC_EmitInteger, MVT::i32, 0, 
/*11802*/             OPC_EmitInteger, MVT::i32, 0, 
/*11805*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11817*/             OPC_EmitInteger, MVT::i32, 0, 
/*11820*/             OPC_EmitInteger, MVT::i32, 0, 
/*11823*/             OPC_EmitInteger, MVT::i32, 0, 
/*11826*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11838*/             OPC_EmitInteger, MVT::i32, 1, 
/*11841*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11844*/             OPC_EmitInteger, MVT::i32, 0, 
/*11847*/             OPC_EmitInteger, MVT::i32, 0, 
/*11850*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*11877*/             OPC_EmitInteger, MVT::i32, 0, 
/*11880*/             OPC_EmitInteger, MVT::i32, 0, 
/*11883*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11895*/             OPC_EmitInteger, MVT::i32, 0, 
/*11898*/             OPC_EmitInteger, MVT::i32, 0, 
/*11901*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11913*/             OPC_EmitInteger, MVT::i32, 0, 
/*11916*/             OPC_EmitInteger, MVT::i32, 0, 
/*11919*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11931*/             OPC_EmitInteger, MVT::i32, 1, 
/*11934*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11937*/             OPC_EmitInteger, MVT::i32, 0, 
/*11940*/             OPC_EmitInteger, MVT::i32, 0, 
/*11943*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11968*/           /*Scope*/ 41|128,3/*425*/, /*->12395*/
/*11970*/             OPC_MoveChild, 0,
/*11972*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11975*/             OPC_Scope, 79|128,1/*207*/, /*->12185*/ // 2 children in Scope
/*11978*/               OPC_CheckChild0Same, 0,
/*11980*/               OPC_CheckChild1Same, 1,
/*11982*/               OPC_MoveParent,
/*11983*/               OPC_RecordChild1, // #2 = $y
/*11984*/               OPC_MoveParent,
/*11985*/               OPC_CheckType, MVT::i32,
/*11987*/               OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11989*/               OPC_EmitInteger, MVT::i32, 0, 
/*11992*/               OPC_EmitInteger, MVT::i32, 0, 
/*11995*/               OPC_EmitInteger, MVT::i32, 0, 
/*11998*/               OPC_EmitInteger, MVT::i32, 0, 
/*12001*/               OPC_EmitInteger, MVT::i32, 1, 
/*12004*/               OPC_EmitInteger, MVT::i32, 0, 
/*12007*/               OPC_EmitInteger, MVT::i32, 0, 
/*12010*/               OPC_EmitInteger, MVT::i32, 0, 
/*12013*/               OPC_EmitInteger, MVT::i32, 0, 
/*12016*/               OPC_EmitInteger, MVT::i32, 0, 
/*12019*/               OPC_EmitInteger, MVT::i32, 0, 
/*12022*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12034*/               OPC_EmitInteger, MVT::i32, 0, 
/*12037*/               OPC_EmitInteger, MVT::i32, 0, 
/*12040*/               OPC_EmitInteger, MVT::i32, 0, 
/*12043*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12055*/               OPC_EmitInteger, MVT::i32, 1, 
/*12058*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12061*/               OPC_EmitInteger, MVT::i32, 0, 
/*12064*/               OPC_EmitInteger, MVT::i32, 0, 
/*12067*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12094*/               OPC_EmitInteger, MVT::i32, 0, 
/*12097*/               OPC_EmitInteger, MVT::i32, 0, 
/*12100*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12112*/               OPC_EmitInteger, MVT::i32, 0, 
/*12115*/               OPC_EmitInteger, MVT::i32, 0, 
/*12118*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12130*/               OPC_EmitInteger, MVT::i32, 0, 
/*12133*/               OPC_EmitInteger, MVT::i32, 0, 
/*12136*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12148*/               OPC_EmitInteger, MVT::i32, 1, 
/*12151*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12154*/               OPC_EmitInteger, MVT::i32, 0, 
/*12157*/               OPC_EmitInteger, MVT::i32, 0, 
/*12160*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12185*/             /*Scope*/ 79|128,1/*207*/, /*->12394*/
/*12187*/               OPC_CheckChild0Same, 1,
/*12189*/               OPC_CheckChild1Same, 0,
/*12191*/               OPC_MoveParent,
/*12192*/               OPC_RecordChild1, // #2 = $y
/*12193*/               OPC_MoveParent,
/*12194*/               OPC_CheckType, MVT::i32,
/*12196*/               OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12198*/               OPC_EmitInteger, MVT::i32, 0, 
/*12201*/               OPC_EmitInteger, MVT::i32, 0, 
/*12204*/               OPC_EmitInteger, MVT::i32, 0, 
/*12207*/               OPC_EmitInteger, MVT::i32, 0, 
/*12210*/               OPC_EmitInteger, MVT::i32, 1, 
/*12213*/               OPC_EmitInteger, MVT::i32, 0, 
/*12216*/               OPC_EmitInteger, MVT::i32, 0, 
/*12219*/               OPC_EmitInteger, MVT::i32, 0, 
/*12222*/               OPC_EmitInteger, MVT::i32, 0, 
/*12225*/               OPC_EmitInteger, MVT::i32, 0, 
/*12228*/               OPC_EmitInteger, MVT::i32, 0, 
/*12231*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12243*/               OPC_EmitInteger, MVT::i32, 0, 
/*12246*/               OPC_EmitInteger, MVT::i32, 0, 
/*12249*/               OPC_EmitInteger, MVT::i32, 0, 
/*12252*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12264*/               OPC_EmitInteger, MVT::i32, 1, 
/*12267*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12270*/               OPC_EmitInteger, MVT::i32, 0, 
/*12273*/               OPC_EmitInteger, MVT::i32, 0, 
/*12276*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12303*/               OPC_EmitInteger, MVT::i32, 0, 
/*12306*/               OPC_EmitInteger, MVT::i32, 0, 
/*12309*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12321*/               OPC_EmitInteger, MVT::i32, 0, 
/*12324*/               OPC_EmitInteger, MVT::i32, 0, 
/*12327*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12339*/               OPC_EmitInteger, MVT::i32, 0, 
/*12342*/               OPC_EmitInteger, MVT::i32, 0, 
/*12345*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12357*/               OPC_EmitInteger, MVT::i32, 1, 
/*12360*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12363*/               OPC_EmitInteger, MVT::i32, 0, 
/*12366*/               OPC_EmitInteger, MVT::i32, 0, 
/*12369*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12394*/             0, /*End of Scope*/
/*12395*/           /*Scope*/ 40|128,3/*424*/, /*->12821*/
/*12397*/             OPC_RecordChild0, // #2 = $y
/*12398*/             OPC_MoveChild, 1,
/*12400*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*12403*/             OPC_Scope, 78|128,1/*206*/, /*->12612*/ // 2 children in Scope
/*12406*/               OPC_CheckChild0Same, 1,
/*12408*/               OPC_CheckChild1Same, 0,
/*12410*/               OPC_MoveParent,
/*12411*/               OPC_MoveParent,
/*12412*/               OPC_CheckType, MVT::i32,
/*12414*/               OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12416*/               OPC_EmitInteger, MVT::i32, 0, 
/*12419*/               OPC_EmitInteger, MVT::i32, 0, 
/*12422*/               OPC_EmitInteger, MVT::i32, 0, 
/*12425*/               OPC_EmitInteger, MVT::i32, 0, 
/*12428*/               OPC_EmitInteger, MVT::i32, 1, 
/*12431*/               OPC_EmitInteger, MVT::i32, 0, 
/*12434*/               OPC_EmitInteger, MVT::i32, 0, 
/*12437*/               OPC_EmitInteger, MVT::i32, 0, 
/*12440*/               OPC_EmitInteger, MVT::i32, 0, 
/*12443*/               OPC_EmitInteger, MVT::i32, 0, 
/*12446*/               OPC_EmitInteger, MVT::i32, 0, 
/*12449*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12461*/               OPC_EmitInteger, MVT::i32, 0, 
/*12464*/               OPC_EmitInteger, MVT::i32, 0, 
/*12467*/               OPC_EmitInteger, MVT::i32, 0, 
/*12470*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12482*/               OPC_EmitInteger, MVT::i32, 1, 
/*12485*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12488*/               OPC_EmitInteger, MVT::i32, 0, 
/*12491*/               OPC_EmitInteger, MVT::i32, 0, 
/*12494*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12521*/               OPC_EmitInteger, MVT::i32, 0, 
/*12524*/               OPC_EmitInteger, MVT::i32, 0, 
/*12527*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12539*/               OPC_EmitInteger, MVT::i32, 0, 
/*12542*/               OPC_EmitInteger, MVT::i32, 0, 
/*12545*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12557*/               OPC_EmitInteger, MVT::i32, 0, 
/*12560*/               OPC_EmitInteger, MVT::i32, 0, 
/*12563*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12575*/               OPC_EmitInteger, MVT::i32, 1, 
/*12578*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12581*/               OPC_EmitInteger, MVT::i32, 0, 
/*12584*/               OPC_EmitInteger, MVT::i32, 0, 
/*12587*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12612*/             /*Scope*/ 78|128,1/*206*/, /*->12820*/
/*12614*/               OPC_CheckChild0Same, 0,
/*12616*/               OPC_CheckChild1Same, 1,
/*12618*/               OPC_MoveParent,
/*12619*/               OPC_MoveParent,
/*12620*/               OPC_CheckType, MVT::i32,
/*12622*/               OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12624*/               OPC_EmitInteger, MVT::i32, 0, 
/*12627*/               OPC_EmitInteger, MVT::i32, 0, 
/*12630*/               OPC_EmitInteger, MVT::i32, 0, 
/*12633*/               OPC_EmitInteger, MVT::i32, 0, 
/*12636*/               OPC_EmitInteger, MVT::i32, 1, 
/*12639*/               OPC_EmitInteger, MVT::i32, 0, 
/*12642*/               OPC_EmitInteger, MVT::i32, 0, 
/*12645*/               OPC_EmitInteger, MVT::i32, 0, 
/*12648*/               OPC_EmitInteger, MVT::i32, 0, 
/*12651*/               OPC_EmitInteger, MVT::i32, 0, 
/*12654*/               OPC_EmitInteger, MVT::i32, 0, 
/*12657*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12669*/               OPC_EmitInteger, MVT::i32, 0, 
/*12672*/               OPC_EmitInteger, MVT::i32, 0, 
/*12675*/               OPC_EmitInteger, MVT::i32, 0, 
/*12678*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12690*/               OPC_EmitInteger, MVT::i32, 1, 
/*12693*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12696*/               OPC_EmitInteger, MVT::i32, 0, 
/*12699*/               OPC_EmitInteger, MVT::i32, 0, 
/*12702*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12729*/               OPC_EmitInteger, MVT::i32, 0, 
/*12732*/               OPC_EmitInteger, MVT::i32, 0, 
/*12735*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12747*/               OPC_EmitInteger, MVT::i32, 0, 
/*12750*/               OPC_EmitInteger, MVT::i32, 0, 
/*12753*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12765*/               OPC_EmitInteger, MVT::i32, 0, 
/*12768*/               OPC_EmitInteger, MVT::i32, 0, 
/*12771*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12783*/               OPC_EmitInteger, MVT::i32, 1, 
/*12786*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12789*/               OPC_EmitInteger, MVT::i32, 0, 
/*12792*/               OPC_EmitInteger, MVT::i32, 0, 
/*12795*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12820*/             0, /*End of Scope*/
/*12821*/           /*Scope*/ 41|128,3/*425*/, /*->13248*/
/*12823*/             OPC_MoveChild, 0,
/*12825*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*12828*/             OPC_Scope, 79|128,1/*207*/, /*->13038*/ // 2 children in Scope
/*12831*/               OPC_CheckChild0Same, 1,
/*12833*/               OPC_CheckChild1Same, 0,
/*12835*/               OPC_MoveParent,
/*12836*/               OPC_RecordChild1, // #2 = $y
/*12837*/               OPC_MoveParent,
/*12838*/               OPC_CheckType, MVT::i32,
/*12840*/               OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12842*/               OPC_EmitInteger, MVT::i32, 0, 
/*12845*/               OPC_EmitInteger, MVT::i32, 0, 
/*12848*/               OPC_EmitInteger, MVT::i32, 0, 
/*12851*/               OPC_EmitInteger, MVT::i32, 0, 
/*12854*/               OPC_EmitInteger, MVT::i32, 1, 
/*12857*/               OPC_EmitInteger, MVT::i32, 0, 
/*12860*/               OPC_EmitInteger, MVT::i32, 0, 
/*12863*/               OPC_EmitInteger, MVT::i32, 0, 
/*12866*/               OPC_EmitInteger, MVT::i32, 0, 
/*12869*/               OPC_EmitInteger, MVT::i32, 0, 
/*12872*/               OPC_EmitInteger, MVT::i32, 0, 
/*12875*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12887*/               OPC_EmitInteger, MVT::i32, 0, 
/*12890*/               OPC_EmitInteger, MVT::i32, 0, 
/*12893*/               OPC_EmitInteger, MVT::i32, 0, 
/*12896*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12908*/               OPC_EmitInteger, MVT::i32, 1, 
/*12911*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12914*/               OPC_EmitInteger, MVT::i32, 0, 
/*12917*/               OPC_EmitInteger, MVT::i32, 0, 
/*12920*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12947*/               OPC_EmitInteger, MVT::i32, 0, 
/*12950*/               OPC_EmitInteger, MVT::i32, 0, 
/*12953*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12965*/               OPC_EmitInteger, MVT::i32, 0, 
/*12968*/               OPC_EmitInteger, MVT::i32, 0, 
/*12971*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12983*/               OPC_EmitInteger, MVT::i32, 0, 
/*12986*/               OPC_EmitInteger, MVT::i32, 0, 
/*12989*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13001*/               OPC_EmitInteger, MVT::i32, 1, 
/*13004*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13007*/               OPC_EmitInteger, MVT::i32, 0, 
/*13010*/               OPC_EmitInteger, MVT::i32, 0, 
/*13013*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13038*/             /*Scope*/ 79|128,1/*207*/, /*->13247*/
/*13040*/               OPC_CheckChild0Same, 0,
/*13042*/               OPC_CheckChild1Same, 1,
/*13044*/               OPC_MoveParent,
/*13045*/               OPC_RecordChild1, // #2 = $y
/*13046*/               OPC_MoveParent,
/*13047*/               OPC_CheckType, MVT::i32,
/*13049*/               OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13051*/               OPC_EmitInteger, MVT::i32, 0, 
/*13054*/               OPC_EmitInteger, MVT::i32, 0, 
/*13057*/               OPC_EmitInteger, MVT::i32, 0, 
/*13060*/               OPC_EmitInteger, MVT::i32, 0, 
/*13063*/               OPC_EmitInteger, MVT::i32, 1, 
/*13066*/               OPC_EmitInteger, MVT::i32, 0, 
/*13069*/               OPC_EmitInteger, MVT::i32, 0, 
/*13072*/               OPC_EmitInteger, MVT::i32, 0, 
/*13075*/               OPC_EmitInteger, MVT::i32, 0, 
/*13078*/               OPC_EmitInteger, MVT::i32, 0, 
/*13081*/               OPC_EmitInteger, MVT::i32, 0, 
/*13084*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13096*/               OPC_EmitInteger, MVT::i32, 0, 
/*13099*/               OPC_EmitInteger, MVT::i32, 0, 
/*13102*/               OPC_EmitInteger, MVT::i32, 0, 
/*13105*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13117*/               OPC_EmitInteger, MVT::i32, 1, 
/*13120*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13123*/               OPC_EmitInteger, MVT::i32, 0, 
/*13126*/               OPC_EmitInteger, MVT::i32, 0, 
/*13129*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13156*/               OPC_EmitInteger, MVT::i32, 0, 
/*13159*/               OPC_EmitInteger, MVT::i32, 0, 
/*13162*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13174*/               OPC_EmitInteger, MVT::i32, 0, 
/*13177*/               OPC_EmitInteger, MVT::i32, 0, 
/*13180*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13192*/               OPC_EmitInteger, MVT::i32, 0, 
/*13195*/               OPC_EmitInteger, MVT::i32, 0, 
/*13198*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13210*/               OPC_EmitInteger, MVT::i32, 1, 
/*13213*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13216*/               OPC_EmitInteger, MVT::i32, 0, 
/*13219*/               OPC_EmitInteger, MVT::i32, 0, 
/*13222*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13247*/             0, /*End of Scope*/
/*13248*/           0, /*End of Scope*/
/*13249*/         /*Scope*/ 119|128,5/*759*/, /*->14010*/
/*13251*/           OPC_MoveChild, 1,
/*13253*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*13256*/           OPC_RecordChild0, // #1 = $x
/*13257*/           OPC_RecordChild1, // #2 = $z
/*13258*/           OPC_MoveParent,
/*13259*/           OPC_MoveParent,
/*13260*/           OPC_MoveChild, 1,
/*13262*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13265*/           OPC_Scope, 77|128,1/*205*/, /*->13473*/ // 3 children in Scope
/*13268*/             OPC_CheckChild0Same, 1,
/*13270*/             OPC_CheckChild1Same, 2,
/*13272*/             OPC_MoveParent,
/*13273*/             OPC_CheckType, MVT::i32,
/*13275*/             OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13277*/             OPC_EmitInteger, MVT::i32, 0, 
/*13280*/             OPC_EmitInteger, MVT::i32, 0, 
/*13283*/             OPC_EmitInteger, MVT::i32, 0, 
/*13286*/             OPC_EmitInteger, MVT::i32, 0, 
/*13289*/             OPC_EmitInteger, MVT::i32, 1, 
/*13292*/             OPC_EmitInteger, MVT::i32, 0, 
/*13295*/             OPC_EmitInteger, MVT::i32, 0, 
/*13298*/             OPC_EmitInteger, MVT::i32, 0, 
/*13301*/             OPC_EmitInteger, MVT::i32, 0, 
/*13304*/             OPC_EmitInteger, MVT::i32, 0, 
/*13307*/             OPC_EmitInteger, MVT::i32, 0, 
/*13310*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13322*/             OPC_EmitInteger, MVT::i32, 0, 
/*13325*/             OPC_EmitInteger, MVT::i32, 0, 
/*13328*/             OPC_EmitInteger, MVT::i32, 0, 
/*13331*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13343*/             OPC_EmitInteger, MVT::i32, 1, 
/*13346*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13349*/             OPC_EmitInteger, MVT::i32, 0, 
/*13352*/             OPC_EmitInteger, MVT::i32, 0, 
/*13355*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13382*/             OPC_EmitInteger, MVT::i32, 0, 
/*13385*/             OPC_EmitInteger, MVT::i32, 0, 
/*13388*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13400*/             OPC_EmitInteger, MVT::i32, 0, 
/*13403*/             OPC_EmitInteger, MVT::i32, 0, 
/*13406*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13418*/             OPC_EmitInteger, MVT::i32, 0, 
/*13421*/             OPC_EmitInteger, MVT::i32, 0, 
/*13424*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13436*/             OPC_EmitInteger, MVT::i32, 1, 
/*13439*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13442*/             OPC_EmitInteger, MVT::i32, 0, 
/*13445*/             OPC_EmitInteger, MVT::i32, 0, 
/*13448*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13473*/           /*Scope*/ 71|128,2/*327*/, /*->13802*/
/*13475*/             OPC_CheckChild0Same, 2,
/*13477*/             OPC_CheckChild1Same, 1,
/*13479*/             OPC_MoveParent,
/*13480*/             OPC_CheckType, MVT::i32,
/*13482*/             OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13484*/             OPC_EmitInteger, MVT::i32, 0, 
/*13487*/             OPC_EmitInteger, MVT::i32, 0, 
/*13490*/             OPC_EmitInteger, MVT::i32, 0, 
/*13493*/             OPC_EmitInteger, MVT::i32, 0, 
/*13496*/             OPC_EmitInteger, MVT::i32, 1, 
/*13499*/             OPC_EmitInteger, MVT::i32, 0, 
/*13502*/             OPC_EmitInteger, MVT::i32, 0, 
/*13505*/             OPC_EmitInteger, MVT::i32, 0, 
/*13508*/             OPC_EmitInteger, MVT::i32, 0, 
/*13511*/             OPC_EmitInteger, MVT::i32, 0, 
/*13514*/             OPC_EmitInteger, MVT::i32, 0, 
/*13517*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13529*/             OPC_EmitInteger, MVT::i32, 0, 
/*13532*/             OPC_EmitInteger, MVT::i32, 0, 
/*13535*/             OPC_EmitInteger, MVT::i32, 0, 
/*13538*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13550*/             OPC_EmitInteger, MVT::i32, 1, 
/*13553*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13556*/             OPC_EmitInteger, MVT::i32, 0, 
/*13559*/             OPC_EmitInteger, MVT::i32, 0, 
/*13562*/             OPC_Scope, 118, /*->13682*/ // 2 children in Scope
/*13564*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13591*/               OPC_EmitInteger, MVT::i32, 0, 
/*13594*/               OPC_EmitInteger, MVT::i32, 0, 
/*13597*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13609*/               OPC_EmitInteger, MVT::i32, 0, 
/*13612*/               OPC_EmitInteger, MVT::i32, 0, 
/*13615*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13627*/               OPC_EmitInteger, MVT::i32, 0, 
/*13630*/               OPC_EmitInteger, MVT::i32, 0, 
/*13633*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13645*/               OPC_EmitInteger, MVT::i32, 1, 
/*13648*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13651*/               OPC_EmitInteger, MVT::i32, 0, 
/*13654*/               OPC_EmitInteger, MVT::i32, 0, 
/*13657*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13682*/             /*Scope*/ 118, /*->13801*/
/*13683*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13710*/               OPC_EmitInteger, MVT::i32, 0, 
/*13713*/               OPC_EmitInteger, MVT::i32, 0, 
/*13716*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13728*/               OPC_EmitInteger, MVT::i32, 0, 
/*13731*/               OPC_EmitInteger, MVT::i32, 0, 
/*13734*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13746*/               OPC_EmitInteger, MVT::i32, 0, 
/*13749*/               OPC_EmitInteger, MVT::i32, 0, 
/*13752*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13764*/               OPC_EmitInteger, MVT::i32, 1, 
/*13767*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13770*/               OPC_EmitInteger, MVT::i32, 0, 
/*13773*/               OPC_EmitInteger, MVT::i32, 0, 
/*13776*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13801*/             0, /*End of Scope*/
/*13802*/           /*Scope*/ 77|128,1/*205*/, /*->14009*/
/*13804*/             OPC_CheckChild0Same, 1,
/*13806*/             OPC_CheckChild1Same, 2,
/*13808*/             OPC_MoveParent,
/*13809*/             OPC_CheckType, MVT::i32,
/*13811*/             OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13813*/             OPC_EmitInteger, MVT::i32, 0, 
/*13816*/             OPC_EmitInteger, MVT::i32, 0, 
/*13819*/             OPC_EmitInteger, MVT::i32, 0, 
/*13822*/             OPC_EmitInteger, MVT::i32, 0, 
/*13825*/             OPC_EmitInteger, MVT::i32, 1, 
/*13828*/             OPC_EmitInteger, MVT::i32, 0, 
/*13831*/             OPC_EmitInteger, MVT::i32, 0, 
/*13834*/             OPC_EmitInteger, MVT::i32, 0, 
/*13837*/             OPC_EmitInteger, MVT::i32, 0, 
/*13840*/             OPC_EmitInteger, MVT::i32, 0, 
/*13843*/             OPC_EmitInteger, MVT::i32, 0, 
/*13846*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13858*/             OPC_EmitInteger, MVT::i32, 0, 
/*13861*/             OPC_EmitInteger, MVT::i32, 0, 
/*13864*/             OPC_EmitInteger, MVT::i32, 0, 
/*13867*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13879*/             OPC_EmitInteger, MVT::i32, 1, 
/*13882*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13885*/             OPC_EmitInteger, MVT::i32, 0, 
/*13888*/             OPC_EmitInteger, MVT::i32, 0, 
/*13891*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13918*/             OPC_EmitInteger, MVT::i32, 0, 
/*13921*/             OPC_EmitInteger, MVT::i32, 0, 
/*13924*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13936*/             OPC_EmitInteger, MVT::i32, 0, 
/*13939*/             OPC_EmitInteger, MVT::i32, 0, 
/*13942*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13954*/             OPC_EmitInteger, MVT::i32, 0, 
/*13957*/             OPC_EmitInteger, MVT::i32, 0, 
/*13960*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13972*/             OPC_EmitInteger, MVT::i32, 1, 
/*13975*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13978*/             OPC_EmitInteger, MVT::i32, 0, 
/*13981*/             OPC_EmitInteger, MVT::i32, 0, 
/*13984*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*14009*/           0, /*End of Scope*/
/*14010*/         0, /*End of Scope*/
/*14011*/       /*Scope*/ 120|128,5/*760*/, /*->14773*/
/*14013*/         OPC_MoveChild, 0,
/*14015*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*14018*/         OPC_RecordChild0, // #0 = $x
/*14019*/         OPC_RecordChild1, // #1 = $z
/*14020*/         OPC_MoveParent,
/*14021*/         OPC_RecordChild1, // #2 = $y
/*14022*/         OPC_MoveParent,
/*14023*/         OPC_MoveChild, 1,
/*14025*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14028*/         OPC_Scope, 77|128,1/*205*/, /*->14236*/ // 3 children in Scope
/*14031*/           OPC_CheckChild0Same, 0,
/*14033*/           OPC_CheckChild1Same, 1,
/*14035*/           OPC_MoveParent,
/*14036*/           OPC_CheckType, MVT::i32,
/*14038*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14040*/           OPC_EmitInteger, MVT::i32, 0, 
/*14043*/           OPC_EmitInteger, MVT::i32, 0, 
/*14046*/           OPC_EmitInteger, MVT::i32, 0, 
/*14049*/           OPC_EmitInteger, MVT::i32, 0, 
/*14052*/           OPC_EmitInteger, MVT::i32, 1, 
/*14055*/           OPC_EmitInteger, MVT::i32, 0, 
/*14058*/           OPC_EmitInteger, MVT::i32, 0, 
/*14061*/           OPC_EmitInteger, MVT::i32, 0, 
/*14064*/           OPC_EmitInteger, MVT::i32, 0, 
/*14067*/           OPC_EmitInteger, MVT::i32, 0, 
/*14070*/           OPC_EmitInteger, MVT::i32, 0, 
/*14073*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14085*/           OPC_EmitInteger, MVT::i32, 0, 
/*14088*/           OPC_EmitInteger, MVT::i32, 0, 
/*14091*/           OPC_EmitInteger, MVT::i32, 0, 
/*14094*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14106*/           OPC_EmitInteger, MVT::i32, 1, 
/*14109*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14112*/           OPC_EmitInteger, MVT::i32, 0, 
/*14115*/           OPC_EmitInteger, MVT::i32, 0, 
/*14118*/           OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*14145*/           OPC_EmitInteger, MVT::i32, 0, 
/*14148*/           OPC_EmitInteger, MVT::i32, 0, 
/*14151*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14163*/           OPC_EmitInteger, MVT::i32, 0, 
/*14166*/           OPC_EmitInteger, MVT::i32, 0, 
/*14169*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14181*/           OPC_EmitInteger, MVT::i32, 0, 
/*14184*/           OPC_EmitInteger, MVT::i32, 0, 
/*14187*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14199*/           OPC_EmitInteger, MVT::i32, 1, 
/*14202*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14205*/           OPC_EmitInteger, MVT::i32, 0, 
/*14208*/           OPC_EmitInteger, MVT::i32, 0, 
/*14211*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*14236*/         /*Scope*/ 71|128,2/*327*/, /*->14565*/
/*14238*/           OPC_CheckChild0Same, 1,
/*14240*/           OPC_CheckChild1Same, 0,
/*14242*/           OPC_MoveParent,
/*14243*/           OPC_CheckType, MVT::i32,
/*14245*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14247*/           OPC_EmitInteger, MVT::i32, 0, 
/*14250*/           OPC_EmitInteger, MVT::i32, 0, 
/*14253*/           OPC_EmitInteger, MVT::i32, 0, 
/*14256*/           OPC_EmitInteger, MVT::i32, 0, 
/*14259*/           OPC_EmitInteger, MVT::i32, 1, 
/*14262*/           OPC_EmitInteger, MVT::i32, 0, 
/*14265*/           OPC_EmitInteger, MVT::i32, 0, 
/*14268*/           OPC_EmitInteger, MVT::i32, 0, 
/*14271*/           OPC_EmitInteger, MVT::i32, 0, 
/*14274*/           OPC_EmitInteger, MVT::i32, 0, 
/*14277*/           OPC_EmitInteger, MVT::i32, 0, 
/*14280*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14292*/           OPC_EmitInteger, MVT::i32, 0, 
/*14295*/           OPC_EmitInteger, MVT::i32, 0, 
/*14298*/           OPC_EmitInteger, MVT::i32, 0, 
/*14301*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14313*/           OPC_EmitInteger, MVT::i32, 1, 
/*14316*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14319*/           OPC_EmitInteger, MVT::i32, 0, 
/*14322*/           OPC_EmitInteger, MVT::i32, 0, 
/*14325*/           OPC_Scope, 118, /*->14445*/ // 2 children in Scope
/*14327*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*14354*/             OPC_EmitInteger, MVT::i32, 0, 
/*14357*/             OPC_EmitInteger, MVT::i32, 0, 
/*14360*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14372*/             OPC_EmitInteger, MVT::i32, 0, 
/*14375*/             OPC_EmitInteger, MVT::i32, 0, 
/*14378*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14390*/             OPC_EmitInteger, MVT::i32, 0, 
/*14393*/             OPC_EmitInteger, MVT::i32, 0, 
/*14396*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14408*/             OPC_EmitInteger, MVT::i32, 1, 
/*14411*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14414*/             OPC_EmitInteger, MVT::i32, 0, 
/*14417*/             OPC_EmitInteger, MVT::i32, 0, 
/*14420*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*14445*/           /*Scope*/ 118, /*->14564*/
/*14446*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*14473*/             OPC_EmitInteger, MVT::i32, 0, 
/*14476*/             OPC_EmitInteger, MVT::i32, 0, 
/*14479*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14491*/             OPC_EmitInteger, MVT::i32, 0, 
/*14494*/             OPC_EmitInteger, MVT::i32, 0, 
/*14497*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14509*/             OPC_EmitInteger, MVT::i32, 0, 
/*14512*/             OPC_EmitInteger, MVT::i32, 0, 
/*14515*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14527*/             OPC_EmitInteger, MVT::i32, 1, 
/*14530*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14533*/             OPC_EmitInteger, MVT::i32, 0, 
/*14536*/             OPC_EmitInteger, MVT::i32, 0, 
/*14539*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*14564*/           0, /*End of Scope*/
/*14565*/         /*Scope*/ 77|128,1/*205*/, /*->14772*/
/*14567*/           OPC_CheckChild0Same, 0,
/*14569*/           OPC_CheckChild1Same, 1,
/*14571*/           OPC_MoveParent,
/*14572*/           OPC_CheckType, MVT::i32,
/*14574*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14576*/           OPC_EmitInteger, MVT::i32, 0, 
/*14579*/           OPC_EmitInteger, MVT::i32, 0, 
/*14582*/           OPC_EmitInteger, MVT::i32, 0, 
/*14585*/           OPC_EmitInteger, MVT::i32, 0, 
/*14588*/           OPC_EmitInteger, MVT::i32, 1, 
/*14591*/           OPC_EmitInteger, MVT::i32, 0, 
/*14594*/           OPC_EmitInteger, MVT::i32, 0, 
/*14597*/           OPC_EmitInteger, MVT::i32, 0, 
/*14600*/           OPC_EmitInteger, MVT::i32, 0, 
/*14603*/           OPC_EmitInteger, MVT::i32, 0, 
/*14606*/           OPC_EmitInteger, MVT::i32, 0, 
/*14609*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14621*/           OPC_EmitInteger, MVT::i32, 0, 
/*14624*/           OPC_EmitInteger, MVT::i32, 0, 
/*14627*/           OPC_EmitInteger, MVT::i32, 0, 
/*14630*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14642*/           OPC_EmitInteger, MVT::i32, 1, 
/*14645*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14648*/           OPC_EmitInteger, MVT::i32, 0, 
/*14651*/           OPC_EmitInteger, MVT::i32, 0, 
/*14654*/           OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*14681*/           OPC_EmitInteger, MVT::i32, 0, 
/*14684*/           OPC_EmitInteger, MVT::i32, 0, 
/*14687*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14699*/           OPC_EmitInteger, MVT::i32, 0, 
/*14702*/           OPC_EmitInteger, MVT::i32, 0, 
/*14705*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14717*/           OPC_EmitInteger, MVT::i32, 0, 
/*14720*/           OPC_EmitInteger, MVT::i32, 0, 
/*14723*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14735*/           OPC_EmitInteger, MVT::i32, 1, 
/*14738*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14741*/           OPC_EmitInteger, MVT::i32, 0, 
/*14744*/           OPC_EmitInteger, MVT::i32, 0, 
/*14747*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*14772*/         0, /*End of Scope*/
/*14773*/       0, /*End of Scope*/
/*14774*/     /*Scope*/ 20|128,1/*148*/, /*->14924*/
/*14776*/       OPC_RecordChild0, // #0 = $src0
/*14777*/       OPC_RecordChild1, // #1 = $src1
/*14778*/       OPC_SwitchType /*3 cases */, 116, MVT::i32,// ->14897
/*14781*/         OPC_Scope, 101, /*->14884*/ // 2 children in Scope
/*14783*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14785*/           OPC_EmitInteger, MVT::i32, 0, 
/*14788*/           OPC_EmitInteger, MVT::i32, 0, 
/*14791*/           OPC_EmitInteger, MVT::i32, 1, 
/*14794*/           OPC_EmitInteger, MVT::i32, 0, 
/*14797*/           OPC_EmitInteger, MVT::i32, 0, 
/*14800*/           OPC_EmitInteger, MVT::i32, 0, 
/*14803*/           OPC_EmitInteger, MVT::i32, 0, 
/*14806*/           OPC_EmitInteger, MVT::i32, 0, 
/*14809*/           OPC_EmitInteger, MVT::i32, 0, 
/*14812*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14824*/           OPC_EmitInteger, MVT::i32, 0, 
/*14827*/           OPC_EmitInteger, MVT::i32, 0, 
/*14830*/           OPC_EmitInteger, MVT::i32, 0, 
/*14833*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14845*/           OPC_EmitInteger, MVT::i32, 1, 
/*14848*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14851*/           OPC_EmitInteger, MVT::i32, 0, 
/*14854*/           OPC_EmitInteger, MVT::i32, 0, 
/*14857*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::OR_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (or:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (OR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*14884*/         /*Scope*/ 11, /*->14896*/
/*14885*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14887*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_OR_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*14896*/         0, /*End of Scope*/
/*14897*/       /*SwitchType*/ 11, MVT::i64,// ->14910
/*14899*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14901*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                  // Dst: (S_OR_B64:i64 i64:i64:$src0, i64:i64:$src1)
/*14910*/       /*SwitchType*/ 11, MVT::i1,// ->14923
/*14912*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14914*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                  // Dst: (S_OR_B64:i1 ?:i1:$src0, ?:i1:$src1)
/*14923*/       0, // EndSwitchType
/*14924*/     0, /*End of Scope*/
/*14925*/   /*SwitchOpcode*/ 85|128,5/*725*/, TARGET_VAL(ISD::ADD),// ->15654
/*14929*/     OPC_Scope, 59|128,2/*315*/, /*->15247*/ // 2 children in Scope
/*14932*/       OPC_MoveChild, 0,
/*14934*/       OPC_SwitchOpcode /*4 cases */, 41, TARGET_VAL(ISD::SHL),// ->14979
/*14938*/         OPC_CheckChild0Integer, 1, 
/*14940*/         OPC_RecordChild1, // #0 = $a
/*14941*/         OPC_CheckChild1Type, MVT::i32,
/*14943*/         OPC_MoveParent,
/*14944*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14955*/         OPC_CheckType, MVT::i32,
/*14957*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14959*/         OPC_EmitInteger, MVT::i32, 0, 
/*14962*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*14970*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (add:i32 (shl:i32 1:i32, i32:i32:$a), -1:i32) - Complexity = 16
                  // Dst: (S_BFM_B32:i32 ?:i32:$a, (S_MOV_B32:i32 0:i32))
/*14979*/       /*SwitchOpcode*/ 121, TARGET_VAL(AMDGPUISD::MUL_U24),// ->15103
/*14982*/         OPC_RecordChild0, // #0 = $src0
/*14983*/         OPC_RecordChild1, // #1 = $src1
/*14984*/         OPC_MoveParent,
/*14985*/         OPC_RecordChild1, // #2 = $src2
/*14986*/         OPC_CheckType, MVT::i32,
/*14988*/         OPC_Scope, 99, /*->15089*/ // 2 children in Scope
/*14990*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14992*/           OPC_EmitInteger, MVT::i32, 0, 
/*14995*/           OPC_EmitInteger, MVT::i32, 0, 
/*14998*/           OPC_EmitInteger, MVT::i32, 0, 
/*15001*/           OPC_EmitInteger, MVT::i32, 0, 
/*15004*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15016*/           OPC_EmitInteger, MVT::i32, 0, 
/*15019*/           OPC_EmitInteger, MVT::i32, 0, 
/*15022*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15034*/           OPC_EmitInteger, MVT::i32, 0, 
/*15037*/           OPC_EmitInteger, MVT::i32, 0, 
/*15040*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15052*/           OPC_EmitInteger, MVT::i32, 1, 
/*15055*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15058*/           OPC_EmitInteger, MVT::i32, 0, 
/*15061*/           OPC_EmitInteger, MVT::i32, 0, 
/*15064*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*15089*/         /*Scope*/ 12, /*->15102*/
/*15090*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*15092*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*15102*/         0, /*End of Scope*/
/*15103*/       /*SwitchOpcode*/ 121, TARGET_VAL(AMDGPUISD::MUL_I24),// ->15227
/*15106*/         OPC_RecordChild0, // #0 = $src0
/*15107*/         OPC_RecordChild1, // #1 = $src1
/*15108*/         OPC_MoveParent,
/*15109*/         OPC_RecordChild1, // #2 = $src2
/*15110*/         OPC_CheckType, MVT::i32,
/*15112*/         OPC_Scope, 99, /*->15213*/ // 2 children in Scope
/*15114*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*15116*/           OPC_EmitInteger, MVT::i32, 0, 
/*15119*/           OPC_EmitInteger, MVT::i32, 0, 
/*15122*/           OPC_EmitInteger, MVT::i32, 0, 
/*15125*/           OPC_EmitInteger, MVT::i32, 0, 
/*15128*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15140*/           OPC_EmitInteger, MVT::i32, 0, 
/*15143*/           OPC_EmitInteger, MVT::i32, 0, 
/*15146*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15158*/           OPC_EmitInteger, MVT::i32, 0, 
/*15161*/           OPC_EmitInteger, MVT::i32, 0, 
/*15164*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15176*/           OPC_EmitInteger, MVT::i32, 1, 
/*15179*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15182*/           OPC_EmitInteger, MVT::i32, 0, 
/*15185*/           OPC_EmitInteger, MVT::i32, 0, 
/*15188*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*15213*/         /*Scope*/ 12, /*->15226*/
/*15214*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*15216*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*15226*/         0, /*End of Scope*/
/*15227*/       /*SwitchOpcode*/ 16, TARGET_VAL(ISD::CTPOP),// ->15246
/*15230*/         OPC_RecordChild0, // #0 = $popcnt
/*15231*/         OPC_MoveParent,
/*15232*/         OPC_RecordChild1, // #1 = $val
/*15233*/         OPC_CheckType, MVT::i32,
/*15235*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*15237*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (add:i32 (ctpop:i32 i32:i32:$popcnt), i32:i32:$val) - Complexity = 6
                  // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*15246*/       0, // EndSwitchOpcode
/*15247*/     /*Scope*/ 20|128,3/*404*/, /*->15653*/
/*15249*/       OPC_RecordChild0, // #0 = $val
/*15250*/       OPC_Scope, 12|128,2/*268*/, /*->15521*/ // 2 children in Scope
/*15253*/         OPC_MoveChild, 1,
/*15255*/         OPC_SwitchOpcode /*3 cases */, 15, TARGET_VAL(ISD::CTPOP),// ->15274
/*15259*/           OPC_RecordChild0, // #1 = $popcnt
/*15260*/           OPC_MoveParent,
/*15261*/           OPC_CheckType, MVT::i32,
/*15263*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*15265*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (add:i32 i32:i32:$val, (ctpop:i32 i32:i32:$popcnt)) - Complexity = 6
                    // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*15274*/         /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::MUL_I24),// ->15397
/*15277*/           OPC_RecordChild0, // #1 = $src0
/*15278*/           OPC_RecordChild1, // #2 = $src1
/*15279*/           OPC_MoveParent,
/*15280*/           OPC_CheckType, MVT::i32,
/*15282*/           OPC_Scope, 12, /*->15296*/ // 2 children in Scope
/*15284*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*15286*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*15296*/           /*Scope*/ 99, /*->15396*/
/*15297*/             OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*15299*/             OPC_EmitInteger, MVT::i32, 0, 
/*15302*/             OPC_EmitInteger, MVT::i32, 0, 
/*15305*/             OPC_EmitInteger, MVT::i32, 0, 
/*15308*/             OPC_EmitInteger, MVT::i32, 0, 
/*15311*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15323*/             OPC_EmitInteger, MVT::i32, 0, 
/*15326*/             OPC_EmitInteger, MVT::i32, 0, 
/*15329*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15341*/             OPC_EmitInteger, MVT::i32, 0, 
/*15344*/             OPC_EmitInteger, MVT::i32, 0, 
/*15347*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15359*/             OPC_EmitInteger, MVT::i32, 1, 
/*15362*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15365*/             OPC_EmitInteger, MVT::i32, 0, 
/*15368*/             OPC_EmitInteger, MVT::i32, 0, 
/*15371*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*15396*/           0, /*End of Scope*/
/*15397*/         /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::MUL_U24),// ->15520
/*15400*/           OPC_RecordChild0, // #1 = $src0
/*15401*/           OPC_RecordChild1, // #2 = $src1
/*15402*/           OPC_MoveParent,
/*15403*/           OPC_CheckType, MVT::i32,
/*15405*/           OPC_Scope, 12, /*->15419*/ // 2 children in Scope
/*15407*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*15409*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*15419*/           /*Scope*/ 99, /*->15519*/
/*15420*/             OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15422*/             OPC_EmitInteger, MVT::i32, 0, 
/*15425*/             OPC_EmitInteger, MVT::i32, 0, 
/*15428*/             OPC_EmitInteger, MVT::i32, 0, 
/*15431*/             OPC_EmitInteger, MVT::i32, 0, 
/*15434*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15446*/             OPC_EmitInteger, MVT::i32, 0, 
/*15449*/             OPC_EmitInteger, MVT::i32, 0, 
/*15452*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15464*/             OPC_EmitInteger, MVT::i32, 0, 
/*15467*/             OPC_EmitInteger, MVT::i32, 0, 
/*15470*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15482*/             OPC_EmitInteger, MVT::i32, 1, 
/*15485*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15488*/             OPC_EmitInteger, MVT::i32, 0, 
/*15491*/             OPC_EmitInteger, MVT::i32, 0, 
/*15494*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*15519*/           0, /*End of Scope*/
/*15520*/         0, // EndSwitchOpcode
/*15521*/       /*Scope*/ 1|128,1/*129*/, /*->15652*/
/*15523*/         OPC_RecordChild1, // #1 = $src1
/*15524*/         OPC_CheckType, MVT::i32,
/*15526*/         OPC_Scope, 101, /*->15629*/ // 3 children in Scope
/*15528*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15530*/           OPC_EmitInteger, MVT::i32, 0, 
/*15533*/           OPC_EmitInteger, MVT::i32, 0, 
/*15536*/           OPC_EmitInteger, MVT::i32, 1, 
/*15539*/           OPC_EmitInteger, MVT::i32, 0, 
/*15542*/           OPC_EmitInteger, MVT::i32, 0, 
/*15545*/           OPC_EmitInteger, MVT::i32, 0, 
/*15548*/           OPC_EmitInteger, MVT::i32, 0, 
/*15551*/           OPC_EmitInteger, MVT::i32, 0, 
/*15554*/           OPC_EmitInteger, MVT::i32, 0, 
/*15557*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15569*/           OPC_EmitInteger, MVT::i32, 0, 
/*15572*/           OPC_EmitInteger, MVT::i32, 0, 
/*15575*/           OPC_EmitInteger, MVT::i32, 0, 
/*15578*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15590*/           OPC_EmitInteger, MVT::i32, 1, 
/*15593*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15596*/           OPC_EmitInteger, MVT::i32, 0, 
/*15599*/           OPC_EmitInteger, MVT::i32, 0, 
/*15602*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (add:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (ADD_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*15629*/         /*Scope*/ 11, /*->15641*/
/*15630*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*15632*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADD_I32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (add:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                    // Dst: (S_ADD_I32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*15641*/         /*Scope*/ 9, /*->15651*/
/*15642*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_I32_e64), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (add:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                    // Dst: (V_ADD_I32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*15651*/         0, /*End of Scope*/
/*15652*/       0, /*End of Scope*/
/*15653*/     0, /*End of Scope*/
/*15654*/   /*SwitchOpcode*/ 29, TARGET_VAL(AMDGPUISD::REGISTER_LOAD),// ->15686
/*15657*/     OPC_RecordNode, // #0 = 'AMDGPUregister_load' chained node
/*15658*/     OPC_RecordChild1, // #1 = $addr
/*15659*/     OPC_RecordChild2, // #2 = $chan
/*15660*/     OPC_MoveChild, 2,
/*15662*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15665*/     OPC_CheckType, MVT::i32,
/*15667*/     OPC_MoveParent,
/*15668*/     OPC_CheckType, MVT::i32,
/*15670*/     OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15672*/     OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectADDRIndirect:$addr #3 #4
/*15675*/     OPC_EmitMergeInputChains1_0,
/*15676*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_RegisterLoad), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 2, 
              // Src: (AMDGPUregister_load:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterLoad:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*15686*/   /*SwitchOpcode*/ 30, TARGET_VAL(AMDGPUISD::REGISTER_STORE),// ->15719
/*15689*/     OPC_RecordNode, // #0 = 'AMDGPUregister_store' chained node
/*15690*/     OPC_RecordChild1, // #1 = $val
/*15691*/     OPC_CheckChild1Type, MVT::i32,
/*15693*/     OPC_RecordChild2, // #2 = $addr
/*15694*/     OPC_RecordChild3, // #3 = $chan
/*15695*/     OPC_MoveChild, 3,
/*15697*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15700*/     OPC_CheckType, MVT::i32,
/*15702*/     OPC_MoveParent,
/*15703*/     OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15705*/     OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectADDRIndirect:$addr #4 #5
/*15708*/     OPC_EmitMergeInputChains1_0,
/*15709*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_RegisterStore), 0|OPFL_Chain,
                  0/*#VTs*/, 4/*#Ops*/, 1, 4, 5, 3, 
              // Src: (AMDGPUregister_store i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterStore i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*15719*/   /*SwitchOpcode*/ 60|128,23/*3004*/, TARGET_VAL(ISD::SELECT_CC),// ->18727
/*15723*/     OPC_RecordChild0, // #0 = $src0
/*15724*/     OPC_Scope, 25|128,12/*1561*/, /*->17288*/ // 2 children in Scope
/*15727*/       OPC_CheckChild0Type, MVT::f32,
/*15729*/       OPC_Scope, 10|128,7/*906*/, /*->16638*/ // 2 children in Scope
/*15732*/         OPC_RecordChild1, // #1 = $src1
/*15733*/         OPC_Scope, 64|128,3/*448*/, /*->16184*/ // 2 children in Scope
/*15736*/           OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15747*/           OPC_CheckChild3Integer, 0, 
/*15749*/           OPC_MoveChild, 4,
/*15751*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*15754*/           OPC_Scope, 106, /*->15862*/ // 4 children in Scope
/*15756*/             OPC_CheckPredicate, 80, // Predicate_COND_OEQ
/*15758*/             OPC_MoveParent,
/*15759*/             OPC_CheckType, MVT::i32,
/*15761*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15763*/             OPC_EmitInteger, MVT::i32, 0, 
/*15766*/             OPC_EmitInteger, MVT::i32, 0, 
/*15769*/             OPC_EmitInteger, MVT::i32, 1, 
/*15772*/             OPC_EmitInteger, MVT::i32, 0, 
/*15775*/             OPC_EmitInteger, MVT::i32, 0, 
/*15778*/             OPC_EmitInteger, MVT::i32, 0, 
/*15781*/             OPC_EmitInteger, MVT::i32, 0, 
/*15784*/             OPC_EmitInteger, MVT::i32, 0, 
/*15787*/             OPC_EmitInteger, MVT::i32, 0, 
/*15790*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15802*/             OPC_EmitInteger, MVT::i32, 0, 
/*15805*/             OPC_EmitInteger, MVT::i32, 0, 
/*15808*/             OPC_EmitInteger, MVT::i32, 0, 
/*15811*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15823*/             OPC_EmitInteger, MVT::i32, 1, 
/*15826*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15829*/             OPC_EmitInteger, MVT::i32, 0, 
/*15832*/             OPC_EmitInteger, MVT::i32, 0, 
/*15835*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETE_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 13
                      // Dst: (SETE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*15862*/           /*Scope*/ 106, /*->15969*/
/*15863*/             OPC_CheckPredicate, 81, // Predicate_COND_OGT
/*15865*/             OPC_MoveParent,
/*15866*/             OPC_CheckType, MVT::i32,
/*15868*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15870*/             OPC_EmitInteger, MVT::i32, 0, 
/*15873*/             OPC_EmitInteger, MVT::i32, 0, 
/*15876*/             OPC_EmitInteger, MVT::i32, 1, 
/*15879*/             OPC_EmitInteger, MVT::i32, 0, 
/*15882*/             OPC_EmitInteger, MVT::i32, 0, 
/*15885*/             OPC_EmitInteger, MVT::i32, 0, 
/*15888*/             OPC_EmitInteger, MVT::i32, 0, 
/*15891*/             OPC_EmitInteger, MVT::i32, 0, 
/*15894*/             OPC_EmitInteger, MVT::i32, 0, 
/*15897*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15909*/             OPC_EmitInteger, MVT::i32, 0, 
/*15912*/             OPC_EmitInteger, MVT::i32, 0, 
/*15915*/             OPC_EmitInteger, MVT::i32, 0, 
/*15918*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15930*/             OPC_EmitInteger, MVT::i32, 1, 
/*15933*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15936*/             OPC_EmitInteger, MVT::i32, 0, 
/*15939*/             OPC_EmitInteger, MVT::i32, 0, 
/*15942*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGT_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 13
                      // Dst: (SETGT_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*15969*/           /*Scope*/ 106, /*->16076*/
/*15970*/             OPC_CheckPredicate, 82, // Predicate_COND_OGE
/*15972*/             OPC_MoveParent,
/*15973*/             OPC_CheckType, MVT::i32,
/*15975*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15977*/             OPC_EmitInteger, MVT::i32, 0, 
/*15980*/             OPC_EmitInteger, MVT::i32, 0, 
/*15983*/             OPC_EmitInteger, MVT::i32, 1, 
/*15986*/             OPC_EmitInteger, MVT::i32, 0, 
/*15989*/             OPC_EmitInteger, MVT::i32, 0, 
/*15992*/             OPC_EmitInteger, MVT::i32, 0, 
/*15995*/             OPC_EmitInteger, MVT::i32, 0, 
/*15998*/             OPC_EmitInteger, MVT::i32, 0, 
/*16001*/             OPC_EmitInteger, MVT::i32, 0, 
/*16004*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16016*/             OPC_EmitInteger, MVT::i32, 0, 
/*16019*/             OPC_EmitInteger, MVT::i32, 0, 
/*16022*/             OPC_EmitInteger, MVT::i32, 0, 
/*16025*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16037*/             OPC_EmitInteger, MVT::i32, 1, 
/*16040*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16043*/             OPC_EmitInteger, MVT::i32, 0, 
/*16046*/             OPC_EmitInteger, MVT::i32, 0, 
/*16049*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGE_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 13
                      // Dst: (SETGE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*16076*/           /*Scope*/ 106, /*->16183*/
/*16077*/             OPC_CheckPredicate, 83, // Predicate_COND_UNE_NE
/*16079*/             OPC_MoveParent,
/*16080*/             OPC_CheckType, MVT::i32,
/*16082*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16084*/             OPC_EmitInteger, MVT::i32, 0, 
/*16087*/             OPC_EmitInteger, MVT::i32, 0, 
/*16090*/             OPC_EmitInteger, MVT::i32, 1, 
/*16093*/             OPC_EmitInteger, MVT::i32, 0, 
/*16096*/             OPC_EmitInteger, MVT::i32, 0, 
/*16099*/             OPC_EmitInteger, MVT::i32, 0, 
/*16102*/             OPC_EmitInteger, MVT::i32, 0, 
/*16105*/             OPC_EmitInteger, MVT::i32, 0, 
/*16108*/             OPC_EmitInteger, MVT::i32, 0, 
/*16111*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16123*/             OPC_EmitInteger, MVT::i32, 0, 
/*16126*/             OPC_EmitInteger, MVT::i32, 0, 
/*16129*/             OPC_EmitInteger, MVT::i32, 0, 
/*16132*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16144*/             OPC_EmitInteger, MVT::i32, 1, 
/*16147*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16150*/             OPC_EmitInteger, MVT::i32, 0, 
/*16153*/             OPC_EmitInteger, MVT::i32, 0, 
/*16156*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETNE_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_UNE_NE>>) - Complexity = 13
                      // Dst: (SETNE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*16183*/           0, /*End of Scope*/
/*16184*/         /*Scope*/ 67|128,3/*451*/, /*->16637*/
/*16186*/           OPC_MoveChild, 2,
/*16188*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*16191*/           OPC_CheckPredicate, 84, // Predicate_FP_ONE
/*16193*/           OPC_MoveParent,
/*16194*/           OPC_MoveChild, 3,
/*16196*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*16199*/           OPC_CheckPredicate, 85, // Predicate_FP_ZERO
/*16201*/           OPC_MoveParent,
/*16202*/           OPC_MoveChild, 4,
/*16204*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*16207*/           OPC_Scope, 106, /*->16315*/ // 4 children in Scope
/*16209*/             OPC_CheckPredicate, 80, // Predicate_COND_OEQ
/*16211*/             OPC_MoveParent,
/*16212*/             OPC_CheckType, MVT::f32,
/*16214*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16216*/             OPC_EmitInteger, MVT::i32, 0, 
/*16219*/             OPC_EmitInteger, MVT::i32, 0, 
/*16222*/             OPC_EmitInteger, MVT::i32, 1, 
/*16225*/             OPC_EmitInteger, MVT::i32, 0, 
/*16228*/             OPC_EmitInteger, MVT::i32, 0, 
/*16231*/             OPC_EmitInteger, MVT::i32, 0, 
/*16234*/             OPC_EmitInteger, MVT::i32, 0, 
/*16237*/             OPC_EmitInteger, MVT::i32, 0, 
/*16240*/             OPC_EmitInteger, MVT::i32, 0, 
/*16243*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16255*/             OPC_EmitInteger, MVT::i32, 0, 
/*16258*/             OPC_EmitInteger, MVT::i32, 0, 
/*16261*/             OPC_EmitInteger, MVT::i32, 0, 
/*16264*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16276*/             OPC_EmitInteger, MVT::i32, 1, 
/*16279*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16282*/             OPC_EmitInteger, MVT::i32, 0, 
/*16285*/             OPC_EmitInteger, MVT::i32, 0, 
/*16288*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETE), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 11
                      // Dst: (SETE:f32 f32:f32:$src0, f32:f32:$src1)
/*16315*/           /*Scope*/ 106, /*->16422*/
/*16316*/             OPC_CheckPredicate, 81, // Predicate_COND_OGT
/*16318*/             OPC_MoveParent,
/*16319*/             OPC_CheckType, MVT::f32,
/*16321*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16323*/             OPC_EmitInteger, MVT::i32, 0, 
/*16326*/             OPC_EmitInteger, MVT::i32, 0, 
/*16329*/             OPC_EmitInteger, MVT::i32, 1, 
/*16332*/             OPC_EmitInteger, MVT::i32, 0, 
/*16335*/             OPC_EmitInteger, MVT::i32, 0, 
/*16338*/             OPC_EmitInteger, MVT::i32, 0, 
/*16341*/             OPC_EmitInteger, MVT::i32, 0, 
/*16344*/             OPC_EmitInteger, MVT::i32, 0, 
/*16347*/             OPC_EmitInteger, MVT::i32, 0, 
/*16350*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16362*/             OPC_EmitInteger, MVT::i32, 0, 
/*16365*/             OPC_EmitInteger, MVT::i32, 0, 
/*16368*/             OPC_EmitInteger, MVT::i32, 0, 
/*16371*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16383*/             OPC_EmitInteger, MVT::i32, 1, 
/*16386*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16389*/             OPC_EmitInteger, MVT::i32, 0, 
/*16392*/             OPC_EmitInteger, MVT::i32, 0, 
/*16395*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SGT), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 11
                      // Dst: (SGT:f32 f32:f32:$src0, f32:f32:$src1)
/*16422*/           /*Scope*/ 106, /*->16529*/
/*16423*/             OPC_CheckPredicate, 82, // Predicate_COND_OGE
/*16425*/             OPC_MoveParent,
/*16426*/             OPC_CheckType, MVT::f32,
/*16428*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16430*/             OPC_EmitInteger, MVT::i32, 0, 
/*16433*/             OPC_EmitInteger, MVT::i32, 0, 
/*16436*/             OPC_EmitInteger, MVT::i32, 1, 
/*16439*/             OPC_EmitInteger, MVT::i32, 0, 
/*16442*/             OPC_EmitInteger, MVT::i32, 0, 
/*16445*/             OPC_EmitInteger, MVT::i32, 0, 
/*16448*/             OPC_EmitInteger, MVT::i32, 0, 
/*16451*/             OPC_EmitInteger, MVT::i32, 0, 
/*16454*/             OPC_EmitInteger, MVT::i32, 0, 
/*16457*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16469*/             OPC_EmitInteger, MVT::i32, 0, 
/*16472*/             OPC_EmitInteger, MVT::i32, 0, 
/*16475*/             OPC_EmitInteger, MVT::i32, 0, 
/*16478*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16490*/             OPC_EmitInteger, MVT::i32, 1, 
/*16493*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16496*/             OPC_EmitInteger, MVT::i32, 0, 
/*16499*/             OPC_EmitInteger, MVT::i32, 0, 
/*16502*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SGE), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 11
                      // Dst: (SGE:f32 f32:f32:$src0, f32:f32:$src1)
/*16529*/           /*Scope*/ 106, /*->16636*/
/*16530*/             OPC_CheckPredicate, 83, // Predicate_COND_UNE_NE
/*16532*/             OPC_MoveParent,
/*16533*/             OPC_CheckType, MVT::f32,
/*16535*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16537*/             OPC_EmitInteger, MVT::i32, 0, 
/*16540*/             OPC_EmitInteger, MVT::i32, 0, 
/*16543*/             OPC_EmitInteger, MVT::i32, 1, 
/*16546*/             OPC_EmitInteger, MVT::i32, 0, 
/*16549*/             OPC_EmitInteger, MVT::i32, 0, 
/*16552*/             OPC_EmitInteger, MVT::i32, 0, 
/*16555*/             OPC_EmitInteger, MVT::i32, 0, 
/*16558*/             OPC_EmitInteger, MVT::i32, 0, 
/*16561*/             OPC_EmitInteger, MVT::i32, 0, 
/*16564*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16576*/             OPC_EmitInteger, MVT::i32, 0, 
/*16579*/             OPC_EmitInteger, MVT::i32, 0, 
/*16582*/             OPC_EmitInteger, MVT::i32, 0, 
/*16585*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16597*/             OPC_EmitInteger, MVT::i32, 1, 
/*16600*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16603*/             OPC_EmitInteger, MVT::i32, 0, 
/*16606*/             OPC_EmitInteger, MVT::i32, 0, 
/*16609*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SNE), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_UNE_NE>>) - Complexity = 11
                      // Dst: (SNE:f32 f32:f32:$src0, f32:f32:$src1)
/*16636*/           0, /*End of Scope*/
/*16637*/         0, /*End of Scope*/
/*16638*/       /*Scope*/ 7|128,5/*647*/, /*->17287*/
/*16640*/         OPC_MoveChild, 1,
/*16642*/         OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*16645*/         OPC_CheckPredicate, 85, // Predicate_FP_ZERO
/*16647*/         OPC_MoveParent,
/*16648*/         OPC_RecordChild2, // #1 = $src1
/*16649*/         OPC_RecordChild3, // #2 = $src2
/*16650*/         OPC_MoveChild, 4,
/*16652*/         OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*16655*/         OPC_Scope, 104, /*->16761*/ // 6 children in Scope
/*16657*/           OPC_CheckPredicate, 80, // Predicate_COND_OEQ
/*16659*/           OPC_MoveParent,
/*16660*/           OPC_CheckType, MVT::f32,
/*16662*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*16664*/           OPC_EmitInteger, MVT::i32, 0, 
/*16667*/           OPC_EmitInteger, MVT::i32, 0, 
/*16670*/           OPC_EmitInteger, MVT::i32, 0, 
/*16673*/           OPC_EmitInteger, MVT::i32, 0, 
/*16676*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16688*/           OPC_EmitInteger, MVT::i32, 0, 
/*16691*/           OPC_EmitInteger, MVT::i32, 0, 
/*16694*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16706*/           OPC_EmitInteger, MVT::i32, 0, 
/*16709*/           OPC_EmitInteger, MVT::i32, 0, 
/*16712*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16724*/           OPC_EmitInteger, MVT::i32, 1, 
/*16727*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16730*/           OPC_EmitInteger, MVT::i32, 0, 
/*16733*/           OPC_EmitInteger, MVT::i32, 0, 
/*16736*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*16761*/         /*Scope*/ 104, /*->16866*/
/*16762*/           OPC_CheckPredicate, 81, // Predicate_COND_OGT
/*16764*/           OPC_MoveParent,
/*16765*/           OPC_CheckType, MVT::f32,
/*16767*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*16769*/           OPC_EmitInteger, MVT::i32, 0, 
/*16772*/           OPC_EmitInteger, MVT::i32, 0, 
/*16775*/           OPC_EmitInteger, MVT::i32, 0, 
/*16778*/           OPC_EmitInteger, MVT::i32, 0, 
/*16781*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16793*/           OPC_EmitInteger, MVT::i32, 0, 
/*16796*/           OPC_EmitInteger, MVT::i32, 0, 
/*16799*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16811*/           OPC_EmitInteger, MVT::i32, 0, 
/*16814*/           OPC_EmitInteger, MVT::i32, 0, 
/*16817*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16829*/           OPC_EmitInteger, MVT::i32, 1, 
/*16832*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16835*/           OPC_EmitInteger, MVT::i32, 0, 
/*16838*/           OPC_EmitInteger, MVT::i32, 0, 
/*16841*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*16866*/         /*Scope*/ 104, /*->16971*/
/*16867*/           OPC_CheckPredicate, 82, // Predicate_COND_OGE
/*16869*/           OPC_MoveParent,
/*16870*/           OPC_CheckType, MVT::f32,
/*16872*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*16874*/           OPC_EmitInteger, MVT::i32, 0, 
/*16877*/           OPC_EmitInteger, MVT::i32, 0, 
/*16880*/           OPC_EmitInteger, MVT::i32, 0, 
/*16883*/           OPC_EmitInteger, MVT::i32, 0, 
/*16886*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16898*/           OPC_EmitInteger, MVT::i32, 0, 
/*16901*/           OPC_EmitInteger, MVT::i32, 0, 
/*16904*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16916*/           OPC_EmitInteger, MVT::i32, 0, 
/*16919*/           OPC_EmitInteger, MVT::i32, 0, 
/*16922*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16934*/           OPC_EmitInteger, MVT::i32, 1, 
/*16937*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16940*/           OPC_EmitInteger, MVT::i32, 0, 
/*16943*/           OPC_EmitInteger, MVT::i32, 0, 
/*16946*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*16971*/         /*Scope*/ 104, /*->17076*/
/*16972*/           OPC_CheckPredicate, 80, // Predicate_COND_OEQ
/*16974*/           OPC_MoveParent,
/*16975*/           OPC_CheckType, MVT::f32,
/*16977*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16979*/           OPC_EmitInteger, MVT::i32, 0, 
/*16982*/           OPC_EmitInteger, MVT::i32, 0, 
/*16985*/           OPC_EmitInteger, MVT::i32, 0, 
/*16988*/           OPC_EmitInteger, MVT::i32, 0, 
/*16991*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17003*/           OPC_EmitInteger, MVT::i32, 0, 
/*17006*/           OPC_EmitInteger, MVT::i32, 0, 
/*17009*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17021*/           OPC_EmitInteger, MVT::i32, 0, 
/*17024*/           OPC_EmitInteger, MVT::i32, 0, 
/*17027*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17039*/           OPC_EmitInteger, MVT::i32, 1, 
/*17042*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17045*/           OPC_EmitInteger, MVT::i32, 0, 
/*17048*/           OPC_EmitInteger, MVT::i32, 0, 
/*17051*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*17076*/         /*Scope*/ 104, /*->17181*/
/*17077*/           OPC_CheckPredicate, 81, // Predicate_COND_OGT
/*17079*/           OPC_MoveParent,
/*17080*/           OPC_CheckType, MVT::f32,
/*17082*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17084*/           OPC_EmitInteger, MVT::i32, 0, 
/*17087*/           OPC_EmitInteger, MVT::i32, 0, 
/*17090*/           OPC_EmitInteger, MVT::i32, 0, 
/*17093*/           OPC_EmitInteger, MVT::i32, 0, 
/*17096*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17108*/           OPC_EmitInteger, MVT::i32, 0, 
/*17111*/           OPC_EmitInteger, MVT::i32, 0, 
/*17114*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17126*/           OPC_EmitInteger, MVT::i32, 0, 
/*17129*/           OPC_EmitInteger, MVT::i32, 0, 
/*17132*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17144*/           OPC_EmitInteger, MVT::i32, 1, 
/*17147*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17150*/           OPC_EmitInteger, MVT::i32, 0, 
/*17153*/           OPC_EmitInteger, MVT::i32, 0, 
/*17156*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*17181*/         /*Scope*/ 104, /*->17286*/
/*17182*/           OPC_CheckPredicate, 82, // Predicate_COND_OGE
/*17184*/           OPC_MoveParent,
/*17185*/           OPC_CheckType, MVT::f32,
/*17187*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17189*/           OPC_EmitInteger, MVT::i32, 0, 
/*17192*/           OPC_EmitInteger, MVT::i32, 0, 
/*17195*/           OPC_EmitInteger, MVT::i32, 0, 
/*17198*/           OPC_EmitInteger, MVT::i32, 0, 
/*17201*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17213*/           OPC_EmitInteger, MVT::i32, 0, 
/*17216*/           OPC_EmitInteger, MVT::i32, 0, 
/*17219*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17231*/           OPC_EmitInteger, MVT::i32, 0, 
/*17234*/           OPC_EmitInteger, MVT::i32, 0, 
/*17237*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17249*/           OPC_EmitInteger, MVT::i32, 1, 
/*17252*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17255*/           OPC_EmitInteger, MVT::i32, 0, 
/*17258*/           OPC_EmitInteger, MVT::i32, 0, 
/*17261*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*17286*/         0, /*End of Scope*/
/*17287*/       0, /*End of Scope*/
/*17288*/     /*Scope*/ 28|128,11/*1436*/, /*->18726*/
/*17290*/       OPC_CheckChild0Type, MVT::i32,
/*17292*/       OPC_Scope, 20|128,5/*660*/, /*->17955*/ // 3 children in Scope
/*17295*/         OPC_RecordChild1, // #1 = $src1
/*17296*/         OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17307*/         OPC_CheckChild3Integer, 0, 
/*17309*/         OPC_MoveChild, 4,
/*17311*/         OPC_Scope, 106, /*->17419*/ // 6 children in Scope
/*17313*/           OPC_CheckCondCode, ISD::SETEQ,
/*17315*/           OPC_MoveParent,
/*17316*/           OPC_CheckType, MVT::i32,
/*17318*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17320*/           OPC_EmitInteger, MVT::i32, 0, 
/*17323*/           OPC_EmitInteger, MVT::i32, 0, 
/*17326*/           OPC_EmitInteger, MVT::i32, 1, 
/*17329*/           OPC_EmitInteger, MVT::i32, 0, 
/*17332*/           OPC_EmitInteger, MVT::i32, 0, 
/*17335*/           OPC_EmitInteger, MVT::i32, 0, 
/*17338*/           OPC_EmitInteger, MVT::i32, 0, 
/*17341*/           OPC_EmitInteger, MVT::i32, 0, 
/*17344*/           OPC_EmitInteger, MVT::i32, 0, 
/*17347*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17359*/           OPC_EmitInteger, MVT::i32, 0, 
/*17362*/           OPC_EmitInteger, MVT::i32, 0, 
/*17365*/           OPC_EmitInteger, MVT::i32, 0, 
/*17368*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17380*/           OPC_EmitInteger, MVT::i32, 1, 
/*17383*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17386*/           OPC_EmitInteger, MVT::i32, 0, 
/*17389*/           OPC_EmitInteger, MVT::i32, 0, 
/*17392*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETE_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETEQ:Other) - Complexity = 13
                    // Dst: (SETE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*17419*/         /*Scope*/ 106, /*->17526*/
/*17420*/           OPC_CheckCondCode, ISD::SETGT,
/*17422*/           OPC_MoveParent,
/*17423*/           OPC_CheckType, MVT::i32,
/*17425*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17427*/           OPC_EmitInteger, MVT::i32, 0, 
/*17430*/           OPC_EmitInteger, MVT::i32, 0, 
/*17433*/           OPC_EmitInteger, MVT::i32, 1, 
/*17436*/           OPC_EmitInteger, MVT::i32, 0, 
/*17439*/           OPC_EmitInteger, MVT::i32, 0, 
/*17442*/           OPC_EmitInteger, MVT::i32, 0, 
/*17445*/           OPC_EmitInteger, MVT::i32, 0, 
/*17448*/           OPC_EmitInteger, MVT::i32, 0, 
/*17451*/           OPC_EmitInteger, MVT::i32, 0, 
/*17454*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17466*/           OPC_EmitInteger, MVT::i32, 0, 
/*17469*/           OPC_EmitInteger, MVT::i32, 0, 
/*17472*/           OPC_EmitInteger, MVT::i32, 0, 
/*17475*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17487*/           OPC_EmitInteger, MVT::i32, 1, 
/*17490*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17493*/           OPC_EmitInteger, MVT::i32, 0, 
/*17496*/           OPC_EmitInteger, MVT::i32, 0, 
/*17499*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGT_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGT:Other) - Complexity = 13
                    // Dst: (SETGT_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*17526*/         /*Scope*/ 106, /*->17633*/
/*17527*/           OPC_CheckCondCode, ISD::SETGE,
/*17529*/           OPC_MoveParent,
/*17530*/           OPC_CheckType, MVT::i32,
/*17532*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17534*/           OPC_EmitInteger, MVT::i32, 0, 
/*17537*/           OPC_EmitInteger, MVT::i32, 0, 
/*17540*/           OPC_EmitInteger, MVT::i32, 1, 
/*17543*/           OPC_EmitInteger, MVT::i32, 0, 
/*17546*/           OPC_EmitInteger, MVT::i32, 0, 
/*17549*/           OPC_EmitInteger, MVT::i32, 0, 
/*17552*/           OPC_EmitInteger, MVT::i32, 0, 
/*17555*/           OPC_EmitInteger, MVT::i32, 0, 
/*17558*/           OPC_EmitInteger, MVT::i32, 0, 
/*17561*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17573*/           OPC_EmitInteger, MVT::i32, 0, 
/*17576*/           OPC_EmitInteger, MVT::i32, 0, 
/*17579*/           OPC_EmitInteger, MVT::i32, 0, 
/*17582*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17594*/           OPC_EmitInteger, MVT::i32, 1, 
/*17597*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17600*/           OPC_EmitInteger, MVT::i32, 0, 
/*17603*/           OPC_EmitInteger, MVT::i32, 0, 
/*17606*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGE_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGE:Other) - Complexity = 13
                    // Dst: (SETGE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*17633*/         /*Scope*/ 106, /*->17740*/
/*17634*/           OPC_CheckCondCode, ISD::SETNE,
/*17636*/           OPC_MoveParent,
/*17637*/           OPC_CheckType, MVT::i32,
/*17639*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17641*/           OPC_EmitInteger, MVT::i32, 0, 
/*17644*/           OPC_EmitInteger, MVT::i32, 0, 
/*17647*/           OPC_EmitInteger, MVT::i32, 1, 
/*17650*/           OPC_EmitInteger, MVT::i32, 0, 
/*17653*/           OPC_EmitInteger, MVT::i32, 0, 
/*17656*/           OPC_EmitInteger, MVT::i32, 0, 
/*17659*/           OPC_EmitInteger, MVT::i32, 0, 
/*17662*/           OPC_EmitInteger, MVT::i32, 0, 
/*17665*/           OPC_EmitInteger, MVT::i32, 0, 
/*17668*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17680*/           OPC_EmitInteger, MVT::i32, 0, 
/*17683*/           OPC_EmitInteger, MVT::i32, 0, 
/*17686*/           OPC_EmitInteger, MVT::i32, 0, 
/*17689*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17701*/           OPC_EmitInteger, MVT::i32, 1, 
/*17704*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17707*/           OPC_EmitInteger, MVT::i32, 0, 
/*17710*/           OPC_EmitInteger, MVT::i32, 0, 
/*17713*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETNE_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETNE:Other) - Complexity = 13
                    // Dst: (SETNE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*17740*/         /*Scope*/ 106, /*->17847*/
/*17741*/           OPC_CheckCondCode, ISD::SETUGT,
/*17743*/           OPC_MoveParent,
/*17744*/           OPC_CheckType, MVT::i32,
/*17746*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17748*/           OPC_EmitInteger, MVT::i32, 0, 
/*17751*/           OPC_EmitInteger, MVT::i32, 0, 
/*17754*/           OPC_EmitInteger, MVT::i32, 1, 
/*17757*/           OPC_EmitInteger, MVT::i32, 0, 
/*17760*/           OPC_EmitInteger, MVT::i32, 0, 
/*17763*/           OPC_EmitInteger, MVT::i32, 0, 
/*17766*/           OPC_EmitInteger, MVT::i32, 0, 
/*17769*/           OPC_EmitInteger, MVT::i32, 0, 
/*17772*/           OPC_EmitInteger, MVT::i32, 0, 
/*17775*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17787*/           OPC_EmitInteger, MVT::i32, 0, 
/*17790*/           OPC_EmitInteger, MVT::i32, 0, 
/*17793*/           OPC_EmitInteger, MVT::i32, 0, 
/*17796*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17808*/           OPC_EmitInteger, MVT::i32, 1, 
/*17811*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17814*/           OPC_EmitInteger, MVT::i32, 0, 
/*17817*/           OPC_EmitInteger, MVT::i32, 0, 
/*17820*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGT_UINT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGT:Other) - Complexity = 13
                    // Dst: (SETGT_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*17847*/         /*Scope*/ 106, /*->17954*/
/*17848*/           OPC_CheckCondCode, ISD::SETUGE,
/*17850*/           OPC_MoveParent,
/*17851*/           OPC_CheckType, MVT::i32,
/*17853*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17855*/           OPC_EmitInteger, MVT::i32, 0, 
/*17858*/           OPC_EmitInteger, MVT::i32, 0, 
/*17861*/           OPC_EmitInteger, MVT::i32, 1, 
/*17864*/           OPC_EmitInteger, MVT::i32, 0, 
/*17867*/           OPC_EmitInteger, MVT::i32, 0, 
/*17870*/           OPC_EmitInteger, MVT::i32, 0, 
/*17873*/           OPC_EmitInteger, MVT::i32, 0, 
/*17876*/           OPC_EmitInteger, MVT::i32, 0, 
/*17879*/           OPC_EmitInteger, MVT::i32, 0, 
/*17882*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17894*/           OPC_EmitInteger, MVT::i32, 0, 
/*17897*/           OPC_EmitInteger, MVT::i32, 0, 
/*17900*/           OPC_EmitInteger, MVT::i32, 0, 
/*17903*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17915*/           OPC_EmitInteger, MVT::i32, 1, 
/*17918*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17921*/           OPC_EmitInteger, MVT::i32, 0, 
/*17924*/           OPC_EmitInteger, MVT::i32, 0, 
/*17927*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGE_UINT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGE:Other) - Complexity = 13
                    // Dst: (SETGE_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*17954*/         0, /*End of Scope*/
/*17955*/       /*Scope*/ 5|128,5/*645*/, /*->18602*/
/*17957*/         OPC_CheckChild1Integer, 0, 
/*17959*/         OPC_RecordChild2, // #1 = $src1
/*17960*/         OPC_RecordChild3, // #2 = $src2
/*17961*/         OPC_MoveChild, 4,
/*17963*/         OPC_Scope, 64|128,2/*320*/, /*->18286*/ // 4 children in Scope
/*17966*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*17969*/           OPC_Scope, 104, /*->18075*/ // 3 children in Scope
/*17971*/             OPC_CheckPredicate, 86, // Predicate_COND_EQ
/*17973*/             OPC_MoveParent,
/*17974*/             OPC_CheckType, MVT::i32,
/*17976*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17978*/             OPC_EmitInteger, MVT::i32, 0, 
/*17981*/             OPC_EmitInteger, MVT::i32, 0, 
/*17984*/             OPC_EmitInteger, MVT::i32, 0, 
/*17987*/             OPC_EmitInteger, MVT::i32, 0, 
/*17990*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18002*/             OPC_EmitInteger, MVT::i32, 0, 
/*18005*/             OPC_EmitInteger, MVT::i32, 0, 
/*18008*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18020*/             OPC_EmitInteger, MVT::i32, 0, 
/*18023*/             OPC_EmitInteger, MVT::i32, 0, 
/*18026*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18038*/             OPC_EmitInteger, MVT::i32, 1, 
/*18041*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18044*/             OPC_EmitInteger, MVT::i32, 0, 
/*18047*/             OPC_EmitInteger, MVT::i32, 0, 
/*18050*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 8
                      // Dst: (CNDE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*18075*/           /*Scope*/ 104, /*->18180*/
/*18076*/             OPC_CheckPredicate, 87, // Predicate_COND_SGE
/*18078*/             OPC_MoveParent,
/*18079*/             OPC_CheckType, MVT::i32,
/*18081*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18083*/             OPC_EmitInteger, MVT::i32, 0, 
/*18086*/             OPC_EmitInteger, MVT::i32, 0, 
/*18089*/             OPC_EmitInteger, MVT::i32, 0, 
/*18092*/             OPC_EmitInteger, MVT::i32, 0, 
/*18095*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18107*/             OPC_EmitInteger, MVT::i32, 0, 
/*18110*/             OPC_EmitInteger, MVT::i32, 0, 
/*18113*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18125*/             OPC_EmitInteger, MVT::i32, 0, 
/*18128*/             OPC_EmitInteger, MVT::i32, 0, 
/*18131*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18143*/             OPC_EmitInteger, MVT::i32, 1, 
/*18146*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18149*/             OPC_EmitInteger, MVT::i32, 0, 
/*18152*/             OPC_EmitInteger, MVT::i32, 0, 
/*18155*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 8
                      // Dst: (CNDGE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*18180*/           /*Scope*/ 104, /*->18285*/
/*18181*/             OPC_CheckPredicate, 88, // Predicate_COND_SGT
/*18183*/             OPC_MoveParent,
/*18184*/             OPC_CheckType, MVT::i32,
/*18186*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18188*/             OPC_EmitInteger, MVT::i32, 0, 
/*18191*/             OPC_EmitInteger, MVT::i32, 0, 
/*18194*/             OPC_EmitInteger, MVT::i32, 0, 
/*18197*/             OPC_EmitInteger, MVT::i32, 0, 
/*18200*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18212*/             OPC_EmitInteger, MVT::i32, 0, 
/*18215*/             OPC_EmitInteger, MVT::i32, 0, 
/*18218*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18230*/             OPC_EmitInteger, MVT::i32, 0, 
/*18233*/             OPC_EmitInteger, MVT::i32, 0, 
/*18236*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18248*/             OPC_EmitInteger, MVT::i32, 1, 
/*18251*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18254*/             OPC_EmitInteger, MVT::i32, 0, 
/*18257*/             OPC_EmitInteger, MVT::i32, 0, 
/*18260*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                      // Dst: (CNDGT_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*18285*/           0, /*End of Scope*/
/*18286*/         /*Scope*/ 104, /*->18391*/
/*18287*/           OPC_CheckCondCode, ISD::SETEQ,
/*18289*/           OPC_MoveParent,
/*18290*/           OPC_CheckType, MVT::f32,
/*18292*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18294*/           OPC_EmitInteger, MVT::i32, 0, 
/*18297*/           OPC_EmitInteger, MVT::i32, 0, 
/*18300*/           OPC_EmitInteger, MVT::i32, 0, 
/*18303*/           OPC_EmitInteger, MVT::i32, 0, 
/*18306*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18318*/           OPC_EmitInteger, MVT::i32, 0, 
/*18321*/           OPC_EmitInteger, MVT::i32, 0, 
/*18324*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18336*/           OPC_EmitInteger, MVT::i32, 0, 
/*18339*/           OPC_EmitInteger, MVT::i32, 0, 
/*18342*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18354*/           OPC_EmitInteger, MVT::i32, 1, 
/*18357*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18360*/           OPC_EmitInteger, MVT::i32, 0, 
/*18363*/           OPC_EmitInteger, MVT::i32, 0, 
/*18366*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETEQ:Other) - Complexity = 8
                    // Dst: (CNDE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*18391*/         /*Scope*/ 104, /*->18496*/
/*18392*/           OPC_CheckCondCode, ISD::SETGT,
/*18394*/           OPC_MoveParent,
/*18395*/           OPC_CheckType, MVT::f32,
/*18397*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18399*/           OPC_EmitInteger, MVT::i32, 0, 
/*18402*/           OPC_EmitInteger, MVT::i32, 0, 
/*18405*/           OPC_EmitInteger, MVT::i32, 0, 
/*18408*/           OPC_EmitInteger, MVT::i32, 0, 
/*18411*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18423*/           OPC_EmitInteger, MVT::i32, 0, 
/*18426*/           OPC_EmitInteger, MVT::i32, 0, 
/*18429*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18441*/           OPC_EmitInteger, MVT::i32, 0, 
/*18444*/           OPC_EmitInteger, MVT::i32, 0, 
/*18447*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18459*/           OPC_EmitInteger, MVT::i32, 1, 
/*18462*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18465*/           OPC_EmitInteger, MVT::i32, 0, 
/*18468*/           OPC_EmitInteger, MVT::i32, 0, 
/*18471*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGT:Other) - Complexity = 8
                    // Dst: (CNDGT_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*18496*/         /*Scope*/ 104, /*->18601*/
/*18497*/           OPC_CheckCondCode, ISD::SETGE,
/*18499*/           OPC_MoveParent,
/*18500*/           OPC_CheckType, MVT::f32,
/*18502*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18504*/           OPC_EmitInteger, MVT::i32, 0, 
/*18507*/           OPC_EmitInteger, MVT::i32, 0, 
/*18510*/           OPC_EmitInteger, MVT::i32, 0, 
/*18513*/           OPC_EmitInteger, MVT::i32, 0, 
/*18516*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18528*/           OPC_EmitInteger, MVT::i32, 0, 
/*18531*/           OPC_EmitInteger, MVT::i32, 0, 
/*18534*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18546*/           OPC_EmitInteger, MVT::i32, 0, 
/*18549*/           OPC_EmitInteger, MVT::i32, 0, 
/*18552*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18564*/           OPC_EmitInteger, MVT::i32, 1, 
/*18567*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18570*/           OPC_EmitInteger, MVT::i32, 0, 
/*18573*/           OPC_EmitInteger, MVT::i32, 0, 
/*18576*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGE:Other) - Complexity = 8
                    // Dst: (CNDGE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*18601*/         0, /*End of Scope*/
/*18602*/       /*Scope*/ 122, /*->18725*/
/*18603*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18614*/         OPC_RecordChild2, // #1 = $src1
/*18615*/         OPC_RecordChild3, // #2 = $src2
/*18616*/         OPC_MoveChild, 4,
/*18618*/         OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*18621*/         OPC_CheckPredicate, 88, // Predicate_COND_SGT
/*18623*/         OPC_MoveParent,
/*18624*/         OPC_CheckType, MVT::i32,
/*18626*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18628*/         OPC_EmitInteger, MVT::i32, 0, 
/*18631*/         OPC_EmitInteger, MVT::i32, 0, 
/*18634*/         OPC_EmitInteger, MVT::i32, 0, 
/*18637*/         OPC_EmitInteger, MVT::i32, 0, 
/*18640*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18652*/         OPC_EmitInteger, MVT::i32, 0, 
/*18655*/         OPC_EmitInteger, MVT::i32, 0, 
/*18658*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18670*/         OPC_EmitInteger, MVT::i32, 0, 
/*18673*/         OPC_EmitInteger, MVT::i32, 0, 
/*18676*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18688*/         OPC_EmitInteger, MVT::i32, 1, 
/*18691*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18694*/         OPC_EmitInteger, MVT::i32, 0, 
/*18697*/         OPC_EmitInteger, MVT::i32, 0, 
/*18700*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (selectcc:i32 i32:i32:$src0, -1:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                  // Dst: (CNDGE_INT:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*18725*/       0, /*End of Scope*/
/*18726*/     0, /*End of Scope*/
/*18727*/   /*SwitchOpcode*/ 65|128,1/*193*/, TARGET_VAL(ISD::ATOMIC_CMP_SWAP),// ->18924
/*18731*/     OPC_RecordMemRef,
/*18732*/     OPC_RecordNode, // #0 = 'atomic_cmp_swap' chained node
/*18733*/     OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*18734*/     OPC_Scope, 102, /*->18838*/ // 2 children in Scope
/*18736*/       OPC_RecordChild2, // #2 = $cmp
/*18737*/       OPC_RecordChild3, // #3 = $swap
/*18738*/       OPC_SwitchType /*2 cases */, 47, MVT::i32,// ->18788
/*18741*/         OPC_CheckPredicate, 89, // Predicate_atomic_cmp_swap_32_local
/*18743*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18745*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*18748*/         OPC_EmitMergeInputChains1_0,
/*18749*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*18752*/         OPC_EmitInteger, MVT::i1, 0, 
/*18755*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18767*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*18775*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 4, 2, 3, 6, 7, 9, 
                  // Src: (atomic_cmp_swap:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$cmp, i32:i32:$swap)<<P:Predicate_atomic_cmp_swap_32_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B32:i32 ?:i32:$ptr, ?:i32:$cmp, ?:i32:$swap, (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*18788*/       /*SwitchType*/ 47, MVT::i64,// ->18837
/*18790*/         OPC_CheckPredicate, 90, // Predicate_atomic_cmp_swap_64_local
/*18792*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18794*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*18797*/         OPC_EmitMergeInputChains1_0,
/*18798*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*18801*/         OPC_EmitInteger, MVT::i1, 0, 
/*18804*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18816*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*18824*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 6/*#Ops*/, 4, 2, 3, 6, 7, 9, 
                  // Src: (atomic_cmp_swap:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$cmp, i64:i64:$swap)<<P:Predicate_atomic_cmp_swap_64_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B64:i64 ?:i32:$ptr, ?:i64:$cmp, ?:i64:$swap, (as_i16imm:i16 ?:i32:$offset), 0:i1, (S_MOV_B32:i32 -1:i32))
/*18837*/       0, // EndSwitchType
/*18838*/     /*Scope*/ 84, /*->18923*/
/*18839*/       OPC_CheckChild1Type, MVT::i32,
/*18841*/       OPC_RecordChild2, // #2 = $src1
/*18842*/       OPC_RecordChild3, // #3 = $src2
/*18843*/       OPC_CheckPredicate, 89, // Predicate_atomic_cmp_swap_32_local
/*18845*/       OPC_CheckType, MVT::i32,
/*18847*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18849*/       OPC_EmitMergeInputChains1_0,
/*18850*/       OPC_EmitInteger, MVT::i32, 0, 
/*18853*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18865*/       OPC_EmitInteger, MVT::i32, 0, 
/*18868*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18880*/       OPC_EmitInteger, MVT::i32, 0, 
/*18883*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18895*/       OPC_EmitInteger, MVT::i32, 1, 
/*18898*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18901*/       OPC_EmitInteger, MVT::i32, 0, 
/*18904*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_CMPST_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 12/*#Ops*/, 1, 4, 5, 2, 6, 7, 3, 8, 9, 10, 11, 12, 
                // Src: (atomic_cmp_swap:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)<<P:Predicate_atomic_cmp_swap_32_local>> - Complexity = 4
                // Dst: (LDS_CMPST_RET:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*18923*/     0, /*End of Scope*/
/*18924*/   /*SwitchOpcode*/ 56|128,2/*312*/, TARGET_VAL(ISD::AND),// ->19240
/*18928*/     OPC_Scope, 30|128,1/*158*/, /*->19089*/ // 2 children in Scope
/*18931*/       OPC_MoveChild, 0,
/*18933*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*18936*/       OPC_RecordChild0, // #0 = $src
/*18937*/       OPC_RecordChild1, // #1 = $rshift
/*18938*/       OPC_CheckChild1Type, MVT::i32,
/*18940*/       OPC_MoveParent,
/*18941*/       OPC_RecordChild1, // #2 = $mask
/*18942*/       OPC_MoveChild, 1,
/*18944*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18947*/       OPC_CheckPredicate, 91, // Predicate_IMMZeroBasedBitfieldMask
/*18949*/       OPC_MoveParent,
/*18950*/       OPC_CheckType, MVT::i32,
/*18952*/       OPC_Scope, 23, /*->18977*/ // 2 children in Scope
/*18954*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18956*/         OPC_EmitNodeXForm, 5, 2, // IMMPopCount
/*18959*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*18967*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (and:i32 (srl:i32 i32:i32:$src, i32:i32:$rshift), (imm:i32)<<P:Predicate_IMMZeroBasedBitfieldMask>>:$mask) - Complexity = 10
                  // Dst: (V_BFE_U32:i32 ?:i32:$src, ?:i32:$rshift, (S_MOV_B32:i32 (IMMPopCount:i32 ?:i32:$mask)))
/*18977*/       /*Scope*/ 110, /*->19088*/
/*18978*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18980*/         OPC_EmitInteger, MVT::i32, 0, 
/*18983*/         OPC_EmitInteger, MVT::i32, 0, 
/*18986*/         OPC_EmitInteger, MVT::i32, 0, 
/*18989*/         OPC_EmitInteger, MVT::i32, 0, 
/*18992*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19004*/         OPC_EmitInteger, MVT::i32, 0, 
/*19007*/         OPC_EmitInteger, MVT::i32, 0, 
/*19010*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19022*/         OPC_EmitNodeXForm, 5, 2, // IMMPopCount
/*19025*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 11,  // Results = #12
/*19033*/         OPC_EmitInteger, MVT::i32, 0, 
/*19036*/         OPC_EmitInteger, MVT::i32, 0, 
/*19039*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19051*/         OPC_EmitInteger, MVT::i32, 1, 
/*19054*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19057*/         OPC_EmitInteger, MVT::i32, 0, 
/*19060*/         OPC_EmitInteger, MVT::i32, 0, 
/*19063*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (and:i32 (srl:i32 i32:i32:$src, i32:i32:$rshift), (imm:i32)<<P:Predicate_IMMZeroBasedBitfieldMask>>:$mask) - Complexity = 10
                  // Dst: (BFE_UINT_eg:i32 ?:i32:$src, ?:i32:$rshift, (MOV_IMM_I32:i32 (IMMPopCount:i32 ?:i32:$mask)))
/*19088*/       0, /*End of Scope*/
/*19089*/     /*Scope*/ 20|128,1/*148*/, /*->19239*/
/*19091*/       OPC_RecordChild0, // #0 = $src0
/*19092*/       OPC_RecordChild1, // #1 = $src1
/*19093*/       OPC_SwitchType /*3 cases */, 116, MVT::i32,// ->19212
/*19096*/         OPC_Scope, 101, /*->19199*/ // 2 children in Scope
/*19098*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19100*/           OPC_EmitInteger, MVT::i32, 0, 
/*19103*/           OPC_EmitInteger, MVT::i32, 0, 
/*19106*/           OPC_EmitInteger, MVT::i32, 1, 
/*19109*/           OPC_EmitInteger, MVT::i32, 0, 
/*19112*/           OPC_EmitInteger, MVT::i32, 0, 
/*19115*/           OPC_EmitInteger, MVT::i32, 0, 
/*19118*/           OPC_EmitInteger, MVT::i32, 0, 
/*19121*/           OPC_EmitInteger, MVT::i32, 0, 
/*19124*/           OPC_EmitInteger, MVT::i32, 0, 
/*19127*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19139*/           OPC_EmitInteger, MVT::i32, 0, 
/*19142*/           OPC_EmitInteger, MVT::i32, 0, 
/*19145*/           OPC_EmitInteger, MVT::i32, 0, 
/*19148*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19160*/           OPC_EmitInteger, MVT::i32, 1, 
/*19163*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19166*/           OPC_EmitInteger, MVT::i32, 0, 
/*19169*/           OPC_EmitInteger, MVT::i32, 0, 
/*19172*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::AND_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (and:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (AND_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*19199*/         /*Scope*/ 11, /*->19211*/
/*19200*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19202*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (and:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_AND_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*19211*/         0, /*End of Scope*/
/*19212*/       /*SwitchType*/ 11, MVT::i64,// ->19225
/*19214*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19216*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                  // Dst: (S_AND_B64:i64 i64:i64:$src0, i64:i64:$src1)
/*19225*/       /*SwitchType*/ 11, MVT::i1,// ->19238
/*19227*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19229*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                  // Dst: (S_AND_B64:i1 ?:i1:$src0, ?:i1:$src1)
/*19238*/       0, // EndSwitchType
/*19239*/     0, /*End of Scope*/
/*19240*/   /*SwitchOpcode*/ 93|128,10/*1373*/, TARGET_VAL(ISD::XOR),// ->20617
/*19244*/     OPC_Scope, 83|128,1/*211*/, /*->19458*/ // 5 children in Scope
/*19247*/       OPC_RecordChild0, // #0 = $z
/*19248*/       OPC_MoveChild, 1,
/*19250*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*19253*/       OPC_Scope, 23|128,1/*151*/, /*->19407*/ // 2 children in Scope
/*19256*/         OPC_RecordChild0, // #1 = $x
/*19257*/         OPC_MoveChild, 1,
/*19259*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19262*/         OPC_Scope, 122, /*->19386*/ // 2 children in Scope
/*19264*/           OPC_RecordChild0, // #2 = $y
/*19265*/           OPC_CheckChild1Same, 0,
/*19267*/           OPC_MoveParent,
/*19268*/           OPC_MoveParent,
/*19269*/           OPC_CheckType, MVT::i32,
/*19271*/           OPC_Scope, 99, /*->19372*/ // 2 children in Scope
/*19273*/             OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19275*/             OPC_EmitInteger, MVT::i32, 0, 
/*19278*/             OPC_EmitInteger, MVT::i32, 0, 
/*19281*/             OPC_EmitInteger, MVT::i32, 0, 
/*19284*/             OPC_EmitInteger, MVT::i32, 0, 
/*19287*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19299*/             OPC_EmitInteger, MVT::i32, 0, 
/*19302*/             OPC_EmitInteger, MVT::i32, 0, 
/*19305*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19317*/             OPC_EmitInteger, MVT::i32, 0, 
/*19320*/             OPC_EmitInteger, MVT::i32, 0, 
/*19323*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19335*/             OPC_EmitInteger, MVT::i32, 1, 
/*19338*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19341*/             OPC_EmitInteger, MVT::i32, 0, 
/*19344*/             OPC_EmitInteger, MVT::i32, 0, 
/*19347*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19372*/           /*Scope*/ 12, /*->19385*/
/*19373*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19375*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19385*/           0, /*End of Scope*/
/*19386*/         /*Scope*/ 19, /*->19406*/
/*19387*/           OPC_CheckChild0Same, 0,
/*19389*/           OPC_RecordChild1, // #2 = $y
/*19390*/           OPC_MoveParent,
/*19391*/           OPC_MoveParent,
/*19392*/           OPC_CheckType, MVT::i32,
/*19394*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19396*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19406*/         0, /*End of Scope*/
/*19407*/       /*Scope*/ 49, /*->19457*/
/*19408*/         OPC_MoveChild, 0,
/*19410*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19413*/         OPC_Scope, 20, /*->19435*/ // 2 children in Scope
/*19415*/           OPC_RecordChild0, // #1 = $y
/*19416*/           OPC_CheckChild1Same, 0,
/*19418*/           OPC_MoveParent,
/*19419*/           OPC_RecordChild1, // #2 = $x
/*19420*/           OPC_MoveParent,
/*19421*/           OPC_CheckType, MVT::i32,
/*19423*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19425*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19435*/         /*Scope*/ 20, /*->19456*/
/*19436*/           OPC_CheckChild0Same, 0,
/*19438*/           OPC_RecordChild1, // #1 = $y
/*19439*/           OPC_MoveParent,
/*19440*/           OPC_RecordChild1, // #2 = $x
/*19441*/           OPC_MoveParent,
/*19442*/           OPC_CheckType, MVT::i32,
/*19444*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19446*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19456*/         0, /*End of Scope*/
/*19457*/       0, /*End of Scope*/
/*19458*/     /*Scope*/ 97, /*->19556*/
/*19459*/       OPC_MoveChild, 0,
/*19461*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*19464*/       OPC_Scope, 44, /*->19510*/ // 2 children in Scope
/*19466*/         OPC_RecordChild0, // #0 = $x
/*19467*/         OPC_MoveChild, 1,
/*19469*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19472*/         OPC_RecordChild0, // #1 = $y
/*19473*/         OPC_RecordChild1, // #2 = $z
/*19474*/         OPC_MoveParent,
/*19475*/         OPC_MoveParent,
/*19476*/         OPC_CheckType, MVT::i32,
/*19478*/         OPC_Scope, 14, /*->19494*/ // 2 children in Scope
/*19480*/           OPC_CheckChild1Same, 2,
/*19482*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19484*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19494*/         /*Scope*/ 14, /*->19509*/
/*19495*/           OPC_CheckChild1Same, 1,
/*19497*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19499*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19509*/         0, /*End of Scope*/
/*19510*/       /*Scope*/ 44, /*->19555*/
/*19511*/         OPC_MoveChild, 0,
/*19513*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19516*/         OPC_RecordChild0, // #0 = $y
/*19517*/         OPC_RecordChild1, // #1 = $z
/*19518*/         OPC_MoveParent,
/*19519*/         OPC_RecordChild1, // #2 = $x
/*19520*/         OPC_MoveParent,
/*19521*/         OPC_CheckType, MVT::i32,
/*19523*/         OPC_Scope, 14, /*->19539*/ // 2 children in Scope
/*19525*/           OPC_CheckChild1Same, 1,
/*19527*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19529*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 0, 1, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19539*/         /*Scope*/ 14, /*->19554*/
/*19540*/           OPC_CheckChild1Same, 0,
/*19542*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19544*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19554*/         0, /*End of Scope*/
/*19555*/       0, /*End of Scope*/
/*19556*/     /*Scope*/ 90|128,2/*346*/, /*->19904*/
/*19558*/       OPC_RecordChild0, // #0 = $z
/*19559*/       OPC_MoveChild, 1,
/*19561*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*19564*/       OPC_Scope, 112, /*->19678*/ // 2 children in Scope
/*19566*/         OPC_RecordChild0, // #1 = $x
/*19567*/         OPC_MoveChild, 1,
/*19569*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19572*/         OPC_CheckChild0Same, 0,
/*19574*/         OPC_RecordChild1, // #2 = $y
/*19575*/         OPC_MoveParent,
/*19576*/         OPC_MoveParent,
/*19577*/         OPC_CheckType, MVT::i32,
/*19579*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19581*/         OPC_EmitInteger, MVT::i32, 0, 
/*19584*/         OPC_EmitInteger, MVT::i32, 0, 
/*19587*/         OPC_EmitInteger, MVT::i32, 0, 
/*19590*/         OPC_EmitInteger, MVT::i32, 0, 
/*19593*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19605*/         OPC_EmitInteger, MVT::i32, 0, 
/*19608*/         OPC_EmitInteger, MVT::i32, 0, 
/*19611*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19623*/         OPC_EmitInteger, MVT::i32, 0, 
/*19626*/         OPC_EmitInteger, MVT::i32, 0, 
/*19629*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19641*/         OPC_EmitInteger, MVT::i32, 1, 
/*19644*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19647*/         OPC_EmitInteger, MVT::i32, 0, 
/*19650*/         OPC_EmitInteger, MVT::i32, 0, 
/*19653*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                  // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19678*/       /*Scope*/ 95|128,1/*223*/, /*->19903*/
/*19680*/         OPC_MoveChild, 0,
/*19682*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19685*/         OPC_Scope, 107, /*->19794*/ // 2 children in Scope
/*19687*/           OPC_RecordChild0, // #1 = $y
/*19688*/           OPC_CheckChild1Same, 0,
/*19690*/           OPC_MoveParent,
/*19691*/           OPC_RecordChild1, // #2 = $x
/*19692*/           OPC_MoveParent,
/*19693*/           OPC_CheckType, MVT::i32,
/*19695*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19697*/           OPC_EmitInteger, MVT::i32, 0, 
/*19700*/           OPC_EmitInteger, MVT::i32, 0, 
/*19703*/           OPC_EmitInteger, MVT::i32, 0, 
/*19706*/           OPC_EmitInteger, MVT::i32, 0, 
/*19709*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19721*/           OPC_EmitInteger, MVT::i32, 0, 
/*19724*/           OPC_EmitInteger, MVT::i32, 0, 
/*19727*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19739*/           OPC_EmitInteger, MVT::i32, 0, 
/*19742*/           OPC_EmitInteger, MVT::i32, 0, 
/*19745*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19757*/           OPC_EmitInteger, MVT::i32, 1, 
/*19760*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19763*/           OPC_EmitInteger, MVT::i32, 0, 
/*19766*/           OPC_EmitInteger, MVT::i32, 0, 
/*19769*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19794*/         /*Scope*/ 107, /*->19902*/
/*19795*/           OPC_CheckChild0Same, 0,
/*19797*/           OPC_RecordChild1, // #1 = $y
/*19798*/           OPC_MoveParent,
/*19799*/           OPC_RecordChild1, // #2 = $x
/*19800*/           OPC_MoveParent,
/*19801*/           OPC_CheckType, MVT::i32,
/*19803*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19805*/           OPC_EmitInteger, MVT::i32, 0, 
/*19808*/           OPC_EmitInteger, MVT::i32, 0, 
/*19811*/           OPC_EmitInteger, MVT::i32, 0, 
/*19814*/           OPC_EmitInteger, MVT::i32, 0, 
/*19817*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19829*/           OPC_EmitInteger, MVT::i32, 0, 
/*19832*/           OPC_EmitInteger, MVT::i32, 0, 
/*19835*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19847*/           OPC_EmitInteger, MVT::i32, 0, 
/*19850*/           OPC_EmitInteger, MVT::i32, 0, 
/*19853*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19865*/           OPC_EmitInteger, MVT::i32, 1, 
/*19868*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19871*/           OPC_EmitInteger, MVT::i32, 0, 
/*19874*/           OPC_EmitInteger, MVT::i32, 0, 
/*19877*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19902*/         0, /*End of Scope*/
/*19903*/       0, /*End of Scope*/
/*19904*/     /*Scope*/ 63|128,3/*447*/, /*->20353*/
/*19906*/       OPC_MoveChild, 0,
/*19908*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*19911*/       OPC_Scope, 90|128,1/*218*/, /*->20132*/ // 2 children in Scope
/*19914*/         OPC_RecordChild0, // #0 = $x
/*19915*/         OPC_MoveChild, 1,
/*19917*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19920*/         OPC_RecordChild0, // #1 = $y
/*19921*/         OPC_RecordChild1, // #2 = $z
/*19922*/         OPC_MoveParent,
/*19923*/         OPC_MoveParent,
/*19924*/         OPC_CheckType, MVT::i32,
/*19926*/         OPC_Scope, 101, /*->20029*/ // 2 children in Scope
/*19928*/           OPC_CheckChild1Same, 2,
/*19930*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19932*/           OPC_EmitInteger, MVT::i32, 0, 
/*19935*/           OPC_EmitInteger, MVT::i32, 0, 
/*19938*/           OPC_EmitInteger, MVT::i32, 0, 
/*19941*/           OPC_EmitInteger, MVT::i32, 0, 
/*19944*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19956*/           OPC_EmitInteger, MVT::i32, 0, 
/*19959*/           OPC_EmitInteger, MVT::i32, 0, 
/*19962*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19974*/           OPC_EmitInteger, MVT::i32, 0, 
/*19977*/           OPC_EmitInteger, MVT::i32, 0, 
/*19980*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19992*/           OPC_EmitInteger, MVT::i32, 1, 
/*19995*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19998*/           OPC_EmitInteger, MVT::i32, 0, 
/*20001*/           OPC_EmitInteger, MVT::i32, 0, 
/*20004*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*20029*/         /*Scope*/ 101, /*->20131*/
/*20030*/           OPC_CheckChild1Same, 1,
/*20032*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20034*/           OPC_EmitInteger, MVT::i32, 0, 
/*20037*/           OPC_EmitInteger, MVT::i32, 0, 
/*20040*/           OPC_EmitInteger, MVT::i32, 0, 
/*20043*/           OPC_EmitInteger, MVT::i32, 0, 
/*20046*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20058*/           OPC_EmitInteger, MVT::i32, 0, 
/*20061*/           OPC_EmitInteger, MVT::i32, 0, 
/*20064*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20076*/           OPC_EmitInteger, MVT::i32, 0, 
/*20079*/           OPC_EmitInteger, MVT::i32, 0, 
/*20082*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20094*/           OPC_EmitInteger, MVT::i32, 1, 
/*20097*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*20100*/           OPC_EmitInteger, MVT::i32, 0, 
/*20103*/           OPC_EmitInteger, MVT::i32, 0, 
/*20106*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*20131*/         0, /*End of Scope*/
/*20132*/       /*Scope*/ 90|128,1/*218*/, /*->20352*/
/*20134*/         OPC_MoveChild, 0,
/*20136*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20139*/         OPC_RecordChild0, // #0 = $y
/*20140*/         OPC_RecordChild1, // #1 = $z
/*20141*/         OPC_MoveParent,
/*20142*/         OPC_RecordChild1, // #2 = $x
/*20143*/         OPC_MoveParent,
/*20144*/         OPC_CheckType, MVT::i32,
/*20146*/         OPC_Scope, 101, /*->20249*/ // 2 children in Scope
/*20148*/           OPC_CheckChild1Same, 1,
/*20150*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20152*/           OPC_EmitInteger, MVT::i32, 0, 
/*20155*/           OPC_EmitInteger, MVT::i32, 0, 
/*20158*/           OPC_EmitInteger, MVT::i32, 0, 
/*20161*/           OPC_EmitInteger, MVT::i32, 0, 
/*20164*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20176*/           OPC_EmitInteger, MVT::i32, 0, 
/*20179*/           OPC_EmitInteger, MVT::i32, 0, 
/*20182*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20194*/           OPC_EmitInteger, MVT::i32, 0, 
/*20197*/           OPC_EmitInteger, MVT::i32, 0, 
/*20200*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20212*/           OPC_EmitInteger, MVT::i32, 1, 
/*20215*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*20218*/           OPC_EmitInteger, MVT::i32, 0, 
/*20221*/           OPC_EmitInteger, MVT::i32, 0, 
/*20224*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 0, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*20249*/         /*Scope*/ 101, /*->20351*/
/*20250*/           OPC_CheckChild1Same, 0,
/*20252*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20254*/           OPC_EmitInteger, MVT::i32, 0, 
/*20257*/           OPC_EmitInteger, MVT::i32, 0, 
/*20260*/           OPC_EmitInteger, MVT::i32, 0, 
/*20263*/           OPC_EmitInteger, MVT::i32, 0, 
/*20266*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20278*/           OPC_EmitInteger, MVT::i32, 0, 
/*20281*/           OPC_EmitInteger, MVT::i32, 0, 
/*20284*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20296*/           OPC_EmitInteger, MVT::i32, 0, 
/*20299*/           OPC_EmitInteger, MVT::i32, 0, 
/*20302*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20314*/           OPC_EmitInteger, MVT::i32, 1, 
/*20317*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*20320*/           OPC_EmitInteger, MVT::i32, 0, 
/*20323*/           OPC_EmitInteger, MVT::i32, 0, 
/*20326*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*20351*/         0, /*End of Scope*/
/*20352*/       0, /*End of Scope*/
/*20353*/     /*Scope*/ 5|128,2/*261*/, /*->20616*/
/*20355*/       OPC_RecordChild0, // #0 = $src0
/*20356*/       OPC_Scope, 108, /*->20466*/ // 2 children in Scope
/*20358*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20369*/         OPC_SwitchType /*2 cases */, 81, MVT::i32,// ->20453
/*20372*/           OPC_Scope, 67, /*->20441*/ // 2 children in Scope
/*20374*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20376*/             OPC_EmitInteger, MVT::i32, 1, 
/*20379*/             OPC_EmitInteger, MVT::i32, 0, 
/*20382*/             OPC_EmitInteger, MVT::i32, 0, 
/*20385*/             OPC_EmitInteger, MVT::i32, 0, 
/*20388*/             OPC_EmitInteger, MVT::i32, 0, 
/*20391*/             OPC_EmitInteger, MVT::i32, 0, 
/*20394*/             OPC_EmitInteger, MVT::i32, 0, 
/*20397*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20409*/             OPC_EmitInteger, MVT::i32, 1, 
/*20412*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*20415*/             OPC_EmitInteger, MVT::i32, 0, 
/*20418*/             OPC_EmitInteger, MVT::i32, 0, 
/*20421*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::NOT_INT), 0,
                          1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (NOT_INT:i32 R600_Reg32:i32:$src0)
/*20441*/           /*Scope*/ 10, /*->20452*/
/*20442*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20444*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_NOT_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                      // Src: (xor:i32 i32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (S_NOT_B32:i32 i32:i32:$src0)
/*20452*/           0, /*End of Scope*/
/*20453*/         /*SwitchType*/ 10, MVT::i64,// ->20465
/*20455*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20457*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_NOT_B64), 0,
                        1/*#VTs*/, MVT::i64, 1/*#Ops*/, 0, 
                    // Src: (xor:i64 i64:i64:$src0, -1:i64) - Complexity = 8
                    // Dst: (S_NOT_B64:i64 i64:i64:$src0)
/*20465*/         0, // EndSwitchType
/*20466*/       /*Scope*/ 19|128,1/*147*/, /*->20615*/
/*20468*/         OPC_RecordChild1, // #1 = $src1
/*20469*/         OPC_SwitchType /*3 cases */, 116, MVT::i32,// ->20588
/*20472*/           OPC_Scope, 101, /*->20575*/ // 2 children in Scope
/*20474*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20476*/             OPC_EmitInteger, MVT::i32, 0, 
/*20479*/             OPC_EmitInteger, MVT::i32, 0, 
/*20482*/             OPC_EmitInteger, MVT::i32, 1, 
/*20485*/             OPC_EmitInteger, MVT::i32, 0, 
/*20488*/             OPC_EmitInteger, MVT::i32, 0, 
/*20491*/             OPC_EmitInteger, MVT::i32, 0, 
/*20494*/             OPC_EmitInteger, MVT::i32, 0, 
/*20497*/             OPC_EmitInteger, MVT::i32, 0, 
/*20500*/             OPC_EmitInteger, MVT::i32, 0, 
/*20503*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20515*/             OPC_EmitInteger, MVT::i32, 0, 
/*20518*/             OPC_EmitInteger, MVT::i32, 0, 
/*20521*/             OPC_EmitInteger, MVT::i32, 0, 
/*20524*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20536*/             OPC_EmitInteger, MVT::i32, 1, 
/*20539*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*20542*/             OPC_EmitInteger, MVT::i32, 0, 
/*20545*/             OPC_EmitInteger, MVT::i32, 0, 
/*20548*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (XOR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*20575*/           /*Scope*/ 11, /*->20587*/
/*20576*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20578*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_XOR_B32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (xor:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                      // Dst: (S_XOR_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*20587*/           0, /*End of Scope*/
/*20588*/         /*SwitchType*/ 11, MVT::i64,// ->20601
/*20590*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20592*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                    // Dst: (S_XOR_B64:i64 i64:i64:$src0, i64:i64:$src1)
/*20601*/         /*SwitchType*/ 11, MVT::i1,// ->20614
/*20603*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20605*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                    // Dst: (S_XOR_B64:i1 ?:i1:$src0, ?:i1:$src1)
/*20614*/         0, // EndSwitchType
/*20615*/       0, /*End of Scope*/
/*20616*/     0, /*End of Scope*/
/*20617*/   /*SwitchOpcode*/ 33|128,15/*1953*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->22574
/*20621*/     OPC_RecordChild0, // #0 = $vec
/*20622*/     OPC_Scope, 40|128,1/*168*/, /*->20793*/ // 8 children in Scope
/*20625*/       OPC_CheckChild0Type, MVT::v2i32,
/*20627*/       OPC_Scope, 33, /*->20662*/ // 5 children in Scope
/*20629*/         OPC_MoveChild, 1,
/*20631*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*20634*/         OPC_RecordChild0, // #1 = $idx
/*20635*/         OPC_RecordChild1, // #2 = $off
/*20636*/         OPC_MoveChild, 1,
/*20638*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20641*/         OPC_MoveParent,
/*20642*/         OPC_CheckType, MVT::i32,
/*20644*/         OPC_MoveParent,
/*20645*/         OPC_CheckType, MVT::i32,
/*20647*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20649*/         OPC_EmitConvertToTarget, 2,
/*20651*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:i32 v2i32:v2i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:i32:i1 ?:v2i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*20662*/       /*Scope*/ 36, /*->20699*/
/*20663*/         OPC_CheckChild1Integer, 0, 
/*20665*/         OPC_CheckType, MVT::i32,
/*20667*/         OPC_Scope, 14, /*->20683*/ // 2 children in Scope
/*20669*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20671*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20674*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*20683*/         /*Scope*/ 14, /*->20698*/
/*20684*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20686*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20689*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*20698*/         0, /*End of Scope*/
/*20699*/       /*Scope*/ 36, /*->20736*/
/*20700*/         OPC_CheckChild1Integer, 1, 
/*20702*/         OPC_CheckType, MVT::i32,
/*20704*/         OPC_Scope, 14, /*->20720*/ // 2 children in Scope
/*20706*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20708*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20711*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*20720*/         /*Scope*/ 14, /*->20735*/
/*20721*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20723*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20726*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*20735*/         0, /*End of Scope*/
/*20736*/       /*Scope*/ 18, /*->20755*/
/*20737*/         OPC_CheckChild1Integer, 2, 
/*20739*/         OPC_CheckType, MVT::i32,
/*20741*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20743*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20746*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v2i32:v2i32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub2:i32)
/*20755*/       /*Scope*/ 36, /*->20792*/
/*20756*/         OPC_RecordChild1, // #1 = $index
/*20757*/         OPC_CheckChild1Type, MVT::i32,
/*20759*/         OPC_CheckType, MVT::i32,
/*20761*/         OPC_Scope, 11, /*->20774*/ // 2 children in Scope
/*20763*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20765*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v2i32:v2i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:i32 ?:v2i32:$vec, ?:i32:$index)
/*20774*/         /*Scope*/ 16, /*->20791*/
/*20775*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20777*/           OPC_EmitInteger, MVT::i32, 0, 
/*20780*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                        2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC:i32:i1 ?:v2i32:$vec, ?:i32:$idx, 0:i32)
/*20791*/         0, /*End of Scope*/
/*20792*/       0, /*End of Scope*/
/*20793*/     /*Scope*/ 95|128,1/*223*/, /*->21018*/
/*20795*/       OPC_CheckChild0Type, MVT::v4i32,
/*20797*/       OPC_Scope, 33, /*->20832*/ // 6 children in Scope
/*20799*/         OPC_MoveChild, 1,
/*20801*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*20804*/         OPC_RecordChild0, // #1 = $idx
/*20805*/         OPC_RecordChild1, // #2 = $off
/*20806*/         OPC_MoveChild, 1,
/*20808*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20811*/         OPC_MoveParent,
/*20812*/         OPC_CheckType, MVT::i32,
/*20814*/         OPC_MoveParent,
/*20815*/         OPC_CheckType, MVT::i32,
/*20817*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20819*/         OPC_EmitConvertToTarget, 2,
/*20821*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:i32 v4i32:v4i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:i32:i1 ?:v4i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*20832*/       /*Scope*/ 36, /*->20869*/
/*20833*/         OPC_CheckChild1Integer, 0, 
/*20835*/         OPC_CheckType, MVT::i32,
/*20837*/         OPC_Scope, 14, /*->20853*/ // 2 children in Scope
/*20839*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20841*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20844*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*20853*/         /*Scope*/ 14, /*->20868*/
/*20854*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20856*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20859*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*20868*/         0, /*End of Scope*/
/*20869*/       /*Scope*/ 36, /*->20906*/
/*20870*/         OPC_CheckChild1Integer, 1, 
/*20872*/         OPC_CheckType, MVT::i32,
/*20874*/         OPC_Scope, 14, /*->20890*/ // 2 children in Scope
/*20876*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20878*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20881*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*20890*/         /*Scope*/ 14, /*->20905*/
/*20891*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20893*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20896*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*20905*/         0, /*End of Scope*/
/*20906*/       /*Scope*/ 36, /*->20943*/
/*20907*/         OPC_CheckChild1Integer, 2, 
/*20909*/         OPC_CheckType, MVT::i32,
/*20911*/         OPC_Scope, 14, /*->20927*/ // 2 children in Scope
/*20913*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20915*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20918*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*20927*/         /*Scope*/ 14, /*->20942*/
/*20928*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20930*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20933*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*20942*/         0, /*End of Scope*/
/*20943*/       /*Scope*/ 36, /*->20980*/
/*20944*/         OPC_CheckChild1Integer, 3, 
/*20946*/         OPC_CheckType, MVT::i32,
/*20948*/         OPC_Scope, 14, /*->20964*/ // 2 children in Scope
/*20950*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20952*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*20955*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*20964*/         /*Scope*/ 14, /*->20979*/
/*20965*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20967*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*20970*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*20979*/         0, /*End of Scope*/
/*20980*/       /*Scope*/ 36, /*->21017*/
/*20981*/         OPC_RecordChild1, // #1 = $index
/*20982*/         OPC_CheckChild1Type, MVT::i32,
/*20984*/         OPC_CheckType, MVT::i32,
/*20986*/         OPC_Scope, 11, /*->20999*/ // 2 children in Scope
/*20988*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20990*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v4i32:v4i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:i32 ?:v4i32:$vec, ?:i32:$index)
/*20999*/         /*Scope*/ 16, /*->21016*/
/*21000*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21002*/           OPC_EmitInteger, MVT::i32, 0, 
/*21005*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                        2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC:i32:i1 ?:v4i32:$vec, ?:i32:$idx, 0:i32)
/*21016*/         0, /*End of Scope*/
/*21017*/       0, /*End of Scope*/
/*21018*/     /*Scope*/ 84|128,1/*212*/, /*->21232*/
/*21020*/       OPC_CheckChild0Type, MVT::v8i32,
/*21022*/       OPC_Scope, 33, /*->21057*/ // 10 children in Scope
/*21024*/         OPC_MoveChild, 1,
/*21026*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*21029*/         OPC_RecordChild0, // #1 = $idx
/*21030*/         OPC_RecordChild1, // #2 = $off
/*21031*/         OPC_MoveChild, 1,
/*21033*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21036*/         OPC_MoveParent,
/*21037*/         OPC_CheckType, MVT::i32,
/*21039*/         OPC_MoveParent,
/*21040*/         OPC_CheckType, MVT::i32,
/*21042*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21044*/         OPC_EmitConvertToTarget, 2,
/*21046*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:i32:i1 ?:v8i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*21057*/       /*Scope*/ 18, /*->21076*/
/*21058*/         OPC_CheckChild1Integer, 0, 
/*21060*/         OPC_CheckType, MVT::i32,
/*21062*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21064*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21067*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub0:i32)
/*21076*/       /*Scope*/ 18, /*->21095*/
/*21077*/         OPC_CheckChild1Integer, 1, 
/*21079*/         OPC_CheckType, MVT::i32,
/*21081*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21083*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21086*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub1:i32)
/*21095*/       /*Scope*/ 18, /*->21114*/
/*21096*/         OPC_CheckChild1Integer, 2, 
/*21098*/         OPC_CheckType, MVT::i32,
/*21100*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21102*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*21105*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub2:i32)
/*21114*/       /*Scope*/ 18, /*->21133*/
/*21115*/         OPC_CheckChild1Integer, 3, 
/*21117*/         OPC_CheckType, MVT::i32,
/*21119*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21121*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*21124*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub3:i32)
/*21133*/       /*Scope*/ 18, /*->21152*/
/*21134*/         OPC_CheckChild1Integer, 4, 
/*21136*/         OPC_CheckType, MVT::i32,
/*21138*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21140*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*21143*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub4:i32)
/*21152*/       /*Scope*/ 18, /*->21171*/
/*21153*/         OPC_CheckChild1Integer, 5, 
/*21155*/         OPC_CheckType, MVT::i32,
/*21157*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21159*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*21162*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub5:i32)
/*21171*/       /*Scope*/ 18, /*->21190*/
/*21172*/         OPC_CheckChild1Integer, 6, 
/*21174*/         OPC_CheckType, MVT::i32,
/*21176*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21178*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*21181*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub6:i32)
/*21190*/       /*Scope*/ 18, /*->21209*/
/*21191*/         OPC_CheckChild1Integer, 7, 
/*21193*/         OPC_CheckType, MVT::i32,
/*21195*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21197*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*21200*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub7:i32)
/*21209*/       /*Scope*/ 21, /*->21231*/
/*21210*/         OPC_RecordChild1, // #1 = $idx
/*21211*/         OPC_CheckChild1Type, MVT::i32,
/*21213*/         OPC_CheckType, MVT::i32,
/*21215*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21217*/         OPC_EmitInteger, MVT::i32, 0, 
/*21220*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC:i32:i1 ?:v8i32:$vec, ?:i32:$idx, 0:i32)
/*21231*/       0, /*End of Scope*/
/*21232*/     /*Scope*/ 108|128,2/*364*/, /*->21598*/
/*21234*/       OPC_CheckChild0Type, MVT::v16i32,
/*21236*/       OPC_Scope, 33, /*->21271*/ // 18 children in Scope
/*21238*/         OPC_MoveChild, 1,
/*21240*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*21243*/         OPC_RecordChild0, // #1 = $idx
/*21244*/         OPC_RecordChild1, // #2 = $off
/*21245*/         OPC_MoveChild, 1,
/*21247*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21250*/         OPC_MoveParent,
/*21251*/         OPC_CheckType, MVT::i32,
/*21253*/         OPC_MoveParent,
/*21254*/         OPC_CheckType, MVT::i32,
/*21256*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21258*/         OPC_EmitConvertToTarget, 2,
/*21260*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:i32:i1 ?:v16i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*21271*/       /*Scope*/ 18, /*->21290*/
/*21272*/         OPC_CheckChild1Integer, 0, 
/*21274*/         OPC_CheckType, MVT::i32,
/*21276*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21278*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21281*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub0:i32)
/*21290*/       /*Scope*/ 18, /*->21309*/
/*21291*/         OPC_CheckChild1Integer, 1, 
/*21293*/         OPC_CheckType, MVT::i32,
/*21295*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21297*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21300*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub1:i32)
/*21309*/       /*Scope*/ 18, /*->21328*/
/*21310*/         OPC_CheckChild1Integer, 2, 
/*21312*/         OPC_CheckType, MVT::i32,
/*21314*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21316*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*21319*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub2:i32)
/*21328*/       /*Scope*/ 18, /*->21347*/
/*21329*/         OPC_CheckChild1Integer, 3, 
/*21331*/         OPC_CheckType, MVT::i32,
/*21333*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21335*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*21338*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub3:i32)
/*21347*/       /*Scope*/ 18, /*->21366*/
/*21348*/         OPC_CheckChild1Integer, 4, 
/*21350*/         OPC_CheckType, MVT::i32,
/*21352*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21354*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*21357*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub4:i32)
/*21366*/       /*Scope*/ 18, /*->21385*/
/*21367*/         OPC_CheckChild1Integer, 5, 
/*21369*/         OPC_CheckType, MVT::i32,
/*21371*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21373*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*21376*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub5:i32)
/*21385*/       /*Scope*/ 18, /*->21404*/
/*21386*/         OPC_CheckChild1Integer, 6, 
/*21388*/         OPC_CheckType, MVT::i32,
/*21390*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21392*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*21395*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub6:i32)
/*21404*/       /*Scope*/ 18, /*->21423*/
/*21405*/         OPC_CheckChild1Integer, 7, 
/*21407*/         OPC_CheckType, MVT::i32,
/*21409*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21411*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*21414*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub7:i32)
/*21423*/       /*Scope*/ 18, /*->21442*/
/*21424*/         OPC_CheckChild1Integer, 8, 
/*21426*/         OPC_CheckType, MVT::i32,
/*21428*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21430*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*21433*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 8:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub8:i32)
/*21442*/       /*Scope*/ 18, /*->21461*/
/*21443*/         OPC_CheckChild1Integer, 9, 
/*21445*/         OPC_CheckType, MVT::i32,
/*21447*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21449*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*21452*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 9:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub9:i32)
/*21461*/       /*Scope*/ 18, /*->21480*/
/*21462*/         OPC_CheckChild1Integer, 10, 
/*21464*/         OPC_CheckType, MVT::i32,
/*21466*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21468*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*21471*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 10:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub10:i32)
/*21480*/       /*Scope*/ 18, /*->21499*/
/*21481*/         OPC_CheckChild1Integer, 11, 
/*21483*/         OPC_CheckType, MVT::i32,
/*21485*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21487*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*21490*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 11:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub11:i32)
/*21499*/       /*Scope*/ 18, /*->21518*/
/*21500*/         OPC_CheckChild1Integer, 12, 
/*21502*/         OPC_CheckType, MVT::i32,
/*21504*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21506*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*21509*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 12:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub12:i32)
/*21518*/       /*Scope*/ 18, /*->21537*/
/*21519*/         OPC_CheckChild1Integer, 13, 
/*21521*/         OPC_CheckType, MVT::i32,
/*21523*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21525*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*21528*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 13:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub13:i32)
/*21537*/       /*Scope*/ 18, /*->21556*/
/*21538*/         OPC_CheckChild1Integer, 14, 
/*21540*/         OPC_CheckType, MVT::i32,
/*21542*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21544*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*21547*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 14:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub14:i32)
/*21556*/       /*Scope*/ 18, /*->21575*/
/*21557*/         OPC_CheckChild1Integer, 15, 
/*21559*/         OPC_CheckType, MVT::i32,
/*21561*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21563*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*21566*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 15:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub15:i32)
/*21575*/       /*Scope*/ 21, /*->21597*/
/*21576*/         OPC_RecordChild1, // #1 = $idx
/*21577*/         OPC_CheckChild1Type, MVT::i32,
/*21579*/         OPC_CheckType, MVT::i32,
/*21581*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21583*/         OPC_EmitInteger, MVT::i32, 0, 
/*21586*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC:i32:i1 ?:v16i32:$vec, ?:i32:$idx, 0:i32)
/*21597*/       0, /*End of Scope*/
/*21598*/     /*Scope*/ 40|128,1/*168*/, /*->21768*/
/*21600*/       OPC_CheckChild0Type, MVT::v2f32,
/*21602*/       OPC_Scope, 33, /*->21637*/ // 5 children in Scope
/*21604*/         OPC_MoveChild, 1,
/*21606*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*21609*/         OPC_RecordChild0, // #1 = $idx
/*21610*/         OPC_RecordChild1, // #2 = $off
/*21611*/         OPC_MoveChild, 1,
/*21613*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21616*/         OPC_MoveParent,
/*21617*/         OPC_CheckType, MVT::i32,
/*21619*/         OPC_MoveParent,
/*21620*/         OPC_CheckType, MVT::f32,
/*21622*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21624*/         OPC_EmitConvertToTarget, 2,
/*21626*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:f32 v2f32:v2f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:f32:i1 ?:v2f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*21637*/       /*Scope*/ 36, /*->21674*/
/*21638*/         OPC_CheckChild1Integer, 0, 
/*21640*/         OPC_CheckType, MVT::f32,
/*21642*/         OPC_Scope, 14, /*->21658*/ // 2 children in Scope
/*21644*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21646*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21649*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*21658*/         /*Scope*/ 14, /*->21673*/
/*21659*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21661*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21664*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*21673*/         0, /*End of Scope*/
/*21674*/       /*Scope*/ 36, /*->21711*/
/*21675*/         OPC_CheckChild1Integer, 1, 
/*21677*/         OPC_CheckType, MVT::f32,
/*21679*/         OPC_Scope, 14, /*->21695*/ // 2 children in Scope
/*21681*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21683*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21686*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*21695*/         /*Scope*/ 14, /*->21710*/
/*21696*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21698*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21701*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*21710*/         0, /*End of Scope*/
/*21711*/       /*Scope*/ 18, /*->21730*/
/*21712*/         OPC_CheckChild1Integer, 2, 
/*21714*/         OPC_CheckType, MVT::f32,
/*21716*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21718*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*21721*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v2f32:v2f32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub2:i32)
/*21730*/       /*Scope*/ 36, /*->21767*/
/*21731*/         OPC_RecordChild1, // #1 = $index
/*21732*/         OPC_CheckChild1Type, MVT::i32,
/*21734*/         OPC_CheckType, MVT::f32,
/*21736*/         OPC_Scope, 11, /*->21749*/ // 2 children in Scope
/*21738*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21740*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v2f32:v2f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:f32 ?:v2f32:$vec, ?:i32:$index)
/*21749*/         /*Scope*/ 16, /*->21766*/
/*21750*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21752*/           OPC_EmitInteger, MVT::i32, 0, 
/*21755*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                        2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC:f32:i1 ?:v2f32:$vec, ?:i32:$idx, 0:i32)
/*21766*/         0, /*End of Scope*/
/*21767*/       0, /*End of Scope*/
/*21768*/     /*Scope*/ 95|128,1/*223*/, /*->21993*/
/*21770*/       OPC_CheckChild0Type, MVT::v4f32,
/*21772*/       OPC_Scope, 33, /*->21807*/ // 6 children in Scope
/*21774*/         OPC_MoveChild, 1,
/*21776*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*21779*/         OPC_RecordChild0, // #1 = $idx
/*21780*/         OPC_RecordChild1, // #2 = $off
/*21781*/         OPC_MoveChild, 1,
/*21783*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21786*/         OPC_MoveParent,
/*21787*/         OPC_CheckType, MVT::i32,
/*21789*/         OPC_MoveParent,
/*21790*/         OPC_CheckType, MVT::f32,
/*21792*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21794*/         OPC_EmitConvertToTarget, 2,
/*21796*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:f32 v4f32:v4f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:f32:i1 ?:v4f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*21807*/       /*Scope*/ 36, /*->21844*/
/*21808*/         OPC_CheckChild1Integer, 0, 
/*21810*/         OPC_CheckType, MVT::f32,
/*21812*/         OPC_Scope, 14, /*->21828*/ // 2 children in Scope
/*21814*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21816*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21819*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*21828*/         /*Scope*/ 14, /*->21843*/
/*21829*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21831*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21834*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*21843*/         0, /*End of Scope*/
/*21844*/       /*Scope*/ 36, /*->21881*/
/*21845*/         OPC_CheckChild1Integer, 1, 
/*21847*/         OPC_CheckType, MVT::f32,
/*21849*/         OPC_Scope, 14, /*->21865*/ // 2 children in Scope
/*21851*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21853*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21856*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*21865*/         /*Scope*/ 14, /*->21880*/
/*21866*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21868*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21871*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*21880*/         0, /*End of Scope*/
/*21881*/       /*Scope*/ 36, /*->21918*/
/*21882*/         OPC_CheckChild1Integer, 2, 
/*21884*/         OPC_CheckType, MVT::f32,
/*21886*/         OPC_Scope, 14, /*->21902*/ // 2 children in Scope
/*21888*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21890*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*21893*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*21902*/         /*Scope*/ 14, /*->21917*/
/*21903*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21905*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*21908*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*21917*/         0, /*End of Scope*/
/*21918*/       /*Scope*/ 36, /*->21955*/
/*21919*/         OPC_CheckChild1Integer, 3, 
/*21921*/         OPC_CheckType, MVT::f32,
/*21923*/         OPC_Scope, 14, /*->21939*/ // 2 children in Scope
/*21925*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21927*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*21930*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*21939*/         /*Scope*/ 14, /*->21954*/
/*21940*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21942*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*21945*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*21954*/         0, /*End of Scope*/
/*21955*/       /*Scope*/ 36, /*->21992*/
/*21956*/         OPC_RecordChild1, // #1 = $index
/*21957*/         OPC_CheckChild1Type, MVT::i32,
/*21959*/         OPC_CheckType, MVT::f32,
/*21961*/         OPC_Scope, 11, /*->21974*/ // 2 children in Scope
/*21963*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21965*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v4f32:v4f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:f32 ?:v4f32:$vec, ?:i32:$index)
/*21974*/         /*Scope*/ 16, /*->21991*/
/*21975*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21977*/           OPC_EmitInteger, MVT::i32, 0, 
/*21980*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                        2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC:f32:i1 ?:v4f32:$vec, ?:i32:$idx, 0:i32)
/*21991*/         0, /*End of Scope*/
/*21992*/       0, /*End of Scope*/
/*21993*/     /*Scope*/ 84|128,1/*212*/, /*->22207*/
/*21995*/       OPC_CheckChild0Type, MVT::v8f32,
/*21997*/       OPC_Scope, 33, /*->22032*/ // 10 children in Scope
/*21999*/         OPC_MoveChild, 1,
/*22001*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*22004*/         OPC_RecordChild0, // #1 = $idx
/*22005*/         OPC_RecordChild1, // #2 = $off
/*22006*/         OPC_MoveChild, 1,
/*22008*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22011*/         OPC_MoveParent,
/*22012*/         OPC_CheckType, MVT::i32,
/*22014*/         OPC_MoveParent,
/*22015*/         OPC_CheckType, MVT::f32,
/*22017*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22019*/         OPC_EmitConvertToTarget, 2,
/*22021*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:f32:i1 ?:v8f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*22032*/       /*Scope*/ 18, /*->22051*/
/*22033*/         OPC_CheckChild1Integer, 0, 
/*22035*/         OPC_CheckType, MVT::f32,
/*22037*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22039*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*22042*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub0:i32)
/*22051*/       /*Scope*/ 18, /*->22070*/
/*22052*/         OPC_CheckChild1Integer, 1, 
/*22054*/         OPC_CheckType, MVT::f32,
/*22056*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22058*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*22061*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub1:i32)
/*22070*/       /*Scope*/ 18, /*->22089*/
/*22071*/         OPC_CheckChild1Integer, 2, 
/*22073*/         OPC_CheckType, MVT::f32,
/*22075*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22077*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*22080*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub2:i32)
/*22089*/       /*Scope*/ 18, /*->22108*/
/*22090*/         OPC_CheckChild1Integer, 3, 
/*22092*/         OPC_CheckType, MVT::f32,
/*22094*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22096*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*22099*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub3:i32)
/*22108*/       /*Scope*/ 18, /*->22127*/
/*22109*/         OPC_CheckChild1Integer, 4, 
/*22111*/         OPC_CheckType, MVT::f32,
/*22113*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22115*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*22118*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub4:i32)
/*22127*/       /*Scope*/ 18, /*->22146*/
/*22128*/         OPC_CheckChild1Integer, 5, 
/*22130*/         OPC_CheckType, MVT::f32,
/*22132*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22134*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*22137*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub5:i32)
/*22146*/       /*Scope*/ 18, /*->22165*/
/*22147*/         OPC_CheckChild1Integer, 6, 
/*22149*/         OPC_CheckType, MVT::f32,
/*22151*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22153*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*22156*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub6:i32)
/*22165*/       /*Scope*/ 18, /*->22184*/
/*22166*/         OPC_CheckChild1Integer, 7, 
/*22168*/         OPC_CheckType, MVT::f32,
/*22170*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22172*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*22175*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub7:i32)
/*22184*/       /*Scope*/ 21, /*->22206*/
/*22185*/         OPC_RecordChild1, // #1 = $idx
/*22186*/         OPC_CheckChild1Type, MVT::i32,
/*22188*/         OPC_CheckType, MVT::f32,
/*22190*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22192*/         OPC_EmitInteger, MVT::i32, 0, 
/*22195*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC:f32:i1 ?:v8f32:$vec, ?:i32:$idx, 0:i32)
/*22206*/       0, /*End of Scope*/
/*22207*/     /*Scope*/ 108|128,2/*364*/, /*->22573*/
/*22209*/       OPC_CheckChild0Type, MVT::v16f32,
/*22211*/       OPC_Scope, 33, /*->22246*/ // 18 children in Scope
/*22213*/         OPC_MoveChild, 1,
/*22215*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*22218*/         OPC_RecordChild0, // #1 = $idx
/*22219*/         OPC_RecordChild1, // #2 = $off
/*22220*/         OPC_MoveChild, 1,
/*22222*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22225*/         OPC_MoveParent,
/*22226*/         OPC_CheckType, MVT::i32,
/*22228*/         OPC_MoveParent,
/*22229*/         OPC_CheckType, MVT::f32,
/*22231*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22233*/         OPC_EmitConvertToTarget, 2,
/*22235*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC:f32:i1 ?:v16f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*22246*/       /*Scope*/ 18, /*->22265*/
/*22247*/         OPC_CheckChild1Integer, 0, 
/*22249*/         OPC_CheckType, MVT::f32,
/*22251*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22253*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*22256*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub0:i32)
/*22265*/       /*Scope*/ 18, /*->22284*/
/*22266*/         OPC_CheckChild1Integer, 1, 
/*22268*/         OPC_CheckType, MVT::f32,
/*22270*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22272*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*22275*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub1:i32)
/*22284*/       /*Scope*/ 18, /*->22303*/
/*22285*/         OPC_CheckChild1Integer, 2, 
/*22287*/         OPC_CheckType, MVT::f32,
/*22289*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22291*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*22294*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub2:i32)
/*22303*/       /*Scope*/ 18, /*->22322*/
/*22304*/         OPC_CheckChild1Integer, 3, 
/*22306*/         OPC_CheckType, MVT::f32,
/*22308*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22310*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*22313*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub3:i32)
/*22322*/       /*Scope*/ 18, /*->22341*/
/*22323*/         OPC_CheckChild1Integer, 4, 
/*22325*/         OPC_CheckType, MVT::f32,
/*22327*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22329*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*22332*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub4:i32)
/*22341*/       /*Scope*/ 18, /*->22360*/
/*22342*/         OPC_CheckChild1Integer, 5, 
/*22344*/         OPC_CheckType, MVT::f32,
/*22346*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22348*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*22351*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub5:i32)
/*22360*/       /*Scope*/ 18, /*->22379*/
/*22361*/         OPC_CheckChild1Integer, 6, 
/*22363*/         OPC_CheckType, MVT::f32,
/*22365*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22367*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*22370*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub6:i32)
/*22379*/       /*Scope*/ 18, /*->22398*/
/*22380*/         OPC_CheckChild1Integer, 7, 
/*22382*/         OPC_CheckType, MVT::f32,
/*22384*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22386*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*22389*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub7:i32)
/*22398*/       /*Scope*/ 18, /*->22417*/
/*22399*/         OPC_CheckChild1Integer, 8, 
/*22401*/         OPC_CheckType, MVT::f32,
/*22403*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22405*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*22408*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 8:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub8:i32)
/*22417*/       /*Scope*/ 18, /*->22436*/
/*22418*/         OPC_CheckChild1Integer, 9, 
/*22420*/         OPC_CheckType, MVT::f32,
/*22422*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22424*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*22427*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 9:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub9:i32)
/*22436*/       /*Scope*/ 18, /*->22455*/
/*22437*/         OPC_CheckChild1Integer, 10, 
/*22439*/         OPC_CheckType, MVT::f32,
/*22441*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22443*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*22446*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 10:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub10:i32)
/*22455*/       /*Scope*/ 18, /*->22474*/
/*22456*/         OPC_CheckChild1Integer, 11, 
/*22458*/         OPC_CheckType, MVT::f32,
/*22460*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22462*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*22465*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 11:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub11:i32)
/*22474*/       /*Scope*/ 18, /*->22493*/
/*22475*/         OPC_CheckChild1Integer, 12, 
/*22477*/         OPC_CheckType, MVT::f32,
/*22479*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22481*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*22484*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 12:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub12:i32)
/*22493*/       /*Scope*/ 18, /*->22512*/
/*22494*/         OPC_CheckChild1Integer, 13, 
/*22496*/         OPC_CheckType, MVT::f32,
/*22498*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22500*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*22503*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 13:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub13:i32)
/*22512*/       /*Scope*/ 18, /*->22531*/
/*22513*/         OPC_CheckChild1Integer, 14, 
/*22515*/         OPC_CheckType, MVT::f32,
/*22517*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22519*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*22522*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 14:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub14:i32)
/*22531*/       /*Scope*/ 18, /*->22550*/
/*22532*/         OPC_CheckChild1Integer, 15, 
/*22534*/         OPC_CheckType, MVT::f32,
/*22536*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22538*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*22541*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 15:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub15:i32)
/*22550*/       /*Scope*/ 21, /*->22572*/
/*22551*/         OPC_RecordChild1, // #1 = $idx
/*22552*/         OPC_CheckChild1Type, MVT::i32,
/*22554*/         OPC_CheckType, MVT::f32,
/*22556*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22558*/         OPC_EmitInteger, MVT::i32, 0, 
/*22561*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC:f32:i1 ?:v16f32:$vec, ?:i32:$idx, 0:i32)
/*22572*/       0, /*End of Scope*/
/*22573*/     0, /*End of Scope*/
/*22574*/   /*SwitchOpcode*/ 50, TARGET_VAL(AMDGPUISD::CONST_ADDRESS),// ->22627
/*22577*/     OPC_RecordChild0, // #0 = $src
/*22578*/     OPC_CheckChild0Type, MVT::i32,
/*22580*/     OPC_Scope, 15, /*->22597*/ // 2 children in Scope
/*22582*/       OPC_CheckType, MVT::i32,
/*22584*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*22586*/       OPC_CheckComplexPat, /*CP*/9, /*#*/0, // SelectGlobalValueConstantOffset:$src #1
/*22589*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CONST_COPY), 0|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (CONST_ADDRESS:i32 ADDRGA_CONST_OFFSET:i32:$src) - Complexity = 9
                // Dst: (CONST_COPY:i32 ADDRGA_CONST_OFFSET:i32:$src)
/*22597*/     /*Scope*/ 28, /*->22626*/
/*22598*/       OPC_RecordChild1, // #1 = $BUFFER_ID
/*22599*/       OPC_MoveChild, 1,
/*22601*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22604*/       OPC_CheckType, MVT::i32,
/*22606*/       OPC_MoveParent,
/*22607*/       OPC_CheckType, MVT::v4i32,
/*22609*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*22611*/       OPC_CheckComplexPat, /*CP*/10, /*#*/0, // SelectGlobalValueVariableOffset:$ptr #2 #3
/*22614*/       OPC_EmitConvertToTarget, 1,
/*22616*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_VTX_CONSTBUF), 0|OPFL_Variadic2,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (CONST_ADDRESS:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID) - Complexity = 15
                // Dst: (TEX_VTX_CONSTBUF:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID)
/*22626*/     0, /*End of Scope*/
/*22627*/   /*SwitchOpcode*/ 37|128,28|128,1/*20005*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->42637
/*22632*/     OPC_Scope, 14, /*->22648*/ // 83 children in Scope
/*22634*/       OPC_CheckChild0Integer, 12|128,34/*4364*/, 
/*22637*/       OPC_RecordChild1, // #0 = $src0
/*22638*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22640*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_FLBIT_I32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:i32 4364:iPTR, i32:i32:$src0) - Complexity = 8
                // Dst: (S_FLBIT_I32:i32 i32:i32:$src0)
/*22648*/     /*Scope*/ 40, /*->22689*/
/*22649*/       OPC_CheckChild0Integer, 31|128,35/*4511*/, 
/*22652*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22654*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,15/*4294967295*/, 
/*22661*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,15/*4294967295*/, 
/*22668*/       OPC_EmitInteger, MVT::i32, 0, 
/*22671*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MBCNT_LO_U32_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*22680*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MBCNT_HI_U32_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3, 
                // Src: (intrinsic_wo_chain:i32 4511:iPTR) - Complexity = 8
                // Dst: (V_MBCNT_HI_U32_B32_e64:i32 4294967295:i32, (V_MBCNT_LO_U32_B32_e64:i32 4294967295:i32, 0:i32))
/*22689*/     /*Scope*/ 24, /*->22714*/
/*22690*/       OPC_CheckChild0Integer, 23|128,35/*4503*/, 
/*22693*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*22694*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*22695*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*22698*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*22701*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_PKRTZ_F16_F32_e64), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 4503:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -968
                // Dst: (V_CVT_PKRTZ_F16_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*22714*/     /*Scope*/ 46, /*->22761*/
/*22715*/       OPC_CheckChild0Integer, 76|128,34/*4428*/, 
/*22718*/       OPC_RecordChild1, // #0 = $attr_chan
/*22719*/       OPC_MoveChild, 1,
/*22721*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22724*/       OPC_MoveParent,
/*22725*/       OPC_RecordChild2, // #1 = $attr
/*22726*/       OPC_MoveChild, 2,
/*22728*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22731*/       OPC_MoveParent,
/*22732*/       OPC_RecordChild3, // #2 = $params
/*22733*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22735*/       OPC_EmitInteger, MVT::i32, 2, 
/*22738*/       OPC_EmitConvertToTarget, 0,
/*22740*/       OPC_EmitConvertToTarget, 1,
/*22742*/       OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #6
/*22750*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_INTERP_MOV_F32), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 3, 4, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 4428:iPTR, (imm:i32):$attr_chan, (imm:i32):$attr, i32:i32:$params) - Complexity = 14
                // Dst: (V_INTERP_MOV_F32:f32 2:i32, (imm:i32):$attr_chan, (imm:i32):$attr, (S_MOV_B32:i32 ?:i32:$params))
/*22761*/     /*Scope*/ 92, /*->22854*/
/*22762*/       OPC_CheckChild0Integer, 77|128,34/*4429*/, 
/*22765*/       OPC_RecordChild1, // #0 = $attr_chan
/*22766*/       OPC_MoveChild, 1,
/*22768*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22771*/       OPC_MoveParent,
/*22772*/       OPC_RecordChild2, // #1 = $attr
/*22773*/       OPC_MoveChild, 2,
/*22775*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22778*/       OPC_MoveParent,
/*22779*/       OPC_RecordChild3, // #2 = $params
/*22780*/       OPC_RecordChild4, // #3 = $ij
/*22781*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22783*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*22786*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4,  // Results = #5
/*22795*/       OPC_EmitConvertToTarget, 0,
/*22797*/       OPC_EmitConvertToTarget, 1,
/*22799*/       OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #8
/*22807*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_INTERP_P1_F32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 6, 7, 8,  // Results = #9
/*22818*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*22821*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 10,  // Results = #11
/*22830*/       OPC_EmitConvertToTarget, 0,
/*22832*/       OPC_EmitConvertToTarget, 1,
/*22834*/       OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #14
/*22842*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_INTERP_P2_F32), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 9, 11, 12, 13, 14, 
                // Src: (intrinsic_wo_chain:f32 4429:iPTR, (imm:i32):$attr_chan, (imm:i32):$attr, i32:i32:$params, v2i32:v2i32:$ij) - Complexity = 14
                // Dst: (V_INTERP_P2_F32:f32 (V_INTERP_P1_F32:i32 (EXTRACT_SUBREG:i32 v2i32:v2i32:$ij, sub0:i32), (imm:i32):$attr_chan, (imm:i32):$attr, (S_MOV_B32:i32 ?:i32:$params)), (EXTRACT_SUBREG:i32 ?:v2i32:$ij, sub1:i32), (imm:i32):$attr_chan, (imm:i32):$attr, (S_MOV_B32:i32 ?:i32:$params))
/*22854*/     /*Scope*/ 1|128,1/*129*/, /*->22985*/
/*22856*/       OPC_CheckChild0Integer, 22|128,34/*4374*/, 
/*22859*/       OPC_RecordChild1, // #0 = $src0
/*22860*/       OPC_RecordChild2, // #1 = $src1
/*22861*/       OPC_Scope, 101, /*->22964*/ // 2 children in Scope
/*22863*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*22865*/         OPC_EmitInteger, MVT::i32, 0, 
/*22868*/         OPC_EmitInteger, MVT::i32, 0, 
/*22871*/         OPC_EmitInteger, MVT::i32, 1, 
/*22874*/         OPC_EmitInteger, MVT::i32, 0, 
/*22877*/         OPC_EmitInteger, MVT::i32, 0, 
/*22880*/         OPC_EmitInteger, MVT::i32, 0, 
/*22883*/         OPC_EmitInteger, MVT::i32, 0, 
/*22886*/         OPC_EmitInteger, MVT::i32, 0, 
/*22889*/         OPC_EmitInteger, MVT::i32, 0, 
/*22892*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22904*/         OPC_EmitInteger, MVT::i32, 0, 
/*22907*/         OPC_EmitInteger, MVT::i32, 0, 
/*22910*/         OPC_EmitInteger, MVT::i32, 0, 
/*22913*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22925*/         OPC_EmitInteger, MVT::i32, 1, 
/*22928*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22931*/         OPC_EmitInteger, MVT::i32, 0, 
/*22934*/         OPC_EmitInteger, MVT::i32, 0, 
/*22937*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (intrinsic_wo_chain:f32 4374:iPTR, R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 8
                  // Dst: (MUL:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*22964*/       /*Scope*/ 19, /*->22984*/
/*22965*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*22968*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*22971*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (intrinsic_wo_chain:f32 4374:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -968
                  // Dst: (V_MUL_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*22984*/       0, /*End of Scope*/
/*22985*/     /*Scope*/ 19|128,4/*531*/, /*->23518*/
/*22987*/       OPC_CheckChild0Integer, 10|128,34/*4362*/, 
/*22990*/       OPC_RecordChild1, // #0 = $src0
/*22991*/       OPC_RecordChild2, // #1 = $src1
/*22992*/       OPC_Scope, 38|128,1/*166*/, /*->23161*/ // 4 children in Scope
/*22995*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*22997*/         OPC_EmitInteger, MVT::i32, 0, 
/*23000*/         OPC_EmitInteger, MVT::i32, 0, 
/*23003*/         OPC_EmitInteger, MVT::i32, 1, 
/*23006*/         OPC_EmitInteger, MVT::i32, 0, 
/*23009*/         OPC_EmitInteger, MVT::i32, 0, 
/*23012*/         OPC_EmitInteger, MVT::i32, 0, 
/*23015*/         OPC_EmitInteger, MVT::i32, 0, 
/*23018*/         OPC_EmitInteger, MVT::i32, 0, 
/*23021*/         OPC_EmitInteger, MVT::i32, 0, 
/*23024*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23036*/         OPC_EmitInteger, MVT::i32, 1, 
/*23039*/         OPC_EmitInteger, MVT::i32, 0, 
/*23042*/         OPC_EmitInteger, MVT::i32, 0, 
/*23045*/         OPC_EmitInteger, MVT::i32, 0, 
/*23048*/         OPC_EmitInteger, MVT::i32, 0, 
/*23051*/         OPC_EmitInteger, MVT::i32, 0, 
/*23054*/         OPC_EmitInteger, MVT::i32, 0, 
/*23057*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23069*/         OPC_EmitInteger, MVT::i32, 1, 
/*23072*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23075*/         OPC_EmitInteger, MVT::i32, 0, 
/*23078*/         OPC_EmitInteger, MVT::i32, 0, 
/*23081*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*23101*/         OPC_EmitInteger, MVT::i32, 0, 
/*23104*/         OPC_EmitInteger, MVT::i32, 0, 
/*23107*/         OPC_EmitInteger, MVT::i32, 0, 
/*23110*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23122*/         OPC_EmitInteger, MVT::i32, 1, 
/*23125*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23128*/         OPC_EmitInteger, MVT::i32, 0, 
/*23131*/         OPC_EmitInteger, MVT::i32, 0, 
/*23134*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (intrinsic_wo_chain:f32 4362:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_r600:i32 ?:f32:$src1))
/*23161*/       /*Scope*/ 38|128,1/*166*/, /*->23329*/
/*23163*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*23165*/         OPC_EmitInteger, MVT::i32, 0, 
/*23168*/         OPC_EmitInteger, MVT::i32, 0, 
/*23171*/         OPC_EmitInteger, MVT::i32, 1, 
/*23174*/         OPC_EmitInteger, MVT::i32, 0, 
/*23177*/         OPC_EmitInteger, MVT::i32, 0, 
/*23180*/         OPC_EmitInteger, MVT::i32, 0, 
/*23183*/         OPC_EmitInteger, MVT::i32, 0, 
/*23186*/         OPC_EmitInteger, MVT::i32, 0, 
/*23189*/         OPC_EmitInteger, MVT::i32, 0, 
/*23192*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23204*/         OPC_EmitInteger, MVT::i32, 1, 
/*23207*/         OPC_EmitInteger, MVT::i32, 0, 
/*23210*/         OPC_EmitInteger, MVT::i32, 0, 
/*23213*/         OPC_EmitInteger, MVT::i32, 0, 
/*23216*/         OPC_EmitInteger, MVT::i32, 0, 
/*23219*/         OPC_EmitInteger, MVT::i32, 0, 
/*23222*/         OPC_EmitInteger, MVT::i32, 0, 
/*23225*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23237*/         OPC_EmitInteger, MVT::i32, 1, 
/*23240*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23243*/         OPC_EmitInteger, MVT::i32, 0, 
/*23246*/         OPC_EmitInteger, MVT::i32, 0, 
/*23249*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*23269*/         OPC_EmitInteger, MVT::i32, 0, 
/*23272*/         OPC_EmitInteger, MVT::i32, 0, 
/*23275*/         OPC_EmitInteger, MVT::i32, 0, 
/*23278*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23290*/         OPC_EmitInteger, MVT::i32, 1, 
/*23293*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23296*/         OPC_EmitInteger, MVT::i32, 0, 
/*23299*/         OPC_EmitInteger, MVT::i32, 0, 
/*23302*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (intrinsic_wo_chain:f32 4362:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_eg:i32 ?:f32:$src1))
/*23329*/       /*Scope*/ 38|128,1/*166*/, /*->23497*/
/*23331*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*23333*/         OPC_EmitInteger, MVT::i32, 0, 
/*23336*/         OPC_EmitInteger, MVT::i32, 0, 
/*23339*/         OPC_EmitInteger, MVT::i32, 1, 
/*23342*/         OPC_EmitInteger, MVT::i32, 0, 
/*23345*/         OPC_EmitInteger, MVT::i32, 0, 
/*23348*/         OPC_EmitInteger, MVT::i32, 0, 
/*23351*/         OPC_EmitInteger, MVT::i32, 0, 
/*23354*/         OPC_EmitInteger, MVT::i32, 0, 
/*23357*/         OPC_EmitInteger, MVT::i32, 0, 
/*23360*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23372*/         OPC_EmitInteger, MVT::i32, 1, 
/*23375*/         OPC_EmitInteger, MVT::i32, 0, 
/*23378*/         OPC_EmitInteger, MVT::i32, 0, 
/*23381*/         OPC_EmitInteger, MVT::i32, 0, 
/*23384*/         OPC_EmitInteger, MVT::i32, 0, 
/*23387*/         OPC_EmitInteger, MVT::i32, 0, 
/*23390*/         OPC_EmitInteger, MVT::i32, 0, 
/*23393*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23405*/         OPC_EmitInteger, MVT::i32, 1, 
/*23408*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23411*/         OPC_EmitInteger, MVT::i32, 0, 
/*23414*/         OPC_EmitInteger, MVT::i32, 0, 
/*23417*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*23437*/         OPC_EmitInteger, MVT::i32, 0, 
/*23440*/         OPC_EmitInteger, MVT::i32, 0, 
/*23443*/         OPC_EmitInteger, MVT::i32, 0, 
/*23446*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23458*/         OPC_EmitInteger, MVT::i32, 1, 
/*23461*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23464*/         OPC_EmitInteger, MVT::i32, 0, 
/*23467*/         OPC_EmitInteger, MVT::i32, 0, 
/*23470*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (intrinsic_wo_chain:f32 4362:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_cm:i32 ?:f32:$src1))
/*23497*/       /*Scope*/ 19, /*->23517*/
/*23498*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23500*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_RCP_LEGACY_F32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*23508*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e32), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (intrinsic_wo_chain:f32 4362:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (V_MUL_LEGACY_F32_e32:f32 ?:f32:$src0, (V_RCP_LEGACY_F32_e32:i32 ?:f32:$src1))
/*23517*/       0, /*End of Scope*/
/*23518*/     /*Scope*/ 46, /*->23565*/
/*23519*/       OPC_CheckChild0Integer, 2|128,34/*4354*/, 
/*23522*/       OPC_RecordChild1, // #0 = $src0
/*23523*/       OPC_RecordChild2, // #1 = $src1
/*23524*/       OPC_RecordChild3, // #2 = $src2
/*23525*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23527*/       OPC_EmitInteger, MVT::i32, 0, 
/*23530*/       OPC_EmitInteger, MVT::i32, 0, 
/*23533*/       OPC_EmitInteger, MVT::i32, 0, 
/*23536*/       OPC_EmitInteger, MVT::i1, 0, 
/*23539*/       OPC_EmitInteger, MVT::i32, 0, 
/*23542*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                    1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 4, 5, 0, 6, 7,  // Results = #8
/*23555*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 1, 8, 
                // Src: (intrinsic_wo_chain:f32 4354:iPTR, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 8
                // Dst: (V_CNDMASK_B32_e64:f32 ?:f32:$src2, ?:f32:$src1, (V_CMP_GT_F32_e64:i1 0:i32, 0:i32, 0:i32, ?:f32:$src0, 0:i1, 0:i32))
/*23565*/     /*Scope*/ 34|128,5/*674*/, /*->24241*/
/*23567*/       OPC_CheckChild0Integer, 33|128,35/*4513*/, 
/*23570*/       OPC_RecordChild1, // #0 = $src_x
/*23571*/       OPC_RecordChild2, // #1 = $src_y
/*23572*/       OPC_RecordChild3, // #2 = $src_w
/*23573*/       OPC_Scope, 75|128,2/*331*/, /*->23907*/ // 2 children in Scope
/*23576*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*23578*/         OPC_EmitInteger, MVT::i32, 1, 
/*23581*/         OPC_EmitInteger, MVT::i32, 0, 
/*23584*/         OPC_EmitInteger, MVT::i32, 0, 
/*23587*/         OPC_EmitInteger, MVT::i32, 0, 
/*23590*/         OPC_EmitInteger, MVT::i32, 0, 
/*23593*/         OPC_EmitInteger, MVT::i32, 0, 
/*23596*/         OPC_EmitInteger, MVT::i32, 1, 
/*23599*/         OPC_EmitInteger, MVT::i32, 0, 
/*23602*/         OPC_EmitInteger, MVT::i32, 0, 
/*23605*/         OPC_EmitInteger, MVT::i32, 0, 
/*23608*/         OPC_EmitInteger, MVT::i32, 0, 
/*23611*/         OPC_EmitInteger, MVT::i32, 0, 
/*23614*/         OPC_EmitInteger, MVT::i32, 1, 
/*23617*/         OPC_EmitInteger, MVT::i32, 0, 
/*23620*/         OPC_EmitInteger, MVT::i32, 0, 
/*23623*/         OPC_EmitInteger, MVT::i32, 0, 
/*23626*/         OPC_EmitInteger, MVT::i32, 0, 
/*23629*/         OPC_EmitInteger, MVT::i32, 0, 
/*23632*/         OPC_EmitInteger, MVT::i32, 0, 
/*23635*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23647*/         OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*23650*/         OPC_EmitInteger, MVT::i32, 0, 
/*23653*/         OPC_EmitInteger, MVT::i32, 0, 
/*23656*/         OPC_EmitInteger, MVT::i32, 0, 
/*23659*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23671*/         OPC_EmitInteger, MVT::i32, 1, 
/*23674*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23677*/         OPC_EmitInteger, MVT::i32, 0, 
/*23680*/         OPC_EmitInteger, MVT::i32, 0, 
/*23683*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MAX), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 13, 14, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31,  // Results = #32
/*23710*/         OPC_EmitInteger, MVT::i32, 0, 
/*23713*/         OPC_EmitInteger, MVT::i32, 0, 
/*23716*/         OPC_EmitInteger, MVT::i32, 0, 
/*23719*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23731*/         OPC_EmitInteger, MVT::i32, 1, 
/*23734*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23737*/         OPC_EmitInteger, MVT::i32, 0, 
/*23740*/         OPC_EmitInteger, MVT::i32, 0, 
/*23743*/         OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_CLAMPED_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 9, 10, 11, 12, 32, 33, 34, 35, 36, 37, 38, 39, 40,  // Results = #41
/*23763*/         OPC_EmitInteger, MVT::i32, 0, 
/*23766*/         OPC_EmitInteger, MVT::i32, 0, 
/*23769*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23781*/         OPC_EmitInteger, MVT::i32, 0, 
/*23784*/         OPC_EmitInteger, MVT::i32, 0, 
/*23787*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23799*/         OPC_EmitInteger, MVT::i32, 0, 
/*23802*/         OPC_EmitInteger, MVT::i32, 0, 
/*23805*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23817*/         OPC_EmitInteger, MVT::i32, 1, 
/*23820*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23823*/         OPC_EmitInteger, MVT::i32, 0, 
/*23826*/         OPC_EmitInteger, MVT::i32, 0, 
/*23829*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MUL_LIT_r600), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 7, 8, 41, 42, 43, 44, 2, 45, 46, 47, 0, 48, 49, 50, 51, 52, 53, 54,  // Results = #55
/*23854*/         OPC_EmitInteger, MVT::i32, 0, 
/*23857*/         OPC_EmitInteger, MVT::i32, 0, 
/*23860*/         OPC_EmitInteger, MVT::i32, 0, 
/*23863*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23875*/         OPC_EmitInteger, MVT::i32, 1, 
/*23878*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23881*/         OPC_EmitInteger, MVT::i32, 0, 
/*23884*/         OPC_EmitInteger, MVT::i32, 0, 
/*23887*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 3, 4, 5, 6, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
                  // Src: (intrinsic_wo_chain:f32 4513:iPTR, f32:f32:$src_x, f32:f32:$src_y, f32:f32:$src_w) - Complexity = 8
                  // Dst: (EXP_IEEE_r600:f32 (MUL_LIT_r600:i32 (LOG_CLAMPED_r600:i32 (MAX:i32 ?:f32:$src_y, ZERO:f32)), ?:f32:$src_w, ?:f32:$src_x))
/*23907*/       /*Scope*/ 75|128,2/*331*/, /*->24240*/
/*23909*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*23911*/         OPC_EmitInteger, MVT::i32, 1, 
/*23914*/         OPC_EmitInteger, MVT::i32, 0, 
/*23917*/         OPC_EmitInteger, MVT::i32, 0, 
/*23920*/         OPC_EmitInteger, MVT::i32, 0, 
/*23923*/         OPC_EmitInteger, MVT::i32, 0, 
/*23926*/         OPC_EmitInteger, MVT::i32, 0, 
/*23929*/         OPC_EmitInteger, MVT::i32, 1, 
/*23932*/         OPC_EmitInteger, MVT::i32, 0, 
/*23935*/         OPC_EmitInteger, MVT::i32, 0, 
/*23938*/         OPC_EmitInteger, MVT::i32, 0, 
/*23941*/         OPC_EmitInteger, MVT::i32, 0, 
/*23944*/         OPC_EmitInteger, MVT::i32, 0, 
/*23947*/         OPC_EmitInteger, MVT::i32, 1, 
/*23950*/         OPC_EmitInteger, MVT::i32, 0, 
/*23953*/         OPC_EmitInteger, MVT::i32, 0, 
/*23956*/         OPC_EmitInteger, MVT::i32, 0, 
/*23959*/         OPC_EmitInteger, MVT::i32, 0, 
/*23962*/         OPC_EmitInteger, MVT::i32, 0, 
/*23965*/         OPC_EmitInteger, MVT::i32, 0, 
/*23968*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23980*/         OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*23983*/         OPC_EmitInteger, MVT::i32, 0, 
/*23986*/         OPC_EmitInteger, MVT::i32, 0, 
/*23989*/         OPC_EmitInteger, MVT::i32, 0, 
/*23992*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*24004*/         OPC_EmitInteger, MVT::i32, 1, 
/*24007*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*24010*/         OPC_EmitInteger, MVT::i32, 0, 
/*24013*/         OPC_EmitInteger, MVT::i32, 0, 
/*24016*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MAX), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 13, 14, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31,  // Results = #32
/*24043*/         OPC_EmitInteger, MVT::i32, 0, 
/*24046*/         OPC_EmitInteger, MVT::i32, 0, 
/*24049*/         OPC_EmitInteger, MVT::i32, 0, 
/*24052*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*24064*/         OPC_EmitInteger, MVT::i32, 1, 
/*24067*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*24070*/         OPC_EmitInteger, MVT::i32, 0, 
/*24073*/         OPC_EmitInteger, MVT::i32, 0, 
/*24076*/         OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_CLAMPED_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 9, 10, 11, 12, 32, 33, 34, 35, 36, 37, 38, 39, 40,  // Results = #41
/*24096*/         OPC_EmitInteger, MVT::i32, 0, 
/*24099*/         OPC_EmitInteger, MVT::i32, 0, 
/*24102*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*24114*/         OPC_EmitInteger, MVT::i32, 0, 
/*24117*/         OPC_EmitInteger, MVT::i32, 0, 
/*24120*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*24132*/         OPC_EmitInteger, MVT::i32, 0, 
/*24135*/         OPC_EmitInteger, MVT::i32, 0, 
/*24138*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*24150*/         OPC_EmitInteger, MVT::i32, 1, 
/*24153*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*24156*/         OPC_EmitInteger, MVT::i32, 0, 
/*24159*/         OPC_EmitInteger, MVT::i32, 0, 
/*24162*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MUL_LIT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 7, 8, 41, 42, 43, 44, 2, 45, 46, 47, 0, 48, 49, 50, 51, 52, 53, 54,  // Results = #55
/*24187*/         OPC_EmitInteger, MVT::i32, 0, 
/*24190*/         OPC_EmitInteger, MVT::i32, 0, 
/*24193*/         OPC_EmitInteger, MVT::i32, 0, 
/*24196*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*24208*/         OPC_EmitInteger, MVT::i32, 1, 
/*24211*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*24214*/         OPC_EmitInteger, MVT::i32, 0, 
/*24217*/         OPC_EmitInteger, MVT::i32, 0, 
/*24220*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 3, 4, 5, 6, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
                  // Src: (intrinsic_wo_chain:f32 4513:iPTR, f32:f32:$src_x, f32:f32:$src_y, f32:f32:$src_w) - Complexity = 8
                  // Dst: (EXP_IEEE_eg:f32 (MUL_LIT_eg:i32 (LOG_CLAMPED_eg:i32 (MAX:i32 ?:f32:$src_y, ZERO:f32)), ?:f32:$src_w, ?:f32:$src_x))
/*24240*/       0, /*End of Scope*/
/*24241*/     /*Scope*/ 18|128,3/*402*/, /*->24645*/
/*24243*/       OPC_CheckChild0Integer, 20|128,35/*4500*/, 
/*24246*/       OPC_RecordChild1, // #0 = $addr
/*24247*/       OPC_Scope, 68|128,1/*196*/, /*->24446*/ // 2 children in Scope
/*24250*/         OPC_CheckChild1Type, MVT::v2i32,
/*24252*/         OPC_RecordChild2, // #1 = $rsrc
/*24253*/         OPC_MoveChild, 3,
/*24255*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24258*/         OPC_Scope, 46, /*->24306*/ // 4 children in Scope
/*24260*/           OPC_CheckPredicate, 92, // Predicate_TEX_ARRAY
/*24262*/           OPC_MoveParent,
/*24263*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24265*/           OPC_EmitInteger, MVT::i32, 15, 
/*24268*/           OPC_EmitInteger, MVT::i1, 0, 
/*24271*/           OPC_EmitInteger, MVT::i1, 0, 
/*24274*/           OPC_EmitInteger, MVT::i1, 1, 
/*24277*/           OPC_EmitInteger, MVT::i1, 0, 
/*24280*/           OPC_EmitInteger, MVT::i1, 0, 
/*24283*/           OPC_EmitInteger, MVT::i1, 0, 
/*24286*/           OPC_EmitInteger, MVT::i1, 0, 
/*24289*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4500:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_MIP_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*24306*/         /*Scope*/ 46, /*->24353*/
/*24307*/           OPC_CheckPredicate, 93, // Predicate_TEX_MSAA
/*24309*/           OPC_MoveParent,
/*24310*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24312*/           OPC_EmitInteger, MVT::i32, 15, 
/*24315*/           OPC_EmitInteger, MVT::i1, 0, 
/*24318*/           OPC_EmitInteger, MVT::i1, 0, 
/*24321*/           OPC_EmitInteger, MVT::i1, 0, 
/*24324*/           OPC_EmitInteger, MVT::i1, 0, 
/*24327*/           OPC_EmitInteger, MVT::i1, 0, 
/*24330*/           OPC_EmitInteger, MVT::i1, 0, 
/*24333*/           OPC_EmitInteger, MVT::i1, 0, 
/*24336*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4500:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*24353*/         /*Scope*/ 46, /*->24400*/
/*24354*/           OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY_MSAA
/*24356*/           OPC_MoveParent,
/*24357*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24359*/           OPC_EmitInteger, MVT::i32, 15, 
/*24362*/           OPC_EmitInteger, MVT::i1, 0, 
/*24365*/           OPC_EmitInteger, MVT::i1, 0, 
/*24368*/           OPC_EmitInteger, MVT::i1, 1, 
/*24371*/           OPC_EmitInteger, MVT::i1, 0, 
/*24374*/           OPC_EmitInteger, MVT::i1, 0, 
/*24377*/           OPC_EmitInteger, MVT::i1, 0, 
/*24380*/           OPC_EmitInteger, MVT::i1, 0, 
/*24383*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4500:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*24400*/         /*Scope*/ 44, /*->24445*/
/*24401*/           OPC_MoveParent,
/*24402*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24404*/           OPC_EmitInteger, MVT::i32, 15, 
/*24407*/           OPC_EmitInteger, MVT::i1, 0, 
/*24410*/           OPC_EmitInteger, MVT::i1, 0, 
/*24413*/           OPC_EmitInteger, MVT::i1, 0, 
/*24416*/           OPC_EmitInteger, MVT::i1, 0, 
/*24419*/           OPC_EmitInteger, MVT::i1, 0, 
/*24422*/           OPC_EmitInteger, MVT::i1, 0, 
/*24425*/           OPC_EmitInteger, MVT::i1, 0, 
/*24428*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4500:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)) - Complexity = 11
                    // Dst: (IMAGE_LOAD_MIP_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*24445*/         0, /*End of Scope*/
/*24446*/       /*Scope*/ 68|128,1/*196*/, /*->24644*/
/*24448*/         OPC_CheckChild1Type, MVT::v4i32,
/*24450*/         OPC_RecordChild2, // #1 = $rsrc
/*24451*/         OPC_MoveChild, 3,
/*24453*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24456*/         OPC_Scope, 46, /*->24504*/ // 4 children in Scope
/*24458*/           OPC_CheckPredicate, 92, // Predicate_TEX_ARRAY
/*24460*/           OPC_MoveParent,
/*24461*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24463*/           OPC_EmitInteger, MVT::i32, 15, 
/*24466*/           OPC_EmitInteger, MVT::i1, 0, 
/*24469*/           OPC_EmitInteger, MVT::i1, 0, 
/*24472*/           OPC_EmitInteger, MVT::i1, 1, 
/*24475*/           OPC_EmitInteger, MVT::i1, 0, 
/*24478*/           OPC_EmitInteger, MVT::i1, 0, 
/*24481*/           OPC_EmitInteger, MVT::i1, 0, 
/*24484*/           OPC_EmitInteger, MVT::i1, 0, 
/*24487*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4500:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_MIP_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*24504*/         /*Scope*/ 46, /*->24551*/
/*24505*/           OPC_CheckPredicate, 93, // Predicate_TEX_MSAA
/*24507*/           OPC_MoveParent,
/*24508*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24510*/           OPC_EmitInteger, MVT::i32, 15, 
/*24513*/           OPC_EmitInteger, MVT::i1, 0, 
/*24516*/           OPC_EmitInteger, MVT::i1, 0, 
/*24519*/           OPC_EmitInteger, MVT::i1, 0, 
/*24522*/           OPC_EmitInteger, MVT::i1, 0, 
/*24525*/           OPC_EmitInteger, MVT::i1, 0, 
/*24528*/           OPC_EmitInteger, MVT::i1, 0, 
/*24531*/           OPC_EmitInteger, MVT::i1, 0, 
/*24534*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4500:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*24551*/         /*Scope*/ 46, /*->24598*/
/*24552*/           OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY_MSAA
/*24554*/           OPC_MoveParent,
/*24555*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24557*/           OPC_EmitInteger, MVT::i32, 15, 
/*24560*/           OPC_EmitInteger, MVT::i1, 0, 
/*24563*/           OPC_EmitInteger, MVT::i1, 0, 
/*24566*/           OPC_EmitInteger, MVT::i1, 1, 
/*24569*/           OPC_EmitInteger, MVT::i1, 0, 
/*24572*/           OPC_EmitInteger, MVT::i1, 0, 
/*24575*/           OPC_EmitInteger, MVT::i1, 0, 
/*24578*/           OPC_EmitInteger, MVT::i1, 0, 
/*24581*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4500:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*24598*/         /*Scope*/ 44, /*->24643*/
/*24599*/           OPC_MoveParent,
/*24600*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24602*/           OPC_EmitInteger, MVT::i32, 15, 
/*24605*/           OPC_EmitInteger, MVT::i1, 0, 
/*24608*/           OPC_EmitInteger, MVT::i1, 0, 
/*24611*/           OPC_EmitInteger, MVT::i1, 0, 
/*24614*/           OPC_EmitInteger, MVT::i1, 0, 
/*24617*/           OPC_EmitInteger, MVT::i1, 0, 
/*24620*/           OPC_EmitInteger, MVT::i1, 0, 
/*24623*/           OPC_EmitInteger, MVT::i1, 0, 
/*24626*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 4500:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)) - Complexity = 11
                    // Dst: (IMAGE_LOAD_MIP_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*24643*/         0, /*End of Scope*/
/*24644*/       0, /*End of Scope*/
/*24645*/     /*Scope*/ 47|128,1/*175*/, /*->24822*/
/*24647*/       OPC_CheckChild0Integer, 24|128,35/*4504*/, 
/*24650*/       OPC_RecordChild1, // #0 = $mipid
/*24651*/       OPC_RecordChild2, // #1 = $rsrc
/*24652*/       OPC_MoveChild, 3,
/*24654*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24657*/       OPC_Scope, 54, /*->24713*/ // 3 children in Scope
/*24659*/         OPC_CheckPredicate, 92, // Predicate_TEX_ARRAY
/*24661*/         OPC_MoveParent,
/*24662*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24664*/         OPC_EmitInteger, MVT::i32, 15, 
/*24667*/         OPC_EmitInteger, MVT::i1, 0, 
/*24670*/         OPC_EmitInteger, MVT::i1, 0, 
/*24673*/         OPC_EmitInteger, MVT::i1, 1, 
/*24676*/         OPC_EmitInteger, MVT::i1, 0, 
/*24679*/         OPC_EmitInteger, MVT::i1, 0, 
/*24682*/         OPC_EmitInteger, MVT::i1, 0, 
/*24685*/         OPC_EmitInteger, MVT::i1, 0, 
/*24688*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #10
/*24696*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                      1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 1, 
                  // Src: (intrinsic_wo_chain:v4i32 4504:iPTR, i32:i32:$mipid, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 12
                  // Dst: (IMAGE_GET_RESINFO_V4_V1:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, (V_MOV_B32_e32:i32 ?:i32:$mipid), ?:v32i8:$rsrc)
/*24713*/       /*Scope*/ 54, /*->24768*/
/*24714*/         OPC_CheckPredicate, 94, // Predicate_TEX_ARRAY_MSAA
/*24716*/         OPC_MoveParent,
/*24717*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24719*/         OPC_EmitInteger, MVT::i32, 15, 
/*24722*/         OPC_EmitInteger, MVT::i1, 0, 
/*24725*/         OPC_EmitInteger, MVT::i1, 0, 
/*24728*/         OPC_EmitInteger, MVT::i1, 1, 
/*24731*/         OPC_EmitInteger, MVT::i1, 0, 
/*24734*/         OPC_EmitInteger, MVT::i1, 0, 
/*24737*/         OPC_EmitInteger, MVT::i1, 0, 
/*24740*/         OPC_EmitInteger, MVT::i1, 0, 
/*24743*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #10
/*24751*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                      1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 1, 
                  // Src: (intrinsic_wo_chain:v4i32 4504:iPTR, i32:i32:$mipid, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY_MSAA>>) - Complexity = 12
                  // Dst: (IMAGE_GET_RESINFO_V4_V1:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, (V_MOV_B32_e32:i32 ?:i32:$mipid), ?:v32i8:$rsrc)
/*24768*/       /*Scope*/ 52, /*->24821*/
/*24769*/         OPC_MoveParent,
/*24770*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24772*/         OPC_EmitInteger, MVT::i32, 15, 
/*24775*/         OPC_EmitInteger, MVT::i1, 0, 
/*24778*/         OPC_EmitInteger, MVT::i1, 0, 
/*24781*/         OPC_EmitInteger, MVT::i1, 0, 
/*24784*/         OPC_EmitInteger, MVT::i1, 0, 
/*24787*/         OPC_EmitInteger, MVT::i1, 0, 
/*24790*/         OPC_EmitInteger, MVT::i1, 0, 
/*24793*/         OPC_EmitInteger, MVT::i1, 0, 
/*24796*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #10
/*24804*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                      1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 1, 
                  // Src: (intrinsic_wo_chain:v4i32 4504:iPTR, i32:i32:$mipid, v32i8:v32i8:$rsrc, (imm:i32)) - Complexity = 11
                  // Dst: (IMAGE_GET_RESINFO_V4_V1:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, (V_MOV_B32_e32:i32 ?:i32:$mipid), ?:v32i8:$rsrc)
/*24821*/       0, /*End of Scope*/
/*24822*/     /*Scope*/ 28, /*->24851*/
/*24823*/       OPC_CheckChild0Integer, 56|128,34/*4408*/, 
/*24826*/       OPC_RecordChild1, // #0 = $ptr
/*24827*/       OPC_RecordChild2, // #1 = $BUFFER_ID
/*24828*/       OPC_MoveChild, 2,
/*24830*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24833*/       OPC_MoveParent,
/*24834*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*24836*/       OPC_CheckComplexPat, /*CP*/10, /*#*/0, // SelectGlobalValueVariableOffset:$ptr #2 #3
/*24839*/       OPC_EmitConvertToTarget, 1,
/*24841*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_VTX_TEXBUF), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 4408:iPTR, ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID) - Complexity = 20
                // Dst: (TEX_VTX_TEXBUF:v4f32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID)
/*24851*/     /*Scope*/ 76, /*->24928*/
/*24852*/       OPC_CheckChild0Integer, 35|128,34/*4387*/, 
/*24855*/       OPC_RecordChild1, // #0 = $src0
/*24856*/       OPC_RecordChild2, // #1 = $src1
/*24857*/       OPC_RecordChild3, // #2 = $src2
/*24858*/       OPC_RecordChild4, // #3 = $resourceId
/*24859*/       OPC_MoveChild, 4,
/*24861*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24864*/       OPC_MoveParent,
/*24865*/       OPC_RecordChild5, // #4 = $samplerId
/*24866*/       OPC_MoveChild, 5,
/*24868*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24871*/       OPC_MoveParent,
/*24872*/       OPC_RecordChild6, // #5 = $textureTarget
/*24873*/       OPC_MoveChild, 6,
/*24875*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24878*/       OPC_Scope, 24, /*->24904*/ // 2 children in Scope
/*24880*/         OPC_CheckPredicate, 95, // Predicate_TEX_SHADOW
/*24882*/         OPC_MoveParent,
/*24883*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*24885*/         OPC_EmitConvertToTarget, 3,
/*24887*/         OPC_EmitConvertToTarget, 4,
/*24889*/         OPC_EmitConvertToTarget, 5,
/*24891*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TXD_SHADOW), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 6, 7, 8, 
                  // Src: (intrinsic_wo_chain:v4f32 4387:iPTR, v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32)<<P:Predicate_TEX_SHADOW>>:$textureTarget) - Complexity = 18
                  // Dst: (TXD_SHADOW:v4f32 v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32):$textureTarget)
/*24904*/       /*Scope*/ 22, /*->24927*/
/*24905*/         OPC_MoveParent,
/*24906*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*24908*/         OPC_EmitConvertToTarget, 3,
/*24910*/         OPC_EmitConvertToTarget, 4,
/*24912*/         OPC_EmitConvertToTarget, 5,
/*24914*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TXD), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 6, 7, 8, 
                  // Src: (intrinsic_wo_chain:v4f32 4387:iPTR, v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32):$textureTarget) - Complexity = 17
                  // Dst: (TXD:v4f32 v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32):$textureTarget)
/*24927*/       0, /*End of Scope*/
/*24928*/     /*Scope*/ 20, /*->24949*/
/*24929*/       OPC_CheckChild0Integer, 50|128,34/*4402*/, 
/*24932*/       OPC_RecordChild1, // #0 = $src0
/*24933*/       OPC_MoveChild, 1,
/*24935*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24938*/       OPC_MoveParent,
/*24939*/       OPC_EmitConvertToTarget, 0,
/*24941*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::INTERP_VEC_LOAD), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 1, 
                // Src: (intrinsic_wo_chain:v4f32 4402:iPTR, (imm:i32):$src0) - Complexity = 11
                // Dst: (INTERP_VEC_LOAD:v4f32 (imm:i32):$src0)
/*24949*/     /*Scope*/ 71|128,2/*327*/, /*->25278*/
/*24951*/       OPC_CheckChild0Integer, 3|128,34/*4355*/, 
/*24954*/       OPC_RecordChild1, // #0 = $src0
/*24955*/       OPC_Scope, 10, /*->24967*/ // 3 children in Scope
/*24957*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*24959*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CUBE_r600_pseudo), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 4355:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_r600_pseudo:v4f32 v4f32:v4f32:$src0)
/*24967*/       /*Scope*/ 10, /*->24978*/
/*24968*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*24970*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CUBE_eg_pseudo), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 4355:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_eg_pseudo:v4f32 v4f32:v4f32:$src0)
/*24978*/       /*Scope*/ 41|128,2/*297*/, /*->25277*/
/*24980*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24982*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_128RegClassID,
/*24985*/         OPC_EmitInteger, MVT::i32, 0, 
/*24988*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*24991*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*25000*/         OPC_EmitInteger, MVT::i32, 0, 
/*25003*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*25006*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 6,  // Results = #7
/*25015*/         OPC_EmitInteger, MVT::i32, 0, 
/*25018*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*25021*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 9,  // Results = #10
/*25030*/         OPC_EmitInteger, MVT::i1, 0, 
/*25033*/         OPC_EmitInteger, MVT::i32, 0, 
/*25036*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBETC_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 2, 4, 5, 7, 8, 10, 11, 12,  // Results = #13
/*25051*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*25054*/         OPC_EmitInteger, MVT::i32, 0, 
/*25057*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*25060*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 16,  // Results = #17
/*25069*/         OPC_EmitInteger, MVT::i32, 0, 
/*25072*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*25075*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 19,  // Results = #20
/*25084*/         OPC_EmitInteger, MVT::i32, 0, 
/*25087*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*25090*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 22,  // Results = #23
/*25099*/         OPC_EmitInteger, MVT::i1, 0, 
/*25102*/         OPC_EmitInteger, MVT::i32, 0, 
/*25105*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBESC_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 15, 17, 18, 20, 21, 23, 24, 25,  // Results = #26
/*25120*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*25123*/         OPC_EmitInteger, MVT::i32, 0, 
/*25126*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*25129*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 29,  // Results = #30
/*25138*/         OPC_EmitInteger, MVT::i32, 0, 
/*25141*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*25144*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 32,  // Results = #33
/*25153*/         OPC_EmitInteger, MVT::i32, 0, 
/*25156*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*25159*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 35,  // Results = #36
/*25168*/         OPC_EmitInteger, MVT::i1, 0, 
/*25171*/         OPC_EmitInteger, MVT::i32, 0, 
/*25174*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBEMA_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 28, 30, 31, 33, 34, 36, 37, 38,  // Results = #39
/*25189*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*25192*/         OPC_EmitInteger, MVT::i32, 0, 
/*25195*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*25198*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 42,  // Results = #43
/*25207*/         OPC_EmitInteger, MVT::i32, 0, 
/*25210*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*25213*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 45,  // Results = #46
/*25222*/         OPC_EmitInteger, MVT::i32, 0, 
/*25225*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*25228*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 48,  // Results = #49
/*25237*/         OPC_EmitInteger, MVT::i1, 0, 
/*25240*/         OPC_EmitInteger, MVT::i32, 0, 
/*25243*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBEID_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 41, 43, 44, 46, 47, 49, 50, 51,  // Results = #52
/*25258*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*25261*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::v4f32, 9/*#Ops*/, 1, 13, 14, 26, 27, 39, 40, 52, 53, 
                  // Src: (intrinsic_wo_chain:v4f32 4355:iPTR, v4f32:v4f32:$src) - Complexity = 8
                  // Dst: (REG_SEQUENCE:v4f32 VReg_128:i32, (V_CUBETC_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub0:i32, (V_CUBESC_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub1:i32, (V_CUBEMA_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub2:i32, (V_CUBEID_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub3:i32)
/*25277*/       0, /*End of Scope*/
/*25278*/     /*Scope*/ 95|128,2/*351*/, /*->25631*/
/*25280*/       OPC_CheckChild0Integer, 108|128,34/*4460*/, 
/*25283*/       OPC_RecordChild1, // #0 = $addr
/*25284*/       OPC_Scope, 68, /*->25354*/ // 5 children in Scope
/*25286*/         OPC_CheckChild1Type, MVT::i32,
/*25288*/         OPC_RecordChild2, // #1 = $rsrc
/*25289*/         OPC_RecordChild3, // #2 = $sampler
/*25290*/         OPC_RecordChild4, // #3 = $dmask
/*25291*/         OPC_RecordChild5, // #4 = $unorm
/*25292*/         OPC_RecordChild6, // #5 = $r128
/*25293*/         OPC_RecordChild7, // #6 = $da
/*25294*/         OPC_MoveChild, 8,
/*25296*/         OPC_RecordNode, // #7 = $glc
/*25297*/         OPC_MoveParent,
/*25298*/         OPC_MoveChild, 9,
/*25300*/         OPC_RecordNode, // #8 = $slc
/*25301*/         OPC_MoveParent,
/*25302*/         OPC_MoveChild, 10,
/*25304*/         OPC_RecordNode, // #9 = $tfe
/*25305*/         OPC_MoveParent,
/*25306*/         OPC_MoveChild, 11,
/*25308*/         OPC_RecordNode, // #10 = $lwe
/*25309*/         OPC_MoveParent,
/*25310*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25312*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25315*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25318*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25321*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25324*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25327*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25330*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25333*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25336*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4460:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25354*/       /*Scope*/ 68, /*->25423*/
/*25355*/         OPC_CheckChild1Type, MVT::v2i32,
/*25357*/         OPC_RecordChild2, // #1 = $rsrc
/*25358*/         OPC_RecordChild3, // #2 = $sampler
/*25359*/         OPC_RecordChild4, // #3 = $dmask
/*25360*/         OPC_RecordChild5, // #4 = $unorm
/*25361*/         OPC_RecordChild6, // #5 = $r128
/*25362*/         OPC_RecordChild7, // #6 = $da
/*25363*/         OPC_MoveChild, 8,
/*25365*/         OPC_RecordNode, // #7 = $glc
/*25366*/         OPC_MoveParent,
/*25367*/         OPC_MoveChild, 9,
/*25369*/         OPC_RecordNode, // #8 = $slc
/*25370*/         OPC_MoveParent,
/*25371*/         OPC_MoveChild, 10,
/*25373*/         OPC_RecordNode, // #9 = $tfe
/*25374*/         OPC_MoveParent,
/*25375*/         OPC_MoveChild, 11,
/*25377*/         OPC_RecordNode, // #10 = $lwe
/*25378*/         OPC_MoveParent,
/*25379*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25381*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25384*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25387*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25390*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25393*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25396*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25399*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25402*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25405*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4460:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25423*/       /*Scope*/ 68, /*->25492*/
/*25424*/         OPC_CheckChild1Type, MVT::v4i32,
/*25426*/         OPC_RecordChild2, // #1 = $rsrc
/*25427*/         OPC_RecordChild3, // #2 = $sampler
/*25428*/         OPC_RecordChild4, // #3 = $dmask
/*25429*/         OPC_RecordChild5, // #4 = $unorm
/*25430*/         OPC_RecordChild6, // #5 = $r128
/*25431*/         OPC_RecordChild7, // #6 = $da
/*25432*/         OPC_MoveChild, 8,
/*25434*/         OPC_RecordNode, // #7 = $glc
/*25435*/         OPC_MoveParent,
/*25436*/         OPC_MoveChild, 9,
/*25438*/         OPC_RecordNode, // #8 = $slc
/*25439*/         OPC_MoveParent,
/*25440*/         OPC_MoveChild, 10,
/*25442*/         OPC_RecordNode, // #9 = $tfe
/*25443*/         OPC_MoveParent,
/*25444*/         OPC_MoveChild, 11,
/*25446*/         OPC_RecordNode, // #10 = $lwe
/*25447*/         OPC_MoveParent,
/*25448*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25450*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25453*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25456*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25459*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25462*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25465*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25468*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25471*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25474*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4460:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25492*/       /*Scope*/ 68, /*->25561*/
/*25493*/         OPC_CheckChild1Type, MVT::v8i32,
/*25495*/         OPC_RecordChild2, // #1 = $rsrc
/*25496*/         OPC_RecordChild3, // #2 = $sampler
/*25497*/         OPC_RecordChild4, // #3 = $dmask
/*25498*/         OPC_RecordChild5, // #4 = $unorm
/*25499*/         OPC_RecordChild6, // #5 = $r128
/*25500*/         OPC_RecordChild7, // #6 = $da
/*25501*/         OPC_MoveChild, 8,
/*25503*/         OPC_RecordNode, // #7 = $glc
/*25504*/         OPC_MoveParent,
/*25505*/         OPC_MoveChild, 9,
/*25507*/         OPC_RecordNode, // #8 = $slc
/*25508*/         OPC_MoveParent,
/*25509*/         OPC_MoveChild, 10,
/*25511*/         OPC_RecordNode, // #9 = $tfe
/*25512*/         OPC_MoveParent,
/*25513*/         OPC_MoveChild, 11,
/*25515*/         OPC_RecordNode, // #10 = $lwe
/*25516*/         OPC_MoveParent,
/*25517*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25519*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25522*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25525*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25528*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25531*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25534*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25537*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25540*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25543*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4460:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25561*/       /*Scope*/ 68, /*->25630*/
/*25562*/         OPC_CheckChild1Type, MVT::v16i32,
/*25564*/         OPC_RecordChild2, // #1 = $rsrc
/*25565*/         OPC_RecordChild3, // #2 = $sampler
/*25566*/         OPC_RecordChild4, // #3 = $dmask
/*25567*/         OPC_RecordChild5, // #4 = $unorm
/*25568*/         OPC_RecordChild6, // #5 = $r128
/*25569*/         OPC_RecordChild7, // #6 = $da
/*25570*/         OPC_MoveChild, 8,
/*25572*/         OPC_RecordNode, // #7 = $glc
/*25573*/         OPC_MoveParent,
/*25574*/         OPC_MoveChild, 9,
/*25576*/         OPC_RecordNode, // #8 = $slc
/*25577*/         OPC_MoveParent,
/*25578*/         OPC_MoveChild, 10,
/*25580*/         OPC_RecordNode, // #9 = $tfe
/*25581*/         OPC_MoveParent,
/*25582*/         OPC_MoveChild, 11,
/*25584*/         OPC_RecordNode, // #10 = $lwe
/*25585*/         OPC_MoveParent,
/*25586*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25588*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25591*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25594*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25597*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25600*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25603*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25606*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25609*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25612*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4460:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25630*/       0, /*End of Scope*/
/*25631*/     /*Scope*/ 95|128,2/*351*/, /*->25984*/
/*25633*/       OPC_CheckChild0Integer, 9|128,35/*4489*/, 
/*25636*/       OPC_RecordChild1, // #0 = $addr
/*25637*/       OPC_Scope, 68, /*->25707*/ // 5 children in Scope
/*25639*/         OPC_CheckChild1Type, MVT::i32,
/*25641*/         OPC_RecordChild2, // #1 = $rsrc
/*25642*/         OPC_RecordChild3, // #2 = $sampler
/*25643*/         OPC_RecordChild4, // #3 = $dmask
/*25644*/         OPC_RecordChild5, // #4 = $unorm
/*25645*/         OPC_RecordChild6, // #5 = $r128
/*25646*/         OPC_RecordChild7, // #6 = $da
/*25647*/         OPC_MoveChild, 8,
/*25649*/         OPC_RecordNode, // #7 = $glc
/*25650*/         OPC_MoveParent,
/*25651*/         OPC_MoveChild, 9,
/*25653*/         OPC_RecordNode, // #8 = $slc
/*25654*/         OPC_MoveParent,
/*25655*/         OPC_MoveChild, 10,
/*25657*/         OPC_RecordNode, // #9 = $tfe
/*25658*/         OPC_MoveParent,
/*25659*/         OPC_MoveChild, 11,
/*25661*/         OPC_RecordNode, // #10 = $lwe
/*25662*/         OPC_MoveParent,
/*25663*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25665*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25668*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25671*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25674*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25677*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25680*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25683*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25686*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25689*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4489:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25707*/       /*Scope*/ 68, /*->25776*/
/*25708*/         OPC_CheckChild1Type, MVT::v2i32,
/*25710*/         OPC_RecordChild2, // #1 = $rsrc
/*25711*/         OPC_RecordChild3, // #2 = $sampler
/*25712*/         OPC_RecordChild4, // #3 = $dmask
/*25713*/         OPC_RecordChild5, // #4 = $unorm
/*25714*/         OPC_RecordChild6, // #5 = $r128
/*25715*/         OPC_RecordChild7, // #6 = $da
/*25716*/         OPC_MoveChild, 8,
/*25718*/         OPC_RecordNode, // #7 = $glc
/*25719*/         OPC_MoveParent,
/*25720*/         OPC_MoveChild, 9,
/*25722*/         OPC_RecordNode, // #8 = $slc
/*25723*/         OPC_MoveParent,
/*25724*/         OPC_MoveChild, 10,
/*25726*/         OPC_RecordNode, // #9 = $tfe
/*25727*/         OPC_MoveParent,
/*25728*/         OPC_MoveChild, 11,
/*25730*/         OPC_RecordNode, // #10 = $lwe
/*25731*/         OPC_MoveParent,
/*25732*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25734*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25737*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25740*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25743*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25746*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25749*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25752*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25755*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25758*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4489:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25776*/       /*Scope*/ 68, /*->25845*/
/*25777*/         OPC_CheckChild1Type, MVT::v4i32,
/*25779*/         OPC_RecordChild2, // #1 = $rsrc
/*25780*/         OPC_RecordChild3, // #2 = $sampler
/*25781*/         OPC_RecordChild4, // #3 = $dmask
/*25782*/         OPC_RecordChild5, // #4 = $unorm
/*25783*/         OPC_RecordChild6, // #5 = $r128
/*25784*/         OPC_RecordChild7, // #6 = $da
/*25785*/         OPC_MoveChild, 8,
/*25787*/         OPC_RecordNode, // #7 = $glc
/*25788*/         OPC_MoveParent,
/*25789*/         OPC_MoveChild, 9,
/*25791*/         OPC_RecordNode, // #8 = $slc
/*25792*/         OPC_MoveParent,
/*25793*/         OPC_MoveChild, 10,
/*25795*/         OPC_RecordNode, // #9 = $tfe
/*25796*/         OPC_MoveParent,
/*25797*/         OPC_MoveChild, 11,
/*25799*/         OPC_RecordNode, // #10 = $lwe
/*25800*/         OPC_MoveParent,
/*25801*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25803*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25806*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25809*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25812*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25815*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25818*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25821*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25824*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25827*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4489:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25845*/       /*Scope*/ 68, /*->25914*/
/*25846*/         OPC_CheckChild1Type, MVT::v8i32,
/*25848*/         OPC_RecordChild2, // #1 = $rsrc
/*25849*/         OPC_RecordChild3, // #2 = $sampler
/*25850*/         OPC_RecordChild4, // #3 = $dmask
/*25851*/         OPC_RecordChild5, // #4 = $unorm
/*25852*/         OPC_RecordChild6, // #5 = $r128
/*25853*/         OPC_RecordChild7, // #6 = $da
/*25854*/         OPC_MoveChild, 8,
/*25856*/         OPC_RecordNode, // #7 = $glc
/*25857*/         OPC_MoveParent,
/*25858*/         OPC_MoveChild, 9,
/*25860*/         OPC_RecordNode, // #8 = $slc
/*25861*/         OPC_MoveParent,
/*25862*/         OPC_MoveChild, 10,
/*25864*/         OPC_RecordNode, // #9 = $tfe
/*25865*/         OPC_MoveParent,
/*25866*/         OPC_MoveChild, 11,
/*25868*/         OPC_RecordNode, // #10 = $lwe
/*25869*/         OPC_MoveParent,
/*25870*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25872*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25875*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25878*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25881*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25884*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25887*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25890*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25893*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25896*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4489:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25914*/       /*Scope*/ 68, /*->25983*/
/*25915*/         OPC_CheckChild1Type, MVT::v16i32,
/*25917*/         OPC_RecordChild2, // #1 = $rsrc
/*25918*/         OPC_RecordChild3, // #2 = $sampler
/*25919*/         OPC_RecordChild4, // #3 = $dmask
/*25920*/         OPC_RecordChild5, // #4 = $unorm
/*25921*/         OPC_RecordChild6, // #5 = $r128
/*25922*/         OPC_RecordChild7, // #6 = $da
/*25923*/         OPC_MoveChild, 8,
/*25925*/         OPC_RecordNode, // #7 = $glc
/*25926*/         OPC_MoveParent,
/*25927*/         OPC_MoveChild, 9,
/*25929*/         OPC_RecordNode, // #8 = $slc
/*25930*/         OPC_MoveParent,
/*25931*/         OPC_MoveChild, 10,
/*25933*/         OPC_RecordNode, // #9 = $tfe
/*25934*/         OPC_MoveParent,
/*25935*/         OPC_MoveChild, 11,
/*25937*/         OPC_RecordNode, // #10 = $lwe
/*25938*/         OPC_MoveParent,
/*25939*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25941*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25944*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25947*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25950*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25953*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25956*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25959*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25962*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25965*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4489:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25983*/       0, /*End of Scope*/
/*25984*/     /*Scope*/ 95|128,2/*351*/, /*->26337*/
/*25986*/       OPC_CheckChild0Integer, 11|128,35/*4491*/, 
/*25989*/       OPC_RecordChild1, // #0 = $addr
/*25990*/       OPC_Scope, 68, /*->26060*/ // 5 children in Scope
/*25992*/         OPC_CheckChild1Type, MVT::i32,
/*25994*/         OPC_RecordChild2, // #1 = $rsrc
/*25995*/         OPC_RecordChild3, // #2 = $sampler
/*25996*/         OPC_RecordChild4, // #3 = $dmask
/*25997*/         OPC_RecordChild5, // #4 = $unorm
/*25998*/         OPC_RecordChild6, // #5 = $r128
/*25999*/         OPC_RecordChild7, // #6 = $da
/*26000*/         OPC_MoveChild, 8,
/*26002*/         OPC_RecordNode, // #7 = $glc
/*26003*/         OPC_MoveParent,
/*26004*/         OPC_MoveChild, 9,
/*26006*/         OPC_RecordNode, // #8 = $slc
/*26007*/         OPC_MoveParent,
/*26008*/         OPC_MoveChild, 10,
/*26010*/         OPC_RecordNode, // #9 = $tfe
/*26011*/         OPC_MoveParent,
/*26012*/         OPC_MoveChild, 11,
/*26014*/         OPC_RecordNode, // #10 = $lwe
/*26015*/         OPC_MoveParent,
/*26016*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26018*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26021*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26024*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26027*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26030*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26033*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26036*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26039*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26042*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4491:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26060*/       /*Scope*/ 68, /*->26129*/
/*26061*/         OPC_CheckChild1Type, MVT::v2i32,
/*26063*/         OPC_RecordChild2, // #1 = $rsrc
/*26064*/         OPC_RecordChild3, // #2 = $sampler
/*26065*/         OPC_RecordChild4, // #3 = $dmask
/*26066*/         OPC_RecordChild5, // #4 = $unorm
/*26067*/         OPC_RecordChild6, // #5 = $r128
/*26068*/         OPC_RecordChild7, // #6 = $da
/*26069*/         OPC_MoveChild, 8,
/*26071*/         OPC_RecordNode, // #7 = $glc
/*26072*/         OPC_MoveParent,
/*26073*/         OPC_MoveChild, 9,
/*26075*/         OPC_RecordNode, // #8 = $slc
/*26076*/         OPC_MoveParent,
/*26077*/         OPC_MoveChild, 10,
/*26079*/         OPC_RecordNode, // #9 = $tfe
/*26080*/         OPC_MoveParent,
/*26081*/         OPC_MoveChild, 11,
/*26083*/         OPC_RecordNode, // #10 = $lwe
/*26084*/         OPC_MoveParent,
/*26085*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26087*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26090*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26093*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26096*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26099*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26102*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26105*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26108*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26111*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4491:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26129*/       /*Scope*/ 68, /*->26198*/
/*26130*/         OPC_CheckChild1Type, MVT::v4i32,
/*26132*/         OPC_RecordChild2, // #1 = $rsrc
/*26133*/         OPC_RecordChild3, // #2 = $sampler
/*26134*/         OPC_RecordChild4, // #3 = $dmask
/*26135*/         OPC_RecordChild5, // #4 = $unorm
/*26136*/         OPC_RecordChild6, // #5 = $r128
/*26137*/         OPC_RecordChild7, // #6 = $da
/*26138*/         OPC_MoveChild, 8,
/*26140*/         OPC_RecordNode, // #7 = $glc
/*26141*/         OPC_MoveParent,
/*26142*/         OPC_MoveChild, 9,
/*26144*/         OPC_RecordNode, // #8 = $slc
/*26145*/         OPC_MoveParent,
/*26146*/         OPC_MoveChild, 10,
/*26148*/         OPC_RecordNode, // #9 = $tfe
/*26149*/         OPC_MoveParent,
/*26150*/         OPC_MoveChild, 11,
/*26152*/         OPC_RecordNode, // #10 = $lwe
/*26153*/         OPC_MoveParent,
/*26154*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26156*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26159*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26162*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26165*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26168*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26171*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26174*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26177*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26180*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4491:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26198*/       /*Scope*/ 68, /*->26267*/
/*26199*/         OPC_CheckChild1Type, MVT::v8i32,
/*26201*/         OPC_RecordChild2, // #1 = $rsrc
/*26202*/         OPC_RecordChild3, // #2 = $sampler
/*26203*/         OPC_RecordChild4, // #3 = $dmask
/*26204*/         OPC_RecordChild5, // #4 = $unorm
/*26205*/         OPC_RecordChild6, // #5 = $r128
/*26206*/         OPC_RecordChild7, // #6 = $da
/*26207*/         OPC_MoveChild, 8,
/*26209*/         OPC_RecordNode, // #7 = $glc
/*26210*/         OPC_MoveParent,
/*26211*/         OPC_MoveChild, 9,
/*26213*/         OPC_RecordNode, // #8 = $slc
/*26214*/         OPC_MoveParent,
/*26215*/         OPC_MoveChild, 10,
/*26217*/         OPC_RecordNode, // #9 = $tfe
/*26218*/         OPC_MoveParent,
/*26219*/         OPC_MoveChild, 11,
/*26221*/         OPC_RecordNode, // #10 = $lwe
/*26222*/         OPC_MoveParent,
/*26223*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26225*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26228*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26231*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26234*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26237*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26240*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26243*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26246*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26249*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4491:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26267*/       /*Scope*/ 68, /*->26336*/
/*26268*/         OPC_CheckChild1Type, MVT::v16i32,
/*26270*/         OPC_RecordChild2, // #1 = $rsrc
/*26271*/         OPC_RecordChild3, // #2 = $sampler
/*26272*/         OPC_RecordChild4, // #3 = $dmask
/*26273*/         OPC_RecordChild5, // #4 = $unorm
/*26274*/         OPC_RecordChild6, // #5 = $r128
/*26275*/         OPC_RecordChild7, // #6 = $da
/*26276*/         OPC_MoveChild, 8,
/*26278*/         OPC_RecordNode, // #7 = $glc
/*26279*/         OPC_MoveParent,
/*26280*/         OPC_MoveChild, 9,
/*26282*/         OPC_RecordNode, // #8 = $slc
/*26283*/         OPC_MoveParent,
/*26284*/         OPC_MoveChild, 10,
/*26286*/         OPC_RecordNode, // #9 = $tfe
/*26287*/         OPC_MoveParent,
/*26288*/         OPC_MoveChild, 11,
/*26290*/         OPC_RecordNode, // #10 = $lwe
/*26291*/         OPC_MoveParent,
/*26292*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26294*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26297*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26300*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26303*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26306*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26309*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26312*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26315*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26318*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4491:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26336*/       0, /*End of Scope*/
/*26337*/     /*Scope*/ 95|128,2/*351*/, /*->26690*/
/*26339*/       OPC_CheckChild0Integer, 12|128,35/*4492*/, 
/*26342*/       OPC_RecordChild1, // #0 = $addr
/*26343*/       OPC_Scope, 68, /*->26413*/ // 5 children in Scope
/*26345*/         OPC_CheckChild1Type, MVT::i32,
/*26347*/         OPC_RecordChild2, // #1 = $rsrc
/*26348*/         OPC_RecordChild3, // #2 = $sampler
/*26349*/         OPC_RecordChild4, // #3 = $dmask
/*26350*/         OPC_RecordChild5, // #4 = $unorm
/*26351*/         OPC_RecordChild6, // #5 = $r128
/*26352*/         OPC_RecordChild7, // #6 = $da
/*26353*/         OPC_MoveChild, 8,
/*26355*/         OPC_RecordNode, // #7 = $glc
/*26356*/         OPC_MoveParent,
/*26357*/         OPC_MoveChild, 9,
/*26359*/         OPC_RecordNode, // #8 = $slc
/*26360*/         OPC_MoveParent,
/*26361*/         OPC_MoveChild, 10,
/*26363*/         OPC_RecordNode, // #9 = $tfe
/*26364*/         OPC_MoveParent,
/*26365*/         OPC_MoveChild, 11,
/*26367*/         OPC_RecordNode, // #10 = $lwe
/*26368*/         OPC_MoveParent,
/*26369*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26371*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26374*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26377*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26380*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26383*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26386*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26389*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26392*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26395*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4492:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26413*/       /*Scope*/ 68, /*->26482*/
/*26414*/         OPC_CheckChild1Type, MVT::v2i32,
/*26416*/         OPC_RecordChild2, // #1 = $rsrc
/*26417*/         OPC_RecordChild3, // #2 = $sampler
/*26418*/         OPC_RecordChild4, // #3 = $dmask
/*26419*/         OPC_RecordChild5, // #4 = $unorm
/*26420*/         OPC_RecordChild6, // #5 = $r128
/*26421*/         OPC_RecordChild7, // #6 = $da
/*26422*/         OPC_MoveChild, 8,
/*26424*/         OPC_RecordNode, // #7 = $glc
/*26425*/         OPC_MoveParent,
/*26426*/         OPC_MoveChild, 9,
/*26428*/         OPC_RecordNode, // #8 = $slc
/*26429*/         OPC_MoveParent,
/*26430*/         OPC_MoveChild, 10,
/*26432*/         OPC_RecordNode, // #9 = $tfe
/*26433*/         OPC_MoveParent,
/*26434*/         OPC_MoveChild, 11,
/*26436*/         OPC_RecordNode, // #10 = $lwe
/*26437*/         OPC_MoveParent,
/*26438*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26440*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26443*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26446*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26449*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26452*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26455*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26458*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26461*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26464*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4492:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26482*/       /*Scope*/ 68, /*->26551*/
/*26483*/         OPC_CheckChild1Type, MVT::v4i32,
/*26485*/         OPC_RecordChild2, // #1 = $rsrc
/*26486*/         OPC_RecordChild3, // #2 = $sampler
/*26487*/         OPC_RecordChild4, // #3 = $dmask
/*26488*/         OPC_RecordChild5, // #4 = $unorm
/*26489*/         OPC_RecordChild6, // #5 = $r128
/*26490*/         OPC_RecordChild7, // #6 = $da
/*26491*/         OPC_MoveChild, 8,
/*26493*/         OPC_RecordNode, // #7 = $glc
/*26494*/         OPC_MoveParent,
/*26495*/         OPC_MoveChild, 9,
/*26497*/         OPC_RecordNode, // #8 = $slc
/*26498*/         OPC_MoveParent,
/*26499*/         OPC_MoveChild, 10,
/*26501*/         OPC_RecordNode, // #9 = $tfe
/*26502*/         OPC_MoveParent,
/*26503*/         OPC_MoveChild, 11,
/*26505*/         OPC_RecordNode, // #10 = $lwe
/*26506*/         OPC_MoveParent,
/*26507*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26509*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26512*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26515*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26518*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26521*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26524*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26527*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26530*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26533*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4492:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26551*/       /*Scope*/ 68, /*->26620*/
/*26552*/         OPC_CheckChild1Type, MVT::v8i32,
/*26554*/         OPC_RecordChild2, // #1 = $rsrc
/*26555*/         OPC_RecordChild3, // #2 = $sampler
/*26556*/         OPC_RecordChild4, // #3 = $dmask
/*26557*/         OPC_RecordChild5, // #4 = $unorm
/*26558*/         OPC_RecordChild6, // #5 = $r128
/*26559*/         OPC_RecordChild7, // #6 = $da
/*26560*/         OPC_MoveChild, 8,
/*26562*/         OPC_RecordNode, // #7 = $glc
/*26563*/         OPC_MoveParent,
/*26564*/         OPC_MoveChild, 9,
/*26566*/         OPC_RecordNode, // #8 = $slc
/*26567*/         OPC_MoveParent,
/*26568*/         OPC_MoveChild, 10,
/*26570*/         OPC_RecordNode, // #9 = $tfe
/*26571*/         OPC_MoveParent,
/*26572*/         OPC_MoveChild, 11,
/*26574*/         OPC_RecordNode, // #10 = $lwe
/*26575*/         OPC_MoveParent,
/*26576*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26578*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26581*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26584*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26587*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26590*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26593*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26596*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26599*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26602*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4492:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26620*/       /*Scope*/ 68, /*->26689*/
/*26621*/         OPC_CheckChild1Type, MVT::v16i32,
/*26623*/         OPC_RecordChild2, // #1 = $rsrc
/*26624*/         OPC_RecordChild3, // #2 = $sampler
/*26625*/         OPC_RecordChild4, // #3 = $dmask
/*26626*/         OPC_RecordChild5, // #4 = $unorm
/*26627*/         OPC_RecordChild6, // #5 = $r128
/*26628*/         OPC_RecordChild7, // #6 = $da
/*26629*/         OPC_MoveChild, 8,
/*26631*/         OPC_RecordNode, // #7 = $glc
/*26632*/         OPC_MoveParent,
/*26633*/         OPC_MoveChild, 9,
/*26635*/         OPC_RecordNode, // #8 = $slc
/*26636*/         OPC_MoveParent,
/*26637*/         OPC_MoveChild, 10,
/*26639*/         OPC_RecordNode, // #9 = $tfe
/*26640*/         OPC_MoveParent,
/*26641*/         OPC_MoveChild, 11,
/*26643*/         OPC_RecordNode, // #10 = $lwe
/*26644*/         OPC_MoveParent,
/*26645*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26647*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26650*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26653*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26656*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26659*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26662*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26665*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26668*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26671*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4492:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26689*/       0, /*End of Scope*/
/*26690*/     /*Scope*/ 95|128,2/*351*/, /*->27043*/
/*26692*/       OPC_CheckChild0Integer, 15|128,35/*4495*/, 
/*26695*/       OPC_RecordChild1, // #0 = $addr
/*26696*/       OPC_Scope, 68, /*->26766*/ // 5 children in Scope
/*26698*/         OPC_CheckChild1Type, MVT::i32,
/*26700*/         OPC_RecordChild2, // #1 = $rsrc
/*26701*/         OPC_RecordChild3, // #2 = $sampler
/*26702*/         OPC_RecordChild4, // #3 = $dmask
/*26703*/         OPC_RecordChild5, // #4 = $unorm
/*26704*/         OPC_RecordChild6, // #5 = $r128
/*26705*/         OPC_RecordChild7, // #6 = $da
/*26706*/         OPC_MoveChild, 8,
/*26708*/         OPC_RecordNode, // #7 = $glc
/*26709*/         OPC_MoveParent,
/*26710*/         OPC_MoveChild, 9,
/*26712*/         OPC_RecordNode, // #8 = $slc
/*26713*/         OPC_MoveParent,
/*26714*/         OPC_MoveChild, 10,
/*26716*/         OPC_RecordNode, // #9 = $tfe
/*26717*/         OPC_MoveParent,
/*26718*/         OPC_MoveChild, 11,
/*26720*/         OPC_RecordNode, // #10 = $lwe
/*26721*/         OPC_MoveParent,
/*26722*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26724*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26727*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26730*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26733*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26736*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26739*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26742*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26745*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26748*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4495:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26766*/       /*Scope*/ 68, /*->26835*/
/*26767*/         OPC_CheckChild1Type, MVT::v2i32,
/*26769*/         OPC_RecordChild2, // #1 = $rsrc
/*26770*/         OPC_RecordChild3, // #2 = $sampler
/*26771*/         OPC_RecordChild4, // #3 = $dmask
/*26772*/         OPC_RecordChild5, // #4 = $unorm
/*26773*/         OPC_RecordChild6, // #5 = $r128
/*26774*/         OPC_RecordChild7, // #6 = $da
/*26775*/         OPC_MoveChild, 8,
/*26777*/         OPC_RecordNode, // #7 = $glc
/*26778*/         OPC_MoveParent,
/*26779*/         OPC_MoveChild, 9,
/*26781*/         OPC_RecordNode, // #8 = $slc
/*26782*/         OPC_MoveParent,
/*26783*/         OPC_MoveChild, 10,
/*26785*/         OPC_RecordNode, // #9 = $tfe
/*26786*/         OPC_MoveParent,
/*26787*/         OPC_MoveChild, 11,
/*26789*/         OPC_RecordNode, // #10 = $lwe
/*26790*/         OPC_MoveParent,
/*26791*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26793*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26796*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26799*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26802*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26805*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26808*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26811*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26814*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26817*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4495:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26835*/       /*Scope*/ 68, /*->26904*/
/*26836*/         OPC_CheckChild1Type, MVT::v4i32,
/*26838*/         OPC_RecordChild2, // #1 = $rsrc
/*26839*/         OPC_RecordChild3, // #2 = $sampler
/*26840*/         OPC_RecordChild4, // #3 = $dmask
/*26841*/         OPC_RecordChild5, // #4 = $unorm
/*26842*/         OPC_RecordChild6, // #5 = $r128
/*26843*/         OPC_RecordChild7, // #6 = $da
/*26844*/         OPC_MoveChild, 8,
/*26846*/         OPC_RecordNode, // #7 = $glc
/*26847*/         OPC_MoveParent,
/*26848*/         OPC_MoveChild, 9,
/*26850*/         OPC_RecordNode, // #8 = $slc
/*26851*/         OPC_MoveParent,
/*26852*/         OPC_MoveChild, 10,
/*26854*/         OPC_RecordNode, // #9 = $tfe
/*26855*/         OPC_MoveParent,
/*26856*/         OPC_MoveChild, 11,
/*26858*/         OPC_RecordNode, // #10 = $lwe
/*26859*/         OPC_MoveParent,
/*26860*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26862*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26865*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26868*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26871*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26874*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26877*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26880*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26883*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26886*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4495:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26904*/       /*Scope*/ 68, /*->26973*/
/*26905*/         OPC_CheckChild1Type, MVT::v8i32,
/*26907*/         OPC_RecordChild2, // #1 = $rsrc
/*26908*/         OPC_RecordChild3, // #2 = $sampler
/*26909*/         OPC_RecordChild4, // #3 = $dmask
/*26910*/         OPC_RecordChild5, // #4 = $unorm
/*26911*/         OPC_RecordChild6, // #5 = $r128
/*26912*/         OPC_RecordChild7, // #6 = $da
/*26913*/         OPC_MoveChild, 8,
/*26915*/         OPC_RecordNode, // #7 = $glc
/*26916*/         OPC_MoveParent,
/*26917*/         OPC_MoveChild, 9,
/*26919*/         OPC_RecordNode, // #8 = $slc
/*26920*/         OPC_MoveParent,
/*26921*/         OPC_MoveChild, 10,
/*26923*/         OPC_RecordNode, // #9 = $tfe
/*26924*/         OPC_MoveParent,
/*26925*/         OPC_MoveChild, 11,
/*26927*/         OPC_RecordNode, // #10 = $lwe
/*26928*/         OPC_MoveParent,
/*26929*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26931*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26934*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26937*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26940*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26943*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26946*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26949*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26952*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26955*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4495:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26973*/       /*Scope*/ 68, /*->27042*/
/*26974*/         OPC_CheckChild1Type, MVT::v16i32,
/*26976*/         OPC_RecordChild2, // #1 = $rsrc
/*26977*/         OPC_RecordChild3, // #2 = $sampler
/*26978*/         OPC_RecordChild4, // #3 = $dmask
/*26979*/         OPC_RecordChild5, // #4 = $unorm
/*26980*/         OPC_RecordChild6, // #5 = $r128
/*26981*/         OPC_RecordChild7, // #6 = $da
/*26982*/         OPC_MoveChild, 8,
/*26984*/         OPC_RecordNode, // #7 = $glc
/*26985*/         OPC_MoveParent,
/*26986*/         OPC_MoveChild, 9,
/*26988*/         OPC_RecordNode, // #8 = $slc
/*26989*/         OPC_MoveParent,
/*26990*/         OPC_MoveChild, 10,
/*26992*/         OPC_RecordNode, // #9 = $tfe
/*26993*/         OPC_MoveParent,
/*26994*/         OPC_MoveChild, 11,
/*26996*/         OPC_RecordNode, // #10 = $lwe
/*26997*/         OPC_MoveParent,
/*26998*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27000*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27003*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27006*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27009*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27012*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27015*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27018*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27021*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27024*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4495:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27042*/       0, /*End of Scope*/
/*27043*/     /*Scope*/ 95|128,2/*351*/, /*->27396*/
/*27045*/       OPC_CheckChild0Integer, 109|128,34/*4461*/, 
/*27048*/       OPC_RecordChild1, // #0 = $addr
/*27049*/       OPC_Scope, 68, /*->27119*/ // 5 children in Scope
/*27051*/         OPC_CheckChild1Type, MVT::i32,
/*27053*/         OPC_RecordChild2, // #1 = $rsrc
/*27054*/         OPC_RecordChild3, // #2 = $sampler
/*27055*/         OPC_RecordChild4, // #3 = $dmask
/*27056*/         OPC_RecordChild5, // #4 = $unorm
/*27057*/         OPC_RecordChild6, // #5 = $r128
/*27058*/         OPC_RecordChild7, // #6 = $da
/*27059*/         OPC_MoveChild, 8,
/*27061*/         OPC_RecordNode, // #7 = $glc
/*27062*/         OPC_MoveParent,
/*27063*/         OPC_MoveChild, 9,
/*27065*/         OPC_RecordNode, // #8 = $slc
/*27066*/         OPC_MoveParent,
/*27067*/         OPC_MoveChild, 10,
/*27069*/         OPC_RecordNode, // #9 = $tfe
/*27070*/         OPC_MoveParent,
/*27071*/         OPC_MoveChild, 11,
/*27073*/         OPC_RecordNode, // #10 = $lwe
/*27074*/         OPC_MoveParent,
/*27075*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27077*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27080*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27083*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27086*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27089*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27092*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27095*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27098*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27101*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4461:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27119*/       /*Scope*/ 68, /*->27188*/
/*27120*/         OPC_CheckChild1Type, MVT::v2i32,
/*27122*/         OPC_RecordChild2, // #1 = $rsrc
/*27123*/         OPC_RecordChild3, // #2 = $sampler
/*27124*/         OPC_RecordChild4, // #3 = $dmask
/*27125*/         OPC_RecordChild5, // #4 = $unorm
/*27126*/         OPC_RecordChild6, // #5 = $r128
/*27127*/         OPC_RecordChild7, // #6 = $da
/*27128*/         OPC_MoveChild, 8,
/*27130*/         OPC_RecordNode, // #7 = $glc
/*27131*/         OPC_MoveParent,
/*27132*/         OPC_MoveChild, 9,
/*27134*/         OPC_RecordNode, // #8 = $slc
/*27135*/         OPC_MoveParent,
/*27136*/         OPC_MoveChild, 10,
/*27138*/         OPC_RecordNode, // #9 = $tfe
/*27139*/         OPC_MoveParent,
/*27140*/         OPC_MoveChild, 11,
/*27142*/         OPC_RecordNode, // #10 = $lwe
/*27143*/         OPC_MoveParent,
/*27144*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27146*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27149*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27152*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27155*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27158*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27161*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27164*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27167*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27170*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4461:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27188*/       /*Scope*/ 68, /*->27257*/
/*27189*/         OPC_CheckChild1Type, MVT::v4i32,
/*27191*/         OPC_RecordChild2, // #1 = $rsrc
/*27192*/         OPC_RecordChild3, // #2 = $sampler
/*27193*/         OPC_RecordChild4, // #3 = $dmask
/*27194*/         OPC_RecordChild5, // #4 = $unorm
/*27195*/         OPC_RecordChild6, // #5 = $r128
/*27196*/         OPC_RecordChild7, // #6 = $da
/*27197*/         OPC_MoveChild, 8,
/*27199*/         OPC_RecordNode, // #7 = $glc
/*27200*/         OPC_MoveParent,
/*27201*/         OPC_MoveChild, 9,
/*27203*/         OPC_RecordNode, // #8 = $slc
/*27204*/         OPC_MoveParent,
/*27205*/         OPC_MoveChild, 10,
/*27207*/         OPC_RecordNode, // #9 = $tfe
/*27208*/         OPC_MoveParent,
/*27209*/         OPC_MoveChild, 11,
/*27211*/         OPC_RecordNode, // #10 = $lwe
/*27212*/         OPC_MoveParent,
/*27213*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27215*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27218*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27221*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27224*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27227*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27230*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27233*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27236*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27239*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4461:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27257*/       /*Scope*/ 68, /*->27326*/
/*27258*/         OPC_CheckChild1Type, MVT::v8i32,
/*27260*/         OPC_RecordChild2, // #1 = $rsrc
/*27261*/         OPC_RecordChild3, // #2 = $sampler
/*27262*/         OPC_RecordChild4, // #3 = $dmask
/*27263*/         OPC_RecordChild5, // #4 = $unorm
/*27264*/         OPC_RecordChild6, // #5 = $r128
/*27265*/         OPC_RecordChild7, // #6 = $da
/*27266*/         OPC_MoveChild, 8,
/*27268*/         OPC_RecordNode, // #7 = $glc
/*27269*/         OPC_MoveParent,
/*27270*/         OPC_MoveChild, 9,
/*27272*/         OPC_RecordNode, // #8 = $slc
/*27273*/         OPC_MoveParent,
/*27274*/         OPC_MoveChild, 10,
/*27276*/         OPC_RecordNode, // #9 = $tfe
/*27277*/         OPC_MoveParent,
/*27278*/         OPC_MoveChild, 11,
/*27280*/         OPC_RecordNode, // #10 = $lwe
/*27281*/         OPC_MoveParent,
/*27282*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27284*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27287*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27290*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27293*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27296*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27299*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27302*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27305*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27308*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4461:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27326*/       /*Scope*/ 68, /*->27395*/
/*27327*/         OPC_CheckChild1Type, MVT::v16i32,
/*27329*/         OPC_RecordChild2, // #1 = $rsrc
/*27330*/         OPC_RecordChild3, // #2 = $sampler
/*27331*/         OPC_RecordChild4, // #3 = $dmask
/*27332*/         OPC_RecordChild5, // #4 = $unorm
/*27333*/         OPC_RecordChild6, // #5 = $r128
/*27334*/         OPC_RecordChild7, // #6 = $da
/*27335*/         OPC_MoveChild, 8,
/*27337*/         OPC_RecordNode, // #7 = $glc
/*27338*/         OPC_MoveParent,
/*27339*/         OPC_MoveChild, 9,
/*27341*/         OPC_RecordNode, // #8 = $slc
/*27342*/         OPC_MoveParent,
/*27343*/         OPC_MoveChild, 10,
/*27345*/         OPC_RecordNode, // #9 = $tfe
/*27346*/         OPC_MoveParent,
/*27347*/         OPC_MoveChild, 11,
/*27349*/         OPC_RecordNode, // #10 = $lwe
/*27350*/         OPC_MoveParent,
/*27351*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27353*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27356*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27359*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27362*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27365*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27368*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27371*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27374*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27377*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4461:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27395*/       0, /*End of Scope*/
/*27396*/     /*Scope*/ 95|128,2/*351*/, /*->27749*/
/*27398*/       OPC_CheckChild0Integer, 110|128,34/*4462*/, 
/*27401*/       OPC_RecordChild1, // #0 = $addr
/*27402*/       OPC_Scope, 68, /*->27472*/ // 5 children in Scope
/*27404*/         OPC_CheckChild1Type, MVT::i32,
/*27406*/         OPC_RecordChild2, // #1 = $rsrc
/*27407*/         OPC_RecordChild3, // #2 = $sampler
/*27408*/         OPC_RecordChild4, // #3 = $dmask
/*27409*/         OPC_RecordChild5, // #4 = $unorm
/*27410*/         OPC_RecordChild6, // #5 = $r128
/*27411*/         OPC_RecordChild7, // #6 = $da
/*27412*/         OPC_MoveChild, 8,
/*27414*/         OPC_RecordNode, // #7 = $glc
/*27415*/         OPC_MoveParent,
/*27416*/         OPC_MoveChild, 9,
/*27418*/         OPC_RecordNode, // #8 = $slc
/*27419*/         OPC_MoveParent,
/*27420*/         OPC_MoveChild, 10,
/*27422*/         OPC_RecordNode, // #9 = $tfe
/*27423*/         OPC_MoveParent,
/*27424*/         OPC_MoveChild, 11,
/*27426*/         OPC_RecordNode, // #10 = $lwe
/*27427*/         OPC_MoveParent,
/*27428*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27430*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27433*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27436*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27439*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27442*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27445*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27448*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27451*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27454*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4462:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27472*/       /*Scope*/ 68, /*->27541*/
/*27473*/         OPC_CheckChild1Type, MVT::v2i32,
/*27475*/         OPC_RecordChild2, // #1 = $rsrc
/*27476*/         OPC_RecordChild3, // #2 = $sampler
/*27477*/         OPC_RecordChild4, // #3 = $dmask
/*27478*/         OPC_RecordChild5, // #4 = $unorm
/*27479*/         OPC_RecordChild6, // #5 = $r128
/*27480*/         OPC_RecordChild7, // #6 = $da
/*27481*/         OPC_MoveChild, 8,
/*27483*/         OPC_RecordNode, // #7 = $glc
/*27484*/         OPC_MoveParent,
/*27485*/         OPC_MoveChild, 9,
/*27487*/         OPC_RecordNode, // #8 = $slc
/*27488*/         OPC_MoveParent,
/*27489*/         OPC_MoveChild, 10,
/*27491*/         OPC_RecordNode, // #9 = $tfe
/*27492*/         OPC_MoveParent,
/*27493*/         OPC_MoveChild, 11,
/*27495*/         OPC_RecordNode, // #10 = $lwe
/*27496*/         OPC_MoveParent,
/*27497*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27499*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27502*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27505*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27508*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27511*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27514*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27517*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27520*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27523*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4462:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27541*/       /*Scope*/ 68, /*->27610*/
/*27542*/         OPC_CheckChild1Type, MVT::v4i32,
/*27544*/         OPC_RecordChild2, // #1 = $rsrc
/*27545*/         OPC_RecordChild3, // #2 = $sampler
/*27546*/         OPC_RecordChild4, // #3 = $dmask
/*27547*/         OPC_RecordChild5, // #4 = $unorm
/*27548*/         OPC_RecordChild6, // #5 = $r128
/*27549*/         OPC_RecordChild7, // #6 = $da
/*27550*/         OPC_MoveChild, 8,
/*27552*/         OPC_RecordNode, // #7 = $glc
/*27553*/         OPC_MoveParent,
/*27554*/         OPC_MoveChild, 9,
/*27556*/         OPC_RecordNode, // #8 = $slc
/*27557*/         OPC_MoveParent,
/*27558*/         OPC_MoveChild, 10,
/*27560*/         OPC_RecordNode, // #9 = $tfe
/*27561*/         OPC_MoveParent,
/*27562*/         OPC_MoveChild, 11,
/*27564*/         OPC_RecordNode, // #10 = $lwe
/*27565*/         OPC_MoveParent,
/*27566*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27568*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27571*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27574*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27577*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27580*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27583*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27586*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27589*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27592*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4462:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27610*/       /*Scope*/ 68, /*->27679*/
/*27611*/         OPC_CheckChild1Type, MVT::v8i32,
/*27613*/         OPC_RecordChild2, // #1 = $rsrc
/*27614*/         OPC_RecordChild3, // #2 = $sampler
/*27615*/         OPC_RecordChild4, // #3 = $dmask
/*27616*/         OPC_RecordChild5, // #4 = $unorm
/*27617*/         OPC_RecordChild6, // #5 = $r128
/*27618*/         OPC_RecordChild7, // #6 = $da
/*27619*/         OPC_MoveChild, 8,
/*27621*/         OPC_RecordNode, // #7 = $glc
/*27622*/         OPC_MoveParent,
/*27623*/         OPC_MoveChild, 9,
/*27625*/         OPC_RecordNode, // #8 = $slc
/*27626*/         OPC_MoveParent,
/*27627*/         OPC_MoveChild, 10,
/*27629*/         OPC_RecordNode, // #9 = $tfe
/*27630*/         OPC_MoveParent,
/*27631*/         OPC_MoveChild, 11,
/*27633*/         OPC_RecordNode, // #10 = $lwe
/*27634*/         OPC_MoveParent,
/*27635*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27637*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27640*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27643*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27646*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27649*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27652*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27655*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27658*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27661*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4462:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27679*/       /*Scope*/ 68, /*->27748*/
/*27680*/         OPC_CheckChild1Type, MVT::v16i32,
/*27682*/         OPC_RecordChild2, // #1 = $rsrc
/*27683*/         OPC_RecordChild3, // #2 = $sampler
/*27684*/         OPC_RecordChild4, // #3 = $dmask
/*27685*/         OPC_RecordChild5, // #4 = $unorm
/*27686*/         OPC_RecordChild6, // #5 = $r128
/*27687*/         OPC_RecordChild7, // #6 = $da
/*27688*/         OPC_MoveChild, 8,
/*27690*/         OPC_RecordNode, // #7 = $glc
/*27691*/         OPC_MoveParent,
/*27692*/         OPC_MoveChild, 9,
/*27694*/         OPC_RecordNode, // #8 = $slc
/*27695*/         OPC_MoveParent,
/*27696*/         OPC_MoveChild, 10,
/*27698*/         OPC_RecordNode, // #9 = $tfe
/*27699*/         OPC_MoveParent,
/*27700*/         OPC_MoveChild, 11,
/*27702*/         OPC_RecordNode, // #10 = $lwe
/*27703*/         OPC_MoveParent,
/*27704*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27706*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27709*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27712*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27715*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27718*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27721*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27724*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27727*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27730*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4462:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27748*/       0, /*End of Scope*/
/*27749*/     /*Scope*/ 95|128,2/*351*/, /*->28102*/
/*27751*/       OPC_CheckChild0Integer, 17|128,35/*4497*/, 
/*27754*/       OPC_RecordChild1, // #0 = $addr
/*27755*/       OPC_Scope, 68, /*->27825*/ // 5 children in Scope
/*27757*/         OPC_CheckChild1Type, MVT::i32,
/*27759*/         OPC_RecordChild2, // #1 = $rsrc
/*27760*/         OPC_RecordChild3, // #2 = $sampler
/*27761*/         OPC_RecordChild4, // #3 = $dmask
/*27762*/         OPC_RecordChild5, // #4 = $unorm
/*27763*/         OPC_RecordChild6, // #5 = $r128
/*27764*/         OPC_RecordChild7, // #6 = $da
/*27765*/         OPC_MoveChild, 8,
/*27767*/         OPC_RecordNode, // #7 = $glc
/*27768*/         OPC_MoveParent,
/*27769*/         OPC_MoveChild, 9,
/*27771*/         OPC_RecordNode, // #8 = $slc
/*27772*/         OPC_MoveParent,
/*27773*/         OPC_MoveChild, 10,
/*27775*/         OPC_RecordNode, // #9 = $tfe
/*27776*/         OPC_MoveParent,
/*27777*/         OPC_MoveChild, 11,
/*27779*/         OPC_RecordNode, // #10 = $lwe
/*27780*/         OPC_MoveParent,
/*27781*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27783*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27786*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27789*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27792*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27795*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27798*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27801*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27804*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27807*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4497:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27825*/       /*Scope*/ 68, /*->27894*/
/*27826*/         OPC_CheckChild1Type, MVT::v2i32,
/*27828*/         OPC_RecordChild2, // #1 = $rsrc
/*27829*/         OPC_RecordChild3, // #2 = $sampler
/*27830*/         OPC_RecordChild4, // #3 = $dmask
/*27831*/         OPC_RecordChild5, // #4 = $unorm
/*27832*/         OPC_RecordChild6, // #5 = $r128
/*27833*/         OPC_RecordChild7, // #6 = $da
/*27834*/         OPC_MoveChild, 8,
/*27836*/         OPC_RecordNode, // #7 = $glc
/*27837*/         OPC_MoveParent,
/*27838*/         OPC_MoveChild, 9,
/*27840*/         OPC_RecordNode, // #8 = $slc
/*27841*/         OPC_MoveParent,
/*27842*/         OPC_MoveChild, 10,
/*27844*/         OPC_RecordNode, // #9 = $tfe
/*27845*/         OPC_MoveParent,
/*27846*/         OPC_MoveChild, 11,
/*27848*/         OPC_RecordNode, // #10 = $lwe
/*27849*/         OPC_MoveParent,
/*27850*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27852*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27855*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27858*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27861*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27864*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27867*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27870*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27873*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27876*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4497:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27894*/       /*Scope*/ 68, /*->27963*/
/*27895*/         OPC_CheckChild1Type, MVT::v4i32,
/*27897*/         OPC_RecordChild2, // #1 = $rsrc
/*27898*/         OPC_RecordChild3, // #2 = $sampler
/*27899*/         OPC_RecordChild4, // #3 = $dmask
/*27900*/         OPC_RecordChild5, // #4 = $unorm
/*27901*/         OPC_RecordChild6, // #5 = $r128
/*27902*/         OPC_RecordChild7, // #6 = $da
/*27903*/         OPC_MoveChild, 8,
/*27905*/         OPC_RecordNode, // #7 = $glc
/*27906*/         OPC_MoveParent,
/*27907*/         OPC_MoveChild, 9,
/*27909*/         OPC_RecordNode, // #8 = $slc
/*27910*/         OPC_MoveParent,
/*27911*/         OPC_MoveChild, 10,
/*27913*/         OPC_RecordNode, // #9 = $tfe
/*27914*/         OPC_MoveParent,
/*27915*/         OPC_MoveChild, 11,
/*27917*/         OPC_RecordNode, // #10 = $lwe
/*27918*/         OPC_MoveParent,
/*27919*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27921*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27924*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27927*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27930*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27933*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27936*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27939*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27942*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27945*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4497:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27963*/       /*Scope*/ 68, /*->28032*/
/*27964*/         OPC_CheckChild1Type, MVT::v8i32,
/*27966*/         OPC_RecordChild2, // #1 = $rsrc
/*27967*/         OPC_RecordChild3, // #2 = $sampler
/*27968*/         OPC_RecordChild4, // #3 = $dmask
/*27969*/         OPC_RecordChild5, // #4 = $unorm
/*27970*/         OPC_RecordChild6, // #5 = $r128
/*27971*/         OPC_RecordChild7, // #6 = $da
/*27972*/         OPC_MoveChild, 8,
/*27974*/         OPC_RecordNode, // #7 = $glc
/*27975*/         OPC_MoveParent,
/*27976*/         OPC_MoveChild, 9,
/*27978*/         OPC_RecordNode, // #8 = $slc
/*27979*/         OPC_MoveParent,
/*27980*/         OPC_MoveChild, 10,
/*27982*/         OPC_RecordNode, // #9 = $tfe
/*27983*/         OPC_MoveParent,
/*27984*/         OPC_MoveChild, 11,
/*27986*/         OPC_RecordNode, // #10 = $lwe
/*27987*/         OPC_MoveParent,
/*27988*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27990*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27993*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27996*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27999*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28002*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28005*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28008*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28011*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28014*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4497:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28032*/       /*Scope*/ 68, /*->28101*/
/*28033*/         OPC_CheckChild1Type, MVT::v16i32,
/*28035*/         OPC_RecordChild2, // #1 = $rsrc
/*28036*/         OPC_RecordChild3, // #2 = $sampler
/*28037*/         OPC_RecordChild4, // #3 = $dmask
/*28038*/         OPC_RecordChild5, // #4 = $unorm
/*28039*/         OPC_RecordChild6, // #5 = $r128
/*28040*/         OPC_RecordChild7, // #6 = $da
/*28041*/         OPC_MoveChild, 8,
/*28043*/         OPC_RecordNode, // #7 = $glc
/*28044*/         OPC_MoveParent,
/*28045*/         OPC_MoveChild, 9,
/*28047*/         OPC_RecordNode, // #8 = $slc
/*28048*/         OPC_MoveParent,
/*28049*/         OPC_MoveChild, 10,
/*28051*/         OPC_RecordNode, // #9 = $tfe
/*28052*/         OPC_MoveParent,
/*28053*/         OPC_MoveChild, 11,
/*28055*/         OPC_RecordNode, // #10 = $lwe
/*28056*/         OPC_MoveParent,
/*28057*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28059*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28062*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28065*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28068*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28071*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28074*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28077*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28080*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28083*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4497:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28101*/       0, /*End of Scope*/
/*28102*/     /*Scope*/ 95|128,2/*351*/, /*->28455*/
/*28104*/       OPC_CheckChild0Integer, 5|128,35/*4485*/, 
/*28107*/       OPC_RecordChild1, // #0 = $addr
/*28108*/       OPC_Scope, 68, /*->28178*/ // 5 children in Scope
/*28110*/         OPC_CheckChild1Type, MVT::i32,
/*28112*/         OPC_RecordChild2, // #1 = $rsrc
/*28113*/         OPC_RecordChild3, // #2 = $sampler
/*28114*/         OPC_RecordChild4, // #3 = $dmask
/*28115*/         OPC_RecordChild5, // #4 = $unorm
/*28116*/         OPC_RecordChild6, // #5 = $r128
/*28117*/         OPC_RecordChild7, // #6 = $da
/*28118*/         OPC_MoveChild, 8,
/*28120*/         OPC_RecordNode, // #7 = $glc
/*28121*/         OPC_MoveParent,
/*28122*/         OPC_MoveChild, 9,
/*28124*/         OPC_RecordNode, // #8 = $slc
/*28125*/         OPC_MoveParent,
/*28126*/         OPC_MoveChild, 10,
/*28128*/         OPC_RecordNode, // #9 = $tfe
/*28129*/         OPC_MoveParent,
/*28130*/         OPC_MoveChild, 11,
/*28132*/         OPC_RecordNode, // #10 = $lwe
/*28133*/         OPC_MoveParent,
/*28134*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28136*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28139*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28142*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28145*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28148*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28151*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28154*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28157*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28160*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4485:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28178*/       /*Scope*/ 68, /*->28247*/
/*28179*/         OPC_CheckChild1Type, MVT::v2i32,
/*28181*/         OPC_RecordChild2, // #1 = $rsrc
/*28182*/         OPC_RecordChild3, // #2 = $sampler
/*28183*/         OPC_RecordChild4, // #3 = $dmask
/*28184*/         OPC_RecordChild5, // #4 = $unorm
/*28185*/         OPC_RecordChild6, // #5 = $r128
/*28186*/         OPC_RecordChild7, // #6 = $da
/*28187*/         OPC_MoveChild, 8,
/*28189*/         OPC_RecordNode, // #7 = $glc
/*28190*/         OPC_MoveParent,
/*28191*/         OPC_MoveChild, 9,
/*28193*/         OPC_RecordNode, // #8 = $slc
/*28194*/         OPC_MoveParent,
/*28195*/         OPC_MoveChild, 10,
/*28197*/         OPC_RecordNode, // #9 = $tfe
/*28198*/         OPC_MoveParent,
/*28199*/         OPC_MoveChild, 11,
/*28201*/         OPC_RecordNode, // #10 = $lwe
/*28202*/         OPC_MoveParent,
/*28203*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28205*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28208*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28211*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28214*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28217*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28220*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28223*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28226*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28229*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4485:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28247*/       /*Scope*/ 68, /*->28316*/
/*28248*/         OPC_CheckChild1Type, MVT::v4i32,
/*28250*/         OPC_RecordChild2, // #1 = $rsrc
/*28251*/         OPC_RecordChild3, // #2 = $sampler
/*28252*/         OPC_RecordChild4, // #3 = $dmask
/*28253*/         OPC_RecordChild5, // #4 = $unorm
/*28254*/         OPC_RecordChild6, // #5 = $r128
/*28255*/         OPC_RecordChild7, // #6 = $da
/*28256*/         OPC_MoveChild, 8,
/*28258*/         OPC_RecordNode, // #7 = $glc
/*28259*/         OPC_MoveParent,
/*28260*/         OPC_MoveChild, 9,
/*28262*/         OPC_RecordNode, // #8 = $slc
/*28263*/         OPC_MoveParent,
/*28264*/         OPC_MoveChild, 10,
/*28266*/         OPC_RecordNode, // #9 = $tfe
/*28267*/         OPC_MoveParent,
/*28268*/         OPC_MoveChild, 11,
/*28270*/         OPC_RecordNode, // #10 = $lwe
/*28271*/         OPC_MoveParent,
/*28272*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28274*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28277*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28280*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28283*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28286*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28289*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28292*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28295*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28298*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4485:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28316*/       /*Scope*/ 68, /*->28385*/
/*28317*/         OPC_CheckChild1Type, MVT::v8i32,
/*28319*/         OPC_RecordChild2, // #1 = $rsrc
/*28320*/         OPC_RecordChild3, // #2 = $sampler
/*28321*/         OPC_RecordChild4, // #3 = $dmask
/*28322*/         OPC_RecordChild5, // #4 = $unorm
/*28323*/         OPC_RecordChild6, // #5 = $r128
/*28324*/         OPC_RecordChild7, // #6 = $da
/*28325*/         OPC_MoveChild, 8,
/*28327*/         OPC_RecordNode, // #7 = $glc
/*28328*/         OPC_MoveParent,
/*28329*/         OPC_MoveChild, 9,
/*28331*/         OPC_RecordNode, // #8 = $slc
/*28332*/         OPC_MoveParent,
/*28333*/         OPC_MoveChild, 10,
/*28335*/         OPC_RecordNode, // #9 = $tfe
/*28336*/         OPC_MoveParent,
/*28337*/         OPC_MoveChild, 11,
/*28339*/         OPC_RecordNode, // #10 = $lwe
/*28340*/         OPC_MoveParent,
/*28341*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28343*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28346*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28349*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28352*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28355*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28358*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28361*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28364*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28367*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4485:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28385*/       /*Scope*/ 68, /*->28454*/
/*28386*/         OPC_CheckChild1Type, MVT::v16i32,
/*28388*/         OPC_RecordChild2, // #1 = $rsrc
/*28389*/         OPC_RecordChild3, // #2 = $sampler
/*28390*/         OPC_RecordChild4, // #3 = $dmask
/*28391*/         OPC_RecordChild5, // #4 = $unorm
/*28392*/         OPC_RecordChild6, // #5 = $r128
/*28393*/         OPC_RecordChild7, // #6 = $da
/*28394*/         OPC_MoveChild, 8,
/*28396*/         OPC_RecordNode, // #7 = $glc
/*28397*/         OPC_MoveParent,
/*28398*/         OPC_MoveChild, 9,
/*28400*/         OPC_RecordNode, // #8 = $slc
/*28401*/         OPC_MoveParent,
/*28402*/         OPC_MoveChild, 10,
/*28404*/         OPC_RecordNode, // #9 = $tfe
/*28405*/         OPC_MoveParent,
/*28406*/         OPC_MoveChild, 11,
/*28408*/         OPC_RecordNode, // #10 = $lwe
/*28409*/         OPC_MoveParent,
/*28410*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28412*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28415*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28418*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28421*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28424*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28427*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28430*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28433*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28436*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4485:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28454*/       0, /*End of Scope*/
/*28455*/     /*Scope*/ 95|128,2/*351*/, /*->28808*/
/*28457*/       OPC_CheckChild0Integer, 6|128,35/*4486*/, 
/*28460*/       OPC_RecordChild1, // #0 = $addr
/*28461*/       OPC_Scope, 68, /*->28531*/ // 5 children in Scope
/*28463*/         OPC_CheckChild1Type, MVT::i32,
/*28465*/         OPC_RecordChild2, // #1 = $rsrc
/*28466*/         OPC_RecordChild3, // #2 = $sampler
/*28467*/         OPC_RecordChild4, // #3 = $dmask
/*28468*/         OPC_RecordChild5, // #4 = $unorm
/*28469*/         OPC_RecordChild6, // #5 = $r128
/*28470*/         OPC_RecordChild7, // #6 = $da
/*28471*/         OPC_MoveChild, 8,
/*28473*/         OPC_RecordNode, // #7 = $glc
/*28474*/         OPC_MoveParent,
/*28475*/         OPC_MoveChild, 9,
/*28477*/         OPC_RecordNode, // #8 = $slc
/*28478*/         OPC_MoveParent,
/*28479*/         OPC_MoveChild, 10,
/*28481*/         OPC_RecordNode, // #9 = $tfe
/*28482*/         OPC_MoveParent,
/*28483*/         OPC_MoveChild, 11,
/*28485*/         OPC_RecordNode, // #10 = $lwe
/*28486*/         OPC_MoveParent,
/*28487*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28489*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28492*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28495*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28498*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28501*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28504*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28507*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28510*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28513*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4486:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28531*/       /*Scope*/ 68, /*->28600*/
/*28532*/         OPC_CheckChild1Type, MVT::v2i32,
/*28534*/         OPC_RecordChild2, // #1 = $rsrc
/*28535*/         OPC_RecordChild3, // #2 = $sampler
/*28536*/         OPC_RecordChild4, // #3 = $dmask
/*28537*/         OPC_RecordChild5, // #4 = $unorm
/*28538*/         OPC_RecordChild6, // #5 = $r128
/*28539*/         OPC_RecordChild7, // #6 = $da
/*28540*/         OPC_MoveChild, 8,
/*28542*/         OPC_RecordNode, // #7 = $glc
/*28543*/         OPC_MoveParent,
/*28544*/         OPC_MoveChild, 9,
/*28546*/         OPC_RecordNode, // #8 = $slc
/*28547*/         OPC_MoveParent,
/*28548*/         OPC_MoveChild, 10,
/*28550*/         OPC_RecordNode, // #9 = $tfe
/*28551*/         OPC_MoveParent,
/*28552*/         OPC_MoveChild, 11,
/*28554*/         OPC_RecordNode, // #10 = $lwe
/*28555*/         OPC_MoveParent,
/*28556*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28558*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28561*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28564*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28567*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28570*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28573*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28576*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28579*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28582*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4486:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28600*/       /*Scope*/ 68, /*->28669*/
/*28601*/         OPC_CheckChild1Type, MVT::v4i32,
/*28603*/         OPC_RecordChild2, // #1 = $rsrc
/*28604*/         OPC_RecordChild3, // #2 = $sampler
/*28605*/         OPC_RecordChild4, // #3 = $dmask
/*28606*/         OPC_RecordChild5, // #4 = $unorm
/*28607*/         OPC_RecordChild6, // #5 = $r128
/*28608*/         OPC_RecordChild7, // #6 = $da
/*28609*/         OPC_MoveChild, 8,
/*28611*/         OPC_RecordNode, // #7 = $glc
/*28612*/         OPC_MoveParent,
/*28613*/         OPC_MoveChild, 9,
/*28615*/         OPC_RecordNode, // #8 = $slc
/*28616*/         OPC_MoveParent,
/*28617*/         OPC_MoveChild, 10,
/*28619*/         OPC_RecordNode, // #9 = $tfe
/*28620*/         OPC_MoveParent,
/*28621*/         OPC_MoveChild, 11,
/*28623*/         OPC_RecordNode, // #10 = $lwe
/*28624*/         OPC_MoveParent,
/*28625*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28627*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28630*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28633*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28636*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28639*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28642*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28645*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28648*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28651*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4486:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28669*/       /*Scope*/ 68, /*->28738*/
/*28670*/         OPC_CheckChild1Type, MVT::v8i32,
/*28672*/         OPC_RecordChild2, // #1 = $rsrc
/*28673*/         OPC_RecordChild3, // #2 = $sampler
/*28674*/         OPC_RecordChild4, // #3 = $dmask
/*28675*/         OPC_RecordChild5, // #4 = $unorm
/*28676*/         OPC_RecordChild6, // #5 = $r128
/*28677*/         OPC_RecordChild7, // #6 = $da
/*28678*/         OPC_MoveChild, 8,
/*28680*/         OPC_RecordNode, // #7 = $glc
/*28681*/         OPC_MoveParent,
/*28682*/         OPC_MoveChild, 9,
/*28684*/         OPC_RecordNode, // #8 = $slc
/*28685*/         OPC_MoveParent,
/*28686*/         OPC_MoveChild, 10,
/*28688*/         OPC_RecordNode, // #9 = $tfe
/*28689*/         OPC_MoveParent,
/*28690*/         OPC_MoveChild, 11,
/*28692*/         OPC_RecordNode, // #10 = $lwe
/*28693*/         OPC_MoveParent,
/*28694*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28696*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28699*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28702*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28705*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28708*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28711*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28714*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28717*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28720*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4486:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28738*/       /*Scope*/ 68, /*->28807*/
/*28739*/         OPC_CheckChild1Type, MVT::v16i32,
/*28741*/         OPC_RecordChild2, // #1 = $rsrc
/*28742*/         OPC_RecordChild3, // #2 = $sampler
/*28743*/         OPC_RecordChild4, // #3 = $dmask
/*28744*/         OPC_RecordChild5, // #4 = $unorm
/*28745*/         OPC_RecordChild6, // #5 = $r128
/*28746*/         OPC_RecordChild7, // #6 = $da
/*28747*/         OPC_MoveChild, 8,
/*28749*/         OPC_RecordNode, // #7 = $glc
/*28750*/         OPC_MoveParent,
/*28751*/         OPC_MoveChild, 9,
/*28753*/         OPC_RecordNode, // #8 = $slc
/*28754*/         OPC_MoveParent,
/*28755*/         OPC_MoveChild, 10,
/*28757*/         OPC_RecordNode, // #9 = $tfe
/*28758*/         OPC_MoveParent,
/*28759*/         OPC_MoveChild, 11,
/*28761*/         OPC_RecordNode, // #10 = $lwe
/*28762*/         OPC_MoveParent,
/*28763*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28765*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28768*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28771*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28774*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28777*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28780*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28783*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28786*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28789*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4486:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28807*/       0, /*End of Scope*/
/*28808*/     /*Scope*/ 95|128,2/*351*/, /*->29161*/
/*28810*/       OPC_CheckChild0Integer, 113|128,34/*4465*/, 
/*28813*/       OPC_RecordChild1, // #0 = $addr
/*28814*/       OPC_Scope, 68, /*->28884*/ // 5 children in Scope
/*28816*/         OPC_CheckChild1Type, MVT::i32,
/*28818*/         OPC_RecordChild2, // #1 = $rsrc
/*28819*/         OPC_RecordChild3, // #2 = $sampler
/*28820*/         OPC_RecordChild4, // #3 = $dmask
/*28821*/         OPC_RecordChild5, // #4 = $unorm
/*28822*/         OPC_RecordChild6, // #5 = $r128
/*28823*/         OPC_RecordChild7, // #6 = $da
/*28824*/         OPC_MoveChild, 8,
/*28826*/         OPC_RecordNode, // #7 = $glc
/*28827*/         OPC_MoveParent,
/*28828*/         OPC_MoveChild, 9,
/*28830*/         OPC_RecordNode, // #8 = $slc
/*28831*/         OPC_MoveParent,
/*28832*/         OPC_MoveChild, 10,
/*28834*/         OPC_RecordNode, // #9 = $tfe
/*28835*/         OPC_MoveParent,
/*28836*/         OPC_MoveChild, 11,
/*28838*/         OPC_RecordNode, // #10 = $lwe
/*28839*/         OPC_MoveParent,
/*28840*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28842*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28845*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28848*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28851*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28854*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28857*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28860*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28863*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28866*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4465:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28884*/       /*Scope*/ 68, /*->28953*/
/*28885*/         OPC_CheckChild1Type, MVT::v2i32,
/*28887*/         OPC_RecordChild2, // #1 = $rsrc
/*28888*/         OPC_RecordChild3, // #2 = $sampler
/*28889*/         OPC_RecordChild4, // #3 = $dmask
/*28890*/         OPC_RecordChild5, // #4 = $unorm
/*28891*/         OPC_RecordChild6, // #5 = $r128
/*28892*/         OPC_RecordChild7, // #6 = $da
/*28893*/         OPC_MoveChild, 8,
/*28895*/         OPC_RecordNode, // #7 = $glc
/*28896*/         OPC_MoveParent,
/*28897*/         OPC_MoveChild, 9,
/*28899*/         OPC_RecordNode, // #8 = $slc
/*28900*/         OPC_MoveParent,
/*28901*/         OPC_MoveChild, 10,
/*28903*/         OPC_RecordNode, // #9 = $tfe
/*28904*/         OPC_MoveParent,
/*28905*/         OPC_MoveChild, 11,
/*28907*/         OPC_RecordNode, // #10 = $lwe
/*28908*/         OPC_MoveParent,
/*28909*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28911*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28914*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28917*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28920*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28923*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28926*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28929*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28932*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28935*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4465:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28953*/       /*Scope*/ 68, /*->29022*/
/*28954*/         OPC_CheckChild1Type, MVT::v4i32,
/*28956*/         OPC_RecordChild2, // #1 = $rsrc
/*28957*/         OPC_RecordChild3, // #2 = $sampler
/*28958*/         OPC_RecordChild4, // #3 = $dmask
/*28959*/         OPC_RecordChild5, // #4 = $unorm
/*28960*/         OPC_RecordChild6, // #5 = $r128
/*28961*/         OPC_RecordChild7, // #6 = $da
/*28962*/         OPC_MoveChild, 8,
/*28964*/         OPC_RecordNode, // #7 = $glc
/*28965*/         OPC_MoveParent,
/*28966*/         OPC_MoveChild, 9,
/*28968*/         OPC_RecordNode, // #8 = $slc
/*28969*/         OPC_MoveParent,
/*28970*/         OPC_MoveChild, 10,
/*28972*/         OPC_RecordNode, // #9 = $tfe
/*28973*/         OPC_MoveParent,
/*28974*/         OPC_MoveChild, 11,
/*28976*/         OPC_RecordNode, // #10 = $lwe
/*28977*/         OPC_MoveParent,
/*28978*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28980*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28983*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28986*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28989*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28992*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28995*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28998*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29001*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29004*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4465:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29022*/       /*Scope*/ 68, /*->29091*/
/*29023*/         OPC_CheckChild1Type, MVT::v8i32,
/*29025*/         OPC_RecordChild2, // #1 = $rsrc
/*29026*/         OPC_RecordChild3, // #2 = $sampler
/*29027*/         OPC_RecordChild4, // #3 = $dmask
/*29028*/         OPC_RecordChild5, // #4 = $unorm
/*29029*/         OPC_RecordChild6, // #5 = $r128
/*29030*/         OPC_RecordChild7, // #6 = $da
/*29031*/         OPC_MoveChild, 8,
/*29033*/         OPC_RecordNode, // #7 = $glc
/*29034*/         OPC_MoveParent,
/*29035*/         OPC_MoveChild, 9,
/*29037*/         OPC_RecordNode, // #8 = $slc
/*29038*/         OPC_MoveParent,
/*29039*/         OPC_MoveChild, 10,
/*29041*/         OPC_RecordNode, // #9 = $tfe
/*29042*/         OPC_MoveParent,
/*29043*/         OPC_MoveChild, 11,
/*29045*/         OPC_RecordNode, // #10 = $lwe
/*29046*/         OPC_MoveParent,
/*29047*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29049*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29052*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29055*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29058*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29061*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29064*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29067*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29070*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29073*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4465:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29091*/       /*Scope*/ 68, /*->29160*/
/*29092*/         OPC_CheckChild1Type, MVT::v16i32,
/*29094*/         OPC_RecordChild2, // #1 = $rsrc
/*29095*/         OPC_RecordChild3, // #2 = $sampler
/*29096*/         OPC_RecordChild4, // #3 = $dmask
/*29097*/         OPC_RecordChild5, // #4 = $unorm
/*29098*/         OPC_RecordChild6, // #5 = $r128
/*29099*/         OPC_RecordChild7, // #6 = $da
/*29100*/         OPC_MoveChild, 8,
/*29102*/         OPC_RecordNode, // #7 = $glc
/*29103*/         OPC_MoveParent,
/*29104*/         OPC_MoveChild, 9,
/*29106*/         OPC_RecordNode, // #8 = $slc
/*29107*/         OPC_MoveParent,
/*29108*/         OPC_MoveChild, 10,
/*29110*/         OPC_RecordNode, // #9 = $tfe
/*29111*/         OPC_MoveParent,
/*29112*/         OPC_MoveChild, 11,
/*29114*/         OPC_RecordNode, // #10 = $lwe
/*29115*/         OPC_MoveParent,
/*29116*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29118*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29121*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29124*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29127*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29130*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29133*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29136*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29139*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29142*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4465:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29160*/       0, /*End of Scope*/
/*29161*/     /*Scope*/ 95|128,2/*351*/, /*->29514*/
/*29163*/       OPC_CheckChild0Integer, 122|128,34/*4474*/, 
/*29166*/       OPC_RecordChild1, // #0 = $addr
/*29167*/       OPC_Scope, 68, /*->29237*/ // 5 children in Scope
/*29169*/         OPC_CheckChild1Type, MVT::i32,
/*29171*/         OPC_RecordChild2, // #1 = $rsrc
/*29172*/         OPC_RecordChild3, // #2 = $sampler
/*29173*/         OPC_RecordChild4, // #3 = $dmask
/*29174*/         OPC_RecordChild5, // #4 = $unorm
/*29175*/         OPC_RecordChild6, // #5 = $r128
/*29176*/         OPC_RecordChild7, // #6 = $da
/*29177*/         OPC_MoveChild, 8,
/*29179*/         OPC_RecordNode, // #7 = $glc
/*29180*/         OPC_MoveParent,
/*29181*/         OPC_MoveChild, 9,
/*29183*/         OPC_RecordNode, // #8 = $slc
/*29184*/         OPC_MoveParent,
/*29185*/         OPC_MoveChild, 10,
/*29187*/         OPC_RecordNode, // #9 = $tfe
/*29188*/         OPC_MoveParent,
/*29189*/         OPC_MoveChild, 11,
/*29191*/         OPC_RecordNode, // #10 = $lwe
/*29192*/         OPC_MoveParent,
/*29193*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29195*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29198*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29201*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29204*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29207*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29210*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29213*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29216*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29219*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4474:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29237*/       /*Scope*/ 68, /*->29306*/
/*29238*/         OPC_CheckChild1Type, MVT::v2i32,
/*29240*/         OPC_RecordChild2, // #1 = $rsrc
/*29241*/         OPC_RecordChild3, // #2 = $sampler
/*29242*/         OPC_RecordChild4, // #3 = $dmask
/*29243*/         OPC_RecordChild5, // #4 = $unorm
/*29244*/         OPC_RecordChild6, // #5 = $r128
/*29245*/         OPC_RecordChild7, // #6 = $da
/*29246*/         OPC_MoveChild, 8,
/*29248*/         OPC_RecordNode, // #7 = $glc
/*29249*/         OPC_MoveParent,
/*29250*/         OPC_MoveChild, 9,
/*29252*/         OPC_RecordNode, // #8 = $slc
/*29253*/         OPC_MoveParent,
/*29254*/         OPC_MoveChild, 10,
/*29256*/         OPC_RecordNode, // #9 = $tfe
/*29257*/         OPC_MoveParent,
/*29258*/         OPC_MoveChild, 11,
/*29260*/         OPC_RecordNode, // #10 = $lwe
/*29261*/         OPC_MoveParent,
/*29262*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29264*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29267*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29270*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29273*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29276*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29279*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29282*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29285*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29288*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4474:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29306*/       /*Scope*/ 68, /*->29375*/
/*29307*/         OPC_CheckChild1Type, MVT::v4i32,
/*29309*/         OPC_RecordChild2, // #1 = $rsrc
/*29310*/         OPC_RecordChild3, // #2 = $sampler
/*29311*/         OPC_RecordChild4, // #3 = $dmask
/*29312*/         OPC_RecordChild5, // #4 = $unorm
/*29313*/         OPC_RecordChild6, // #5 = $r128
/*29314*/         OPC_RecordChild7, // #6 = $da
/*29315*/         OPC_MoveChild, 8,
/*29317*/         OPC_RecordNode, // #7 = $glc
/*29318*/         OPC_MoveParent,
/*29319*/         OPC_MoveChild, 9,
/*29321*/         OPC_RecordNode, // #8 = $slc
/*29322*/         OPC_MoveParent,
/*29323*/         OPC_MoveChild, 10,
/*29325*/         OPC_RecordNode, // #9 = $tfe
/*29326*/         OPC_MoveParent,
/*29327*/         OPC_MoveChild, 11,
/*29329*/         OPC_RecordNode, // #10 = $lwe
/*29330*/         OPC_MoveParent,
/*29331*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29333*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29336*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29339*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29342*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29345*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29348*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29351*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29354*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29357*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4474:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29375*/       /*Scope*/ 68, /*->29444*/
/*29376*/         OPC_CheckChild1Type, MVT::v8i32,
/*29378*/         OPC_RecordChild2, // #1 = $rsrc
/*29379*/         OPC_RecordChild3, // #2 = $sampler
/*29380*/         OPC_RecordChild4, // #3 = $dmask
/*29381*/         OPC_RecordChild5, // #4 = $unorm
/*29382*/         OPC_RecordChild6, // #5 = $r128
/*29383*/         OPC_RecordChild7, // #6 = $da
/*29384*/         OPC_MoveChild, 8,
/*29386*/         OPC_RecordNode, // #7 = $glc
/*29387*/         OPC_MoveParent,
/*29388*/         OPC_MoveChild, 9,
/*29390*/         OPC_RecordNode, // #8 = $slc
/*29391*/         OPC_MoveParent,
/*29392*/         OPC_MoveChild, 10,
/*29394*/         OPC_RecordNode, // #9 = $tfe
/*29395*/         OPC_MoveParent,
/*29396*/         OPC_MoveChild, 11,
/*29398*/         OPC_RecordNode, // #10 = $lwe
/*29399*/         OPC_MoveParent,
/*29400*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29402*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29405*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29408*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29411*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29414*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29417*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29420*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29423*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29426*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4474:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29444*/       /*Scope*/ 68, /*->29513*/
/*29445*/         OPC_CheckChild1Type, MVT::v16i32,
/*29447*/         OPC_RecordChild2, // #1 = $rsrc
/*29448*/         OPC_RecordChild3, // #2 = $sampler
/*29449*/         OPC_RecordChild4, // #3 = $dmask
/*29450*/         OPC_RecordChild5, // #4 = $unorm
/*29451*/         OPC_RecordChild6, // #5 = $r128
/*29452*/         OPC_RecordChild7, // #6 = $da
/*29453*/         OPC_MoveChild, 8,
/*29455*/         OPC_RecordNode, // #7 = $glc
/*29456*/         OPC_MoveParent,
/*29457*/         OPC_MoveChild, 9,
/*29459*/         OPC_RecordNode, // #8 = $slc
/*29460*/         OPC_MoveParent,
/*29461*/         OPC_MoveChild, 10,
/*29463*/         OPC_RecordNode, // #9 = $tfe
/*29464*/         OPC_MoveParent,
/*29465*/         OPC_MoveChild, 11,
/*29467*/         OPC_RecordNode, // #10 = $lwe
/*29468*/         OPC_MoveParent,
/*29469*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29471*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29474*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29477*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29480*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29483*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29486*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29489*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29492*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29495*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4474:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29513*/       0, /*End of Scope*/
/*29514*/     /*Scope*/ 95|128,2/*351*/, /*->29867*/
/*29516*/       OPC_CheckChild0Integer, 124|128,34/*4476*/, 
/*29519*/       OPC_RecordChild1, // #0 = $addr
/*29520*/       OPC_Scope, 68, /*->29590*/ // 5 children in Scope
/*29522*/         OPC_CheckChild1Type, MVT::i32,
/*29524*/         OPC_RecordChild2, // #1 = $rsrc
/*29525*/         OPC_RecordChild3, // #2 = $sampler
/*29526*/         OPC_RecordChild4, // #3 = $dmask
/*29527*/         OPC_RecordChild5, // #4 = $unorm
/*29528*/         OPC_RecordChild6, // #5 = $r128
/*29529*/         OPC_RecordChild7, // #6 = $da
/*29530*/         OPC_MoveChild, 8,
/*29532*/         OPC_RecordNode, // #7 = $glc
/*29533*/         OPC_MoveParent,
/*29534*/         OPC_MoveChild, 9,
/*29536*/         OPC_RecordNode, // #8 = $slc
/*29537*/         OPC_MoveParent,
/*29538*/         OPC_MoveChild, 10,
/*29540*/         OPC_RecordNode, // #9 = $tfe
/*29541*/         OPC_MoveParent,
/*29542*/         OPC_MoveChild, 11,
/*29544*/         OPC_RecordNode, // #10 = $lwe
/*29545*/         OPC_MoveParent,
/*29546*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29548*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29551*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29554*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29557*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29560*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29563*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29566*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29569*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29572*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4476:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29590*/       /*Scope*/ 68, /*->29659*/
/*29591*/         OPC_CheckChild1Type, MVT::v2i32,
/*29593*/         OPC_RecordChild2, // #1 = $rsrc
/*29594*/         OPC_RecordChild3, // #2 = $sampler
/*29595*/         OPC_RecordChild4, // #3 = $dmask
/*29596*/         OPC_RecordChild5, // #4 = $unorm
/*29597*/         OPC_RecordChild6, // #5 = $r128
/*29598*/         OPC_RecordChild7, // #6 = $da
/*29599*/         OPC_MoveChild, 8,
/*29601*/         OPC_RecordNode, // #7 = $glc
/*29602*/         OPC_MoveParent,
/*29603*/         OPC_MoveChild, 9,
/*29605*/         OPC_RecordNode, // #8 = $slc
/*29606*/         OPC_MoveParent,
/*29607*/         OPC_MoveChild, 10,
/*29609*/         OPC_RecordNode, // #9 = $tfe
/*29610*/         OPC_MoveParent,
/*29611*/         OPC_MoveChild, 11,
/*29613*/         OPC_RecordNode, // #10 = $lwe
/*29614*/         OPC_MoveParent,
/*29615*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29617*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29620*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29623*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29626*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29629*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29632*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29635*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29638*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29641*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4476:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29659*/       /*Scope*/ 68, /*->29728*/
/*29660*/         OPC_CheckChild1Type, MVT::v4i32,
/*29662*/         OPC_RecordChild2, // #1 = $rsrc
/*29663*/         OPC_RecordChild3, // #2 = $sampler
/*29664*/         OPC_RecordChild4, // #3 = $dmask
/*29665*/         OPC_RecordChild5, // #4 = $unorm
/*29666*/         OPC_RecordChild6, // #5 = $r128
/*29667*/         OPC_RecordChild7, // #6 = $da
/*29668*/         OPC_MoveChild, 8,
/*29670*/         OPC_RecordNode, // #7 = $glc
/*29671*/         OPC_MoveParent,
/*29672*/         OPC_MoveChild, 9,
/*29674*/         OPC_RecordNode, // #8 = $slc
/*29675*/         OPC_MoveParent,
/*29676*/         OPC_MoveChild, 10,
/*29678*/         OPC_RecordNode, // #9 = $tfe
/*29679*/         OPC_MoveParent,
/*29680*/         OPC_MoveChild, 11,
/*29682*/         OPC_RecordNode, // #10 = $lwe
/*29683*/         OPC_MoveParent,
/*29684*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29686*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29689*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29692*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29695*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29698*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29701*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29704*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29707*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29710*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4476:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29728*/       /*Scope*/ 68, /*->29797*/
/*29729*/         OPC_CheckChild1Type, MVT::v8i32,
/*29731*/         OPC_RecordChild2, // #1 = $rsrc
/*29732*/         OPC_RecordChild3, // #2 = $sampler
/*29733*/         OPC_RecordChild4, // #3 = $dmask
/*29734*/         OPC_RecordChild5, // #4 = $unorm
/*29735*/         OPC_RecordChild6, // #5 = $r128
/*29736*/         OPC_RecordChild7, // #6 = $da
/*29737*/         OPC_MoveChild, 8,
/*29739*/         OPC_RecordNode, // #7 = $glc
/*29740*/         OPC_MoveParent,
/*29741*/         OPC_MoveChild, 9,
/*29743*/         OPC_RecordNode, // #8 = $slc
/*29744*/         OPC_MoveParent,
/*29745*/         OPC_MoveChild, 10,
/*29747*/         OPC_RecordNode, // #9 = $tfe
/*29748*/         OPC_MoveParent,
/*29749*/         OPC_MoveChild, 11,
/*29751*/         OPC_RecordNode, // #10 = $lwe
/*29752*/         OPC_MoveParent,
/*29753*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29755*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29758*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29761*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29764*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29767*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29770*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29773*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29776*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29779*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4476:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29797*/       /*Scope*/ 68, /*->29866*/
/*29798*/         OPC_CheckChild1Type, MVT::v16i32,
/*29800*/         OPC_RecordChild2, // #1 = $rsrc
/*29801*/         OPC_RecordChild3, // #2 = $sampler
/*29802*/         OPC_RecordChild4, // #3 = $dmask
/*29803*/         OPC_RecordChild5, // #4 = $unorm
/*29804*/         OPC_RecordChild6, // #5 = $r128
/*29805*/         OPC_RecordChild7, // #6 = $da
/*29806*/         OPC_MoveChild, 8,
/*29808*/         OPC_RecordNode, // #7 = $glc
/*29809*/         OPC_MoveParent,
/*29810*/         OPC_MoveChild, 9,
/*29812*/         OPC_RecordNode, // #8 = $slc
/*29813*/         OPC_MoveParent,
/*29814*/         OPC_MoveChild, 10,
/*29816*/         OPC_RecordNode, // #9 = $tfe
/*29817*/         OPC_MoveParent,
/*29818*/         OPC_MoveChild, 11,
/*29820*/         OPC_RecordNode, // #10 = $lwe
/*29821*/         OPC_MoveParent,
/*29822*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29824*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29827*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29830*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29833*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29836*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29839*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29842*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29845*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29848*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4476:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29866*/       0, /*End of Scope*/
/*29867*/     /*Scope*/ 95|128,2/*351*/, /*->30220*/
/*29869*/       OPC_CheckChild0Integer, 125|128,34/*4477*/, 
/*29872*/       OPC_RecordChild1, // #0 = $addr
/*29873*/       OPC_Scope, 68, /*->29943*/ // 5 children in Scope
/*29875*/         OPC_CheckChild1Type, MVT::i32,
/*29877*/         OPC_RecordChild2, // #1 = $rsrc
/*29878*/         OPC_RecordChild3, // #2 = $sampler
/*29879*/         OPC_RecordChild4, // #3 = $dmask
/*29880*/         OPC_RecordChild5, // #4 = $unorm
/*29881*/         OPC_RecordChild6, // #5 = $r128
/*29882*/         OPC_RecordChild7, // #6 = $da
/*29883*/         OPC_MoveChild, 8,
/*29885*/         OPC_RecordNode, // #7 = $glc
/*29886*/         OPC_MoveParent,
/*29887*/         OPC_MoveChild, 9,
/*29889*/         OPC_RecordNode, // #8 = $slc
/*29890*/         OPC_MoveParent,
/*29891*/         OPC_MoveChild, 10,
/*29893*/         OPC_RecordNode, // #9 = $tfe
/*29894*/         OPC_MoveParent,
/*29895*/         OPC_MoveChild, 11,
/*29897*/         OPC_RecordNode, // #10 = $lwe
/*29898*/         OPC_MoveParent,
/*29899*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29901*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29904*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29907*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29910*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29913*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29916*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29919*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29922*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29925*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4477:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29943*/       /*Scope*/ 68, /*->30012*/
/*29944*/         OPC_CheckChild1Type, MVT::v2i32,
/*29946*/         OPC_RecordChild2, // #1 = $rsrc
/*29947*/         OPC_RecordChild3, // #2 = $sampler
/*29948*/         OPC_RecordChild4, // #3 = $dmask
/*29949*/         OPC_RecordChild5, // #4 = $unorm
/*29950*/         OPC_RecordChild6, // #5 = $r128
/*29951*/         OPC_RecordChild7, // #6 = $da
/*29952*/         OPC_MoveChild, 8,
/*29954*/         OPC_RecordNode, // #7 = $glc
/*29955*/         OPC_MoveParent,
/*29956*/         OPC_MoveChild, 9,
/*29958*/         OPC_RecordNode, // #8 = $slc
/*29959*/         OPC_MoveParent,
/*29960*/         OPC_MoveChild, 10,
/*29962*/         OPC_RecordNode, // #9 = $tfe
/*29963*/         OPC_MoveParent,
/*29964*/         OPC_MoveChild, 11,
/*29966*/         OPC_RecordNode, // #10 = $lwe
/*29967*/         OPC_MoveParent,
/*29968*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29970*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29973*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29976*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29979*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29982*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29985*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29988*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29991*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29994*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4477:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30012*/       /*Scope*/ 68, /*->30081*/
/*30013*/         OPC_CheckChild1Type, MVT::v4i32,
/*30015*/         OPC_RecordChild2, // #1 = $rsrc
/*30016*/         OPC_RecordChild3, // #2 = $sampler
/*30017*/         OPC_RecordChild4, // #3 = $dmask
/*30018*/         OPC_RecordChild5, // #4 = $unorm
/*30019*/         OPC_RecordChild6, // #5 = $r128
/*30020*/         OPC_RecordChild7, // #6 = $da
/*30021*/         OPC_MoveChild, 8,
/*30023*/         OPC_RecordNode, // #7 = $glc
/*30024*/         OPC_MoveParent,
/*30025*/         OPC_MoveChild, 9,
/*30027*/         OPC_RecordNode, // #8 = $slc
/*30028*/         OPC_MoveParent,
/*30029*/         OPC_MoveChild, 10,
/*30031*/         OPC_RecordNode, // #9 = $tfe
/*30032*/         OPC_MoveParent,
/*30033*/         OPC_MoveChild, 11,
/*30035*/         OPC_RecordNode, // #10 = $lwe
/*30036*/         OPC_MoveParent,
/*30037*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30039*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30042*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30045*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30048*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30051*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30054*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30057*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30060*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30063*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4477:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30081*/       /*Scope*/ 68, /*->30150*/
/*30082*/         OPC_CheckChild1Type, MVT::v8i32,
/*30084*/         OPC_RecordChild2, // #1 = $rsrc
/*30085*/         OPC_RecordChild3, // #2 = $sampler
/*30086*/         OPC_RecordChild4, // #3 = $dmask
/*30087*/         OPC_RecordChild5, // #4 = $unorm
/*30088*/         OPC_RecordChild6, // #5 = $r128
/*30089*/         OPC_RecordChild7, // #6 = $da
/*30090*/         OPC_MoveChild, 8,
/*30092*/         OPC_RecordNode, // #7 = $glc
/*30093*/         OPC_MoveParent,
/*30094*/         OPC_MoveChild, 9,
/*30096*/         OPC_RecordNode, // #8 = $slc
/*30097*/         OPC_MoveParent,
/*30098*/         OPC_MoveChild, 10,
/*30100*/         OPC_RecordNode, // #9 = $tfe
/*30101*/         OPC_MoveParent,
/*30102*/         OPC_MoveChild, 11,
/*30104*/         OPC_RecordNode, // #10 = $lwe
/*30105*/         OPC_MoveParent,
/*30106*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30108*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30111*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30114*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30117*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30120*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30123*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30126*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30129*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30132*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4477:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30150*/       /*Scope*/ 68, /*->30219*/
/*30151*/         OPC_CheckChild1Type, MVT::v16i32,
/*30153*/         OPC_RecordChild2, // #1 = $rsrc
/*30154*/         OPC_RecordChild3, // #2 = $sampler
/*30155*/         OPC_RecordChild4, // #3 = $dmask
/*30156*/         OPC_RecordChild5, // #4 = $unorm
/*30157*/         OPC_RecordChild6, // #5 = $r128
/*30158*/         OPC_RecordChild7, // #6 = $da
/*30159*/         OPC_MoveChild, 8,
/*30161*/         OPC_RecordNode, // #7 = $glc
/*30162*/         OPC_MoveParent,
/*30163*/         OPC_MoveChild, 9,
/*30165*/         OPC_RecordNode, // #8 = $slc
/*30166*/         OPC_MoveParent,
/*30167*/         OPC_MoveChild, 10,
/*30169*/         OPC_RecordNode, // #9 = $tfe
/*30170*/         OPC_MoveParent,
/*30171*/         OPC_MoveChild, 11,
/*30173*/         OPC_RecordNode, // #10 = $lwe
/*30174*/         OPC_MoveParent,
/*30175*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30177*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30180*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30183*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30186*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30189*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30192*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30195*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30198*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30201*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4477:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30219*/       0, /*End of Scope*/
/*30220*/     /*Scope*/ 95|128,2/*351*/, /*->30573*/
/*30222*/       OPC_CheckChild0Integer, 0|128,35/*4480*/, 
/*30225*/       OPC_RecordChild1, // #0 = $addr
/*30226*/       OPC_Scope, 68, /*->30296*/ // 5 children in Scope
/*30228*/         OPC_CheckChild1Type, MVT::i32,
/*30230*/         OPC_RecordChild2, // #1 = $rsrc
/*30231*/         OPC_RecordChild3, // #2 = $sampler
/*30232*/         OPC_RecordChild4, // #3 = $dmask
/*30233*/         OPC_RecordChild5, // #4 = $unorm
/*30234*/         OPC_RecordChild6, // #5 = $r128
/*30235*/         OPC_RecordChild7, // #6 = $da
/*30236*/         OPC_MoveChild, 8,
/*30238*/         OPC_RecordNode, // #7 = $glc
/*30239*/         OPC_MoveParent,
/*30240*/         OPC_MoveChild, 9,
/*30242*/         OPC_RecordNode, // #8 = $slc
/*30243*/         OPC_MoveParent,
/*30244*/         OPC_MoveChild, 10,
/*30246*/         OPC_RecordNode, // #9 = $tfe
/*30247*/         OPC_MoveParent,
/*30248*/         OPC_MoveChild, 11,
/*30250*/         OPC_RecordNode, // #10 = $lwe
/*30251*/         OPC_MoveParent,
/*30252*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30254*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30257*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30260*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30263*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30266*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30269*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30272*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30275*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30278*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4480:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30296*/       /*Scope*/ 68, /*->30365*/
/*30297*/         OPC_CheckChild1Type, MVT::v2i32,
/*30299*/         OPC_RecordChild2, // #1 = $rsrc
/*30300*/         OPC_RecordChild3, // #2 = $sampler
/*30301*/         OPC_RecordChild4, // #3 = $dmask
/*30302*/         OPC_RecordChild5, // #4 = $unorm
/*30303*/         OPC_RecordChild6, // #5 = $r128
/*30304*/         OPC_RecordChild7, // #6 = $da
/*30305*/         OPC_MoveChild, 8,
/*30307*/         OPC_RecordNode, // #7 = $glc
/*30308*/         OPC_MoveParent,
/*30309*/         OPC_MoveChild, 9,
/*30311*/         OPC_RecordNode, // #8 = $slc
/*30312*/         OPC_MoveParent,
/*30313*/         OPC_MoveChild, 10,
/*30315*/         OPC_RecordNode, // #9 = $tfe
/*30316*/         OPC_MoveParent,
/*30317*/         OPC_MoveChild, 11,
/*30319*/         OPC_RecordNode, // #10 = $lwe
/*30320*/         OPC_MoveParent,
/*30321*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30323*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30326*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30329*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30332*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30335*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30338*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30341*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30344*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30347*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4480:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30365*/       /*Scope*/ 68, /*->30434*/
/*30366*/         OPC_CheckChild1Type, MVT::v4i32,
/*30368*/         OPC_RecordChild2, // #1 = $rsrc
/*30369*/         OPC_RecordChild3, // #2 = $sampler
/*30370*/         OPC_RecordChild4, // #3 = $dmask
/*30371*/         OPC_RecordChild5, // #4 = $unorm
/*30372*/         OPC_RecordChild6, // #5 = $r128
/*30373*/         OPC_RecordChild7, // #6 = $da
/*30374*/         OPC_MoveChild, 8,
/*30376*/         OPC_RecordNode, // #7 = $glc
/*30377*/         OPC_MoveParent,
/*30378*/         OPC_MoveChild, 9,
/*30380*/         OPC_RecordNode, // #8 = $slc
/*30381*/         OPC_MoveParent,
/*30382*/         OPC_MoveChild, 10,
/*30384*/         OPC_RecordNode, // #9 = $tfe
/*30385*/         OPC_MoveParent,
/*30386*/         OPC_MoveChild, 11,
/*30388*/         OPC_RecordNode, // #10 = $lwe
/*30389*/         OPC_MoveParent,
/*30390*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30392*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30395*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30398*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30401*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30404*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30407*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30410*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30413*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30416*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4480:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30434*/       /*Scope*/ 68, /*->30503*/
/*30435*/         OPC_CheckChild1Type, MVT::v8i32,
/*30437*/         OPC_RecordChild2, // #1 = $rsrc
/*30438*/         OPC_RecordChild3, // #2 = $sampler
/*30439*/         OPC_RecordChild4, // #3 = $dmask
/*30440*/         OPC_RecordChild5, // #4 = $unorm
/*30441*/         OPC_RecordChild6, // #5 = $r128
/*30442*/         OPC_RecordChild7, // #6 = $da
/*30443*/         OPC_MoveChild, 8,
/*30445*/         OPC_RecordNode, // #7 = $glc
/*30446*/         OPC_MoveParent,
/*30447*/         OPC_MoveChild, 9,
/*30449*/         OPC_RecordNode, // #8 = $slc
/*30450*/         OPC_MoveParent,
/*30451*/         OPC_MoveChild, 10,
/*30453*/         OPC_RecordNode, // #9 = $tfe
/*30454*/         OPC_MoveParent,
/*30455*/         OPC_MoveChild, 11,
/*30457*/         OPC_RecordNode, // #10 = $lwe
/*30458*/         OPC_MoveParent,
/*30459*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30461*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30464*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30467*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30470*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30473*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30476*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30479*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30482*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30485*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4480:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30503*/       /*Scope*/ 68, /*->30572*/
/*30504*/         OPC_CheckChild1Type, MVT::v16i32,
/*30506*/         OPC_RecordChild2, // #1 = $rsrc
/*30507*/         OPC_RecordChild3, // #2 = $sampler
/*30508*/         OPC_RecordChild4, // #3 = $dmask
/*30509*/         OPC_RecordChild5, // #4 = $unorm
/*30510*/         OPC_RecordChild6, // #5 = $r128
/*30511*/         OPC_RecordChild7, // #6 = $da
/*30512*/         OPC_MoveChild, 8,
/*30514*/         OPC_RecordNode, // #7 = $glc
/*30515*/         OPC_MoveParent,
/*30516*/         OPC_MoveChild, 9,
/*30518*/         OPC_RecordNode, // #8 = $slc
/*30519*/         OPC_MoveParent,
/*30520*/         OPC_MoveChild, 10,
/*30522*/         OPC_RecordNode, // #9 = $tfe
/*30523*/         OPC_MoveParent,
/*30524*/         OPC_MoveChild, 11,
/*30526*/         OPC_RecordNode, // #10 = $lwe
/*30527*/         OPC_MoveParent,
/*30528*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30530*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30533*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30536*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30539*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30542*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30545*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30548*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30551*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30554*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4480:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30572*/       0, /*End of Scope*/
/*30573*/     /*Scope*/ 95|128,2/*351*/, /*->30926*/
/*30575*/       OPC_CheckChild0Integer, 114|128,34/*4466*/, 
/*30578*/       OPC_RecordChild1, // #0 = $addr
/*30579*/       OPC_Scope, 68, /*->30649*/ // 5 children in Scope
/*30581*/         OPC_CheckChild1Type, MVT::i32,
/*30583*/         OPC_RecordChild2, // #1 = $rsrc
/*30584*/         OPC_RecordChild3, // #2 = $sampler
/*30585*/         OPC_RecordChild4, // #3 = $dmask
/*30586*/         OPC_RecordChild5, // #4 = $unorm
/*30587*/         OPC_RecordChild6, // #5 = $r128
/*30588*/         OPC_RecordChild7, // #6 = $da
/*30589*/         OPC_MoveChild, 8,
/*30591*/         OPC_RecordNode, // #7 = $glc
/*30592*/         OPC_MoveParent,
/*30593*/         OPC_MoveChild, 9,
/*30595*/         OPC_RecordNode, // #8 = $slc
/*30596*/         OPC_MoveParent,
/*30597*/         OPC_MoveChild, 10,
/*30599*/         OPC_RecordNode, // #9 = $tfe
/*30600*/         OPC_MoveParent,
/*30601*/         OPC_MoveChild, 11,
/*30603*/         OPC_RecordNode, // #10 = $lwe
/*30604*/         OPC_MoveParent,
/*30605*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30607*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30610*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30613*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30616*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30619*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30622*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30625*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30628*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30631*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4466:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30649*/       /*Scope*/ 68, /*->30718*/
/*30650*/         OPC_CheckChild1Type, MVT::v2i32,
/*30652*/         OPC_RecordChild2, // #1 = $rsrc
/*30653*/         OPC_RecordChild3, // #2 = $sampler
/*30654*/         OPC_RecordChild4, // #3 = $dmask
/*30655*/         OPC_RecordChild5, // #4 = $unorm
/*30656*/         OPC_RecordChild6, // #5 = $r128
/*30657*/         OPC_RecordChild7, // #6 = $da
/*30658*/         OPC_MoveChild, 8,
/*30660*/         OPC_RecordNode, // #7 = $glc
/*30661*/         OPC_MoveParent,
/*30662*/         OPC_MoveChild, 9,
/*30664*/         OPC_RecordNode, // #8 = $slc
/*30665*/         OPC_MoveParent,
/*30666*/         OPC_MoveChild, 10,
/*30668*/         OPC_RecordNode, // #9 = $tfe
/*30669*/         OPC_MoveParent,
/*30670*/         OPC_MoveChild, 11,
/*30672*/         OPC_RecordNode, // #10 = $lwe
/*30673*/         OPC_MoveParent,
/*30674*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30676*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30679*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30682*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30685*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30688*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30691*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30694*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30697*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30700*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4466:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30718*/       /*Scope*/ 68, /*->30787*/
/*30719*/         OPC_CheckChild1Type, MVT::v4i32,
/*30721*/         OPC_RecordChild2, // #1 = $rsrc
/*30722*/         OPC_RecordChild3, // #2 = $sampler
/*30723*/         OPC_RecordChild4, // #3 = $dmask
/*30724*/         OPC_RecordChild5, // #4 = $unorm
/*30725*/         OPC_RecordChild6, // #5 = $r128
/*30726*/         OPC_RecordChild7, // #6 = $da
/*30727*/         OPC_MoveChild, 8,
/*30729*/         OPC_RecordNode, // #7 = $glc
/*30730*/         OPC_MoveParent,
/*30731*/         OPC_MoveChild, 9,
/*30733*/         OPC_RecordNode, // #8 = $slc
/*30734*/         OPC_MoveParent,
/*30735*/         OPC_MoveChild, 10,
/*30737*/         OPC_RecordNode, // #9 = $tfe
/*30738*/         OPC_MoveParent,
/*30739*/         OPC_MoveChild, 11,
/*30741*/         OPC_RecordNode, // #10 = $lwe
/*30742*/         OPC_MoveParent,
/*30743*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30745*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30748*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30751*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30754*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30757*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30760*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30763*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30766*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30769*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4466:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30787*/       /*Scope*/ 68, /*->30856*/
/*30788*/         OPC_CheckChild1Type, MVT::v8i32,
/*30790*/         OPC_RecordChild2, // #1 = $rsrc
/*30791*/         OPC_RecordChild3, // #2 = $sampler
/*30792*/         OPC_RecordChild4, // #3 = $dmask
/*30793*/         OPC_RecordChild5, // #4 = $unorm
/*30794*/         OPC_RecordChild6, // #5 = $r128
/*30795*/         OPC_RecordChild7, // #6 = $da
/*30796*/         OPC_MoveChild, 8,
/*30798*/         OPC_RecordNode, // #7 = $glc
/*30799*/         OPC_MoveParent,
/*30800*/         OPC_MoveChild, 9,
/*30802*/         OPC_RecordNode, // #8 = $slc
/*30803*/         OPC_MoveParent,
/*30804*/         OPC_MoveChild, 10,
/*30806*/         OPC_RecordNode, // #9 = $tfe
/*30807*/         OPC_MoveParent,
/*30808*/         OPC_MoveChild, 11,
/*30810*/         OPC_RecordNode, // #10 = $lwe
/*30811*/         OPC_MoveParent,
/*30812*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30814*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30817*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30820*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30823*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30826*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30829*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30832*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30835*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30838*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4466:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30856*/       /*Scope*/ 68, /*->30925*/
/*30857*/         OPC_CheckChild1Type, MVT::v16i32,
/*30859*/         OPC_RecordChild2, // #1 = $rsrc
/*30860*/         OPC_RecordChild3, // #2 = $sampler
/*30861*/         OPC_RecordChild4, // #3 = $dmask
/*30862*/         OPC_RecordChild5, // #4 = $unorm
/*30863*/         OPC_RecordChild6, // #5 = $r128
/*30864*/         OPC_RecordChild7, // #6 = $da
/*30865*/         OPC_MoveChild, 8,
/*30867*/         OPC_RecordNode, // #7 = $glc
/*30868*/         OPC_MoveParent,
/*30869*/         OPC_MoveChild, 9,
/*30871*/         OPC_RecordNode, // #8 = $slc
/*30872*/         OPC_MoveParent,
/*30873*/         OPC_MoveChild, 10,
/*30875*/         OPC_RecordNode, // #9 = $tfe
/*30876*/         OPC_MoveParent,
/*30877*/         OPC_MoveChild, 11,
/*30879*/         OPC_RecordNode, // #10 = $lwe
/*30880*/         OPC_MoveParent,
/*30881*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30883*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30886*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30889*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30892*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30895*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30898*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30901*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30904*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30907*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4466:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30925*/       0, /*End of Scope*/
/*30926*/     /*Scope*/ 95|128,2/*351*/, /*->31279*/
/*30928*/       OPC_CheckChild0Integer, 115|128,34/*4467*/, 
/*30931*/       OPC_RecordChild1, // #0 = $addr
/*30932*/       OPC_Scope, 68, /*->31002*/ // 5 children in Scope
/*30934*/         OPC_CheckChild1Type, MVT::i32,
/*30936*/         OPC_RecordChild2, // #1 = $rsrc
/*30937*/         OPC_RecordChild3, // #2 = $sampler
/*30938*/         OPC_RecordChild4, // #3 = $dmask
/*30939*/         OPC_RecordChild5, // #4 = $unorm
/*30940*/         OPC_RecordChild6, // #5 = $r128
/*30941*/         OPC_RecordChild7, // #6 = $da
/*30942*/         OPC_MoveChild, 8,
/*30944*/         OPC_RecordNode, // #7 = $glc
/*30945*/         OPC_MoveParent,
/*30946*/         OPC_MoveChild, 9,
/*30948*/         OPC_RecordNode, // #8 = $slc
/*30949*/         OPC_MoveParent,
/*30950*/         OPC_MoveChild, 10,
/*30952*/         OPC_RecordNode, // #9 = $tfe
/*30953*/         OPC_MoveParent,
/*30954*/         OPC_MoveChild, 11,
/*30956*/         OPC_RecordNode, // #10 = $lwe
/*30957*/         OPC_MoveParent,
/*30958*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30960*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30963*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30966*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30969*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30972*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30975*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30978*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30981*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30984*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4467:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31002*/       /*Scope*/ 68, /*->31071*/
/*31003*/         OPC_CheckChild1Type, MVT::v2i32,
/*31005*/         OPC_RecordChild2, // #1 = $rsrc
/*31006*/         OPC_RecordChild3, // #2 = $sampler
/*31007*/         OPC_RecordChild4, // #3 = $dmask
/*31008*/         OPC_RecordChild5, // #4 = $unorm
/*31009*/         OPC_RecordChild6, // #5 = $r128
/*31010*/         OPC_RecordChild7, // #6 = $da
/*31011*/         OPC_MoveChild, 8,
/*31013*/         OPC_RecordNode, // #7 = $glc
/*31014*/         OPC_MoveParent,
/*31015*/         OPC_MoveChild, 9,
/*31017*/         OPC_RecordNode, // #8 = $slc
/*31018*/         OPC_MoveParent,
/*31019*/         OPC_MoveChild, 10,
/*31021*/         OPC_RecordNode, // #9 = $tfe
/*31022*/         OPC_MoveParent,
/*31023*/         OPC_MoveChild, 11,
/*31025*/         OPC_RecordNode, // #10 = $lwe
/*31026*/         OPC_MoveParent,
/*31027*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31029*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31032*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31035*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31038*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31041*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31044*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31047*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31050*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31053*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4467:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31071*/       /*Scope*/ 68, /*->31140*/
/*31072*/         OPC_CheckChild1Type, MVT::v4i32,
/*31074*/         OPC_RecordChild2, // #1 = $rsrc
/*31075*/         OPC_RecordChild3, // #2 = $sampler
/*31076*/         OPC_RecordChild4, // #3 = $dmask
/*31077*/         OPC_RecordChild5, // #4 = $unorm
/*31078*/         OPC_RecordChild6, // #5 = $r128
/*31079*/         OPC_RecordChild7, // #6 = $da
/*31080*/         OPC_MoveChild, 8,
/*31082*/         OPC_RecordNode, // #7 = $glc
/*31083*/         OPC_MoveParent,
/*31084*/         OPC_MoveChild, 9,
/*31086*/         OPC_RecordNode, // #8 = $slc
/*31087*/         OPC_MoveParent,
/*31088*/         OPC_MoveChild, 10,
/*31090*/         OPC_RecordNode, // #9 = $tfe
/*31091*/         OPC_MoveParent,
/*31092*/         OPC_MoveChild, 11,
/*31094*/         OPC_RecordNode, // #10 = $lwe
/*31095*/         OPC_MoveParent,
/*31096*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31098*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31101*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31104*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31107*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31110*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31113*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31116*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31119*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31122*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4467:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31140*/       /*Scope*/ 68, /*->31209*/
/*31141*/         OPC_CheckChild1Type, MVT::v8i32,
/*31143*/         OPC_RecordChild2, // #1 = $rsrc
/*31144*/         OPC_RecordChild3, // #2 = $sampler
/*31145*/         OPC_RecordChild4, // #3 = $dmask
/*31146*/         OPC_RecordChild5, // #4 = $unorm
/*31147*/         OPC_RecordChild6, // #5 = $r128
/*31148*/         OPC_RecordChild7, // #6 = $da
/*31149*/         OPC_MoveChild, 8,
/*31151*/         OPC_RecordNode, // #7 = $glc
/*31152*/         OPC_MoveParent,
/*31153*/         OPC_MoveChild, 9,
/*31155*/         OPC_RecordNode, // #8 = $slc
/*31156*/         OPC_MoveParent,
/*31157*/         OPC_MoveChild, 10,
/*31159*/         OPC_RecordNode, // #9 = $tfe
/*31160*/         OPC_MoveParent,
/*31161*/         OPC_MoveChild, 11,
/*31163*/         OPC_RecordNode, // #10 = $lwe
/*31164*/         OPC_MoveParent,
/*31165*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31167*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31170*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31173*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31176*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31179*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31182*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31185*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31188*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31191*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4467:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31209*/       /*Scope*/ 68, /*->31278*/
/*31210*/         OPC_CheckChild1Type, MVT::v16i32,
/*31212*/         OPC_RecordChild2, // #1 = $rsrc
/*31213*/         OPC_RecordChild3, // #2 = $sampler
/*31214*/         OPC_RecordChild4, // #3 = $dmask
/*31215*/         OPC_RecordChild5, // #4 = $unorm
/*31216*/         OPC_RecordChild6, // #5 = $r128
/*31217*/         OPC_RecordChild7, // #6 = $da
/*31218*/         OPC_MoveChild, 8,
/*31220*/         OPC_RecordNode, // #7 = $glc
/*31221*/         OPC_MoveParent,
/*31222*/         OPC_MoveChild, 9,
/*31224*/         OPC_RecordNode, // #8 = $slc
/*31225*/         OPC_MoveParent,
/*31226*/         OPC_MoveChild, 10,
/*31228*/         OPC_RecordNode, // #9 = $tfe
/*31229*/         OPC_MoveParent,
/*31230*/         OPC_MoveChild, 11,
/*31232*/         OPC_RecordNode, // #10 = $lwe
/*31233*/         OPC_MoveParent,
/*31234*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31236*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31239*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31242*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31245*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31248*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31251*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31254*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31257*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31260*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4467:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31278*/       0, /*End of Scope*/
/*31279*/     /*Scope*/ 95|128,2/*351*/, /*->31632*/
/*31281*/       OPC_CheckChild0Integer, 2|128,35/*4482*/, 
/*31284*/       OPC_RecordChild1, // #0 = $addr
/*31285*/       OPC_Scope, 68, /*->31355*/ // 5 children in Scope
/*31287*/         OPC_CheckChild1Type, MVT::i32,
/*31289*/         OPC_RecordChild2, // #1 = $rsrc
/*31290*/         OPC_RecordChild3, // #2 = $sampler
/*31291*/         OPC_RecordChild4, // #3 = $dmask
/*31292*/         OPC_RecordChild5, // #4 = $unorm
/*31293*/         OPC_RecordChild6, // #5 = $r128
/*31294*/         OPC_RecordChild7, // #6 = $da
/*31295*/         OPC_MoveChild, 8,
/*31297*/         OPC_RecordNode, // #7 = $glc
/*31298*/         OPC_MoveParent,
/*31299*/         OPC_MoveChild, 9,
/*31301*/         OPC_RecordNode, // #8 = $slc
/*31302*/         OPC_MoveParent,
/*31303*/         OPC_MoveChild, 10,
/*31305*/         OPC_RecordNode, // #9 = $tfe
/*31306*/         OPC_MoveParent,
/*31307*/         OPC_MoveChild, 11,
/*31309*/         OPC_RecordNode, // #10 = $lwe
/*31310*/         OPC_MoveParent,
/*31311*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31313*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31316*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31319*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31322*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31325*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31328*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31331*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31334*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31337*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4482:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31355*/       /*Scope*/ 68, /*->31424*/
/*31356*/         OPC_CheckChild1Type, MVT::v2i32,
/*31358*/         OPC_RecordChild2, // #1 = $rsrc
/*31359*/         OPC_RecordChild3, // #2 = $sampler
/*31360*/         OPC_RecordChild4, // #3 = $dmask
/*31361*/         OPC_RecordChild5, // #4 = $unorm
/*31362*/         OPC_RecordChild6, // #5 = $r128
/*31363*/         OPC_RecordChild7, // #6 = $da
/*31364*/         OPC_MoveChild, 8,
/*31366*/         OPC_RecordNode, // #7 = $glc
/*31367*/         OPC_MoveParent,
/*31368*/         OPC_MoveChild, 9,
/*31370*/         OPC_RecordNode, // #8 = $slc
/*31371*/         OPC_MoveParent,
/*31372*/         OPC_MoveChild, 10,
/*31374*/         OPC_RecordNode, // #9 = $tfe
/*31375*/         OPC_MoveParent,
/*31376*/         OPC_MoveChild, 11,
/*31378*/         OPC_RecordNode, // #10 = $lwe
/*31379*/         OPC_MoveParent,
/*31380*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31382*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31385*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31388*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31391*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31394*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31397*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31400*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31403*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31406*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4482:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31424*/       /*Scope*/ 68, /*->31493*/
/*31425*/         OPC_CheckChild1Type, MVT::v4i32,
/*31427*/         OPC_RecordChild2, // #1 = $rsrc
/*31428*/         OPC_RecordChild3, // #2 = $sampler
/*31429*/         OPC_RecordChild4, // #3 = $dmask
/*31430*/         OPC_RecordChild5, // #4 = $unorm
/*31431*/         OPC_RecordChild6, // #5 = $r128
/*31432*/         OPC_RecordChild7, // #6 = $da
/*31433*/         OPC_MoveChild, 8,
/*31435*/         OPC_RecordNode, // #7 = $glc
/*31436*/         OPC_MoveParent,
/*31437*/         OPC_MoveChild, 9,
/*31439*/         OPC_RecordNode, // #8 = $slc
/*31440*/         OPC_MoveParent,
/*31441*/         OPC_MoveChild, 10,
/*31443*/         OPC_RecordNode, // #9 = $tfe
/*31444*/         OPC_MoveParent,
/*31445*/         OPC_MoveChild, 11,
/*31447*/         OPC_RecordNode, // #10 = $lwe
/*31448*/         OPC_MoveParent,
/*31449*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31451*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31454*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31457*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31460*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31463*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31466*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31469*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31472*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31475*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4482:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31493*/       /*Scope*/ 68, /*->31562*/
/*31494*/         OPC_CheckChild1Type, MVT::v8i32,
/*31496*/         OPC_RecordChild2, // #1 = $rsrc
/*31497*/         OPC_RecordChild3, // #2 = $sampler
/*31498*/         OPC_RecordChild4, // #3 = $dmask
/*31499*/         OPC_RecordChild5, // #4 = $unorm
/*31500*/         OPC_RecordChild6, // #5 = $r128
/*31501*/         OPC_RecordChild7, // #6 = $da
/*31502*/         OPC_MoveChild, 8,
/*31504*/         OPC_RecordNode, // #7 = $glc
/*31505*/         OPC_MoveParent,
/*31506*/         OPC_MoveChild, 9,
/*31508*/         OPC_RecordNode, // #8 = $slc
/*31509*/         OPC_MoveParent,
/*31510*/         OPC_MoveChild, 10,
/*31512*/         OPC_RecordNode, // #9 = $tfe
/*31513*/         OPC_MoveParent,
/*31514*/         OPC_MoveChild, 11,
/*31516*/         OPC_RecordNode, // #10 = $lwe
/*31517*/         OPC_MoveParent,
/*31518*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31520*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31523*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31526*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31529*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31532*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31535*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31538*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31541*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31544*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4482:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31562*/       /*Scope*/ 68, /*->31631*/
/*31563*/         OPC_CheckChild1Type, MVT::v16i32,
/*31565*/         OPC_RecordChild2, // #1 = $rsrc
/*31566*/         OPC_RecordChild3, // #2 = $sampler
/*31567*/         OPC_RecordChild4, // #3 = $dmask
/*31568*/         OPC_RecordChild5, // #4 = $unorm
/*31569*/         OPC_RecordChild6, // #5 = $r128
/*31570*/         OPC_RecordChild7, // #6 = $da
/*31571*/         OPC_MoveChild, 8,
/*31573*/         OPC_RecordNode, // #7 = $glc
/*31574*/         OPC_MoveParent,
/*31575*/         OPC_MoveChild, 9,
/*31577*/         OPC_RecordNode, // #8 = $slc
/*31578*/         OPC_MoveParent,
/*31579*/         OPC_MoveChild, 10,
/*31581*/         OPC_RecordNode, // #9 = $tfe
/*31582*/         OPC_MoveParent,
/*31583*/         OPC_MoveChild, 11,
/*31585*/         OPC_RecordNode, // #10 = $lwe
/*31586*/         OPC_MoveParent,
/*31587*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31589*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31592*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31595*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31598*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31601*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31604*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31607*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31610*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31613*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4482:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31631*/       0, /*End of Scope*/
/*31632*/     /*Scope*/ 95|128,2/*351*/, /*->31985*/
/*31634*/       OPC_CheckChild0Integer, 118|128,34/*4470*/, 
/*31637*/       OPC_RecordChild1, // #0 = $addr
/*31638*/       OPC_Scope, 68, /*->31708*/ // 5 children in Scope
/*31640*/         OPC_CheckChild1Type, MVT::i32,
/*31642*/         OPC_RecordChild2, // #1 = $rsrc
/*31643*/         OPC_RecordChild3, // #2 = $sampler
/*31644*/         OPC_RecordChild4, // #3 = $dmask
/*31645*/         OPC_RecordChild5, // #4 = $unorm
/*31646*/         OPC_RecordChild6, // #5 = $r128
/*31647*/         OPC_RecordChild7, // #6 = $da
/*31648*/         OPC_MoveChild, 8,
/*31650*/         OPC_RecordNode, // #7 = $glc
/*31651*/         OPC_MoveParent,
/*31652*/         OPC_MoveChild, 9,
/*31654*/         OPC_RecordNode, // #8 = $slc
/*31655*/         OPC_MoveParent,
/*31656*/         OPC_MoveChild, 10,
/*31658*/         OPC_RecordNode, // #9 = $tfe
/*31659*/         OPC_MoveParent,
/*31660*/         OPC_MoveChild, 11,
/*31662*/         OPC_RecordNode, // #10 = $lwe
/*31663*/         OPC_MoveParent,
/*31664*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31666*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31669*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31672*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31675*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31678*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31681*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31684*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31687*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31690*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4470:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31708*/       /*Scope*/ 68, /*->31777*/
/*31709*/         OPC_CheckChild1Type, MVT::v2i32,
/*31711*/         OPC_RecordChild2, // #1 = $rsrc
/*31712*/         OPC_RecordChild3, // #2 = $sampler
/*31713*/         OPC_RecordChild4, // #3 = $dmask
/*31714*/         OPC_RecordChild5, // #4 = $unorm
/*31715*/         OPC_RecordChild6, // #5 = $r128
/*31716*/         OPC_RecordChild7, // #6 = $da
/*31717*/         OPC_MoveChild, 8,
/*31719*/         OPC_RecordNode, // #7 = $glc
/*31720*/         OPC_MoveParent,
/*31721*/         OPC_MoveChild, 9,
/*31723*/         OPC_RecordNode, // #8 = $slc
/*31724*/         OPC_MoveParent,
/*31725*/         OPC_MoveChild, 10,
/*31727*/         OPC_RecordNode, // #9 = $tfe
/*31728*/         OPC_MoveParent,
/*31729*/         OPC_MoveChild, 11,
/*31731*/         OPC_RecordNode, // #10 = $lwe
/*31732*/         OPC_MoveParent,
/*31733*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31735*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31738*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31741*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31744*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31747*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31750*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31753*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31756*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31759*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4470:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31777*/       /*Scope*/ 68, /*->31846*/
/*31778*/         OPC_CheckChild1Type, MVT::v4i32,
/*31780*/         OPC_RecordChild2, // #1 = $rsrc
/*31781*/         OPC_RecordChild3, // #2 = $sampler
/*31782*/         OPC_RecordChild4, // #3 = $dmask
/*31783*/         OPC_RecordChild5, // #4 = $unorm
/*31784*/         OPC_RecordChild6, // #5 = $r128
/*31785*/         OPC_RecordChild7, // #6 = $da
/*31786*/         OPC_MoveChild, 8,
/*31788*/         OPC_RecordNode, // #7 = $glc
/*31789*/         OPC_MoveParent,
/*31790*/         OPC_MoveChild, 9,
/*31792*/         OPC_RecordNode, // #8 = $slc
/*31793*/         OPC_MoveParent,
/*31794*/         OPC_MoveChild, 10,
/*31796*/         OPC_RecordNode, // #9 = $tfe
/*31797*/         OPC_MoveParent,
/*31798*/         OPC_MoveChild, 11,
/*31800*/         OPC_RecordNode, // #10 = $lwe
/*31801*/         OPC_MoveParent,
/*31802*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31804*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31807*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31810*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31813*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31816*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31819*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31822*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31825*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31828*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4470:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31846*/       /*Scope*/ 68, /*->31915*/
/*31847*/         OPC_CheckChild1Type, MVT::v8i32,
/*31849*/         OPC_RecordChild2, // #1 = $rsrc
/*31850*/         OPC_RecordChild3, // #2 = $sampler
/*31851*/         OPC_RecordChild4, // #3 = $dmask
/*31852*/         OPC_RecordChild5, // #4 = $unorm
/*31853*/         OPC_RecordChild6, // #5 = $r128
/*31854*/         OPC_RecordChild7, // #6 = $da
/*31855*/         OPC_MoveChild, 8,
/*31857*/         OPC_RecordNode, // #7 = $glc
/*31858*/         OPC_MoveParent,
/*31859*/         OPC_MoveChild, 9,
/*31861*/         OPC_RecordNode, // #8 = $slc
/*31862*/         OPC_MoveParent,
/*31863*/         OPC_MoveChild, 10,
/*31865*/         OPC_RecordNode, // #9 = $tfe
/*31866*/         OPC_MoveParent,
/*31867*/         OPC_MoveChild, 11,
/*31869*/         OPC_RecordNode, // #10 = $lwe
/*31870*/         OPC_MoveParent,
/*31871*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31873*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31876*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31879*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31882*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31885*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31888*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31891*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31894*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31897*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4470:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31915*/       /*Scope*/ 68, /*->31984*/
/*31916*/         OPC_CheckChild1Type, MVT::v16i32,
/*31918*/         OPC_RecordChild2, // #1 = $rsrc
/*31919*/         OPC_RecordChild3, // #2 = $sampler
/*31920*/         OPC_RecordChild4, // #3 = $dmask
/*31921*/         OPC_RecordChild5, // #4 = $unorm
/*31922*/         OPC_RecordChild6, // #5 = $r128
/*31923*/         OPC_RecordChild7, // #6 = $da
/*31924*/         OPC_MoveChild, 8,
/*31926*/         OPC_RecordNode, // #7 = $glc
/*31927*/         OPC_MoveParent,
/*31928*/         OPC_MoveChild, 9,
/*31930*/         OPC_RecordNode, // #8 = $slc
/*31931*/         OPC_MoveParent,
/*31932*/         OPC_MoveChild, 10,
/*31934*/         OPC_RecordNode, // #9 = $tfe
/*31935*/         OPC_MoveParent,
/*31936*/         OPC_MoveChild, 11,
/*31938*/         OPC_RecordNode, // #10 = $lwe
/*31939*/         OPC_MoveParent,
/*31940*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31942*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31945*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31948*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31951*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31954*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31957*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31960*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31963*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31966*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4470:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31984*/       0, /*End of Scope*/
/*31985*/     /*Scope*/ 95|128,2/*351*/, /*->32338*/
/*31987*/       OPC_CheckChild0Integer, 119|128,34/*4471*/, 
/*31990*/       OPC_RecordChild1, // #0 = $addr
/*31991*/       OPC_Scope, 68, /*->32061*/ // 5 children in Scope
/*31993*/         OPC_CheckChild1Type, MVT::i32,
/*31995*/         OPC_RecordChild2, // #1 = $rsrc
/*31996*/         OPC_RecordChild3, // #2 = $sampler
/*31997*/         OPC_RecordChild4, // #3 = $dmask
/*31998*/         OPC_RecordChild5, // #4 = $unorm
/*31999*/         OPC_RecordChild6, // #5 = $r128
/*32000*/         OPC_RecordChild7, // #6 = $da
/*32001*/         OPC_MoveChild, 8,
/*32003*/         OPC_RecordNode, // #7 = $glc
/*32004*/         OPC_MoveParent,
/*32005*/         OPC_MoveChild, 9,
/*32007*/         OPC_RecordNode, // #8 = $slc
/*32008*/         OPC_MoveParent,
/*32009*/         OPC_MoveChild, 10,
/*32011*/         OPC_RecordNode, // #9 = $tfe
/*32012*/         OPC_MoveParent,
/*32013*/         OPC_MoveChild, 11,
/*32015*/         OPC_RecordNode, // #10 = $lwe
/*32016*/         OPC_MoveParent,
/*32017*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32019*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32022*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32025*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32028*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32031*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32034*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32037*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32040*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32043*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4471:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32061*/       /*Scope*/ 68, /*->32130*/
/*32062*/         OPC_CheckChild1Type, MVT::v2i32,
/*32064*/         OPC_RecordChild2, // #1 = $rsrc
/*32065*/         OPC_RecordChild3, // #2 = $sampler
/*32066*/         OPC_RecordChild4, // #3 = $dmask
/*32067*/         OPC_RecordChild5, // #4 = $unorm
/*32068*/         OPC_RecordChild6, // #5 = $r128
/*32069*/         OPC_RecordChild7, // #6 = $da
/*32070*/         OPC_MoveChild, 8,
/*32072*/         OPC_RecordNode, // #7 = $glc
/*32073*/         OPC_MoveParent,
/*32074*/         OPC_MoveChild, 9,
/*32076*/         OPC_RecordNode, // #8 = $slc
/*32077*/         OPC_MoveParent,
/*32078*/         OPC_MoveChild, 10,
/*32080*/         OPC_RecordNode, // #9 = $tfe
/*32081*/         OPC_MoveParent,
/*32082*/         OPC_MoveChild, 11,
/*32084*/         OPC_RecordNode, // #10 = $lwe
/*32085*/         OPC_MoveParent,
/*32086*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32088*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32091*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32094*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32097*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32100*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32103*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32106*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32109*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32112*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4471:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32130*/       /*Scope*/ 68, /*->32199*/
/*32131*/         OPC_CheckChild1Type, MVT::v4i32,
/*32133*/         OPC_RecordChild2, // #1 = $rsrc
/*32134*/         OPC_RecordChild3, // #2 = $sampler
/*32135*/         OPC_RecordChild4, // #3 = $dmask
/*32136*/         OPC_RecordChild5, // #4 = $unorm
/*32137*/         OPC_RecordChild6, // #5 = $r128
/*32138*/         OPC_RecordChild7, // #6 = $da
/*32139*/         OPC_MoveChild, 8,
/*32141*/         OPC_RecordNode, // #7 = $glc
/*32142*/         OPC_MoveParent,
/*32143*/         OPC_MoveChild, 9,
/*32145*/         OPC_RecordNode, // #8 = $slc
/*32146*/         OPC_MoveParent,
/*32147*/         OPC_MoveChild, 10,
/*32149*/         OPC_RecordNode, // #9 = $tfe
/*32150*/         OPC_MoveParent,
/*32151*/         OPC_MoveChild, 11,
/*32153*/         OPC_RecordNode, // #10 = $lwe
/*32154*/         OPC_MoveParent,
/*32155*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32157*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32160*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32163*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32166*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32169*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32172*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32175*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32178*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32181*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4471:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32199*/       /*Scope*/ 68, /*->32268*/
/*32200*/         OPC_CheckChild1Type, MVT::v8i32,
/*32202*/         OPC_RecordChild2, // #1 = $rsrc
/*32203*/         OPC_RecordChild3, // #2 = $sampler
/*32204*/         OPC_RecordChild4, // #3 = $dmask
/*32205*/         OPC_RecordChild5, // #4 = $unorm
/*32206*/         OPC_RecordChild6, // #5 = $r128
/*32207*/         OPC_RecordChild7, // #6 = $da
/*32208*/         OPC_MoveChild, 8,
/*32210*/         OPC_RecordNode, // #7 = $glc
/*32211*/         OPC_MoveParent,
/*32212*/         OPC_MoveChild, 9,
/*32214*/         OPC_RecordNode, // #8 = $slc
/*32215*/         OPC_MoveParent,
/*32216*/         OPC_MoveChild, 10,
/*32218*/         OPC_RecordNode, // #9 = $tfe
/*32219*/         OPC_MoveParent,
/*32220*/         OPC_MoveChild, 11,
/*32222*/         OPC_RecordNode, // #10 = $lwe
/*32223*/         OPC_MoveParent,
/*32224*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32226*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32229*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32232*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32235*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32238*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32241*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32244*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32247*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32250*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4471:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32268*/       /*Scope*/ 68, /*->32337*/
/*32269*/         OPC_CheckChild1Type, MVT::v16i32,
/*32271*/         OPC_RecordChild2, // #1 = $rsrc
/*32272*/         OPC_RecordChild3, // #2 = $sampler
/*32273*/         OPC_RecordChild4, // #3 = $dmask
/*32274*/         OPC_RecordChild5, // #4 = $unorm
/*32275*/         OPC_RecordChild6, // #5 = $r128
/*32276*/         OPC_RecordChild7, // #6 = $da
/*32277*/         OPC_MoveChild, 8,
/*32279*/         OPC_RecordNode, // #7 = $glc
/*32280*/         OPC_MoveParent,
/*32281*/         OPC_MoveChild, 9,
/*32283*/         OPC_RecordNode, // #8 = $slc
/*32284*/         OPC_MoveParent,
/*32285*/         OPC_MoveChild, 10,
/*32287*/         OPC_RecordNode, // #9 = $tfe
/*32288*/         OPC_MoveParent,
/*32289*/         OPC_MoveChild, 11,
/*32291*/         OPC_RecordNode, // #10 = $lwe
/*32292*/         OPC_MoveParent,
/*32293*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32295*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32298*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32301*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32304*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32307*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32310*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32313*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32316*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32319*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4471:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32337*/       0, /*End of Scope*/
/*32338*/     /*Scope*/ 95|128,2/*351*/, /*->32691*/
/*32340*/       OPC_CheckChild0Integer, 19|128,35/*4499*/, 
/*32343*/       OPC_RecordChild1, // #0 = $addr
/*32344*/       OPC_Scope, 68, /*->32414*/ // 5 children in Scope
/*32346*/         OPC_CheckChild1Type, MVT::i32,
/*32348*/         OPC_RecordChild2, // #1 = $rsrc
/*32349*/         OPC_RecordChild3, // #2 = $sampler
/*32350*/         OPC_RecordChild4, // #3 = $dmask
/*32351*/         OPC_RecordChild5, // #4 = $unorm
/*32352*/         OPC_RecordChild6, // #5 = $r128
/*32353*/         OPC_RecordChild7, // #6 = $da
/*32354*/         OPC_MoveChild, 8,
/*32356*/         OPC_RecordNode, // #7 = $glc
/*32357*/         OPC_MoveParent,
/*32358*/         OPC_MoveChild, 9,
/*32360*/         OPC_RecordNode, // #8 = $slc
/*32361*/         OPC_MoveParent,
/*32362*/         OPC_MoveChild, 10,
/*32364*/         OPC_RecordNode, // #9 = $tfe
/*32365*/         OPC_MoveParent,
/*32366*/         OPC_MoveChild, 11,
/*32368*/         OPC_RecordNode, // #10 = $lwe
/*32369*/         OPC_MoveParent,
/*32370*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32372*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32375*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32378*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32381*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32384*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32387*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32390*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32393*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32396*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4499:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32414*/       /*Scope*/ 68, /*->32483*/
/*32415*/         OPC_CheckChild1Type, MVT::v2i32,
/*32417*/         OPC_RecordChild2, // #1 = $rsrc
/*32418*/         OPC_RecordChild3, // #2 = $sampler
/*32419*/         OPC_RecordChild4, // #3 = $dmask
/*32420*/         OPC_RecordChild5, // #4 = $unorm
/*32421*/         OPC_RecordChild6, // #5 = $r128
/*32422*/         OPC_RecordChild7, // #6 = $da
/*32423*/         OPC_MoveChild, 8,
/*32425*/         OPC_RecordNode, // #7 = $glc
/*32426*/         OPC_MoveParent,
/*32427*/         OPC_MoveChild, 9,
/*32429*/         OPC_RecordNode, // #8 = $slc
/*32430*/         OPC_MoveParent,
/*32431*/         OPC_MoveChild, 10,
/*32433*/         OPC_RecordNode, // #9 = $tfe
/*32434*/         OPC_MoveParent,
/*32435*/         OPC_MoveChild, 11,
/*32437*/         OPC_RecordNode, // #10 = $lwe
/*32438*/         OPC_MoveParent,
/*32439*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32441*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32444*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32447*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32450*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32453*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32456*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32459*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32462*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32465*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4499:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32483*/       /*Scope*/ 68, /*->32552*/
/*32484*/         OPC_CheckChild1Type, MVT::v4i32,
/*32486*/         OPC_RecordChild2, // #1 = $rsrc
/*32487*/         OPC_RecordChild3, // #2 = $sampler
/*32488*/         OPC_RecordChild4, // #3 = $dmask
/*32489*/         OPC_RecordChild5, // #4 = $unorm
/*32490*/         OPC_RecordChild6, // #5 = $r128
/*32491*/         OPC_RecordChild7, // #6 = $da
/*32492*/         OPC_MoveChild, 8,
/*32494*/         OPC_RecordNode, // #7 = $glc
/*32495*/         OPC_MoveParent,
/*32496*/         OPC_MoveChild, 9,
/*32498*/         OPC_RecordNode, // #8 = $slc
/*32499*/         OPC_MoveParent,
/*32500*/         OPC_MoveChild, 10,
/*32502*/         OPC_RecordNode, // #9 = $tfe
/*32503*/         OPC_MoveParent,
/*32504*/         OPC_MoveChild, 11,
/*32506*/         OPC_RecordNode, // #10 = $lwe
/*32507*/         OPC_MoveParent,
/*32508*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32510*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32513*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32516*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32519*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32522*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32525*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32528*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32531*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32534*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4499:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32552*/       /*Scope*/ 68, /*->32621*/
/*32553*/         OPC_CheckChild1Type, MVT::v8i32,
/*32555*/         OPC_RecordChild2, // #1 = $rsrc
/*32556*/         OPC_RecordChild3, // #2 = $sampler
/*32557*/         OPC_RecordChild4, // #3 = $dmask
/*32558*/         OPC_RecordChild5, // #4 = $unorm
/*32559*/         OPC_RecordChild6, // #5 = $r128
/*32560*/         OPC_RecordChild7, // #6 = $da
/*32561*/         OPC_MoveChild, 8,
/*32563*/         OPC_RecordNode, // #7 = $glc
/*32564*/         OPC_MoveParent,
/*32565*/         OPC_MoveChild, 9,
/*32567*/         OPC_RecordNode, // #8 = $slc
/*32568*/         OPC_MoveParent,
/*32569*/         OPC_MoveChild, 10,
/*32571*/         OPC_RecordNode, // #9 = $tfe
/*32572*/         OPC_MoveParent,
/*32573*/         OPC_MoveChild, 11,
/*32575*/         OPC_RecordNode, // #10 = $lwe
/*32576*/         OPC_MoveParent,
/*32577*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32579*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32582*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32585*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32588*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32591*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32594*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32597*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32600*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32603*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4499:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32621*/       /*Scope*/ 68, /*->32690*/
/*32622*/         OPC_CheckChild1Type, MVT::v16i32,
/*32624*/         OPC_RecordChild2, // #1 = $rsrc
/*32625*/         OPC_RecordChild3, // #2 = $sampler
/*32626*/         OPC_RecordChild4, // #3 = $dmask
/*32627*/         OPC_RecordChild5, // #4 = $unorm
/*32628*/         OPC_RecordChild6, // #5 = $r128
/*32629*/         OPC_RecordChild7, // #6 = $da
/*32630*/         OPC_MoveChild, 8,
/*32632*/         OPC_RecordNode, // #7 = $glc
/*32633*/         OPC_MoveParent,
/*32634*/         OPC_MoveChild, 9,
/*32636*/         OPC_RecordNode, // #8 = $slc
/*32637*/         OPC_MoveParent,
/*32638*/         OPC_MoveChild, 10,
/*32640*/         OPC_RecordNode, // #9 = $tfe
/*32641*/         OPC_MoveParent,
/*32642*/         OPC_MoveChild, 11,
/*32644*/         OPC_RecordNode, // #10 = $lwe
/*32645*/         OPC_MoveParent,
/*32646*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32648*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32651*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32654*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32657*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32660*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32663*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32666*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32669*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32672*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4499:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32690*/       0, /*End of Scope*/
/*32691*/     /*Scope*/ 95|128,2/*351*/, /*->33044*/
/*32693*/       OPC_CheckChild0Integer, 10|128,35/*4490*/, 
/*32696*/       OPC_RecordChild1, // #0 = $addr
/*32697*/       OPC_Scope, 68, /*->32767*/ // 5 children in Scope
/*32699*/         OPC_CheckChild1Type, MVT::i32,
/*32701*/         OPC_RecordChild2, // #1 = $rsrc
/*32702*/         OPC_RecordChild3, // #2 = $sampler
/*32703*/         OPC_RecordChild4, // #3 = $dmask
/*32704*/         OPC_RecordChild5, // #4 = $unorm
/*32705*/         OPC_RecordChild6, // #5 = $r128
/*32706*/         OPC_RecordChild7, // #6 = $da
/*32707*/         OPC_MoveChild, 8,
/*32709*/         OPC_RecordNode, // #7 = $glc
/*32710*/         OPC_MoveParent,
/*32711*/         OPC_MoveChild, 9,
/*32713*/         OPC_RecordNode, // #8 = $slc
/*32714*/         OPC_MoveParent,
/*32715*/         OPC_MoveChild, 10,
/*32717*/         OPC_RecordNode, // #9 = $tfe
/*32718*/         OPC_MoveParent,
/*32719*/         OPC_MoveChild, 11,
/*32721*/         OPC_RecordNode, // #10 = $lwe
/*32722*/         OPC_MoveParent,
/*32723*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32725*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32728*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32731*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32734*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32737*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32740*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32743*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32746*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32749*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4490:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32767*/       /*Scope*/ 68, /*->32836*/
/*32768*/         OPC_CheckChild1Type, MVT::v2i32,
/*32770*/         OPC_RecordChild2, // #1 = $rsrc
/*32771*/         OPC_RecordChild3, // #2 = $sampler
/*32772*/         OPC_RecordChild4, // #3 = $dmask
/*32773*/         OPC_RecordChild5, // #4 = $unorm
/*32774*/         OPC_RecordChild6, // #5 = $r128
/*32775*/         OPC_RecordChild7, // #6 = $da
/*32776*/         OPC_MoveChild, 8,
/*32778*/         OPC_RecordNode, // #7 = $glc
/*32779*/         OPC_MoveParent,
/*32780*/         OPC_MoveChild, 9,
/*32782*/         OPC_RecordNode, // #8 = $slc
/*32783*/         OPC_MoveParent,
/*32784*/         OPC_MoveChild, 10,
/*32786*/         OPC_RecordNode, // #9 = $tfe
/*32787*/         OPC_MoveParent,
/*32788*/         OPC_MoveChild, 11,
/*32790*/         OPC_RecordNode, // #10 = $lwe
/*32791*/         OPC_MoveParent,
/*32792*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32794*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32797*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32800*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32803*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32806*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32809*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32812*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32815*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32818*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4490:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32836*/       /*Scope*/ 68, /*->32905*/
/*32837*/         OPC_CheckChild1Type, MVT::v4i32,
/*32839*/         OPC_RecordChild2, // #1 = $rsrc
/*32840*/         OPC_RecordChild3, // #2 = $sampler
/*32841*/         OPC_RecordChild4, // #3 = $dmask
/*32842*/         OPC_RecordChild5, // #4 = $unorm
/*32843*/         OPC_RecordChild6, // #5 = $r128
/*32844*/         OPC_RecordChild7, // #6 = $da
/*32845*/         OPC_MoveChild, 8,
/*32847*/         OPC_RecordNode, // #7 = $glc
/*32848*/         OPC_MoveParent,
/*32849*/         OPC_MoveChild, 9,
/*32851*/         OPC_RecordNode, // #8 = $slc
/*32852*/         OPC_MoveParent,
/*32853*/         OPC_MoveChild, 10,
/*32855*/         OPC_RecordNode, // #9 = $tfe
/*32856*/         OPC_MoveParent,
/*32857*/         OPC_MoveChild, 11,
/*32859*/         OPC_RecordNode, // #10 = $lwe
/*32860*/         OPC_MoveParent,
/*32861*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32863*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32866*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32869*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32872*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32875*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32878*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32881*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32884*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32887*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4490:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32905*/       /*Scope*/ 68, /*->32974*/
/*32906*/         OPC_CheckChild1Type, MVT::v8i32,
/*32908*/         OPC_RecordChild2, // #1 = $rsrc
/*32909*/         OPC_RecordChild3, // #2 = $sampler
/*32910*/         OPC_RecordChild4, // #3 = $dmask
/*32911*/         OPC_RecordChild5, // #4 = $unorm
/*32912*/         OPC_RecordChild6, // #5 = $r128
/*32913*/         OPC_RecordChild7, // #6 = $da
/*32914*/         OPC_MoveChild, 8,
/*32916*/         OPC_RecordNode, // #7 = $glc
/*32917*/         OPC_MoveParent,
/*32918*/         OPC_MoveChild, 9,
/*32920*/         OPC_RecordNode, // #8 = $slc
/*32921*/         OPC_MoveParent,
/*32922*/         OPC_MoveChild, 10,
/*32924*/         OPC_RecordNode, // #9 = $tfe
/*32925*/         OPC_MoveParent,
/*32926*/         OPC_MoveChild, 11,
/*32928*/         OPC_RecordNode, // #10 = $lwe
/*32929*/         OPC_MoveParent,
/*32930*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32932*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32935*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32938*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32941*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32944*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32947*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32950*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32953*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32956*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4490:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32974*/       /*Scope*/ 68, /*->33043*/
/*32975*/         OPC_CheckChild1Type, MVT::v16i32,
/*32977*/         OPC_RecordChild2, // #1 = $rsrc
/*32978*/         OPC_RecordChild3, // #2 = $sampler
/*32979*/         OPC_RecordChild4, // #3 = $dmask
/*32980*/         OPC_RecordChild5, // #4 = $unorm
/*32981*/         OPC_RecordChild6, // #5 = $r128
/*32982*/         OPC_RecordChild7, // #6 = $da
/*32983*/         OPC_MoveChild, 8,
/*32985*/         OPC_RecordNode, // #7 = $glc
/*32986*/         OPC_MoveParent,
/*32987*/         OPC_MoveChild, 9,
/*32989*/         OPC_RecordNode, // #8 = $slc
/*32990*/         OPC_MoveParent,
/*32991*/         OPC_MoveChild, 10,
/*32993*/         OPC_RecordNode, // #9 = $tfe
/*32994*/         OPC_MoveParent,
/*32995*/         OPC_MoveChild, 11,
/*32997*/         OPC_RecordNode, // #10 = $lwe
/*32998*/         OPC_MoveParent,
/*32999*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33001*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33004*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33007*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33010*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33013*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33016*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33019*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33022*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33025*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4490:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33043*/       0, /*End of Scope*/
/*33044*/     /*Scope*/ 95|128,2/*351*/, /*->33397*/
/*33046*/       OPC_CheckChild0Integer, 14|128,35/*4494*/, 
/*33049*/       OPC_RecordChild1, // #0 = $addr
/*33050*/       OPC_Scope, 68, /*->33120*/ // 5 children in Scope
/*33052*/         OPC_CheckChild1Type, MVT::i32,
/*33054*/         OPC_RecordChild2, // #1 = $rsrc
/*33055*/         OPC_RecordChild3, // #2 = $sampler
/*33056*/         OPC_RecordChild4, // #3 = $dmask
/*33057*/         OPC_RecordChild5, // #4 = $unorm
/*33058*/         OPC_RecordChild6, // #5 = $r128
/*33059*/         OPC_RecordChild7, // #6 = $da
/*33060*/         OPC_MoveChild, 8,
/*33062*/         OPC_RecordNode, // #7 = $glc
/*33063*/         OPC_MoveParent,
/*33064*/         OPC_MoveChild, 9,
/*33066*/         OPC_RecordNode, // #8 = $slc
/*33067*/         OPC_MoveParent,
/*33068*/         OPC_MoveChild, 10,
/*33070*/         OPC_RecordNode, // #9 = $tfe
/*33071*/         OPC_MoveParent,
/*33072*/         OPC_MoveChild, 11,
/*33074*/         OPC_RecordNode, // #10 = $lwe
/*33075*/         OPC_MoveParent,
/*33076*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33078*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33081*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33084*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33087*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33090*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33093*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33096*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33099*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33102*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4494:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33120*/       /*Scope*/ 68, /*->33189*/
/*33121*/         OPC_CheckChild1Type, MVT::v2i32,
/*33123*/         OPC_RecordChild2, // #1 = $rsrc
/*33124*/         OPC_RecordChild3, // #2 = $sampler
/*33125*/         OPC_RecordChild4, // #3 = $dmask
/*33126*/         OPC_RecordChild5, // #4 = $unorm
/*33127*/         OPC_RecordChild6, // #5 = $r128
/*33128*/         OPC_RecordChild7, // #6 = $da
/*33129*/         OPC_MoveChild, 8,
/*33131*/         OPC_RecordNode, // #7 = $glc
/*33132*/         OPC_MoveParent,
/*33133*/         OPC_MoveChild, 9,
/*33135*/         OPC_RecordNode, // #8 = $slc
/*33136*/         OPC_MoveParent,
/*33137*/         OPC_MoveChild, 10,
/*33139*/         OPC_RecordNode, // #9 = $tfe
/*33140*/         OPC_MoveParent,
/*33141*/         OPC_MoveChild, 11,
/*33143*/         OPC_RecordNode, // #10 = $lwe
/*33144*/         OPC_MoveParent,
/*33145*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33147*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33150*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33153*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33156*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33159*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33162*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33165*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33168*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33171*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4494:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33189*/       /*Scope*/ 68, /*->33258*/
/*33190*/         OPC_CheckChild1Type, MVT::v4i32,
/*33192*/         OPC_RecordChild2, // #1 = $rsrc
/*33193*/         OPC_RecordChild3, // #2 = $sampler
/*33194*/         OPC_RecordChild4, // #3 = $dmask
/*33195*/         OPC_RecordChild5, // #4 = $unorm
/*33196*/         OPC_RecordChild6, // #5 = $r128
/*33197*/         OPC_RecordChild7, // #6 = $da
/*33198*/         OPC_MoveChild, 8,
/*33200*/         OPC_RecordNode, // #7 = $glc
/*33201*/         OPC_MoveParent,
/*33202*/         OPC_MoveChild, 9,
/*33204*/         OPC_RecordNode, // #8 = $slc
/*33205*/         OPC_MoveParent,
/*33206*/         OPC_MoveChild, 10,
/*33208*/         OPC_RecordNode, // #9 = $tfe
/*33209*/         OPC_MoveParent,
/*33210*/         OPC_MoveChild, 11,
/*33212*/         OPC_RecordNode, // #10 = $lwe
/*33213*/         OPC_MoveParent,
/*33214*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33216*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33219*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33222*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33225*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33228*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33231*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33234*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33237*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33240*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4494:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33258*/       /*Scope*/ 68, /*->33327*/
/*33259*/         OPC_CheckChild1Type, MVT::v8i32,
/*33261*/         OPC_RecordChild2, // #1 = $rsrc
/*33262*/         OPC_RecordChild3, // #2 = $sampler
/*33263*/         OPC_RecordChild4, // #3 = $dmask
/*33264*/         OPC_RecordChild5, // #4 = $unorm
/*33265*/         OPC_RecordChild6, // #5 = $r128
/*33266*/         OPC_RecordChild7, // #6 = $da
/*33267*/         OPC_MoveChild, 8,
/*33269*/         OPC_RecordNode, // #7 = $glc
/*33270*/         OPC_MoveParent,
/*33271*/         OPC_MoveChild, 9,
/*33273*/         OPC_RecordNode, // #8 = $slc
/*33274*/         OPC_MoveParent,
/*33275*/         OPC_MoveChild, 10,
/*33277*/         OPC_RecordNode, // #9 = $tfe
/*33278*/         OPC_MoveParent,
/*33279*/         OPC_MoveChild, 11,
/*33281*/         OPC_RecordNode, // #10 = $lwe
/*33282*/         OPC_MoveParent,
/*33283*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33285*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33288*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33291*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33294*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33297*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33300*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33303*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33306*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33309*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4494:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33327*/       /*Scope*/ 68, /*->33396*/
/*33328*/         OPC_CheckChild1Type, MVT::v16i32,
/*33330*/         OPC_RecordChild2, // #1 = $rsrc
/*33331*/         OPC_RecordChild3, // #2 = $sampler
/*33332*/         OPC_RecordChild4, // #3 = $dmask
/*33333*/         OPC_RecordChild5, // #4 = $unorm
/*33334*/         OPC_RecordChild6, // #5 = $r128
/*33335*/         OPC_RecordChild7, // #6 = $da
/*33336*/         OPC_MoveChild, 8,
/*33338*/         OPC_RecordNode, // #7 = $glc
/*33339*/         OPC_MoveParent,
/*33340*/         OPC_MoveChild, 9,
/*33342*/         OPC_RecordNode, // #8 = $slc
/*33343*/         OPC_MoveParent,
/*33344*/         OPC_MoveChild, 10,
/*33346*/         OPC_RecordNode, // #9 = $tfe
/*33347*/         OPC_MoveParent,
/*33348*/         OPC_MoveChild, 11,
/*33350*/         OPC_RecordNode, // #10 = $lwe
/*33351*/         OPC_MoveParent,
/*33352*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33354*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33357*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33360*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33363*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33366*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33369*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33372*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33375*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33378*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4494:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33396*/       0, /*End of Scope*/
/*33397*/     /*Scope*/ 95|128,2/*351*/, /*->33750*/
/*33399*/       OPC_CheckChild0Integer, 13|128,35/*4493*/, 
/*33402*/       OPC_RecordChild1, // #0 = $addr
/*33403*/       OPC_Scope, 68, /*->33473*/ // 5 children in Scope
/*33405*/         OPC_CheckChild1Type, MVT::i32,
/*33407*/         OPC_RecordChild2, // #1 = $rsrc
/*33408*/         OPC_RecordChild3, // #2 = $sampler
/*33409*/         OPC_RecordChild4, // #3 = $dmask
/*33410*/         OPC_RecordChild5, // #4 = $unorm
/*33411*/         OPC_RecordChild6, // #5 = $r128
/*33412*/         OPC_RecordChild7, // #6 = $da
/*33413*/         OPC_MoveChild, 8,
/*33415*/         OPC_RecordNode, // #7 = $glc
/*33416*/         OPC_MoveParent,
/*33417*/         OPC_MoveChild, 9,
/*33419*/         OPC_RecordNode, // #8 = $slc
/*33420*/         OPC_MoveParent,
/*33421*/         OPC_MoveChild, 10,
/*33423*/         OPC_RecordNode, // #9 = $tfe
/*33424*/         OPC_MoveParent,
/*33425*/         OPC_MoveChild, 11,
/*33427*/         OPC_RecordNode, // #10 = $lwe
/*33428*/         OPC_MoveParent,
/*33429*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33431*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33434*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33437*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33440*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33443*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33446*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33449*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33452*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33455*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4493:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33473*/       /*Scope*/ 68, /*->33542*/
/*33474*/         OPC_CheckChild1Type, MVT::v2i32,
/*33476*/         OPC_RecordChild2, // #1 = $rsrc
/*33477*/         OPC_RecordChild3, // #2 = $sampler
/*33478*/         OPC_RecordChild4, // #3 = $dmask
/*33479*/         OPC_RecordChild5, // #4 = $unorm
/*33480*/         OPC_RecordChild6, // #5 = $r128
/*33481*/         OPC_RecordChild7, // #6 = $da
/*33482*/         OPC_MoveChild, 8,
/*33484*/         OPC_RecordNode, // #7 = $glc
/*33485*/         OPC_MoveParent,
/*33486*/         OPC_MoveChild, 9,
/*33488*/         OPC_RecordNode, // #8 = $slc
/*33489*/         OPC_MoveParent,
/*33490*/         OPC_MoveChild, 10,
/*33492*/         OPC_RecordNode, // #9 = $tfe
/*33493*/         OPC_MoveParent,
/*33494*/         OPC_MoveChild, 11,
/*33496*/         OPC_RecordNode, // #10 = $lwe
/*33497*/         OPC_MoveParent,
/*33498*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33500*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33503*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33506*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33509*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33512*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33515*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33518*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33521*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33524*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4493:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33542*/       /*Scope*/ 68, /*->33611*/
/*33543*/         OPC_CheckChild1Type, MVT::v4i32,
/*33545*/         OPC_RecordChild2, // #1 = $rsrc
/*33546*/         OPC_RecordChild3, // #2 = $sampler
/*33547*/         OPC_RecordChild4, // #3 = $dmask
/*33548*/         OPC_RecordChild5, // #4 = $unorm
/*33549*/         OPC_RecordChild6, // #5 = $r128
/*33550*/         OPC_RecordChild7, // #6 = $da
/*33551*/         OPC_MoveChild, 8,
/*33553*/         OPC_RecordNode, // #7 = $glc
/*33554*/         OPC_MoveParent,
/*33555*/         OPC_MoveChild, 9,
/*33557*/         OPC_RecordNode, // #8 = $slc
/*33558*/         OPC_MoveParent,
/*33559*/         OPC_MoveChild, 10,
/*33561*/         OPC_RecordNode, // #9 = $tfe
/*33562*/         OPC_MoveParent,
/*33563*/         OPC_MoveChild, 11,
/*33565*/         OPC_RecordNode, // #10 = $lwe
/*33566*/         OPC_MoveParent,
/*33567*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33569*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33572*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33575*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33578*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33581*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33584*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33587*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33590*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33593*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4493:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33611*/       /*Scope*/ 68, /*->33680*/
/*33612*/         OPC_CheckChild1Type, MVT::v8i32,
/*33614*/         OPC_RecordChild2, // #1 = $rsrc
/*33615*/         OPC_RecordChild3, // #2 = $sampler
/*33616*/         OPC_RecordChild4, // #3 = $dmask
/*33617*/         OPC_RecordChild5, // #4 = $unorm
/*33618*/         OPC_RecordChild6, // #5 = $r128
/*33619*/         OPC_RecordChild7, // #6 = $da
/*33620*/         OPC_MoveChild, 8,
/*33622*/         OPC_RecordNode, // #7 = $glc
/*33623*/         OPC_MoveParent,
/*33624*/         OPC_MoveChild, 9,
/*33626*/         OPC_RecordNode, // #8 = $slc
/*33627*/         OPC_MoveParent,
/*33628*/         OPC_MoveChild, 10,
/*33630*/         OPC_RecordNode, // #9 = $tfe
/*33631*/         OPC_MoveParent,
/*33632*/         OPC_MoveChild, 11,
/*33634*/         OPC_RecordNode, // #10 = $lwe
/*33635*/         OPC_MoveParent,
/*33636*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33638*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33641*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33644*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33647*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33650*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33653*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33656*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33659*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33662*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4493:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33680*/       /*Scope*/ 68, /*->33749*/
/*33681*/         OPC_CheckChild1Type, MVT::v16i32,
/*33683*/         OPC_RecordChild2, // #1 = $rsrc
/*33684*/         OPC_RecordChild3, // #2 = $sampler
/*33685*/         OPC_RecordChild4, // #3 = $dmask
/*33686*/         OPC_RecordChild5, // #4 = $unorm
/*33687*/         OPC_RecordChild6, // #5 = $r128
/*33688*/         OPC_RecordChild7, // #6 = $da
/*33689*/         OPC_MoveChild, 8,
/*33691*/         OPC_RecordNode, // #7 = $glc
/*33692*/         OPC_MoveParent,
/*33693*/         OPC_MoveChild, 9,
/*33695*/         OPC_RecordNode, // #8 = $slc
/*33696*/         OPC_MoveParent,
/*33697*/         OPC_MoveChild, 10,
/*33699*/         OPC_RecordNode, // #9 = $tfe
/*33700*/         OPC_MoveParent,
/*33701*/         OPC_MoveChild, 11,
/*33703*/         OPC_RecordNode, // #10 = $lwe
/*33704*/         OPC_MoveParent,
/*33705*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33707*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33710*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33713*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33716*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33719*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33722*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33725*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33728*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33731*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4493:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33749*/       0, /*End of Scope*/
/*33750*/     /*Scope*/ 95|128,2/*351*/, /*->34103*/
/*33752*/       OPC_CheckChild0Integer, 16|128,35/*4496*/, 
/*33755*/       OPC_RecordChild1, // #0 = $addr
/*33756*/       OPC_Scope, 68, /*->33826*/ // 5 children in Scope
/*33758*/         OPC_CheckChild1Type, MVT::i32,
/*33760*/         OPC_RecordChild2, // #1 = $rsrc
/*33761*/         OPC_RecordChild3, // #2 = $sampler
/*33762*/         OPC_RecordChild4, // #3 = $dmask
/*33763*/         OPC_RecordChild5, // #4 = $unorm
/*33764*/         OPC_RecordChild6, // #5 = $r128
/*33765*/         OPC_RecordChild7, // #6 = $da
/*33766*/         OPC_MoveChild, 8,
/*33768*/         OPC_RecordNode, // #7 = $glc
/*33769*/         OPC_MoveParent,
/*33770*/         OPC_MoveChild, 9,
/*33772*/         OPC_RecordNode, // #8 = $slc
/*33773*/         OPC_MoveParent,
/*33774*/         OPC_MoveChild, 10,
/*33776*/         OPC_RecordNode, // #9 = $tfe
/*33777*/         OPC_MoveParent,
/*33778*/         OPC_MoveChild, 11,
/*33780*/         OPC_RecordNode, // #10 = $lwe
/*33781*/         OPC_MoveParent,
/*33782*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33784*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33787*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33790*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33793*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33796*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33799*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33802*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33805*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33808*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4496:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33826*/       /*Scope*/ 68, /*->33895*/
/*33827*/         OPC_CheckChild1Type, MVT::v2i32,
/*33829*/         OPC_RecordChild2, // #1 = $rsrc
/*33830*/         OPC_RecordChild3, // #2 = $sampler
/*33831*/         OPC_RecordChild4, // #3 = $dmask
/*33832*/         OPC_RecordChild5, // #4 = $unorm
/*33833*/         OPC_RecordChild6, // #5 = $r128
/*33834*/         OPC_RecordChild7, // #6 = $da
/*33835*/         OPC_MoveChild, 8,
/*33837*/         OPC_RecordNode, // #7 = $glc
/*33838*/         OPC_MoveParent,
/*33839*/         OPC_MoveChild, 9,
/*33841*/         OPC_RecordNode, // #8 = $slc
/*33842*/         OPC_MoveParent,
/*33843*/         OPC_MoveChild, 10,
/*33845*/         OPC_RecordNode, // #9 = $tfe
/*33846*/         OPC_MoveParent,
/*33847*/         OPC_MoveChild, 11,
/*33849*/         OPC_RecordNode, // #10 = $lwe
/*33850*/         OPC_MoveParent,
/*33851*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33853*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33856*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33859*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33862*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33865*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33868*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33871*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33874*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33877*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4496:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33895*/       /*Scope*/ 68, /*->33964*/
/*33896*/         OPC_CheckChild1Type, MVT::v4i32,
/*33898*/         OPC_RecordChild2, // #1 = $rsrc
/*33899*/         OPC_RecordChild3, // #2 = $sampler
/*33900*/         OPC_RecordChild4, // #3 = $dmask
/*33901*/         OPC_RecordChild5, // #4 = $unorm
/*33902*/         OPC_RecordChild6, // #5 = $r128
/*33903*/         OPC_RecordChild7, // #6 = $da
/*33904*/         OPC_MoveChild, 8,
/*33906*/         OPC_RecordNode, // #7 = $glc
/*33907*/         OPC_MoveParent,
/*33908*/         OPC_MoveChild, 9,
/*33910*/         OPC_RecordNode, // #8 = $slc
/*33911*/         OPC_MoveParent,
/*33912*/         OPC_MoveChild, 10,
/*33914*/         OPC_RecordNode, // #9 = $tfe
/*33915*/         OPC_MoveParent,
/*33916*/         OPC_MoveChild, 11,
/*33918*/         OPC_RecordNode, // #10 = $lwe
/*33919*/         OPC_MoveParent,
/*33920*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33922*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33925*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33928*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33931*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33934*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33937*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33940*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33943*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33946*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4496:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33964*/       /*Scope*/ 68, /*->34033*/
/*33965*/         OPC_CheckChild1Type, MVT::v8i32,
/*33967*/         OPC_RecordChild2, // #1 = $rsrc
/*33968*/         OPC_RecordChild3, // #2 = $sampler
/*33969*/         OPC_RecordChild4, // #3 = $dmask
/*33970*/         OPC_RecordChild5, // #4 = $unorm
/*33971*/         OPC_RecordChild6, // #5 = $r128
/*33972*/         OPC_RecordChild7, // #6 = $da
/*33973*/         OPC_MoveChild, 8,
/*33975*/         OPC_RecordNode, // #7 = $glc
/*33976*/         OPC_MoveParent,
/*33977*/         OPC_MoveChild, 9,
/*33979*/         OPC_RecordNode, // #8 = $slc
/*33980*/         OPC_MoveParent,
/*33981*/         OPC_MoveChild, 10,
/*33983*/         OPC_RecordNode, // #9 = $tfe
/*33984*/         OPC_MoveParent,
/*33985*/         OPC_MoveChild, 11,
/*33987*/         OPC_RecordNode, // #10 = $lwe
/*33988*/         OPC_MoveParent,
/*33989*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33991*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33994*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33997*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34000*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34003*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34006*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34009*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34012*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34015*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4496:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34033*/       /*Scope*/ 68, /*->34102*/
/*34034*/         OPC_CheckChild1Type, MVT::v16i32,
/*34036*/         OPC_RecordChild2, // #1 = $rsrc
/*34037*/         OPC_RecordChild3, // #2 = $sampler
/*34038*/         OPC_RecordChild4, // #3 = $dmask
/*34039*/         OPC_RecordChild5, // #4 = $unorm
/*34040*/         OPC_RecordChild6, // #5 = $r128
/*34041*/         OPC_RecordChild7, // #6 = $da
/*34042*/         OPC_MoveChild, 8,
/*34044*/         OPC_RecordNode, // #7 = $glc
/*34045*/         OPC_MoveParent,
/*34046*/         OPC_MoveChild, 9,
/*34048*/         OPC_RecordNode, // #8 = $slc
/*34049*/         OPC_MoveParent,
/*34050*/         OPC_MoveChild, 10,
/*34052*/         OPC_RecordNode, // #9 = $tfe
/*34053*/         OPC_MoveParent,
/*34054*/         OPC_MoveChild, 11,
/*34056*/         OPC_RecordNode, // #10 = $lwe
/*34057*/         OPC_MoveParent,
/*34058*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34060*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34063*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34066*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34069*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34072*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34075*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34078*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34081*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34084*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4496:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34102*/       0, /*End of Scope*/
/*34103*/     /*Scope*/ 95|128,2/*351*/, /*->34456*/
/*34105*/       OPC_CheckChild0Integer, 112|128,34/*4464*/, 
/*34108*/       OPC_RecordChild1, // #0 = $addr
/*34109*/       OPC_Scope, 68, /*->34179*/ // 5 children in Scope
/*34111*/         OPC_CheckChild1Type, MVT::i32,
/*34113*/         OPC_RecordChild2, // #1 = $rsrc
/*34114*/         OPC_RecordChild3, // #2 = $sampler
/*34115*/         OPC_RecordChild4, // #3 = $dmask
/*34116*/         OPC_RecordChild5, // #4 = $unorm
/*34117*/         OPC_RecordChild6, // #5 = $r128
/*34118*/         OPC_RecordChild7, // #6 = $da
/*34119*/         OPC_MoveChild, 8,
/*34121*/         OPC_RecordNode, // #7 = $glc
/*34122*/         OPC_MoveParent,
/*34123*/         OPC_MoveChild, 9,
/*34125*/         OPC_RecordNode, // #8 = $slc
/*34126*/         OPC_MoveParent,
/*34127*/         OPC_MoveChild, 10,
/*34129*/         OPC_RecordNode, // #9 = $tfe
/*34130*/         OPC_MoveParent,
/*34131*/         OPC_MoveChild, 11,
/*34133*/         OPC_RecordNode, // #10 = $lwe
/*34134*/         OPC_MoveParent,
/*34135*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34137*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34140*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34143*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34146*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34149*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34152*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34155*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34158*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34161*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4464:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34179*/       /*Scope*/ 68, /*->34248*/
/*34180*/         OPC_CheckChild1Type, MVT::v2i32,
/*34182*/         OPC_RecordChild2, // #1 = $rsrc
/*34183*/         OPC_RecordChild3, // #2 = $sampler
/*34184*/         OPC_RecordChild4, // #3 = $dmask
/*34185*/         OPC_RecordChild5, // #4 = $unorm
/*34186*/         OPC_RecordChild6, // #5 = $r128
/*34187*/         OPC_RecordChild7, // #6 = $da
/*34188*/         OPC_MoveChild, 8,
/*34190*/         OPC_RecordNode, // #7 = $glc
/*34191*/         OPC_MoveParent,
/*34192*/         OPC_MoveChild, 9,
/*34194*/         OPC_RecordNode, // #8 = $slc
/*34195*/         OPC_MoveParent,
/*34196*/         OPC_MoveChild, 10,
/*34198*/         OPC_RecordNode, // #9 = $tfe
/*34199*/         OPC_MoveParent,
/*34200*/         OPC_MoveChild, 11,
/*34202*/         OPC_RecordNode, // #10 = $lwe
/*34203*/         OPC_MoveParent,
/*34204*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34206*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34209*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34212*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34215*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34218*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34221*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34224*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34227*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34230*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4464:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34248*/       /*Scope*/ 68, /*->34317*/
/*34249*/         OPC_CheckChild1Type, MVT::v4i32,
/*34251*/         OPC_RecordChild2, // #1 = $rsrc
/*34252*/         OPC_RecordChild3, // #2 = $sampler
/*34253*/         OPC_RecordChild4, // #3 = $dmask
/*34254*/         OPC_RecordChild5, // #4 = $unorm
/*34255*/         OPC_RecordChild6, // #5 = $r128
/*34256*/         OPC_RecordChild7, // #6 = $da
/*34257*/         OPC_MoveChild, 8,
/*34259*/         OPC_RecordNode, // #7 = $glc
/*34260*/         OPC_MoveParent,
/*34261*/         OPC_MoveChild, 9,
/*34263*/         OPC_RecordNode, // #8 = $slc
/*34264*/         OPC_MoveParent,
/*34265*/         OPC_MoveChild, 10,
/*34267*/         OPC_RecordNode, // #9 = $tfe
/*34268*/         OPC_MoveParent,
/*34269*/         OPC_MoveChild, 11,
/*34271*/         OPC_RecordNode, // #10 = $lwe
/*34272*/         OPC_MoveParent,
/*34273*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34275*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34278*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34281*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34284*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34287*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34290*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34293*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34296*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34299*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4464:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34317*/       /*Scope*/ 68, /*->34386*/
/*34318*/         OPC_CheckChild1Type, MVT::v8i32,
/*34320*/         OPC_RecordChild2, // #1 = $rsrc
/*34321*/         OPC_RecordChild3, // #2 = $sampler
/*34322*/         OPC_RecordChild4, // #3 = $dmask
/*34323*/         OPC_RecordChild5, // #4 = $unorm
/*34324*/         OPC_RecordChild6, // #5 = $r128
/*34325*/         OPC_RecordChild7, // #6 = $da
/*34326*/         OPC_MoveChild, 8,
/*34328*/         OPC_RecordNode, // #7 = $glc
/*34329*/         OPC_MoveParent,
/*34330*/         OPC_MoveChild, 9,
/*34332*/         OPC_RecordNode, // #8 = $slc
/*34333*/         OPC_MoveParent,
/*34334*/         OPC_MoveChild, 10,
/*34336*/         OPC_RecordNode, // #9 = $tfe
/*34337*/         OPC_MoveParent,
/*34338*/         OPC_MoveChild, 11,
/*34340*/         OPC_RecordNode, // #10 = $lwe
/*34341*/         OPC_MoveParent,
/*34342*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34344*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34347*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34350*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34353*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34356*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34359*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34362*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34365*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34368*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4464:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34386*/       /*Scope*/ 68, /*->34455*/
/*34387*/         OPC_CheckChild1Type, MVT::v16i32,
/*34389*/         OPC_RecordChild2, // #1 = $rsrc
/*34390*/         OPC_RecordChild3, // #2 = $sampler
/*34391*/         OPC_RecordChild4, // #3 = $dmask
/*34392*/         OPC_RecordChild5, // #4 = $unorm
/*34393*/         OPC_RecordChild6, // #5 = $r128
/*34394*/         OPC_RecordChild7, // #6 = $da
/*34395*/         OPC_MoveChild, 8,
/*34397*/         OPC_RecordNode, // #7 = $glc
/*34398*/         OPC_MoveParent,
/*34399*/         OPC_MoveChild, 9,
/*34401*/         OPC_RecordNode, // #8 = $slc
/*34402*/         OPC_MoveParent,
/*34403*/         OPC_MoveChild, 10,
/*34405*/         OPC_RecordNode, // #9 = $tfe
/*34406*/         OPC_MoveParent,
/*34407*/         OPC_MoveChild, 11,
/*34409*/         OPC_RecordNode, // #10 = $lwe
/*34410*/         OPC_MoveParent,
/*34411*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34413*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34416*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34419*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34422*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34425*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34428*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34431*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34434*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34437*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4464:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34455*/       0, /*End of Scope*/
/*34456*/     /*Scope*/ 95|128,2/*351*/, /*->34809*/
/*34458*/       OPC_CheckChild0Integer, 111|128,34/*4463*/, 
/*34461*/       OPC_RecordChild1, // #0 = $addr
/*34462*/       OPC_Scope, 68, /*->34532*/ // 5 children in Scope
/*34464*/         OPC_CheckChild1Type, MVT::i32,
/*34466*/         OPC_RecordChild2, // #1 = $rsrc
/*34467*/         OPC_RecordChild3, // #2 = $sampler
/*34468*/         OPC_RecordChild4, // #3 = $dmask
/*34469*/         OPC_RecordChild5, // #4 = $unorm
/*34470*/         OPC_RecordChild6, // #5 = $r128
/*34471*/         OPC_RecordChild7, // #6 = $da
/*34472*/         OPC_MoveChild, 8,
/*34474*/         OPC_RecordNode, // #7 = $glc
/*34475*/         OPC_MoveParent,
/*34476*/         OPC_MoveChild, 9,
/*34478*/         OPC_RecordNode, // #8 = $slc
/*34479*/         OPC_MoveParent,
/*34480*/         OPC_MoveChild, 10,
/*34482*/         OPC_RecordNode, // #9 = $tfe
/*34483*/         OPC_MoveParent,
/*34484*/         OPC_MoveChild, 11,
/*34486*/         OPC_RecordNode, // #10 = $lwe
/*34487*/         OPC_MoveParent,
/*34488*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34490*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34493*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34496*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34499*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34502*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34505*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34508*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34511*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34514*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4463:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34532*/       /*Scope*/ 68, /*->34601*/
/*34533*/         OPC_CheckChild1Type, MVT::v2i32,
/*34535*/         OPC_RecordChild2, // #1 = $rsrc
/*34536*/         OPC_RecordChild3, // #2 = $sampler
/*34537*/         OPC_RecordChild4, // #3 = $dmask
/*34538*/         OPC_RecordChild5, // #4 = $unorm
/*34539*/         OPC_RecordChild6, // #5 = $r128
/*34540*/         OPC_RecordChild7, // #6 = $da
/*34541*/         OPC_MoveChild, 8,
/*34543*/         OPC_RecordNode, // #7 = $glc
/*34544*/         OPC_MoveParent,
/*34545*/         OPC_MoveChild, 9,
/*34547*/         OPC_RecordNode, // #8 = $slc
/*34548*/         OPC_MoveParent,
/*34549*/         OPC_MoveChild, 10,
/*34551*/         OPC_RecordNode, // #9 = $tfe
/*34552*/         OPC_MoveParent,
/*34553*/         OPC_MoveChild, 11,
/*34555*/         OPC_RecordNode, // #10 = $lwe
/*34556*/         OPC_MoveParent,
/*34557*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34559*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34562*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34565*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34568*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34571*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34574*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34577*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34580*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34583*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4463:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34601*/       /*Scope*/ 68, /*->34670*/
/*34602*/         OPC_CheckChild1Type, MVT::v4i32,
/*34604*/         OPC_RecordChild2, // #1 = $rsrc
/*34605*/         OPC_RecordChild3, // #2 = $sampler
/*34606*/         OPC_RecordChild4, // #3 = $dmask
/*34607*/         OPC_RecordChild5, // #4 = $unorm
/*34608*/         OPC_RecordChild6, // #5 = $r128
/*34609*/         OPC_RecordChild7, // #6 = $da
/*34610*/         OPC_MoveChild, 8,
/*34612*/         OPC_RecordNode, // #7 = $glc
/*34613*/         OPC_MoveParent,
/*34614*/         OPC_MoveChild, 9,
/*34616*/         OPC_RecordNode, // #8 = $slc
/*34617*/         OPC_MoveParent,
/*34618*/         OPC_MoveChild, 10,
/*34620*/         OPC_RecordNode, // #9 = $tfe
/*34621*/         OPC_MoveParent,
/*34622*/         OPC_MoveChild, 11,
/*34624*/         OPC_RecordNode, // #10 = $lwe
/*34625*/         OPC_MoveParent,
/*34626*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34628*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34631*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34634*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34637*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34640*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34643*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34646*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34649*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34652*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4463:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34670*/       /*Scope*/ 68, /*->34739*/
/*34671*/         OPC_CheckChild1Type, MVT::v8i32,
/*34673*/         OPC_RecordChild2, // #1 = $rsrc
/*34674*/         OPC_RecordChild3, // #2 = $sampler
/*34675*/         OPC_RecordChild4, // #3 = $dmask
/*34676*/         OPC_RecordChild5, // #4 = $unorm
/*34677*/         OPC_RecordChild6, // #5 = $r128
/*34678*/         OPC_RecordChild7, // #6 = $da
/*34679*/         OPC_MoveChild, 8,
/*34681*/         OPC_RecordNode, // #7 = $glc
/*34682*/         OPC_MoveParent,
/*34683*/         OPC_MoveChild, 9,
/*34685*/         OPC_RecordNode, // #8 = $slc
/*34686*/         OPC_MoveParent,
/*34687*/         OPC_MoveChild, 10,
/*34689*/         OPC_RecordNode, // #9 = $tfe
/*34690*/         OPC_MoveParent,
/*34691*/         OPC_MoveChild, 11,
/*34693*/         OPC_RecordNode, // #10 = $lwe
/*34694*/         OPC_MoveParent,
/*34695*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34697*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34700*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34703*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34706*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34709*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34712*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34715*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34718*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34721*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4463:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34739*/       /*Scope*/ 68, /*->34808*/
/*34740*/         OPC_CheckChild1Type, MVT::v16i32,
/*34742*/         OPC_RecordChild2, // #1 = $rsrc
/*34743*/         OPC_RecordChild3, // #2 = $sampler
/*34744*/         OPC_RecordChild4, // #3 = $dmask
/*34745*/         OPC_RecordChild5, // #4 = $unorm
/*34746*/         OPC_RecordChild6, // #5 = $r128
/*34747*/         OPC_RecordChild7, // #6 = $da
/*34748*/         OPC_MoveChild, 8,
/*34750*/         OPC_RecordNode, // #7 = $glc
/*34751*/         OPC_MoveParent,
/*34752*/         OPC_MoveChild, 9,
/*34754*/         OPC_RecordNode, // #8 = $slc
/*34755*/         OPC_MoveParent,
/*34756*/         OPC_MoveChild, 10,
/*34758*/         OPC_RecordNode, // #9 = $tfe
/*34759*/         OPC_MoveParent,
/*34760*/         OPC_MoveChild, 11,
/*34762*/         OPC_RecordNode, // #10 = $lwe
/*34763*/         OPC_MoveParent,
/*34764*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34766*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34769*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34772*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34775*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34778*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34781*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34784*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34787*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34790*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4463:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34808*/       0, /*End of Scope*/
/*34809*/     /*Scope*/ 95|128,2/*351*/, /*->35162*/
/*34811*/       OPC_CheckChild0Integer, 18|128,35/*4498*/, 
/*34814*/       OPC_RecordChild1, // #0 = $addr
/*34815*/       OPC_Scope, 68, /*->34885*/ // 5 children in Scope
/*34817*/         OPC_CheckChild1Type, MVT::i32,
/*34819*/         OPC_RecordChild2, // #1 = $rsrc
/*34820*/         OPC_RecordChild3, // #2 = $sampler
/*34821*/         OPC_RecordChild4, // #3 = $dmask
/*34822*/         OPC_RecordChild5, // #4 = $unorm
/*34823*/         OPC_RecordChild6, // #5 = $r128
/*34824*/         OPC_RecordChild7, // #6 = $da
/*34825*/         OPC_MoveChild, 8,
/*34827*/         OPC_RecordNode, // #7 = $glc
/*34828*/         OPC_MoveParent,
/*34829*/         OPC_MoveChild, 9,
/*34831*/         OPC_RecordNode, // #8 = $slc
/*34832*/         OPC_MoveParent,
/*34833*/         OPC_MoveChild, 10,
/*34835*/         OPC_RecordNode, // #9 = $tfe
/*34836*/         OPC_MoveParent,
/*34837*/         OPC_MoveChild, 11,
/*34839*/         OPC_RecordNode, // #10 = $lwe
/*34840*/         OPC_MoveParent,
/*34841*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34843*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34846*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34849*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34852*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34855*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34858*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34861*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34864*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34867*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4498:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34885*/       /*Scope*/ 68, /*->34954*/
/*34886*/         OPC_CheckChild1Type, MVT::v2i32,
/*34888*/         OPC_RecordChild2, // #1 = $rsrc
/*34889*/         OPC_RecordChild3, // #2 = $sampler
/*34890*/         OPC_RecordChild4, // #3 = $dmask
/*34891*/         OPC_RecordChild5, // #4 = $unorm
/*34892*/         OPC_RecordChild6, // #5 = $r128
/*34893*/         OPC_RecordChild7, // #6 = $da
/*34894*/         OPC_MoveChild, 8,
/*34896*/         OPC_RecordNode, // #7 = $glc
/*34897*/         OPC_MoveParent,
/*34898*/         OPC_MoveChild, 9,
/*34900*/         OPC_RecordNode, // #8 = $slc
/*34901*/         OPC_MoveParent,
/*34902*/         OPC_MoveChild, 10,
/*34904*/         OPC_RecordNode, // #9 = $tfe
/*34905*/         OPC_MoveParent,
/*34906*/         OPC_MoveChild, 11,
/*34908*/         OPC_RecordNode, // #10 = $lwe
/*34909*/         OPC_MoveParent,
/*34910*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34912*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34915*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34918*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34921*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34924*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34927*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34930*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34933*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34936*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4498:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34954*/       /*Scope*/ 68, /*->35023*/
/*34955*/         OPC_CheckChild1Type, MVT::v4i32,
/*34957*/         OPC_RecordChild2, // #1 = $rsrc
/*34958*/         OPC_RecordChild3, // #2 = $sampler
/*34959*/         OPC_RecordChild4, // #3 = $dmask
/*34960*/         OPC_RecordChild5, // #4 = $unorm
/*34961*/         OPC_RecordChild6, // #5 = $r128
/*34962*/         OPC_RecordChild7, // #6 = $da
/*34963*/         OPC_MoveChild, 8,
/*34965*/         OPC_RecordNode, // #7 = $glc
/*34966*/         OPC_MoveParent,
/*34967*/         OPC_MoveChild, 9,
/*34969*/         OPC_RecordNode, // #8 = $slc
/*34970*/         OPC_MoveParent,
/*34971*/         OPC_MoveChild, 10,
/*34973*/         OPC_RecordNode, // #9 = $tfe
/*34974*/         OPC_MoveParent,
/*34975*/         OPC_MoveChild, 11,
/*34977*/         OPC_RecordNode, // #10 = $lwe
/*34978*/         OPC_MoveParent,
/*34979*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34981*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34984*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34987*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34990*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34993*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34996*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34999*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35002*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35005*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4498:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35023*/       /*Scope*/ 68, /*->35092*/
/*35024*/         OPC_CheckChild1Type, MVT::v8i32,
/*35026*/         OPC_RecordChild2, // #1 = $rsrc
/*35027*/         OPC_RecordChild3, // #2 = $sampler
/*35028*/         OPC_RecordChild4, // #3 = $dmask
/*35029*/         OPC_RecordChild5, // #4 = $unorm
/*35030*/         OPC_RecordChild6, // #5 = $r128
/*35031*/         OPC_RecordChild7, // #6 = $da
/*35032*/         OPC_MoveChild, 8,
/*35034*/         OPC_RecordNode, // #7 = $glc
/*35035*/         OPC_MoveParent,
/*35036*/         OPC_MoveChild, 9,
/*35038*/         OPC_RecordNode, // #8 = $slc
/*35039*/         OPC_MoveParent,
/*35040*/         OPC_MoveChild, 10,
/*35042*/         OPC_RecordNode, // #9 = $tfe
/*35043*/         OPC_MoveParent,
/*35044*/         OPC_MoveChild, 11,
/*35046*/         OPC_RecordNode, // #10 = $lwe
/*35047*/         OPC_MoveParent,
/*35048*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35050*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35053*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35056*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35059*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35062*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35065*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35068*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35071*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35074*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4498:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35092*/       /*Scope*/ 68, /*->35161*/
/*35093*/         OPC_CheckChild1Type, MVT::v16i32,
/*35095*/         OPC_RecordChild2, // #1 = $rsrc
/*35096*/         OPC_RecordChild3, // #2 = $sampler
/*35097*/         OPC_RecordChild4, // #3 = $dmask
/*35098*/         OPC_RecordChild5, // #4 = $unorm
/*35099*/         OPC_RecordChild6, // #5 = $r128
/*35100*/         OPC_RecordChild7, // #6 = $da
/*35101*/         OPC_MoveChild, 8,
/*35103*/         OPC_RecordNode, // #7 = $glc
/*35104*/         OPC_MoveParent,
/*35105*/         OPC_MoveChild, 9,
/*35107*/         OPC_RecordNode, // #8 = $slc
/*35108*/         OPC_MoveParent,
/*35109*/         OPC_MoveChild, 10,
/*35111*/         OPC_RecordNode, // #9 = $tfe
/*35112*/         OPC_MoveParent,
/*35113*/         OPC_MoveChild, 11,
/*35115*/         OPC_RecordNode, // #10 = $lwe
/*35116*/         OPC_MoveParent,
/*35117*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35119*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35122*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35125*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35128*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35131*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35134*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35137*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35140*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35143*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4498:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35161*/       0, /*End of Scope*/
/*35162*/     /*Scope*/ 95|128,2/*351*/, /*->35515*/
/*35164*/       OPC_CheckChild0Integer, 8|128,35/*4488*/, 
/*35167*/       OPC_RecordChild1, // #0 = $addr
/*35168*/       OPC_Scope, 68, /*->35238*/ // 5 children in Scope
/*35170*/         OPC_CheckChild1Type, MVT::i32,
/*35172*/         OPC_RecordChild2, // #1 = $rsrc
/*35173*/         OPC_RecordChild3, // #2 = $sampler
/*35174*/         OPC_RecordChild4, // #3 = $dmask
/*35175*/         OPC_RecordChild5, // #4 = $unorm
/*35176*/         OPC_RecordChild6, // #5 = $r128
/*35177*/         OPC_RecordChild7, // #6 = $da
/*35178*/         OPC_MoveChild, 8,
/*35180*/         OPC_RecordNode, // #7 = $glc
/*35181*/         OPC_MoveParent,
/*35182*/         OPC_MoveChild, 9,
/*35184*/         OPC_RecordNode, // #8 = $slc
/*35185*/         OPC_MoveParent,
/*35186*/         OPC_MoveChild, 10,
/*35188*/         OPC_RecordNode, // #9 = $tfe
/*35189*/         OPC_MoveParent,
/*35190*/         OPC_MoveChild, 11,
/*35192*/         OPC_RecordNode, // #10 = $lwe
/*35193*/         OPC_MoveParent,
/*35194*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35196*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35199*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35202*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35205*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35208*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35211*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35214*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35217*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35220*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4488:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35238*/       /*Scope*/ 68, /*->35307*/
/*35239*/         OPC_CheckChild1Type, MVT::v2i32,
/*35241*/         OPC_RecordChild2, // #1 = $rsrc
/*35242*/         OPC_RecordChild3, // #2 = $sampler
/*35243*/         OPC_RecordChild4, // #3 = $dmask
/*35244*/         OPC_RecordChild5, // #4 = $unorm
/*35245*/         OPC_RecordChild6, // #5 = $r128
/*35246*/         OPC_RecordChild7, // #6 = $da
/*35247*/         OPC_MoveChild, 8,
/*35249*/         OPC_RecordNode, // #7 = $glc
/*35250*/         OPC_MoveParent,
/*35251*/         OPC_MoveChild, 9,
/*35253*/         OPC_RecordNode, // #8 = $slc
/*35254*/         OPC_MoveParent,
/*35255*/         OPC_MoveChild, 10,
/*35257*/         OPC_RecordNode, // #9 = $tfe
/*35258*/         OPC_MoveParent,
/*35259*/         OPC_MoveChild, 11,
/*35261*/         OPC_RecordNode, // #10 = $lwe
/*35262*/         OPC_MoveParent,
/*35263*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35265*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35268*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35271*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35274*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35277*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35280*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35283*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35286*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35289*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4488:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35307*/       /*Scope*/ 68, /*->35376*/
/*35308*/         OPC_CheckChild1Type, MVT::v4i32,
/*35310*/         OPC_RecordChild2, // #1 = $rsrc
/*35311*/         OPC_RecordChild3, // #2 = $sampler
/*35312*/         OPC_RecordChild4, // #3 = $dmask
/*35313*/         OPC_RecordChild5, // #4 = $unorm
/*35314*/         OPC_RecordChild6, // #5 = $r128
/*35315*/         OPC_RecordChild7, // #6 = $da
/*35316*/         OPC_MoveChild, 8,
/*35318*/         OPC_RecordNode, // #7 = $glc
/*35319*/         OPC_MoveParent,
/*35320*/         OPC_MoveChild, 9,
/*35322*/         OPC_RecordNode, // #8 = $slc
/*35323*/         OPC_MoveParent,
/*35324*/         OPC_MoveChild, 10,
/*35326*/         OPC_RecordNode, // #9 = $tfe
/*35327*/         OPC_MoveParent,
/*35328*/         OPC_MoveChild, 11,
/*35330*/         OPC_RecordNode, // #10 = $lwe
/*35331*/         OPC_MoveParent,
/*35332*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35334*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35337*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35340*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35343*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35346*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35349*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35352*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35355*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35358*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4488:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35376*/       /*Scope*/ 68, /*->35445*/
/*35377*/         OPC_CheckChild1Type, MVT::v8i32,
/*35379*/         OPC_RecordChild2, // #1 = $rsrc
/*35380*/         OPC_RecordChild3, // #2 = $sampler
/*35381*/         OPC_RecordChild4, // #3 = $dmask
/*35382*/         OPC_RecordChild5, // #4 = $unorm
/*35383*/         OPC_RecordChild6, // #5 = $r128
/*35384*/         OPC_RecordChild7, // #6 = $da
/*35385*/         OPC_MoveChild, 8,
/*35387*/         OPC_RecordNode, // #7 = $glc
/*35388*/         OPC_MoveParent,
/*35389*/         OPC_MoveChild, 9,
/*35391*/         OPC_RecordNode, // #8 = $slc
/*35392*/         OPC_MoveParent,
/*35393*/         OPC_MoveChild, 10,
/*35395*/         OPC_RecordNode, // #9 = $tfe
/*35396*/         OPC_MoveParent,
/*35397*/         OPC_MoveChild, 11,
/*35399*/         OPC_RecordNode, // #10 = $lwe
/*35400*/         OPC_MoveParent,
/*35401*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35403*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35406*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35409*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35412*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35415*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35418*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35421*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35424*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35427*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4488:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35445*/       /*Scope*/ 68, /*->35514*/
/*35446*/         OPC_CheckChild1Type, MVT::v16i32,
/*35448*/         OPC_RecordChild2, // #1 = $rsrc
/*35449*/         OPC_RecordChild3, // #2 = $sampler
/*35450*/         OPC_RecordChild4, // #3 = $dmask
/*35451*/         OPC_RecordChild5, // #4 = $unorm
/*35452*/         OPC_RecordChild6, // #5 = $r128
/*35453*/         OPC_RecordChild7, // #6 = $da
/*35454*/         OPC_MoveChild, 8,
/*35456*/         OPC_RecordNode, // #7 = $glc
/*35457*/         OPC_MoveParent,
/*35458*/         OPC_MoveChild, 9,
/*35460*/         OPC_RecordNode, // #8 = $slc
/*35461*/         OPC_MoveParent,
/*35462*/         OPC_MoveChild, 10,
/*35464*/         OPC_RecordNode, // #9 = $tfe
/*35465*/         OPC_MoveParent,
/*35466*/         OPC_MoveChild, 11,
/*35468*/         OPC_RecordNode, // #10 = $lwe
/*35469*/         OPC_MoveParent,
/*35470*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35472*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35475*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35478*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35481*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35484*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35487*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35490*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35493*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35496*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4488:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35514*/       0, /*End of Scope*/
/*35515*/     /*Scope*/ 95|128,2/*351*/, /*->35868*/
/*35517*/       OPC_CheckChild0Integer, 7|128,35/*4487*/, 
/*35520*/       OPC_RecordChild1, // #0 = $addr
/*35521*/       OPC_Scope, 68, /*->35591*/ // 5 children in Scope
/*35523*/         OPC_CheckChild1Type, MVT::i32,
/*35525*/         OPC_RecordChild2, // #1 = $rsrc
/*35526*/         OPC_RecordChild3, // #2 = $sampler
/*35527*/         OPC_RecordChild4, // #3 = $dmask
/*35528*/         OPC_RecordChild5, // #4 = $unorm
/*35529*/         OPC_RecordChild6, // #5 = $r128
/*35530*/         OPC_RecordChild7, // #6 = $da
/*35531*/         OPC_MoveChild, 8,
/*35533*/         OPC_RecordNode, // #7 = $glc
/*35534*/         OPC_MoveParent,
/*35535*/         OPC_MoveChild, 9,
/*35537*/         OPC_RecordNode, // #8 = $slc
/*35538*/         OPC_MoveParent,
/*35539*/         OPC_MoveChild, 10,
/*35541*/         OPC_RecordNode, // #9 = $tfe
/*35542*/         OPC_MoveParent,
/*35543*/         OPC_MoveChild, 11,
/*35545*/         OPC_RecordNode, // #10 = $lwe
/*35546*/         OPC_MoveParent,
/*35547*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35549*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35552*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35555*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35558*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35561*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35564*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35567*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35570*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35573*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4487:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35591*/       /*Scope*/ 68, /*->35660*/
/*35592*/         OPC_CheckChild1Type, MVT::v2i32,
/*35594*/         OPC_RecordChild2, // #1 = $rsrc
/*35595*/         OPC_RecordChild3, // #2 = $sampler
/*35596*/         OPC_RecordChild4, // #3 = $dmask
/*35597*/         OPC_RecordChild5, // #4 = $unorm
/*35598*/         OPC_RecordChild6, // #5 = $r128
/*35599*/         OPC_RecordChild7, // #6 = $da
/*35600*/         OPC_MoveChild, 8,
/*35602*/         OPC_RecordNode, // #7 = $glc
/*35603*/         OPC_MoveParent,
/*35604*/         OPC_MoveChild, 9,
/*35606*/         OPC_RecordNode, // #8 = $slc
/*35607*/         OPC_MoveParent,
/*35608*/         OPC_MoveChild, 10,
/*35610*/         OPC_RecordNode, // #9 = $tfe
/*35611*/         OPC_MoveParent,
/*35612*/         OPC_MoveChild, 11,
/*35614*/         OPC_RecordNode, // #10 = $lwe
/*35615*/         OPC_MoveParent,
/*35616*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35618*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35621*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35624*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35627*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35630*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35633*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35636*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35639*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35642*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4487:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35660*/       /*Scope*/ 68, /*->35729*/
/*35661*/         OPC_CheckChild1Type, MVT::v4i32,
/*35663*/         OPC_RecordChild2, // #1 = $rsrc
/*35664*/         OPC_RecordChild3, // #2 = $sampler
/*35665*/         OPC_RecordChild4, // #3 = $dmask
/*35666*/         OPC_RecordChild5, // #4 = $unorm
/*35667*/         OPC_RecordChild6, // #5 = $r128
/*35668*/         OPC_RecordChild7, // #6 = $da
/*35669*/         OPC_MoveChild, 8,
/*35671*/         OPC_RecordNode, // #7 = $glc
/*35672*/         OPC_MoveParent,
/*35673*/         OPC_MoveChild, 9,
/*35675*/         OPC_RecordNode, // #8 = $slc
/*35676*/         OPC_MoveParent,
/*35677*/         OPC_MoveChild, 10,
/*35679*/         OPC_RecordNode, // #9 = $tfe
/*35680*/         OPC_MoveParent,
/*35681*/         OPC_MoveChild, 11,
/*35683*/         OPC_RecordNode, // #10 = $lwe
/*35684*/         OPC_MoveParent,
/*35685*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35687*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35690*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35693*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35696*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35699*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35702*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35705*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35708*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35711*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4487:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35729*/       /*Scope*/ 68, /*->35798*/
/*35730*/         OPC_CheckChild1Type, MVT::v8i32,
/*35732*/         OPC_RecordChild2, // #1 = $rsrc
/*35733*/         OPC_RecordChild3, // #2 = $sampler
/*35734*/         OPC_RecordChild4, // #3 = $dmask
/*35735*/         OPC_RecordChild5, // #4 = $unorm
/*35736*/         OPC_RecordChild6, // #5 = $r128
/*35737*/         OPC_RecordChild7, // #6 = $da
/*35738*/         OPC_MoveChild, 8,
/*35740*/         OPC_RecordNode, // #7 = $glc
/*35741*/         OPC_MoveParent,
/*35742*/         OPC_MoveChild, 9,
/*35744*/         OPC_RecordNode, // #8 = $slc
/*35745*/         OPC_MoveParent,
/*35746*/         OPC_MoveChild, 10,
/*35748*/         OPC_RecordNode, // #9 = $tfe
/*35749*/         OPC_MoveParent,
/*35750*/         OPC_MoveChild, 11,
/*35752*/         OPC_RecordNode, // #10 = $lwe
/*35753*/         OPC_MoveParent,
/*35754*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35756*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35759*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35762*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35765*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35768*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35771*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35774*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35777*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35780*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4487:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35798*/       /*Scope*/ 68, /*->35867*/
/*35799*/         OPC_CheckChild1Type, MVT::v16i32,
/*35801*/         OPC_RecordChild2, // #1 = $rsrc
/*35802*/         OPC_RecordChild3, // #2 = $sampler
/*35803*/         OPC_RecordChild4, // #3 = $dmask
/*35804*/         OPC_RecordChild5, // #4 = $unorm
/*35805*/         OPC_RecordChild6, // #5 = $r128
/*35806*/         OPC_RecordChild7, // #6 = $da
/*35807*/         OPC_MoveChild, 8,
/*35809*/         OPC_RecordNode, // #7 = $glc
/*35810*/         OPC_MoveParent,
/*35811*/         OPC_MoveChild, 9,
/*35813*/         OPC_RecordNode, // #8 = $slc
/*35814*/         OPC_MoveParent,
/*35815*/         OPC_MoveChild, 10,
/*35817*/         OPC_RecordNode, // #9 = $tfe
/*35818*/         OPC_MoveParent,
/*35819*/         OPC_MoveChild, 11,
/*35821*/         OPC_RecordNode, // #10 = $lwe
/*35822*/         OPC_MoveParent,
/*35823*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35825*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35828*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35831*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35834*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35837*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35840*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35843*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35846*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35849*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4487:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35867*/       0, /*End of Scope*/
/*35868*/     /*Scope*/ 95|128,2/*351*/, /*->36221*/
/*35870*/       OPC_CheckChild0Integer, 4|128,35/*4484*/, 
/*35873*/       OPC_RecordChild1, // #0 = $addr
/*35874*/       OPC_Scope, 68, /*->35944*/ // 5 children in Scope
/*35876*/         OPC_CheckChild1Type, MVT::i32,
/*35878*/         OPC_RecordChild2, // #1 = $rsrc
/*35879*/         OPC_RecordChild3, // #2 = $sampler
/*35880*/         OPC_RecordChild4, // #3 = $dmask
/*35881*/         OPC_RecordChild5, // #4 = $unorm
/*35882*/         OPC_RecordChild6, // #5 = $r128
/*35883*/         OPC_RecordChild7, // #6 = $da
/*35884*/         OPC_MoveChild, 8,
/*35886*/         OPC_RecordNode, // #7 = $glc
/*35887*/         OPC_MoveParent,
/*35888*/         OPC_MoveChild, 9,
/*35890*/         OPC_RecordNode, // #8 = $slc
/*35891*/         OPC_MoveParent,
/*35892*/         OPC_MoveChild, 10,
/*35894*/         OPC_RecordNode, // #9 = $tfe
/*35895*/         OPC_MoveParent,
/*35896*/         OPC_MoveChild, 11,
/*35898*/         OPC_RecordNode, // #10 = $lwe
/*35899*/         OPC_MoveParent,
/*35900*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35902*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35905*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35908*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35911*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35914*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35917*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35920*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35923*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35926*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4484:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35944*/       /*Scope*/ 68, /*->36013*/
/*35945*/         OPC_CheckChild1Type, MVT::v2i32,
/*35947*/         OPC_RecordChild2, // #1 = $rsrc
/*35948*/         OPC_RecordChild3, // #2 = $sampler
/*35949*/         OPC_RecordChild4, // #3 = $dmask
/*35950*/         OPC_RecordChild5, // #4 = $unorm
/*35951*/         OPC_RecordChild6, // #5 = $r128
/*35952*/         OPC_RecordChild7, // #6 = $da
/*35953*/         OPC_MoveChild, 8,
/*35955*/         OPC_RecordNode, // #7 = $glc
/*35956*/         OPC_MoveParent,
/*35957*/         OPC_MoveChild, 9,
/*35959*/         OPC_RecordNode, // #8 = $slc
/*35960*/         OPC_MoveParent,
/*35961*/         OPC_MoveChild, 10,
/*35963*/         OPC_RecordNode, // #9 = $tfe
/*35964*/         OPC_MoveParent,
/*35965*/         OPC_MoveChild, 11,
/*35967*/         OPC_RecordNode, // #10 = $lwe
/*35968*/         OPC_MoveParent,
/*35969*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35971*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35974*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35977*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35980*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35983*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35986*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35989*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35992*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35995*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4484:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36013*/       /*Scope*/ 68, /*->36082*/
/*36014*/         OPC_CheckChild1Type, MVT::v4i32,
/*36016*/         OPC_RecordChild2, // #1 = $rsrc
/*36017*/         OPC_RecordChild3, // #2 = $sampler
/*36018*/         OPC_RecordChild4, // #3 = $dmask
/*36019*/         OPC_RecordChild5, // #4 = $unorm
/*36020*/         OPC_RecordChild6, // #5 = $r128
/*36021*/         OPC_RecordChild7, // #6 = $da
/*36022*/         OPC_MoveChild, 8,
/*36024*/         OPC_RecordNode, // #7 = $glc
/*36025*/         OPC_MoveParent,
/*36026*/         OPC_MoveChild, 9,
/*36028*/         OPC_RecordNode, // #8 = $slc
/*36029*/         OPC_MoveParent,
/*36030*/         OPC_MoveChild, 10,
/*36032*/         OPC_RecordNode, // #9 = $tfe
/*36033*/         OPC_MoveParent,
/*36034*/         OPC_MoveChild, 11,
/*36036*/         OPC_RecordNode, // #10 = $lwe
/*36037*/         OPC_MoveParent,
/*36038*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36040*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36043*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36046*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36049*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36052*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36055*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36058*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36061*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36064*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4484:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36082*/       /*Scope*/ 68, /*->36151*/
/*36083*/         OPC_CheckChild1Type, MVT::v8i32,
/*36085*/         OPC_RecordChild2, // #1 = $rsrc
/*36086*/         OPC_RecordChild3, // #2 = $sampler
/*36087*/         OPC_RecordChild4, // #3 = $dmask
/*36088*/         OPC_RecordChild5, // #4 = $unorm
/*36089*/         OPC_RecordChild6, // #5 = $r128
/*36090*/         OPC_RecordChild7, // #6 = $da
/*36091*/         OPC_MoveChild, 8,
/*36093*/         OPC_RecordNode, // #7 = $glc
/*36094*/         OPC_MoveParent,
/*36095*/         OPC_MoveChild, 9,
/*36097*/         OPC_RecordNode, // #8 = $slc
/*36098*/         OPC_MoveParent,
/*36099*/         OPC_MoveChild, 10,
/*36101*/         OPC_RecordNode, // #9 = $tfe
/*36102*/         OPC_MoveParent,
/*36103*/         OPC_MoveChild, 11,
/*36105*/         OPC_RecordNode, // #10 = $lwe
/*36106*/         OPC_MoveParent,
/*36107*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36109*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36112*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36115*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36118*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36121*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36124*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36127*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36130*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36133*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4484:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36151*/       /*Scope*/ 68, /*->36220*/
/*36152*/         OPC_CheckChild1Type, MVT::v16i32,
/*36154*/         OPC_RecordChild2, // #1 = $rsrc
/*36155*/         OPC_RecordChild3, // #2 = $sampler
/*36156*/         OPC_RecordChild4, // #3 = $dmask
/*36157*/         OPC_RecordChild5, // #4 = $unorm
/*36158*/         OPC_RecordChild6, // #5 = $r128
/*36159*/         OPC_RecordChild7, // #6 = $da
/*36160*/         OPC_MoveChild, 8,
/*36162*/         OPC_RecordNode, // #7 = $glc
/*36163*/         OPC_MoveParent,
/*36164*/         OPC_MoveChild, 9,
/*36166*/         OPC_RecordNode, // #8 = $slc
/*36167*/         OPC_MoveParent,
/*36168*/         OPC_MoveChild, 10,
/*36170*/         OPC_RecordNode, // #9 = $tfe
/*36171*/         OPC_MoveParent,
/*36172*/         OPC_MoveChild, 11,
/*36174*/         OPC_RecordNode, // #10 = $lwe
/*36175*/         OPC_MoveParent,
/*36176*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36178*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36181*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36184*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36187*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36190*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36193*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36196*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36199*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36202*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4484:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36220*/       0, /*End of Scope*/
/*36221*/     /*Scope*/ 95|128,2/*351*/, /*->36574*/
/*36223*/       OPC_CheckChild0Integer, 123|128,34/*4475*/, 
/*36226*/       OPC_RecordChild1, // #0 = $addr
/*36227*/       OPC_Scope, 68, /*->36297*/ // 5 children in Scope
/*36229*/         OPC_CheckChild1Type, MVT::i32,
/*36231*/         OPC_RecordChild2, // #1 = $rsrc
/*36232*/         OPC_RecordChild3, // #2 = $sampler
/*36233*/         OPC_RecordChild4, // #3 = $dmask
/*36234*/         OPC_RecordChild5, // #4 = $unorm
/*36235*/         OPC_RecordChild6, // #5 = $r128
/*36236*/         OPC_RecordChild7, // #6 = $da
/*36237*/         OPC_MoveChild, 8,
/*36239*/         OPC_RecordNode, // #7 = $glc
/*36240*/         OPC_MoveParent,
/*36241*/         OPC_MoveChild, 9,
/*36243*/         OPC_RecordNode, // #8 = $slc
/*36244*/         OPC_MoveParent,
/*36245*/         OPC_MoveChild, 10,
/*36247*/         OPC_RecordNode, // #9 = $tfe
/*36248*/         OPC_MoveParent,
/*36249*/         OPC_MoveChild, 11,
/*36251*/         OPC_RecordNode, // #10 = $lwe
/*36252*/         OPC_MoveParent,
/*36253*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36255*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36258*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36261*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36264*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36267*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36270*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36273*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36276*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36279*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4475:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36297*/       /*Scope*/ 68, /*->36366*/
/*36298*/         OPC_CheckChild1Type, MVT::v2i32,
/*36300*/         OPC_RecordChild2, // #1 = $rsrc
/*36301*/         OPC_RecordChild3, // #2 = $sampler
/*36302*/         OPC_RecordChild4, // #3 = $dmask
/*36303*/         OPC_RecordChild5, // #4 = $unorm
/*36304*/         OPC_RecordChild6, // #5 = $r128
/*36305*/         OPC_RecordChild7, // #6 = $da
/*36306*/         OPC_MoveChild, 8,
/*36308*/         OPC_RecordNode, // #7 = $glc
/*36309*/         OPC_MoveParent,
/*36310*/         OPC_MoveChild, 9,
/*36312*/         OPC_RecordNode, // #8 = $slc
/*36313*/         OPC_MoveParent,
/*36314*/         OPC_MoveChild, 10,
/*36316*/         OPC_RecordNode, // #9 = $tfe
/*36317*/         OPC_MoveParent,
/*36318*/         OPC_MoveChild, 11,
/*36320*/         OPC_RecordNode, // #10 = $lwe
/*36321*/         OPC_MoveParent,
/*36322*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36324*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36327*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36330*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36333*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36336*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36339*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36342*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36345*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36348*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4475:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36366*/       /*Scope*/ 68, /*->36435*/
/*36367*/         OPC_CheckChild1Type, MVT::v4i32,
/*36369*/         OPC_RecordChild2, // #1 = $rsrc
/*36370*/         OPC_RecordChild3, // #2 = $sampler
/*36371*/         OPC_RecordChild4, // #3 = $dmask
/*36372*/         OPC_RecordChild5, // #4 = $unorm
/*36373*/         OPC_RecordChild6, // #5 = $r128
/*36374*/         OPC_RecordChild7, // #6 = $da
/*36375*/         OPC_MoveChild, 8,
/*36377*/         OPC_RecordNode, // #7 = $glc
/*36378*/         OPC_MoveParent,
/*36379*/         OPC_MoveChild, 9,
/*36381*/         OPC_RecordNode, // #8 = $slc
/*36382*/         OPC_MoveParent,
/*36383*/         OPC_MoveChild, 10,
/*36385*/         OPC_RecordNode, // #9 = $tfe
/*36386*/         OPC_MoveParent,
/*36387*/         OPC_MoveChild, 11,
/*36389*/         OPC_RecordNode, // #10 = $lwe
/*36390*/         OPC_MoveParent,
/*36391*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36393*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36396*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36399*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36402*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36405*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36408*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36411*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36414*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36417*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4475:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36435*/       /*Scope*/ 68, /*->36504*/
/*36436*/         OPC_CheckChild1Type, MVT::v8i32,
/*36438*/         OPC_RecordChild2, // #1 = $rsrc
/*36439*/         OPC_RecordChild3, // #2 = $sampler
/*36440*/         OPC_RecordChild4, // #3 = $dmask
/*36441*/         OPC_RecordChild5, // #4 = $unorm
/*36442*/         OPC_RecordChild6, // #5 = $r128
/*36443*/         OPC_RecordChild7, // #6 = $da
/*36444*/         OPC_MoveChild, 8,
/*36446*/         OPC_RecordNode, // #7 = $glc
/*36447*/         OPC_MoveParent,
/*36448*/         OPC_MoveChild, 9,
/*36450*/         OPC_RecordNode, // #8 = $slc
/*36451*/         OPC_MoveParent,
/*36452*/         OPC_MoveChild, 10,
/*36454*/         OPC_RecordNode, // #9 = $tfe
/*36455*/         OPC_MoveParent,
/*36456*/         OPC_MoveChild, 11,
/*36458*/         OPC_RecordNode, // #10 = $lwe
/*36459*/         OPC_MoveParent,
/*36460*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36462*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36465*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36468*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36471*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36474*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36477*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36480*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36483*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36486*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4475:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36504*/       /*Scope*/ 68, /*->36573*/
/*36505*/         OPC_CheckChild1Type, MVT::v16i32,
/*36507*/         OPC_RecordChild2, // #1 = $rsrc
/*36508*/         OPC_RecordChild3, // #2 = $sampler
/*36509*/         OPC_RecordChild4, // #3 = $dmask
/*36510*/         OPC_RecordChild5, // #4 = $unorm
/*36511*/         OPC_RecordChild6, // #5 = $r128
/*36512*/         OPC_RecordChild7, // #6 = $da
/*36513*/         OPC_MoveChild, 8,
/*36515*/         OPC_RecordNode, // #7 = $glc
/*36516*/         OPC_MoveParent,
/*36517*/         OPC_MoveChild, 9,
/*36519*/         OPC_RecordNode, // #8 = $slc
/*36520*/         OPC_MoveParent,
/*36521*/         OPC_MoveChild, 10,
/*36523*/         OPC_RecordNode, // #9 = $tfe
/*36524*/         OPC_MoveParent,
/*36525*/         OPC_MoveChild, 11,
/*36527*/         OPC_RecordNode, // #10 = $lwe
/*36528*/         OPC_MoveParent,
/*36529*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36531*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36534*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36537*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36540*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36543*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36546*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36549*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36552*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36555*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4475:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36573*/       0, /*End of Scope*/
/*36574*/     /*Scope*/ 95|128,2/*351*/, /*->36927*/
/*36576*/       OPC_CheckChild0Integer, 127|128,34/*4479*/, 
/*36579*/       OPC_RecordChild1, // #0 = $addr
/*36580*/       OPC_Scope, 68, /*->36650*/ // 5 children in Scope
/*36582*/         OPC_CheckChild1Type, MVT::i32,
/*36584*/         OPC_RecordChild2, // #1 = $rsrc
/*36585*/         OPC_RecordChild3, // #2 = $sampler
/*36586*/         OPC_RecordChild4, // #3 = $dmask
/*36587*/         OPC_RecordChild5, // #4 = $unorm
/*36588*/         OPC_RecordChild6, // #5 = $r128
/*36589*/         OPC_RecordChild7, // #6 = $da
/*36590*/         OPC_MoveChild, 8,
/*36592*/         OPC_RecordNode, // #7 = $glc
/*36593*/         OPC_MoveParent,
/*36594*/         OPC_MoveChild, 9,
/*36596*/         OPC_RecordNode, // #8 = $slc
/*36597*/         OPC_MoveParent,
/*36598*/         OPC_MoveChild, 10,
/*36600*/         OPC_RecordNode, // #9 = $tfe
/*36601*/         OPC_MoveParent,
/*36602*/         OPC_MoveChild, 11,
/*36604*/         OPC_RecordNode, // #10 = $lwe
/*36605*/         OPC_MoveParent,
/*36606*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36608*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36611*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36614*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36617*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36620*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36623*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36626*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36629*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36632*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4479:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36650*/       /*Scope*/ 68, /*->36719*/
/*36651*/         OPC_CheckChild1Type, MVT::v2i32,
/*36653*/         OPC_RecordChild2, // #1 = $rsrc
/*36654*/         OPC_RecordChild3, // #2 = $sampler
/*36655*/         OPC_RecordChild4, // #3 = $dmask
/*36656*/         OPC_RecordChild5, // #4 = $unorm
/*36657*/         OPC_RecordChild6, // #5 = $r128
/*36658*/         OPC_RecordChild7, // #6 = $da
/*36659*/         OPC_MoveChild, 8,
/*36661*/         OPC_RecordNode, // #7 = $glc
/*36662*/         OPC_MoveParent,
/*36663*/         OPC_MoveChild, 9,
/*36665*/         OPC_RecordNode, // #8 = $slc
/*36666*/         OPC_MoveParent,
/*36667*/         OPC_MoveChild, 10,
/*36669*/         OPC_RecordNode, // #9 = $tfe
/*36670*/         OPC_MoveParent,
/*36671*/         OPC_MoveChild, 11,
/*36673*/         OPC_RecordNode, // #10 = $lwe
/*36674*/         OPC_MoveParent,
/*36675*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36677*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36680*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36683*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36686*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36689*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36692*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36695*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36698*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36701*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4479:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36719*/       /*Scope*/ 68, /*->36788*/
/*36720*/         OPC_CheckChild1Type, MVT::v4i32,
/*36722*/         OPC_RecordChild2, // #1 = $rsrc
/*36723*/         OPC_RecordChild3, // #2 = $sampler
/*36724*/         OPC_RecordChild4, // #3 = $dmask
/*36725*/         OPC_RecordChild5, // #4 = $unorm
/*36726*/         OPC_RecordChild6, // #5 = $r128
/*36727*/         OPC_RecordChild7, // #6 = $da
/*36728*/         OPC_MoveChild, 8,
/*36730*/         OPC_RecordNode, // #7 = $glc
/*36731*/         OPC_MoveParent,
/*36732*/         OPC_MoveChild, 9,
/*36734*/         OPC_RecordNode, // #8 = $slc
/*36735*/         OPC_MoveParent,
/*36736*/         OPC_MoveChild, 10,
/*36738*/         OPC_RecordNode, // #9 = $tfe
/*36739*/         OPC_MoveParent,
/*36740*/         OPC_MoveChild, 11,
/*36742*/         OPC_RecordNode, // #10 = $lwe
/*36743*/         OPC_MoveParent,
/*36744*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36746*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36749*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36752*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36755*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36758*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36761*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36764*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36767*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36770*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4479:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36788*/       /*Scope*/ 68, /*->36857*/
/*36789*/         OPC_CheckChild1Type, MVT::v8i32,
/*36791*/         OPC_RecordChild2, // #1 = $rsrc
/*36792*/         OPC_RecordChild3, // #2 = $sampler
/*36793*/         OPC_RecordChild4, // #3 = $dmask
/*36794*/         OPC_RecordChild5, // #4 = $unorm
/*36795*/         OPC_RecordChild6, // #5 = $r128
/*36796*/         OPC_RecordChild7, // #6 = $da
/*36797*/         OPC_MoveChild, 8,
/*36799*/         OPC_RecordNode, // #7 = $glc
/*36800*/         OPC_MoveParent,
/*36801*/         OPC_MoveChild, 9,
/*36803*/         OPC_RecordNode, // #8 = $slc
/*36804*/         OPC_MoveParent,
/*36805*/         OPC_MoveChild, 10,
/*36807*/         OPC_RecordNode, // #9 = $tfe
/*36808*/         OPC_MoveParent,
/*36809*/         OPC_MoveChild, 11,
/*36811*/         OPC_RecordNode, // #10 = $lwe
/*36812*/         OPC_MoveParent,
/*36813*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36815*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36818*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36821*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36824*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36827*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36830*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36833*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36836*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36839*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4479:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36857*/       /*Scope*/ 68, /*->36926*/
/*36858*/         OPC_CheckChild1Type, MVT::v16i32,
/*36860*/         OPC_RecordChild2, // #1 = $rsrc
/*36861*/         OPC_RecordChild3, // #2 = $sampler
/*36862*/         OPC_RecordChild4, // #3 = $dmask
/*36863*/         OPC_RecordChild5, // #4 = $unorm
/*36864*/         OPC_RecordChild6, // #5 = $r128
/*36865*/         OPC_RecordChild7, // #6 = $da
/*36866*/         OPC_MoveChild, 8,
/*36868*/         OPC_RecordNode, // #7 = $glc
/*36869*/         OPC_MoveParent,
/*36870*/         OPC_MoveChild, 9,
/*36872*/         OPC_RecordNode, // #8 = $slc
/*36873*/         OPC_MoveParent,
/*36874*/         OPC_MoveChild, 10,
/*36876*/         OPC_RecordNode, // #9 = $tfe
/*36877*/         OPC_MoveParent,
/*36878*/         OPC_MoveChild, 11,
/*36880*/         OPC_RecordNode, // #10 = $lwe
/*36881*/         OPC_MoveParent,
/*36882*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36884*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36887*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36890*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36893*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36896*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36899*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36902*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36905*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36908*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4479:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36926*/       0, /*End of Scope*/
/*36927*/     /*Scope*/ 95|128,2/*351*/, /*->37280*/
/*36929*/       OPC_CheckChild0Integer, 126|128,34/*4478*/, 
/*36932*/       OPC_RecordChild1, // #0 = $addr
/*36933*/       OPC_Scope, 68, /*->37003*/ // 5 children in Scope
/*36935*/         OPC_CheckChild1Type, MVT::i32,
/*36937*/         OPC_RecordChild2, // #1 = $rsrc
/*36938*/         OPC_RecordChild3, // #2 = $sampler
/*36939*/         OPC_RecordChild4, // #3 = $dmask
/*36940*/         OPC_RecordChild5, // #4 = $unorm
/*36941*/         OPC_RecordChild6, // #5 = $r128
/*36942*/         OPC_RecordChild7, // #6 = $da
/*36943*/         OPC_MoveChild, 8,
/*36945*/         OPC_RecordNode, // #7 = $glc
/*36946*/         OPC_MoveParent,
/*36947*/         OPC_MoveChild, 9,
/*36949*/         OPC_RecordNode, // #8 = $slc
/*36950*/         OPC_MoveParent,
/*36951*/         OPC_MoveChild, 10,
/*36953*/         OPC_RecordNode, // #9 = $tfe
/*36954*/         OPC_MoveParent,
/*36955*/         OPC_MoveChild, 11,
/*36957*/         OPC_RecordNode, // #10 = $lwe
/*36958*/         OPC_MoveParent,
/*36959*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36961*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36964*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36967*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36970*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36973*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36976*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36979*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36982*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36985*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4478:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37003*/       /*Scope*/ 68, /*->37072*/
/*37004*/         OPC_CheckChild1Type, MVT::v2i32,
/*37006*/         OPC_RecordChild2, // #1 = $rsrc
/*37007*/         OPC_RecordChild3, // #2 = $sampler
/*37008*/         OPC_RecordChild4, // #3 = $dmask
/*37009*/         OPC_RecordChild5, // #4 = $unorm
/*37010*/         OPC_RecordChild6, // #5 = $r128
/*37011*/         OPC_RecordChild7, // #6 = $da
/*37012*/         OPC_MoveChild, 8,
/*37014*/         OPC_RecordNode, // #7 = $glc
/*37015*/         OPC_MoveParent,
/*37016*/         OPC_MoveChild, 9,
/*37018*/         OPC_RecordNode, // #8 = $slc
/*37019*/         OPC_MoveParent,
/*37020*/         OPC_MoveChild, 10,
/*37022*/         OPC_RecordNode, // #9 = $tfe
/*37023*/         OPC_MoveParent,
/*37024*/         OPC_MoveChild, 11,
/*37026*/         OPC_RecordNode, // #10 = $lwe
/*37027*/         OPC_MoveParent,
/*37028*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37030*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37033*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37036*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37039*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37042*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37045*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37048*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37051*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37054*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4478:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37072*/       /*Scope*/ 68, /*->37141*/
/*37073*/         OPC_CheckChild1Type, MVT::v4i32,
/*37075*/         OPC_RecordChild2, // #1 = $rsrc
/*37076*/         OPC_RecordChild3, // #2 = $sampler
/*37077*/         OPC_RecordChild4, // #3 = $dmask
/*37078*/         OPC_RecordChild5, // #4 = $unorm
/*37079*/         OPC_RecordChild6, // #5 = $r128
/*37080*/         OPC_RecordChild7, // #6 = $da
/*37081*/         OPC_MoveChild, 8,
/*37083*/         OPC_RecordNode, // #7 = $glc
/*37084*/         OPC_MoveParent,
/*37085*/         OPC_MoveChild, 9,
/*37087*/         OPC_RecordNode, // #8 = $slc
/*37088*/         OPC_MoveParent,
/*37089*/         OPC_MoveChild, 10,
/*37091*/         OPC_RecordNode, // #9 = $tfe
/*37092*/         OPC_MoveParent,
/*37093*/         OPC_MoveChild, 11,
/*37095*/         OPC_RecordNode, // #10 = $lwe
/*37096*/         OPC_MoveParent,
/*37097*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37099*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37102*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37105*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37108*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37111*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37114*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37117*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37120*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37123*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4478:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37141*/       /*Scope*/ 68, /*->37210*/
/*37142*/         OPC_CheckChild1Type, MVT::v8i32,
/*37144*/         OPC_RecordChild2, // #1 = $rsrc
/*37145*/         OPC_RecordChild3, // #2 = $sampler
/*37146*/         OPC_RecordChild4, // #3 = $dmask
/*37147*/         OPC_RecordChild5, // #4 = $unorm
/*37148*/         OPC_RecordChild6, // #5 = $r128
/*37149*/         OPC_RecordChild7, // #6 = $da
/*37150*/         OPC_MoveChild, 8,
/*37152*/         OPC_RecordNode, // #7 = $glc
/*37153*/         OPC_MoveParent,
/*37154*/         OPC_MoveChild, 9,
/*37156*/         OPC_RecordNode, // #8 = $slc
/*37157*/         OPC_MoveParent,
/*37158*/         OPC_MoveChild, 10,
/*37160*/         OPC_RecordNode, // #9 = $tfe
/*37161*/         OPC_MoveParent,
/*37162*/         OPC_MoveChild, 11,
/*37164*/         OPC_RecordNode, // #10 = $lwe
/*37165*/         OPC_MoveParent,
/*37166*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37168*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37171*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37174*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37177*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37180*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37183*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37186*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37189*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37192*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4478:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37210*/       /*Scope*/ 68, /*->37279*/
/*37211*/         OPC_CheckChild1Type, MVT::v16i32,
/*37213*/         OPC_RecordChild2, // #1 = $rsrc
/*37214*/         OPC_RecordChild3, // #2 = $sampler
/*37215*/         OPC_RecordChild4, // #3 = $dmask
/*37216*/         OPC_RecordChild5, // #4 = $unorm
/*37217*/         OPC_RecordChild6, // #5 = $r128
/*37218*/         OPC_RecordChild7, // #6 = $da
/*37219*/         OPC_MoveChild, 8,
/*37221*/         OPC_RecordNode, // #7 = $glc
/*37222*/         OPC_MoveParent,
/*37223*/         OPC_MoveChild, 9,
/*37225*/         OPC_RecordNode, // #8 = $slc
/*37226*/         OPC_MoveParent,
/*37227*/         OPC_MoveChild, 10,
/*37229*/         OPC_RecordNode, // #9 = $tfe
/*37230*/         OPC_MoveParent,
/*37231*/         OPC_MoveChild, 11,
/*37233*/         OPC_RecordNode, // #10 = $lwe
/*37234*/         OPC_MoveParent,
/*37235*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37237*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37240*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37243*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37246*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37249*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37252*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37255*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37258*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37261*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4478:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37279*/       0, /*End of Scope*/
/*37280*/     /*Scope*/ 95|128,2/*351*/, /*->37633*/
/*37282*/       OPC_CheckChild0Integer, 1|128,35/*4481*/, 
/*37285*/       OPC_RecordChild1, // #0 = $addr
/*37286*/       OPC_Scope, 68, /*->37356*/ // 5 children in Scope
/*37288*/         OPC_CheckChild1Type, MVT::i32,
/*37290*/         OPC_RecordChild2, // #1 = $rsrc
/*37291*/         OPC_RecordChild3, // #2 = $sampler
/*37292*/         OPC_RecordChild4, // #3 = $dmask
/*37293*/         OPC_RecordChild5, // #4 = $unorm
/*37294*/         OPC_RecordChild6, // #5 = $r128
/*37295*/         OPC_RecordChild7, // #6 = $da
/*37296*/         OPC_MoveChild, 8,
/*37298*/         OPC_RecordNode, // #7 = $glc
/*37299*/         OPC_MoveParent,
/*37300*/         OPC_MoveChild, 9,
/*37302*/         OPC_RecordNode, // #8 = $slc
/*37303*/         OPC_MoveParent,
/*37304*/         OPC_MoveChild, 10,
/*37306*/         OPC_RecordNode, // #9 = $tfe
/*37307*/         OPC_MoveParent,
/*37308*/         OPC_MoveChild, 11,
/*37310*/         OPC_RecordNode, // #10 = $lwe
/*37311*/         OPC_MoveParent,
/*37312*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37314*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37317*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37320*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37323*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37326*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37329*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37332*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37335*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37338*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4481:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37356*/       /*Scope*/ 68, /*->37425*/
/*37357*/         OPC_CheckChild1Type, MVT::v2i32,
/*37359*/         OPC_RecordChild2, // #1 = $rsrc
/*37360*/         OPC_RecordChild3, // #2 = $sampler
/*37361*/         OPC_RecordChild4, // #3 = $dmask
/*37362*/         OPC_RecordChild5, // #4 = $unorm
/*37363*/         OPC_RecordChild6, // #5 = $r128
/*37364*/         OPC_RecordChild7, // #6 = $da
/*37365*/         OPC_MoveChild, 8,
/*37367*/         OPC_RecordNode, // #7 = $glc
/*37368*/         OPC_MoveParent,
/*37369*/         OPC_MoveChild, 9,
/*37371*/         OPC_RecordNode, // #8 = $slc
/*37372*/         OPC_MoveParent,
/*37373*/         OPC_MoveChild, 10,
/*37375*/         OPC_RecordNode, // #9 = $tfe
/*37376*/         OPC_MoveParent,
/*37377*/         OPC_MoveChild, 11,
/*37379*/         OPC_RecordNode, // #10 = $lwe
/*37380*/         OPC_MoveParent,
/*37381*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37383*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37386*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37389*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37392*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37395*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37398*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37401*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37404*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37407*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4481:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37425*/       /*Scope*/ 68, /*->37494*/
/*37426*/         OPC_CheckChild1Type, MVT::v4i32,
/*37428*/         OPC_RecordChild2, // #1 = $rsrc
/*37429*/         OPC_RecordChild3, // #2 = $sampler
/*37430*/         OPC_RecordChild4, // #3 = $dmask
/*37431*/         OPC_RecordChild5, // #4 = $unorm
/*37432*/         OPC_RecordChild6, // #5 = $r128
/*37433*/         OPC_RecordChild7, // #6 = $da
/*37434*/         OPC_MoveChild, 8,
/*37436*/         OPC_RecordNode, // #7 = $glc
/*37437*/         OPC_MoveParent,
/*37438*/         OPC_MoveChild, 9,
/*37440*/         OPC_RecordNode, // #8 = $slc
/*37441*/         OPC_MoveParent,
/*37442*/         OPC_MoveChild, 10,
/*37444*/         OPC_RecordNode, // #9 = $tfe
/*37445*/         OPC_MoveParent,
/*37446*/         OPC_MoveChild, 11,
/*37448*/         OPC_RecordNode, // #10 = $lwe
/*37449*/         OPC_MoveParent,
/*37450*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37452*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37455*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37458*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37461*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37464*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37467*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37470*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37473*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37476*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4481:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37494*/       /*Scope*/ 68, /*->37563*/
/*37495*/         OPC_CheckChild1Type, MVT::v8i32,
/*37497*/         OPC_RecordChild2, // #1 = $rsrc
/*37498*/         OPC_RecordChild3, // #2 = $sampler
/*37499*/         OPC_RecordChild4, // #3 = $dmask
/*37500*/         OPC_RecordChild5, // #4 = $unorm
/*37501*/         OPC_RecordChild6, // #5 = $r128
/*37502*/         OPC_RecordChild7, // #6 = $da
/*37503*/         OPC_MoveChild, 8,
/*37505*/         OPC_RecordNode, // #7 = $glc
/*37506*/         OPC_MoveParent,
/*37507*/         OPC_MoveChild, 9,
/*37509*/         OPC_RecordNode, // #8 = $slc
/*37510*/         OPC_MoveParent,
/*37511*/         OPC_MoveChild, 10,
/*37513*/         OPC_RecordNode, // #9 = $tfe
/*37514*/         OPC_MoveParent,
/*37515*/         OPC_MoveChild, 11,
/*37517*/         OPC_RecordNode, // #10 = $lwe
/*37518*/         OPC_MoveParent,
/*37519*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37521*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37524*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37527*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37530*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37533*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37536*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37539*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37542*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37545*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4481:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37563*/       /*Scope*/ 68, /*->37632*/
/*37564*/         OPC_CheckChild1Type, MVT::v16i32,
/*37566*/         OPC_RecordChild2, // #1 = $rsrc
/*37567*/         OPC_RecordChild3, // #2 = $sampler
/*37568*/         OPC_RecordChild4, // #3 = $dmask
/*37569*/         OPC_RecordChild5, // #4 = $unorm
/*37570*/         OPC_RecordChild6, // #5 = $r128
/*37571*/         OPC_RecordChild7, // #6 = $da
/*37572*/         OPC_MoveChild, 8,
/*37574*/         OPC_RecordNode, // #7 = $glc
/*37575*/         OPC_MoveParent,
/*37576*/         OPC_MoveChild, 9,
/*37578*/         OPC_RecordNode, // #8 = $slc
/*37579*/         OPC_MoveParent,
/*37580*/         OPC_MoveChild, 10,
/*37582*/         OPC_RecordNode, // #9 = $tfe
/*37583*/         OPC_MoveParent,
/*37584*/         OPC_MoveChild, 11,
/*37586*/         OPC_RecordNode, // #10 = $lwe
/*37587*/         OPC_MoveParent,
/*37588*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37590*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37593*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37596*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37599*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37602*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37605*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37608*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37611*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37614*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4481:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37632*/       0, /*End of Scope*/
/*37633*/     /*Scope*/ 95|128,2/*351*/, /*->37986*/
/*37635*/       OPC_CheckChild0Integer, 117|128,34/*4469*/, 
/*37638*/       OPC_RecordChild1, // #0 = $addr
/*37639*/       OPC_Scope, 68, /*->37709*/ // 5 children in Scope
/*37641*/         OPC_CheckChild1Type, MVT::i32,
/*37643*/         OPC_RecordChild2, // #1 = $rsrc
/*37644*/         OPC_RecordChild3, // #2 = $sampler
/*37645*/         OPC_RecordChild4, // #3 = $dmask
/*37646*/         OPC_RecordChild5, // #4 = $unorm
/*37647*/         OPC_RecordChild6, // #5 = $r128
/*37648*/         OPC_RecordChild7, // #6 = $da
/*37649*/         OPC_MoveChild, 8,
/*37651*/         OPC_RecordNode, // #7 = $glc
/*37652*/         OPC_MoveParent,
/*37653*/         OPC_MoveChild, 9,
/*37655*/         OPC_RecordNode, // #8 = $slc
/*37656*/         OPC_MoveParent,
/*37657*/         OPC_MoveChild, 10,
/*37659*/         OPC_RecordNode, // #9 = $tfe
/*37660*/         OPC_MoveParent,
/*37661*/         OPC_MoveChild, 11,
/*37663*/         OPC_RecordNode, // #10 = $lwe
/*37664*/         OPC_MoveParent,
/*37665*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37667*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37670*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37673*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37676*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37679*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37682*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37685*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37688*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37691*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4469:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37709*/       /*Scope*/ 68, /*->37778*/
/*37710*/         OPC_CheckChild1Type, MVT::v2i32,
/*37712*/         OPC_RecordChild2, // #1 = $rsrc
/*37713*/         OPC_RecordChild3, // #2 = $sampler
/*37714*/         OPC_RecordChild4, // #3 = $dmask
/*37715*/         OPC_RecordChild5, // #4 = $unorm
/*37716*/         OPC_RecordChild6, // #5 = $r128
/*37717*/         OPC_RecordChild7, // #6 = $da
/*37718*/         OPC_MoveChild, 8,
/*37720*/         OPC_RecordNode, // #7 = $glc
/*37721*/         OPC_MoveParent,
/*37722*/         OPC_MoveChild, 9,
/*37724*/         OPC_RecordNode, // #8 = $slc
/*37725*/         OPC_MoveParent,
/*37726*/         OPC_MoveChild, 10,
/*37728*/         OPC_RecordNode, // #9 = $tfe
/*37729*/         OPC_MoveParent,
/*37730*/         OPC_MoveChild, 11,
/*37732*/         OPC_RecordNode, // #10 = $lwe
/*37733*/         OPC_MoveParent,
/*37734*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37736*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37739*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37742*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37745*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37748*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37751*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37754*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37757*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37760*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4469:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37778*/       /*Scope*/ 68, /*->37847*/
/*37779*/         OPC_CheckChild1Type, MVT::v4i32,
/*37781*/         OPC_RecordChild2, // #1 = $rsrc
/*37782*/         OPC_RecordChild3, // #2 = $sampler
/*37783*/         OPC_RecordChild4, // #3 = $dmask
/*37784*/         OPC_RecordChild5, // #4 = $unorm
/*37785*/         OPC_RecordChild6, // #5 = $r128
/*37786*/         OPC_RecordChild7, // #6 = $da
/*37787*/         OPC_MoveChild, 8,
/*37789*/         OPC_RecordNode, // #7 = $glc
/*37790*/         OPC_MoveParent,
/*37791*/         OPC_MoveChild, 9,
/*37793*/         OPC_RecordNode, // #8 = $slc
/*37794*/         OPC_MoveParent,
/*37795*/         OPC_MoveChild, 10,
/*37797*/         OPC_RecordNode, // #9 = $tfe
/*37798*/         OPC_MoveParent,
/*37799*/         OPC_MoveChild, 11,
/*37801*/         OPC_RecordNode, // #10 = $lwe
/*37802*/         OPC_MoveParent,
/*37803*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37805*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37808*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37811*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37814*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37817*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37820*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37823*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37826*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37829*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4469:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37847*/       /*Scope*/ 68, /*->37916*/
/*37848*/         OPC_CheckChild1Type, MVT::v8i32,
/*37850*/         OPC_RecordChild2, // #1 = $rsrc
/*37851*/         OPC_RecordChild3, // #2 = $sampler
/*37852*/         OPC_RecordChild4, // #3 = $dmask
/*37853*/         OPC_RecordChild5, // #4 = $unorm
/*37854*/         OPC_RecordChild6, // #5 = $r128
/*37855*/         OPC_RecordChild7, // #6 = $da
/*37856*/         OPC_MoveChild, 8,
/*37858*/         OPC_RecordNode, // #7 = $glc
/*37859*/         OPC_MoveParent,
/*37860*/         OPC_MoveChild, 9,
/*37862*/         OPC_RecordNode, // #8 = $slc
/*37863*/         OPC_MoveParent,
/*37864*/         OPC_MoveChild, 10,
/*37866*/         OPC_RecordNode, // #9 = $tfe
/*37867*/         OPC_MoveParent,
/*37868*/         OPC_MoveChild, 11,
/*37870*/         OPC_RecordNode, // #10 = $lwe
/*37871*/         OPC_MoveParent,
/*37872*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37874*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37877*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37880*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37883*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37886*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37889*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37892*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37895*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37898*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4469:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37916*/       /*Scope*/ 68, /*->37985*/
/*37917*/         OPC_CheckChild1Type, MVT::v16i32,
/*37919*/         OPC_RecordChild2, // #1 = $rsrc
/*37920*/         OPC_RecordChild3, // #2 = $sampler
/*37921*/         OPC_RecordChild4, // #3 = $dmask
/*37922*/         OPC_RecordChild5, // #4 = $unorm
/*37923*/         OPC_RecordChild6, // #5 = $r128
/*37924*/         OPC_RecordChild7, // #6 = $da
/*37925*/         OPC_MoveChild, 8,
/*37927*/         OPC_RecordNode, // #7 = $glc
/*37928*/         OPC_MoveParent,
/*37929*/         OPC_MoveChild, 9,
/*37931*/         OPC_RecordNode, // #8 = $slc
/*37932*/         OPC_MoveParent,
/*37933*/         OPC_MoveChild, 10,
/*37935*/         OPC_RecordNode, // #9 = $tfe
/*37936*/         OPC_MoveParent,
/*37937*/         OPC_MoveChild, 11,
/*37939*/         OPC_RecordNode, // #10 = $lwe
/*37940*/         OPC_MoveParent,
/*37941*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37943*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37946*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37949*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37952*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37955*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37958*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37961*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37964*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37967*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4469:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37985*/       0, /*End of Scope*/
/*37986*/     /*Scope*/ 95|128,2/*351*/, /*->38339*/
/*37988*/       OPC_CheckChild0Integer, 116|128,34/*4468*/, 
/*37991*/       OPC_RecordChild1, // #0 = $addr
/*37992*/       OPC_Scope, 68, /*->38062*/ // 5 children in Scope
/*37994*/         OPC_CheckChild1Type, MVT::i32,
/*37996*/         OPC_RecordChild2, // #1 = $rsrc
/*37997*/         OPC_RecordChild3, // #2 = $sampler
/*37998*/         OPC_RecordChild4, // #3 = $dmask
/*37999*/         OPC_RecordChild5, // #4 = $unorm
/*38000*/         OPC_RecordChild6, // #5 = $r128
/*38001*/         OPC_RecordChild7, // #6 = $da
/*38002*/         OPC_MoveChild, 8,
/*38004*/         OPC_RecordNode, // #7 = $glc
/*38005*/         OPC_MoveParent,
/*38006*/         OPC_MoveChild, 9,
/*38008*/         OPC_RecordNode, // #8 = $slc
/*38009*/         OPC_MoveParent,
/*38010*/         OPC_MoveChild, 10,
/*38012*/         OPC_RecordNode, // #9 = $tfe
/*38013*/         OPC_MoveParent,
/*38014*/         OPC_MoveChild, 11,
/*38016*/         OPC_RecordNode, // #10 = $lwe
/*38017*/         OPC_MoveParent,
/*38018*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38020*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38023*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38026*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38029*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38032*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38035*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38038*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38041*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38044*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4468:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38062*/       /*Scope*/ 68, /*->38131*/
/*38063*/         OPC_CheckChild1Type, MVT::v2i32,
/*38065*/         OPC_RecordChild2, // #1 = $rsrc
/*38066*/         OPC_RecordChild3, // #2 = $sampler
/*38067*/         OPC_RecordChild4, // #3 = $dmask
/*38068*/         OPC_RecordChild5, // #4 = $unorm
/*38069*/         OPC_RecordChild6, // #5 = $r128
/*38070*/         OPC_RecordChild7, // #6 = $da
/*38071*/         OPC_MoveChild, 8,
/*38073*/         OPC_RecordNode, // #7 = $glc
/*38074*/         OPC_MoveParent,
/*38075*/         OPC_MoveChild, 9,
/*38077*/         OPC_RecordNode, // #8 = $slc
/*38078*/         OPC_MoveParent,
/*38079*/         OPC_MoveChild, 10,
/*38081*/         OPC_RecordNode, // #9 = $tfe
/*38082*/         OPC_MoveParent,
/*38083*/         OPC_MoveChild, 11,
/*38085*/         OPC_RecordNode, // #10 = $lwe
/*38086*/         OPC_MoveParent,
/*38087*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38089*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38092*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38095*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38098*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38101*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38104*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38107*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38110*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38113*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4468:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38131*/       /*Scope*/ 68, /*->38200*/
/*38132*/         OPC_CheckChild1Type, MVT::v4i32,
/*38134*/         OPC_RecordChild2, // #1 = $rsrc
/*38135*/         OPC_RecordChild3, // #2 = $sampler
/*38136*/         OPC_RecordChild4, // #3 = $dmask
/*38137*/         OPC_RecordChild5, // #4 = $unorm
/*38138*/         OPC_RecordChild6, // #5 = $r128
/*38139*/         OPC_RecordChild7, // #6 = $da
/*38140*/         OPC_MoveChild, 8,
/*38142*/         OPC_RecordNode, // #7 = $glc
/*38143*/         OPC_MoveParent,
/*38144*/         OPC_MoveChild, 9,
/*38146*/         OPC_RecordNode, // #8 = $slc
/*38147*/         OPC_MoveParent,
/*38148*/         OPC_MoveChild, 10,
/*38150*/         OPC_RecordNode, // #9 = $tfe
/*38151*/         OPC_MoveParent,
/*38152*/         OPC_MoveChild, 11,
/*38154*/         OPC_RecordNode, // #10 = $lwe
/*38155*/         OPC_MoveParent,
/*38156*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38158*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38161*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38164*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38167*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38170*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38173*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38176*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38179*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38182*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4468:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38200*/       /*Scope*/ 68, /*->38269*/
/*38201*/         OPC_CheckChild1Type, MVT::v8i32,
/*38203*/         OPC_RecordChild2, // #1 = $rsrc
/*38204*/         OPC_RecordChild3, // #2 = $sampler
/*38205*/         OPC_RecordChild4, // #3 = $dmask
/*38206*/         OPC_RecordChild5, // #4 = $unorm
/*38207*/         OPC_RecordChild6, // #5 = $r128
/*38208*/         OPC_RecordChild7, // #6 = $da
/*38209*/         OPC_MoveChild, 8,
/*38211*/         OPC_RecordNode, // #7 = $glc
/*38212*/         OPC_MoveParent,
/*38213*/         OPC_MoveChild, 9,
/*38215*/         OPC_RecordNode, // #8 = $slc
/*38216*/         OPC_MoveParent,
/*38217*/         OPC_MoveChild, 10,
/*38219*/         OPC_RecordNode, // #9 = $tfe
/*38220*/         OPC_MoveParent,
/*38221*/         OPC_MoveChild, 11,
/*38223*/         OPC_RecordNode, // #10 = $lwe
/*38224*/         OPC_MoveParent,
/*38225*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38227*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38230*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38233*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38236*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38239*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38242*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38245*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38248*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38251*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4468:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38269*/       /*Scope*/ 68, /*->38338*/
/*38270*/         OPC_CheckChild1Type, MVT::v16i32,
/*38272*/         OPC_RecordChild2, // #1 = $rsrc
/*38273*/         OPC_RecordChild3, // #2 = $sampler
/*38274*/         OPC_RecordChild4, // #3 = $dmask
/*38275*/         OPC_RecordChild5, // #4 = $unorm
/*38276*/         OPC_RecordChild6, // #5 = $r128
/*38277*/         OPC_RecordChild7, // #6 = $da
/*38278*/         OPC_MoveChild, 8,
/*38280*/         OPC_RecordNode, // #7 = $glc
/*38281*/         OPC_MoveParent,
/*38282*/         OPC_MoveChild, 9,
/*38284*/         OPC_RecordNode, // #8 = $slc
/*38285*/         OPC_MoveParent,
/*38286*/         OPC_MoveChild, 10,
/*38288*/         OPC_RecordNode, // #9 = $tfe
/*38289*/         OPC_MoveParent,
/*38290*/         OPC_MoveChild, 11,
/*38292*/         OPC_RecordNode, // #10 = $lwe
/*38293*/         OPC_MoveParent,
/*38294*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38296*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38299*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38302*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38305*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38308*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38311*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38314*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38317*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38320*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4468:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38338*/       0, /*End of Scope*/
/*38339*/     /*Scope*/ 95|128,2/*351*/, /*->38692*/
/*38341*/       OPC_CheckChild0Integer, 3|128,35/*4483*/, 
/*38344*/       OPC_RecordChild1, // #0 = $addr
/*38345*/       OPC_Scope, 68, /*->38415*/ // 5 children in Scope
/*38347*/         OPC_CheckChild1Type, MVT::i32,
/*38349*/         OPC_RecordChild2, // #1 = $rsrc
/*38350*/         OPC_RecordChild3, // #2 = $sampler
/*38351*/         OPC_RecordChild4, // #3 = $dmask
/*38352*/         OPC_RecordChild5, // #4 = $unorm
/*38353*/         OPC_RecordChild6, // #5 = $r128
/*38354*/         OPC_RecordChild7, // #6 = $da
/*38355*/         OPC_MoveChild, 8,
/*38357*/         OPC_RecordNode, // #7 = $glc
/*38358*/         OPC_MoveParent,
/*38359*/         OPC_MoveChild, 9,
/*38361*/         OPC_RecordNode, // #8 = $slc
/*38362*/         OPC_MoveParent,
/*38363*/         OPC_MoveChild, 10,
/*38365*/         OPC_RecordNode, // #9 = $tfe
/*38366*/         OPC_MoveParent,
/*38367*/         OPC_MoveChild, 11,
/*38369*/         OPC_RecordNode, // #10 = $lwe
/*38370*/         OPC_MoveParent,
/*38371*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38373*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38376*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38379*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38382*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38385*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38388*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38391*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38394*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38397*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4483:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38415*/       /*Scope*/ 68, /*->38484*/
/*38416*/         OPC_CheckChild1Type, MVT::v2i32,
/*38418*/         OPC_RecordChild2, // #1 = $rsrc
/*38419*/         OPC_RecordChild3, // #2 = $sampler
/*38420*/         OPC_RecordChild4, // #3 = $dmask
/*38421*/         OPC_RecordChild5, // #4 = $unorm
/*38422*/         OPC_RecordChild6, // #5 = $r128
/*38423*/         OPC_RecordChild7, // #6 = $da
/*38424*/         OPC_MoveChild, 8,
/*38426*/         OPC_RecordNode, // #7 = $glc
/*38427*/         OPC_MoveParent,
/*38428*/         OPC_MoveChild, 9,
/*38430*/         OPC_RecordNode, // #8 = $slc
/*38431*/         OPC_MoveParent,
/*38432*/         OPC_MoveChild, 10,
/*38434*/         OPC_RecordNode, // #9 = $tfe
/*38435*/         OPC_MoveParent,
/*38436*/         OPC_MoveChild, 11,
/*38438*/         OPC_RecordNode, // #10 = $lwe
/*38439*/         OPC_MoveParent,
/*38440*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38442*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38445*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38448*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38451*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38454*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38457*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38460*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38463*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38466*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4483:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38484*/       /*Scope*/ 68, /*->38553*/
/*38485*/         OPC_CheckChild1Type, MVT::v4i32,
/*38487*/         OPC_RecordChild2, // #1 = $rsrc
/*38488*/         OPC_RecordChild3, // #2 = $sampler
/*38489*/         OPC_RecordChild4, // #3 = $dmask
/*38490*/         OPC_RecordChild5, // #4 = $unorm
/*38491*/         OPC_RecordChild6, // #5 = $r128
/*38492*/         OPC_RecordChild7, // #6 = $da
/*38493*/         OPC_MoveChild, 8,
/*38495*/         OPC_RecordNode, // #7 = $glc
/*38496*/         OPC_MoveParent,
/*38497*/         OPC_MoveChild, 9,
/*38499*/         OPC_RecordNode, // #8 = $slc
/*38500*/         OPC_MoveParent,
/*38501*/         OPC_MoveChild, 10,
/*38503*/         OPC_RecordNode, // #9 = $tfe
/*38504*/         OPC_MoveParent,
/*38505*/         OPC_MoveChild, 11,
/*38507*/         OPC_RecordNode, // #10 = $lwe
/*38508*/         OPC_MoveParent,
/*38509*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38511*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38514*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38517*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38520*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38523*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38526*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38529*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38532*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38535*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4483:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38553*/       /*Scope*/ 68, /*->38622*/
/*38554*/         OPC_CheckChild1Type, MVT::v8i32,
/*38556*/         OPC_RecordChild2, // #1 = $rsrc
/*38557*/         OPC_RecordChild3, // #2 = $sampler
/*38558*/         OPC_RecordChild4, // #3 = $dmask
/*38559*/         OPC_RecordChild5, // #4 = $unorm
/*38560*/         OPC_RecordChild6, // #5 = $r128
/*38561*/         OPC_RecordChild7, // #6 = $da
/*38562*/         OPC_MoveChild, 8,
/*38564*/         OPC_RecordNode, // #7 = $glc
/*38565*/         OPC_MoveParent,
/*38566*/         OPC_MoveChild, 9,
/*38568*/         OPC_RecordNode, // #8 = $slc
/*38569*/         OPC_MoveParent,
/*38570*/         OPC_MoveChild, 10,
/*38572*/         OPC_RecordNode, // #9 = $tfe
/*38573*/         OPC_MoveParent,
/*38574*/         OPC_MoveChild, 11,
/*38576*/         OPC_RecordNode, // #10 = $lwe
/*38577*/         OPC_MoveParent,
/*38578*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38580*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38583*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38586*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38589*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38592*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38595*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38598*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38601*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38604*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4483:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38622*/       /*Scope*/ 68, /*->38691*/
/*38623*/         OPC_CheckChild1Type, MVT::v16i32,
/*38625*/         OPC_RecordChild2, // #1 = $rsrc
/*38626*/         OPC_RecordChild3, // #2 = $sampler
/*38627*/         OPC_RecordChild4, // #3 = $dmask
/*38628*/         OPC_RecordChild5, // #4 = $unorm
/*38629*/         OPC_RecordChild6, // #5 = $r128
/*38630*/         OPC_RecordChild7, // #6 = $da
/*38631*/         OPC_MoveChild, 8,
/*38633*/         OPC_RecordNode, // #7 = $glc
/*38634*/         OPC_MoveParent,
/*38635*/         OPC_MoveChild, 9,
/*38637*/         OPC_RecordNode, // #8 = $slc
/*38638*/         OPC_MoveParent,
/*38639*/         OPC_MoveChild, 10,
/*38641*/         OPC_RecordNode, // #9 = $tfe
/*38642*/         OPC_MoveParent,
/*38643*/         OPC_MoveChild, 11,
/*38645*/         OPC_RecordNode, // #10 = $lwe
/*38646*/         OPC_MoveParent,
/*38647*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38649*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38652*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38655*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38658*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38661*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38664*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38667*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38670*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38673*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4483:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38691*/       0, /*End of Scope*/
/*38692*/     /*Scope*/ 95|128,2/*351*/, /*->39045*/
/*38694*/       OPC_CheckChild0Integer, 121|128,34/*4473*/, 
/*38697*/       OPC_RecordChild1, // #0 = $addr
/*38698*/       OPC_Scope, 68, /*->38768*/ // 5 children in Scope
/*38700*/         OPC_CheckChild1Type, MVT::i32,
/*38702*/         OPC_RecordChild2, // #1 = $rsrc
/*38703*/         OPC_RecordChild3, // #2 = $sampler
/*38704*/         OPC_RecordChild4, // #3 = $dmask
/*38705*/         OPC_RecordChild5, // #4 = $unorm
/*38706*/         OPC_RecordChild6, // #5 = $r128
/*38707*/         OPC_RecordChild7, // #6 = $da
/*38708*/         OPC_MoveChild, 8,
/*38710*/         OPC_RecordNode, // #7 = $glc
/*38711*/         OPC_MoveParent,
/*38712*/         OPC_MoveChild, 9,
/*38714*/         OPC_RecordNode, // #8 = $slc
/*38715*/         OPC_MoveParent,
/*38716*/         OPC_MoveChild, 10,
/*38718*/         OPC_RecordNode, // #9 = $tfe
/*38719*/         OPC_MoveParent,
/*38720*/         OPC_MoveChild, 11,
/*38722*/         OPC_RecordNode, // #10 = $lwe
/*38723*/         OPC_MoveParent,
/*38724*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38726*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38729*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38732*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38735*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38738*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38741*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38744*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38747*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38750*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4473:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38768*/       /*Scope*/ 68, /*->38837*/
/*38769*/         OPC_CheckChild1Type, MVT::v2i32,
/*38771*/         OPC_RecordChild2, // #1 = $rsrc
/*38772*/         OPC_RecordChild3, // #2 = $sampler
/*38773*/         OPC_RecordChild4, // #3 = $dmask
/*38774*/         OPC_RecordChild5, // #4 = $unorm
/*38775*/         OPC_RecordChild6, // #5 = $r128
/*38776*/         OPC_RecordChild7, // #6 = $da
/*38777*/         OPC_MoveChild, 8,
/*38779*/         OPC_RecordNode, // #7 = $glc
/*38780*/         OPC_MoveParent,
/*38781*/         OPC_MoveChild, 9,
/*38783*/         OPC_RecordNode, // #8 = $slc
/*38784*/         OPC_MoveParent,
/*38785*/         OPC_MoveChild, 10,
/*38787*/         OPC_RecordNode, // #9 = $tfe
/*38788*/         OPC_MoveParent,
/*38789*/         OPC_MoveChild, 11,
/*38791*/         OPC_RecordNode, // #10 = $lwe
/*38792*/         OPC_MoveParent,
/*38793*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38795*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38798*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38801*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38804*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38807*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38810*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38813*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38816*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38819*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4473:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38837*/       /*Scope*/ 68, /*->38906*/
/*38838*/         OPC_CheckChild1Type, MVT::v4i32,
/*38840*/         OPC_RecordChild2, // #1 = $rsrc
/*38841*/         OPC_RecordChild3, // #2 = $sampler
/*38842*/         OPC_RecordChild4, // #3 = $dmask
/*38843*/         OPC_RecordChild5, // #4 = $unorm
/*38844*/         OPC_RecordChild6, // #5 = $r128
/*38845*/         OPC_RecordChild7, // #6 = $da
/*38846*/         OPC_MoveChild, 8,
/*38848*/         OPC_RecordNode, // #7 = $glc
/*38849*/         OPC_MoveParent,
/*38850*/         OPC_MoveChild, 9,
/*38852*/         OPC_RecordNode, // #8 = $slc
/*38853*/         OPC_MoveParent,
/*38854*/         OPC_MoveChild, 10,
/*38856*/         OPC_RecordNode, // #9 = $tfe
/*38857*/         OPC_MoveParent,
/*38858*/         OPC_MoveChild, 11,
/*38860*/         OPC_RecordNode, // #10 = $lwe
/*38861*/         OPC_MoveParent,
/*38862*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38864*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38867*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38870*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38873*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38876*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38879*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38882*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38885*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38888*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4473:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38906*/       /*Scope*/ 68, /*->38975*/
/*38907*/         OPC_CheckChild1Type, MVT::v8i32,
/*38909*/         OPC_RecordChild2, // #1 = $rsrc
/*38910*/         OPC_RecordChild3, // #2 = $sampler
/*38911*/         OPC_RecordChild4, // #3 = $dmask
/*38912*/         OPC_RecordChild5, // #4 = $unorm
/*38913*/         OPC_RecordChild6, // #5 = $r128
/*38914*/         OPC_RecordChild7, // #6 = $da
/*38915*/         OPC_MoveChild, 8,
/*38917*/         OPC_RecordNode, // #7 = $glc
/*38918*/         OPC_MoveParent,
/*38919*/         OPC_MoveChild, 9,
/*38921*/         OPC_RecordNode, // #8 = $slc
/*38922*/         OPC_MoveParent,
/*38923*/         OPC_MoveChild, 10,
/*38925*/         OPC_RecordNode, // #9 = $tfe
/*38926*/         OPC_MoveParent,
/*38927*/         OPC_MoveChild, 11,
/*38929*/         OPC_RecordNode, // #10 = $lwe
/*38930*/         OPC_MoveParent,
/*38931*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38933*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38936*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38939*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38942*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38945*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38948*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38951*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38954*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38957*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4473:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38975*/       /*Scope*/ 68, /*->39044*/
/*38976*/         OPC_CheckChild1Type, MVT::v16i32,
/*38978*/         OPC_RecordChild2, // #1 = $rsrc
/*38979*/         OPC_RecordChild3, // #2 = $sampler
/*38980*/         OPC_RecordChild4, // #3 = $dmask
/*38981*/         OPC_RecordChild5, // #4 = $unorm
/*38982*/         OPC_RecordChild6, // #5 = $r128
/*38983*/         OPC_RecordChild7, // #6 = $da
/*38984*/         OPC_MoveChild, 8,
/*38986*/         OPC_RecordNode, // #7 = $glc
/*38987*/         OPC_MoveParent,
/*38988*/         OPC_MoveChild, 9,
/*38990*/         OPC_RecordNode, // #8 = $slc
/*38991*/         OPC_MoveParent,
/*38992*/         OPC_MoveChild, 10,
/*38994*/         OPC_RecordNode, // #9 = $tfe
/*38995*/         OPC_MoveParent,
/*38996*/         OPC_MoveChild, 11,
/*38998*/         OPC_RecordNode, // #10 = $lwe
/*38999*/         OPC_MoveParent,
/*39000*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39002*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39005*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39008*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39011*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39014*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39017*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39020*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39023*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39026*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4473:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39044*/       0, /*End of Scope*/
/*39045*/     /*Scope*/ 95|128,2/*351*/, /*->39398*/
/*39047*/       OPC_CheckChild0Integer, 120|128,34/*4472*/, 
/*39050*/       OPC_RecordChild1, // #0 = $addr
/*39051*/       OPC_Scope, 68, /*->39121*/ // 5 children in Scope
/*39053*/         OPC_CheckChild1Type, MVT::i32,
/*39055*/         OPC_RecordChild2, // #1 = $rsrc
/*39056*/         OPC_RecordChild3, // #2 = $sampler
/*39057*/         OPC_RecordChild4, // #3 = $dmask
/*39058*/         OPC_RecordChild5, // #4 = $unorm
/*39059*/         OPC_RecordChild6, // #5 = $r128
/*39060*/         OPC_RecordChild7, // #6 = $da
/*39061*/         OPC_MoveChild, 8,
/*39063*/         OPC_RecordNode, // #7 = $glc
/*39064*/         OPC_MoveParent,
/*39065*/         OPC_MoveChild, 9,
/*39067*/         OPC_RecordNode, // #8 = $slc
/*39068*/         OPC_MoveParent,
/*39069*/         OPC_MoveChild, 10,
/*39071*/         OPC_RecordNode, // #9 = $tfe
/*39072*/         OPC_MoveParent,
/*39073*/         OPC_MoveChild, 11,
/*39075*/         OPC_RecordNode, // #10 = $lwe
/*39076*/         OPC_MoveParent,
/*39077*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39079*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39082*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39085*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39088*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39091*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39094*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39097*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39100*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39103*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4472:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39121*/       /*Scope*/ 68, /*->39190*/
/*39122*/         OPC_CheckChild1Type, MVT::v2i32,
/*39124*/         OPC_RecordChild2, // #1 = $rsrc
/*39125*/         OPC_RecordChild3, // #2 = $sampler
/*39126*/         OPC_RecordChild4, // #3 = $dmask
/*39127*/         OPC_RecordChild5, // #4 = $unorm
/*39128*/         OPC_RecordChild6, // #5 = $r128
/*39129*/         OPC_RecordChild7, // #6 = $da
/*39130*/         OPC_MoveChild, 8,
/*39132*/         OPC_RecordNode, // #7 = $glc
/*39133*/         OPC_MoveParent,
/*39134*/         OPC_MoveChild, 9,
/*39136*/         OPC_RecordNode, // #8 = $slc
/*39137*/         OPC_MoveParent,
/*39138*/         OPC_MoveChild, 10,
/*39140*/         OPC_RecordNode, // #9 = $tfe
/*39141*/         OPC_MoveParent,
/*39142*/         OPC_MoveChild, 11,
/*39144*/         OPC_RecordNode, // #10 = $lwe
/*39145*/         OPC_MoveParent,
/*39146*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39148*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39151*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39154*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39157*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39160*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39163*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39166*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39169*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39172*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4472:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39190*/       /*Scope*/ 68, /*->39259*/
/*39191*/         OPC_CheckChild1Type, MVT::v4i32,
/*39193*/         OPC_RecordChild2, // #1 = $rsrc
/*39194*/         OPC_RecordChild3, // #2 = $sampler
/*39195*/         OPC_RecordChild4, // #3 = $dmask
/*39196*/         OPC_RecordChild5, // #4 = $unorm
/*39197*/         OPC_RecordChild6, // #5 = $r128
/*39198*/         OPC_RecordChild7, // #6 = $da
/*39199*/         OPC_MoveChild, 8,
/*39201*/         OPC_RecordNode, // #7 = $glc
/*39202*/         OPC_MoveParent,
/*39203*/         OPC_MoveChild, 9,
/*39205*/         OPC_RecordNode, // #8 = $slc
/*39206*/         OPC_MoveParent,
/*39207*/         OPC_MoveChild, 10,
/*39209*/         OPC_RecordNode, // #9 = $tfe
/*39210*/         OPC_MoveParent,
/*39211*/         OPC_MoveChild, 11,
/*39213*/         OPC_RecordNode, // #10 = $lwe
/*39214*/         OPC_MoveParent,
/*39215*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39217*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39220*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39223*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39226*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39229*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39232*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39235*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39238*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39241*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4472:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39259*/       /*Scope*/ 68, /*->39328*/
/*39260*/         OPC_CheckChild1Type, MVT::v8i32,
/*39262*/         OPC_RecordChild2, // #1 = $rsrc
/*39263*/         OPC_RecordChild3, // #2 = $sampler
/*39264*/         OPC_RecordChild4, // #3 = $dmask
/*39265*/         OPC_RecordChild5, // #4 = $unorm
/*39266*/         OPC_RecordChild6, // #5 = $r128
/*39267*/         OPC_RecordChild7, // #6 = $da
/*39268*/         OPC_MoveChild, 8,
/*39270*/         OPC_RecordNode, // #7 = $glc
/*39271*/         OPC_MoveParent,
/*39272*/         OPC_MoveChild, 9,
/*39274*/         OPC_RecordNode, // #8 = $slc
/*39275*/         OPC_MoveParent,
/*39276*/         OPC_MoveChild, 10,
/*39278*/         OPC_RecordNode, // #9 = $tfe
/*39279*/         OPC_MoveParent,
/*39280*/         OPC_MoveChild, 11,
/*39282*/         OPC_RecordNode, // #10 = $lwe
/*39283*/         OPC_MoveParent,
/*39284*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39286*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39289*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39292*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39295*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39298*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39301*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39304*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39307*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39310*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4472:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39328*/       /*Scope*/ 68, /*->39397*/
/*39329*/         OPC_CheckChild1Type, MVT::v16i32,
/*39331*/         OPC_RecordChild2, // #1 = $rsrc
/*39332*/         OPC_RecordChild3, // #2 = $sampler
/*39333*/         OPC_RecordChild4, // #3 = $dmask
/*39334*/         OPC_RecordChild5, // #4 = $unorm
/*39335*/         OPC_RecordChild6, // #5 = $r128
/*39336*/         OPC_RecordChild7, // #6 = $da
/*39337*/         OPC_MoveChild, 8,
/*39339*/         OPC_RecordNode, // #7 = $glc
/*39340*/         OPC_MoveParent,
/*39341*/         OPC_MoveChild, 9,
/*39343*/         OPC_RecordNode, // #8 = $slc
/*39344*/         OPC_MoveParent,
/*39345*/         OPC_MoveChild, 10,
/*39347*/         OPC_RecordNode, // #9 = $tfe
/*39348*/         OPC_MoveParent,
/*39349*/         OPC_MoveChild, 11,
/*39351*/         OPC_RecordNode, // #10 = $lwe
/*39352*/         OPC_MoveParent,
/*39353*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39355*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39358*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39361*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39364*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39367*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39370*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39373*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39376*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39379*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4472:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39397*/       0, /*End of Scope*/
/*39398*/     /*Scope*/ 16|128,1/*144*/, /*->39544*/
/*39400*/       OPC_CheckChild0Integer, 78|128,34/*4430*/, 
/*39403*/       OPC_RecordChild1, // #0 = $addr
/*39404*/       OPC_Scope, 68, /*->39474*/ // 2 children in Scope
/*39406*/         OPC_CheckChild1Type, MVT::v2i32,
/*39408*/         OPC_RecordChild2, // #1 = $rsrc
/*39409*/         OPC_RecordChild3, // #2 = $sampler
/*39410*/         OPC_RecordChild4, // #3 = $dmask
/*39411*/         OPC_RecordChild5, // #4 = $unorm
/*39412*/         OPC_RecordChild6, // #5 = $r128
/*39413*/         OPC_RecordChild7, // #6 = $da
/*39414*/         OPC_MoveChild, 8,
/*39416*/         OPC_RecordNode, // #7 = $glc
/*39417*/         OPC_MoveParent,
/*39418*/         OPC_MoveChild, 9,
/*39420*/         OPC_RecordNode, // #8 = $slc
/*39421*/         OPC_MoveParent,
/*39422*/         OPC_MoveChild, 10,
/*39424*/         OPC_RecordNode, // #9 = $tfe
/*39425*/         OPC_MoveParent,
/*39426*/         OPC_MoveChild, 11,
/*39428*/         OPC_RecordNode, // #10 = $lwe
/*39429*/         OPC_MoveParent,
/*39430*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39432*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39435*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39438*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39441*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39444*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39447*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39450*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39453*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39456*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4430:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39474*/       /*Scope*/ 68, /*->39543*/
/*39475*/         OPC_CheckChild1Type, MVT::v4i32,
/*39477*/         OPC_RecordChild2, // #1 = $rsrc
/*39478*/         OPC_RecordChild3, // #2 = $sampler
/*39479*/         OPC_RecordChild4, // #3 = $dmask
/*39480*/         OPC_RecordChild5, // #4 = $unorm
/*39481*/         OPC_RecordChild6, // #5 = $r128
/*39482*/         OPC_RecordChild7, // #6 = $da
/*39483*/         OPC_MoveChild, 8,
/*39485*/         OPC_RecordNode, // #7 = $glc
/*39486*/         OPC_MoveParent,
/*39487*/         OPC_MoveChild, 9,
/*39489*/         OPC_RecordNode, // #8 = $slc
/*39490*/         OPC_MoveParent,
/*39491*/         OPC_MoveChild, 10,
/*39493*/         OPC_RecordNode, // #9 = $tfe
/*39494*/         OPC_MoveParent,
/*39495*/         OPC_MoveChild, 11,
/*39497*/         OPC_RecordNode, // #10 = $lwe
/*39498*/         OPC_MoveParent,
/*39499*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39501*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39504*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39507*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39510*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39513*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39516*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39519*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39522*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39525*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4430:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39543*/       0, /*End of Scope*/
/*39544*/     /*Scope*/ 72, /*->39617*/
/*39545*/       OPC_CheckChild0Integer, 95|128,34/*4447*/, 
/*39548*/       OPC_RecordChild1, // #0 = $addr
/*39549*/       OPC_CheckChild1Type, MVT::v4i32,
/*39551*/       OPC_RecordChild2, // #1 = $rsrc
/*39552*/       OPC_RecordChild3, // #2 = $sampler
/*39553*/       OPC_RecordChild4, // #3 = $dmask
/*39554*/       OPC_RecordChild5, // #4 = $unorm
/*39555*/       OPC_RecordChild6, // #5 = $r128
/*39556*/       OPC_RecordChild7, // #6 = $da
/*39557*/       OPC_MoveChild, 8,
/*39559*/       OPC_RecordNode, // #7 = $glc
/*39560*/       OPC_MoveParent,
/*39561*/       OPC_MoveChild, 9,
/*39563*/       OPC_RecordNode, // #8 = $slc
/*39564*/       OPC_MoveParent,
/*39565*/       OPC_MoveChild, 10,
/*39567*/       OPC_RecordNode, // #9 = $tfe
/*39568*/       OPC_MoveParent,
/*39569*/       OPC_MoveChild, 11,
/*39571*/       OPC_RecordNode, // #10 = $lwe
/*39572*/       OPC_MoveParent,
/*39573*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39575*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39578*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39581*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39584*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39587*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39590*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39593*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39596*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39599*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4447:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39617*/     /*Scope*/ 72, /*->39690*/
/*39618*/       OPC_CheckChild0Integer, 97|128,34/*4449*/, 
/*39621*/       OPC_RecordChild1, // #0 = $addr
/*39622*/       OPC_CheckChild1Type, MVT::v4i32,
/*39624*/       OPC_RecordChild2, // #1 = $rsrc
/*39625*/       OPC_RecordChild3, // #2 = $sampler
/*39626*/       OPC_RecordChild4, // #3 = $dmask
/*39627*/       OPC_RecordChild5, // #4 = $unorm
/*39628*/       OPC_RecordChild6, // #5 = $r128
/*39629*/       OPC_RecordChild7, // #6 = $da
/*39630*/       OPC_MoveChild, 8,
/*39632*/       OPC_RecordNode, // #7 = $glc
/*39633*/       OPC_MoveParent,
/*39634*/       OPC_MoveChild, 9,
/*39636*/       OPC_RecordNode, // #8 = $slc
/*39637*/       OPC_MoveParent,
/*39638*/       OPC_MoveChild, 10,
/*39640*/       OPC_RecordNode, // #9 = $tfe
/*39641*/       OPC_MoveParent,
/*39642*/       OPC_MoveChild, 11,
/*39644*/       OPC_RecordNode, // #10 = $lwe
/*39645*/       OPC_MoveParent,
/*39646*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39648*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39651*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39654*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39657*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39660*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39663*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39666*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39669*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39672*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4449:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39690*/     /*Scope*/ 72, /*->39763*/
/*39691*/       OPC_CheckChild0Integer, 79|128,34/*4431*/, 
/*39694*/       OPC_RecordChild1, // #0 = $addr
/*39695*/       OPC_CheckChild1Type, MVT::v4i32,
/*39697*/       OPC_RecordChild2, // #1 = $rsrc
/*39698*/       OPC_RecordChild3, // #2 = $sampler
/*39699*/       OPC_RecordChild4, // #3 = $dmask
/*39700*/       OPC_RecordChild5, // #4 = $unorm
/*39701*/       OPC_RecordChild6, // #5 = $r128
/*39702*/       OPC_RecordChild7, // #6 = $da
/*39703*/       OPC_MoveChild, 8,
/*39705*/       OPC_RecordNode, // #7 = $glc
/*39706*/       OPC_MoveParent,
/*39707*/       OPC_MoveChild, 9,
/*39709*/       OPC_RecordNode, // #8 = $slc
/*39710*/       OPC_MoveParent,
/*39711*/       OPC_MoveChild, 10,
/*39713*/       OPC_RecordNode, // #9 = $tfe
/*39714*/       OPC_MoveParent,
/*39715*/       OPC_MoveChild, 11,
/*39717*/       OPC_RecordNode, // #10 = $lwe
/*39718*/       OPC_MoveParent,
/*39719*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39721*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39724*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39727*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39730*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39733*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39736*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39739*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39742*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39745*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4431:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39763*/     /*Scope*/ 16|128,1/*144*/, /*->39909*/
/*39765*/       OPC_CheckChild0Integer, 80|128,34/*4432*/, 
/*39768*/       OPC_RecordChild1, // #0 = $addr
/*39769*/       OPC_Scope, 68, /*->39839*/ // 2 children in Scope
/*39771*/         OPC_CheckChild1Type, MVT::v4i32,
/*39773*/         OPC_RecordChild2, // #1 = $rsrc
/*39774*/         OPC_RecordChild3, // #2 = $sampler
/*39775*/         OPC_RecordChild4, // #3 = $dmask
/*39776*/         OPC_RecordChild5, // #4 = $unorm
/*39777*/         OPC_RecordChild6, // #5 = $r128
/*39778*/         OPC_RecordChild7, // #6 = $da
/*39779*/         OPC_MoveChild, 8,
/*39781*/         OPC_RecordNode, // #7 = $glc
/*39782*/         OPC_MoveParent,
/*39783*/         OPC_MoveChild, 9,
/*39785*/         OPC_RecordNode, // #8 = $slc
/*39786*/         OPC_MoveParent,
/*39787*/         OPC_MoveChild, 10,
/*39789*/         OPC_RecordNode, // #9 = $tfe
/*39790*/         OPC_MoveParent,
/*39791*/         OPC_MoveChild, 11,
/*39793*/         OPC_RecordNode, // #10 = $lwe
/*39794*/         OPC_MoveParent,
/*39795*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39797*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39800*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39803*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39806*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39809*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39812*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39815*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39818*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39821*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4432:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39839*/       /*Scope*/ 68, /*->39908*/
/*39840*/         OPC_CheckChild1Type, MVT::v8i32,
/*39842*/         OPC_RecordChild2, // #1 = $rsrc
/*39843*/         OPC_RecordChild3, // #2 = $sampler
/*39844*/         OPC_RecordChild4, // #3 = $dmask
/*39845*/         OPC_RecordChild5, // #4 = $unorm
/*39846*/         OPC_RecordChild6, // #5 = $r128
/*39847*/         OPC_RecordChild7, // #6 = $da
/*39848*/         OPC_MoveChild, 8,
/*39850*/         OPC_RecordNode, // #7 = $glc
/*39851*/         OPC_MoveParent,
/*39852*/         OPC_MoveChild, 9,
/*39854*/         OPC_RecordNode, // #8 = $slc
/*39855*/         OPC_MoveParent,
/*39856*/         OPC_MoveChild, 10,
/*39858*/         OPC_RecordNode, // #9 = $tfe
/*39859*/         OPC_MoveParent,
/*39860*/         OPC_MoveChild, 11,
/*39862*/         OPC_RecordNode, // #10 = $lwe
/*39863*/         OPC_MoveParent,
/*39864*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39866*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39869*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39872*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39875*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39878*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39881*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39884*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39887*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39890*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4432:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39908*/       0, /*End of Scope*/
/*39909*/     /*Scope*/ 16|128,1/*144*/, /*->40055*/
/*39911*/       OPC_CheckChild0Integer, 99|128,34/*4451*/, 
/*39914*/       OPC_RecordChild1, // #0 = $addr
/*39915*/       OPC_Scope, 68, /*->39985*/ // 2 children in Scope
/*39917*/         OPC_CheckChild1Type, MVT::v2i32,
/*39919*/         OPC_RecordChild2, // #1 = $rsrc
/*39920*/         OPC_RecordChild3, // #2 = $sampler
/*39921*/         OPC_RecordChild4, // #3 = $dmask
/*39922*/         OPC_RecordChild5, // #4 = $unorm
/*39923*/         OPC_RecordChild6, // #5 = $r128
/*39924*/         OPC_RecordChild7, // #6 = $da
/*39925*/         OPC_MoveChild, 8,
/*39927*/         OPC_RecordNode, // #7 = $glc
/*39928*/         OPC_MoveParent,
/*39929*/         OPC_MoveChild, 9,
/*39931*/         OPC_RecordNode, // #8 = $slc
/*39932*/         OPC_MoveParent,
/*39933*/         OPC_MoveChild, 10,
/*39935*/         OPC_RecordNode, // #9 = $tfe
/*39936*/         OPC_MoveParent,
/*39937*/         OPC_MoveChild, 11,
/*39939*/         OPC_RecordNode, // #10 = $lwe
/*39940*/         OPC_MoveParent,
/*39941*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39943*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39946*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39949*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39952*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39955*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39958*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39961*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39964*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39967*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4451:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_LZ_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39985*/       /*Scope*/ 68, /*->40054*/
/*39986*/         OPC_CheckChild1Type, MVT::v4i32,
/*39988*/         OPC_RecordChild2, // #1 = $rsrc
/*39989*/         OPC_RecordChild3, // #2 = $sampler
/*39990*/         OPC_RecordChild4, // #3 = $dmask
/*39991*/         OPC_RecordChild5, // #4 = $unorm
/*39992*/         OPC_RecordChild6, // #5 = $r128
/*39993*/         OPC_RecordChild7, // #6 = $da
/*39994*/         OPC_MoveChild, 8,
/*39996*/         OPC_RecordNode, // #7 = $glc
/*39997*/         OPC_MoveParent,
/*39998*/         OPC_MoveChild, 9,
/*40000*/         OPC_RecordNode, // #8 = $slc
/*40001*/         OPC_MoveParent,
/*40002*/         OPC_MoveChild, 10,
/*40004*/         OPC_RecordNode, // #9 = $tfe
/*40005*/         OPC_MoveParent,
/*40006*/         OPC_MoveChild, 11,
/*40008*/         OPC_RecordNode, // #10 = $lwe
/*40009*/         OPC_MoveParent,
/*40010*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40012*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40015*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40018*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40021*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40024*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40027*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40030*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40033*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40036*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4451:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40054*/       0, /*End of Scope*/
/*40055*/     /*Scope*/ 72, /*->40128*/
/*40056*/       OPC_CheckChild0Integer, 83|128,34/*4435*/, 
/*40059*/       OPC_RecordChild1, // #0 = $addr
/*40060*/       OPC_CheckChild1Type, MVT::v4i32,
/*40062*/       OPC_RecordChild2, // #1 = $rsrc
/*40063*/       OPC_RecordChild3, // #2 = $sampler
/*40064*/       OPC_RecordChild4, // #3 = $dmask
/*40065*/       OPC_RecordChild5, // #4 = $unorm
/*40066*/       OPC_RecordChild6, // #5 = $r128
/*40067*/       OPC_RecordChild7, // #6 = $da
/*40068*/       OPC_MoveChild, 8,
/*40070*/       OPC_RecordNode, // #7 = $glc
/*40071*/       OPC_MoveParent,
/*40072*/       OPC_MoveChild, 9,
/*40074*/       OPC_RecordNode, // #8 = $slc
/*40075*/       OPC_MoveParent,
/*40076*/       OPC_MoveChild, 10,
/*40078*/       OPC_RecordNode, // #9 = $tfe
/*40079*/       OPC_MoveParent,
/*40080*/       OPC_MoveChild, 11,
/*40082*/       OPC_RecordNode, // #10 = $lwe
/*40083*/       OPC_MoveParent,
/*40084*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40086*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40089*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40092*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40095*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40098*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40101*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40104*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40107*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40110*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4435:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40128*/     /*Scope*/ 16|128,1/*144*/, /*->40274*/
/*40130*/       OPC_CheckChild0Integer, 88|128,34/*4440*/, 
/*40133*/       OPC_RecordChild1, // #0 = $addr
/*40134*/       OPC_Scope, 68, /*->40204*/ // 2 children in Scope
/*40136*/         OPC_CheckChild1Type, MVT::v4i32,
/*40138*/         OPC_RecordChild2, // #1 = $rsrc
/*40139*/         OPC_RecordChild3, // #2 = $sampler
/*40140*/         OPC_RecordChild4, // #3 = $dmask
/*40141*/         OPC_RecordChild5, // #4 = $unorm
/*40142*/         OPC_RecordChild6, // #5 = $r128
/*40143*/         OPC_RecordChild7, // #6 = $da
/*40144*/         OPC_MoveChild, 8,
/*40146*/         OPC_RecordNode, // #7 = $glc
/*40147*/         OPC_MoveParent,
/*40148*/         OPC_MoveChild, 9,
/*40150*/         OPC_RecordNode, // #8 = $slc
/*40151*/         OPC_MoveParent,
/*40152*/         OPC_MoveChild, 10,
/*40154*/         OPC_RecordNode, // #9 = $tfe
/*40155*/         OPC_MoveParent,
/*40156*/         OPC_MoveChild, 11,
/*40158*/         OPC_RecordNode, // #10 = $lwe
/*40159*/         OPC_MoveParent,
/*40160*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40162*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40165*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40168*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40171*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40174*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40177*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40180*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40183*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40186*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4440:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40204*/       /*Scope*/ 68, /*->40273*/
/*40205*/         OPC_CheckChild1Type, MVT::v8i32,
/*40207*/         OPC_RecordChild2, // #1 = $rsrc
/*40208*/         OPC_RecordChild3, // #2 = $sampler
/*40209*/         OPC_RecordChild4, // #3 = $dmask
/*40210*/         OPC_RecordChild5, // #4 = $unorm
/*40211*/         OPC_RecordChild6, // #5 = $r128
/*40212*/         OPC_RecordChild7, // #6 = $da
/*40213*/         OPC_MoveChild, 8,
/*40215*/         OPC_RecordNode, // #7 = $glc
/*40216*/         OPC_MoveParent,
/*40217*/         OPC_MoveChild, 9,
/*40219*/         OPC_RecordNode, // #8 = $slc
/*40220*/         OPC_MoveParent,
/*40221*/         OPC_MoveChild, 10,
/*40223*/         OPC_RecordNode, // #9 = $tfe
/*40224*/         OPC_MoveParent,
/*40225*/         OPC_MoveChild, 11,
/*40227*/         OPC_RecordNode, // #10 = $lwe
/*40228*/         OPC_MoveParent,
/*40229*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40231*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40234*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40237*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40240*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40243*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40246*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40249*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40252*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40255*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4440:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40273*/       0, /*End of Scope*/
/*40274*/     /*Scope*/ 16|128,1/*144*/, /*->40420*/
/*40276*/       OPC_CheckChild0Integer, 90|128,34/*4442*/, 
/*40279*/       OPC_RecordChild1, // #0 = $addr
/*40280*/       OPC_Scope, 68, /*->40350*/ // 2 children in Scope
/*40282*/         OPC_CheckChild1Type, MVT::v4i32,
/*40284*/         OPC_RecordChild2, // #1 = $rsrc
/*40285*/         OPC_RecordChild3, // #2 = $sampler
/*40286*/         OPC_RecordChild4, // #3 = $dmask
/*40287*/         OPC_RecordChild5, // #4 = $unorm
/*40288*/         OPC_RecordChild6, // #5 = $r128
/*40289*/         OPC_RecordChild7, // #6 = $da
/*40290*/         OPC_MoveChild, 8,
/*40292*/         OPC_RecordNode, // #7 = $glc
/*40293*/         OPC_MoveParent,
/*40294*/         OPC_MoveChild, 9,
/*40296*/         OPC_RecordNode, // #8 = $slc
/*40297*/         OPC_MoveParent,
/*40298*/         OPC_MoveChild, 10,
/*40300*/         OPC_RecordNode, // #9 = $tfe
/*40301*/         OPC_MoveParent,
/*40302*/         OPC_MoveChild, 11,
/*40304*/         OPC_RecordNode, // #10 = $lwe
/*40305*/         OPC_MoveParent,
/*40306*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40308*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40311*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40314*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40317*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40320*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40323*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40326*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40329*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40332*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4442:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40350*/       /*Scope*/ 68, /*->40419*/
/*40351*/         OPC_CheckChild1Type, MVT::v8i32,
/*40353*/         OPC_RecordChild2, // #1 = $rsrc
/*40354*/         OPC_RecordChild3, // #2 = $sampler
/*40355*/         OPC_RecordChild4, // #3 = $dmask
/*40356*/         OPC_RecordChild5, // #4 = $unorm
/*40357*/         OPC_RecordChild6, // #5 = $r128
/*40358*/         OPC_RecordChild7, // #6 = $da
/*40359*/         OPC_MoveChild, 8,
/*40361*/         OPC_RecordNode, // #7 = $glc
/*40362*/         OPC_MoveParent,
/*40363*/         OPC_MoveChild, 9,
/*40365*/         OPC_RecordNode, // #8 = $slc
/*40366*/         OPC_MoveParent,
/*40367*/         OPC_MoveChild, 10,
/*40369*/         OPC_RecordNode, // #9 = $tfe
/*40370*/         OPC_MoveParent,
/*40371*/         OPC_MoveChild, 11,
/*40373*/         OPC_RecordNode, // #10 = $lwe
/*40374*/         OPC_MoveParent,
/*40375*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40377*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40380*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40383*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40386*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40389*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40392*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40395*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40398*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40401*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4442:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_L_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40419*/       0, /*End of Scope*/
/*40420*/     /*Scope*/ 16|128,1/*144*/, /*->40566*/
/*40422*/       OPC_CheckChild0Integer, 84|128,34/*4436*/, 
/*40425*/       OPC_RecordChild1, // #0 = $addr
/*40426*/       OPC_Scope, 68, /*->40496*/ // 2 children in Scope
/*40428*/         OPC_CheckChild1Type, MVT::v4i32,
/*40430*/         OPC_RecordChild2, // #1 = $rsrc
/*40431*/         OPC_RecordChild3, // #2 = $sampler
/*40432*/         OPC_RecordChild4, // #3 = $dmask
/*40433*/         OPC_RecordChild5, // #4 = $unorm
/*40434*/         OPC_RecordChild6, // #5 = $r128
/*40435*/         OPC_RecordChild7, // #6 = $da
/*40436*/         OPC_MoveChild, 8,
/*40438*/         OPC_RecordNode, // #7 = $glc
/*40439*/         OPC_MoveParent,
/*40440*/         OPC_MoveChild, 9,
/*40442*/         OPC_RecordNode, // #8 = $slc
/*40443*/         OPC_MoveParent,
/*40444*/         OPC_MoveChild, 10,
/*40446*/         OPC_RecordNode, // #9 = $tfe
/*40447*/         OPC_MoveParent,
/*40448*/         OPC_MoveChild, 11,
/*40450*/         OPC_RecordNode, // #10 = $lwe
/*40451*/         OPC_MoveParent,
/*40452*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40454*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40457*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40460*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40463*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40466*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40469*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40472*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40475*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40478*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4436:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40496*/       /*Scope*/ 68, /*->40565*/
/*40497*/         OPC_CheckChild1Type, MVT::v8i32,
/*40499*/         OPC_RecordChild2, // #1 = $rsrc
/*40500*/         OPC_RecordChild3, // #2 = $sampler
/*40501*/         OPC_RecordChild4, // #3 = $dmask
/*40502*/         OPC_RecordChild5, // #4 = $unorm
/*40503*/         OPC_RecordChild6, // #5 = $r128
/*40504*/         OPC_RecordChild7, // #6 = $da
/*40505*/         OPC_MoveChild, 8,
/*40507*/         OPC_RecordNode, // #7 = $glc
/*40508*/         OPC_MoveParent,
/*40509*/         OPC_MoveChild, 9,
/*40511*/         OPC_RecordNode, // #8 = $slc
/*40512*/         OPC_MoveParent,
/*40513*/         OPC_MoveChild, 10,
/*40515*/         OPC_RecordNode, // #9 = $tfe
/*40516*/         OPC_MoveParent,
/*40517*/         OPC_MoveChild, 11,
/*40519*/         OPC_RecordNode, // #10 = $lwe
/*40520*/         OPC_MoveParent,
/*40521*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40523*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40526*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40529*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40532*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40535*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40538*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40541*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40544*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40547*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4436:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_B_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40565*/       0, /*End of Scope*/
/*40566*/     /*Scope*/ 72, /*->40639*/
/*40567*/       OPC_CheckChild0Integer, 85|128,34/*4437*/, 
/*40570*/       OPC_RecordChild1, // #0 = $addr
/*40571*/       OPC_CheckChild1Type, MVT::v8i32,
/*40573*/       OPC_RecordChild2, // #1 = $rsrc
/*40574*/       OPC_RecordChild3, // #2 = $sampler
/*40575*/       OPC_RecordChild4, // #3 = $dmask
/*40576*/       OPC_RecordChild5, // #4 = $unorm
/*40577*/       OPC_RecordChild6, // #5 = $r128
/*40578*/       OPC_RecordChild7, // #6 = $da
/*40579*/       OPC_MoveChild, 8,
/*40581*/       OPC_RecordNode, // #7 = $glc
/*40582*/       OPC_MoveParent,
/*40583*/       OPC_MoveChild, 9,
/*40585*/       OPC_RecordNode, // #8 = $slc
/*40586*/       OPC_MoveParent,
/*40587*/       OPC_MoveChild, 10,
/*40589*/       OPC_RecordNode, // #9 = $tfe
/*40590*/       OPC_MoveParent,
/*40591*/       OPC_MoveChild, 11,
/*40593*/       OPC_RecordNode, // #10 = $lwe
/*40594*/       OPC_MoveParent,
/*40595*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40597*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40600*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40603*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40606*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40609*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40612*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40615*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40618*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40621*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4437:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40639*/     /*Scope*/ 72, /*->40712*/
/*40640*/       OPC_CheckChild0Integer, 92|128,34/*4444*/, 
/*40643*/       OPC_RecordChild1, // #0 = $addr
/*40644*/       OPC_CheckChild1Type, MVT::v4i32,
/*40646*/       OPC_RecordChild2, // #1 = $rsrc
/*40647*/       OPC_RecordChild3, // #2 = $sampler
/*40648*/       OPC_RecordChild4, // #3 = $dmask
/*40649*/       OPC_RecordChild5, // #4 = $unorm
/*40650*/       OPC_RecordChild6, // #5 = $r128
/*40651*/       OPC_RecordChild7, // #6 = $da
/*40652*/       OPC_MoveChild, 8,
/*40654*/       OPC_RecordNode, // #7 = $glc
/*40655*/       OPC_MoveParent,
/*40656*/       OPC_MoveChild, 9,
/*40658*/       OPC_RecordNode, // #8 = $slc
/*40659*/       OPC_MoveParent,
/*40660*/       OPC_MoveChild, 10,
/*40662*/       OPC_RecordNode, // #9 = $tfe
/*40663*/       OPC_MoveParent,
/*40664*/       OPC_MoveChild, 11,
/*40666*/       OPC_RecordNode, // #10 = $lwe
/*40667*/       OPC_MoveParent,
/*40668*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40670*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40673*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40676*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40679*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40682*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40685*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40688*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40691*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40694*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4444:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40712*/     /*Scope*/ 72, /*->40785*/
/*40713*/       OPC_CheckChild0Integer, 101|128,34/*4453*/, 
/*40716*/       OPC_RecordChild1, // #0 = $addr
/*40717*/       OPC_CheckChild1Type, MVT::v4i32,
/*40719*/       OPC_RecordChild2, // #1 = $rsrc
/*40720*/       OPC_RecordChild3, // #2 = $sampler
/*40721*/       OPC_RecordChild4, // #3 = $dmask
/*40722*/       OPC_RecordChild5, // #4 = $unorm
/*40723*/       OPC_RecordChild6, // #5 = $r128
/*40724*/       OPC_RecordChild7, // #6 = $da
/*40725*/       OPC_MoveChild, 8,
/*40727*/       OPC_RecordNode, // #7 = $glc
/*40728*/       OPC_MoveParent,
/*40729*/       OPC_MoveChild, 9,
/*40731*/       OPC_RecordNode, // #8 = $slc
/*40732*/       OPC_MoveParent,
/*40733*/       OPC_MoveChild, 10,
/*40735*/       OPC_RecordNode, // #9 = $tfe
/*40736*/       OPC_MoveParent,
/*40737*/       OPC_MoveChild, 11,
/*40739*/       OPC_RecordNode, // #10 = $lwe
/*40740*/       OPC_MoveParent,
/*40741*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40743*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40746*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40749*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40752*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40755*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40758*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40761*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40764*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40767*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4453:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40785*/     /*Scope*/ 16|128,1/*144*/, /*->40931*/
/*40787*/       OPC_CheckChild0Integer, 96|128,34/*4448*/, 
/*40790*/       OPC_RecordChild1, // #0 = $addr
/*40791*/       OPC_Scope, 68, /*->40861*/ // 2 children in Scope
/*40793*/         OPC_CheckChild1Type, MVT::v4i32,
/*40795*/         OPC_RecordChild2, // #1 = $rsrc
/*40796*/         OPC_RecordChild3, // #2 = $sampler
/*40797*/         OPC_RecordChild4, // #3 = $dmask
/*40798*/         OPC_RecordChild5, // #4 = $unorm
/*40799*/         OPC_RecordChild6, // #5 = $r128
/*40800*/         OPC_RecordChild7, // #6 = $da
/*40801*/         OPC_MoveChild, 8,
/*40803*/         OPC_RecordNode, // #7 = $glc
/*40804*/         OPC_MoveParent,
/*40805*/         OPC_MoveChild, 9,
/*40807*/         OPC_RecordNode, // #8 = $slc
/*40808*/         OPC_MoveParent,
/*40809*/         OPC_MoveChild, 10,
/*40811*/         OPC_RecordNode, // #9 = $tfe
/*40812*/         OPC_MoveParent,
/*40813*/         OPC_MoveChild, 11,
/*40815*/         OPC_RecordNode, // #10 = $lwe
/*40816*/         OPC_MoveParent,
/*40817*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40819*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40822*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40825*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40828*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40831*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40834*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40837*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40840*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40843*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4448:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40861*/       /*Scope*/ 68, /*->40930*/
/*40862*/         OPC_CheckChild1Type, MVT::v8i32,
/*40864*/         OPC_RecordChild2, // #1 = $rsrc
/*40865*/         OPC_RecordChild3, // #2 = $sampler
/*40866*/         OPC_RecordChild4, // #3 = $dmask
/*40867*/         OPC_RecordChild5, // #4 = $unorm
/*40868*/         OPC_RecordChild6, // #5 = $r128
/*40869*/         OPC_RecordChild7, // #6 = $da
/*40870*/         OPC_MoveChild, 8,
/*40872*/         OPC_RecordNode, // #7 = $glc
/*40873*/         OPC_MoveParent,
/*40874*/         OPC_MoveChild, 9,
/*40876*/         OPC_RecordNode, // #8 = $slc
/*40877*/         OPC_MoveParent,
/*40878*/         OPC_MoveChild, 10,
/*40880*/         OPC_RecordNode, // #9 = $tfe
/*40881*/         OPC_MoveParent,
/*40882*/         OPC_MoveChild, 11,
/*40884*/         OPC_RecordNode, // #10 = $lwe
/*40885*/         OPC_MoveParent,
/*40886*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40888*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40891*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40894*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40897*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40900*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40903*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40906*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40909*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40912*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4448:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40930*/       0, /*End of Scope*/
/*40931*/     /*Scope*/ 16|128,1/*144*/, /*->41077*/
/*40933*/       OPC_CheckChild0Integer, 98|128,34/*4450*/, 
/*40936*/       OPC_RecordChild1, // #0 = $addr
/*40937*/       OPC_Scope, 68, /*->41007*/ // 2 children in Scope
/*40939*/         OPC_CheckChild1Type, MVT::v4i32,
/*40941*/         OPC_RecordChild2, // #1 = $rsrc
/*40942*/         OPC_RecordChild3, // #2 = $sampler
/*40943*/         OPC_RecordChild4, // #3 = $dmask
/*40944*/         OPC_RecordChild5, // #4 = $unorm
/*40945*/         OPC_RecordChild6, // #5 = $r128
/*40946*/         OPC_RecordChild7, // #6 = $da
/*40947*/         OPC_MoveChild, 8,
/*40949*/         OPC_RecordNode, // #7 = $glc
/*40950*/         OPC_MoveParent,
/*40951*/         OPC_MoveChild, 9,
/*40953*/         OPC_RecordNode, // #8 = $slc
/*40954*/         OPC_MoveParent,
/*40955*/         OPC_MoveChild, 10,
/*40957*/         OPC_RecordNode, // #9 = $tfe
/*40958*/         OPC_MoveParent,
/*40959*/         OPC_MoveChild, 11,
/*40961*/         OPC_RecordNode, // #10 = $lwe
/*40962*/         OPC_MoveParent,
/*40963*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40965*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40968*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40971*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40974*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40977*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40980*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40983*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40986*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40989*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4450:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_L_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41007*/       /*Scope*/ 68, /*->41076*/
/*41008*/         OPC_CheckChild1Type, MVT::v8i32,
/*41010*/         OPC_RecordChild2, // #1 = $rsrc
/*41011*/         OPC_RecordChild3, // #2 = $sampler
/*41012*/         OPC_RecordChild4, // #3 = $dmask
/*41013*/         OPC_RecordChild5, // #4 = $unorm
/*41014*/         OPC_RecordChild6, // #5 = $r128
/*41015*/         OPC_RecordChild7, // #6 = $da
/*41016*/         OPC_MoveChild, 8,
/*41018*/         OPC_RecordNode, // #7 = $glc
/*41019*/         OPC_MoveParent,
/*41020*/         OPC_MoveChild, 9,
/*41022*/         OPC_RecordNode, // #8 = $slc
/*41023*/         OPC_MoveParent,
/*41024*/         OPC_MoveChild, 10,
/*41026*/         OPC_RecordNode, // #9 = $tfe
/*41027*/         OPC_MoveParent,
/*41028*/         OPC_MoveChild, 11,
/*41030*/         OPC_RecordNode, // #10 = $lwe
/*41031*/         OPC_MoveParent,
/*41032*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41034*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41037*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41040*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41043*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41046*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41049*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41052*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41055*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41058*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4450:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41076*/       0, /*End of Scope*/
/*41077*/     /*Scope*/ 16|128,1/*144*/, /*->41223*/
/*41079*/       OPC_CheckChild0Integer, 82|128,34/*4434*/, 
/*41082*/       OPC_RecordChild1, // #0 = $addr
/*41083*/       OPC_Scope, 68, /*->41153*/ // 2 children in Scope
/*41085*/         OPC_CheckChild1Type, MVT::v4i32,
/*41087*/         OPC_RecordChild2, // #1 = $rsrc
/*41088*/         OPC_RecordChild3, // #2 = $sampler
/*41089*/         OPC_RecordChild4, // #3 = $dmask
/*41090*/         OPC_RecordChild5, // #4 = $unorm
/*41091*/         OPC_RecordChild6, // #5 = $r128
/*41092*/         OPC_RecordChild7, // #6 = $da
/*41093*/         OPC_MoveChild, 8,
/*41095*/         OPC_RecordNode, // #7 = $glc
/*41096*/         OPC_MoveParent,
/*41097*/         OPC_MoveChild, 9,
/*41099*/         OPC_RecordNode, // #8 = $slc
/*41100*/         OPC_MoveParent,
/*41101*/         OPC_MoveChild, 10,
/*41103*/         OPC_RecordNode, // #9 = $tfe
/*41104*/         OPC_MoveParent,
/*41105*/         OPC_MoveChild, 11,
/*41107*/         OPC_RecordNode, // #10 = $lwe
/*41108*/         OPC_MoveParent,
/*41109*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41111*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41114*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41117*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41120*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41123*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41126*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41129*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41132*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41135*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4434:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41153*/       /*Scope*/ 68, /*->41222*/
/*41154*/         OPC_CheckChild1Type, MVT::v8i32,
/*41156*/         OPC_RecordChild2, // #1 = $rsrc
/*41157*/         OPC_RecordChild3, // #2 = $sampler
/*41158*/         OPC_RecordChild4, // #3 = $dmask
/*41159*/         OPC_RecordChild5, // #4 = $unorm
/*41160*/         OPC_RecordChild6, // #5 = $r128
/*41161*/         OPC_RecordChild7, // #6 = $da
/*41162*/         OPC_MoveChild, 8,
/*41164*/         OPC_RecordNode, // #7 = $glc
/*41165*/         OPC_MoveParent,
/*41166*/         OPC_MoveChild, 9,
/*41168*/         OPC_RecordNode, // #8 = $slc
/*41169*/         OPC_MoveParent,
/*41170*/         OPC_MoveChild, 10,
/*41172*/         OPC_RecordNode, // #9 = $tfe
/*41173*/         OPC_MoveParent,
/*41174*/         OPC_MoveChild, 11,
/*41176*/         OPC_RecordNode, // #10 = $lwe
/*41177*/         OPC_MoveParent,
/*41178*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41180*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41183*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41186*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41189*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41192*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41195*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41198*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41201*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41204*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4434:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41222*/       0, /*End of Scope*/
/*41223*/     /*Scope*/ 72, /*->41296*/
/*41224*/       OPC_CheckChild0Integer, 81|128,34/*4433*/, 
/*41227*/       OPC_RecordChild1, // #0 = $addr
/*41228*/       OPC_CheckChild1Type, MVT::v8i32,
/*41230*/       OPC_RecordChild2, // #1 = $rsrc
/*41231*/       OPC_RecordChild3, // #2 = $sampler
/*41232*/       OPC_RecordChild4, // #3 = $dmask
/*41233*/       OPC_RecordChild5, // #4 = $unorm
/*41234*/       OPC_RecordChild6, // #5 = $r128
/*41235*/       OPC_RecordChild7, // #6 = $da
/*41236*/       OPC_MoveChild, 8,
/*41238*/       OPC_RecordNode, // #7 = $glc
/*41239*/       OPC_MoveParent,
/*41240*/       OPC_MoveChild, 9,
/*41242*/       OPC_RecordNode, // #8 = $slc
/*41243*/       OPC_MoveParent,
/*41244*/       OPC_MoveChild, 10,
/*41246*/       OPC_RecordNode, // #9 = $tfe
/*41247*/       OPC_MoveParent,
/*41248*/       OPC_MoveChild, 11,
/*41250*/       OPC_RecordNode, // #10 = $lwe
/*41251*/       OPC_MoveParent,
/*41252*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41254*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41257*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41260*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41263*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41266*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41269*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41272*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41275*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41278*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4433:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41296*/     /*Scope*/ 72, /*->41369*/
/*41297*/       OPC_CheckChild0Integer, 100|128,34/*4452*/, 
/*41300*/       OPC_RecordChild1, // #0 = $addr
/*41301*/       OPC_CheckChild1Type, MVT::v4i32,
/*41303*/       OPC_RecordChild2, // #1 = $rsrc
/*41304*/       OPC_RecordChild3, // #2 = $sampler
/*41305*/       OPC_RecordChild4, // #3 = $dmask
/*41306*/       OPC_RecordChild5, // #4 = $unorm
/*41307*/       OPC_RecordChild6, // #5 = $r128
/*41308*/       OPC_RecordChild7, // #6 = $da
/*41309*/       OPC_MoveChild, 8,
/*41311*/       OPC_RecordNode, // #7 = $glc
/*41312*/       OPC_MoveParent,
/*41313*/       OPC_MoveChild, 9,
/*41315*/       OPC_RecordNode, // #8 = $slc
/*41316*/       OPC_MoveParent,
/*41317*/       OPC_MoveChild, 10,
/*41319*/       OPC_RecordNode, // #9 = $tfe
/*41320*/       OPC_MoveParent,
/*41321*/       OPC_MoveChild, 11,
/*41323*/       OPC_RecordNode, // #10 = $lwe
/*41324*/       OPC_MoveParent,
/*41325*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41327*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41330*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41333*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41336*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41339*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41342*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41345*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41348*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41351*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4452:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41369*/     /*Scope*/ 16|128,1/*144*/, /*->41515*/
/*41371*/       OPC_CheckChild0Integer, 94|128,34/*4446*/, 
/*41374*/       OPC_RecordChild1, // #0 = $addr
/*41375*/       OPC_Scope, 68, /*->41445*/ // 2 children in Scope
/*41377*/         OPC_CheckChild1Type, MVT::v4i32,
/*41379*/         OPC_RecordChild2, // #1 = $rsrc
/*41380*/         OPC_RecordChild3, // #2 = $sampler
/*41381*/         OPC_RecordChild4, // #3 = $dmask
/*41382*/         OPC_RecordChild5, // #4 = $unorm
/*41383*/         OPC_RecordChild6, // #5 = $r128
/*41384*/         OPC_RecordChild7, // #6 = $da
/*41385*/         OPC_MoveChild, 8,
/*41387*/         OPC_RecordNode, // #7 = $glc
/*41388*/         OPC_MoveParent,
/*41389*/         OPC_MoveChild, 9,
/*41391*/         OPC_RecordNode, // #8 = $slc
/*41392*/         OPC_MoveParent,
/*41393*/         OPC_MoveChild, 10,
/*41395*/         OPC_RecordNode, // #9 = $tfe
/*41396*/         OPC_MoveParent,
/*41397*/         OPC_MoveChild, 11,
/*41399*/         OPC_RecordNode, // #10 = $lwe
/*41400*/         OPC_MoveParent,
/*41401*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41403*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41406*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41409*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41412*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41415*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41418*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41421*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41424*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41427*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4446:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41445*/       /*Scope*/ 68, /*->41514*/
/*41446*/         OPC_CheckChild1Type, MVT::v8i32,
/*41448*/         OPC_RecordChild2, // #1 = $rsrc
/*41449*/         OPC_RecordChild3, // #2 = $sampler
/*41450*/         OPC_RecordChild4, // #3 = $dmask
/*41451*/         OPC_RecordChild5, // #4 = $unorm
/*41452*/         OPC_RecordChild6, // #5 = $r128
/*41453*/         OPC_RecordChild7, // #6 = $da
/*41454*/         OPC_MoveChild, 8,
/*41456*/         OPC_RecordNode, // #7 = $glc
/*41457*/         OPC_MoveParent,
/*41458*/         OPC_MoveChild, 9,
/*41460*/         OPC_RecordNode, // #8 = $slc
/*41461*/         OPC_MoveParent,
/*41462*/         OPC_MoveChild, 10,
/*41464*/         OPC_RecordNode, // #9 = $tfe
/*41465*/         OPC_MoveParent,
/*41466*/         OPC_MoveChild, 11,
/*41468*/         OPC_RecordNode, // #10 = $lwe
/*41469*/         OPC_MoveParent,
/*41470*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41472*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41475*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41478*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41481*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41484*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41487*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41490*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41493*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41496*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4446:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41514*/       0, /*End of Scope*/
/*41515*/     /*Scope*/ 72, /*->41588*/
/*41516*/       OPC_CheckChild0Integer, 89|128,34/*4441*/, 
/*41519*/       OPC_RecordChild1, // #0 = $addr
/*41520*/       OPC_CheckChild1Type, MVT::v8i32,
/*41522*/       OPC_RecordChild2, // #1 = $rsrc
/*41523*/       OPC_RecordChild3, // #2 = $sampler
/*41524*/       OPC_RecordChild4, // #3 = $dmask
/*41525*/       OPC_RecordChild5, // #4 = $unorm
/*41526*/       OPC_RecordChild6, // #5 = $r128
/*41527*/       OPC_RecordChild7, // #6 = $da
/*41528*/       OPC_MoveChild, 8,
/*41530*/       OPC_RecordNode, // #7 = $glc
/*41531*/       OPC_MoveParent,
/*41532*/       OPC_MoveChild, 9,
/*41534*/       OPC_RecordNode, // #8 = $slc
/*41535*/       OPC_MoveParent,
/*41536*/       OPC_MoveChild, 10,
/*41538*/       OPC_RecordNode, // #9 = $tfe
/*41539*/       OPC_MoveParent,
/*41540*/       OPC_MoveChild, 11,
/*41542*/       OPC_RecordNode, // #10 = $lwe
/*41543*/       OPC_MoveParent,
/*41544*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41546*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41549*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41552*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41555*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41558*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41561*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41564*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41567*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41570*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4441:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41588*/     /*Scope*/ 72, /*->41661*/
/*41589*/       OPC_CheckChild0Integer, 91|128,34/*4443*/, 
/*41592*/       OPC_RecordChild1, // #0 = $addr
/*41593*/       OPC_CheckChild1Type, MVT::v8i32,
/*41595*/       OPC_RecordChild2, // #1 = $rsrc
/*41596*/       OPC_RecordChild3, // #2 = $sampler
/*41597*/       OPC_RecordChild4, // #3 = $dmask
/*41598*/       OPC_RecordChild5, // #4 = $unorm
/*41599*/       OPC_RecordChild6, // #5 = $r128
/*41600*/       OPC_RecordChild7, // #6 = $da
/*41601*/       OPC_MoveChild, 8,
/*41603*/       OPC_RecordNode, // #7 = $glc
/*41604*/       OPC_MoveParent,
/*41605*/       OPC_MoveChild, 9,
/*41607*/       OPC_RecordNode, // #8 = $slc
/*41608*/       OPC_MoveParent,
/*41609*/       OPC_MoveChild, 10,
/*41611*/       OPC_RecordNode, // #9 = $tfe
/*41612*/       OPC_MoveParent,
/*41613*/       OPC_MoveChild, 11,
/*41615*/       OPC_RecordNode, // #10 = $lwe
/*41616*/       OPC_MoveParent,
/*41617*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41619*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41622*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41625*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41628*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41631*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41634*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41637*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41640*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41643*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4443:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41661*/     /*Scope*/ 72, /*->41734*/
/*41662*/       OPC_CheckChild0Integer, 87|128,34/*4439*/, 
/*41665*/       OPC_RecordChild1, // #0 = $addr
/*41666*/       OPC_CheckChild1Type, MVT::v8i32,
/*41668*/       OPC_RecordChild2, // #1 = $rsrc
/*41669*/       OPC_RecordChild3, // #2 = $sampler
/*41670*/       OPC_RecordChild4, // #3 = $dmask
/*41671*/       OPC_RecordChild5, // #4 = $unorm
/*41672*/       OPC_RecordChild6, // #5 = $r128
/*41673*/       OPC_RecordChild7, // #6 = $da
/*41674*/       OPC_MoveChild, 8,
/*41676*/       OPC_RecordNode, // #7 = $glc
/*41677*/       OPC_MoveParent,
/*41678*/       OPC_MoveChild, 9,
/*41680*/       OPC_RecordNode, // #8 = $slc
/*41681*/       OPC_MoveParent,
/*41682*/       OPC_MoveChild, 10,
/*41684*/       OPC_RecordNode, // #9 = $tfe
/*41685*/       OPC_MoveParent,
/*41686*/       OPC_MoveChild, 11,
/*41688*/       OPC_RecordNode, // #10 = $lwe
/*41689*/       OPC_MoveParent,
/*41690*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41692*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41695*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41698*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41701*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41704*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41707*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41710*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41713*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41716*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4439:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41734*/     /*Scope*/ 72, /*->41807*/
/*41735*/       OPC_CheckChild0Integer, 86|128,34/*4438*/, 
/*41738*/       OPC_RecordChild1, // #0 = $addr
/*41739*/       OPC_CheckChild1Type, MVT::v8i32,
/*41741*/       OPC_RecordChild2, // #1 = $rsrc
/*41742*/       OPC_RecordChild3, // #2 = $sampler
/*41743*/       OPC_RecordChild4, // #3 = $dmask
/*41744*/       OPC_RecordChild5, // #4 = $unorm
/*41745*/       OPC_RecordChild6, // #5 = $r128
/*41746*/       OPC_RecordChild7, // #6 = $da
/*41747*/       OPC_MoveChild, 8,
/*41749*/       OPC_RecordNode, // #7 = $glc
/*41750*/       OPC_MoveParent,
/*41751*/       OPC_MoveChild, 9,
/*41753*/       OPC_RecordNode, // #8 = $slc
/*41754*/       OPC_MoveParent,
/*41755*/       OPC_MoveChild, 10,
/*41757*/       OPC_RecordNode, // #9 = $tfe
/*41758*/       OPC_MoveParent,
/*41759*/       OPC_MoveChild, 11,
/*41761*/       OPC_RecordNode, // #10 = $lwe
/*41762*/       OPC_MoveParent,
/*41763*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41765*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41768*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41771*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41774*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41777*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41780*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41783*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41786*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41789*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 4438:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41807*/     /*Scope*/ 16|128,1/*144*/, /*->41953*/
/*41809*/       OPC_CheckChild0Integer, 93|128,34/*4445*/, 
/*41812*/       OPC_RecordChild1, // #0 = $addr
/*41813*/       OPC_Scope, 68, /*->41883*/ // 2 children in Scope
/*41815*/         OPC_CheckChild1Type, MVT::v4i32,
/*41817*/         OPC_RecordChild2, // #1 = $rsrc
/*41818*/         OPC_RecordChild3, // #2 = $sampler
/*41819*/         OPC_RecordChild4, // #3 = $dmask
/*41820*/         OPC_RecordChild5, // #4 = $unorm
/*41821*/         OPC_RecordChild6, // #5 = $r128
/*41822*/         OPC_RecordChild7, // #6 = $da
/*41823*/         OPC_MoveChild, 8,
/*41825*/         OPC_RecordNode, // #7 = $glc
/*41826*/         OPC_MoveParent,
/*41827*/         OPC_MoveChild, 9,
/*41829*/         OPC_RecordNode, // #8 = $slc
/*41830*/         OPC_MoveParent,
/*41831*/         OPC_MoveChild, 10,
/*41833*/         OPC_RecordNode, // #9 = $tfe
/*41834*/         OPC_MoveParent,
/*41835*/         OPC_MoveChild, 11,
/*41837*/         OPC_RecordNode, // #10 = $lwe
/*41838*/         OPC_MoveParent,
/*41839*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41841*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41844*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41847*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41850*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41853*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41856*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41859*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41862*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41865*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4445:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41883*/       /*Scope*/ 68, /*->41952*/
/*41884*/         OPC_CheckChild1Type, MVT::v8i32,
/*41886*/         OPC_RecordChild2, // #1 = $rsrc
/*41887*/         OPC_RecordChild3, // #2 = $sampler
/*41888*/         OPC_RecordChild4, // #3 = $dmask
/*41889*/         OPC_RecordChild5, // #4 = $unorm
/*41890*/         OPC_RecordChild6, // #5 = $r128
/*41891*/         OPC_RecordChild7, // #6 = $da
/*41892*/         OPC_MoveChild, 8,
/*41894*/         OPC_RecordNode, // #7 = $glc
/*41895*/         OPC_MoveParent,
/*41896*/         OPC_MoveChild, 9,
/*41898*/         OPC_RecordNode, // #8 = $slc
/*41899*/         OPC_MoveParent,
/*41900*/         OPC_MoveChild, 10,
/*41902*/         OPC_RecordNode, // #9 = $tfe
/*41903*/         OPC_MoveParent,
/*41904*/         OPC_MoveChild, 11,
/*41906*/         OPC_RecordNode, // #10 = $lwe
/*41907*/         OPC_MoveParent,
/*41908*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41910*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41913*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41916*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41919*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41922*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41925*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41928*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41931*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41934*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4445:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41952*/       0, /*End of Scope*/
/*41953*/     /*Scope*/ 85|128,1/*213*/, /*->42168*/
/*41955*/       OPC_CheckChild0Integer, 102|128,34/*4454*/, 
/*41958*/       OPC_RecordChild1, // #0 = $addr
/*41959*/       OPC_Scope, 68, /*->42029*/ // 3 children in Scope
/*41961*/         OPC_CheckChild1Type, MVT::i32,
/*41963*/         OPC_RecordChild2, // #1 = $rsrc
/*41964*/         OPC_RecordChild3, // #2 = $sampler
/*41965*/         OPC_RecordChild4, // #3 = $dmask
/*41966*/         OPC_RecordChild5, // #4 = $unorm
/*41967*/         OPC_RecordChild6, // #5 = $r128
/*41968*/         OPC_RecordChild7, // #6 = $da
/*41969*/         OPC_MoveChild, 8,
/*41971*/         OPC_RecordNode, // #7 = $glc
/*41972*/         OPC_MoveParent,
/*41973*/         OPC_MoveChild, 9,
/*41975*/         OPC_RecordNode, // #8 = $slc
/*41976*/         OPC_MoveParent,
/*41977*/         OPC_MoveChild, 10,
/*41979*/         OPC_RecordNode, // #9 = $tfe
/*41980*/         OPC_MoveParent,
/*41981*/         OPC_MoveChild, 11,
/*41983*/         OPC_RecordNode, // #10 = $lwe
/*41984*/         OPC_MoveParent,
/*41985*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41987*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41990*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41993*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41996*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41999*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42002*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42005*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*42008*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42011*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4454:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*42029*/       /*Scope*/ 68, /*->42098*/
/*42030*/         OPC_CheckChild1Type, MVT::v2i32,
/*42032*/         OPC_RecordChild2, // #1 = $rsrc
/*42033*/         OPC_RecordChild3, // #2 = $sampler
/*42034*/         OPC_RecordChild4, // #3 = $dmask
/*42035*/         OPC_RecordChild5, // #4 = $unorm
/*42036*/         OPC_RecordChild6, // #5 = $r128
/*42037*/         OPC_RecordChild7, // #6 = $da
/*42038*/         OPC_MoveChild, 8,
/*42040*/         OPC_RecordNode, // #7 = $glc
/*42041*/         OPC_MoveParent,
/*42042*/         OPC_MoveChild, 9,
/*42044*/         OPC_RecordNode, // #8 = $slc
/*42045*/         OPC_MoveParent,
/*42046*/         OPC_MoveChild, 10,
/*42048*/         OPC_RecordNode, // #9 = $tfe
/*42049*/         OPC_MoveParent,
/*42050*/         OPC_MoveChild, 11,
/*42052*/         OPC_RecordNode, // #10 = $lwe
/*42053*/         OPC_MoveParent,
/*42054*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42056*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*42059*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*42062*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42065*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42068*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42071*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42074*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*42077*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42080*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4454:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*42098*/       /*Scope*/ 68, /*->42167*/
/*42099*/         OPC_CheckChild1Type, MVT::v4i32,
/*42101*/         OPC_RecordChild2, // #1 = $rsrc
/*42102*/         OPC_RecordChild3, // #2 = $sampler
/*42103*/         OPC_RecordChild4, // #3 = $dmask
/*42104*/         OPC_RecordChild5, // #4 = $unorm
/*42105*/         OPC_RecordChild6, // #5 = $r128
/*42106*/         OPC_RecordChild7, // #6 = $da
/*42107*/         OPC_MoveChild, 8,
/*42109*/         OPC_RecordNode, // #7 = $glc
/*42110*/         OPC_MoveParent,
/*42111*/         OPC_MoveChild, 9,
/*42113*/         OPC_RecordNode, // #8 = $slc
/*42114*/         OPC_MoveParent,
/*42115*/         OPC_MoveChild, 10,
/*42117*/         OPC_RecordNode, // #9 = $tfe
/*42118*/         OPC_MoveParent,
/*42119*/         OPC_MoveChild, 11,
/*42121*/         OPC_RecordNode, // #10 = $lwe
/*42122*/         OPC_MoveParent,
/*42123*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42125*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*42128*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*42131*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42134*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42137*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42140*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42143*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*42146*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42149*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 4454:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*42167*/       0, /*End of Scope*/
/*42168*/     /*Scope*/ 67, /*->42236*/
/*42169*/       OPC_CheckChild0Integer, 103|128,34/*4455*/, 
/*42172*/       OPC_RecordChild1, // #0 = $addr
/*42173*/       OPC_CheckChild1Type, MVT::i32,
/*42175*/       OPC_RecordChild2, // #1 = $rsrc
/*42176*/       OPC_RecordChild3, // #2 = $dmask
/*42177*/       OPC_RecordChild4, // #3 = $unorm
/*42178*/       OPC_RecordChild5, // #4 = $r128
/*42179*/       OPC_RecordChild6, // #5 = $da
/*42180*/       OPC_RecordChild7, // #6 = $glc
/*42181*/       OPC_MoveChild, 8,
/*42183*/       OPC_RecordNode, // #7 = $slc
/*42184*/       OPC_MoveParent,
/*42185*/       OPC_MoveChild, 9,
/*42187*/       OPC_RecordNode, // #8 = $tfe
/*42188*/       OPC_MoveParent,
/*42189*/       OPC_MoveChild, 10,
/*42191*/       OPC_RecordNode, // #9 = $lwe
/*42192*/       OPC_MoveParent,
/*42193*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42195*/       OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*42198*/       OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*42201*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42204*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42207*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*42210*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42213*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42216*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42219*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                    1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                // Src: (intrinsic_wo_chain:v4f32 4455:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GET_RESINFO_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc)
/*42236*/     /*Scope*/ 70|128,1/*198*/, /*->42436*/
/*42238*/       OPC_CheckChild0Integer, 106|128,34/*4458*/, 
/*42241*/       OPC_RecordChild1, // #0 = $addr
/*42242*/       OPC_Scope, 63, /*->42307*/ // 3 children in Scope
/*42244*/         OPC_CheckChild1Type, MVT::i32,
/*42246*/         OPC_RecordChild2, // #1 = $rsrc
/*42247*/         OPC_RecordChild3, // #2 = $dmask
/*42248*/         OPC_RecordChild4, // #3 = $unorm
/*42249*/         OPC_RecordChild5, // #4 = $r128
/*42250*/         OPC_RecordChild6, // #5 = $da
/*42251*/         OPC_RecordChild7, // #6 = $glc
/*42252*/         OPC_MoveChild, 8,
/*42254*/         OPC_RecordNode, // #7 = $slc
/*42255*/         OPC_MoveParent,
/*42256*/         OPC_MoveChild, 9,
/*42258*/         OPC_RecordNode, // #8 = $tfe
/*42259*/         OPC_MoveParent,
/*42260*/         OPC_MoveChild, 10,
/*42262*/         OPC_RecordNode, // #9 = $lwe
/*42263*/         OPC_MoveParent,
/*42264*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42266*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*42269*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*42272*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42275*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42278*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*42281*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42284*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42287*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42290*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4458:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc)
/*42307*/       /*Scope*/ 63, /*->42371*/
/*42308*/         OPC_CheckChild1Type, MVT::v2i32,
/*42310*/         OPC_RecordChild2, // #1 = $rsrc
/*42311*/         OPC_RecordChild3, // #2 = $dmask
/*42312*/         OPC_RecordChild4, // #3 = $unorm
/*42313*/         OPC_RecordChild5, // #4 = $r128
/*42314*/         OPC_RecordChild6, // #5 = $da
/*42315*/         OPC_RecordChild7, // #6 = $glc
/*42316*/         OPC_MoveChild, 8,
/*42318*/         OPC_RecordNode, // #7 = $slc
/*42319*/         OPC_MoveParent,
/*42320*/         OPC_MoveChild, 9,
/*42322*/         OPC_RecordNode, // #8 = $tfe
/*42323*/         OPC_MoveParent,
/*42324*/         OPC_MoveChild, 10,
/*42326*/         OPC_RecordNode, // #9 = $lwe
/*42327*/         OPC_MoveParent,
/*42328*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42330*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*42333*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*42336*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42339*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42342*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*42345*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42348*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42351*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42354*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4458:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc)
/*42371*/       /*Scope*/ 63, /*->42435*/
/*42372*/         OPC_CheckChild1Type, MVT::v4i32,
/*42374*/         OPC_RecordChild2, // #1 = $rsrc
/*42375*/         OPC_RecordChild3, // #2 = $dmask
/*42376*/         OPC_RecordChild4, // #3 = $unorm
/*42377*/         OPC_RecordChild5, // #4 = $r128
/*42378*/         OPC_RecordChild6, // #5 = $da
/*42379*/         OPC_RecordChild7, // #6 = $glc
/*42380*/         OPC_MoveChild, 8,
/*42382*/         OPC_RecordNode, // #7 = $slc
/*42383*/         OPC_MoveParent,
/*42384*/         OPC_MoveChild, 9,
/*42386*/         OPC_RecordNode, // #8 = $tfe
/*42387*/         OPC_MoveParent,
/*42388*/         OPC_MoveChild, 10,
/*42390*/         OPC_RecordNode, // #9 = $lwe
/*42391*/         OPC_MoveParent,
/*42392*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42394*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*42397*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*42400*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42403*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42406*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*42409*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42412*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42415*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42418*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4458:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc)
/*42435*/       0, /*End of Scope*/
/*42436*/     /*Scope*/ 70|128,1/*198*/, /*->42636*/
/*42438*/       OPC_CheckChild0Integer, 107|128,34/*4459*/, 
/*42441*/       OPC_RecordChild1, // #0 = $addr
/*42442*/       OPC_Scope, 63, /*->42507*/ // 3 children in Scope
/*42444*/         OPC_CheckChild1Type, MVT::i32,
/*42446*/         OPC_RecordChild2, // #1 = $rsrc
/*42447*/         OPC_RecordChild3, // #2 = $dmask
/*42448*/         OPC_RecordChild4, // #3 = $unorm
/*42449*/         OPC_RecordChild5, // #4 = $r128
/*42450*/         OPC_RecordChild6, // #5 = $da
/*42451*/         OPC_RecordChild7, // #6 = $glc
/*42452*/         OPC_MoveChild, 8,
/*42454*/         OPC_RecordNode, // #7 = $slc
/*42455*/         OPC_MoveParent,
/*42456*/         OPC_MoveChild, 9,
/*42458*/         OPC_RecordNode, // #8 = $tfe
/*42459*/         OPC_MoveParent,
/*42460*/         OPC_MoveChild, 10,
/*42462*/         OPC_RecordNode, // #9 = $lwe
/*42463*/         OPC_MoveParent,
/*42464*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42466*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*42469*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*42472*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42475*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42478*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*42481*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42484*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42487*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42490*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4459:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_MIP_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc)
/*42507*/       /*Scope*/ 63, /*->42571*/
/*42508*/         OPC_CheckChild1Type, MVT::v2i32,
/*42510*/         OPC_RecordChild2, // #1 = $rsrc
/*42511*/         OPC_RecordChild3, // #2 = $dmask
/*42512*/         OPC_RecordChild4, // #3 = $unorm
/*42513*/         OPC_RecordChild5, // #4 = $r128
/*42514*/         OPC_RecordChild6, // #5 = $da
/*42515*/         OPC_RecordChild7, // #6 = $glc
/*42516*/         OPC_MoveChild, 8,
/*42518*/         OPC_RecordNode, // #7 = $slc
/*42519*/         OPC_MoveParent,
/*42520*/         OPC_MoveChild, 9,
/*42522*/         OPC_RecordNode, // #8 = $tfe
/*42523*/         OPC_MoveParent,
/*42524*/         OPC_MoveChild, 10,
/*42526*/         OPC_RecordNode, // #9 = $lwe
/*42527*/         OPC_MoveParent,
/*42528*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42530*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*42533*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*42536*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42539*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42542*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*42545*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42548*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42551*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42554*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4459:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_MIP_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc)
/*42571*/       /*Scope*/ 63, /*->42635*/
/*42572*/         OPC_CheckChild1Type, MVT::v4i32,
/*42574*/         OPC_RecordChild2, // #1 = $rsrc
/*42575*/         OPC_RecordChild3, // #2 = $dmask
/*42576*/         OPC_RecordChild4, // #3 = $unorm
/*42577*/         OPC_RecordChild5, // #4 = $r128
/*42578*/         OPC_RecordChild6, // #5 = $da
/*42579*/         OPC_RecordChild7, // #6 = $glc
/*42580*/         OPC_MoveChild, 8,
/*42582*/         OPC_RecordNode, // #7 = $slc
/*42583*/         OPC_MoveParent,
/*42584*/         OPC_MoveChild, 9,
/*42586*/         OPC_RecordNode, // #8 = $tfe
/*42587*/         OPC_MoveParent,
/*42588*/         OPC_MoveChild, 10,
/*42590*/         OPC_RecordNode, // #9 = $lwe
/*42591*/         OPC_MoveParent,
/*42592*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42594*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*42597*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*42600*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42603*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42606*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*42609*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42612*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42615*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42618*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 4459:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_MIP_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc)
/*42635*/       0, /*End of Scope*/
/*42636*/     0, /*End of Scope*/
/*42637*/   /*SwitchOpcode*/ 21, TARGET_VAL(AMDGPUISD::STORE_MSKOR),// ->42661
/*42640*/     OPC_RecordMemRef,
/*42641*/     OPC_RecordNode, // #0 = 'AMDGPUstore_mskor' chained node
/*42642*/     OPC_RecordChild1, // #1 = $rw_gpr
/*42643*/     OPC_CheckChild1Type, MVT::v4i32,
/*42645*/     OPC_RecordChild2, // #2 = $index_gpr
/*42646*/     OPC_CheckChild2Type, MVT::i32,
/*42648*/     OPC_CheckPredicate, 96, // Predicate_mskor_global
/*42650*/     OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42652*/     OPC_EmitMergeInputChains1_0,
/*42653*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_MSKOR), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUstore_mskor v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_mskor_global>> - Complexity = 4
              // Dst: (RAT_MSKOR v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*42661*/   /*SwitchOpcode*/ 112|128,1/*240*/, TARGET_VAL(ISD::SRL),// ->42905
/*42665*/     OPC_RecordChild0, // #0 = $src0
/*42666*/     OPC_RecordChild1, // #1 = $src1
/*42667*/     OPC_CheckChild1Type, MVT::i32,
/*42669*/     OPC_SwitchType /*2 cases */, 90|128,1/*218*/, MVT::i32,// ->42891
/*42673*/       OPC_Scope, 11, /*->42686*/ // 3 children in Scope
/*42675*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42677*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHR_B32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (srl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_LSHR_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*42686*/       /*Scope*/ 101, /*->42788*/
/*42687*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*42689*/         OPC_EmitInteger, MVT::i32, 0, 
/*42692*/         OPC_EmitInteger, MVT::i32, 0, 
/*42695*/         OPC_EmitInteger, MVT::i32, 1, 
/*42698*/         OPC_EmitInteger, MVT::i32, 0, 
/*42701*/         OPC_EmitInteger, MVT::i32, 0, 
/*42704*/         OPC_EmitInteger, MVT::i32, 0, 
/*42707*/         OPC_EmitInteger, MVT::i32, 0, 
/*42710*/         OPC_EmitInteger, MVT::i32, 0, 
/*42713*/         OPC_EmitInteger, MVT::i32, 0, 
/*42716*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42728*/         OPC_EmitInteger, MVT::i32, 0, 
/*42731*/         OPC_EmitInteger, MVT::i32, 0, 
/*42734*/         OPC_EmitInteger, MVT::i32, 0, 
/*42737*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42749*/         OPC_EmitInteger, MVT::i32, 1, 
/*42752*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42755*/         OPC_EmitInteger, MVT::i32, 0, 
/*42758*/         OPC_EmitInteger, MVT::i32, 0, 
/*42761*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHR_r600), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (LSHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42788*/       /*Scope*/ 101, /*->42890*/
/*42789*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42791*/         OPC_EmitInteger, MVT::i32, 0, 
/*42794*/         OPC_EmitInteger, MVT::i32, 0, 
/*42797*/         OPC_EmitInteger, MVT::i32, 1, 
/*42800*/         OPC_EmitInteger, MVT::i32, 0, 
/*42803*/         OPC_EmitInteger, MVT::i32, 0, 
/*42806*/         OPC_EmitInteger, MVT::i32, 0, 
/*42809*/         OPC_EmitInteger, MVT::i32, 0, 
/*42812*/         OPC_EmitInteger, MVT::i32, 0, 
/*42815*/         OPC_EmitInteger, MVT::i32, 0, 
/*42818*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42830*/         OPC_EmitInteger, MVT::i32, 0, 
/*42833*/         OPC_EmitInteger, MVT::i32, 0, 
/*42836*/         OPC_EmitInteger, MVT::i32, 0, 
/*42839*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42851*/         OPC_EmitInteger, MVT::i32, 1, 
/*42854*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42857*/         OPC_EmitInteger, MVT::i32, 0, 
/*42860*/         OPC_EmitInteger, MVT::i32, 0, 
/*42863*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHR_eg), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (LSHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42890*/       0, /*End of Scope*/
/*42891*/     /*SwitchType*/ 11, MVT::i64,// ->42904
/*42893*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42895*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHR_B64), 0,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                // Src: (srl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_LSHR_B64:i64 i64:i64:$src0, i32:i32:$src1)
/*42904*/     0, // EndSwitchType
/*42905*/   /*SwitchOpcode*/ 112|128,1/*240*/, TARGET_VAL(ISD::SRA),// ->43149
/*42909*/     OPC_RecordChild0, // #0 = $src0
/*42910*/     OPC_RecordChild1, // #1 = $src1
/*42911*/     OPC_CheckChild1Type, MVT::i32,
/*42913*/     OPC_SwitchType /*2 cases */, 90|128,1/*218*/, MVT::i32,// ->43135
/*42917*/       OPC_Scope, 11, /*->42930*/ // 3 children in Scope
/*42919*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42921*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (sra:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_ASHR_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*42930*/       /*Scope*/ 101, /*->43032*/
/*42931*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*42933*/         OPC_EmitInteger, MVT::i32, 0, 
/*42936*/         OPC_EmitInteger, MVT::i32, 0, 
/*42939*/         OPC_EmitInteger, MVT::i32, 1, 
/*42942*/         OPC_EmitInteger, MVT::i32, 0, 
/*42945*/         OPC_EmitInteger, MVT::i32, 0, 
/*42948*/         OPC_EmitInteger, MVT::i32, 0, 
/*42951*/         OPC_EmitInteger, MVT::i32, 0, 
/*42954*/         OPC_EmitInteger, MVT::i32, 0, 
/*42957*/         OPC_EmitInteger, MVT::i32, 0, 
/*42960*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42972*/         OPC_EmitInteger, MVT::i32, 0, 
/*42975*/         OPC_EmitInteger, MVT::i32, 0, 
/*42978*/         OPC_EmitInteger, MVT::i32, 0, 
/*42981*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42993*/         OPC_EmitInteger, MVT::i32, 1, 
/*42996*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42999*/         OPC_EmitInteger, MVT::i32, 0, 
/*43002*/         OPC_EmitInteger, MVT::i32, 0, 
/*43005*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ASHR_r600), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (ASHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43032*/       /*Scope*/ 101, /*->43134*/
/*43033*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43035*/         OPC_EmitInteger, MVT::i32, 0, 
/*43038*/         OPC_EmitInteger, MVT::i32, 0, 
/*43041*/         OPC_EmitInteger, MVT::i32, 1, 
/*43044*/         OPC_EmitInteger, MVT::i32, 0, 
/*43047*/         OPC_EmitInteger, MVT::i32, 0, 
/*43050*/         OPC_EmitInteger, MVT::i32, 0, 
/*43053*/         OPC_EmitInteger, MVT::i32, 0, 
/*43056*/         OPC_EmitInteger, MVT::i32, 0, 
/*43059*/         OPC_EmitInteger, MVT::i32, 0, 
/*43062*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43074*/         OPC_EmitInteger, MVT::i32, 0, 
/*43077*/         OPC_EmitInteger, MVT::i32, 0, 
/*43080*/         OPC_EmitInteger, MVT::i32, 0, 
/*43083*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43095*/         OPC_EmitInteger, MVT::i32, 1, 
/*43098*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43101*/         OPC_EmitInteger, MVT::i32, 0, 
/*43104*/         OPC_EmitInteger, MVT::i32, 0, 
/*43107*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ASHR_eg), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (ASHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43134*/       0, /*End of Scope*/
/*43135*/     /*SwitchType*/ 11, MVT::i64,// ->43148
/*43137*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43139*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ASHR_I64), 0,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                // Src: (sra:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_ASHR_I64:i64 i64:i64:$src0, i32:i32:$src1)
/*43148*/     0, // EndSwitchType
/*43149*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::BFM),// ->43272
/*43152*/     OPC_RecordChild0, // #0 = $src0
/*43153*/     OPC_RecordChild1, // #1 = $src1
/*43154*/     OPC_CheckType, MVT::i32,
/*43156*/     OPC_Scope, 11, /*->43169*/ // 2 children in Scope
/*43158*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43160*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_BFM_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*43169*/     /*Scope*/ 101, /*->43271*/
/*43170*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43172*/       OPC_EmitInteger, MVT::i32, 0, 
/*43175*/       OPC_EmitInteger, MVT::i32, 0, 
/*43178*/       OPC_EmitInteger, MVT::i32, 1, 
/*43181*/       OPC_EmitInteger, MVT::i32, 0, 
/*43184*/       OPC_EmitInteger, MVT::i32, 0, 
/*43187*/       OPC_EmitInteger, MVT::i32, 0, 
/*43190*/       OPC_EmitInteger, MVT::i32, 0, 
/*43193*/       OPC_EmitInteger, MVT::i32, 0, 
/*43196*/       OPC_EmitInteger, MVT::i32, 0, 
/*43199*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43211*/       OPC_EmitInteger, MVT::i32, 0, 
/*43214*/       OPC_EmitInteger, MVT::i32, 0, 
/*43217*/       OPC_EmitInteger, MVT::i32, 0, 
/*43220*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43232*/       OPC_EmitInteger, MVT::i32, 1, 
/*43235*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43238*/       OPC_EmitInteger, MVT::i32, 0, 
/*43241*/       OPC_EmitInteger, MVT::i32, 0, 
/*43244*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFM_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BFM_INT_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*43271*/     0, /*End of Scope*/
/*43272*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(ISD::MUL),// ->43600
/*43276*/     OPC_RecordChild0, // #0 = $src0
/*43277*/     OPC_RecordChild1, // #1 = $src1
/*43278*/     OPC_CheckType, MVT::i32,
/*43280*/     OPC_Scope, 11, /*->43293*/ // 4 children in Scope
/*43282*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43284*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MUL_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mul:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_MUL_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*43293*/     /*Scope*/ 101, /*->43395*/
/*43294*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*43296*/       OPC_EmitInteger, MVT::i32, 0, 
/*43299*/       OPC_EmitInteger, MVT::i32, 0, 
/*43302*/       OPC_EmitInteger, MVT::i32, 1, 
/*43305*/       OPC_EmitInteger, MVT::i32, 0, 
/*43308*/       OPC_EmitInteger, MVT::i32, 0, 
/*43311*/       OPC_EmitInteger, MVT::i32, 0, 
/*43314*/       OPC_EmitInteger, MVT::i32, 0, 
/*43317*/       OPC_EmitInteger, MVT::i32, 0, 
/*43320*/       OPC_EmitInteger, MVT::i32, 0, 
/*43323*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43335*/       OPC_EmitInteger, MVT::i32, 0, 
/*43338*/       OPC_EmitInteger, MVT::i32, 0, 
/*43341*/       OPC_EmitInteger, MVT::i32, 0, 
/*43344*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43356*/       OPC_EmitInteger, MVT::i32, 1, 
/*43359*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43362*/       OPC_EmitInteger, MVT::i32, 0, 
/*43365*/       OPC_EmitInteger, MVT::i32, 0, 
/*43368*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43395*/     /*Scope*/ 101, /*->43497*/
/*43396*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*43398*/       OPC_EmitInteger, MVT::i32, 0, 
/*43401*/       OPC_EmitInteger, MVT::i32, 0, 
/*43404*/       OPC_EmitInteger, MVT::i32, 1, 
/*43407*/       OPC_EmitInteger, MVT::i32, 0, 
/*43410*/       OPC_EmitInteger, MVT::i32, 0, 
/*43413*/       OPC_EmitInteger, MVT::i32, 0, 
/*43416*/       OPC_EmitInteger, MVT::i32, 0, 
/*43419*/       OPC_EmitInteger, MVT::i32, 0, 
/*43422*/       OPC_EmitInteger, MVT::i32, 0, 
/*43425*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43437*/       OPC_EmitInteger, MVT::i32, 0, 
/*43440*/       OPC_EmitInteger, MVT::i32, 0, 
/*43443*/       OPC_EmitInteger, MVT::i32, 0, 
/*43446*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43458*/       OPC_EmitInteger, MVT::i32, 1, 
/*43461*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43464*/       OPC_EmitInteger, MVT::i32, 0, 
/*43467*/       OPC_EmitInteger, MVT::i32, 0, 
/*43470*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43497*/     /*Scope*/ 101, /*->43599*/
/*43498*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*43500*/       OPC_EmitInteger, MVT::i32, 0, 
/*43503*/       OPC_EmitInteger, MVT::i32, 0, 
/*43506*/       OPC_EmitInteger, MVT::i32, 1, 
/*43509*/       OPC_EmitInteger, MVT::i32, 0, 
/*43512*/       OPC_EmitInteger, MVT::i32, 0, 
/*43515*/       OPC_EmitInteger, MVT::i32, 0, 
/*43518*/       OPC_EmitInteger, MVT::i32, 0, 
/*43521*/       OPC_EmitInteger, MVT::i32, 0, 
/*43524*/       OPC_EmitInteger, MVT::i32, 0, 
/*43527*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43539*/       OPC_EmitInteger, MVT::i32, 0, 
/*43542*/       OPC_EmitInteger, MVT::i32, 0, 
/*43545*/       OPC_EmitInteger, MVT::i32, 0, 
/*43548*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43560*/       OPC_EmitInteger, MVT::i32, 1, 
/*43563*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43566*/       OPC_EmitInteger, MVT::i32, 0, 
/*43569*/       OPC_EmitInteger, MVT::i32, 0, 
/*43572*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43599*/     0, /*End of Scope*/
/*43600*/   /*SwitchOpcode*/ 82, TARGET_VAL(ISD::Constant),// ->43685
/*43603*/     OPC_RecordNode, // #0 = $imm
/*43604*/     OPC_SwitchType /*3 cases */, 46, MVT::i32,// ->43653
/*43607*/       OPC_Scope, 14, /*->43623*/ // 2 children in Scope
/*43609*/         OPC_CheckPredicate, 97, // Predicate_anonymous_1432
/*43611*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43613*/         OPC_EmitConvertToTarget, 0,
/*43615*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32)<<P:Predicate_anonymous_1432>>:$imm - Complexity = 4
                  // Dst: (S_MOV_B32:i32 (imm:i32):$imm)
/*43623*/       /*Scope*/ 28, /*->43652*/
/*43624*/         OPC_Scope, 12, /*->43638*/ // 2 children in Scope
/*43626*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43628*/           OPC_EmitConvertToTarget, 0,
/*43630*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (imm:i32):$imm - Complexity = 3
                    // Dst: (V_MOV_B32_e32:i32 (imm:i32):$imm)
/*43638*/         /*Scope*/ 12, /*->43651*/
/*43639*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43641*/           OPC_EmitConvertToTarget, 0,
/*43643*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (imm:i32):$val - Complexity = 3
                    // Dst: (MOV_IMM_I32:i32 (imm:i32):$val)
/*43651*/         0, /*End of Scope*/
/*43652*/       0, /*End of Scope*/
/*43653*/     /*SwitchType*/ 14, MVT::i64,// ->43669
/*43655*/       OPC_CheckPredicate, 98, // Predicate_anonymous_1438
/*43657*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43659*/       OPC_EmitConvertToTarget, 0,
/*43661*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                // Src: (imm:i64)<<P:Predicate_anonymous_1438>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:i64 (imm:i64)<<P:Predicate_anonymous_1439>>:$imm)
/*43669*/     /*SwitchType*/ 13, MVT::i1,// ->43684
/*43671*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43673*/       OPC_EmitNodeXForm, 6, 0, // as_i64imm
/*43676*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    1/*#VTs*/, MVT::i1, 1/*#Ops*/, 1, 
                // Src: (imm:i1):$imm - Complexity = 3
                // Dst: (S_MOV_B64:i1 (as_i64imm:i64 ?:i1:$imm))
/*43684*/     0, // EndSwitchType
/*43685*/   /*SwitchOpcode*/ 32|128,2/*288*/, TARGET_VAL(ISD::BITCAST),// ->43977
/*43689*/     OPC_RecordChild0, // #0 = $src0
/*43690*/     OPC_Scope, 25, /*->43717*/ // 13 children in Scope
/*43692*/       OPC_CheckChild0Type, MVT::f32,
/*43694*/       OPC_CheckType, MVT::i32,
/*43696*/       OPC_Scope, 5, /*->43703*/ // 2 children in Scope
/*43698*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43700*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: R600_Reg32:i32:$src0
/*43703*/       /*Scope*/ 12, /*->43716*/
/*43704*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43706*/         OPC_Scope, 3, /*->43711*/ // 2 children in Scope
/*43708*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:i32 SReg_32:f32:$src0) - Complexity = 3
                    // Dst: SReg_32:i32:$src0
/*43711*/         /*Scope*/ 3, /*->43715*/
/*43712*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:i32 VGPR_32:f32:$src0) - Complexity = 3
                    // Dst: VGPR_32:i32:$src0
/*43715*/         0, /*End of Scope*/
/*43716*/       0, /*End of Scope*/
/*43717*/     /*Scope*/ 18, /*->43736*/
/*43718*/       OPC_CheckChild0Type, MVT::f64,
/*43720*/       OPC_SwitchType /*2 cases */, 5, MVT::i64,// ->43728
/*43723*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43725*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*43728*/       /*SwitchType*/ 5, MVT::v2i32,// ->43735
/*43730*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43732*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*43735*/       0, // EndSwitchType
/*43736*/     /*Scope*/ 34, /*->43771*/
/*43737*/       OPC_CheckChild0Type, MVT::v2i32,
/*43739*/       OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->43747
/*43742*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43744*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*43747*/       /*SwitchType*/ 5, MVT::f64,// ->43754
/*43749*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43751*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*43754*/       /*SwitchType*/ 14, MVT::v2f32,// ->43770
/*43756*/         OPC_Scope, 5, /*->43763*/ // 2 children in Scope
/*43758*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43760*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 R600_Reg64:v2i32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2f32:$src0
/*43763*/         /*Scope*/ 5, /*->43769*/
/*43764*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43766*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 VReg_64:v2i32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2f32:$src0
/*43769*/         0, /*End of Scope*/
/*43770*/       0, // EndSwitchType
/*43771*/     /*Scope*/ 27, /*->43799*/
/*43772*/       OPC_CheckChild0Type, MVT::v2f32,
/*43774*/       OPC_SwitchType /*2 cases */, 5, MVT::i64,// ->43782
/*43777*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43779*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2f32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*43782*/       /*SwitchType*/ 14, MVT::v2i32,// ->43798
/*43784*/         OPC_Scope, 5, /*->43791*/ // 2 children in Scope
/*43786*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43788*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 R600_Reg64:v2f32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2i32:$src0
/*43791*/         /*Scope*/ 5, /*->43797*/
/*43792*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43794*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 VReg_64:v2f32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2i32:$src0
/*43797*/         0, /*End of Scope*/
/*43798*/       0, // EndSwitchType
/*43799*/     /*Scope*/ 25, /*->43825*/
/*43800*/       OPC_CheckChild0Type, MVT::i32,
/*43802*/       OPC_CheckType, MVT::f32,
/*43804*/       OPC_Scope, 5, /*->43811*/ // 2 children in Scope
/*43806*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43808*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f32 R600_Reg32:i32:$src0) - Complexity = 3
                  // Dst: R600_Reg32:f32:$src0
/*43811*/       /*Scope*/ 12, /*->43824*/
/*43812*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43814*/         OPC_Scope, 3, /*->43819*/ // 2 children in Scope
/*43816*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f32 SReg_32:i32:$src0) - Complexity = 3
                    // Dst: SReg_32:f32:$src0
/*43819*/         /*Scope*/ 3, /*->43823*/
/*43820*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f32 VGPR_32:i32:$src0) - Complexity = 3
                    // Dst: VGPR_32:f32:$src0
/*43823*/         0, /*End of Scope*/
/*43824*/       0, /*End of Scope*/
/*43825*/     /*Scope*/ 25, /*->43851*/
/*43826*/       OPC_CheckChild0Type, MVT::i64,
/*43828*/       OPC_SwitchType /*3 cases */, 5, MVT::f64,// ->43836
/*43831*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43833*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*43836*/       /*SwitchType*/ 5, MVT::v2i32,// ->43843
/*43838*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43840*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*43843*/       /*SwitchType*/ 5, MVT::v2f32,// ->43850
/*43845*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43847*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2f32:$src0
/*43850*/       0, // EndSwitchType
/*43851*/     /*Scope*/ 18, /*->43870*/
/*43852*/       OPC_CheckChild0Type, MVT::v4f32,
/*43854*/       OPC_CheckType, MVT::v4i32,
/*43856*/       OPC_Scope, 5, /*->43863*/ // 2 children in Scope
/*43858*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43860*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 R600_Reg128:v4f32:$src0) - Complexity = 3
                  // Dst: R600_Reg128:v4i32:$src0
/*43863*/       /*Scope*/ 5, /*->43869*/
/*43864*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43866*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 VReg_128:v4f32:$src0) - Complexity = 3
                  // Dst: VReg_128:v4i32:$src0
/*43869*/       0, /*End of Scope*/
/*43870*/     /*Scope*/ 16, /*->43887*/
/*43871*/       OPC_CheckChild0Type, MVT::v8f32,
/*43873*/       OPC_CheckType, MVT::v8i32,
/*43875*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43877*/       OPC_Scope, 3, /*->43882*/ // 2 children in Scope
/*43879*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 SReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: SReg_256:v8i32:$src0
/*43882*/       /*Scope*/ 3, /*->43886*/
/*43883*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 VReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: VReg_256:v8i32:$src0
/*43886*/       0, /*End of Scope*/
/*43887*/     /*Scope*/ 16, /*->43904*/
/*43888*/       OPC_CheckChild0Type, MVT::v32i8,
/*43890*/       OPC_CheckType, MVT::v8i32,
/*43892*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43894*/       OPC_Scope, 3, /*->43899*/ // 2 children in Scope
/*43896*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 SReg_256:v32i8:$src0) - Complexity = 3
                  // Dst: SReg_256:v8i32:$src0
/*43899*/       /*Scope*/ 3, /*->43903*/
/*43900*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 VReg_256:v32i8:$src0) - Complexity = 3
                  // Dst: VReg_256:v8i32:$src0
/*43903*/       0, /*End of Scope*/
/*43904*/     /*Scope*/ 32, /*->43937*/
/*43905*/       OPC_CheckChild0Type, MVT::v8i32,
/*43907*/       OPC_SwitchType /*2 cases */, 12, MVT::v32i8,// ->43922
/*43910*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43912*/         OPC_Scope, 3, /*->43917*/ // 2 children in Scope
/*43914*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v32i8 SReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: SReg_256:v32i8:$src0
/*43917*/         /*Scope*/ 3, /*->43921*/
/*43918*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v32i8 VReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: VReg_256:v32i8:$src0
/*43921*/         0, /*End of Scope*/
/*43922*/       /*SwitchType*/ 12, MVT::v8f32,// ->43936
/*43924*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43926*/         OPC_Scope, 3, /*->43931*/ // 2 children in Scope
/*43928*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v8f32 SReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: SReg_256:v8f32:$src0
/*43931*/         /*Scope*/ 3, /*->43935*/
/*43932*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v8f32 VReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: VReg_256:v8f32:$src0
/*43935*/         0, /*End of Scope*/
/*43936*/       0, // EndSwitchType
/*43937*/     /*Scope*/ 9, /*->43947*/
/*43938*/       OPC_CheckChild0Type, MVT::v16f32,
/*43940*/       OPC_CheckType, MVT::v16i32,
/*43942*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43944*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i32 VReg_512:v16f32:$src0) - Complexity = 3
                // Dst: VReg_512:v16i32:$src0
/*43947*/     /*Scope*/ 18, /*->43966*/
/*43948*/       OPC_CheckChild0Type, MVT::v4i32,
/*43950*/       OPC_CheckType, MVT::v4f32,
/*43952*/       OPC_Scope, 5, /*->43959*/ // 2 children in Scope
/*43954*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43956*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 R600_Reg128:v4i32:$src0) - Complexity = 3
                  // Dst: R600_Reg128:v4f32:$src0
/*43959*/       /*Scope*/ 5, /*->43965*/
/*43960*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43962*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 VReg_128:v4i32:$src0) - Complexity = 3
                  // Dst: VReg_128:v4f32:$src0
/*43965*/       0, /*End of Scope*/
/*43966*/     /*Scope*/ 9, /*->43976*/
/*43967*/       OPC_CheckChild0Type, MVT::v16i32,
/*43969*/       OPC_CheckType, MVT::v16f32,
/*43971*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43973*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16f32 VReg_512:v16i32:$src0) - Complexity = 3
                // Dst: VReg_512:v16f32:$src0
/*43976*/     0, /*End of Scope*/
/*43977*/   /*SwitchOpcode*/ 8, TARGET_VAL(AMDGPUISD::DWORDADDR),// ->43988
/*43980*/     OPC_RecordChild0, // #0 = $addr
/*43981*/     OPC_CheckType, MVT::i32,
/*43983*/     OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43985*/     OPC_CompleteMatch, 1, 0, 
              // Src: (AMDGPUdwordaddr:i32 R600_Reg32:i32:$addr) - Complexity = 3
              // Dst: R600_Reg32:i32:$addr
/*43988*/   /*SwitchOpcode*/ 120, TARGET_VAL(ISD::SUB),// ->44111
/*43991*/     OPC_RecordChild0, // #0 = $src0
/*43992*/     OPC_RecordChild1, // #1 = $src1
/*43993*/     OPC_CheckType, MVT::i32,
/*43995*/     OPC_Scope, 101, /*->44098*/ // 2 children in Scope
/*43997*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43999*/       OPC_EmitInteger, MVT::i32, 0, 
/*44002*/       OPC_EmitInteger, MVT::i32, 0, 
/*44005*/       OPC_EmitInteger, MVT::i32, 1, 
/*44008*/       OPC_EmitInteger, MVT::i32, 0, 
/*44011*/       OPC_EmitInteger, MVT::i32, 0, 
/*44014*/       OPC_EmitInteger, MVT::i32, 0, 
/*44017*/       OPC_EmitInteger, MVT::i32, 0, 
/*44020*/       OPC_EmitInteger, MVT::i32, 0, 
/*44023*/       OPC_EmitInteger, MVT::i32, 0, 
/*44026*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44038*/       OPC_EmitInteger, MVT::i32, 0, 
/*44041*/       OPC_EmitInteger, MVT::i32, 0, 
/*44044*/       OPC_EmitInteger, MVT::i32, 0, 
/*44047*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44059*/       OPC_EmitInteger, MVT::i32, 1, 
/*44062*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44065*/       OPC_EmitInteger, MVT::i32, 0, 
/*44068*/       OPC_EmitInteger, MVT::i32, 0, 
/*44071*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SUB_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (sub:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (SUB_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44098*/     /*Scope*/ 11, /*->44110*/
/*44099*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44101*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SUB_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (sub:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                // Dst: (S_SUB_I32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*44110*/     0, /*End of Scope*/
/*44111*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::SMAX),// ->44234
/*44114*/     OPC_RecordChild0, // #0 = $src0
/*44115*/     OPC_RecordChild1, // #1 = $src1
/*44116*/     OPC_CheckType, MVT::i32,
/*44118*/     OPC_Scope, 101, /*->44221*/ // 2 children in Scope
/*44120*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*44122*/       OPC_EmitInteger, MVT::i32, 0, 
/*44125*/       OPC_EmitInteger, MVT::i32, 0, 
/*44128*/       OPC_EmitInteger, MVT::i32, 1, 
/*44131*/       OPC_EmitInteger, MVT::i32, 0, 
/*44134*/       OPC_EmitInteger, MVT::i32, 0, 
/*44137*/       OPC_EmitInteger, MVT::i32, 0, 
/*44140*/       OPC_EmitInteger, MVT::i32, 0, 
/*44143*/       OPC_EmitInteger, MVT::i32, 0, 
/*44146*/       OPC_EmitInteger, MVT::i32, 0, 
/*44149*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44161*/       OPC_EmitInteger, MVT::i32, 0, 
/*44164*/       OPC_EmitInteger, MVT::i32, 0, 
/*44167*/       OPC_EmitInteger, MVT::i32, 0, 
/*44170*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44182*/       OPC_EmitInteger, MVT::i32, 1, 
/*44185*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44188*/       OPC_EmitInteger, MVT::i32, 0, 
/*44191*/       OPC_EmitInteger, MVT::i32, 0, 
/*44194*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUsmax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MAX_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44221*/     /*Scope*/ 11, /*->44233*/
/*44222*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44224*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MAX_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUsmax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (S_MAX_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*44233*/     0, /*End of Scope*/
/*44234*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::SMIN),// ->44357
/*44237*/     OPC_RecordChild0, // #0 = $src0
/*44238*/     OPC_RecordChild1, // #1 = $src1
/*44239*/     OPC_CheckType, MVT::i32,
/*44241*/     OPC_Scope, 101, /*->44344*/ // 2 children in Scope
/*44243*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*44245*/       OPC_EmitInteger, MVT::i32, 0, 
/*44248*/       OPC_EmitInteger, MVT::i32, 0, 
/*44251*/       OPC_EmitInteger, MVT::i32, 1, 
/*44254*/       OPC_EmitInteger, MVT::i32, 0, 
/*44257*/       OPC_EmitInteger, MVT::i32, 0, 
/*44260*/       OPC_EmitInteger, MVT::i32, 0, 
/*44263*/       OPC_EmitInteger, MVT::i32, 0, 
/*44266*/       OPC_EmitInteger, MVT::i32, 0, 
/*44269*/       OPC_EmitInteger, MVT::i32, 0, 
/*44272*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44284*/       OPC_EmitInteger, MVT::i32, 0, 
/*44287*/       OPC_EmitInteger, MVT::i32, 0, 
/*44290*/       OPC_EmitInteger, MVT::i32, 0, 
/*44293*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44305*/       OPC_EmitInteger, MVT::i32, 1, 
/*44308*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44311*/       OPC_EmitInteger, MVT::i32, 0, 
/*44314*/       OPC_EmitInteger, MVT::i32, 0, 
/*44317*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUsmin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MIN_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44344*/     /*Scope*/ 11, /*->44356*/
/*44345*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44347*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MIN_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUsmin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (S_MIN_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*44356*/     0, /*End of Scope*/
/*44357*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::UMAX),// ->44480
/*44360*/     OPC_RecordChild0, // #0 = $src0
/*44361*/     OPC_RecordChild1, // #1 = $src1
/*44362*/     OPC_CheckType, MVT::i32,
/*44364*/     OPC_Scope, 101, /*->44467*/ // 2 children in Scope
/*44366*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*44368*/       OPC_EmitInteger, MVT::i32, 0, 
/*44371*/       OPC_EmitInteger, MVT::i32, 0, 
/*44374*/       OPC_EmitInteger, MVT::i32, 1, 
/*44377*/       OPC_EmitInteger, MVT::i32, 0, 
/*44380*/       OPC_EmitInteger, MVT::i32, 0, 
/*44383*/       OPC_EmitInteger, MVT::i32, 0, 
/*44386*/       OPC_EmitInteger, MVT::i32, 0, 
/*44389*/       OPC_EmitInteger, MVT::i32, 0, 
/*44392*/       OPC_EmitInteger, MVT::i32, 0, 
/*44395*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44407*/       OPC_EmitInteger, MVT::i32, 0, 
/*44410*/       OPC_EmitInteger, MVT::i32, 0, 
/*44413*/       OPC_EmitInteger, MVT::i32, 0, 
/*44416*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44428*/       OPC_EmitInteger, MVT::i32, 1, 
/*44431*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44434*/       OPC_EmitInteger, MVT::i32, 0, 
/*44437*/       OPC_EmitInteger, MVT::i32, 0, 
/*44440*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX_UINT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUumax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MAX_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44467*/     /*Scope*/ 11, /*->44479*/
/*44468*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44470*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MAX_U32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUumax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (S_MAX_U32:i32 i32:i32:$src0, i32:i32:$src1)
/*44479*/     0, /*End of Scope*/
/*44480*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::UMIN),// ->44603
/*44483*/     OPC_RecordChild0, // #0 = $src0
/*44484*/     OPC_RecordChild1, // #1 = $src1
/*44485*/     OPC_CheckType, MVT::i32,
/*44487*/     OPC_Scope, 101, /*->44590*/ // 2 children in Scope
/*44489*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*44491*/       OPC_EmitInteger, MVT::i32, 0, 
/*44494*/       OPC_EmitInteger, MVT::i32, 0, 
/*44497*/       OPC_EmitInteger, MVT::i32, 1, 
/*44500*/       OPC_EmitInteger, MVT::i32, 0, 
/*44503*/       OPC_EmitInteger, MVT::i32, 0, 
/*44506*/       OPC_EmitInteger, MVT::i32, 0, 
/*44509*/       OPC_EmitInteger, MVT::i32, 0, 
/*44512*/       OPC_EmitInteger, MVT::i32, 0, 
/*44515*/       OPC_EmitInteger, MVT::i32, 0, 
/*44518*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44530*/       OPC_EmitInteger, MVT::i32, 0, 
/*44533*/       OPC_EmitInteger, MVT::i32, 0, 
/*44536*/       OPC_EmitInteger, MVT::i32, 0, 
/*44539*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44551*/       OPC_EmitInteger, MVT::i32, 1, 
/*44554*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44557*/       OPC_EmitInteger, MVT::i32, 0, 
/*44560*/       OPC_EmitInteger, MVT::i32, 0, 
/*44563*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN_UINT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUumin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MIN_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44590*/     /*Scope*/ 11, /*->44602*/
/*44591*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44593*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MIN_U32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUumin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (S_MIN_U32:i32 i32:i32:$src0, i32:i32:$src1)
/*44602*/     0, /*End of Scope*/
/*44603*/   /*SwitchOpcode*/ 100|128,2/*356*/, TARGET_VAL(ISD::FP_TO_SINT),// ->44963
/*44607*/     OPC_Scope, 81|128,1/*209*/, /*->44819*/ // 3 children in Scope
/*44610*/       OPC_RecordChild0, // #0 = $src0
/*44611*/       OPC_CheckChild0Type, MVT::f32,
/*44613*/       OPC_CheckType, MVT::i32,
/*44615*/       OPC_Scope, 67, /*->44684*/ // 2 children in Scope
/*44617*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*44619*/         OPC_EmitInteger, MVT::i32, 1, 
/*44622*/         OPC_EmitInteger, MVT::i32, 0, 
/*44625*/         OPC_EmitInteger, MVT::i32, 0, 
/*44628*/         OPC_EmitInteger, MVT::i32, 0, 
/*44631*/         OPC_EmitInteger, MVT::i32, 0, 
/*44634*/         OPC_EmitInteger, MVT::i32, 0, 
/*44637*/         OPC_EmitInteger, MVT::i32, 0, 
/*44640*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44652*/         OPC_EmitInteger, MVT::i32, 1, 
/*44655*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44658*/         OPC_EmitInteger, MVT::i32, 0, 
/*44661*/         OPC_EmitInteger, MVT::i32, 0, 
/*44664*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_INT_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fp_to_sint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_INT_r600:i32 R600_Reg32:f32:$src0)
/*44684*/       /*Scope*/ 4|128,1/*132*/, /*->44818*/
/*44686*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*44688*/         OPC_EmitInteger, MVT::i32, 1, 
/*44691*/         OPC_EmitInteger, MVT::i32, 0, 
/*44694*/         OPC_EmitInteger, MVT::i32, 0, 
/*44697*/         OPC_EmitInteger, MVT::i32, 0, 
/*44700*/         OPC_EmitInteger, MVT::i32, 1, 
/*44703*/         OPC_EmitInteger, MVT::i32, 0, 
/*44706*/         OPC_EmitInteger, MVT::i32, 0, 
/*44709*/         OPC_EmitInteger, MVT::i32, 0, 
/*44712*/         OPC_EmitInteger, MVT::i32, 0, 
/*44715*/         OPC_EmitInteger, MVT::i32, 0, 
/*44718*/         OPC_EmitInteger, MVT::i32, 0, 
/*44721*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44733*/         OPC_EmitInteger, MVT::i32, 1, 
/*44736*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44739*/         OPC_EmitInteger, MVT::i32, 0, 
/*44742*/         OPC_EmitInteger, MVT::i32, 0, 
/*44745*/         OPC_EmitNode, TARGET_VAL(AMDGPU::TRUNC), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*44765*/         OPC_EmitInteger, MVT::i32, 0, 
/*44768*/         OPC_EmitInteger, MVT::i32, 0, 
/*44771*/         OPC_EmitInteger, MVT::i32, 0, 
/*44774*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44786*/         OPC_EmitInteger, MVT::i32, 1, 
/*44789*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44792*/         OPC_EmitInteger, MVT::i32, 0, 
/*44795*/         OPC_EmitInteger, MVT::i32, 0, 
/*44798*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_INT_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                  // Src: (fp_to_sint:i32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_INT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*44818*/       0, /*End of Scope*/
/*44819*/     /*Scope*/ 102, /*->44922*/
/*44820*/       OPC_MoveChild, 0,
/*44822*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*44825*/       OPC_Scope, 71, /*->44898*/ // 2 children in Scope
/*44827*/         OPC_MoveChild, 0,
/*44829*/         OPC_CheckOpcode, TARGET_VAL(ISD::FADD),
/*44832*/         OPC_Scope, 31, /*->44865*/ // 2 children in Scope
/*44834*/           OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*44835*/           OPC_MoveChild, 1,
/*44837*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*44840*/           OPC_CheckPredicate, 99, // Predicate_FP_HALF
/*44842*/           OPC_MoveParent,
/*44843*/           OPC_MoveParent,
/*44844*/           OPC_CheckType, MVT::f32,
/*44846*/           OPC_MoveParent,
/*44847*/           OPC_CheckPredicate, 100, // Predicate_cvt_rpi_i32_f32
/*44849*/           OPC_CheckType, MVT::i32,
/*44851*/           OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44854*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_RPI_I32_F32_e64), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 (fadd:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (fpimm:f32)<<P:Predicate_FP_HALF>>)))<<P:Predicate_cvt_rpi_i32_f32>> - Complexity = -971
                    // Dst: (V_CVT_RPI_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44865*/         /*Scope*/ 31, /*->44897*/
/*44866*/           OPC_MoveChild, 0,
/*44868*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*44871*/           OPC_CheckPredicate, 99, // Predicate_FP_HALF
/*44873*/           OPC_MoveParent,
/*44874*/           OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*44875*/           OPC_MoveParent,
/*44876*/           OPC_CheckType, MVT::f32,
/*44878*/           OPC_MoveParent,
/*44879*/           OPC_CheckPredicate, 100, // Predicate_cvt_rpi_i32_f32
/*44881*/           OPC_CheckType, MVT::i32,
/*44883*/           OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44886*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_RPI_I32_F32_e64), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 (fadd:f32 (fpimm:f32)<<P:Predicate_FP_HALF>>, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod))))<<P:Predicate_cvt_rpi_i32_f32>> - Complexity = -971
                    // Dst: (V_CVT_RPI_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44897*/         0, /*End of Scope*/
/*44898*/       /*Scope*/ 22, /*->44921*/
/*44899*/         OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*44900*/         OPC_CheckType, MVT::f32,
/*44902*/         OPC_MoveParent,
/*44903*/         OPC_CheckPredicate, 101, // Predicate_cvt_flr_i32_f32
/*44905*/         OPC_CheckType, MVT::i32,
/*44907*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44910*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_FLR_I32_F32_e64), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i32 (ffloor:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)))<<P:Predicate_cvt_flr_i32_f32>> - Complexity = -978
                  // Dst: (V_CVT_FLR_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44921*/       0, /*End of Scope*/
/*44922*/     /*Scope*/ 39, /*->44962*/
/*44923*/       OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*44924*/       OPC_CheckType, MVT::i32,
/*44926*/       OPC_Scope, 16, /*->44944*/ // 2 children in Scope
/*44928*/         OPC_CheckChild0Type, MVT::f64,
/*44930*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44933*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_I32_F64_e64), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_I32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44944*/       /*Scope*/ 16, /*->44961*/
/*44945*/         OPC_CheckChild0Type, MVT::f32,
/*44947*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44950*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_I32_F32_e64), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44961*/       0, /*End of Scope*/
/*44962*/     0, /*End of Scope*/
/*44963*/   /*SwitchOpcode*/ 117|128,1/*245*/, TARGET_VAL(ISD::FP_TO_UINT),// ->45212
/*44967*/     OPC_RecordChild0, // #0 = $src0
/*44968*/     OPC_CheckType, MVT::i32,
/*44970*/     OPC_Scope, 93|128,1/*221*/, /*->45194*/ // 2 children in Scope
/*44973*/       OPC_CheckChild0Type, MVT::f32,
/*44975*/       OPC_Scope, 67, /*->45044*/ // 3 children in Scope
/*44977*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*44979*/         OPC_EmitInteger, MVT::i32, 1, 
/*44982*/         OPC_EmitInteger, MVT::i32, 0, 
/*44985*/         OPC_EmitInteger, MVT::i32, 0, 
/*44988*/         OPC_EmitInteger, MVT::i32, 0, 
/*44991*/         OPC_EmitInteger, MVT::i32, 0, 
/*44994*/         OPC_EmitInteger, MVT::i32, 0, 
/*44997*/         OPC_EmitInteger, MVT::i32, 0, 
/*45000*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45012*/         OPC_EmitInteger, MVT::i32, 1, 
/*45015*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45018*/         OPC_EmitInteger, MVT::i32, 0, 
/*45021*/         OPC_EmitInteger, MVT::i32, 0, 
/*45024*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_UINT_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fp_to_uint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_UINT_r600:i32 R600_Reg32:f32:$src0)
/*45044*/       /*Scope*/ 4|128,1/*132*/, /*->45178*/
/*45046*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*45048*/         OPC_EmitInteger, MVT::i32, 1, 
/*45051*/         OPC_EmitInteger, MVT::i32, 0, 
/*45054*/         OPC_EmitInteger, MVT::i32, 0, 
/*45057*/         OPC_EmitInteger, MVT::i32, 0, 
/*45060*/         OPC_EmitInteger, MVT::i32, 1, 
/*45063*/         OPC_EmitInteger, MVT::i32, 0, 
/*45066*/         OPC_EmitInteger, MVT::i32, 0, 
/*45069*/         OPC_EmitInteger, MVT::i32, 0, 
/*45072*/         OPC_EmitInteger, MVT::i32, 0, 
/*45075*/         OPC_EmitInteger, MVT::i32, 0, 
/*45078*/         OPC_EmitInteger, MVT::i32, 0, 
/*45081*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45093*/         OPC_EmitInteger, MVT::i32, 1, 
/*45096*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45099*/         OPC_EmitInteger, MVT::i32, 0, 
/*45102*/         OPC_EmitInteger, MVT::i32, 0, 
/*45105*/         OPC_EmitNode, TARGET_VAL(AMDGPU::TRUNC), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*45125*/         OPC_EmitInteger, MVT::i32, 0, 
/*45128*/         OPC_EmitInteger, MVT::i32, 0, 
/*45131*/         OPC_EmitInteger, MVT::i32, 0, 
/*45134*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45146*/         OPC_EmitInteger, MVT::i32, 1, 
/*45149*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45152*/         OPC_EmitInteger, MVT::i32, 0, 
/*45155*/         OPC_EmitInteger, MVT::i32, 0, 
/*45158*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                  // Src: (fp_to_uint:i32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_UINT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*45178*/       /*Scope*/ 14, /*->45193*/
/*45179*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*45182*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e64), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_uint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_U32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*45193*/       0, /*End of Scope*/
/*45194*/     /*Scope*/ 16, /*->45211*/
/*45195*/       OPC_CheckChild0Type, MVT::f64,
/*45197*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*45200*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_U32_F64_e64), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fp_to_uint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CVT_U32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*45211*/     0, /*End of Scope*/
/*45212*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(ISD::MULHS),// ->45540
/*45216*/     OPC_RecordChild0, // #0 = $src0
/*45217*/     OPC_RecordChild1, // #1 = $src1
/*45218*/     OPC_CheckType, MVT::i32,
/*45220*/     OPC_Scope, 101, /*->45323*/ // 4 children in Scope
/*45222*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*45224*/       OPC_EmitInteger, MVT::i32, 0, 
/*45227*/       OPC_EmitInteger, MVT::i32, 0, 
/*45230*/       OPC_EmitInteger, MVT::i32, 1, 
/*45233*/       OPC_EmitInteger, MVT::i32, 0, 
/*45236*/       OPC_EmitInteger, MVT::i32, 0, 
/*45239*/       OPC_EmitInteger, MVT::i32, 0, 
/*45242*/       OPC_EmitInteger, MVT::i32, 0, 
/*45245*/       OPC_EmitInteger, MVT::i32, 0, 
/*45248*/       OPC_EmitInteger, MVT::i32, 0, 
/*45251*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45263*/       OPC_EmitInteger, MVT::i32, 0, 
/*45266*/       OPC_EmitInteger, MVT::i32, 0, 
/*45269*/       OPC_EmitInteger, MVT::i32, 0, 
/*45272*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45284*/       OPC_EmitInteger, MVT::i32, 1, 
/*45287*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45290*/       OPC_EmitInteger, MVT::i32, 0, 
/*45293*/       OPC_EmitInteger, MVT::i32, 0, 
/*45296*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*45323*/     /*Scope*/ 101, /*->45425*/
/*45324*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*45326*/       OPC_EmitInteger, MVT::i32, 0, 
/*45329*/       OPC_EmitInteger, MVT::i32, 0, 
/*45332*/       OPC_EmitInteger, MVT::i32, 1, 
/*45335*/       OPC_EmitInteger, MVT::i32, 0, 
/*45338*/       OPC_EmitInteger, MVT::i32, 0, 
/*45341*/       OPC_EmitInteger, MVT::i32, 0, 
/*45344*/       OPC_EmitInteger, MVT::i32, 0, 
/*45347*/       OPC_EmitInteger, MVT::i32, 0, 
/*45350*/       OPC_EmitInteger, MVT::i32, 0, 
/*45353*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45365*/       OPC_EmitInteger, MVT::i32, 0, 
/*45368*/       OPC_EmitInteger, MVT::i32, 0, 
/*45371*/       OPC_EmitInteger, MVT::i32, 0, 
/*45374*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45386*/       OPC_EmitInteger, MVT::i32, 1, 
/*45389*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45392*/       OPC_EmitInteger, MVT::i32, 0, 
/*45395*/       OPC_EmitInteger, MVT::i32, 0, 
/*45398*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*45425*/     /*Scope*/ 101, /*->45527*/
/*45426*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*45428*/       OPC_EmitInteger, MVT::i32, 0, 
/*45431*/       OPC_EmitInteger, MVT::i32, 0, 
/*45434*/       OPC_EmitInteger, MVT::i32, 1, 
/*45437*/       OPC_EmitInteger, MVT::i32, 0, 
/*45440*/       OPC_EmitInteger, MVT::i32, 0, 
/*45443*/       OPC_EmitInteger, MVT::i32, 0, 
/*45446*/       OPC_EmitInteger, MVT::i32, 0, 
/*45449*/       OPC_EmitInteger, MVT::i32, 0, 
/*45452*/       OPC_EmitInteger, MVT::i32, 0, 
/*45455*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45467*/       OPC_EmitInteger, MVT::i32, 0, 
/*45470*/       OPC_EmitInteger, MVT::i32, 0, 
/*45473*/       OPC_EmitInteger, MVT::i32, 0, 
/*45476*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45488*/       OPC_EmitInteger, MVT::i32, 1, 
/*45491*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45494*/       OPC_EmitInteger, MVT::i32, 0, 
/*45497*/       OPC_EmitInteger, MVT::i32, 0, 
/*45500*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_INT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*45527*/     /*Scope*/ 11, /*->45539*/
/*45528*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*45530*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_HI_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhs:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_MUL_HI_I32:i32 ?:i32:$src0, ?:i32:$src1)
/*45539*/     0, /*End of Scope*/
/*45540*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(ISD::MULHU),// ->45868
/*45544*/     OPC_RecordChild0, // #0 = $src0
/*45545*/     OPC_RecordChild1, // #1 = $src1
/*45546*/     OPC_CheckType, MVT::i32,
/*45548*/     OPC_Scope, 101, /*->45651*/ // 4 children in Scope
/*45550*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*45552*/       OPC_EmitInteger, MVT::i32, 0, 
/*45555*/       OPC_EmitInteger, MVT::i32, 0, 
/*45558*/       OPC_EmitInteger, MVT::i32, 1, 
/*45561*/       OPC_EmitInteger, MVT::i32, 0, 
/*45564*/       OPC_EmitInteger, MVT::i32, 0, 
/*45567*/       OPC_EmitInteger, MVT::i32, 0, 
/*45570*/       OPC_EmitInteger, MVT::i32, 0, 
/*45573*/       OPC_EmitInteger, MVT::i32, 0, 
/*45576*/       OPC_EmitInteger, MVT::i32, 0, 
/*45579*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45591*/       OPC_EmitInteger, MVT::i32, 0, 
/*45594*/       OPC_EmitInteger, MVT::i32, 0, 
/*45597*/       OPC_EmitInteger, MVT::i32, 0, 
/*45600*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45612*/       OPC_EmitInteger, MVT::i32, 1, 
/*45615*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45618*/       OPC_EmitInteger, MVT::i32, 0, 
/*45621*/       OPC_EmitInteger, MVT::i32, 0, 
/*45624*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*45651*/     /*Scope*/ 101, /*->45753*/
/*45652*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*45654*/       OPC_EmitInteger, MVT::i32, 0, 
/*45657*/       OPC_EmitInteger, MVT::i32, 0, 
/*45660*/       OPC_EmitInteger, MVT::i32, 1, 
/*45663*/       OPC_EmitInteger, MVT::i32, 0, 
/*45666*/       OPC_EmitInteger, MVT::i32, 0, 
/*45669*/       OPC_EmitInteger, MVT::i32, 0, 
/*45672*/       OPC_EmitInteger, MVT::i32, 0, 
/*45675*/       OPC_EmitInteger, MVT::i32, 0, 
/*45678*/       OPC_EmitInteger, MVT::i32, 0, 
/*45681*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45693*/       OPC_EmitInteger, MVT::i32, 0, 
/*45696*/       OPC_EmitInteger, MVT::i32, 0, 
/*45699*/       OPC_EmitInteger, MVT::i32, 0, 
/*45702*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45714*/       OPC_EmitInteger, MVT::i32, 1, 
/*45717*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45720*/       OPC_EmitInteger, MVT::i32, 0, 
/*45723*/       OPC_EmitInteger, MVT::i32, 0, 
/*45726*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*45753*/     /*Scope*/ 101, /*->45855*/
/*45754*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*45756*/       OPC_EmitInteger, MVT::i32, 0, 
/*45759*/       OPC_EmitInteger, MVT::i32, 0, 
/*45762*/       OPC_EmitInteger, MVT::i32, 1, 
/*45765*/       OPC_EmitInteger, MVT::i32, 0, 
/*45768*/       OPC_EmitInteger, MVT::i32, 0, 
/*45771*/       OPC_EmitInteger, MVT::i32, 0, 
/*45774*/       OPC_EmitInteger, MVT::i32, 0, 
/*45777*/       OPC_EmitInteger, MVT::i32, 0, 
/*45780*/       OPC_EmitInteger, MVT::i32, 0, 
/*45783*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45795*/       OPC_EmitInteger, MVT::i32, 0, 
/*45798*/       OPC_EmitInteger, MVT::i32, 0, 
/*45801*/       OPC_EmitInteger, MVT::i32, 0, 
/*45804*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45816*/       OPC_EmitInteger, MVT::i32, 1, 
/*45819*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45822*/       OPC_EmitInteger, MVT::i32, 0, 
/*45825*/       OPC_EmitInteger, MVT::i32, 0, 
/*45828*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_UINT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*45855*/     /*Scope*/ 11, /*->45867*/
/*45856*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*45858*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_HI_U32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhu:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_MUL_HI_U32:i32 ?:i32:$src0, ?:i32:$src1)
/*45867*/     0, /*End of Scope*/
/*45868*/   /*SwitchOpcode*/ 113|128,3/*497*/, TARGET_VAL(AMDGPUISD::URECIP),// ->46369
/*45872*/     OPC_RecordChild0, // #0 = $src0
/*45873*/     OPC_CheckType, MVT::i32,
/*45875*/     OPC_Scope, 67, /*->45944*/ // 4 children in Scope
/*45877*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*45879*/       OPC_EmitInteger, MVT::i32, 1, 
/*45882*/       OPC_EmitInteger, MVT::i32, 0, 
/*45885*/       OPC_EmitInteger, MVT::i32, 0, 
/*45888*/       OPC_EmitInteger, MVT::i32, 0, 
/*45891*/       OPC_EmitInteger, MVT::i32, 0, 
/*45894*/       OPC_EmitInteger, MVT::i32, 0, 
/*45897*/       OPC_EmitInteger, MVT::i32, 0, 
/*45900*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45912*/       OPC_EmitInteger, MVT::i32, 1, 
/*45915*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45918*/       OPC_EmitInteger, MVT::i32, 0, 
/*45921*/       OPC_EmitInteger, MVT::i32, 0, 
/*45924*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_r600:i32 R600_Reg32:i32:$src0)
/*45944*/     /*Scope*/ 67, /*->46012*/
/*45945*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*45947*/       OPC_EmitInteger, MVT::i32, 1, 
/*45950*/       OPC_EmitInteger, MVT::i32, 0, 
/*45953*/       OPC_EmitInteger, MVT::i32, 0, 
/*45956*/       OPC_EmitInteger, MVT::i32, 0, 
/*45959*/       OPC_EmitInteger, MVT::i32, 0, 
/*45962*/       OPC_EmitInteger, MVT::i32, 0, 
/*45965*/       OPC_EmitInteger, MVT::i32, 0, 
/*45968*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45980*/       OPC_EmitInteger, MVT::i32, 1, 
/*45983*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45986*/       OPC_EmitInteger, MVT::i32, 0, 
/*45989*/       OPC_EmitInteger, MVT::i32, 0, 
/*45992*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_eg:i32 R600_Reg32:i32:$src0)
/*46012*/     /*Scope*/ 42, /*->46055*/
/*46013*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46015*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*46022*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*46030*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_RCP_IFLAG_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3
/*46038*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MUL_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3,  // Results = #4
/*46047*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (V_CVT_U32_F32_e32:i32 (V_MUL_F32_e32:i32 1333788672:i32, (V_RCP_IFLAG_F32_e32:i32 (V_CVT_F32_U32_e32:i32 ?:i32:$src0))))
/*46055*/     /*Scope*/ 55|128,2/*311*/, /*->46368*/
/*46057*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*46059*/       OPC_EmitInteger, MVT::i32, 1, 
/*46062*/       OPC_EmitInteger, MVT::i32, 0, 
/*46065*/       OPC_EmitInteger, MVT::i32, 0, 
/*46068*/       OPC_EmitInteger, MVT::i32, 0, 
/*46071*/       OPC_EmitInteger, MVT::i32, 0, 
/*46074*/       OPC_EmitInteger, MVT::i32, 0, 
/*46077*/       OPC_EmitInteger, MVT::i32, 1, 
/*46080*/       OPC_EmitInteger, MVT::i32, 0, 
/*46083*/       OPC_EmitInteger, MVT::i32, 0, 
/*46086*/       OPC_EmitInteger, MVT::i32, 0, 
/*46089*/       OPC_EmitInteger, MVT::i32, 1, 
/*46092*/       OPC_EmitInteger, MVT::i32, 0, 
/*46095*/       OPC_EmitInteger, MVT::i32, 0, 
/*46098*/       OPC_EmitInteger, MVT::i32, 0, 
/*46101*/       OPC_EmitInteger, MVT::i32, 1, 
/*46104*/       OPC_EmitInteger, MVT::i32, 0, 
/*46107*/       OPC_EmitInteger, MVT::i32, 0, 
/*46110*/       OPC_EmitInteger, MVT::i32, 0, 
/*46113*/       OPC_EmitInteger, MVT::i32, 0, 
/*46116*/       OPC_EmitInteger, MVT::i32, 0, 
/*46119*/       OPC_EmitInteger, MVT::i32, 0, 
/*46122*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46134*/       OPC_EmitInteger, MVT::i32, 1, 
/*46137*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46140*/       OPC_EmitInteger, MVT::i32, 0, 
/*46143*/       OPC_EmitInteger, MVT::i32, 0, 
/*46146*/       OPC_EmitNode, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 15, 16, 17, 18, 0, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*46166*/       OPC_EmitInteger, MVT::i32, 0, 
/*46169*/       OPC_EmitInteger, MVT::i32, 0, 
/*46172*/       OPC_EmitInteger, MVT::i32, 0, 
/*46175*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46187*/       OPC_EmitInteger, MVT::i32, 1, 
/*46190*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46193*/       OPC_EmitInteger, MVT::i32, 0, 
/*46196*/       OPC_EmitInteger, MVT::i32, 0, 
/*46199*/       OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 27, 28, 29, 30, 31, 32, 33, 34, 35,  // Results = #36
/*46219*/       OPC_EmitInteger, MVT::i32, 0, 
/*46222*/       OPC_EmitInteger, MVT::i32, 0, 
/*46225*/       OPC_EmitInteger, MVT::i32, 0, 
/*46228*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46240*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*46247*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 41,  // Results = #42
/*46255*/       OPC_EmitInteger, MVT::i32, 0, 
/*46258*/       OPC_EmitInteger, MVT::i32, 0, 
/*46261*/       OPC_EmitInteger, MVT::i32, 0, 
/*46264*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46276*/       OPC_EmitInteger, MVT::i32, 1, 
/*46279*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46282*/       OPC_EmitInteger, MVT::i32, 0, 
/*46285*/       OPC_EmitInteger, MVT::i32, 0, 
/*46288*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 36, 37, 38, 39, 40, 42, 43, 44, 45, 46, 47, 48, 49, 50,  // Results = #51
/*46315*/       OPC_EmitInteger, MVT::i32, 0, 
/*46318*/       OPC_EmitInteger, MVT::i32, 0, 
/*46321*/       OPC_EmitInteger, MVT::i32, 0, 
/*46324*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46336*/       OPC_EmitInteger, MVT::i32, 1, 
/*46339*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46342*/       OPC_EmitInteger, MVT::i32, 0, 
/*46345*/       OPC_EmitInteger, MVT::i32, 0, 
/*46348*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 51, 52, 53, 54, 55, 56, 57, 58, 59, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (FLT_TO_UINT_eg:i32 (MUL_IEEE:i32 (RECIP_IEEE_cm:i32 (UINT_TO_FLT_eg:i32 ?:i32:$src0)), (MOV_IMM_I32:i32 1333788672:i32)))
/*46368*/     0, /*End of Scope*/
/*46369*/   /*SwitchOpcode*/ 66|128,2/*322*/, TARGET_VAL(AMDGPUISD::MUL_I24),// ->46695
/*46373*/     OPC_RecordChild0, // #0 = $src0
/*46374*/     OPC_RecordChild1, // #1 = $src1
/*46375*/     OPC_CheckType, MVT::i32,
/*46377*/     OPC_Scope, 101, /*->46480*/ // 4 children in Scope
/*46379*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*46381*/       OPC_EmitInteger, MVT::i32, 0, 
/*46384*/       OPC_EmitInteger, MVT::i32, 0, 
/*46387*/       OPC_EmitInteger, MVT::i32, 1, 
/*46390*/       OPC_EmitInteger, MVT::i32, 0, 
/*46393*/       OPC_EmitInteger, MVT::i32, 0, 
/*46396*/       OPC_EmitInteger, MVT::i32, 0, 
/*46399*/       OPC_EmitInteger, MVT::i32, 0, 
/*46402*/       OPC_EmitInteger, MVT::i32, 0, 
/*46405*/       OPC_EmitInteger, MVT::i32, 0, 
/*46408*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46420*/       OPC_EmitInteger, MVT::i32, 0, 
/*46423*/       OPC_EmitInteger, MVT::i32, 0, 
/*46426*/       OPC_EmitInteger, MVT::i32, 0, 
/*46429*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46441*/       OPC_EmitInteger, MVT::i32, 1, 
/*46444*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46447*/       OPC_EmitInteger, MVT::i32, 0, 
/*46450*/       OPC_EmitInteger, MVT::i32, 0, 
/*46453*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_r600:i32 ?:i32:$src0, ?:i32:$src1)
/*46480*/     /*Scope*/ 101, /*->46582*/
/*46481*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*46483*/       OPC_EmitInteger, MVT::i32, 0, 
/*46486*/       OPC_EmitInteger, MVT::i32, 0, 
/*46489*/       OPC_EmitInteger, MVT::i32, 1, 
/*46492*/       OPC_EmitInteger, MVT::i32, 0, 
/*46495*/       OPC_EmitInteger, MVT::i32, 0, 
/*46498*/       OPC_EmitInteger, MVT::i32, 0, 
/*46501*/       OPC_EmitInteger, MVT::i32, 0, 
/*46504*/       OPC_EmitInteger, MVT::i32, 0, 
/*46507*/       OPC_EmitInteger, MVT::i32, 0, 
/*46510*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46522*/       OPC_EmitInteger, MVT::i32, 0, 
/*46525*/       OPC_EmitInteger, MVT::i32, 0, 
/*46528*/       OPC_EmitInteger, MVT::i32, 0, 
/*46531*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46543*/       OPC_EmitInteger, MVT::i32, 1, 
/*46546*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46549*/       OPC_EmitInteger, MVT::i32, 0, 
/*46552*/       OPC_EmitInteger, MVT::i32, 0, 
/*46555*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_eg:i32 ?:i32:$src0, ?:i32:$src1)
/*46582*/     /*Scope*/ 101, /*->46684*/
/*46583*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*46585*/       OPC_EmitInteger, MVT::i32, 0, 
/*46588*/       OPC_EmitInteger, MVT::i32, 0, 
/*46591*/       OPC_EmitInteger, MVT::i32, 1, 
/*46594*/       OPC_EmitInteger, MVT::i32, 0, 
/*46597*/       OPC_EmitInteger, MVT::i32, 0, 
/*46600*/       OPC_EmitInteger, MVT::i32, 0, 
/*46603*/       OPC_EmitInteger, MVT::i32, 0, 
/*46606*/       OPC_EmitInteger, MVT::i32, 0, 
/*46609*/       OPC_EmitInteger, MVT::i32, 0, 
/*46612*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46624*/       OPC_EmitInteger, MVT::i32, 0, 
/*46627*/       OPC_EmitInteger, MVT::i32, 0, 
/*46630*/       OPC_EmitInteger, MVT::i32, 0, 
/*46633*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46645*/       OPC_EmitInteger, MVT::i32, 1, 
/*46648*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46651*/       OPC_EmitInteger, MVT::i32, 0, 
/*46654*/       OPC_EmitInteger, MVT::i32, 0, 
/*46657*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_INT24_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1)
/*46684*/     /*Scope*/ 9, /*->46694*/
/*46685*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_I32_I24_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_I32_I24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*46694*/     0, /*End of Scope*/
/*46695*/   /*SwitchOpcode*/ 66|128,2/*322*/, TARGET_VAL(AMDGPUISD::MUL_U24),// ->47021
/*46699*/     OPC_RecordChild0, // #0 = $src0
/*46700*/     OPC_RecordChild1, // #1 = $src1
/*46701*/     OPC_CheckType, MVT::i32,
/*46703*/     OPC_Scope, 101, /*->46806*/ // 4 children in Scope
/*46705*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*46707*/       OPC_EmitInteger, MVT::i32, 0, 
/*46710*/       OPC_EmitInteger, MVT::i32, 0, 
/*46713*/       OPC_EmitInteger, MVT::i32, 1, 
/*46716*/       OPC_EmitInteger, MVT::i32, 0, 
/*46719*/       OPC_EmitInteger, MVT::i32, 0, 
/*46722*/       OPC_EmitInteger, MVT::i32, 0, 
/*46725*/       OPC_EmitInteger, MVT::i32, 0, 
/*46728*/       OPC_EmitInteger, MVT::i32, 0, 
/*46731*/       OPC_EmitInteger, MVT::i32, 0, 
/*46734*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46746*/       OPC_EmitInteger, MVT::i32, 0, 
/*46749*/       OPC_EmitInteger, MVT::i32, 0, 
/*46752*/       OPC_EmitInteger, MVT::i32, 0, 
/*46755*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46767*/       OPC_EmitInteger, MVT::i32, 1, 
/*46770*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46773*/       OPC_EmitInteger, MVT::i32, 0, 
/*46776*/       OPC_EmitInteger, MVT::i32, 0, 
/*46779*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_UINT_r600:i32 ?:i32:$src0, ?:i32:$src1)
/*46806*/     /*Scope*/ 101, /*->46908*/
/*46807*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46809*/       OPC_EmitInteger, MVT::i32, 0, 
/*46812*/       OPC_EmitInteger, MVT::i32, 0, 
/*46815*/       OPC_EmitInteger, MVT::i32, 1, 
/*46818*/       OPC_EmitInteger, MVT::i32, 0, 
/*46821*/       OPC_EmitInteger, MVT::i32, 0, 
/*46824*/       OPC_EmitInteger, MVT::i32, 0, 
/*46827*/       OPC_EmitInteger, MVT::i32, 0, 
/*46830*/       OPC_EmitInteger, MVT::i32, 0, 
/*46833*/       OPC_EmitInteger, MVT::i32, 0, 
/*46836*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46848*/       OPC_EmitInteger, MVT::i32, 0, 
/*46851*/       OPC_EmitInteger, MVT::i32, 0, 
/*46854*/       OPC_EmitInteger, MVT::i32, 0, 
/*46857*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46869*/       OPC_EmitInteger, MVT::i32, 1, 
/*46872*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46875*/       OPC_EmitInteger, MVT::i32, 0, 
/*46878*/       OPC_EmitInteger, MVT::i32, 0, 
/*46881*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_UINT24_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*46908*/     /*Scope*/ 101, /*->47010*/
/*46909*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*46911*/       OPC_EmitInteger, MVT::i32, 0, 
/*46914*/       OPC_EmitInteger, MVT::i32, 0, 
/*46917*/       OPC_EmitInteger, MVT::i32, 1, 
/*46920*/       OPC_EmitInteger, MVT::i32, 0, 
/*46923*/       OPC_EmitInteger, MVT::i32, 0, 
/*46926*/       OPC_EmitInteger, MVT::i32, 0, 
/*46929*/       OPC_EmitInteger, MVT::i32, 0, 
/*46932*/       OPC_EmitInteger, MVT::i32, 0, 
/*46935*/       OPC_EmitInteger, MVT::i32, 0, 
/*46938*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46950*/       OPC_EmitInteger, MVT::i32, 0, 
/*46953*/       OPC_EmitInteger, MVT::i32, 0, 
/*46956*/       OPC_EmitInteger, MVT::i32, 0, 
/*46959*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46971*/       OPC_EmitInteger, MVT::i32, 1, 
/*46974*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46977*/       OPC_EmitInteger, MVT::i32, 0, 
/*46980*/       OPC_EmitInteger, MVT::i32, 0, 
/*46983*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_UINT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_UINT_cm:i32 ?:i32:$src0, ?:i32:$src1)
/*47010*/     /*Scope*/ 9, /*->47020*/
/*47011*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_U32_U24_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_U32_U24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*47020*/     0, /*End of Scope*/
/*47021*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::BFE_U32),// ->47144
/*47024*/     OPC_RecordChild0, // #0 = $src0
/*47025*/     OPC_RecordChild1, // #1 = $src1
/*47026*/     OPC_RecordChild2, // #2 = $src2
/*47027*/     OPC_CheckChild2Type, MVT::i32,
/*47029*/     OPC_CheckType, MVT::i32,
/*47031*/     OPC_Scope, 99, /*->47132*/ // 2 children in Scope
/*47033*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47035*/       OPC_EmitInteger, MVT::i32, 0, 
/*47038*/       OPC_EmitInteger, MVT::i32, 0, 
/*47041*/       OPC_EmitInteger, MVT::i32, 0, 
/*47044*/       OPC_EmitInteger, MVT::i32, 0, 
/*47047*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47059*/       OPC_EmitInteger, MVT::i32, 0, 
/*47062*/       OPC_EmitInteger, MVT::i32, 0, 
/*47065*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47077*/       OPC_EmitInteger, MVT::i32, 0, 
/*47080*/       OPC_EmitInteger, MVT::i32, 0, 
/*47083*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47095*/       OPC_EmitInteger, MVT::i32, 1, 
/*47098*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47101*/       OPC_EmitInteger, MVT::i32, 0, 
/*47104*/       OPC_EmitInteger, MVT::i32, 0, 
/*47107*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_UINT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47132*/     /*Scope*/ 10, /*->47143*/
/*47133*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47143*/     0, /*End of Scope*/
/*47144*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::BFE_I32),// ->47267
/*47147*/     OPC_RecordChild0, // #0 = $src0
/*47148*/     OPC_RecordChild1, // #1 = $src1
/*47149*/     OPC_RecordChild2, // #2 = $src2
/*47150*/     OPC_CheckChild2Type, MVT::i32,
/*47152*/     OPC_CheckType, MVT::i32,
/*47154*/     OPC_Scope, 99, /*->47255*/ // 2 children in Scope
/*47156*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47158*/       OPC_EmitInteger, MVT::i32, 0, 
/*47161*/       OPC_EmitInteger, MVT::i32, 0, 
/*47164*/       OPC_EmitInteger, MVT::i32, 0, 
/*47167*/       OPC_EmitInteger, MVT::i32, 0, 
/*47170*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47182*/       OPC_EmitInteger, MVT::i32, 0, 
/*47185*/       OPC_EmitInteger, MVT::i32, 0, 
/*47188*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47200*/       OPC_EmitInteger, MVT::i32, 0, 
/*47203*/       OPC_EmitInteger, MVT::i32, 0, 
/*47206*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47218*/       OPC_EmitInteger, MVT::i32, 1, 
/*47221*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47224*/       OPC_EmitInteger, MVT::i32, 0, 
/*47227*/       OPC_EmitInteger, MVT::i32, 0, 
/*47230*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47255*/     /*Scope*/ 10, /*->47266*/
/*47256*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFE_I32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47266*/     0, /*End of Scope*/
/*47267*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::BFI),// ->47390
/*47270*/     OPC_RecordChild0, // #0 = $src0
/*47271*/     OPC_RecordChild1, // #1 = $src1
/*47272*/     OPC_RecordChild2, // #2 = $src2
/*47273*/     OPC_CheckChild2Type, MVT::i32,
/*47275*/     OPC_CheckType, MVT::i32,
/*47277*/     OPC_Scope, 99, /*->47378*/ // 2 children in Scope
/*47279*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47281*/       OPC_EmitInteger, MVT::i32, 0, 
/*47284*/       OPC_EmitInteger, MVT::i32, 0, 
/*47287*/       OPC_EmitInteger, MVT::i32, 0, 
/*47290*/       OPC_EmitInteger, MVT::i32, 0, 
/*47293*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47305*/       OPC_EmitInteger, MVT::i32, 0, 
/*47308*/       OPC_EmitInteger, MVT::i32, 0, 
/*47311*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47323*/       OPC_EmitInteger, MVT::i32, 0, 
/*47326*/       OPC_EmitInteger, MVT::i32, 0, 
/*47329*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47341*/       OPC_EmitInteger, MVT::i32, 1, 
/*47344*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47347*/       OPC_EmitInteger, MVT::i32, 0, 
/*47350*/       OPC_EmitInteger, MVT::i32, 0, 
/*47353*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFI_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47378*/     /*Scope*/ 10, /*->47389*/
/*47379*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFI_B32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47389*/     0, /*End of Scope*/
/*47390*/   /*SwitchOpcode*/ 102|128,3/*486*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->47880
/*47394*/     OPC_RecordChild0, // #0 = $src
/*47395*/     OPC_MoveChild, 1,
/*47397*/     OPC_Scope, 22|128,1/*150*/, /*->47550*/ // 4 children in Scope
/*47400*/       OPC_CheckValueType, MVT::i1,
/*47402*/       OPC_MoveParent,
/*47403*/       OPC_SwitchType /*2 cases */, 125, MVT::i32,// ->47531
/*47406*/         OPC_Scope, 105, /*->47513*/ // 2 children in Scope
/*47408*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47410*/           OPC_EmitInteger, MVT::i32, 0, 
/*47413*/           OPC_EmitInteger, MVT::i32, 0, 
/*47416*/           OPC_EmitInteger, MVT::i32, 0, 
/*47419*/           OPC_EmitInteger, MVT::i32, 0, 
/*47422*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47434*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*47437*/           OPC_EmitInteger, MVT::i32, 0, 
/*47440*/           OPC_EmitInteger, MVT::i32, 0, 
/*47443*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47455*/           OPC_EmitRegister, MVT::i32, AMDGPU::ONE_INT,
/*47458*/           OPC_EmitInteger, MVT::i32, 0, 
/*47461*/           OPC_EmitInteger, MVT::i32, 0, 
/*47464*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47476*/           OPC_EmitInteger, MVT::i32, 1, 
/*47479*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47482*/           OPC_EmitInteger, MVT::i32, 0, 
/*47485*/           OPC_EmitInteger, MVT::i32, 0, 
/*47488*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, ONE_INT:i32)
/*47513*/         /*Scope*/ 16, /*->47530*/
/*47514*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47516*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*47521*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (S_BFE_I32:i32 i32:i32:$src, 65536:i32)
/*47530*/         0, /*End of Scope*/
/*47531*/       /*SwitchType*/ 16, MVT::i64,// ->47549
/*47533*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47535*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*47540*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i1:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64 i64:i64:$src, 65536:i32)
/*47549*/       0, // EndSwitchType
/*47550*/     /*Scope*/ 24|128,1/*152*/, /*->47704*/
/*47552*/       OPC_CheckValueType, MVT::i8,
/*47554*/       OPC_MoveParent,
/*47555*/       OPC_SwitchType /*2 cases */, 127, MVT::i32,// ->47685
/*47558*/         OPC_Scope, 10, /*->47570*/ // 2 children in Scope
/*47560*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47562*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SEXT_I32_I8), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i8:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I8:i32 i32:i32:$src0)
/*47570*/         /*Scope*/ 113, /*->47684*/
/*47571*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47573*/           OPC_EmitInteger, MVT::i32, 0, 
/*47576*/           OPC_EmitInteger, MVT::i32, 0, 
/*47579*/           OPC_EmitInteger, MVT::i32, 0, 
/*47582*/           OPC_EmitInteger, MVT::i32, 0, 
/*47585*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47597*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*47600*/           OPC_EmitInteger, MVT::i32, 0, 
/*47603*/           OPC_EmitInteger, MVT::i32, 0, 
/*47606*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47618*/           OPC_EmitInteger, MVT::i32, 8, 
/*47621*/           OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*47629*/           OPC_EmitInteger, MVT::i32, 0, 
/*47632*/           OPC_EmitInteger, MVT::i32, 0, 
/*47635*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47647*/           OPC_EmitInteger, MVT::i32, 1, 
/*47650*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47653*/           OPC_EmitInteger, MVT::i32, 0, 
/*47656*/           OPC_EmitInteger, MVT::i32, 0, 
/*47659*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i8:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 8:i32))
/*47684*/         0, /*End of Scope*/
/*47685*/       /*SwitchType*/ 16, MVT::i64,// ->47703
/*47687*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47689*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,32/*524288*/, 
/*47694*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i8:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64 i64:i64:$src, 524288:i32)
/*47703*/       0, // EndSwitchType
/*47704*/     /*Scope*/ 24|128,1/*152*/, /*->47858*/
/*47706*/       OPC_CheckValueType, MVT::i16,
/*47708*/       OPC_MoveParent,
/*47709*/       OPC_SwitchType /*2 cases */, 127, MVT::i32,// ->47839
/*47712*/         OPC_Scope, 10, /*->47724*/ // 2 children in Scope
/*47714*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47716*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i16:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I16:i32 i32:i32:$src0)
/*47724*/         /*Scope*/ 113, /*->47838*/
/*47725*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47727*/           OPC_EmitInteger, MVT::i32, 0, 
/*47730*/           OPC_EmitInteger, MVT::i32, 0, 
/*47733*/           OPC_EmitInteger, MVT::i32, 0, 
/*47736*/           OPC_EmitInteger, MVT::i32, 0, 
/*47739*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47751*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*47754*/           OPC_EmitInteger, MVT::i32, 0, 
/*47757*/           OPC_EmitInteger, MVT::i32, 0, 
/*47760*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47772*/           OPC_EmitInteger, MVT::i32, 16, 
/*47775*/           OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*47783*/           OPC_EmitInteger, MVT::i32, 0, 
/*47786*/           OPC_EmitInteger, MVT::i32, 0, 
/*47789*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47801*/           OPC_EmitInteger, MVT::i32, 1, 
/*47804*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47807*/           OPC_EmitInteger, MVT::i32, 0, 
/*47810*/           OPC_EmitInteger, MVT::i32, 0, 
/*47813*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i16:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 16:i32))
/*47838*/         0, /*End of Scope*/
/*47839*/       /*SwitchType*/ 16, MVT::i64,// ->47857
/*47841*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47843*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,64/*1048576*/, 
/*47848*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i16:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64 i64:i64:$src, 1048576:i32)
/*47857*/       0, // EndSwitchType
/*47858*/     /*Scope*/ 20, /*->47879*/
/*47859*/       OPC_CheckValueType, MVT::i32,
/*47861*/       OPC_MoveParent,
/*47862*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47864*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,1/*2097152*/, 
/*47870*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                // Src: (sext_inreg:i64 i64:i64:$src, i32:Other) - Complexity = 3
                // Dst: (S_BFE_I64:i64 i64:i64:$src, 2097152:i32)
/*47879*/     0, /*End of Scope*/
/*47880*/   /*SwitchOpcode*/ 12|128,4/*524*/, TARGET_VAL(AMDGPUISD::MAD_U24),// ->48408
/*47884*/     OPC_RecordChild0, // #0 = $src0
/*47885*/     OPC_RecordChild1, // #1 = $src1
/*47886*/     OPC_RecordChild2, // #2 = $src2
/*47887*/     OPC_CheckChild2Type, MVT::i32,
/*47889*/     OPC_CheckType, MVT::i32,
/*47891*/     OPC_Scope, 99, /*->47992*/ // 4 children in Scope
/*47893*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47895*/       OPC_EmitInteger, MVT::i32, 0, 
/*47898*/       OPC_EmitInteger, MVT::i32, 0, 
/*47901*/       OPC_EmitInteger, MVT::i32, 0, 
/*47904*/       OPC_EmitInteger, MVT::i32, 0, 
/*47907*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47919*/       OPC_EmitInteger, MVT::i32, 0, 
/*47922*/       OPC_EmitInteger, MVT::i32, 0, 
/*47925*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47937*/       OPC_EmitInteger, MVT::i32, 0, 
/*47940*/       OPC_EmitInteger, MVT::i32, 0, 
/*47943*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47955*/       OPC_EmitInteger, MVT::i32, 1, 
/*47958*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47961*/       OPC_EmitInteger, MVT::i32, 0, 
/*47964*/       OPC_EmitInteger, MVT::i32, 0, 
/*47967*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47992*/     /*Scope*/ 72|128,1/*200*/, /*->48194*/
/*47994*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*47996*/       OPC_EmitInteger, MVT::i32, 0, 
/*47999*/       OPC_EmitInteger, MVT::i32, 0, 
/*48002*/       OPC_EmitInteger, MVT::i32, 1, 
/*48005*/       OPC_EmitInteger, MVT::i32, 0, 
/*48008*/       OPC_EmitInteger, MVT::i32, 0, 
/*48011*/       OPC_EmitInteger, MVT::i32, 0, 
/*48014*/       OPC_EmitInteger, MVT::i32, 0, 
/*48017*/       OPC_EmitInteger, MVT::i32, 0, 
/*48020*/       OPC_EmitInteger, MVT::i32, 1, 
/*48023*/       OPC_EmitInteger, MVT::i32, 0, 
/*48026*/       OPC_EmitInteger, MVT::i32, 0, 
/*48029*/       OPC_EmitInteger, MVT::i32, 0, 
/*48032*/       OPC_EmitInteger, MVT::i32, 0, 
/*48035*/       OPC_EmitInteger, MVT::i32, 0, 
/*48038*/       OPC_EmitInteger, MVT::i32, 0, 
/*48041*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48053*/       OPC_EmitInteger, MVT::i32, 0, 
/*48056*/       OPC_EmitInteger, MVT::i32, 0, 
/*48059*/       OPC_EmitInteger, MVT::i32, 0, 
/*48062*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48074*/       OPC_EmitInteger, MVT::i32, 1, 
/*48077*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48080*/       OPC_EmitInteger, MVT::i32, 0, 
/*48083*/       OPC_EmitInteger, MVT::i32, 0, 
/*48086*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*48113*/       OPC_EmitInteger, MVT::i32, 0, 
/*48116*/       OPC_EmitInteger, MVT::i32, 0, 
/*48119*/       OPC_EmitInteger, MVT::i32, 0, 
/*48122*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48134*/       OPC_EmitInteger, MVT::i32, 0, 
/*48137*/       OPC_EmitInteger, MVT::i32, 0, 
/*48140*/       OPC_EmitInteger, MVT::i32, 0, 
/*48143*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48155*/       OPC_EmitInteger, MVT::i32, 1, 
/*48158*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48161*/       OPC_EmitInteger, MVT::i32, 0, 
/*48164*/       OPC_EmitInteger, MVT::i32, 0, 
/*48167*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_UINT_r600:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*48194*/     /*Scope*/ 72|128,1/*200*/, /*->48396*/
/*48196*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*48198*/       OPC_EmitInteger, MVT::i32, 0, 
/*48201*/       OPC_EmitInteger, MVT::i32, 0, 
/*48204*/       OPC_EmitInteger, MVT::i32, 1, 
/*48207*/       OPC_EmitInteger, MVT::i32, 0, 
/*48210*/       OPC_EmitInteger, MVT::i32, 0, 
/*48213*/       OPC_EmitInteger, MVT::i32, 0, 
/*48216*/       OPC_EmitInteger, MVT::i32, 0, 
/*48219*/       OPC_EmitInteger, MVT::i32, 0, 
/*48222*/       OPC_EmitInteger, MVT::i32, 1, 
/*48225*/       OPC_EmitInteger, MVT::i32, 0, 
/*48228*/       OPC_EmitInteger, MVT::i32, 0, 
/*48231*/       OPC_EmitInteger, MVT::i32, 0, 
/*48234*/       OPC_EmitInteger, MVT::i32, 0, 
/*48237*/       OPC_EmitInteger, MVT::i32, 0, 
/*48240*/       OPC_EmitInteger, MVT::i32, 0, 
/*48243*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48255*/       OPC_EmitInteger, MVT::i32, 0, 
/*48258*/       OPC_EmitInteger, MVT::i32, 0, 
/*48261*/       OPC_EmitInteger, MVT::i32, 0, 
/*48264*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48276*/       OPC_EmitInteger, MVT::i32, 1, 
/*48279*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48282*/       OPC_EmitInteger, MVT::i32, 0, 
/*48285*/       OPC_EmitInteger, MVT::i32, 0, 
/*48288*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_UINT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*48315*/       OPC_EmitInteger, MVT::i32, 0, 
/*48318*/       OPC_EmitInteger, MVT::i32, 0, 
/*48321*/       OPC_EmitInteger, MVT::i32, 0, 
/*48324*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48336*/       OPC_EmitInteger, MVT::i32, 0, 
/*48339*/       OPC_EmitInteger, MVT::i32, 0, 
/*48342*/       OPC_EmitInteger, MVT::i32, 0, 
/*48345*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48357*/       OPC_EmitInteger, MVT::i32, 1, 
/*48360*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48363*/       OPC_EmitInteger, MVT::i32, 0, 
/*48366*/       OPC_EmitInteger, MVT::i32, 0, 
/*48369*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_UINT_cm:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*48396*/     /*Scope*/ 10, /*->48407*/
/*48397*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAD_U32_U24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*48407*/     0, /*End of Scope*/
/*48408*/   /*SwitchOpcode*/ 121, TARGET_VAL(ISD::ROTR),// ->48532
/*48411*/     OPC_RecordChild0, // #0 = $src0
/*48412*/     OPC_RecordChild1, // #1 = $src1
/*48413*/     OPC_CheckChild1Type, MVT::i32,
/*48415*/     OPC_CheckType, MVT::i32,
/*48417*/     OPC_Scope, 99, /*->48518*/ // 2 children in Scope
/*48419*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48421*/       OPC_EmitInteger, MVT::i32, 0, 
/*48424*/       OPC_EmitInteger, MVT::i32, 0, 
/*48427*/       OPC_EmitInteger, MVT::i32, 0, 
/*48430*/       OPC_EmitInteger, MVT::i32, 0, 
/*48433*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48445*/       OPC_EmitInteger, MVT::i32, 0, 
/*48448*/       OPC_EmitInteger, MVT::i32, 0, 
/*48451*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48463*/       OPC_EmitInteger, MVT::i32, 0, 
/*48466*/       OPC_EmitInteger, MVT::i32, 0, 
/*48469*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48481*/       OPC_EmitInteger, MVT::i32, 1, 
/*48484*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48487*/       OPC_EmitInteger, MVT::i32, 0, 
/*48490*/       OPC_EmitInteger, MVT::i32, 0, 
/*48493*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BIT_ALIGN_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 0, 7, 8, 9, 1, 10, 11, 12, 13, 14, 15, 16, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BIT_ALIGN_INT_eg:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*48518*/     /*Scope*/ 12, /*->48531*/
/*48519*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48521*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 0, 1, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_ALIGNBIT_B32:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*48531*/     0, /*End of Scope*/
/*48532*/   /*SwitchOpcode*/ 2|128,1/*130*/, TARGET_VAL(ISD::CTPOP),// ->48666
/*48536*/     OPC_RecordChild0, // #0 = $src0
/*48537*/     OPC_SwitchType /*2 cases */, 81, MVT::i32,// ->48621
/*48540*/       OPC_Scope, 67, /*->48609*/ // 2 children in Scope
/*48542*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48544*/         OPC_EmitInteger, MVT::i32, 1, 
/*48547*/         OPC_EmitInteger, MVT::i32, 0, 
/*48550*/         OPC_EmitInteger, MVT::i32, 0, 
/*48553*/         OPC_EmitInteger, MVT::i32, 0, 
/*48556*/         OPC_EmitInteger, MVT::i32, 0, 
/*48559*/         OPC_EmitInteger, MVT::i32, 0, 
/*48562*/         OPC_EmitInteger, MVT::i32, 0, 
/*48565*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48577*/         OPC_EmitInteger, MVT::i32, 1, 
/*48580*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48583*/         OPC_EmitInteger, MVT::i32, 0, 
/*48586*/         OPC_EmitInteger, MVT::i32, 0, 
/*48589*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BCNT_INT), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ctpop:i32 R600_Reg32:i32:$src0) - Complexity = 3
                  // Dst: (BCNT_INT:i32 R600_Reg32:i32:$src0)
/*48609*/       /*Scope*/ 10, /*->48620*/
/*48610*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48612*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BCNT1_I32_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ctpop:i32 i32:i32:$src0) - Complexity = 3
                  // Dst: (S_BCNT1_I32_B32:i32 i32:i32:$src0)
/*48620*/       0, /*End of Scope*/
/*48621*/     /*SwitchType*/ 42, MVT::i64,// ->48665
/*48623*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48625*/       OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*48628*/       OPC_EmitNode, TARGET_VAL(AMDGPU::S_BCNT1_I32_B64), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*48636*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*48639*/       OPC_EmitInteger, MVT::i32, 0, 
/*48642*/       OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*48650*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*48653*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 2, 3, 5, 6, 
                // Src: (ctpop:i64 i64:i64:$src) - Complexity = 3
                // Dst: (REG_SEQUENCE:i64 SReg_64:i32, (S_BCNT1_I32_B64:i32 ?:i64:$src), sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*48665*/     0, // EndSwitchType
/*48666*/   /*SwitchOpcode*/ 84, TARGET_VAL(ISD::CTLZ_ZERO_UNDEF),// ->48753
/*48669*/     OPC_RecordChild0, // #0 = $src0
/*48670*/     OPC_CheckType, MVT::i32,
/*48672*/     OPC_Scope, 67, /*->48741*/ // 2 children in Scope
/*48674*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48676*/       OPC_EmitInteger, MVT::i32, 1, 
/*48679*/       OPC_EmitInteger, MVT::i32, 0, 
/*48682*/       OPC_EmitInteger, MVT::i32, 0, 
/*48685*/       OPC_EmitInteger, MVT::i32, 0, 
/*48688*/       OPC_EmitInteger, MVT::i32, 0, 
/*48691*/       OPC_EmitInteger, MVT::i32, 0, 
/*48694*/       OPC_EmitInteger, MVT::i32, 0, 
/*48697*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48709*/       OPC_EmitInteger, MVT::i32, 1, 
/*48712*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48715*/       OPC_EmitInteger, MVT::i32, 0, 
/*48718*/       OPC_EmitInteger, MVT::i32, 0, 
/*48721*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FFBH_UINT), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (ctlz_zero_undef:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBH_UINT:i32 R600_Reg32:i32:$src0)
/*48741*/     /*Scope*/ 10, /*->48752*/
/*48742*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48744*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_FLBIT_I32_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ctlz_zero_undef:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FLBIT_I32_B32:i32 i32:i32:$src0)
/*48752*/     0, /*End of Scope*/
/*48753*/   /*SwitchOpcode*/ 84, TARGET_VAL(ISD::CTTZ_ZERO_UNDEF),// ->48840
/*48756*/     OPC_RecordChild0, // #0 = $src0
/*48757*/     OPC_CheckType, MVT::i32,
/*48759*/     OPC_Scope, 67, /*->48828*/ // 2 children in Scope
/*48761*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48763*/       OPC_EmitInteger, MVT::i32, 1, 
/*48766*/       OPC_EmitInteger, MVT::i32, 0, 
/*48769*/       OPC_EmitInteger, MVT::i32, 0, 
/*48772*/       OPC_EmitInteger, MVT::i32, 0, 
/*48775*/       OPC_EmitInteger, MVT::i32, 0, 
/*48778*/       OPC_EmitInteger, MVT::i32, 0, 
/*48781*/       OPC_EmitInteger, MVT::i32, 0, 
/*48784*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48796*/       OPC_EmitInteger, MVT::i32, 1, 
/*48799*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48802*/       OPC_EmitInteger, MVT::i32, 0, 
/*48805*/       OPC_EmitInteger, MVT::i32, 0, 
/*48808*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FFBL_INT), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (cttz_zero_undef:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBL_INT:i32 R600_Reg32:i32:$src0)
/*48828*/     /*Scope*/ 10, /*->48839*/
/*48829*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48831*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_FF1_I32_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (cttz_zero_undef:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FF1_I32_B32:i32 i32:i32:$src0)
/*48839*/     0, /*End of Scope*/
/*48840*/   /*SwitchOpcode*/ 12|128,4/*524*/, TARGET_VAL(AMDGPUISD::MAD_I24),// ->49368
/*48844*/     OPC_RecordChild0, // #0 = $src0
/*48845*/     OPC_RecordChild1, // #1 = $src1
/*48846*/     OPC_RecordChild2, // #2 = $src2
/*48847*/     OPC_CheckChild2Type, MVT::i32,
/*48849*/     OPC_CheckType, MVT::i32,
/*48851*/     OPC_Scope, 99, /*->48952*/ // 4 children in Scope
/*48853*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*48855*/       OPC_EmitInteger, MVT::i32, 0, 
/*48858*/       OPC_EmitInteger, MVT::i32, 0, 
/*48861*/       OPC_EmitInteger, MVT::i32, 0, 
/*48864*/       OPC_EmitInteger, MVT::i32, 0, 
/*48867*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48879*/       OPC_EmitInteger, MVT::i32, 0, 
/*48882*/       OPC_EmitInteger, MVT::i32, 0, 
/*48885*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48897*/       OPC_EmitInteger, MVT::i32, 0, 
/*48900*/       OPC_EmitInteger, MVT::i32, 0, 
/*48903*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48915*/       OPC_EmitInteger, MVT::i32, 1, 
/*48918*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48921*/       OPC_EmitInteger, MVT::i32, 0, 
/*48924*/       OPC_EmitInteger, MVT::i32, 0, 
/*48927*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*48952*/     /*Scope*/ 72|128,1/*200*/, /*->49154*/
/*48954*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*48956*/       OPC_EmitInteger, MVT::i32, 0, 
/*48959*/       OPC_EmitInteger, MVT::i32, 0, 
/*48962*/       OPC_EmitInteger, MVT::i32, 1, 
/*48965*/       OPC_EmitInteger, MVT::i32, 0, 
/*48968*/       OPC_EmitInteger, MVT::i32, 0, 
/*48971*/       OPC_EmitInteger, MVT::i32, 0, 
/*48974*/       OPC_EmitInteger, MVT::i32, 0, 
/*48977*/       OPC_EmitInteger, MVT::i32, 0, 
/*48980*/       OPC_EmitInteger, MVT::i32, 1, 
/*48983*/       OPC_EmitInteger, MVT::i32, 0, 
/*48986*/       OPC_EmitInteger, MVT::i32, 0, 
/*48989*/       OPC_EmitInteger, MVT::i32, 0, 
/*48992*/       OPC_EmitInteger, MVT::i32, 0, 
/*48995*/       OPC_EmitInteger, MVT::i32, 0, 
/*48998*/       OPC_EmitInteger, MVT::i32, 0, 
/*49001*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49013*/       OPC_EmitInteger, MVT::i32, 0, 
/*49016*/       OPC_EmitInteger, MVT::i32, 0, 
/*49019*/       OPC_EmitInteger, MVT::i32, 0, 
/*49022*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49034*/       OPC_EmitInteger, MVT::i32, 1, 
/*49037*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*49040*/       OPC_EmitInteger, MVT::i32, 0, 
/*49043*/       OPC_EmitInteger, MVT::i32, 0, 
/*49046*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*49073*/       OPC_EmitInteger, MVT::i32, 0, 
/*49076*/       OPC_EmitInteger, MVT::i32, 0, 
/*49079*/       OPC_EmitInteger, MVT::i32, 0, 
/*49082*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49094*/       OPC_EmitInteger, MVT::i32, 0, 
/*49097*/       OPC_EmitInteger, MVT::i32, 0, 
/*49100*/       OPC_EmitInteger, MVT::i32, 0, 
/*49103*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49115*/       OPC_EmitInteger, MVT::i32, 1, 
/*49118*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*49121*/       OPC_EmitInteger, MVT::i32, 0, 
/*49124*/       OPC_EmitInteger, MVT::i32, 0, 
/*49127*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_INT_r600:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*49154*/     /*Scope*/ 72|128,1/*200*/, /*->49356*/
/*49156*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*49158*/       OPC_EmitInteger, MVT::i32, 0, 
/*49161*/       OPC_EmitInteger, MVT::i32, 0, 
/*49164*/       OPC_EmitInteger, MVT::i32, 1, 
/*49167*/       OPC_EmitInteger, MVT::i32, 0, 
/*49170*/       OPC_EmitInteger, MVT::i32, 0, 
/*49173*/       OPC_EmitInteger, MVT::i32, 0, 
/*49176*/       OPC_EmitInteger, MVT::i32, 0, 
/*49179*/       OPC_EmitInteger, MVT::i32, 0, 
/*49182*/       OPC_EmitInteger, MVT::i32, 1, 
/*49185*/       OPC_EmitInteger, MVT::i32, 0, 
/*49188*/       OPC_EmitInteger, MVT::i32, 0, 
/*49191*/       OPC_EmitInteger, MVT::i32, 0, 
/*49194*/       OPC_EmitInteger, MVT::i32, 0, 
/*49197*/       OPC_EmitInteger, MVT::i32, 0, 
/*49200*/       OPC_EmitInteger, MVT::i32, 0, 
/*49203*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49215*/       OPC_EmitInteger, MVT::i32, 0, 
/*49218*/       OPC_EmitInteger, MVT::i32, 0, 
/*49221*/       OPC_EmitInteger, MVT::i32, 0, 
/*49224*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49236*/       OPC_EmitInteger, MVT::i32, 1, 
/*49239*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*49242*/       OPC_EmitInteger, MVT::i32, 0, 
/*49245*/       OPC_EmitInteger, MVT::i32, 0, 
/*49248*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*49275*/       OPC_EmitInteger, MVT::i32, 0, 
/*49278*/       OPC_EmitInteger, MVT::i32, 0, 
/*49281*/       OPC_EmitInteger, MVT::i32, 0, 
/*49284*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49296*/       OPC_EmitInteger, MVT::i32, 0, 
/*49299*/       OPC_EmitInteger, MVT::i32, 0, 
/*49302*/       OPC_EmitInteger, MVT::i32, 0, 
/*49305*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49317*/       OPC_EmitInteger, MVT::i32, 1, 
/*49320*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*49323*/       OPC_EmitInteger, MVT::i32, 0, 
/*49326*/       OPC_EmitInteger, MVT::i32, 0, 
/*49329*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_INT_eg:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*49356*/     /*Scope*/ 10, /*->49367*/
/*49357*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAD_I32_I24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*49367*/     0, /*End of Scope*/
/*49368*/   /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::BREV),// ->49384
/*49371*/     OPC_RecordChild0, // #0 = $src0
/*49372*/     OPC_CheckType, MVT::i32,
/*49374*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49376*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BREV_B32), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUbrev:i32 i32:i32:$src0) - Complexity = 3
              // Dst: (S_BREV_B32:i32 i32:i32:$src0)
/*49384*/   /*SwitchOpcode*/ 16, TARGET_VAL(ISD::ADDE),// ->49403
/*49387*/     OPC_CaptureGlueInput,
/*49388*/     OPC_RecordChild0, // #0 = $src0
/*49389*/     OPC_RecordChild1, // #1 = $src1
/*49390*/     OPC_CheckType, MVT::i32,
/*49392*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49394*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADDC_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (adde:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
              // Dst: (S_ADDC_U32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*49403*/   /*SwitchOpcode*/ 16, TARGET_VAL(ISD::SUBE),// ->49422
/*49406*/     OPC_CaptureGlueInput,
/*49407*/     OPC_RecordChild0, // #0 = $src0
/*49408*/     OPC_RecordChild1, // #1 = $src1
/*49409*/     OPC_CheckType, MVT::i32,
/*49411*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49413*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SUBB_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (sube:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
              // Dst: (S_SUBB_U32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*49422*/   /*SwitchOpcode*/ 24, TARGET_VAL(AMDGPUISD::RET_FLAG),// ->49449
/*49425*/     OPC_RecordNode, // #0 = 'IL_retflag' chained node
/*49426*/     OPC_CaptureGlueInput,
/*49427*/     OPC_Scope, 9, /*->49438*/ // 2 children in Scope
/*49429*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49431*/       OPC_EmitMergeInputChains1_0,
/*49432*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ENDPGM), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (IL_retflag) - Complexity = 3
                // Dst: (S_ENDPGM)
/*49438*/     /*Scope*/ 9, /*->49448*/
/*49439*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*49441*/       OPC_EmitMergeInputChains1_0,
/*49442*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RETURN), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (IL_retflag) - Complexity = 3
                // Dst: (RETURN)
/*49448*/     0, /*End of Scope*/
/*49449*/   /*SwitchOpcode*/ 32, TARGET_VAL(ISD::BR),// ->49484
/*49452*/     OPC_RecordNode, // #0 = 'br' chained node
/*49453*/     OPC_RecordChild1, // #1 = $simm16
/*49454*/     OPC_MoveChild, 1,
/*49456*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*49459*/     OPC_MoveParent,
/*49460*/     OPC_Scope, 10, /*->49472*/ // 2 children in Scope
/*49462*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49464*/       OPC_EmitMergeInputChains1_0,
/*49465*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BRANCH), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$simm16) - Complexity = 3
                // Dst: (S_BRANCH (bb:Other):$simm16)
/*49472*/     /*Scope*/ 10, /*->49483*/
/*49473*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*49475*/       OPC_EmitMergeInputChains1_0,
/*49476*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BRANCH), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (BRANCH (bb:Other):$target)
/*49483*/     0, /*End of Scope*/
/*49484*/   /*SwitchOpcode*/ 9, TARGET_VAL(AMDGPUISD::CONST_DATA_PTR),// ->49496
/*49487*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49489*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_CONSTDATA_PTR), 0,
                  1/*#VTs*/, MVT::i64, 0/*#Ops*/, 
              // Src: (SIconstdata_ptr:i64) - Complexity = 3
              // Dst: (SI_CONSTDATA_PTR:i64)
/*49496*/   /*SwitchOpcode*/ 15, TARGET_VAL(ISD::ADDC),// ->49514
/*49499*/     OPC_RecordChild0, // #0 = $src0
/*49500*/     OPC_RecordChild1, // #1 = $src1
/*49501*/     OPC_CheckType, MVT::i32,
/*49503*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49505*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADD_U32), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (addc:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
              // Dst: (S_ADD_U32:i32 ?:i32:$src0, ?:i32:$src1)
/*49514*/   /*SwitchOpcode*/ 35, TARGET_VAL(ISD::SELECT),// ->49552
/*49517*/     OPC_RecordChild0, // #0 = $src0
/*49518*/     OPC_CheckChild0Type, MVT::i1,
/*49520*/     OPC_RecordChild1, // #1 = $src1
/*49521*/     OPC_RecordChild2, // #2 = $src2
/*49522*/     OPC_SwitchType /*2 cases */, 12, MVT::i32,// ->49537
/*49525*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49527*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:i32 i1:i1:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 ?:i32:$src2, ?:i32:$src1, ?:i1:$src0)
/*49537*/     /*SwitchType*/ 12, MVT::f32,// ->49551
/*49539*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49541*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:f32 i1:i1:$src2, f32:f32:$src1, f32:f32:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:f32 ?:f32:$src0, ?:f32:$src1, ?:i1:$src2)
/*49551*/     0, // EndSwitchType
/*49552*/   /*SwitchOpcode*/ 22|128,1/*150*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->49706
/*49556*/     OPC_RecordChild0, // #0 = $src0
/*49557*/     OPC_SwitchType /*2 cases */, 27, MVT::i32,// ->49587
/*49560*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49562*/       OPC_EmitInteger, MVT::i32, 0, 
/*49565*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49577*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (sext:i32 i1:i1:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src0)
/*49587*/     /*SwitchType*/ 116, MVT::i64,// ->49705
/*49589*/       OPC_Scope, 37, /*->49628*/ // 2 children in Scope
/*49591*/         OPC_CheckChild0Type, MVT::i32,
/*49593*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49595*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*49598*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49601*/         OPC_EmitInteger, MVT::i32, 31, 
/*49604*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*49613*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49616*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 0, 2, 4, 5, 
                  // Src: (sext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (S_ASHR_I32:i32 ?:i32:$src, 31:i32), sub1:i32)
/*49628*/       /*Scope*/ 75, /*->49704*/
/*49629*/         OPC_CheckChild0Type, MVT::i1,
/*49631*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49633*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*49636*/         OPC_EmitInteger, MVT::i32, 0, 
/*49639*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49651*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*49661*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49664*/         OPC_EmitInteger, MVT::i32, 0, 
/*49667*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49679*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 0,  // Results = #8
/*49689*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49692*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 4, 5, 8, 9, 
                  // Src: (sext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src), sub0:i32, (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src), sub1:i32)
/*49704*/       0, /*End of Scope*/
/*49705*/     0, // EndSwitchType
/*49706*/   /*SwitchOpcode*/ 117, TARGET_VAL(ISD::ZERO_EXTEND),// ->49826
/*49709*/     OPC_RecordChild0, // #0 = $src0
/*49710*/     OPC_SwitchType /*2 cases */, 18, MVT::i32,// ->49731
/*49713*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49715*/       OPC_EmitInteger, MVT::i32, 0, 
/*49718*/       OPC_EmitInteger, MVT::i32, 1, 
/*49721*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (zext:i32 i1:i1:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*49731*/     /*SwitchType*/ 92, MVT::i64,// ->49825
/*49733*/       OPC_Scope, 36, /*->49771*/ // 2 children in Scope
/*49735*/         OPC_CheckChild0Type, MVT::i32,
/*49737*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49739*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*49742*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49745*/         OPC_EmitInteger, MVT::i32, 0, 
/*49748*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*49756*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49759*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 0, 2, 4, 5, 
                  // Src: (zext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*49771*/       /*Scope*/ 52, /*->49824*/
/*49772*/         OPC_CheckChild0Type, MVT::i1,
/*49774*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49776*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*49779*/         OPC_EmitInteger, MVT::i32, 0, 
/*49782*/         OPC_EmitInteger, MVT::i32, 1, 
/*49785*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*49795*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49798*/         OPC_EmitInteger, MVT::i32, 0, 
/*49801*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*49809*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49812*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 4, 5, 7, 8, 
                  // Src: (zext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src), sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*49824*/       0, /*End of Scope*/
/*49825*/     0, // EndSwitchType
/*49826*/   /*SwitchOpcode*/ 117, TARGET_VAL(ISD::ANY_EXTEND),// ->49946
/*49829*/     OPC_RecordChild0, // #0 = $src0
/*49830*/     OPC_SwitchType /*2 cases */, 18, MVT::i32,// ->49851
/*49833*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49835*/       OPC_EmitInteger, MVT::i32, 0, 
/*49838*/       OPC_EmitInteger, MVT::i32, 1, 
/*49841*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (anyext:i32 i1:i1:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*49851*/     /*SwitchType*/ 92, MVT::i64,// ->49945
/*49853*/       OPC_Scope, 36, /*->49891*/ // 2 children in Scope
/*49855*/         OPC_CheckChild0Type, MVT::i32,
/*49857*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49859*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*49862*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49865*/         OPC_EmitInteger, MVT::i32, 0, 
/*49868*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*49876*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49879*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 0, 2, 4, 5, 
                  // Src: (anyext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*49891*/       /*Scope*/ 52, /*->49944*/
/*49892*/         OPC_CheckChild0Type, MVT::i1,
/*49894*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49896*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*49899*/         OPC_EmitInteger, MVT::i32, 0, 
/*49902*/         OPC_EmitInteger, MVT::i32, 1, 
/*49905*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*49915*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49918*/         OPC_EmitInteger, MVT::i32, 0, 
/*49921*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*49929*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49932*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 4, 5, 7, 8, 
                  // Src: (anyext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src), sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*49944*/       0, /*End of Scope*/
/*49945*/     0, // EndSwitchType
/*49946*/   /*SwitchOpcode*/ 93, TARGET_VAL(ISD::TRUNCATE),// ->50042
/*49949*/     OPC_RecordChild0, // #0 = $a
/*49950*/     OPC_SwitchType /*2 cases */, 14, MVT::i32,// ->49967
/*49953*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49955*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49958*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (trunc:i32 i64:i64:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:i32 ?:i64:$a, sub0:i32)
/*49967*/     /*SwitchType*/ 72, MVT::i1,// ->50041
/*49969*/       OPC_Scope, 28, /*->49999*/ // 2 children in Scope
/*49971*/         OPC_CheckChild0Type, MVT::i32,
/*49973*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49975*/         OPC_EmitInteger, MVT::i32, 1, 
/*49978*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0,  // Results = #2
/*49987*/         OPC_EmitInteger, MVT::i32, 1, 
/*49990*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 2, 3, 
                  // Src: (trunc:i1 i32:i32:$a) - Complexity = 3
                  // Dst: (V_CMP_EQ_I32_e64:i1 (V_AND_B32_e64:i32 1:i32, ?:i32:$a), 1:i32)
/*49999*/       /*Scope*/ 40, /*->50040*/
/*50000*/         OPC_CheckChild0Type, MVT::i64,
/*50002*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50004*/         OPC_EmitInteger, MVT::i32, 1, 
/*50007*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*50010*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*50019*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3,  // Results = #4
/*50028*/         OPC_EmitInteger, MVT::i32, 1, 
/*50031*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 4, 5, 
                  // Src: (trunc:i1 i64:i64:$a) - Complexity = 3
                  // Dst: (V_CMP_EQ_I32_e64:i1 (V_AND_B32_e64:i32 1:i32, (EXTRACT_SUBREG:i32 ?:i64:$a, sub0:i32)), 1:i32)
/*50040*/       0, /*End of Scope*/
/*50041*/     0, // EndSwitchType
/*50042*/   /*SwitchOpcode*/ 55, TARGET_VAL(ISD::BSWAP),// ->50100
/*50045*/     OPC_RecordChild0, // #0 = $a
/*50046*/     OPC_CheckType, MVT::i32,
/*50048*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*50050*/     OPC_EmitInteger, MVT::i32, 127|128,1|128,124|128,7/*16711935*/, 
/*50056*/     OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*50064*/     OPC_EmitInteger, MVT::i32, 24, 
/*50067*/     OPC_EmitNode, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 0, 3,  // Results = #4
/*50077*/     OPC_EmitInteger, MVT::i32, 8, 
/*50080*/     OPC_EmitNode, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 0, 5,  // Results = #6
/*50090*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 6, 
              // Src: (bswap:i32 i32:i32:$a) - Complexity = 3
              // Dst: (V_BFI_B32:i32 (S_MOV_B32:i32 16711935:i32), (V_ALIGNBIT_B32:i32 ?:i32:$a, ?:i32:$a, 24:i32), (V_ALIGNBIT_B32:i32 ?:i32:$a, ?:i32:$a, 8:i32))
/*50100*/   /*SwitchOpcode*/ 39, TARGET_VAL(AMDGPUISD::BRANCH_COND),// ->50142
/*50103*/     OPC_RecordNode, // #0 = 'IL_brcond' chained node
/*50104*/     OPC_RecordChild1, // #1 = $target
/*50105*/     OPC_MoveChild, 1,
/*50107*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*50110*/     OPC_MoveParent,
/*50111*/     OPC_RecordChild2, // #2 = $src0
/*50112*/     OPC_Scope, 13, /*->50127*/ // 2 children in Scope
/*50114*/       OPC_CheckChild2Type, MVT::i32,
/*50116*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*50118*/       OPC_EmitMergeInputChains1_0,
/*50119*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BRANCH_COND_i32), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_i32 (bb:Other):$target, R600_Reg32:i32:$src0)
/*50127*/     /*Scope*/ 13, /*->50141*/
/*50128*/       OPC_CheckChild2Type, MVT::f32,
/*50130*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*50132*/       OPC_EmitMergeInputChains1_0,
/*50133*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BRANCH_COND_f32), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_f32 (bb:Other):$target, R600_Reg32:f32:$src0)
/*50141*/     0, /*End of Scope*/
/*50142*/   /*SwitchOpcode*/ 61|128,23/*3005*/, TARGET_VAL(ISD::SETCC),// ->53151
/*50146*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*50147*/     OPC_Scope, 62|128,8/*1086*/, /*->51236*/ // 4 children in Scope
/*50150*/       OPC_CheckChild0Type, MVT::f32,
/*50152*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*50153*/       OPC_MoveChild, 2,
/*50155*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*50158*/       OPC_Scope, 24, /*->50184*/ // 16 children in Scope
/*50160*/         OPC_CheckPredicate, 102, // Predicate_COND_NULL
/*50162*/         OPC_MoveParent,
/*50163*/         OPC_CheckType, MVT::i1,
/*50165*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50168*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50171*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50184*/       /*Scope*/ 24, /*->50209*/
/*50185*/         OPC_CheckPredicate, 103, // Predicate_COND_OLT
/*50187*/         OPC_MoveParent,
/*50188*/         OPC_CheckType, MVT::i1,
/*50190*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50193*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50196*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50209*/       /*Scope*/ 24, /*->50234*/
/*50210*/         OPC_CheckPredicate, 80, // Predicate_COND_OEQ
/*50212*/         OPC_MoveParent,
/*50213*/         OPC_CheckType, MVT::i1,
/*50215*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50218*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50221*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50234*/       /*Scope*/ 24, /*->50259*/
/*50235*/         OPC_CheckPredicate, 104, // Predicate_COND_OLE
/*50237*/         OPC_MoveParent,
/*50238*/         OPC_CheckType, MVT::i1,
/*50240*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50243*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50246*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50259*/       /*Scope*/ 24, /*->50284*/
/*50260*/         OPC_CheckPredicate, 81, // Predicate_COND_OGT
/*50262*/         OPC_MoveParent,
/*50263*/         OPC_CheckType, MVT::i1,
/*50265*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50268*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50271*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50284*/       /*Scope*/ 24, /*->50309*/
/*50285*/         OPC_CheckPredicate, 105, // Predicate_COND_ONE
/*50287*/         OPC_MoveParent,
/*50288*/         OPC_CheckType, MVT::i1,
/*50290*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50293*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50296*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LG_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50309*/       /*Scope*/ 24, /*->50334*/
/*50310*/         OPC_CheckPredicate, 82, // Predicate_COND_OGE
/*50312*/         OPC_MoveParent,
/*50313*/         OPC_CheckType, MVT::i1,
/*50315*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50318*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50321*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50334*/       /*Scope*/ 24, /*->50359*/
/*50335*/         OPC_CheckPredicate, 106, // Predicate_COND_O
/*50337*/         OPC_MoveParent,
/*50338*/         OPC_CheckType, MVT::i1,
/*50340*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50343*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50346*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_O_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50359*/       /*Scope*/ 24, /*->50384*/
/*50360*/         OPC_CheckPredicate, 107, // Predicate_COND_UO
/*50362*/         OPC_MoveParent,
/*50363*/         OPC_CheckType, MVT::i1,
/*50365*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50368*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50371*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_U_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50384*/       /*Scope*/ 24, /*->50409*/
/*50385*/         OPC_CheckPredicate, 108, // Predicate_COND_ULT
/*50387*/         OPC_MoveParent,
/*50388*/         OPC_CheckType, MVT::i1,
/*50390*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50393*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50396*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50409*/       /*Scope*/ 24, /*->50434*/
/*50410*/         OPC_CheckPredicate, 109, // Predicate_COND_UEQ
/*50412*/         OPC_MoveParent,
/*50413*/         OPC_CheckType, MVT::i1,
/*50415*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50418*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50421*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLG_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50434*/       /*Scope*/ 24, /*->50459*/
/*50435*/         OPC_CheckPredicate, 110, // Predicate_COND_ULE
/*50437*/         OPC_MoveParent,
/*50438*/         OPC_CheckType, MVT::i1,
/*50440*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50443*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50446*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50459*/       /*Scope*/ 24, /*->50484*/
/*50460*/         OPC_CheckPredicate, 111, // Predicate_COND_UGT
/*50462*/         OPC_MoveParent,
/*50463*/         OPC_CheckType, MVT::i1,
/*50465*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50468*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50471*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50484*/       /*Scope*/ 24, /*->50509*/
/*50485*/         OPC_CheckPredicate, 112, // Predicate_COND_UNE
/*50487*/         OPC_MoveParent,
/*50488*/         OPC_CheckType, MVT::i1,
/*50490*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50493*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50496*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NEQ_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50509*/       /*Scope*/ 24, /*->50534*/
/*50510*/         OPC_CheckPredicate, 113, // Predicate_COND_UGE
/*50512*/         OPC_MoveParent,
/*50513*/         OPC_CheckType, MVT::i1,
/*50515*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50518*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50521*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50534*/       /*Scope*/ 59|128,5/*699*/, /*->51235*/
/*50536*/         OPC_CheckPredicate, 102, // Predicate_COND_NULL
/*50538*/         OPC_MoveParent,
/*50539*/         OPC_CheckType, MVT::i1,
/*50541*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50544*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50547*/         OPC_Scope, 13, /*->50562*/ // 49 children in Scope
/*50549*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_TRU_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50562*/         /*Scope*/ 13, /*->50576*/
/*50563*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50576*/         /*Scope*/ 13, /*->50590*/
/*50577*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50590*/         /*Scope*/ 13, /*->50604*/
/*50591*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50604*/         /*Scope*/ 13, /*->50618*/
/*50605*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50618*/         /*Scope*/ 13, /*->50632*/
/*50619*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50632*/         /*Scope*/ 13, /*->50646*/
/*50633*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50646*/         /*Scope*/ 13, /*->50660*/
/*50647*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50660*/         /*Scope*/ 13, /*->50674*/
/*50661*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_O_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50674*/         /*Scope*/ 13, /*->50688*/
/*50675*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_U_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50688*/         /*Scope*/ 13, /*->50702*/
/*50689*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50702*/         /*Scope*/ 13, /*->50716*/
/*50703*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50716*/         /*Scope*/ 13, /*->50730*/
/*50717*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50730*/         /*Scope*/ 13, /*->50744*/
/*50731*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50744*/         /*Scope*/ 13, /*->50758*/
/*50745*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50758*/         /*Scope*/ 13, /*->50772*/
/*50759*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50772*/         /*Scope*/ 13, /*->50786*/
/*50773*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_TRU_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50786*/         /*Scope*/ 13, /*->50800*/
/*50787*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_F_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50800*/         /*Scope*/ 13, /*->50814*/
/*50801*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50814*/         /*Scope*/ 13, /*->50828*/
/*50815*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_EQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50828*/         /*Scope*/ 13, /*->50842*/
/*50829*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50842*/         /*Scope*/ 13, /*->50856*/
/*50843*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50856*/         /*Scope*/ 13, /*->50870*/
/*50857*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50870*/         /*Scope*/ 13, /*->50884*/
/*50871*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50884*/         /*Scope*/ 13, /*->50898*/
/*50885*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_O_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50898*/         /*Scope*/ 13, /*->50912*/
/*50899*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_U_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50912*/         /*Scope*/ 13, /*->50926*/
/*50913*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50926*/         /*Scope*/ 13, /*->50940*/
/*50927*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50940*/         /*Scope*/ 13, /*->50954*/
/*50941*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50954*/         /*Scope*/ 13, /*->50968*/
/*50955*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50968*/         /*Scope*/ 13, /*->50982*/
/*50969*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50982*/         /*Scope*/ 13, /*->50996*/
/*50983*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50996*/         /*Scope*/ 13, /*->51010*/
/*50997*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_TRU_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51010*/         /*Scope*/ 13, /*->51024*/
/*51011*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_F_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51024*/         /*Scope*/ 13, /*->51038*/
/*51025*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51038*/         /*Scope*/ 13, /*->51052*/
/*51039*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51052*/         /*Scope*/ 13, /*->51066*/
/*51053*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51066*/         /*Scope*/ 13, /*->51080*/
/*51067*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51080*/         /*Scope*/ 13, /*->51094*/
/*51081*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51094*/         /*Scope*/ 13, /*->51108*/
/*51095*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51108*/         /*Scope*/ 13, /*->51122*/
/*51109*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_O_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51122*/         /*Scope*/ 13, /*->51136*/
/*51123*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_U_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51136*/         /*Scope*/ 13, /*->51150*/
/*51137*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51150*/         /*Scope*/ 13, /*->51164*/
/*51151*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51164*/         /*Scope*/ 13, /*->51178*/
/*51165*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51178*/         /*Scope*/ 13, /*->51192*/
/*51179*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51192*/         /*Scope*/ 13, /*->51206*/
/*51193*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51206*/         /*Scope*/ 13, /*->51220*/
/*51207*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51220*/         /*Scope*/ 13, /*->51234*/
/*51221*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51234*/         0, /*End of Scope*/
/*51235*/       0, /*End of Scope*/
/*51236*/     /*Scope*/ 62|128,8/*1086*/, /*->52324*/
/*51238*/       OPC_CheckChild0Type, MVT::f64,
/*51240*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*51241*/       OPC_MoveChild, 2,
/*51243*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*51246*/       OPC_Scope, 24, /*->51272*/ // 16 children in Scope
/*51248*/         OPC_CheckPredicate, 102, // Predicate_COND_NULL
/*51250*/         OPC_MoveParent,
/*51251*/         OPC_CheckType, MVT::i1,
/*51253*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51256*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51259*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51272*/       /*Scope*/ 24, /*->51297*/
/*51273*/         OPC_CheckPredicate, 103, // Predicate_COND_OLT
/*51275*/         OPC_MoveParent,
/*51276*/         OPC_CheckType, MVT::i1,
/*51278*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51281*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51284*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51297*/       /*Scope*/ 24, /*->51322*/
/*51298*/         OPC_CheckPredicate, 80, // Predicate_COND_OEQ
/*51300*/         OPC_MoveParent,
/*51301*/         OPC_CheckType, MVT::i1,
/*51303*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51306*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51309*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51322*/       /*Scope*/ 24, /*->51347*/
/*51323*/         OPC_CheckPredicate, 104, // Predicate_COND_OLE
/*51325*/         OPC_MoveParent,
/*51326*/         OPC_CheckType, MVT::i1,
/*51328*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51331*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51334*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51347*/       /*Scope*/ 24, /*->51372*/
/*51348*/         OPC_CheckPredicate, 81, // Predicate_COND_OGT
/*51350*/         OPC_MoveParent,
/*51351*/         OPC_CheckType, MVT::i1,
/*51353*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51356*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51359*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51372*/       /*Scope*/ 24, /*->51397*/
/*51373*/         OPC_CheckPredicate, 105, // Predicate_COND_ONE
/*51375*/         OPC_MoveParent,
/*51376*/         OPC_CheckType, MVT::i1,
/*51378*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51381*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51384*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LG_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51397*/       /*Scope*/ 24, /*->51422*/
/*51398*/         OPC_CheckPredicate, 82, // Predicate_COND_OGE
/*51400*/         OPC_MoveParent,
/*51401*/         OPC_CheckType, MVT::i1,
/*51403*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51406*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51409*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51422*/       /*Scope*/ 24, /*->51447*/
/*51423*/         OPC_CheckPredicate, 106, // Predicate_COND_O
/*51425*/         OPC_MoveParent,
/*51426*/         OPC_CheckType, MVT::i1,
/*51428*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51431*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51434*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_O_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51447*/       /*Scope*/ 24, /*->51472*/
/*51448*/         OPC_CheckPredicate, 107, // Predicate_COND_UO
/*51450*/         OPC_MoveParent,
/*51451*/         OPC_CheckType, MVT::i1,
/*51453*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51456*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51459*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_U_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51472*/       /*Scope*/ 24, /*->51497*/
/*51473*/         OPC_CheckPredicate, 108, // Predicate_COND_ULT
/*51475*/         OPC_MoveParent,
/*51476*/         OPC_CheckType, MVT::i1,
/*51478*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51481*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51484*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51497*/       /*Scope*/ 24, /*->51522*/
/*51498*/         OPC_CheckPredicate, 109, // Predicate_COND_UEQ
/*51500*/         OPC_MoveParent,
/*51501*/         OPC_CheckType, MVT::i1,
/*51503*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51506*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51509*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLG_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51522*/       /*Scope*/ 24, /*->51547*/
/*51523*/         OPC_CheckPredicate, 110, // Predicate_COND_ULE
/*51525*/         OPC_MoveParent,
/*51526*/         OPC_CheckType, MVT::i1,
/*51528*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51531*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51534*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51547*/       /*Scope*/ 24, /*->51572*/
/*51548*/         OPC_CheckPredicate, 111, // Predicate_COND_UGT
/*51550*/         OPC_MoveParent,
/*51551*/         OPC_CheckType, MVT::i1,
/*51553*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51556*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51559*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51572*/       /*Scope*/ 24, /*->51597*/
/*51573*/         OPC_CheckPredicate, 112, // Predicate_COND_UNE
/*51575*/         OPC_MoveParent,
/*51576*/         OPC_CheckType, MVT::i1,
/*51578*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51581*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51584*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NEQ_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51597*/       /*Scope*/ 24, /*->51622*/
/*51598*/         OPC_CheckPredicate, 113, // Predicate_COND_UGE
/*51600*/         OPC_MoveParent,
/*51601*/         OPC_CheckType, MVT::i1,
/*51603*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51606*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51609*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51622*/       /*Scope*/ 59|128,5/*699*/, /*->52323*/
/*51624*/         OPC_CheckPredicate, 102, // Predicate_COND_NULL
/*51626*/         OPC_MoveParent,
/*51627*/         OPC_CheckType, MVT::i1,
/*51629*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51632*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51635*/         OPC_Scope, 13, /*->51650*/ // 49 children in Scope
/*51637*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_TRU_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51650*/         /*Scope*/ 13, /*->51664*/
/*51651*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51664*/         /*Scope*/ 13, /*->51678*/
/*51665*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51678*/         /*Scope*/ 13, /*->51692*/
/*51679*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51692*/         /*Scope*/ 13, /*->51706*/
/*51693*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51706*/         /*Scope*/ 13, /*->51720*/
/*51707*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51720*/         /*Scope*/ 13, /*->51734*/
/*51721*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51734*/         /*Scope*/ 13, /*->51748*/
/*51735*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51748*/         /*Scope*/ 13, /*->51762*/
/*51749*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_O_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51762*/         /*Scope*/ 13, /*->51776*/
/*51763*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_U_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51776*/         /*Scope*/ 13, /*->51790*/
/*51777*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51790*/         /*Scope*/ 13, /*->51804*/
/*51791*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51804*/         /*Scope*/ 13, /*->51818*/
/*51805*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51818*/         /*Scope*/ 13, /*->51832*/
/*51819*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51832*/         /*Scope*/ 13, /*->51846*/
/*51833*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51846*/         /*Scope*/ 13, /*->51860*/
/*51847*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51860*/         /*Scope*/ 13, /*->51874*/
/*51861*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_TRU_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51874*/         /*Scope*/ 13, /*->51888*/
/*51875*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_F_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51888*/         /*Scope*/ 13, /*->51902*/
/*51889*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51902*/         /*Scope*/ 13, /*->51916*/
/*51903*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_EQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51916*/         /*Scope*/ 13, /*->51930*/
/*51917*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51930*/         /*Scope*/ 13, /*->51944*/
/*51931*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51944*/         /*Scope*/ 13, /*->51958*/
/*51945*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51958*/         /*Scope*/ 13, /*->51972*/
/*51959*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51972*/         /*Scope*/ 13, /*->51986*/
/*51973*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_O_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51986*/         /*Scope*/ 13, /*->52000*/
/*51987*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_U_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52000*/         /*Scope*/ 13, /*->52014*/
/*52001*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52014*/         /*Scope*/ 13, /*->52028*/
/*52015*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52028*/         /*Scope*/ 13, /*->52042*/
/*52029*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52042*/         /*Scope*/ 13, /*->52056*/
/*52043*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52056*/         /*Scope*/ 13, /*->52070*/
/*52057*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52070*/         /*Scope*/ 13, /*->52084*/
/*52071*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52084*/         /*Scope*/ 13, /*->52098*/
/*52085*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_TRU_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52098*/         /*Scope*/ 13, /*->52112*/
/*52099*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_F_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52112*/         /*Scope*/ 13, /*->52126*/
/*52113*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52126*/         /*Scope*/ 13, /*->52140*/
/*52127*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52140*/         /*Scope*/ 13, /*->52154*/
/*52141*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52154*/         /*Scope*/ 13, /*->52168*/
/*52155*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52168*/         /*Scope*/ 13, /*->52182*/
/*52169*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52182*/         /*Scope*/ 13, /*->52196*/
/*52183*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52196*/         /*Scope*/ 13, /*->52210*/
/*52197*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_O_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52210*/         /*Scope*/ 13, /*->52224*/
/*52211*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_U_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52224*/         /*Scope*/ 13, /*->52238*/
/*52225*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52238*/         /*Scope*/ 13, /*->52252*/
/*52239*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52252*/         /*Scope*/ 13, /*->52266*/
/*52253*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52266*/         /*Scope*/ 13, /*->52280*/
/*52267*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52280*/         /*Scope*/ 13, /*->52294*/
/*52281*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52294*/         /*Scope*/ 13, /*->52308*/
/*52295*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52308*/         /*Scope*/ 13, /*->52322*/
/*52309*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52322*/         0, /*End of Scope*/
/*52323*/       0, /*End of Scope*/
/*52324*/     /*Scope*/ 27|128,3/*411*/, /*->52737*/
/*52326*/       OPC_CheckChild0Type, MVT::i32,
/*52328*/       OPC_RecordChild1, // #1 = $src1
/*52329*/       OPC_MoveChild, 2,
/*52331*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*52334*/       OPC_Scope, 14, /*->52350*/ // 15 children in Scope
/*52336*/         OPC_CheckPredicate, 102, // Predicate_COND_NULL
/*52338*/         OPC_MoveParent,
/*52339*/         OPC_CheckType, MVT::i1,
/*52341*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52350*/       /*Scope*/ 14, /*->52365*/
/*52351*/         OPC_CheckPredicate, 114, // Predicate_COND_SLT
/*52353*/         OPC_MoveParent,
/*52354*/         OPC_CheckType, MVT::i1,
/*52356*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52365*/       /*Scope*/ 14, /*->52380*/
/*52366*/         OPC_CheckPredicate, 86, // Predicate_COND_EQ
/*52368*/         OPC_MoveParent,
/*52369*/         OPC_CheckType, MVT::i1,
/*52371*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52380*/       /*Scope*/ 14, /*->52395*/
/*52381*/         OPC_CheckPredicate, 115, // Predicate_COND_SLE
/*52383*/         OPC_MoveParent,
/*52384*/         OPC_CheckType, MVT::i1,
/*52386*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52395*/       /*Scope*/ 14, /*->52410*/
/*52396*/         OPC_CheckPredicate, 88, // Predicate_COND_SGT
/*52398*/         OPC_MoveParent,
/*52399*/         OPC_CheckType, MVT::i1,
/*52401*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52410*/       /*Scope*/ 14, /*->52425*/
/*52411*/         OPC_CheckPredicate, 116, // Predicate_COND_NE
/*52413*/         OPC_MoveParent,
/*52414*/         OPC_CheckType, MVT::i1,
/*52416*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52425*/       /*Scope*/ 14, /*->52440*/
/*52426*/         OPC_CheckPredicate, 87, // Predicate_COND_SGE
/*52428*/         OPC_MoveParent,
/*52429*/         OPC_CheckType, MVT::i1,
/*52431*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52440*/       /*Scope*/ 107, /*->52548*/
/*52441*/         OPC_CheckPredicate, 102, // Predicate_COND_NULL
/*52443*/         OPC_MoveParent,
/*52444*/         OPC_CheckType, MVT::i1,
/*52446*/         OPC_Scope, 9, /*->52457*/ // 10 children in Scope
/*52448*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52457*/         /*Scope*/ 9, /*->52467*/
/*52458*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52467*/         /*Scope*/ 9, /*->52477*/
/*52468*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52477*/         /*Scope*/ 9, /*->52487*/
/*52478*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52487*/         /*Scope*/ 9, /*->52497*/
/*52488*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52497*/         /*Scope*/ 9, /*->52507*/
/*52498*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52507*/         /*Scope*/ 9, /*->52517*/
/*52508*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52517*/         /*Scope*/ 9, /*->52527*/
/*52518*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52527*/         /*Scope*/ 9, /*->52537*/
/*52528*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52537*/         /*Scope*/ 9, /*->52547*/
/*52538*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52547*/         0, /*End of Scope*/
/*52548*/       /*Scope*/ 14, /*->52563*/
/*52549*/         OPC_CheckPredicate, 108, // Predicate_COND_ULT
/*52551*/         OPC_MoveParent,
/*52552*/         OPC_CheckType, MVT::i1,
/*52554*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52563*/       /*Scope*/ 14, /*->52578*/
/*52564*/         OPC_CheckPredicate, 86, // Predicate_COND_EQ
/*52566*/         OPC_MoveParent,
/*52567*/         OPC_CheckType, MVT::i1,
/*52569*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52578*/       /*Scope*/ 14, /*->52593*/
/*52579*/         OPC_CheckPredicate, 110, // Predicate_COND_ULE
/*52581*/         OPC_MoveParent,
/*52582*/         OPC_CheckType, MVT::i1,
/*52584*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52593*/       /*Scope*/ 14, /*->52608*/
/*52594*/         OPC_CheckPredicate, 111, // Predicate_COND_UGT
/*52596*/         OPC_MoveParent,
/*52597*/         OPC_CheckType, MVT::i1,
/*52599*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52608*/       /*Scope*/ 14, /*->52623*/
/*52609*/         OPC_CheckPredicate, 116, // Predicate_COND_NE
/*52611*/         OPC_MoveParent,
/*52612*/         OPC_CheckType, MVT::i1,
/*52614*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52623*/       /*Scope*/ 14, /*->52638*/
/*52624*/         OPC_CheckPredicate, 113, // Predicate_COND_UGE
/*52626*/         OPC_MoveParent,
/*52627*/         OPC_CheckType, MVT::i1,
/*52629*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52638*/       /*Scope*/ 97, /*->52736*/
/*52639*/         OPC_CheckPredicate, 102, // Predicate_COND_NULL
/*52641*/         OPC_MoveParent,
/*52642*/         OPC_CheckType, MVT::i1,
/*52644*/         OPC_Scope, 9, /*->52655*/ // 9 children in Scope
/*52646*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52655*/         /*Scope*/ 9, /*->52665*/
/*52656*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52665*/         /*Scope*/ 9, /*->52675*/
/*52666*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52675*/         /*Scope*/ 9, /*->52685*/
/*52676*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52685*/         /*Scope*/ 9, /*->52695*/
/*52686*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52695*/         /*Scope*/ 9, /*->52705*/
/*52696*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52705*/         /*Scope*/ 9, /*->52715*/
/*52706*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52715*/         /*Scope*/ 9, /*->52725*/
/*52716*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52725*/         /*Scope*/ 9, /*->52735*/
/*52726*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52735*/         0, /*End of Scope*/
/*52736*/       0, /*End of Scope*/
/*52737*/     /*Scope*/ 27|128,3/*411*/, /*->53150*/
/*52739*/       OPC_CheckChild0Type, MVT::i64,
/*52741*/       OPC_RecordChild1, // #1 = $src1
/*52742*/       OPC_MoveChild, 2,
/*52744*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*52747*/       OPC_Scope, 14, /*->52763*/ // 15 children in Scope
/*52749*/         OPC_CheckPredicate, 102, // Predicate_COND_NULL
/*52751*/         OPC_MoveParent,
/*52752*/         OPC_CheckType, MVT::i1,
/*52754*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52763*/       /*Scope*/ 14, /*->52778*/
/*52764*/         OPC_CheckPredicate, 114, // Predicate_COND_SLT
/*52766*/         OPC_MoveParent,
/*52767*/         OPC_CheckType, MVT::i1,
/*52769*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52778*/       /*Scope*/ 14, /*->52793*/
/*52779*/         OPC_CheckPredicate, 86, // Predicate_COND_EQ
/*52781*/         OPC_MoveParent,
/*52782*/         OPC_CheckType, MVT::i1,
/*52784*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52793*/       /*Scope*/ 14, /*->52808*/
/*52794*/         OPC_CheckPredicate, 115, // Predicate_COND_SLE
/*52796*/         OPC_MoveParent,
/*52797*/         OPC_CheckType, MVT::i1,
/*52799*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52808*/       /*Scope*/ 14, /*->52823*/
/*52809*/         OPC_CheckPredicate, 88, // Predicate_COND_SGT
/*52811*/         OPC_MoveParent,
/*52812*/         OPC_CheckType, MVT::i1,
/*52814*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52823*/       /*Scope*/ 14, /*->52838*/
/*52824*/         OPC_CheckPredicate, 116, // Predicate_COND_NE
/*52826*/         OPC_MoveParent,
/*52827*/         OPC_CheckType, MVT::i1,
/*52829*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52838*/       /*Scope*/ 14, /*->52853*/
/*52839*/         OPC_CheckPredicate, 87, // Predicate_COND_SGE
/*52841*/         OPC_MoveParent,
/*52842*/         OPC_CheckType, MVT::i1,
/*52844*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52853*/       /*Scope*/ 107, /*->52961*/
/*52854*/         OPC_CheckPredicate, 102, // Predicate_COND_NULL
/*52856*/         OPC_MoveParent,
/*52857*/         OPC_CheckType, MVT::i1,
/*52859*/         OPC_Scope, 9, /*->52870*/ // 10 children in Scope
/*52861*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52870*/         /*Scope*/ 9, /*->52880*/
/*52871*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52880*/         /*Scope*/ 9, /*->52890*/
/*52881*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52890*/         /*Scope*/ 9, /*->52900*/
/*52891*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52900*/         /*Scope*/ 9, /*->52910*/
/*52901*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52910*/         /*Scope*/ 9, /*->52920*/
/*52911*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52920*/         /*Scope*/ 9, /*->52930*/
/*52921*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52930*/         /*Scope*/ 9, /*->52940*/
/*52931*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52940*/         /*Scope*/ 9, /*->52950*/
/*52941*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52950*/         /*Scope*/ 9, /*->52960*/
/*52951*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52960*/         0, /*End of Scope*/
/*52961*/       /*Scope*/ 14, /*->52976*/
/*52962*/         OPC_CheckPredicate, 108, // Predicate_COND_ULT
/*52964*/         OPC_MoveParent,
/*52965*/         OPC_CheckType, MVT::i1,
/*52967*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52976*/       /*Scope*/ 14, /*->52991*/
/*52977*/         OPC_CheckPredicate, 86, // Predicate_COND_EQ
/*52979*/         OPC_MoveParent,
/*52980*/         OPC_CheckType, MVT::i1,
/*52982*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52991*/       /*Scope*/ 14, /*->53006*/
/*52992*/         OPC_CheckPredicate, 110, // Predicate_COND_ULE
/*52994*/         OPC_MoveParent,
/*52995*/         OPC_CheckType, MVT::i1,
/*52997*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53006*/       /*Scope*/ 14, /*->53021*/
/*53007*/         OPC_CheckPredicate, 111, // Predicate_COND_UGT
/*53009*/         OPC_MoveParent,
/*53010*/         OPC_CheckType, MVT::i1,
/*53012*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53021*/       /*Scope*/ 14, /*->53036*/
/*53022*/         OPC_CheckPredicate, 116, // Predicate_COND_NE
/*53024*/         OPC_MoveParent,
/*53025*/         OPC_CheckType, MVT::i1,
/*53027*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53036*/       /*Scope*/ 14, /*->53051*/
/*53037*/         OPC_CheckPredicate, 113, // Predicate_COND_UGE
/*53039*/         OPC_MoveParent,
/*53040*/         OPC_CheckType, MVT::i1,
/*53042*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53051*/       /*Scope*/ 97, /*->53149*/
/*53052*/         OPC_CheckPredicate, 102, // Predicate_COND_NULL
/*53054*/         OPC_MoveParent,
/*53055*/         OPC_CheckType, MVT::i1,
/*53057*/         OPC_Scope, 9, /*->53068*/ // 9 children in Scope
/*53059*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53068*/         /*Scope*/ 9, /*->53078*/
/*53069*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53078*/         /*Scope*/ 9, /*->53088*/
/*53079*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53088*/         /*Scope*/ 9, /*->53098*/
/*53089*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53098*/         /*Scope*/ 9, /*->53108*/
/*53099*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53108*/         /*Scope*/ 9, /*->53118*/
/*53109*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53118*/         /*Scope*/ 9, /*->53128*/
/*53119*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53128*/         /*Scope*/ 9, /*->53138*/
/*53129*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53138*/         /*Scope*/ 9, /*->53148*/
/*53139*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53148*/         0, /*End of Scope*/
/*53149*/       0, /*End of Scope*/
/*53150*/     0, /*End of Scope*/
/*53151*/   /*SwitchOpcode*/ 71, TARGET_VAL(AMDGPUISD::FP_CLASS),// ->53225
/*53154*/     OPC_RecordChild0, // #0 = $VOP3Mods0Clamp0OMod:src0:src0_modifiers
/*53155*/     OPC_CheckType, MVT::i1,
/*53157*/     OPC_Scope, 32, /*->53191*/ // 2 children in Scope
/*53159*/       OPC_CheckChild0Type, MVT::f32,
/*53161*/       OPC_RecordChild1, // #1 = $src1
/*53162*/       OPC_CheckChild1Type, MVT::i32,
/*53164*/       OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*53167*/       OPC_Scope, 10, /*->53179*/ // 2 children in Scope
/*53169*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_CLASS_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*53179*/       /*Scope*/ 10, /*->53190*/
/*53180*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*53190*/       0, /*End of Scope*/
/*53191*/     /*Scope*/ 32, /*->53224*/
/*53192*/       OPC_CheckChild0Type, MVT::f64,
/*53194*/       OPC_RecordChild1, // #1 = $src1
/*53195*/       OPC_CheckChild1Type, MVT::i32,
/*53197*/       OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*53200*/       OPC_Scope, 10, /*->53212*/ // 2 children in Scope
/*53202*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f64 f64:f64:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1)
/*53212*/       /*Scope*/ 10, /*->53223*/
/*53213*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f64 f64:f64:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1)
/*53223*/       0, /*End of Scope*/
/*53224*/     0, /*End of Scope*/
/*53225*/   /*SwitchOpcode*/ 19, TARGET_VAL(ISD::FP_TO_FP16),// ->53247
/*53228*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*53229*/     OPC_CheckChild0Type, MVT::f32,
/*53231*/     OPC_CheckType, MVT::i32,
/*53233*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*53236*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e64), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (fp_to_f16:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_CVT_F16_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*53247*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::SMIN3),// ->53267
/*53250*/     OPC_RecordChild0, // #0 = $src0
/*53251*/     OPC_RecordChild1, // #1 = $src1
/*53252*/     OPC_RecordChild2, // #2 = $src2
/*53253*/     OPC_CheckChild2Type, MVT::i32,
/*53255*/     OPC_CheckType, MVT::i32,
/*53257*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN3_I32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUsmin3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MIN3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*53267*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::UMIN3),// ->53287
/*53270*/     OPC_RecordChild0, // #0 = $src0
/*53271*/     OPC_RecordChild1, // #1 = $src1
/*53272*/     OPC_RecordChild2, // #2 = $src2
/*53273*/     OPC_CheckChild2Type, MVT::i32,
/*53275*/     OPC_CheckType, MVT::i32,
/*53277*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN3_U32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUumin3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MIN3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*53287*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::SMAX3),// ->53307
/*53290*/     OPC_RecordChild0, // #0 = $src0
/*53291*/     OPC_RecordChild1, // #1 = $src1
/*53292*/     OPC_RecordChild2, // #2 = $src2
/*53293*/     OPC_CheckChild2Type, MVT::i32,
/*53295*/     OPC_CheckType, MVT::i32,
/*53297*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX3_I32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUsmax3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MAX3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*53307*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::UMAX3),// ->53327
/*53310*/     OPC_RecordChild0, // #0 = $src0
/*53311*/     OPC_RecordChild1, // #1 = $src1
/*53312*/     OPC_RecordChild2, // #2 = $src2
/*53313*/     OPC_CheckChild2Type, MVT::i32,
/*53315*/     OPC_CheckType, MVT::i32,
/*53317*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX3_U32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUumax3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MAX3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*53327*/   /*SwitchOpcode*/ 115|128,3/*499*/, TARGET_VAL(ISD::FADD),// ->53830
/*53331*/     OPC_Scope, 39, /*->53372*/ // 5 children in Scope
/*53333*/       OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*53334*/       OPC_MoveChild, 1,
/*53336*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*53339*/       OPC_MoveChild, 0,
/*53341*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*53344*/       OPC_CheckChild0Same, 0,
/*53346*/       OPC_MoveParent,
/*53347*/       OPC_MoveParent,
/*53348*/       OPC_CheckType, MVT::f64,
/*53350*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*53352*/       OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*53355*/       OPC_EmitInteger, MVT::i1, 0, 
/*53358*/       OPC_EmitInteger, MVT::i32, 0, 
/*53361*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods), (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)))) - Complexity = 27
                // Dst: (V_FRACT_F64_e64:f64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32)
/*53372*/     /*Scope*/ 39, /*->53412*/
/*53373*/       OPC_MoveChild, 0,
/*53375*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*53378*/       OPC_MoveChild, 0,
/*53380*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*53383*/       OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*53384*/       OPC_MoveParent,
/*53385*/       OPC_MoveParent,
/*53386*/       OPC_CheckChild1Same, 0,
/*53388*/       OPC_CheckType, MVT::f64,
/*53390*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*53392*/       OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*53395*/       OPC_EmitInteger, MVT::i1, 0, 
/*53398*/       OPC_EmitInteger, MVT::i32, 0, 
/*53401*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fadd:f64 (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods))), (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 27
                // Dst: (V_FRACT_F64_e64:f64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32)
/*53412*/     /*Scope*/ 109, /*->53522*/
/*53413*/       OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*53414*/       OPC_MoveChild, 1,
/*53416*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*53419*/       OPC_MoveChild, 0,
/*53421*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*53424*/       OPC_CheckChild0Same, 0,
/*53426*/       OPC_MoveParent,
/*53427*/       OPC_MoveParent,
/*53428*/       OPC_CheckType, MVT::f64,
/*53430*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53432*/       OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*53435*/       OPC_EmitInteger, MVT::i32, 0, 
/*53438*/       OPC_EmitInteger, MVT::i1, 0, 
/*53441*/       OPC_EmitInteger, MVT::i32, 0, 
/*53444*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 1, 4, 5,  // Results = #6
/*53455*/       OPC_EmitInteger, MVT::i32, 0, 
/*53458*/       OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,119|128,63/*4607182418800017407*/, 
/*53469*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B64_PSEUDO), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 8,  // Results = #9
/*53477*/       OPC_EmitInteger, MVT::i1, 0, 
/*53480*/       OPC_EmitInteger, MVT::i32, 0, 
/*53483*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                    1/*#VTs*/, MVT::i64, 6/*#Ops*/, 3, 6, 7, 9, 10, 11,  // Results = #12
/*53496*/       OPC_EmitInteger, MVT::i32, 0, 
/*53499*/       OPC_EmitInteger, MVT::i32, 3, 
/*53502*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                    1/*#VTs*/, MVT::i1, 3/*#Ops*/, 13, 1, 14,  // Results = #15
/*53512*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B64_PSEUDO), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 1, 12, 15, 
                // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods), (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)))) - Complexity = 27
                // Dst: (V_CNDMASK_B64_PSEUDO:f64 ?:f64:$x, (V_MIN_F64:i64 0:i32, (V_FRACT_F64_e64:i64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32), 0:i32, (V_MOV_B64_PSEUDO:i64 4607182418800017407:i64), 0:i1, 0:i32), (V_CMP_CLASS_F64_e64:i1 0:i32, ?:f64:$x, 3:i32))
/*53522*/     /*Scope*/ 109, /*->53632*/
/*53523*/       OPC_MoveChild, 0,
/*53525*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*53528*/       OPC_MoveChild, 0,
/*53530*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*53533*/       OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*53534*/       OPC_MoveParent,
/*53535*/       OPC_MoveParent,
/*53536*/       OPC_CheckChild1Same, 0,
/*53538*/       OPC_CheckType, MVT::f64,
/*53540*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53542*/       OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*53545*/       OPC_EmitInteger, MVT::i32, 0, 
/*53548*/       OPC_EmitInteger, MVT::i1, 0, 
/*53551*/       OPC_EmitInteger, MVT::i32, 0, 
/*53554*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 1, 4, 5,  // Results = #6
/*53565*/       OPC_EmitInteger, MVT::i32, 0, 
/*53568*/       OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,119|128,63/*4607182418800017407*/, 
/*53579*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B64_PSEUDO), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 8,  // Results = #9
/*53587*/       OPC_EmitInteger, MVT::i1, 0, 
/*53590*/       OPC_EmitInteger, MVT::i32, 0, 
/*53593*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                    1/*#VTs*/, MVT::i64, 6/*#Ops*/, 3, 6, 7, 9, 10, 11,  // Results = #12
/*53606*/       OPC_EmitInteger, MVT::i32, 0, 
/*53609*/       OPC_EmitInteger, MVT::i32, 3, 
/*53612*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                    1/*#VTs*/, MVT::i1, 3/*#Ops*/, 13, 1, 14,  // Results = #15
/*53622*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B64_PSEUDO), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 1, 12, 15, 
                // Src: (fadd:f64 (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods))), (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 27
                // Dst: (V_CNDMASK_B64_PSEUDO:f64 ?:f64:$x, (V_MIN_F64:i64 0:i32, (V_FRACT_F64_e64:i64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32), 0:i32, (V_MOV_B64_PSEUDO:i64 4607182418800017407:i64), 0:i1, 0:i32), (V_CMP_CLASS_F64_e64:i1 0:i32, ?:f64:$x, 3:i32))
/*53632*/     /*Scope*/ 67|128,1/*195*/, /*->53829*/
/*53634*/       OPC_RecordChild0, // #0 = $src0
/*53635*/       OPC_RecordChild1, // #1 = $src1
/*53636*/       OPC_SwitchType /*2 cases */, 16|128,1/*144*/, MVT::f32,// ->53784
/*53640*/         OPC_Scope, 101, /*->53743*/ // 3 children in Scope
/*53642*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*53644*/           OPC_EmitInteger, MVT::i32, 0, 
/*53647*/           OPC_EmitInteger, MVT::i32, 0, 
/*53650*/           OPC_EmitInteger, MVT::i32, 1, 
/*53653*/           OPC_EmitInteger, MVT::i32, 0, 
/*53656*/           OPC_EmitInteger, MVT::i32, 0, 
/*53659*/           OPC_EmitInteger, MVT::i32, 0, 
/*53662*/           OPC_EmitInteger, MVT::i32, 0, 
/*53665*/           OPC_EmitInteger, MVT::i32, 0, 
/*53668*/           OPC_EmitInteger, MVT::i32, 0, 
/*53671*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53683*/           OPC_EmitInteger, MVT::i32, 0, 
/*53686*/           OPC_EmitInteger, MVT::i32, 0, 
/*53689*/           OPC_EmitInteger, MVT::i32, 0, 
/*53692*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53704*/           OPC_EmitInteger, MVT::i32, 1, 
/*53707*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53710*/           OPC_EmitInteger, MVT::i32, 0, 
/*53713*/           OPC_EmitInteger, MVT::i32, 0, 
/*53716*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD), 0,
                        1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (fadd:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                    // Dst: (ADD:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*53743*/         /*Scope*/ 19, /*->53763*/
/*53744*/           OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*53747*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*53750*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                        1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53763*/         /*Scope*/ 19, /*->53783*/
/*53764*/           OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*53767*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*53770*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                        1/*#VTs*/, MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53783*/         0, /*End of Scope*/
/*53784*/       /*SwitchType*/ 42, MVT::f64,// ->53828
/*53786*/         OPC_Scope, 19, /*->53807*/ // 2 children in Scope
/*53788*/           OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*53791*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*53794*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                        1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53807*/         /*Scope*/ 19, /*->53827*/
/*53808*/           OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*53811*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*53814*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                        1/*#VTs*/, MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53827*/         0, /*End of Scope*/
/*53828*/       0, // EndSwitchType
/*53829*/     0, /*End of Scope*/
/*53830*/   /*SwitchOpcode*/ 59, TARGET_VAL(ISD::FSUB),// ->53892
/*53833*/     OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*53834*/     OPC_Scope, 32, /*->53868*/ // 2 children in Scope
/*53836*/       OPC_MoveChild, 1,
/*53838*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*53841*/       OPC_CheckChild0Same, 0,
/*53843*/       OPC_MoveParent,
/*53844*/       OPC_CheckType, MVT::f32,
/*53846*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*53848*/       OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*53851*/       OPC_EmitInteger, MVT::i1, 0, 
/*53854*/       OPC_EmitInteger, MVT::i32, 0, 
/*53857*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FRACT_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsub:f32 (VOP3Mods:f32 f32:f32:$x, i32:i32:$mods), (ffloor:f32 (VOP3Mods:f32 f32:f32:$x, i32:i32:$mods))) - Complexity = 24
                // Dst: (V_FRACT_F32_e64:f32 ?:i32:$mods, ?:f32:$x, 0:i1, 0:i32)
/*53868*/     /*Scope*/ 22, /*->53891*/
/*53869*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*53870*/       OPC_CheckType, MVT::f32,
/*53872*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*53875*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*53878*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SUB_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fsub:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_SUB_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53891*/     0, /*End of Scope*/
/*53892*/   /*SwitchOpcode*/ 60, TARGET_VAL(AMDGPUISD::CLAMP),// ->53955
/*53895*/     OPC_RecordChild0, // #0 = $VOP3Mods0Clamp:src0:src0_modifiers:omod
/*53896*/     OPC_MoveChild, 1,
/*53898*/     OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*53901*/     OPC_CheckPredicate, 85, // Predicate_FP_ZERO
/*53903*/     OPC_MoveParent,
/*53904*/     OPC_MoveChild, 2,
/*53906*/     OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*53909*/     OPC_CheckPredicate, 84, // Predicate_FP_ONE
/*53911*/     OPC_MoveParent,
/*53912*/     OPC_CheckType, MVT::f32,
/*53914*/     OPC_Scope, 27, /*->53943*/ // 2 children in Scope
/*53916*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53918*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0Clamp:$ #1 #2 #3
/*53921*/       OPC_EmitInteger, MVT::i32, 0, 
/*53924*/       OPC_EmitInteger, MVT::i32, 0, 
/*53927*/       OPC_EmitInteger, MVT::i1, 1, 
/*53930*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 2, 1, 4, 5, 6, 3, 
                // Src: (AMDGPUclamp:f32 (VOP3Mods0Clamp:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i32:i32:$omod), (fpimm:f32)<<P:Predicate_FP_ZERO>>, (fpimm:f32)<<P:Predicate_FP_ONE>>) - Complexity = 23
                // Dst: (V_ADD_F32_e64:f32 ?:i32:$src0_modifiers, ?:f32:$src0, 0:i32, 0:i32, 1:i1, ?:i32:$omod)
/*53943*/     /*Scope*/ 10, /*->53954*/
/*53944*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*53946*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CLAMP_R600), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (AMDGPUclamp:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (fpimm:f32)<<P:Predicate_FP_ONE>>) - Complexity = 11
                // Dst: (CLAMP_R600:f32 f32:f32:$src0)
/*53954*/     0, /*End of Scope*/
/*53955*/   /*SwitchOpcode*/ 97|128,1/*225*/, TARGET_VAL(ISD::FFLOOR),// ->54184
/*53959*/     OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*53960*/     OPC_SwitchType /*2 cases */, 4|128,1/*132*/, MVT::f64,// ->54096
/*53964*/       OPC_Scope, 114, /*->54080*/ // 2 children in Scope
/*53966*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53968*/         OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*53971*/         OPC_EmitInteger, MVT::i32, 1, 
/*53974*/         OPC_EmitInteger, MVT::i32, 0, 
/*53977*/         OPC_EmitInteger, MVT::i1, 0, 
/*53980*/         OPC_EmitInteger, MVT::i32, 0, 
/*53983*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 1, 5, 6,  // Results = #7
/*53994*/         OPC_EmitInteger, MVT::i32, 0, 
/*53997*/         OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,119|128,63/*4607182418800017407*/, 
/*54008*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B64_PSEUDO), 0,
                      1/*#VTs*/, MVT::i64, 1/*#Ops*/, 9,  // Results = #10
/*54016*/         OPC_EmitInteger, MVT::i1, 0, 
/*54019*/         OPC_EmitInteger, MVT::i32, 0, 
/*54022*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                      1/*#VTs*/, MVT::i64, 6/*#Ops*/, 4, 7, 8, 10, 11, 12,  // Results = #13
/*54035*/         OPC_EmitInteger, MVT::i32, 0, 
/*54038*/         OPC_EmitInteger, MVT::i32, 3, 
/*54041*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 14, 1, 15,  // Results = #16
/*54051*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B64_PSEUDO), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 1, 13, 16,  // Results = #17
/*54061*/         OPC_EmitInteger, MVT::i1, 0, 
/*54064*/         OPC_EmitInteger, MVT::i32, 0, 
/*54067*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 1, 3, 17, 18, 19, 
                  // Src: (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 12
                  // Dst: (V_ADD_F64:f64 ?:i32:$mods, ?:f64:$x, 1:i32, (V_CNDMASK_B64_PSEUDO:i64 ?:f64:$x, (V_MIN_F64:i64 0:i32, (V_FRACT_F64_e64:i64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32), 0:i32, (V_MOV_B64_PSEUDO:i64 4607182418800017407:i64), 0:i1, 0:i32), (V_CMP_CLASS_F64_e64:i1 0:i32, ?:f64:$x, 3:i32)), 0:i1, 0:i32)
/*54080*/       /*Scope*/ 14, /*->54095*/
/*54081*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*54084*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FLOOR_F64_e64), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ffloor:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FLOOR_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*54095*/       0, /*End of Scope*/
/*54096*/     /*SwitchType*/ 85, MVT::f32,// ->54183
/*54098*/       OPC_Scope, 67, /*->54167*/ // 2 children in Scope
/*54100*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*54102*/         OPC_EmitInteger, MVT::i32, 1, 
/*54105*/         OPC_EmitInteger, MVT::i32, 0, 
/*54108*/         OPC_EmitInteger, MVT::i32, 0, 
/*54111*/         OPC_EmitInteger, MVT::i32, 0, 
/*54114*/         OPC_EmitInteger, MVT::i32, 0, 
/*54117*/         OPC_EmitInteger, MVT::i32, 0, 
/*54120*/         OPC_EmitInteger, MVT::i32, 0, 
/*54123*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54135*/         OPC_EmitInteger, MVT::i32, 1, 
/*54138*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54141*/         OPC_EmitInteger, MVT::i32, 0, 
/*54144*/         OPC_EmitInteger, MVT::i32, 0, 
/*54147*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLOOR), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ffloor:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLOOR:f32 R600_Reg32:f32:$src0)
/*54167*/       /*Scope*/ 14, /*->54182*/
/*54168*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*54171*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FLOOR_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ffloor:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FLOOR_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*54182*/       0, /*End of Scope*/
/*54183*/     0, // EndSwitchType
/*54184*/   /*SwitchOpcode*/ 93|128,5/*733*/, TARGET_VAL(ISD::FDIV),// ->54921
/*54188*/     OPC_Scope, 89|128,1/*217*/, /*->54408*/ // 2 children in Scope
/*54191*/       OPC_MoveChild, 0,
/*54193*/       OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*54196*/       OPC_CheckPredicate, 84, // Predicate_FP_ONE
/*54198*/       OPC_MoveParent,
/*54199*/       OPC_RecordChild1, // #0 = $src
/*54200*/       OPC_CheckType, MVT::f32,
/*54202*/       OPC_Scope, 67, /*->54271*/ // 3 children in Scope
/*54204*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*54206*/         OPC_EmitInteger, MVT::i32, 1, 
/*54209*/         OPC_EmitInteger, MVT::i32, 0, 
/*54212*/         OPC_EmitInteger, MVT::i32, 0, 
/*54215*/         OPC_EmitInteger, MVT::i32, 0, 
/*54218*/         OPC_EmitInteger, MVT::i32, 0, 
/*54221*/         OPC_EmitInteger, MVT::i32, 0, 
/*54224*/         OPC_EmitInteger, MVT::i32, 0, 
/*54227*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54239*/         OPC_EmitInteger, MVT::i32, 1, 
/*54242*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54245*/         OPC_EmitInteger, MVT::i32, 0, 
/*54248*/         OPC_EmitInteger, MVT::i32, 0, 
/*54251*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_r600:f32 ?:f32:$src)
/*54271*/       /*Scope*/ 67, /*->54339*/
/*54272*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*54274*/         OPC_EmitInteger, MVT::i32, 1, 
/*54277*/         OPC_EmitInteger, MVT::i32, 0, 
/*54280*/         OPC_EmitInteger, MVT::i32, 0, 
/*54283*/         OPC_EmitInteger, MVT::i32, 0, 
/*54286*/         OPC_EmitInteger, MVT::i32, 0, 
/*54289*/         OPC_EmitInteger, MVT::i32, 0, 
/*54292*/         OPC_EmitInteger, MVT::i32, 0, 
/*54295*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54307*/         OPC_EmitInteger, MVT::i32, 1, 
/*54310*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54313*/         OPC_EmitInteger, MVT::i32, 0, 
/*54316*/         OPC_EmitInteger, MVT::i32, 0, 
/*54319*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_eg:f32 ?:f32:$src)
/*54339*/       /*Scope*/ 67, /*->54407*/
/*54340*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*54342*/         OPC_EmitInteger, MVT::i32, 1, 
/*54345*/         OPC_EmitInteger, MVT::i32, 0, 
/*54348*/         OPC_EmitInteger, MVT::i32, 0, 
/*54351*/         OPC_EmitInteger, MVT::i32, 0, 
/*54354*/         OPC_EmitInteger, MVT::i32, 0, 
/*54357*/         OPC_EmitInteger, MVT::i32, 0, 
/*54360*/         OPC_EmitInteger, MVT::i32, 0, 
/*54363*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54375*/         OPC_EmitInteger, MVT::i32, 1, 
/*54378*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54381*/         OPC_EmitInteger, MVT::i32, 0, 
/*54384*/         OPC_EmitInteger, MVT::i32, 0, 
/*54387*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_cm:f32 ?:f32:$src)
/*54407*/       0, /*End of Scope*/
/*54408*/     /*Scope*/ 126|128,3/*510*/, /*->54920*/
/*54410*/       OPC_RecordChild0, // #0 = $src0
/*54411*/       OPC_RecordChild1, // #1 = $src1
/*54412*/       OPC_CheckType, MVT::f32,
/*54414*/       OPC_Scope, 38|128,1/*166*/, /*->54583*/ // 3 children in Scope
/*54417*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*54419*/         OPC_EmitInteger, MVT::i32, 0, 
/*54422*/         OPC_EmitInteger, MVT::i32, 0, 
/*54425*/         OPC_EmitInteger, MVT::i32, 1, 
/*54428*/         OPC_EmitInteger, MVT::i32, 0, 
/*54431*/         OPC_EmitInteger, MVT::i32, 0, 
/*54434*/         OPC_EmitInteger, MVT::i32, 0, 
/*54437*/         OPC_EmitInteger, MVT::i32, 0, 
/*54440*/         OPC_EmitInteger, MVT::i32, 0, 
/*54443*/         OPC_EmitInteger, MVT::i32, 0, 
/*54446*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54458*/         OPC_EmitInteger, MVT::i32, 1, 
/*54461*/         OPC_EmitInteger, MVT::i32, 0, 
/*54464*/         OPC_EmitInteger, MVT::i32, 0, 
/*54467*/         OPC_EmitInteger, MVT::i32, 0, 
/*54470*/         OPC_EmitInteger, MVT::i32, 0, 
/*54473*/         OPC_EmitInteger, MVT::i32, 0, 
/*54476*/         OPC_EmitInteger, MVT::i32, 0, 
/*54479*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54491*/         OPC_EmitInteger, MVT::i32, 1, 
/*54494*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54497*/         OPC_EmitInteger, MVT::i32, 0, 
/*54500*/         OPC_EmitInteger, MVT::i32, 0, 
/*54503*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*54523*/         OPC_EmitInteger, MVT::i32, 0, 
/*54526*/         OPC_EmitInteger, MVT::i32, 0, 
/*54529*/         OPC_EmitInteger, MVT::i32, 0, 
/*54532*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54544*/         OPC_EmitInteger, MVT::i32, 1, 
/*54547*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54550*/         OPC_EmitInteger, MVT::i32, 0, 
/*54553*/         OPC_EmitInteger, MVT::i32, 0, 
/*54556*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_r600:i32 ?:f32:$src1))
/*54583*/       /*Scope*/ 38|128,1/*166*/, /*->54751*/
/*54585*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*54587*/         OPC_EmitInteger, MVT::i32, 0, 
/*54590*/         OPC_EmitInteger, MVT::i32, 0, 
/*54593*/         OPC_EmitInteger, MVT::i32, 1, 
/*54596*/         OPC_EmitInteger, MVT::i32, 0, 
/*54599*/         OPC_EmitInteger, MVT::i32, 0, 
/*54602*/         OPC_EmitInteger, MVT::i32, 0, 
/*54605*/         OPC_EmitInteger, MVT::i32, 0, 
/*54608*/         OPC_EmitInteger, MVT::i32, 0, 
/*54611*/         OPC_EmitInteger, MVT::i32, 0, 
/*54614*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54626*/         OPC_EmitInteger, MVT::i32, 1, 
/*54629*/         OPC_EmitInteger, MVT::i32, 0, 
/*54632*/         OPC_EmitInteger, MVT::i32, 0, 
/*54635*/         OPC_EmitInteger, MVT::i32, 0, 
/*54638*/         OPC_EmitInteger, MVT::i32, 0, 
/*54641*/         OPC_EmitInteger, MVT::i32, 0, 
/*54644*/         OPC_EmitInteger, MVT::i32, 0, 
/*54647*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54659*/         OPC_EmitInteger, MVT::i32, 1, 
/*54662*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54665*/         OPC_EmitInteger, MVT::i32, 0, 
/*54668*/         OPC_EmitInteger, MVT::i32, 0, 
/*54671*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*54691*/         OPC_EmitInteger, MVT::i32, 0, 
/*54694*/         OPC_EmitInteger, MVT::i32, 0, 
/*54697*/         OPC_EmitInteger, MVT::i32, 0, 
/*54700*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54712*/         OPC_EmitInteger, MVT::i32, 1, 
/*54715*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54718*/         OPC_EmitInteger, MVT::i32, 0, 
/*54721*/         OPC_EmitInteger, MVT::i32, 0, 
/*54724*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_eg:i32 ?:f32:$src1))
/*54751*/       /*Scope*/ 38|128,1/*166*/, /*->54919*/
/*54753*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*54755*/         OPC_EmitInteger, MVT::i32, 0, 
/*54758*/         OPC_EmitInteger, MVT::i32, 0, 
/*54761*/         OPC_EmitInteger, MVT::i32, 1, 
/*54764*/         OPC_EmitInteger, MVT::i32, 0, 
/*54767*/         OPC_EmitInteger, MVT::i32, 0, 
/*54770*/         OPC_EmitInteger, MVT::i32, 0, 
/*54773*/         OPC_EmitInteger, MVT::i32, 0, 
/*54776*/         OPC_EmitInteger, MVT::i32, 0, 
/*54779*/         OPC_EmitInteger, MVT::i32, 0, 
/*54782*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54794*/         OPC_EmitInteger, MVT::i32, 1, 
/*54797*/         OPC_EmitInteger, MVT::i32, 0, 
/*54800*/         OPC_EmitInteger, MVT::i32, 0, 
/*54803*/         OPC_EmitInteger, MVT::i32, 0, 
/*54806*/         OPC_EmitInteger, MVT::i32, 0, 
/*54809*/         OPC_EmitInteger, MVT::i32, 0, 
/*54812*/         OPC_EmitInteger, MVT::i32, 0, 
/*54815*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54827*/         OPC_EmitInteger, MVT::i32, 1, 
/*54830*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54833*/         OPC_EmitInteger, MVT::i32, 0, 
/*54836*/         OPC_EmitInteger, MVT::i32, 0, 
/*54839*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*54859*/         OPC_EmitInteger, MVT::i32, 0, 
/*54862*/         OPC_EmitInteger, MVT::i32, 0, 
/*54865*/         OPC_EmitInteger, MVT::i32, 0, 
/*54868*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54880*/         OPC_EmitInteger, MVT::i32, 1, 
/*54883*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54886*/         OPC_EmitInteger, MVT::i32, 0, 
/*54889*/         OPC_EmitInteger, MVT::i32, 0, 
/*54892*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_cm:i32 ?:f32:$src1))
/*54919*/       0, /*End of Scope*/
/*54920*/     0, /*End of Scope*/
/*54921*/   /*SwitchOpcode*/ 104, TARGET_VAL(AMDGPUISD::LOAD_CONSTANT),// ->55028
/*54924*/     OPC_RecordMemRef,
/*54925*/     OPC_RecordChild0, // #0 = $sbase
/*54926*/     OPC_RecordChild1, // #1 = $offset
/*54927*/     OPC_Scope, 66, /*->54995*/ // 2 children in Scope
/*54929*/       OPC_MoveChild, 1,
/*54931*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54934*/       OPC_Scope, 17, /*->54953*/ // 3 children in Scope
/*54936*/         OPC_CheckPredicate, 49, // Predicate_IMM8bitDWORD
/*54938*/         OPC_MoveParent,
/*54939*/         OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*54941*/         OPC_EmitNodeXForm, 3, 1, // as_dword_i32imm
/*54944*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM), 0|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (imm:i32)<<P:Predicate_IMM8bitDWORD>>:$offset) - Complexity = 7
                  // Dst: (S_BUFFER_LOAD_DWORD_IMM:f32 ?:v4i32:$sbase, (as_dword_i32imm:i32 ?:i32:$offset))
/*54953*/       /*Scope*/ 17, /*->54971*/
/*54954*/         OPC_CheckPredicate, 50, // Predicate_IMM20bit
/*54956*/         OPC_MoveParent,
/*54957*/         OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*54959*/         OPC_EmitNodeXForm, 4, 1, // as_i32imm
/*54962*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM), 0|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (imm:i32)<<P:Predicate_IMM20bit>>:$offset) - Complexity = 7
                  // Dst: (S_BUFFER_LOAD_DWORD_IMM:f32 ?:v4i32:$sbase, (as_i32imm:i32 ?:i32:$offset))
/*54971*/       /*Scope*/ 22, /*->54994*/
/*54972*/         OPC_MoveParent,
/*54973*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54975*/         OPC_EmitConvertToTarget, 1,
/*54977*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3
/*54985*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_SGPR), 0|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (imm:i32):$offset) - Complexity = 6
                  // Dst: (S_BUFFER_LOAD_DWORD_SGPR:f32 ?:v4i32:$sbase, (S_MOV_B32:i32 (imm:i32):$offset))
/*54994*/       0, /*End of Scope*/
/*54995*/     /*Scope*/ 31, /*->55027*/
/*54996*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54998*/       OPC_EmitInteger, MVT::i32, 0, 
/*55001*/       OPC_EmitInteger, MVT::i16, 0, 
/*55004*/       OPC_EmitInteger, MVT::i1, 0, 
/*55007*/       OPC_EmitInteger, MVT::i1, 0, 
/*55010*/       OPC_EmitInteger, MVT::i1, 0, 
/*55013*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f32, 7/*#Ops*/, 1, 0, 2, 3, 4, 5, 6, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, i32:i32:$voff) - Complexity = 3
                // Dst: (BUFFER_LOAD_DWORD_OFFEN:f32 ?:i32:$voff, ?:v4i32:$sbase, 0:i32, 0:i16, 0:i1, 0:i1, 0:i1)
/*55027*/     0, /*End of Scope*/
/*55028*/   /*SwitchOpcode*/ 106|128,3/*490*/, TARGET_VAL(AMDGPUISD::RCP),// ->55522
/*55032*/     OPC_Scope, 113|128,1/*241*/, /*->55276*/ // 2 children in Scope
/*55035*/       OPC_MoveChild, 0,
/*55037*/       OPC_CheckOpcode, TARGET_VAL(ISD::FSQRT),
/*55040*/       OPC_RecordChild0, // #0 = $src
/*55041*/       OPC_MoveParent,
/*55042*/       OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->55263
/*55046*/         OPC_Scope, 67, /*->55115*/ // 4 children in Scope
/*55048*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*55050*/           OPC_EmitInteger, MVT::i32, 1, 
/*55053*/           OPC_EmitInteger, MVT::i32, 0, 
/*55056*/           OPC_EmitInteger, MVT::i32, 0, 
/*55059*/           OPC_EmitInteger, MVT::i32, 0, 
/*55062*/           OPC_EmitInteger, MVT::i32, 0, 
/*55065*/           OPC_EmitInteger, MVT::i32, 0, 
/*55068*/           OPC_EmitInteger, MVT::i32, 0, 
/*55071*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55083*/           OPC_EmitInteger, MVT::i32, 1, 
/*55086*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55089*/           OPC_EmitInteger, MVT::i32, 0, 
/*55092*/           OPC_EmitInteger, MVT::i32, 0, 
/*55095*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_r600:f32 ?:f32:$src)
/*55115*/         /*Scope*/ 67, /*->55183*/
/*55116*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*55118*/           OPC_EmitInteger, MVT::i32, 1, 
/*55121*/           OPC_EmitInteger, MVT::i32, 0, 
/*55124*/           OPC_EmitInteger, MVT::i32, 0, 
/*55127*/           OPC_EmitInteger, MVT::i32, 0, 
/*55130*/           OPC_EmitInteger, MVT::i32, 0, 
/*55133*/           OPC_EmitInteger, MVT::i32, 0, 
/*55136*/           OPC_EmitInteger, MVT::i32, 0, 
/*55139*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55151*/           OPC_EmitInteger, MVT::i32, 1, 
/*55154*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55157*/           OPC_EmitInteger, MVT::i32, 0, 
/*55160*/           OPC_EmitInteger, MVT::i32, 0, 
/*55163*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_eg:f32 ?:f32:$src)
/*55183*/         /*Scope*/ 67, /*->55251*/
/*55184*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*55186*/           OPC_EmitInteger, MVT::i32, 1, 
/*55189*/           OPC_EmitInteger, MVT::i32, 0, 
/*55192*/           OPC_EmitInteger, MVT::i32, 0, 
/*55195*/           OPC_EmitInteger, MVT::i32, 0, 
/*55198*/           OPC_EmitInteger, MVT::i32, 0, 
/*55201*/           OPC_EmitInteger, MVT::i32, 0, 
/*55204*/           OPC_EmitInteger, MVT::i32, 0, 
/*55207*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55219*/           OPC_EmitInteger, MVT::i32, 1, 
/*55222*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55225*/           OPC_EmitInteger, MVT::i32, 0, 
/*55228*/           OPC_EmitInteger, MVT::i32, 0, 
/*55231*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_cm:f32 ?:f32:$src)
/*55251*/         /*Scope*/ 10, /*->55262*/
/*55252*/           OPC_CheckPatternPredicate, 10, // (TM.Options.UnsafeFPMath)
/*55254*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F32_e32), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (V_RSQ_F32_e32:f32 ?:f32:$src)
/*55262*/         0, /*End of Scope*/
/*55263*/       /*SwitchType*/ 10, MVT::f64,// ->55275
/*55265*/         OPC_CheckPatternPredicate, 10, // (TM.Options.UnsafeFPMath)
/*55267*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F64_e32), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (AMDGPUrcp:f64 (fsqrt:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (V_RSQ_F64_e32:f64 ?:f64:$src)
/*55275*/       0, // EndSwitchType
/*55276*/     /*Scope*/ 115|128,1/*243*/, /*->55521*/
/*55278*/       OPC_RecordChild0, // #0 = $src0
/*55279*/       OPC_SwitchType /*2 cases */, 93|128,1/*221*/, MVT::f32,// ->55504
/*55283*/         OPC_Scope, 67, /*->55352*/ // 4 children in Scope
/*55285*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*55287*/           OPC_EmitInteger, MVT::i32, 1, 
/*55290*/           OPC_EmitInteger, MVT::i32, 0, 
/*55293*/           OPC_EmitInteger, MVT::i32, 0, 
/*55296*/           OPC_EmitInteger, MVT::i32, 0, 
/*55299*/           OPC_EmitInteger, MVT::i32, 0, 
/*55302*/           OPC_EmitInteger, MVT::i32, 0, 
/*55305*/           OPC_EmitInteger, MVT::i32, 0, 
/*55308*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55320*/           OPC_EmitInteger, MVT::i32, 1, 
/*55323*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55326*/           OPC_EmitInteger, MVT::i32, 0, 
/*55329*/           OPC_EmitInteger, MVT::i32, 0, 
/*55332*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_r600:f32 f32:f32:$src0)
/*55352*/         /*Scope*/ 67, /*->55420*/
/*55353*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*55355*/           OPC_EmitInteger, MVT::i32, 1, 
/*55358*/           OPC_EmitInteger, MVT::i32, 0, 
/*55361*/           OPC_EmitInteger, MVT::i32, 0, 
/*55364*/           OPC_EmitInteger, MVT::i32, 0, 
/*55367*/           OPC_EmitInteger, MVT::i32, 0, 
/*55370*/           OPC_EmitInteger, MVT::i32, 0, 
/*55373*/           OPC_EmitInteger, MVT::i32, 0, 
/*55376*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55388*/           OPC_EmitInteger, MVT::i32, 1, 
/*55391*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55394*/           OPC_EmitInteger, MVT::i32, 0, 
/*55397*/           OPC_EmitInteger, MVT::i32, 0, 
/*55400*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_eg:f32 f32:f32:$src0)
/*55420*/         /*Scope*/ 67, /*->55488*/
/*55421*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*55423*/           OPC_EmitInteger, MVT::i32, 1, 
/*55426*/           OPC_EmitInteger, MVT::i32, 0, 
/*55429*/           OPC_EmitInteger, MVT::i32, 0, 
/*55432*/           OPC_EmitInteger, MVT::i32, 0, 
/*55435*/           OPC_EmitInteger, MVT::i32, 0, 
/*55438*/           OPC_EmitInteger, MVT::i32, 0, 
/*55441*/           OPC_EmitInteger, MVT::i32, 0, 
/*55444*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55456*/           OPC_EmitInteger, MVT::i32, 1, 
/*55459*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55462*/           OPC_EmitInteger, MVT::i32, 0, 
/*55465*/           OPC_EmitInteger, MVT::i32, 0, 
/*55468*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_cm:f32 f32:f32:$src0)
/*55488*/         /*Scope*/ 14, /*->55503*/
/*55489*/           OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*55492*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RCP_F32_e64), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (AMDGPUrcp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_RCP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*55503*/         0, /*End of Scope*/
/*55504*/       /*SwitchType*/ 14, MVT::f64,// ->55520
/*55506*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*55509*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RCP_F64_e64), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrcp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RCP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*55520*/       0, // EndSwitchType
/*55521*/     0, /*End of Scope*/
/*55522*/   /*SwitchOpcode*/ 104|128,1/*232*/, TARGET_VAL(ISD::FNEG),// ->55758
/*55526*/     OPC_Scope, 110, /*->55638*/ // 2 children in Scope
/*55528*/       OPC_MoveChild, 0,
/*55530*/       OPC_CheckOpcode, TARGET_VAL(ISD::FABS),
/*55533*/       OPC_RecordChild0, // #0 = $src
/*55534*/       OPC_MoveParent,
/*55535*/       OPC_SwitchType /*2 cases */, 26, MVT::f32,// ->55564
/*55538*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55540*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*55547*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*55555*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_OR_B32_e32), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (fneg:f32 (fabs:f32 f32:f32:$src)) - Complexity = 6
                  // Dst: (V_OR_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i32 2147483648:i32))
/*55564*/       /*SwitchType*/ 71, MVT::f64,// ->55637
/*55566*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55568*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*55571*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*55574*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*55583*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*55586*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*55589*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*55598*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*55605*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*55613*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_OR_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 8,  // Results = #9
/*55622*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*55625*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                  // Src: (fneg:f64 (fabs:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_OR_B32_e32:i32 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483648:i32)), sub1:i32)
/*55637*/       0, // EndSwitchType
/*55638*/     /*Scope*/ 118, /*->55757*/
/*55639*/       OPC_RecordChild0, // #0 = $src
/*55640*/       OPC_SwitchType /*2 cases */, 40, MVT::f32,// ->55683
/*55643*/         OPC_Scope, 26, /*->55671*/ // 2 children in Scope
/*55645*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55647*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*55654*/           OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*55662*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                    // Src: (fneg:f32 f32:f32:$src) - Complexity = 3
                    // Dst: (V_XOR_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i32 2147483648:i32))
/*55671*/         /*Scope*/ 10, /*->55682*/
/*55672*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55674*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FNEG_R600), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (fneg:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (FNEG_R600:f32 f32:f32:$src0)
/*55682*/         0, /*End of Scope*/
/*55683*/       /*SwitchType*/ 71, MVT::f64,// ->55756
/*55685*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55687*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*55690*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*55693*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*55702*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*55705*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*55708*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*55717*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*55724*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*55732*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 8,  // Results = #9
/*55741*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*55744*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                  // Src: (fneg:f64 f64:f64:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_XOR_B32_e32:i32 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483648:i32)), sub1:i32)
/*55756*/       0, // EndSwitchType
/*55757*/     0, /*End of Scope*/
/*55758*/   /*SwitchOpcode*/ 72, TARGET_VAL(ISD::ConstantFP),// ->55833
/*55761*/     OPC_RecordNode, // #0 = $imm
/*55762*/     OPC_SwitchType /*2 cases */, 48, MVT::f32,// ->55813
/*55765*/       OPC_Scope, 15, /*->55782*/ // 2 children in Scope
/*55767*/         OPC_CheckPredicate, 117, // Predicate_anonymous_1434
/*55769*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55771*/         OPC_EmitNodeXForm, 7, 0, // bitcast_fpimm_to_i32
/*55774*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32)<<P:Predicate_anonymous_1434>>:$imm - Complexity = 4
                  // Dst: (S_MOV_B32:f32 (bitcast_fpimm_to_i32:f32 ?:f32:$imm))
/*55782*/       /*Scope*/ 29, /*->55812*/
/*55783*/         OPC_Scope, 13, /*->55798*/ // 2 children in Scope
/*55785*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55787*/           OPC_EmitNodeXForm, 7, 0, // bitcast_fpimm_to_i32
/*55790*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1, 
                    // Src: (fpimm:f32):$imm - Complexity = 3
                    // Dst: (V_MOV_B32_e32:f32 (bitcast_fpimm_to_i32:f32 ?:f32:$imm))
/*55798*/         /*Scope*/ 12, /*->55811*/
/*55799*/           OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55801*/           OPC_EmitConvertToTarget, 0,
/*55803*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MOV_IMM_F32), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1, 
                    // Src: (fpimm:f32):$val - Complexity = 3
                    // Dst: (MOV_IMM_F32:f32 (fpimm:f32):$val)
/*55811*/         0, /*End of Scope*/
/*55812*/       0, /*End of Scope*/
/*55813*/     /*SwitchType*/ 17, MVT::f64,// ->55832
/*55815*/       OPC_CheckPredicate, 118, // Predicate_anonymous_1442
/*55817*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55819*/       OPC_EmitConvertToTarget, 0,
/*55821*/       OPC_EmitNodeXForm, 8, 1, // bitcast_fpimm_to_i64
/*55824*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 2, 
                // Src: (fpimm:f64)<<P:Predicate_anonymous_1442>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:f64 (bitcast_fpimm_to_i64:f64 (fpimm:f64)<<P:Predicate_anonymous_1443>>:$imm))
/*55832*/     0, // EndSwitchType
/*55833*/   /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ISD::FMUL),// ->56032
/*55837*/     OPC_RecordChild0, // #0 = $src0
/*55838*/     OPC_RecordChild1, // #1 = $src1
/*55839*/     OPC_SwitchType /*2 cases */, 16|128,1/*144*/, MVT::f32,// ->55987
/*55843*/       OPC_Scope, 101, /*->55946*/ // 3 children in Scope
/*55845*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55847*/         OPC_EmitInteger, MVT::i32, 0, 
/*55850*/         OPC_EmitInteger, MVT::i32, 0, 
/*55853*/         OPC_EmitInteger, MVT::i32, 1, 
/*55856*/         OPC_EmitInteger, MVT::i32, 0, 
/*55859*/         OPC_EmitInteger, MVT::i32, 0, 
/*55862*/         OPC_EmitInteger, MVT::i32, 0, 
/*55865*/         OPC_EmitInteger, MVT::i32, 0, 
/*55868*/         OPC_EmitInteger, MVT::i32, 0, 
/*55871*/         OPC_EmitInteger, MVT::i32, 0, 
/*55874*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55886*/         OPC_EmitInteger, MVT::i32, 0, 
/*55889*/         OPC_EmitInteger, MVT::i32, 0, 
/*55892*/         OPC_EmitInteger, MVT::i32, 0, 
/*55895*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55907*/         OPC_EmitInteger, MVT::i32, 1, 
/*55910*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55913*/         OPC_EmitInteger, MVT::i32, 0, 
/*55916*/         OPC_EmitInteger, MVT::i32, 0, 
/*55919*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fmul:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*55946*/       /*Scope*/ 19, /*->55966*/
/*55947*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*55950*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*55953*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*55966*/       /*Scope*/ 19, /*->55986*/
/*55967*/         OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*55970*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*55973*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*55986*/       0, /*End of Scope*/
/*55987*/     /*SwitchType*/ 42, MVT::f64,// ->56031
/*55989*/       OPC_Scope, 19, /*->56010*/ // 2 children in Scope
/*55991*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*55994*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*55997*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56010*/       /*Scope*/ 19, /*->56030*/
/*56011*/         OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*56014*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*56017*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56030*/       0, /*End of Scope*/
/*56031*/     0, // EndSwitchType
/*56032*/   /*SwitchOpcode*/ 0|128,1/*128*/, TARGET_VAL(AMDGPUISD::FMAX_LEGACY),// ->56164
/*56036*/     OPC_RecordChild0, // #0 = $src0
/*56037*/     OPC_RecordChild1, // #1 = $src1
/*56038*/     OPC_CheckType, MVT::f32,
/*56040*/     OPC_Scope, 101, /*->56143*/ // 2 children in Scope
/*56042*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56044*/       OPC_EmitInteger, MVT::i32, 0, 
/*56047*/       OPC_EmitInteger, MVT::i32, 0, 
/*56050*/       OPC_EmitInteger, MVT::i32, 1, 
/*56053*/       OPC_EmitInteger, MVT::i32, 0, 
/*56056*/       OPC_EmitInteger, MVT::i32, 0, 
/*56059*/       OPC_EmitInteger, MVT::i32, 0, 
/*56062*/       OPC_EmitInteger, MVT::i32, 0, 
/*56065*/       OPC_EmitInteger, MVT::i32, 0, 
/*56068*/       OPC_EmitInteger, MVT::i32, 0, 
/*56071*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56083*/       OPC_EmitInteger, MVT::i32, 0, 
/*56086*/       OPC_EmitInteger, MVT::i32, 0, 
/*56089*/       OPC_EmitInteger, MVT::i32, 0, 
/*56092*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56104*/       OPC_EmitInteger, MVT::i32, 1, 
/*56107*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56110*/       OPC_EmitInteger, MVT::i32, 0, 
/*56113*/       OPC_EmitInteger, MVT::i32, 0, 
/*56116*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX), 0,
                    1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmax_legacy:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MAX:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*56143*/     /*Scope*/ 19, /*->56163*/
/*56144*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56147*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56150*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_LEGACY_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmax_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MAX_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56163*/     0, /*End of Scope*/
/*56164*/   /*SwitchOpcode*/ 0|128,1/*128*/, TARGET_VAL(AMDGPUISD::FMIN_LEGACY),// ->56296
/*56168*/     OPC_RecordChild0, // #0 = $src0
/*56169*/     OPC_RecordChild1, // #1 = $src1
/*56170*/     OPC_CheckType, MVT::f32,
/*56172*/     OPC_Scope, 101, /*->56275*/ // 2 children in Scope
/*56174*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56176*/       OPC_EmitInteger, MVT::i32, 0, 
/*56179*/       OPC_EmitInteger, MVT::i32, 0, 
/*56182*/       OPC_EmitInteger, MVT::i32, 1, 
/*56185*/       OPC_EmitInteger, MVT::i32, 0, 
/*56188*/       OPC_EmitInteger, MVT::i32, 0, 
/*56191*/       OPC_EmitInteger, MVT::i32, 0, 
/*56194*/       OPC_EmitInteger, MVT::i32, 0, 
/*56197*/       OPC_EmitInteger, MVT::i32, 0, 
/*56200*/       OPC_EmitInteger, MVT::i32, 0, 
/*56203*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56215*/       OPC_EmitInteger, MVT::i32, 0, 
/*56218*/       OPC_EmitInteger, MVT::i32, 0, 
/*56221*/       OPC_EmitInteger, MVT::i32, 0, 
/*56224*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56236*/       OPC_EmitInteger, MVT::i32, 1, 
/*56239*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56242*/       OPC_EmitInteger, MVT::i32, 0, 
/*56245*/       OPC_EmitInteger, MVT::i32, 0, 
/*56248*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN), 0,
                    1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmin_legacy:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MIN:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*56275*/     /*Scope*/ 19, /*->56295*/
/*56276*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56279*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56282*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_LEGACY_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmin_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MIN_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56295*/     0, /*End of Scope*/
/*56296*/   /*SwitchOpcode*/ 23|128,1/*151*/, TARGET_VAL(ISD::FMAXNUM),// ->56451
/*56300*/     OPC_RecordChild0, // #0 = $src0
/*56301*/     OPC_RecordChild1, // #1 = $src1
/*56302*/     OPC_SwitchType /*2 cases */, 124, MVT::f32,// ->56429
/*56305*/       OPC_Scope, 101, /*->56408*/ // 2 children in Scope
/*56307*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56309*/         OPC_EmitInteger, MVT::i32, 0, 
/*56312*/         OPC_EmitInteger, MVT::i32, 0, 
/*56315*/         OPC_EmitInteger, MVT::i32, 1, 
/*56318*/         OPC_EmitInteger, MVT::i32, 0, 
/*56321*/         OPC_EmitInteger, MVT::i32, 0, 
/*56324*/         OPC_EmitInteger, MVT::i32, 0, 
/*56327*/         OPC_EmitInteger, MVT::i32, 0, 
/*56330*/         OPC_EmitInteger, MVT::i32, 0, 
/*56333*/         OPC_EmitInteger, MVT::i32, 0, 
/*56336*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56348*/         OPC_EmitInteger, MVT::i32, 0, 
/*56351*/         OPC_EmitInteger, MVT::i32, 0, 
/*56354*/         OPC_EmitInteger, MVT::i32, 0, 
/*56357*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56369*/         OPC_EmitInteger, MVT::i32, 1, 
/*56372*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56375*/         OPC_EmitInteger, MVT::i32, 0, 
/*56378*/         OPC_EmitInteger, MVT::i32, 0, 
/*56381*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX_DX10), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fmaxnum:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MAX_DX10:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*56408*/       /*Scope*/ 19, /*->56428*/
/*56409*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56412*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56415*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmaxnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MAX_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56428*/       0, /*End of Scope*/
/*56429*/     /*SwitchType*/ 19, MVT::f64,// ->56450
/*56431*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56434*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56437*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_F64), 0,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fmaxnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MAX_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56450*/     0, // EndSwitchType
/*56451*/   /*SwitchOpcode*/ 23|128,1/*151*/, TARGET_VAL(ISD::FMINNUM),// ->56606
/*56455*/     OPC_RecordChild0, // #0 = $src0
/*56456*/     OPC_RecordChild1, // #1 = $src1
/*56457*/     OPC_SwitchType /*2 cases */, 124, MVT::f32,// ->56584
/*56460*/       OPC_Scope, 101, /*->56563*/ // 2 children in Scope
/*56462*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56464*/         OPC_EmitInteger, MVT::i32, 0, 
/*56467*/         OPC_EmitInteger, MVT::i32, 0, 
/*56470*/         OPC_EmitInteger, MVT::i32, 1, 
/*56473*/         OPC_EmitInteger, MVT::i32, 0, 
/*56476*/         OPC_EmitInteger, MVT::i32, 0, 
/*56479*/         OPC_EmitInteger, MVT::i32, 0, 
/*56482*/         OPC_EmitInteger, MVT::i32, 0, 
/*56485*/         OPC_EmitInteger, MVT::i32, 0, 
/*56488*/         OPC_EmitInteger, MVT::i32, 0, 
/*56491*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56503*/         OPC_EmitInteger, MVT::i32, 0, 
/*56506*/         OPC_EmitInteger, MVT::i32, 0, 
/*56509*/         OPC_EmitInteger, MVT::i32, 0, 
/*56512*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56524*/         OPC_EmitInteger, MVT::i32, 1, 
/*56527*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56530*/         OPC_EmitInteger, MVT::i32, 0, 
/*56533*/         OPC_EmitInteger, MVT::i32, 0, 
/*56536*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN_DX10), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fminnum:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MIN_DX10:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*56563*/       /*Scope*/ 19, /*->56583*/
/*56564*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56567*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56570*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fminnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56583*/       0, /*End of Scope*/
/*56584*/     /*SwitchType*/ 19, MVT::f64,// ->56605
/*56586*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56589*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56592*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fminnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MIN_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56605*/     0, // EndSwitchType
/*56606*/   /*SwitchOpcode*/ 88, TARGET_VAL(AMDGPUISD::FRACT),// ->56697
/*56609*/     OPC_RecordChild0, // #0 = $src0
/*56610*/     OPC_CheckType, MVT::f32,
/*56612*/     OPC_Scope, 67, /*->56681*/ // 2 children in Scope
/*56614*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56616*/       OPC_EmitInteger, MVT::i32, 1, 
/*56619*/       OPC_EmitInteger, MVT::i32, 0, 
/*56622*/       OPC_EmitInteger, MVT::i32, 0, 
/*56625*/       OPC_EmitInteger, MVT::i32, 0, 
/*56628*/       OPC_EmitInteger, MVT::i32, 0, 
/*56631*/       OPC_EmitInteger, MVT::i32, 0, 
/*56634*/       OPC_EmitInteger, MVT::i32, 0, 
/*56637*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56649*/       OPC_EmitInteger, MVT::i32, 1, 
/*56652*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56655*/       OPC_EmitInteger, MVT::i32, 0, 
/*56658*/       OPC_EmitInteger, MVT::i32, 0, 
/*56661*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FRACT), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUfract:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (FRACT:f32 R600_Reg32:f32:$src0)
/*56681*/     /*Scope*/ 14, /*->56696*/
/*56682*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56685*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FRACT_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUfract:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FRACT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56696*/     0, /*End of Scope*/
/*56697*/   /*SwitchOpcode*/ 106, TARGET_VAL(ISD::FTRUNC),// ->56806
/*56700*/     OPC_RecordChild0, // #0 = $src0
/*56701*/     OPC_SwitchType /*2 cases */, 85, MVT::f32,// ->56789
/*56704*/       OPC_Scope, 67, /*->56773*/ // 2 children in Scope
/*56706*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56708*/         OPC_EmitInteger, MVT::i32, 1, 
/*56711*/         OPC_EmitInteger, MVT::i32, 0, 
/*56714*/         OPC_EmitInteger, MVT::i32, 0, 
/*56717*/         OPC_EmitInteger, MVT::i32, 0, 
/*56720*/         OPC_EmitInteger, MVT::i32, 0, 
/*56723*/         OPC_EmitInteger, MVT::i32, 0, 
/*56726*/         OPC_EmitInteger, MVT::i32, 0, 
/*56729*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56741*/         OPC_EmitInteger, MVT::i32, 1, 
/*56744*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56747*/         OPC_EmitInteger, MVT::i32, 0, 
/*56750*/         OPC_EmitInteger, MVT::i32, 0, 
/*56753*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TRUNC), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ftrunc:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (TRUNC:f32 R600_Reg32:f32:$src0)
/*56773*/       /*Scope*/ 14, /*->56788*/
/*56774*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56777*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_TRUNC_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ftrunc:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_TRUNC_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56788*/       0, /*End of Scope*/
/*56789*/     /*SwitchType*/ 14, MVT::f64,// ->56805
/*56791*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56794*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_TRUNC_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ftrunc:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_TRUNC_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56805*/     0, // EndSwitchType
/*56806*/   /*SwitchOpcode*/ 106, TARGET_VAL(ISD::FCEIL),// ->56915
/*56809*/     OPC_RecordChild0, // #0 = $src0
/*56810*/     OPC_SwitchType /*2 cases */, 85, MVT::f32,// ->56898
/*56813*/       OPC_Scope, 67, /*->56882*/ // 2 children in Scope
/*56815*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56817*/         OPC_EmitInteger, MVT::i32, 1, 
/*56820*/         OPC_EmitInteger, MVT::i32, 0, 
/*56823*/         OPC_EmitInteger, MVT::i32, 0, 
/*56826*/         OPC_EmitInteger, MVT::i32, 0, 
/*56829*/         OPC_EmitInteger, MVT::i32, 0, 
/*56832*/         OPC_EmitInteger, MVT::i32, 0, 
/*56835*/         OPC_EmitInteger, MVT::i32, 0, 
/*56838*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56850*/         OPC_EmitInteger, MVT::i32, 1, 
/*56853*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56856*/         OPC_EmitInteger, MVT::i32, 0, 
/*56859*/         OPC_EmitInteger, MVT::i32, 0, 
/*56862*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CEIL), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fceil:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (CEIL:f32 R600_Reg32:f32:$src0)
/*56882*/       /*Scope*/ 14, /*->56897*/
/*56883*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56886*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CEIL_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fceil:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CEIL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56897*/       0, /*End of Scope*/
/*56898*/     /*SwitchType*/ 14, MVT::f64,// ->56914
/*56900*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56903*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CEIL_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fceil:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CEIL_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56914*/     0, // EndSwitchType
/*56915*/   /*SwitchOpcode*/ 106, TARGET_VAL(ISD::FRINT),// ->57024
/*56918*/     OPC_RecordChild0, // #0 = $src0
/*56919*/     OPC_SwitchType /*2 cases */, 85, MVT::f32,// ->57007
/*56922*/       OPC_Scope, 67, /*->56991*/ // 2 children in Scope
/*56924*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56926*/         OPC_EmitInteger, MVT::i32, 1, 
/*56929*/         OPC_EmitInteger, MVT::i32, 0, 
/*56932*/         OPC_EmitInteger, MVT::i32, 0, 
/*56935*/         OPC_EmitInteger, MVT::i32, 0, 
/*56938*/         OPC_EmitInteger, MVT::i32, 0, 
/*56941*/         OPC_EmitInteger, MVT::i32, 0, 
/*56944*/         OPC_EmitInteger, MVT::i32, 0, 
/*56947*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56959*/         OPC_EmitInteger, MVT::i32, 1, 
/*56962*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56965*/         OPC_EmitInteger, MVT::i32, 0, 
/*56968*/         OPC_EmitInteger, MVT::i32, 0, 
/*56971*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RNDNE), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (frint:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RNDNE:f32 R600_Reg32:f32:$src0)
/*56991*/       /*Scope*/ 14, /*->57006*/
/*56992*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56995*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RNDNE_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (frint:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RNDNE_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57006*/       0, /*End of Scope*/
/*57007*/     /*SwitchType*/ 14, MVT::f64,// ->57023
/*57009*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57012*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RNDNE_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (frint:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RNDNE_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57023*/     0, // EndSwitchType
/*57024*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(AMDGPUISD::DOT4),// ->57375
/*57028*/     OPC_RecordChild0, // #0 = $src0_X
/*57029*/     OPC_RecordChild1, // #1 = $src1_X
/*57030*/     OPC_RecordChild2, // #2 = $src0_Y
/*57031*/     OPC_RecordChild3, // #3 = $src1_Y
/*57032*/     OPC_RecordChild4, // #4 = $src0_Z
/*57033*/     OPC_RecordChild5, // #5 = $src1_Z
/*57034*/     OPC_RecordChild6, // #6 = $src0_W
/*57035*/     OPC_RecordChild7, // #7 = $src1_W
/*57036*/     OPC_CheckType, MVT::f32,
/*57038*/     OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*57040*/     OPC_EmitInteger, MVT::i32, 0, 
/*57043*/     OPC_EmitInteger, MVT::i32, 0, 
/*57046*/     OPC_EmitInteger, MVT::i32, 1, 
/*57049*/     OPC_EmitInteger, MVT::i32, 0, 
/*57052*/     OPC_EmitInteger, MVT::i32, 0, 
/*57055*/     OPC_EmitInteger, MVT::i32, 0, 
/*57058*/     OPC_EmitInteger, MVT::i32, 0, 
/*57061*/     OPC_EmitInteger, MVT::i32, 0, 
/*57064*/     OPC_EmitInteger, MVT::i32, 0, 
/*57067*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57079*/     OPC_EmitInteger, MVT::i32, 0, 
/*57082*/     OPC_EmitInteger, MVT::i32, 0, 
/*57085*/     OPC_EmitInteger, MVT::i32, 0, 
/*57088*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57100*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57103*/     OPC_EmitInteger, MVT::i32, 0, 
/*57106*/     OPC_EmitInteger, MVT::i32, 0, 
/*57109*/     OPC_EmitInteger, MVT::i32, 1, 
/*57112*/     OPC_EmitInteger, MVT::i32, 0, 
/*57115*/     OPC_EmitInteger, MVT::i32, 0, 
/*57118*/     OPC_EmitInteger, MVT::i32, 0, 
/*57121*/     OPC_EmitInteger, MVT::i32, 0, 
/*57124*/     OPC_EmitInteger, MVT::i32, 0, 
/*57127*/     OPC_EmitInteger, MVT::i32, 0, 
/*57130*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57142*/     OPC_EmitInteger, MVT::i32, 0, 
/*57145*/     OPC_EmitInteger, MVT::i32, 0, 
/*57148*/     OPC_EmitInteger, MVT::i32, 0, 
/*57151*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57163*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57166*/     OPC_EmitInteger, MVT::i32, 0, 
/*57169*/     OPC_EmitInteger, MVT::i32, 0, 
/*57172*/     OPC_EmitInteger, MVT::i32, 1, 
/*57175*/     OPC_EmitInteger, MVT::i32, 0, 
/*57178*/     OPC_EmitInteger, MVT::i32, 0, 
/*57181*/     OPC_EmitInteger, MVT::i32, 0, 
/*57184*/     OPC_EmitInteger, MVT::i32, 0, 
/*57187*/     OPC_EmitInteger, MVT::i32, 0, 
/*57190*/     OPC_EmitInteger, MVT::i32, 0, 
/*57193*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57205*/     OPC_EmitInteger, MVT::i32, 0, 
/*57208*/     OPC_EmitInteger, MVT::i32, 0, 
/*57211*/     OPC_EmitInteger, MVT::i32, 0, 
/*57214*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57226*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57229*/     OPC_EmitInteger, MVT::i32, 0, 
/*57232*/     OPC_EmitInteger, MVT::i32, 0, 
/*57235*/     OPC_EmitInteger, MVT::i32, 1, 
/*57238*/     OPC_EmitInteger, MVT::i32, 0, 
/*57241*/     OPC_EmitInteger, MVT::i32, 0, 
/*57244*/     OPC_EmitInteger, MVT::i32, 0, 
/*57247*/     OPC_EmitInteger, MVT::i32, 0, 
/*57250*/     OPC_EmitInteger, MVT::i32, 0, 
/*57253*/     OPC_EmitInteger, MVT::i32, 0, 
/*57256*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57268*/     OPC_EmitInteger, MVT::i32, 0, 
/*57271*/     OPC_EmitInteger, MVT::i32, 0, 
/*57274*/     OPC_EmitInteger, MVT::i32, 0, 
/*57277*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57289*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57292*/     OPC_EmitInteger, MVT::i32, 0, 
/*57295*/     OPC_EmitInteger, MVT::i32, 0, 
/*57298*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DOT_4), 0,
                  1/*#VTs*/, MVT::f32, 70/*#Ops*/, 8, 9, 10, 11, 12, 13, 0, 14, 15, 16, 17, 1, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 2, 29, 30, 31, 32, 3, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 4, 44, 45, 46, 47, 5, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 6, 59, 60, 61, 62, 7, 63, 64, 65, 66, 67, 68, 69, 
              // Src: (DOT4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W) - Complexity = 3
              // Dst: (DOT_4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W)
/*57375*/   /*SwitchOpcode*/ 104|128,1/*232*/, TARGET_VAL(ISD::FMAD),// ->57611
/*57379*/     OPC_RecordChild0, // #0 = $src0
/*57380*/     OPC_RecordChild1, // #1 = $src1
/*57381*/     OPC_RecordChild2, // #2 = $src2
/*57382*/     OPC_CheckType, MVT::f32,
/*57384*/     OPC_Scope, 99, /*->57485*/ // 3 children in Scope
/*57386*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*57388*/       OPC_EmitInteger, MVT::i32, 0, 
/*57391*/       OPC_EmitInteger, MVT::i32, 0, 
/*57394*/       OPC_EmitInteger, MVT::i32, 0, 
/*57397*/       OPC_EmitInteger, MVT::i32, 0, 
/*57400*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57412*/       OPC_EmitInteger, MVT::i32, 0, 
/*57415*/       OPC_EmitInteger, MVT::i32, 0, 
/*57418*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57430*/       OPC_EmitInteger, MVT::i32, 0, 
/*57433*/       OPC_EmitInteger, MVT::i32, 0, 
/*57436*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57448*/       OPC_EmitInteger, MVT::i32, 1, 
/*57451*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57454*/       OPC_EmitInteger, MVT::i32, 0, 
/*57457*/       OPC_EmitInteger, MVT::i32, 0, 
/*57460*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (fmad:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                // Dst: (MULADD_IEEE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*57485*/     /*Scope*/ 99, /*->57585*/
/*57486*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*57488*/       OPC_EmitInteger, MVT::i32, 0, 
/*57491*/       OPC_EmitInteger, MVT::i32, 0, 
/*57494*/       OPC_EmitInteger, MVT::i32, 0, 
/*57497*/       OPC_EmitInteger, MVT::i32, 0, 
/*57500*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57512*/       OPC_EmitInteger, MVT::i32, 0, 
/*57515*/       OPC_EmitInteger, MVT::i32, 0, 
/*57518*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57530*/       OPC_EmitInteger, MVT::i32, 0, 
/*57533*/       OPC_EmitInteger, MVT::i32, 0, 
/*57536*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57548*/       OPC_EmitInteger, MVT::i32, 1, 
/*57551*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57554*/       OPC_EmitInteger, MVT::i32, 0, 
/*57557*/       OPC_EmitInteger, MVT::i32, 0, 
/*57560*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (fmad:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                // Dst: (MULADD_IEEE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*57585*/     /*Scope*/ 24, /*->57610*/
/*57586*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*57589*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*57592*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*57595*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                    1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fmad:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_MAD_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*57610*/     0, /*End of Scope*/
/*57611*/   /*SwitchOpcode*/ 96|128,1/*224*/, TARGET_VAL(ISD::FEXP2),// ->57839
/*57615*/     OPC_RecordChild0, // #0 = $src0
/*57616*/     OPC_CheckType, MVT::f32,
/*57618*/     OPC_Scope, 67, /*->57687*/ // 4 children in Scope
/*57620*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*57622*/       OPC_EmitInteger, MVT::i32, 1, 
/*57625*/       OPC_EmitInteger, MVT::i32, 0, 
/*57628*/       OPC_EmitInteger, MVT::i32, 0, 
/*57631*/       OPC_EmitInteger, MVT::i32, 0, 
/*57634*/       OPC_EmitInteger, MVT::i32, 0, 
/*57637*/       OPC_EmitInteger, MVT::i32, 0, 
/*57640*/       OPC_EmitInteger, MVT::i32, 0, 
/*57643*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57655*/       OPC_EmitInteger, MVT::i32, 1, 
/*57658*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57661*/       OPC_EmitInteger, MVT::i32, 0, 
/*57664*/       OPC_EmitInteger, MVT::i32, 0, 
/*57667*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (EXP_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*57687*/     /*Scope*/ 67, /*->57755*/
/*57688*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*57690*/       OPC_EmitInteger, MVT::i32, 1, 
/*57693*/       OPC_EmitInteger, MVT::i32, 0, 
/*57696*/       OPC_EmitInteger, MVT::i32, 0, 
/*57699*/       OPC_EmitInteger, MVT::i32, 0, 
/*57702*/       OPC_EmitInteger, MVT::i32, 0, 
/*57705*/       OPC_EmitInteger, MVT::i32, 0, 
/*57708*/       OPC_EmitInteger, MVT::i32, 0, 
/*57711*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57723*/       OPC_EmitInteger, MVT::i32, 1, 
/*57726*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57729*/       OPC_EmitInteger, MVT::i32, 0, 
/*57732*/       OPC_EmitInteger, MVT::i32, 0, 
/*57735*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (EXP_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*57755*/     /*Scope*/ 67, /*->57823*/
/*57756*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*57758*/       OPC_EmitInteger, MVT::i32, 1, 
/*57761*/       OPC_EmitInteger, MVT::i32, 0, 
/*57764*/       OPC_EmitInteger, MVT::i32, 0, 
/*57767*/       OPC_EmitInteger, MVT::i32, 0, 
/*57770*/       OPC_EmitInteger, MVT::i32, 0, 
/*57773*/       OPC_EmitInteger, MVT::i32, 0, 
/*57776*/       OPC_EmitInteger, MVT::i32, 0, 
/*57779*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57791*/       OPC_EmitInteger, MVT::i32, 1, 
/*57794*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57797*/       OPC_EmitInteger, MVT::i32, 0, 
/*57800*/       OPC_EmitInteger, MVT::i32, 0, 
/*57803*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (EXP_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*57823*/     /*Scope*/ 14, /*->57838*/
/*57824*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57827*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_EXP_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fexp2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_EXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57838*/     0, /*End of Scope*/
/*57839*/   /*SwitchOpcode*/ 96|128,1/*224*/, TARGET_VAL(ISD::FLOG2),// ->58067
/*57843*/     OPC_RecordChild0, // #0 = $src0
/*57844*/     OPC_CheckType, MVT::f32,
/*57846*/     OPC_Scope, 67, /*->57915*/ // 4 children in Scope
/*57848*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*57850*/       OPC_EmitInteger, MVT::i32, 1, 
/*57853*/       OPC_EmitInteger, MVT::i32, 0, 
/*57856*/       OPC_EmitInteger, MVT::i32, 0, 
/*57859*/       OPC_EmitInteger, MVT::i32, 0, 
/*57862*/       OPC_EmitInteger, MVT::i32, 0, 
/*57865*/       OPC_EmitInteger, MVT::i32, 0, 
/*57868*/       OPC_EmitInteger, MVT::i32, 0, 
/*57871*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57883*/       OPC_EmitInteger, MVT::i32, 1, 
/*57886*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57889*/       OPC_EmitInteger, MVT::i32, 0, 
/*57892*/       OPC_EmitInteger, MVT::i32, 0, 
/*57895*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (LOG_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*57915*/     /*Scope*/ 67, /*->57983*/
/*57916*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*57918*/       OPC_EmitInteger, MVT::i32, 1, 
/*57921*/       OPC_EmitInteger, MVT::i32, 0, 
/*57924*/       OPC_EmitInteger, MVT::i32, 0, 
/*57927*/       OPC_EmitInteger, MVT::i32, 0, 
/*57930*/       OPC_EmitInteger, MVT::i32, 0, 
/*57933*/       OPC_EmitInteger, MVT::i32, 0, 
/*57936*/       OPC_EmitInteger, MVT::i32, 0, 
/*57939*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57951*/       OPC_EmitInteger, MVT::i32, 1, 
/*57954*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57957*/       OPC_EmitInteger, MVT::i32, 0, 
/*57960*/       OPC_EmitInteger, MVT::i32, 0, 
/*57963*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (LOG_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*57983*/     /*Scope*/ 67, /*->58051*/
/*57984*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*57986*/       OPC_EmitInteger, MVT::i32, 1, 
/*57989*/       OPC_EmitInteger, MVT::i32, 0, 
/*57992*/       OPC_EmitInteger, MVT::i32, 0, 
/*57995*/       OPC_EmitInteger, MVT::i32, 0, 
/*57998*/       OPC_EmitInteger, MVT::i32, 0, 
/*58001*/       OPC_EmitInteger, MVT::i32, 0, 
/*58004*/       OPC_EmitInteger, MVT::i32, 0, 
/*58007*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58019*/       OPC_EmitInteger, MVT::i32, 1, 
/*58022*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58025*/       OPC_EmitInteger, MVT::i32, 0, 
/*58028*/       OPC_EmitInteger, MVT::i32, 0, 
/*58031*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (LOG_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*58051*/     /*Scope*/ 14, /*->58066*/
/*58052*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*58055*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LOG_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (flog2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_LOG_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*58066*/     0, /*End of Scope*/
/*58067*/   /*SwitchOpcode*/ 115|128,1/*243*/, TARGET_VAL(AMDGPUISD::RSQ_CLAMPED),// ->58314
/*58071*/     OPC_RecordChild0, // #0 = $src0
/*58072*/     OPC_SwitchType /*2 cases */, 93|128,1/*221*/, MVT::f32,// ->58297
/*58076*/       OPC_Scope, 67, /*->58145*/ // 4 children in Scope
/*58078*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*58080*/         OPC_EmitInteger, MVT::i32, 1, 
/*58083*/         OPC_EmitInteger, MVT::i32, 0, 
/*58086*/         OPC_EmitInteger, MVT::i32, 0, 
/*58089*/         OPC_EmitInteger, MVT::i32, 0, 
/*58092*/         OPC_EmitInteger, MVT::i32, 0, 
/*58095*/         OPC_EmitInteger, MVT::i32, 0, 
/*58098*/         OPC_EmitInteger, MVT::i32, 0, 
/*58101*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58113*/         OPC_EmitInteger, MVT::i32, 1, 
/*58116*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58119*/         OPC_EmitInteger, MVT::i32, 0, 
/*58122*/         OPC_EmitInteger, MVT::i32, 0, 
/*58125*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamped:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_r600:f32 R600_Reg32:f32:$src0)
/*58145*/       /*Scope*/ 67, /*->58213*/
/*58146*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*58148*/         OPC_EmitInteger, MVT::i32, 1, 
/*58151*/         OPC_EmitInteger, MVT::i32, 0, 
/*58154*/         OPC_EmitInteger, MVT::i32, 0, 
/*58157*/         OPC_EmitInteger, MVT::i32, 0, 
/*58160*/         OPC_EmitInteger, MVT::i32, 0, 
/*58163*/         OPC_EmitInteger, MVT::i32, 0, 
/*58166*/         OPC_EmitInteger, MVT::i32, 0, 
/*58169*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58181*/         OPC_EmitInteger, MVT::i32, 1, 
/*58184*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58187*/         OPC_EmitInteger, MVT::i32, 0, 
/*58190*/         OPC_EmitInteger, MVT::i32, 0, 
/*58193*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamped:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_eg:f32 R600_Reg32:f32:$src0)
/*58213*/       /*Scope*/ 67, /*->58281*/
/*58214*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*58216*/         OPC_EmitInteger, MVT::i32, 1, 
/*58219*/         OPC_EmitInteger, MVT::i32, 0, 
/*58222*/         OPC_EmitInteger, MVT::i32, 0, 
/*58225*/         OPC_EmitInteger, MVT::i32, 0, 
/*58228*/         OPC_EmitInteger, MVT::i32, 0, 
/*58231*/         OPC_EmitInteger, MVT::i32, 0, 
/*58234*/         OPC_EmitInteger, MVT::i32, 0, 
/*58237*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58249*/         OPC_EmitInteger, MVT::i32, 1, 
/*58252*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58255*/         OPC_EmitInteger, MVT::i32, 0, 
/*58258*/         OPC_EmitInteger, MVT::i32, 0, 
/*58261*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamped:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_cm:f32 R600_Reg32:f32:$src0)
/*58281*/       /*Scope*/ 14, /*->58296*/
/*58282*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*58285*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrsq_clamped:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RSQ_CLAMP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*58296*/       0, /*End of Scope*/
/*58297*/     /*SwitchType*/ 14, MVT::f64,// ->58313
/*58299*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*58302*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq_clamped:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_CLAMP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*58313*/     0, // EndSwitchType
/*58314*/   /*SwitchOpcode*/ 96|128,1/*224*/, TARGET_VAL(AMDGPUISD::RSQ_LEGACY),// ->58542
/*58318*/     OPC_RecordChild0, // #0 = $src0
/*58319*/     OPC_CheckType, MVT::f32,
/*58321*/     OPC_Scope, 67, /*->58390*/ // 4 children in Scope
/*58323*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*58325*/       OPC_EmitInteger, MVT::i32, 1, 
/*58328*/       OPC_EmitInteger, MVT::i32, 0, 
/*58331*/       OPC_EmitInteger, MVT::i32, 0, 
/*58334*/       OPC_EmitInteger, MVT::i32, 0, 
/*58337*/       OPC_EmitInteger, MVT::i32, 0, 
/*58340*/       OPC_EmitInteger, MVT::i32, 0, 
/*58343*/       OPC_EmitInteger, MVT::i32, 0, 
/*58346*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58358*/       OPC_EmitInteger, MVT::i32, 1, 
/*58361*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58364*/       OPC_EmitInteger, MVT::i32, 0, 
/*58367*/       OPC_EmitInteger, MVT::i32, 0, 
/*58370*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUrsq_legacy:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (RECIPSQRT_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*58390*/     /*Scope*/ 67, /*->58458*/
/*58391*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*58393*/       OPC_EmitInteger, MVT::i32, 1, 
/*58396*/       OPC_EmitInteger, MVT::i32, 0, 
/*58399*/       OPC_EmitInteger, MVT::i32, 0, 
/*58402*/       OPC_EmitInteger, MVT::i32, 0, 
/*58405*/       OPC_EmitInteger, MVT::i32, 0, 
/*58408*/       OPC_EmitInteger, MVT::i32, 0, 
/*58411*/       OPC_EmitInteger, MVT::i32, 0, 
/*58414*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58426*/       OPC_EmitInteger, MVT::i32, 1, 
/*58429*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58432*/       OPC_EmitInteger, MVT::i32, 0, 
/*58435*/       OPC_EmitInteger, MVT::i32, 0, 
/*58438*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUrsq_legacy:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (RECIPSQRT_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*58458*/     /*Scope*/ 67, /*->58526*/
/*58459*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*58461*/       OPC_EmitInteger, MVT::i32, 1, 
/*58464*/       OPC_EmitInteger, MVT::i32, 0, 
/*58467*/       OPC_EmitInteger, MVT::i32, 0, 
/*58470*/       OPC_EmitInteger, MVT::i32, 0, 
/*58473*/       OPC_EmitInteger, MVT::i32, 0, 
/*58476*/       OPC_EmitInteger, MVT::i32, 0, 
/*58479*/       OPC_EmitInteger, MVT::i32, 0, 
/*58482*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58494*/       OPC_EmitInteger, MVT::i32, 1, 
/*58497*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58500*/       OPC_EmitInteger, MVT::i32, 0, 
/*58503*/       OPC_EmitInteger, MVT::i32, 0, 
/*58506*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUrsq_legacy:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (RECIPSQRT_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*58526*/     /*Scope*/ 14, /*->58541*/
/*58527*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*58530*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_LEGACY_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*58541*/     0, /*End of Scope*/
/*58542*/   /*SwitchOpcode*/ 107|128,1/*235*/, TARGET_VAL(ISD::SINT_TO_FP),// ->58781
/*58546*/     OPC_RecordChild0, // #0 = $src0
/*58547*/     OPC_Scope, 36|128,1/*164*/, /*->58714*/ // 2 children in Scope
/*58550*/       OPC_CheckChild0Type, MVT::i32,
/*58552*/       OPC_SwitchType /*2 cases */, 19|128,1/*147*/, MVT::f32,// ->58703
/*58556*/         OPC_Scope, 67, /*->58625*/ // 3 children in Scope
/*58558*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*58560*/           OPC_EmitInteger, MVT::i32, 1, 
/*58563*/           OPC_EmitInteger, MVT::i32, 0, 
/*58566*/           OPC_EmitInteger, MVT::i32, 0, 
/*58569*/           OPC_EmitInteger, MVT::i32, 0, 
/*58572*/           OPC_EmitInteger, MVT::i32, 0, 
/*58575*/           OPC_EmitInteger, MVT::i32, 0, 
/*58578*/           OPC_EmitInteger, MVT::i32, 0, 
/*58581*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58593*/           OPC_EmitInteger, MVT::i32, 1, 
/*58596*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58599*/           OPC_EmitInteger, MVT::i32, 0, 
/*58602*/           OPC_EmitInteger, MVT::i32, 0, 
/*58605*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::INT_TO_FLT_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*58625*/         /*Scope*/ 67, /*->58693*/
/*58626*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*58628*/           OPC_EmitInteger, MVT::i32, 1, 
/*58631*/           OPC_EmitInteger, MVT::i32, 0, 
/*58634*/           OPC_EmitInteger, MVT::i32, 0, 
/*58637*/           OPC_EmitInteger, MVT::i32, 0, 
/*58640*/           OPC_EmitInteger, MVT::i32, 0, 
/*58643*/           OPC_EmitInteger, MVT::i32, 0, 
/*58646*/           OPC_EmitInteger, MVT::i32, 0, 
/*58649*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58661*/           OPC_EmitInteger, MVT::i32, 1, 
/*58664*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58667*/           OPC_EmitInteger, MVT::i32, 0, 
/*58670*/           OPC_EmitInteger, MVT::i32, 0, 
/*58673*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::INT_TO_FLT_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*58693*/         /*Scope*/ 8, /*->58702*/
/*58694*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_I32_e64), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (sint_to_fp:f32 i32:i32:$src0) - Complexity = -997
                    // Dst: (V_CVT_F32_I32_e64:f32 i32:i32:$src0)
/*58702*/         0, /*End of Scope*/
/*58703*/       /*SwitchType*/ 8, MVT::f64,// ->58713
/*58705*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e64), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (sint_to_fp:f64 i32:i32:$src0) - Complexity = -997
                  // Dst: (V_CVT_F64_I32_e64:f64 i32:i32:$src0)
/*58713*/       0, // EndSwitchType
/*58714*/     /*Scope*/ 65, /*->58780*/
/*58715*/       OPC_CheckChild0Type, MVT::i1,
/*58717*/       OPC_SwitchType /*2 cases */, 22, MVT::f32,// ->58742
/*58720*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58722*/         OPC_EmitInteger, MVT::i32, 0, 
/*58725*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*58732*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (sint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 3212836864:i32, ?:i1:$src)
/*58742*/       /*SwitchType*/ 35, MVT::f64,// ->58779
/*58744*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58746*/         OPC_EmitInteger, MVT::i32, 0, 
/*58749*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58761*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*58771*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e32), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (sint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_I32_e32:f64 (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src))
/*58779*/       0, // EndSwitchType
/*58780*/     0, /*End of Scope*/
/*58781*/   /*SwitchOpcode*/ 98|128,1/*226*/, TARGET_VAL(ISD::UINT_TO_FP),// ->59011
/*58785*/     OPC_RecordChild0, // #0 = $src0
/*58786*/     OPC_Scope, 36|128,1/*164*/, /*->58953*/ // 2 children in Scope
/*58789*/       OPC_CheckChild0Type, MVT::i32,
/*58791*/       OPC_SwitchType /*2 cases */, 19|128,1/*147*/, MVT::f32,// ->58942
/*58795*/         OPC_Scope, 67, /*->58864*/ // 3 children in Scope
/*58797*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*58799*/           OPC_EmitInteger, MVT::i32, 1, 
/*58802*/           OPC_EmitInteger, MVT::i32, 0, 
/*58805*/           OPC_EmitInteger, MVT::i32, 0, 
/*58808*/           OPC_EmitInteger, MVT::i32, 0, 
/*58811*/           OPC_EmitInteger, MVT::i32, 0, 
/*58814*/           OPC_EmitInteger, MVT::i32, 0, 
/*58817*/           OPC_EmitInteger, MVT::i32, 0, 
/*58820*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58832*/           OPC_EmitInteger, MVT::i32, 1, 
/*58835*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58838*/           OPC_EmitInteger, MVT::i32, 0, 
/*58841*/           OPC_EmitInteger, MVT::i32, 0, 
/*58844*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::UINT_TO_FLT_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*58864*/         /*Scope*/ 67, /*->58932*/
/*58865*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*58867*/           OPC_EmitInteger, MVT::i32, 1, 
/*58870*/           OPC_EmitInteger, MVT::i32, 0, 
/*58873*/           OPC_EmitInteger, MVT::i32, 0, 
/*58876*/           OPC_EmitInteger, MVT::i32, 0, 
/*58879*/           OPC_EmitInteger, MVT::i32, 0, 
/*58882*/           OPC_EmitInteger, MVT::i32, 0, 
/*58885*/           OPC_EmitInteger, MVT::i32, 0, 
/*58888*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58900*/           OPC_EmitInteger, MVT::i32, 1, 
/*58903*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58906*/           OPC_EmitInteger, MVT::i32, 0, 
/*58909*/           OPC_EmitInteger, MVT::i32, 0, 
/*58912*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*58932*/         /*Scope*/ 8, /*->58941*/
/*58933*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e64), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (uint_to_fp:f32 i32:i32:$src0) - Complexity = -997
                    // Dst: (V_CVT_F32_U32_e64:f32 i32:i32:$src0)
/*58941*/         0, /*End of Scope*/
/*58942*/       /*SwitchType*/ 8, MVT::f64,// ->58952
/*58944*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e64), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (uint_to_fp:f64 i32:i32:$src0) - Complexity = -997
                  // Dst: (V_CVT_F64_U32_e64:f64 i32:i32:$src0)
/*58952*/       0, // EndSwitchType
/*58953*/     /*Scope*/ 56, /*->59010*/
/*58954*/       OPC_CheckChild0Type, MVT::i1,
/*58956*/       OPC_SwitchType /*2 cases */, 22, MVT::f32,// ->58981
/*58959*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58961*/         OPC_EmitInteger, MVT::i32, 0, 
/*58964*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*58971*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (uint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 1065353216:i32, ?:i1:$src)
/*58981*/       /*SwitchType*/ 26, MVT::f64,// ->59009
/*58983*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58985*/         OPC_EmitInteger, MVT::i32, 0, 
/*58988*/         OPC_EmitInteger, MVT::i32, 1, 
/*58991*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*59001*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e32), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (uint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_U32_e32:f64 (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src))
/*59009*/       0, // EndSwitchType
/*59010*/     0, /*End of Scope*/
/*59011*/   /*SwitchOpcode*/ 42|128,2/*298*/, TARGET_VAL(AMDGPUISD::SIN_HW),// ->59313
/*59015*/     OPC_RecordChild0, // #0 = $src0
/*59016*/     OPC_CheckType, MVT::f32,
/*59018*/     OPC_Scope, 20|128,2/*276*/, /*->59297*/ // 2 children in Scope
/*59021*/       OPC_CheckChild0Type, MVT::f32,
/*59023*/       OPC_Scope, 67, /*->59092*/ // 4 children in Scope
/*59025*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*59027*/         OPC_EmitInteger, MVT::i32, 1, 
/*59030*/         OPC_EmitInteger, MVT::i32, 0, 
/*59033*/         OPC_EmitInteger, MVT::i32, 0, 
/*59036*/         OPC_EmitInteger, MVT::i32, 0, 
/*59039*/         OPC_EmitInteger, MVT::i32, 0, 
/*59042*/         OPC_EmitInteger, MVT::i32, 0, 
/*59045*/         OPC_EmitInteger, MVT::i32, 0, 
/*59048*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59060*/         OPC_EmitInteger, MVT::i32, 1, 
/*59063*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59066*/         OPC_EmitInteger, MVT::i32, 0, 
/*59069*/         OPC_EmitInteger, MVT::i32, 0, 
/*59072*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_r600:f32 f32:f32:$src0)
/*59092*/       /*Scope*/ 67, /*->59160*/
/*59093*/         OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() == AMDGPUSubtarget::R700)
/*59095*/         OPC_EmitInteger, MVT::i32, 1, 
/*59098*/         OPC_EmitInteger, MVT::i32, 0, 
/*59101*/         OPC_EmitInteger, MVT::i32, 0, 
/*59104*/         OPC_EmitInteger, MVT::i32, 0, 
/*59107*/         OPC_EmitInteger, MVT::i32, 0, 
/*59110*/         OPC_EmitInteger, MVT::i32, 0, 
/*59113*/         OPC_EmitInteger, MVT::i32, 0, 
/*59116*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59128*/         OPC_EmitInteger, MVT::i32, 1, 
/*59131*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59134*/         OPC_EmitInteger, MVT::i32, 0, 
/*59137*/         OPC_EmitInteger, MVT::i32, 0, 
/*59140*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_r700), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_r700:f32 f32:f32:$src0)
/*59160*/       /*Scope*/ 67, /*->59228*/
/*59161*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*59163*/         OPC_EmitInteger, MVT::i32, 1, 
/*59166*/         OPC_EmitInteger, MVT::i32, 0, 
/*59169*/         OPC_EmitInteger, MVT::i32, 0, 
/*59172*/         OPC_EmitInteger, MVT::i32, 0, 
/*59175*/         OPC_EmitInteger, MVT::i32, 0, 
/*59178*/         OPC_EmitInteger, MVT::i32, 0, 
/*59181*/         OPC_EmitInteger, MVT::i32, 0, 
/*59184*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59196*/         OPC_EmitInteger, MVT::i32, 1, 
/*59199*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59202*/         OPC_EmitInteger, MVT::i32, 0, 
/*59205*/         OPC_EmitInteger, MVT::i32, 0, 
/*59208*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_eg:f32 f32:f32:$src0)
/*59228*/       /*Scope*/ 67, /*->59296*/
/*59229*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*59231*/         OPC_EmitInteger, MVT::i32, 1, 
/*59234*/         OPC_EmitInteger, MVT::i32, 0, 
/*59237*/         OPC_EmitInteger, MVT::i32, 0, 
/*59240*/         OPC_EmitInteger, MVT::i32, 0, 
/*59243*/         OPC_EmitInteger, MVT::i32, 0, 
/*59246*/         OPC_EmitInteger, MVT::i32, 0, 
/*59249*/         OPC_EmitInteger, MVT::i32, 0, 
/*59252*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59264*/         OPC_EmitInteger, MVT::i32, 1, 
/*59267*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59270*/         OPC_EmitInteger, MVT::i32, 0, 
/*59273*/         OPC_EmitInteger, MVT::i32, 0, 
/*59276*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_cm:f32 f32:f32:$src0)
/*59296*/       0, /*End of Scope*/
/*59297*/     /*Scope*/ 14, /*->59312*/
/*59298*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*59301*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SIN_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUsin:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*59312*/     0, /*End of Scope*/
/*59313*/   /*SwitchOpcode*/ 42|128,2/*298*/, TARGET_VAL(AMDGPUISD::COS_HW),// ->59615
/*59317*/     OPC_RecordChild0, // #0 = $src0
/*59318*/     OPC_CheckType, MVT::f32,
/*59320*/     OPC_Scope, 20|128,2/*276*/, /*->59599*/ // 2 children in Scope
/*59323*/       OPC_CheckChild0Type, MVT::f32,
/*59325*/       OPC_Scope, 67, /*->59394*/ // 4 children in Scope
/*59327*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*59329*/         OPC_EmitInteger, MVT::i32, 1, 
/*59332*/         OPC_EmitInteger, MVT::i32, 0, 
/*59335*/         OPC_EmitInteger, MVT::i32, 0, 
/*59338*/         OPC_EmitInteger, MVT::i32, 0, 
/*59341*/         OPC_EmitInteger, MVT::i32, 0, 
/*59344*/         OPC_EmitInteger, MVT::i32, 0, 
/*59347*/         OPC_EmitInteger, MVT::i32, 0, 
/*59350*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59362*/         OPC_EmitInteger, MVT::i32, 1, 
/*59365*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59368*/         OPC_EmitInteger, MVT::i32, 0, 
/*59371*/         OPC_EmitInteger, MVT::i32, 0, 
/*59374*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_r600:f32 f32:f32:$src0)
/*59394*/       /*Scope*/ 67, /*->59462*/
/*59395*/         OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() == AMDGPUSubtarget::R700)
/*59397*/         OPC_EmitInteger, MVT::i32, 1, 
/*59400*/         OPC_EmitInteger, MVT::i32, 0, 
/*59403*/         OPC_EmitInteger, MVT::i32, 0, 
/*59406*/         OPC_EmitInteger, MVT::i32, 0, 
/*59409*/         OPC_EmitInteger, MVT::i32, 0, 
/*59412*/         OPC_EmitInteger, MVT::i32, 0, 
/*59415*/         OPC_EmitInteger, MVT::i32, 0, 
/*59418*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59430*/         OPC_EmitInteger, MVT::i32, 1, 
/*59433*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59436*/         OPC_EmitInteger, MVT::i32, 0, 
/*59439*/         OPC_EmitInteger, MVT::i32, 0, 
/*59442*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_r700), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_r700:f32 f32:f32:$src0)
/*59462*/       /*Scope*/ 67, /*->59530*/
/*59463*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*59465*/         OPC_EmitInteger, MVT::i32, 1, 
/*59468*/         OPC_EmitInteger, MVT::i32, 0, 
/*59471*/         OPC_EmitInteger, MVT::i32, 0, 
/*59474*/         OPC_EmitInteger, MVT::i32, 0, 
/*59477*/         OPC_EmitInteger, MVT::i32, 0, 
/*59480*/         OPC_EmitInteger, MVT::i32, 0, 
/*59483*/         OPC_EmitInteger, MVT::i32, 0, 
/*59486*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59498*/         OPC_EmitInteger, MVT::i32, 1, 
/*59501*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59504*/         OPC_EmitInteger, MVT::i32, 0, 
/*59507*/         OPC_EmitInteger, MVT::i32, 0, 
/*59510*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_eg:f32 f32:f32:$src0)
/*59530*/       /*Scope*/ 67, /*->59598*/
/*59531*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*59533*/         OPC_EmitInteger, MVT::i32, 1, 
/*59536*/         OPC_EmitInteger, MVT::i32, 0, 
/*59539*/         OPC_EmitInteger, MVT::i32, 0, 
/*59542*/         OPC_EmitInteger, MVT::i32, 0, 
/*59545*/         OPC_EmitInteger, MVT::i32, 0, 
/*59548*/         OPC_EmitInteger, MVT::i32, 0, 
/*59551*/         OPC_EmitInteger, MVT::i32, 0, 
/*59554*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59566*/         OPC_EmitInteger, MVT::i32, 1, 
/*59569*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59572*/         OPC_EmitInteger, MVT::i32, 0, 
/*59575*/         OPC_EmitInteger, MVT::i32, 0, 
/*59578*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_cm:f32 f32:f32:$src0)
/*59598*/       0, /*End of Scope*/
/*59599*/     /*Scope*/ 14, /*->59614*/
/*59600*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*59603*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_COS_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUcos:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_COS_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*59614*/     0, /*End of Scope*/
/*59615*/   /*SwitchOpcode*/ 32|128,1/*160*/, TARGET_VAL(ISD::FMA),// ->59779
/*59619*/     OPC_RecordChild0, // #0 = $src0
/*59620*/     OPC_RecordChild1, // #1 = $src1
/*59621*/     OPC_RecordChild2, // #2 = $src2
/*59622*/     OPC_SwitchType /*2 cases */, 127, MVT::f32,// ->59752
/*59625*/       OPC_Scope, 99, /*->59726*/ // 2 children in Scope
/*59627*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*59629*/         OPC_EmitInteger, MVT::i32, 0, 
/*59632*/         OPC_EmitInteger, MVT::i32, 0, 
/*59635*/         OPC_EmitInteger, MVT::i32, 0, 
/*59638*/         OPC_EmitInteger, MVT::i32, 0, 
/*59641*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59653*/         OPC_EmitInteger, MVT::i32, 0, 
/*59656*/         OPC_EmitInteger, MVT::i32, 0, 
/*59659*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59671*/         OPC_EmitInteger, MVT::i32, 0, 
/*59674*/         OPC_EmitInteger, MVT::i32, 0, 
/*59677*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59689*/         OPC_EmitInteger, MVT::i32, 1, 
/*59692*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59695*/         OPC_EmitInteger, MVT::i32, 0, 
/*59698*/         OPC_EmitInteger, MVT::i32, 0, 
/*59701*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FMA_eg), 0,
                      1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fma:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                  // Dst: (FMA_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*59726*/       /*Scope*/ 24, /*->59751*/
/*59727*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*59730*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*59733*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*59736*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FMA_F32), 0,
                      1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fma:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                  // Dst: (V_FMA_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*59751*/       0, /*End of Scope*/
/*59752*/     /*SwitchType*/ 24, MVT::f64,// ->59778
/*59754*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*59757*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*59760*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*59763*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FMA_F64), 0,
                    1/*#VTs*/, MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fma:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_FMA_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*59778*/     0, // EndSwitchType
/*59779*/   /*SwitchOpcode*/ 31|128,4/*543*/, TARGET_VAL(ISD::FSQRT),// ->60326
/*59783*/     OPC_RecordChild0, // #0 = $src
/*59784*/     OPC_SwitchType /*2 cases */, 9|128,4/*521*/, MVT::f32,// ->60309
/*59788*/       OPC_Scope, 38|128,1/*166*/, /*->59957*/ // 4 children in Scope
/*59791*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*59793*/         OPC_EmitInteger, MVT::i32, 0, 
/*59796*/         OPC_EmitInteger, MVT::i32, 0, 
/*59799*/         OPC_EmitInteger, MVT::i32, 1, 
/*59802*/         OPC_EmitInteger, MVT::i32, 0, 
/*59805*/         OPC_EmitInteger, MVT::i32, 0, 
/*59808*/         OPC_EmitInteger, MVT::i32, 0, 
/*59811*/         OPC_EmitInteger, MVT::i32, 0, 
/*59814*/         OPC_EmitInteger, MVT::i32, 0, 
/*59817*/         OPC_EmitInteger, MVT::i32, 0, 
/*59820*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59832*/         OPC_EmitInteger, MVT::i32, 1, 
/*59835*/         OPC_EmitInteger, MVT::i32, 0, 
/*59838*/         OPC_EmitInteger, MVT::i32, 0, 
/*59841*/         OPC_EmitInteger, MVT::i32, 0, 
/*59844*/         OPC_EmitInteger, MVT::i32, 0, 
/*59847*/         OPC_EmitInteger, MVT::i32, 0, 
/*59850*/         OPC_EmitInteger, MVT::i32, 0, 
/*59853*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59865*/         OPC_EmitInteger, MVT::i32, 1, 
/*59868*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59871*/         OPC_EmitInteger, MVT::i32, 0, 
/*59874*/         OPC_EmitInteger, MVT::i32, 0, 
/*59877*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*59897*/         OPC_EmitInteger, MVT::i32, 0, 
/*59900*/         OPC_EmitInteger, MVT::i32, 0, 
/*59903*/         OPC_EmitInteger, MVT::i32, 0, 
/*59906*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59918*/         OPC_EmitInteger, MVT::i32, 1, 
/*59921*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59924*/         OPC_EmitInteger, MVT::i32, 0, 
/*59927*/         OPC_EmitInteger, MVT::i32, 0, 
/*59930*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_r600:i32 ?:f32:$src))
/*59957*/       /*Scope*/ 38|128,1/*166*/, /*->60125*/
/*59959*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*59961*/         OPC_EmitInteger, MVT::i32, 0, 
/*59964*/         OPC_EmitInteger, MVT::i32, 0, 
/*59967*/         OPC_EmitInteger, MVT::i32, 1, 
/*59970*/         OPC_EmitInteger, MVT::i32, 0, 
/*59973*/         OPC_EmitInteger, MVT::i32, 0, 
/*59976*/         OPC_EmitInteger, MVT::i32, 0, 
/*59979*/         OPC_EmitInteger, MVT::i32, 0, 
/*59982*/         OPC_EmitInteger, MVT::i32, 0, 
/*59985*/         OPC_EmitInteger, MVT::i32, 0, 
/*59988*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60000*/         OPC_EmitInteger, MVT::i32, 1, 
/*60003*/         OPC_EmitInteger, MVT::i32, 0, 
/*60006*/         OPC_EmitInteger, MVT::i32, 0, 
/*60009*/         OPC_EmitInteger, MVT::i32, 0, 
/*60012*/         OPC_EmitInteger, MVT::i32, 0, 
/*60015*/         OPC_EmitInteger, MVT::i32, 0, 
/*60018*/         OPC_EmitInteger, MVT::i32, 0, 
/*60021*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60033*/         OPC_EmitInteger, MVT::i32, 1, 
/*60036*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60039*/         OPC_EmitInteger, MVT::i32, 0, 
/*60042*/         OPC_EmitInteger, MVT::i32, 0, 
/*60045*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*60065*/         OPC_EmitInteger, MVT::i32, 0, 
/*60068*/         OPC_EmitInteger, MVT::i32, 0, 
/*60071*/         OPC_EmitInteger, MVT::i32, 0, 
/*60074*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60086*/         OPC_EmitInteger, MVT::i32, 1, 
/*60089*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60092*/         OPC_EmitInteger, MVT::i32, 0, 
/*60095*/         OPC_EmitInteger, MVT::i32, 0, 
/*60098*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_eg:i32 ?:f32:$src))
/*60125*/       /*Scope*/ 38|128,1/*166*/, /*->60293*/
/*60127*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*60129*/         OPC_EmitInteger, MVT::i32, 0, 
/*60132*/         OPC_EmitInteger, MVT::i32, 0, 
/*60135*/         OPC_EmitInteger, MVT::i32, 1, 
/*60138*/         OPC_EmitInteger, MVT::i32, 0, 
/*60141*/         OPC_EmitInteger, MVT::i32, 0, 
/*60144*/         OPC_EmitInteger, MVT::i32, 0, 
/*60147*/         OPC_EmitInteger, MVT::i32, 0, 
/*60150*/         OPC_EmitInteger, MVT::i32, 0, 
/*60153*/         OPC_EmitInteger, MVT::i32, 0, 
/*60156*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60168*/         OPC_EmitInteger, MVT::i32, 1, 
/*60171*/         OPC_EmitInteger, MVT::i32, 0, 
/*60174*/         OPC_EmitInteger, MVT::i32, 0, 
/*60177*/         OPC_EmitInteger, MVT::i32, 0, 
/*60180*/         OPC_EmitInteger, MVT::i32, 0, 
/*60183*/         OPC_EmitInteger, MVT::i32, 0, 
/*60186*/         OPC_EmitInteger, MVT::i32, 0, 
/*60189*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60201*/         OPC_EmitInteger, MVT::i32, 1, 
/*60204*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60207*/         OPC_EmitInteger, MVT::i32, 0, 
/*60210*/         OPC_EmitInteger, MVT::i32, 0, 
/*60213*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*60233*/         OPC_EmitInteger, MVT::i32, 0, 
/*60236*/         OPC_EmitInteger, MVT::i32, 0, 
/*60239*/         OPC_EmitInteger, MVT::i32, 0, 
/*60242*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60254*/         OPC_EmitInteger, MVT::i32, 1, 
/*60257*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60260*/         OPC_EmitInteger, MVT::i32, 0, 
/*60263*/         OPC_EmitInteger, MVT::i32, 0, 
/*60266*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 R600_Reg32:f32:$src, (RECIPSQRT_CLAMPED_cm:i32 ?:f32:$src))
/*60293*/       /*Scope*/ 14, /*->60308*/
/*60294*/         OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*60297*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SQRT_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fsqrt:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_SQRT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*60308*/       0, /*End of Scope*/
/*60309*/     /*SwitchType*/ 14, MVT::f64,// ->60325
/*60311*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*60314*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SQRT_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsqrt:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SQRT_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*60325*/     0, // EndSwitchType
/*60326*/   /*SwitchOpcode*/ 118, TARGET_VAL(ISD::FABS),// ->60447
/*60329*/     OPC_RecordChild0, // #0 = $src
/*60330*/     OPC_SwitchType /*2 cases */, 40, MVT::f32,// ->60373
/*60333*/       OPC_Scope, 26, /*->60361*/ // 2 children in Scope
/*60335*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60337*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60344*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*60352*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_AND_B32_e32), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (fabs:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (V_AND_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i32 2147483647:i32))
/*60361*/       /*Scope*/ 10, /*->60372*/
/*60362*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*60364*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FABS_R600), 0,
                      1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (fabs:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FABS_R600:f32 f32:f32:$src0)
/*60372*/       0, /*End of Scope*/
/*60373*/     /*SwitchType*/ 71, MVT::f64,// ->60446
/*60375*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60377*/       OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*60380*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60383*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*60392*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60395*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60398*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*60407*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60414*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*60422*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_AND_B32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 8,  // Results = #9
/*60431*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60434*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                // Src: (fabs:f64 f64:f64:$src) - Complexity = 3
                // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_AND_B32_e32:i32 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483647:i32)), sub1:i32)
/*60446*/     0, // EndSwitchType
/*60447*/   /*SwitchOpcode*/ 35|128,3/*419*/, TARGET_VAL(ISD::FCOPYSIGN),// ->60870
/*60451*/     OPC_RecordChild0, // #0 = $src0
/*60452*/     OPC_RecordChild1, // #1 = $src1
/*60453*/     OPC_SwitchType /*2 cases */, 19|128,1/*147*/, MVT::f32,// ->60604
/*60457*/       OPC_CheckChild1Type, MVT::f32,
/*60459*/       OPC_Scope, 27, /*->60488*/ // 2 children in Scope
/*60461*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60463*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60470*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3
/*60478*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 3, 0, 1, 
                  // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (V_BFI_B32:f32 (S_MOV_B32:i32 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*60488*/       /*Scope*/ 114, /*->60603*/
/*60489*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*60491*/         OPC_EmitInteger, MVT::i32, 0, 
/*60494*/         OPC_EmitInteger, MVT::i32, 0, 
/*60497*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60504*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*60512*/         OPC_EmitInteger, MVT::i32, 0, 
/*60515*/         OPC_EmitInteger, MVT::i32, 0, 
/*60518*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60530*/         OPC_EmitInteger, MVT::i32, 0, 
/*60533*/         OPC_EmitInteger, MVT::i32, 0, 
/*60536*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60548*/         OPC_EmitInteger, MVT::i32, 0, 
/*60551*/         OPC_EmitInteger, MVT::i32, 0, 
/*60554*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60566*/         OPC_EmitInteger, MVT::i32, 1, 
/*60569*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60572*/         OPC_EmitInteger, MVT::i32, 0, 
/*60575*/         OPC_EmitInteger, MVT::i32, 0, 
/*60578*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      1/*#VTs*/, MVT::f32, 18/*#Ops*/, 2, 3, 5, 6, 7, 8, 0, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (BFI_INT_eg:f32 (MOV_IMM_I32:i32 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*60603*/       0, /*End of Scope*/
/*60604*/     /*SwitchType*/ 6|128,2/*262*/, MVT::f64,// ->60869
/*60607*/       OPC_CheckChild1Type, MVT::f64,
/*60609*/       OPC_Scope, 84, /*->60695*/ // 2 children in Scope
/*60611*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60613*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*60616*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60619*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*60628*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60631*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60638*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*60646*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60649*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 8,  // Results = #9
/*60658*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60661*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 10,  // Results = #11
/*60670*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 7, 9, 11,  // Results = #12
/*60680*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60683*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 4, 5, 12, 13, 
                  // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 SReg_64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (V_BFI_B32:i32 (S_MOV_B32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*60695*/       /*Scope*/ 43|128,1/*171*/, /*->60868*/
/*60697*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*60699*/         OPC_EmitInteger, MVT::i32, AMDGPU::R600_Reg64RegClassID,
/*60702*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60705*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*60714*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60717*/         OPC_EmitInteger, MVT::i32, 0, 
/*60720*/         OPC_EmitInteger, MVT::i32, 0, 
/*60723*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60730*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*60738*/         OPC_EmitInteger, MVT::i32, 0, 
/*60741*/         OPC_EmitInteger, MVT::i32, 0, 
/*60744*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60756*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60759*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 13,  // Results = #14
/*60768*/         OPC_EmitInteger, MVT::i32, 0, 
/*60771*/         OPC_EmitInteger, MVT::i32, 0, 
/*60774*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60786*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60789*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 18,  // Results = #19
/*60798*/         OPC_EmitInteger, MVT::i32, 0, 
/*60801*/         OPC_EmitInteger, MVT::i32, 0, 
/*60804*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60816*/         OPC_EmitInteger, MVT::i32, 1, 
/*60819*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60822*/         OPC_EmitInteger, MVT::i32, 0, 
/*60825*/         OPC_EmitInteger, MVT::i32, 0, 
/*60828*/         OPC_EmitNode, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 6, 7, 9, 10, 11, 12, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*60853*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60856*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 4, 5, 27, 28, 
                  // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 R600_Reg64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (BFI_INT_eg:i32 (MOV_IMM_I32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*60868*/       0, /*End of Scope*/
/*60869*/     0, // EndSwitchType
/*60870*/   /*SwitchOpcode*/ 93|128,5/*733*/, TARGET_VAL(ISD::FPOW),// ->61607
/*60874*/     OPC_RecordChild0, // #0 = $src0
/*60875*/     OPC_RecordChild1, // #1 = $src1
/*60876*/     OPC_CheckType, MVT::f32,
/*60878*/     OPC_Scope, 103|128,1/*231*/, /*->61112*/ // 4 children in Scope
/*60881*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*60883*/       OPC_EmitInteger, MVT::i32, 1, 
/*60886*/       OPC_EmitInteger, MVT::i32, 0, 
/*60889*/       OPC_EmitInteger, MVT::i32, 0, 
/*60892*/       OPC_EmitInteger, MVT::i32, 0, 
/*60895*/       OPC_EmitInteger, MVT::i32, 0, 
/*60898*/       OPC_EmitInteger, MVT::i32, 0, 
/*60901*/       OPC_EmitInteger, MVT::i32, 1, 
/*60904*/       OPC_EmitInteger, MVT::i32, 0, 
/*60907*/       OPC_EmitInteger, MVT::i32, 0, 
/*60910*/       OPC_EmitInteger, MVT::i32, 0, 
/*60913*/       OPC_EmitInteger, MVT::i32, 0, 
/*60916*/       OPC_EmitInteger, MVT::i32, 0, 
/*60919*/       OPC_EmitInteger, MVT::i32, 0, 
/*60922*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60934*/       OPC_EmitInteger, MVT::i32, 1, 
/*60937*/       OPC_EmitInteger, MVT::i32, 0, 
/*60940*/       OPC_EmitInteger, MVT::i32, 0, 
/*60943*/       OPC_EmitInteger, MVT::i32, 0, 
/*60946*/       OPC_EmitInteger, MVT::i32, 0, 
/*60949*/       OPC_EmitInteger, MVT::i32, 0, 
/*60952*/       OPC_EmitInteger, MVT::i32, 0, 
/*60955*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60967*/       OPC_EmitInteger, MVT::i32, 1, 
/*60970*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60973*/       OPC_EmitInteger, MVT::i32, 0, 
/*60976*/       OPC_EmitInteger, MVT::i32, 0, 
/*60979*/       OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*60999*/       OPC_EmitInteger, MVT::i32, 0, 
/*61002*/       OPC_EmitInteger, MVT::i32, 0, 
/*61005*/       OPC_EmitInteger, MVT::i32, 0, 
/*61008*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61020*/       OPC_EmitInteger, MVT::i32, 1, 
/*61023*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61026*/       OPC_EmitInteger, MVT::i32, 0, 
/*61029*/       OPC_EmitInteger, MVT::i32, 0, 
/*61032*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*61059*/       OPC_EmitInteger, MVT::i32, 0, 
/*61062*/       OPC_EmitInteger, MVT::i32, 0, 
/*61065*/       OPC_EmitInteger, MVT::i32, 0, 
/*61068*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61080*/       OPC_EmitInteger, MVT::i32, 1, 
/*61083*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61086*/       OPC_EmitInteger, MVT::i32, 0, 
/*61089*/       OPC_EmitInteger, MVT::i32, 0, 
/*61092*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_r600:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_r600:i32 f32:f32:$src0)))
/*61112*/     /*Scope*/ 103|128,1/*231*/, /*->61345*/
/*61114*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*61116*/       OPC_EmitInteger, MVT::i32, 1, 
/*61119*/       OPC_EmitInteger, MVT::i32, 0, 
/*61122*/       OPC_EmitInteger, MVT::i32, 0, 
/*61125*/       OPC_EmitInteger, MVT::i32, 0, 
/*61128*/       OPC_EmitInteger, MVT::i32, 0, 
/*61131*/       OPC_EmitInteger, MVT::i32, 0, 
/*61134*/       OPC_EmitInteger, MVT::i32, 1, 
/*61137*/       OPC_EmitInteger, MVT::i32, 0, 
/*61140*/       OPC_EmitInteger, MVT::i32, 0, 
/*61143*/       OPC_EmitInteger, MVT::i32, 0, 
/*61146*/       OPC_EmitInteger, MVT::i32, 0, 
/*61149*/       OPC_EmitInteger, MVT::i32, 0, 
/*61152*/       OPC_EmitInteger, MVT::i32, 0, 
/*61155*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61167*/       OPC_EmitInteger, MVT::i32, 1, 
/*61170*/       OPC_EmitInteger, MVT::i32, 0, 
/*61173*/       OPC_EmitInteger, MVT::i32, 0, 
/*61176*/       OPC_EmitInteger, MVT::i32, 0, 
/*61179*/       OPC_EmitInteger, MVT::i32, 0, 
/*61182*/       OPC_EmitInteger, MVT::i32, 0, 
/*61185*/       OPC_EmitInteger, MVT::i32, 0, 
/*61188*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61200*/       OPC_EmitInteger, MVT::i32, 1, 
/*61203*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61206*/       OPC_EmitInteger, MVT::i32, 0, 
/*61209*/       OPC_EmitInteger, MVT::i32, 0, 
/*61212*/       OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*61232*/       OPC_EmitInteger, MVT::i32, 0, 
/*61235*/       OPC_EmitInteger, MVT::i32, 0, 
/*61238*/       OPC_EmitInteger, MVT::i32, 0, 
/*61241*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61253*/       OPC_EmitInteger, MVT::i32, 1, 
/*61256*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61259*/       OPC_EmitInteger, MVT::i32, 0, 
/*61262*/       OPC_EmitInteger, MVT::i32, 0, 
/*61265*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*61292*/       OPC_EmitInteger, MVT::i32, 0, 
/*61295*/       OPC_EmitInteger, MVT::i32, 0, 
/*61298*/       OPC_EmitInteger, MVT::i32, 0, 
/*61301*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61313*/       OPC_EmitInteger, MVT::i32, 1, 
/*61316*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61319*/       OPC_EmitInteger, MVT::i32, 0, 
/*61322*/       OPC_EmitInteger, MVT::i32, 0, 
/*61325*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_eg:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_eg:i32 f32:f32:$src0)))
/*61345*/     /*Scope*/ 103|128,1/*231*/, /*->61578*/
/*61347*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasCaymanISA())
/*61349*/       OPC_EmitInteger, MVT::i32, 1, 
/*61352*/       OPC_EmitInteger, MVT::i32, 0, 
/*61355*/       OPC_EmitInteger, MVT::i32, 0, 
/*61358*/       OPC_EmitInteger, MVT::i32, 0, 
/*61361*/       OPC_EmitInteger, MVT::i32, 0, 
/*61364*/       OPC_EmitInteger, MVT::i32, 0, 
/*61367*/       OPC_EmitInteger, MVT::i32, 1, 
/*61370*/       OPC_EmitInteger, MVT::i32, 0, 
/*61373*/       OPC_EmitInteger, MVT::i32, 0, 
/*61376*/       OPC_EmitInteger, MVT::i32, 0, 
/*61379*/       OPC_EmitInteger, MVT::i32, 0, 
/*61382*/       OPC_EmitInteger, MVT::i32, 0, 
/*61385*/       OPC_EmitInteger, MVT::i32, 0, 
/*61388*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61400*/       OPC_EmitInteger, MVT::i32, 1, 
/*61403*/       OPC_EmitInteger, MVT::i32, 0, 
/*61406*/       OPC_EmitInteger, MVT::i32, 0, 
/*61409*/       OPC_EmitInteger, MVT::i32, 0, 
/*61412*/       OPC_EmitInteger, MVT::i32, 0, 
/*61415*/       OPC_EmitInteger, MVT::i32, 0, 
/*61418*/       OPC_EmitInteger, MVT::i32, 0, 
/*61421*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61433*/       OPC_EmitInteger, MVT::i32, 1, 
/*61436*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61439*/       OPC_EmitInteger, MVT::i32, 0, 
/*61442*/       OPC_EmitInteger, MVT::i32, 0, 
/*61445*/       OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*61465*/       OPC_EmitInteger, MVT::i32, 0, 
/*61468*/       OPC_EmitInteger, MVT::i32, 0, 
/*61471*/       OPC_EmitInteger, MVT::i32, 0, 
/*61474*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61486*/       OPC_EmitInteger, MVT::i32, 1, 
/*61489*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61492*/       OPC_EmitInteger, MVT::i32, 0, 
/*61495*/       OPC_EmitInteger, MVT::i32, 0, 
/*61498*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*61525*/       OPC_EmitInteger, MVT::i32, 0, 
/*61528*/       OPC_EmitInteger, MVT::i32, 0, 
/*61531*/       OPC_EmitInteger, MVT::i32, 0, 
/*61534*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61546*/       OPC_EmitInteger, MVT::i32, 1, 
/*61549*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61552*/       OPC_EmitInteger, MVT::i32, 0, 
/*61555*/       OPC_EmitInteger, MVT::i32, 0, 
/*61558*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_cm:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_cm:i32 f32:f32:$src0)))
/*61578*/     /*Scope*/ 27, /*->61606*/
/*61579*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61581*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_LOG_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*61589*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*61598*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_EXP_F32_e32), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 3, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (V_EXP_F32_e32:f32 (V_MUL_LEGACY_F32_e32:i32 f32:f32:$src1, (V_LOG_F32_e32:i32 f32:f32:$src0)))
/*61606*/     0, /*End of Scope*/
/*61607*/   /*SwitchOpcode*/ 29, TARGET_VAL(AMDGPUISD::FMIN3),// ->61639
/*61610*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61611*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61612*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*61613*/     OPC_CheckType, MVT::f32,
/*61615*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*61618*/     OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*61621*/     OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*61624*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN3_F32), 0,
                  1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
              // Src: (AMDGPUfmin3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
              // Dst: (V_MIN3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61639*/   /*SwitchOpcode*/ 29, TARGET_VAL(AMDGPUISD::FMAX3),// ->61671
/*61642*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61643*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61644*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*61645*/     OPC_CheckType, MVT::f32,
/*61647*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*61650*/     OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*61653*/     OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*61656*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX3_F32), 0,
                  1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
              // Src: (AMDGPUfmax3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
              // Dst: (V_MAX3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61671*/   /*SwitchOpcode*/ 57, TARGET_VAL(AMDGPUISD::DIV_FIXUP),// ->61731
/*61674*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61675*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61676*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*61677*/     OPC_SwitchType /*2 cases */, 24, MVT::f32,// ->61704
/*61680*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*61683*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*61686*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*61689*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F32), 0,
                    1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61704*/     /*SwitchType*/ 24, MVT::f64,// ->61730
/*61706*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*61709*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*61712*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*61715*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F64), 0,
                    1/*#VTs*/, MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61730*/     0, // EndSwitchType
/*61731*/   /*SwitchOpcode*/ 66, TARGET_VAL(AMDGPUISD::DIV_FMAS),// ->61800
/*61734*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61735*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61736*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*61737*/     OPC_RecordChild3, // #3 = physreg input VCC
/*61738*/     OPC_CheckChild3Type, MVT::i1,
/*61740*/     OPC_SwitchType /*2 cases */, 27, MVT::f32,// ->61770
/*61743*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*61746*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #8 #9
/*61749*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #10 #11
/*61752*/       OPC_EmitCopyToReg, 3, AMDGPU::VCC,
/*61755*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FMAS_F32), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::f32, 8/*#Ops*/, 5, 4, 9, 8, 11, 10, 6, 7, 
                // Src: (AMDGPUdiv_fmas:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers), VCC:i1) - Complexity = -964
                // Dst: (V_DIV_FMAS_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61770*/     /*SwitchType*/ 27, MVT::f64,// ->61799
/*61772*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*61775*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #8 #9
/*61778*/       OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectVOP3Mods:$ #10 #11
/*61781*/       OPC_EmitCopyToReg, 3, AMDGPU::VCC,
/*61784*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FMAS_F64), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::f64, 8/*#Ops*/, 5, 4, 9, 8, 11, 10, 6, 7, 
                // Src: (AMDGPUdiv_fmas:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers), VCC:i1) - Complexity = -964
                // Dst: (V_DIV_FMAS_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61799*/     0, // EndSwitchType
/*61800*/   /*SwitchOpcode*/ 48, TARGET_VAL(AMDGPUISD::LDEXP),// ->61851
/*61803*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61804*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61805*/     OPC_CheckChild1Type, MVT::i32,
/*61807*/     OPC_SwitchType /*2 cases */, 19, MVT::f32,// ->61829
/*61810*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*61813*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*61816*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LDEXP_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*61829*/     /*SwitchType*/ 19, MVT::f64,// ->61850
/*61831*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*61834*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*61837*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LDEXP_F64), 0,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*61850*/     0, // EndSwitchType
/*61851*/   /*SwitchOpcode*/ 25, TARGET_VAL(AMDGPUISD::TRIG_PREOP),// ->61879
/*61854*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61855*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61856*/     OPC_CheckChild1Type, MVT::i32,
/*61858*/     OPC_CheckType, MVT::f64,
/*61860*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*61863*/     OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*61866*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_TRIG_PREOP_F64), 0,
                  1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
              // Src: (AMDGPUtrig_preop:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
              // Dst: (V_TRIG_PREOP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*61879*/   /*SwitchOpcode*/ 15, TARGET_VAL(ISD::FP_ROUND),// ->61897
/*61882*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61883*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*61886*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_F64_e64), 0,
                  1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (fround:f32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_CVT_F32_F64_e64:f32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*61897*/   /*SwitchOpcode*/ 15, TARGET_VAL(ISD::FP_EXTEND),// ->61915
/*61900*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61901*/     OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*61904*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_F32_e64), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (fextend:f64 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_CVT_F64_F32_e64:f64 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*61915*/   /*SwitchOpcode*/ 35, TARGET_VAL(AMDGPUISD::RSQ),// ->61953
/*61918*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61919*/     OPC_SwitchType /*2 cases */, 14, MVT::f32,// ->61936
/*61922*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*61925*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*61936*/     /*SwitchType*/ 14, MVT::f64,// ->61952
/*61938*/       OPC_CheckComplexPat, /*CP*/11, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*61941*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*61952*/     0, // EndSwitchType
/*61953*/   /*SwitchOpcode*/ 13, TARGET_VAL(ISD::FP16_TO_FP),// ->61969
/*61956*/     OPC_RecordChild0, // #0 = $src0
/*61957*/     OPC_CheckChild0Type, MVT::i32,
/*61959*/     OPC_CheckType, MVT::f32,
/*61961*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (f16_to_fp:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_F16_e64:f32 i32:i32:$src0)
/*61969*/   /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE0),// ->61985
/*61972*/     OPC_RecordChild0, // #0 = $src0
/*61973*/     OPC_CheckChild0Type, MVT::i32,
/*61975*/     OPC_CheckType, MVT::f32,
/*61977*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE0_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte0:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE0_e64:f32 i32:i32:$src0)
/*61985*/   /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE1),// ->62001
/*61988*/     OPC_RecordChild0, // #0 = $src0
/*61989*/     OPC_CheckChild0Type, MVT::i32,
/*61991*/     OPC_CheckType, MVT::f32,
/*61993*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE1_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte1:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE1_e64:f32 i32:i32:$src0)
/*62001*/   /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE2),// ->62017
/*62004*/     OPC_RecordChild0, // #0 = $src0
/*62005*/     OPC_CheckChild0Type, MVT::i32,
/*62007*/     OPC_CheckType, MVT::f32,
/*62009*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE2_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte2:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE2_e64:f32 i32:i32:$src0)
/*62017*/   /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE3),// ->62033
/*62020*/     OPC_RecordChild0, // #0 = $src0
/*62021*/     OPC_CheckChild0Type, MVT::i32,
/*62023*/     OPC_CheckType, MVT::f32,
/*62025*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE3_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte3:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE3_e64:f32 i32:i32:$src0)
/*62033*/   /*SwitchOpcode*/ 52|128,14/*1844*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->63881
/*62037*/     OPC_RecordChild0, // #0 = $vec
/*62038*/     OPC_RecordChild1, // #1 = $val
/*62039*/     OPC_Scope, 32|128,6/*800*/, /*->62842*/ // 6 children in Scope
/*62042*/       OPC_CheckChild1Type, MVT::i32,
/*62044*/       OPC_Scope, 90, /*->62136*/ // 17 children in Scope
/*62046*/         OPC_MoveChild, 2,
/*62048*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*62051*/         OPC_RecordChild0, // #2 = $idx
/*62052*/         OPC_RecordChild1, // #3 = $off
/*62053*/         OPC_MoveChild, 1,
/*62055*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62058*/         OPC_MoveParent,
/*62059*/         OPC_CheckType, MVT::i32,
/*62061*/         OPC_MoveParent,
/*62062*/         OPC_SwitchType /*4 cases */, 16, MVT::v2i32,// ->62081
/*62065*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62067*/           OPC_EmitConvertToTarget, 3,
/*62069*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                        2/*#VTs*/, MVT::v2i32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V2:v2i32:i1 ?:v2i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*62081*/         /*SwitchType*/ 16, MVT::v4i32,// ->62099
/*62083*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62085*/           OPC_EmitConvertToTarget, 3,
/*62087*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                        2/*#VTs*/, MVT::v4i32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V4:v4i32:i1 ?:v4i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*62099*/         /*SwitchType*/ 16, MVT::v8i32,// ->62117
/*62101*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62103*/           OPC_EmitConvertToTarget, 3,
/*62105*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                        2/*#VTs*/, MVT::v8i32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V8:v8i32:i1 ?:v8i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*62117*/         /*SwitchType*/ 16, MVT::v16i32,// ->62135
/*62119*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62121*/           OPC_EmitConvertToTarget, 3,
/*62123*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                        2/*#VTs*/, MVT::v16i32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V16:v16i32:i1 ?:v16i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*62135*/         0, // EndSwitchType
/*62136*/       /*Scope*/ 110, /*->62247*/
/*62137*/         OPC_CheckChild2Integer, 0, 
/*62139*/         OPC_SwitchType /*4 cases */, 34, MVT::v4i32,// ->62176
/*62142*/           OPC_Scope, 15, /*->62159*/ // 2 children in Scope
/*62144*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62146*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62149*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*62159*/           /*Scope*/ 15, /*->62175*/
/*62160*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62162*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62165*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*62175*/           0, /*End of Scope*/
/*62176*/         /*SwitchType*/ 34, MVT::v2i32,// ->62212
/*62178*/           OPC_Scope, 15, /*->62195*/ // 2 children in Scope
/*62180*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62182*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62185*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*62195*/           /*Scope*/ 15, /*->62211*/
/*62196*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62198*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62201*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*62211*/           0, /*End of Scope*/
/*62212*/         /*SwitchType*/ 15, MVT::v8i32,// ->62229
/*62214*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62216*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62219*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub0:i32)
/*62229*/         /*SwitchType*/ 15, MVT::v16i32,// ->62246
/*62231*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62233*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62236*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub0:i32)
/*62246*/         0, // EndSwitchType
/*62247*/       /*Scope*/ 110, /*->62358*/
/*62248*/         OPC_CheckChild2Integer, 1, 
/*62250*/         OPC_SwitchType /*4 cases */, 34, MVT::v4i32,// ->62287
/*62253*/           OPC_Scope, 15, /*->62270*/ // 2 children in Scope
/*62255*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62257*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62260*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*62270*/           /*Scope*/ 15, /*->62286*/
/*62271*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62273*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62276*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*62286*/           0, /*End of Scope*/
/*62287*/         /*SwitchType*/ 34, MVT::v2i32,// ->62323
/*62289*/           OPC_Scope, 15, /*->62306*/ // 2 children in Scope
/*62291*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62293*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62296*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*62306*/           /*Scope*/ 15, /*->62322*/
/*62307*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62309*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62312*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*62322*/           0, /*End of Scope*/
/*62323*/         /*SwitchType*/ 15, MVT::v8i32,// ->62340
/*62325*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62327*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62330*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub1:i32)
/*62340*/         /*SwitchType*/ 15, MVT::v16i32,// ->62357
/*62342*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62344*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62347*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub1:i32)
/*62357*/         0, // EndSwitchType
/*62358*/       /*Scope*/ 91, /*->62450*/
/*62359*/         OPC_CheckChild2Integer, 2, 
/*62361*/         OPC_SwitchType /*4 cases */, 34, MVT::v4i32,// ->62398
/*62364*/           OPC_Scope, 15, /*->62381*/ // 2 children in Scope
/*62366*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62368*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62371*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*62381*/           /*Scope*/ 15, /*->62397*/
/*62382*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62384*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62387*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*62397*/           0, /*End of Scope*/
/*62398*/         /*SwitchType*/ 15, MVT::v2i32,// ->62415
/*62400*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62402*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62405*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub2:i32)
/*62415*/         /*SwitchType*/ 15, MVT::v8i32,// ->62432
/*62417*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62419*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62422*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub2:i32)
/*62432*/         /*SwitchType*/ 15, MVT::v16i32,// ->62449
/*62434*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62436*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62439*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub2:i32)
/*62449*/         0, // EndSwitchType
/*62450*/       /*Scope*/ 74, /*->62525*/
/*62451*/         OPC_CheckChild2Integer, 3, 
/*62453*/         OPC_SwitchType /*3 cases */, 34, MVT::v4i32,// ->62490
/*62456*/           OPC_Scope, 15, /*->62473*/ // 2 children in Scope
/*62458*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62460*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*62463*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*62473*/           /*Scope*/ 15, /*->62489*/
/*62474*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62476*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*62479*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*62489*/           0, /*End of Scope*/
/*62490*/         /*SwitchType*/ 15, MVT::v8i32,// ->62507
/*62492*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62494*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*62497*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub3:i32)
/*62507*/         /*SwitchType*/ 15, MVT::v16i32,// ->62524
/*62509*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62511*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*62514*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub3:i32)
/*62524*/         0, // EndSwitchType
/*62525*/       /*Scope*/ 38, /*->62564*/
/*62526*/         OPC_CheckChild2Integer, 4, 
/*62528*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->62546
/*62531*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62533*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*62536*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub4:i32)
/*62546*/         /*SwitchType*/ 15, MVT::v16i32,// ->62563
/*62548*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62550*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*62553*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub4:i32)
/*62563*/         0, // EndSwitchType
/*62564*/       /*Scope*/ 38, /*->62603*/
/*62565*/         OPC_CheckChild2Integer, 5, 
/*62567*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->62585
/*62570*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62572*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*62575*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub5:i32)
/*62585*/         /*SwitchType*/ 15, MVT::v16i32,// ->62602
/*62587*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62589*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*62592*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub5:i32)
/*62602*/         0, // EndSwitchType
/*62603*/       /*Scope*/ 38, /*->62642*/
/*62604*/         OPC_CheckChild2Integer, 6, 
/*62606*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->62624
/*62609*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62611*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*62614*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub6:i32)
/*62624*/         /*SwitchType*/ 15, MVT::v16i32,// ->62641
/*62626*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62628*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*62631*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub6:i32)
/*62641*/         0, // EndSwitchType
/*62642*/       /*Scope*/ 38, /*->62681*/
/*62643*/         OPC_CheckChild2Integer, 7, 
/*62645*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->62663
/*62648*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62650*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*62653*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub7:i32)
/*62663*/         /*SwitchType*/ 15, MVT::v16i32,// ->62680
/*62665*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62667*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*62670*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub7:i32)
/*62680*/         0, // EndSwitchType
/*62681*/       /*Scope*/ 19, /*->62701*/
/*62682*/         OPC_CheckChild2Integer, 8, 
/*62684*/         OPC_CheckType, MVT::v16i32,
/*62686*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62688*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*62691*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 8:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub8:i32)
/*62701*/       /*Scope*/ 19, /*->62721*/
/*62702*/         OPC_CheckChild2Integer, 9, 
/*62704*/         OPC_CheckType, MVT::v16i32,
/*62706*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62708*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*62711*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 9:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub9:i32)
/*62721*/       /*Scope*/ 19, /*->62741*/
/*62722*/         OPC_CheckChild2Integer, 10, 
/*62724*/         OPC_CheckType, MVT::v16i32,
/*62726*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62728*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*62731*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 10:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub10:i32)
/*62741*/       /*Scope*/ 19, /*->62761*/
/*62742*/         OPC_CheckChild2Integer, 11, 
/*62744*/         OPC_CheckType, MVT::v16i32,
/*62746*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62748*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*62751*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 11:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub11:i32)
/*62761*/       /*Scope*/ 19, /*->62781*/
/*62762*/         OPC_CheckChild2Integer, 12, 
/*62764*/         OPC_CheckType, MVT::v16i32,
/*62766*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62768*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*62771*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 12:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub12:i32)
/*62781*/       /*Scope*/ 19, /*->62801*/
/*62782*/         OPC_CheckChild2Integer, 13, 
/*62784*/         OPC_CheckType, MVT::v16i32,
/*62786*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62788*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*62791*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 13:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub13:i32)
/*62801*/       /*Scope*/ 19, /*->62821*/
/*62802*/         OPC_CheckChild2Integer, 14, 
/*62804*/         OPC_CheckType, MVT::v16i32,
/*62806*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62808*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*62811*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 14:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub14:i32)
/*62821*/       /*Scope*/ 19, /*->62841*/
/*62822*/         OPC_CheckChild2Integer, 15, 
/*62824*/         OPC_CheckType, MVT::v16i32,
/*62826*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62828*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*62831*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 15:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub15:i32)
/*62841*/       0, /*End of Scope*/
/*62842*/     /*Scope*/ 33, /*->62876*/
/*62843*/       OPC_RecordChild2, // #2 = $index
/*62844*/       OPC_CheckChild2Type, MVT::i32,
/*62846*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->62861
/*62849*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62851*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V2:v2i32 ?:v2i32:$vec, ?:i32:$value, ?:i32:$index)
/*62861*/       /*SwitchType*/ 12, MVT::v4i32,// ->62875
/*62863*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62865*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V4:v4i32 ?:v4i32:$vec, ?:i32:$value, ?:i32:$index)
/*62875*/       0, // EndSwitchType
/*62876*/     /*Scope*/ 83, /*->62960*/
/*62877*/       OPC_CheckChild1Type, MVT::i32,
/*62879*/       OPC_RecordChild2, // #2 = $idx
/*62880*/       OPC_CheckChild2Type, MVT::i32,
/*62882*/       OPC_SwitchType /*4 cases */, 17, MVT::v2i32,// ->62902
/*62885*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62887*/         OPC_EmitInteger, MVT::i32, 0, 
/*62890*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      2/*#VTs*/, MVT::v2i32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V2:v2i32:i1 ?:v2i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*62902*/       /*SwitchType*/ 17, MVT::v4i32,// ->62921
/*62904*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62906*/         OPC_EmitInteger, MVT::i32, 0, 
/*62909*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      2/*#VTs*/, MVT::v4i32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V4:v4i32:i1 ?:v4i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*62921*/       /*SwitchType*/ 17, MVT::v8i32,// ->62940
/*62923*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62925*/         OPC_EmitInteger, MVT::i32, 0, 
/*62928*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      2/*#VTs*/, MVT::v8i32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V8:v8i32:i1 ?:v8i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*62940*/       /*SwitchType*/ 17, MVT::v16i32,// ->62959
/*62942*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62944*/         OPC_EmitInteger, MVT::i32, 0, 
/*62947*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      2/*#VTs*/, MVT::v16i32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V16:v16i32:i1 ?:v16i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*62959*/       0, // EndSwitchType
/*62960*/     /*Scope*/ 32|128,6/*800*/, /*->63762*/
/*62962*/       OPC_CheckChild1Type, MVT::f32,
/*62964*/       OPC_Scope, 90, /*->63056*/ // 17 children in Scope
/*62966*/         OPC_MoveChild, 2,
/*62968*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*62971*/         OPC_RecordChild0, // #2 = $idx
/*62972*/         OPC_RecordChild1, // #3 = $off
/*62973*/         OPC_MoveChild, 1,
/*62975*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62978*/         OPC_MoveParent,
/*62979*/         OPC_CheckType, MVT::i32,
/*62981*/         OPC_MoveParent,
/*62982*/         OPC_SwitchType /*4 cases */, 16, MVT::v2f32,// ->63001
/*62985*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62987*/           OPC_EmitConvertToTarget, 3,
/*62989*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                        2/*#VTs*/, MVT::v2f32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V2:v2f32:i1 ?:v2f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*63001*/         /*SwitchType*/ 16, MVT::v4f32,// ->63019
/*63003*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63005*/           OPC_EmitConvertToTarget, 3,
/*63007*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                        2/*#VTs*/, MVT::v4f32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V4:v4f32:i1 ?:v4f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*63019*/         /*SwitchType*/ 16, MVT::v8f32,// ->63037
/*63021*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63023*/           OPC_EmitConvertToTarget, 3,
/*63025*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                        2/*#VTs*/, MVT::v8f32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V8:v8f32:i1 ?:v8f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*63037*/         /*SwitchType*/ 16, MVT::v16f32,// ->63055
/*63039*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63041*/           OPC_EmitConvertToTarget, 3,
/*63043*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                        2/*#VTs*/, MVT::v16f32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V16:v16f32:i1 ?:v16f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*63055*/         0, // EndSwitchType
/*63056*/       /*Scope*/ 110, /*->63167*/
/*63057*/         OPC_CheckChild2Integer, 0, 
/*63059*/         OPC_SwitchType /*4 cases */, 34, MVT::v4f32,// ->63096
/*63062*/           OPC_Scope, 15, /*->63079*/ // 2 children in Scope
/*63064*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63066*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63069*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*63079*/           /*Scope*/ 15, /*->63095*/
/*63080*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63082*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63085*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*63095*/           0, /*End of Scope*/
/*63096*/         /*SwitchType*/ 34, MVT::v2f32,// ->63132
/*63098*/           OPC_Scope, 15, /*->63115*/ // 2 children in Scope
/*63100*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63102*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63105*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*63115*/           /*Scope*/ 15, /*->63131*/
/*63116*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63118*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63121*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*63131*/           0, /*End of Scope*/
/*63132*/         /*SwitchType*/ 15, MVT::v8f32,// ->63149
/*63134*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63136*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63139*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub0:i32)
/*63149*/         /*SwitchType*/ 15, MVT::v16f32,// ->63166
/*63151*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63153*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63156*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub0:i32)
/*63166*/         0, // EndSwitchType
/*63167*/       /*Scope*/ 110, /*->63278*/
/*63168*/         OPC_CheckChild2Integer, 1, 
/*63170*/         OPC_SwitchType /*4 cases */, 34, MVT::v4f32,// ->63207
/*63173*/           OPC_Scope, 15, /*->63190*/ // 2 children in Scope
/*63175*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63177*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63180*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*63190*/           /*Scope*/ 15, /*->63206*/
/*63191*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63193*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63196*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*63206*/           0, /*End of Scope*/
/*63207*/         /*SwitchType*/ 34, MVT::v2f32,// ->63243
/*63209*/           OPC_Scope, 15, /*->63226*/ // 2 children in Scope
/*63211*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63213*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63216*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*63226*/           /*Scope*/ 15, /*->63242*/
/*63227*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63229*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63232*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*63242*/           0, /*End of Scope*/
/*63243*/         /*SwitchType*/ 15, MVT::v8f32,// ->63260
/*63245*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63247*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63250*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub1:i32)
/*63260*/         /*SwitchType*/ 15, MVT::v16f32,// ->63277
/*63262*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63264*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63267*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub1:i32)
/*63277*/         0, // EndSwitchType
/*63278*/       /*Scope*/ 91, /*->63370*/
/*63279*/         OPC_CheckChild2Integer, 2, 
/*63281*/         OPC_SwitchType /*4 cases */, 34, MVT::v4f32,// ->63318
/*63284*/           OPC_Scope, 15, /*->63301*/ // 2 children in Scope
/*63286*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63288*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*63291*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*63301*/           /*Scope*/ 15, /*->63317*/
/*63302*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63304*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*63307*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*63317*/           0, /*End of Scope*/
/*63318*/         /*SwitchType*/ 15, MVT::v2f32,// ->63335
/*63320*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63322*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*63325*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub2:i32)
/*63335*/         /*SwitchType*/ 15, MVT::v8f32,// ->63352
/*63337*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63339*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*63342*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub2:i32)
/*63352*/         /*SwitchType*/ 15, MVT::v16f32,// ->63369
/*63354*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63356*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*63359*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub2:i32)
/*63369*/         0, // EndSwitchType
/*63370*/       /*Scope*/ 74, /*->63445*/
/*63371*/         OPC_CheckChild2Integer, 3, 
/*63373*/         OPC_SwitchType /*3 cases */, 34, MVT::v4f32,// ->63410
/*63376*/           OPC_Scope, 15, /*->63393*/ // 2 children in Scope
/*63378*/             OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63380*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*63383*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*63393*/           /*Scope*/ 15, /*->63409*/
/*63394*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63396*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*63399*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*63409*/           0, /*End of Scope*/
/*63410*/         /*SwitchType*/ 15, MVT::v8f32,// ->63427
/*63412*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63414*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*63417*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub3:i32)
/*63427*/         /*SwitchType*/ 15, MVT::v16f32,// ->63444
/*63429*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63431*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*63434*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub3:i32)
/*63444*/         0, // EndSwitchType
/*63445*/       /*Scope*/ 38, /*->63484*/
/*63446*/         OPC_CheckChild2Integer, 4, 
/*63448*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->63466
/*63451*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63453*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*63456*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub4:i32)
/*63466*/         /*SwitchType*/ 15, MVT::v16f32,// ->63483
/*63468*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63470*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*63473*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub4:i32)
/*63483*/         0, // EndSwitchType
/*63484*/       /*Scope*/ 38, /*->63523*/
/*63485*/         OPC_CheckChild2Integer, 5, 
/*63487*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->63505
/*63490*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63492*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*63495*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub5:i32)
/*63505*/         /*SwitchType*/ 15, MVT::v16f32,// ->63522
/*63507*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63509*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*63512*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub5:i32)
/*63522*/         0, // EndSwitchType
/*63523*/       /*Scope*/ 38, /*->63562*/
/*63524*/         OPC_CheckChild2Integer, 6, 
/*63526*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->63544
/*63529*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63531*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*63534*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub6:i32)
/*63544*/         /*SwitchType*/ 15, MVT::v16f32,// ->63561
/*63546*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63548*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*63551*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub6:i32)
/*63561*/         0, // EndSwitchType
/*63562*/       /*Scope*/ 38, /*->63601*/
/*63563*/         OPC_CheckChild2Integer, 7, 
/*63565*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->63583
/*63568*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63570*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*63573*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub7:i32)
/*63583*/         /*SwitchType*/ 15, MVT::v16f32,// ->63600
/*63585*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63587*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*63590*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub7:i32)
/*63600*/         0, // EndSwitchType
/*63601*/       /*Scope*/ 19, /*->63621*/
/*63602*/         OPC_CheckChild2Integer, 8, 
/*63604*/         OPC_CheckType, MVT::v16f32,
/*63606*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63608*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*63611*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 8:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub8:i32)
/*63621*/       /*Scope*/ 19, /*->63641*/
/*63622*/         OPC_CheckChild2Integer, 9, 
/*63624*/         OPC_CheckType, MVT::v16f32,
/*63626*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63628*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*63631*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 9:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub9:i32)
/*63641*/       /*Scope*/ 19, /*->63661*/
/*63642*/         OPC_CheckChild2Integer, 10, 
/*63644*/         OPC_CheckType, MVT::v16f32,
/*63646*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63648*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*63651*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 10:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub10:i32)
/*63661*/       /*Scope*/ 19, /*->63681*/
/*63662*/         OPC_CheckChild2Integer, 11, 
/*63664*/         OPC_CheckType, MVT::v16f32,
/*63666*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63668*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*63671*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 11:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub11:i32)
/*63681*/       /*Scope*/ 19, /*->63701*/
/*63682*/         OPC_CheckChild2Integer, 12, 
/*63684*/         OPC_CheckType, MVT::v16f32,
/*63686*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63688*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*63691*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 12:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub12:i32)
/*63701*/       /*Scope*/ 19, /*->63721*/
/*63702*/         OPC_CheckChild2Integer, 13, 
/*63704*/         OPC_CheckType, MVT::v16f32,
/*63706*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63708*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*63711*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 13:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub13:i32)
/*63721*/       /*Scope*/ 19, /*->63741*/
/*63722*/         OPC_CheckChild2Integer, 14, 
/*63724*/         OPC_CheckType, MVT::v16f32,
/*63726*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63728*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*63731*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 14:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub14:i32)
/*63741*/       /*Scope*/ 19, /*->63761*/
/*63742*/         OPC_CheckChild2Integer, 15, 
/*63744*/         OPC_CheckType, MVT::v16f32,
/*63746*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63748*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*63751*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 15:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub15:i32)
/*63761*/       0, /*End of Scope*/
/*63762*/     /*Scope*/ 33, /*->63796*/
/*63763*/       OPC_RecordChild2, // #2 = $index
/*63764*/       OPC_CheckChild2Type, MVT::i32,
/*63766*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->63781
/*63769*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63771*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V2:v2f32 ?:v2f32:$vec, ?:f32:$value, ?:i32:$index)
/*63781*/       /*SwitchType*/ 12, MVT::v4f32,// ->63795
/*63783*/         OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63785*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V4:v4f32 ?:v4f32:$vec, ?:f32:$value, ?:i32:$index)
/*63795*/       0, // EndSwitchType
/*63796*/     /*Scope*/ 83, /*->63880*/
/*63797*/       OPC_CheckChild1Type, MVT::f32,
/*63799*/       OPC_RecordChild2, // #2 = $idx
/*63800*/       OPC_CheckChild2Type, MVT::i32,
/*63802*/       OPC_SwitchType /*4 cases */, 17, MVT::v2f32,// ->63822
/*63805*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63807*/         OPC_EmitInteger, MVT::i32, 0, 
/*63810*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      2/*#VTs*/, MVT::v2f32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V2:v2f32:i1 ?:v2f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*63822*/       /*SwitchType*/ 17, MVT::v4f32,// ->63841
/*63824*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63826*/         OPC_EmitInteger, MVT::i32, 0, 
/*63829*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      2/*#VTs*/, MVT::v4f32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V4:v4f32:i1 ?:v4f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*63841*/       /*SwitchType*/ 17, MVT::v8f32,// ->63860
/*63843*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63845*/         OPC_EmitInteger, MVT::i32, 0, 
/*63848*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      2/*#VTs*/, MVT::v8f32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V8:v8f32:i1 ?:v8f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*63860*/       /*SwitchType*/ 17, MVT::v16f32,// ->63879
/*63862*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63864*/         OPC_EmitInteger, MVT::i32, 0, 
/*63867*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      2/*#VTs*/, MVT::v16f32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V16:v16f32:i1 ?:v16f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*63879*/       0, // EndSwitchType
/*63880*/     0, /*End of Scope*/
/*63881*/   /*SwitchOpcode*/ 45|128,19/*2477*/, TARGET_VAL(AMDGPUISD::TEXTURE_FETCH),// ->66362
/*63885*/     OPC_Scope, 95|128,1/*223*/, /*->64111*/ // 11 children in Scope
/*63888*/       OPC_CheckChild0Integer, 0, 
/*63890*/       OPC_CheckChild0Type, MVT::i32,
/*63892*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*63893*/       OPC_CheckChild1Type, MVT::v4f32,
/*63895*/       OPC_RecordChild2, // #1 = $srcx
/*63896*/       OPC_MoveChild, 2,
/*63898*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63901*/       OPC_CheckType, MVT::i32,
/*63903*/       OPC_MoveParent,
/*63904*/       OPC_RecordChild3, // #2 = $srcy
/*63905*/       OPC_MoveChild, 3,
/*63907*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63910*/       OPC_CheckType, MVT::i32,
/*63912*/       OPC_MoveParent,
/*63913*/       OPC_RecordChild4, // #3 = $srcz
/*63914*/       OPC_MoveChild, 4,
/*63916*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63919*/       OPC_CheckType, MVT::i32,
/*63921*/       OPC_MoveParent,
/*63922*/       OPC_RecordChild5, // #4 = $srcw
/*63923*/       OPC_MoveChild, 5,
/*63925*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63928*/       OPC_CheckType, MVT::i32,
/*63930*/       OPC_MoveParent,
/*63931*/       OPC_RecordChild6, // #5 = $offsetx
/*63932*/       OPC_MoveChild, 6,
/*63934*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63937*/       OPC_CheckType, MVT::i32,
/*63939*/       OPC_MoveParent,
/*63940*/       OPC_RecordChild7, // #6 = $offsety
/*63941*/       OPC_MoveChild, 7,
/*63943*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63946*/       OPC_CheckType, MVT::i32,
/*63948*/       OPC_MoveParent,
/*63949*/       OPC_MoveChild, 8,
/*63951*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63954*/       OPC_RecordNode, // #7 = $offsetz
/*63955*/       OPC_CheckType, MVT::i32,
/*63957*/       OPC_MoveParent,
/*63958*/       OPC_MoveChild, 9,
/*63960*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63963*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*63964*/       OPC_CheckType, MVT::i32,
/*63966*/       OPC_MoveParent,
/*63967*/       OPC_MoveChild, 10,
/*63969*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63972*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*63973*/       OPC_CheckType, MVT::i32,
/*63975*/       OPC_MoveParent,
/*63976*/       OPC_MoveChild, 11,
/*63978*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63981*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*63982*/       OPC_CheckType, MVT::i32,
/*63984*/       OPC_MoveParent,
/*63985*/       OPC_MoveChild, 12,
/*63987*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63990*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*63991*/       OPC_CheckType, MVT::i32,
/*63993*/       OPC_MoveParent,
/*63994*/       OPC_MoveChild, 13,
/*63996*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63999*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64000*/       OPC_CheckType, MVT::i32,
/*64002*/       OPC_MoveParent,
/*64003*/       OPC_MoveChild, 14,
/*64005*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64008*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64009*/       OPC_CheckType, MVT::i32,
/*64011*/       OPC_MoveParent,
/*64012*/       OPC_MoveChild, 15,
/*64014*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64017*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64018*/       OPC_CheckType, MVT::i32,
/*64020*/       OPC_MoveParent,
/*64021*/       OPC_MoveChild, 16,
/*64023*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64026*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64027*/       OPC_CheckType, MVT::i32,
/*64029*/       OPC_MoveParent,
/*64030*/       OPC_MoveChild, 17,
/*64032*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64035*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64036*/       OPC_CheckType, MVT::i32,
/*64038*/       OPC_MoveParent,
/*64039*/       OPC_MoveChild, 18,
/*64041*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64044*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64045*/       OPC_CheckType, MVT::i32,
/*64047*/       OPC_MoveParent,
/*64048*/       OPC_CheckType, MVT::v4f32,
/*64050*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64052*/       OPC_EmitConvertToTarget, 1,
/*64054*/       OPC_EmitConvertToTarget, 2,
/*64056*/       OPC_EmitConvertToTarget, 3,
/*64058*/       OPC_EmitConvertToTarget, 4,
/*64060*/       OPC_EmitConvertToTarget, 5,
/*64062*/       OPC_EmitConvertToTarget, 6,
/*64064*/       OPC_EmitConvertToTarget, 7,
/*64066*/       OPC_EmitConvertToTarget, 8,
/*64068*/       OPC_EmitConvertToTarget, 9,
/*64070*/       OPC_EmitConvertToTarget, 10,
/*64072*/       OPC_EmitConvertToTarget, 11,
/*64074*/       OPC_EmitConvertToTarget, 12,
/*64076*/       OPC_EmitConvertToTarget, 13,
/*64078*/       OPC_EmitConvertToTarget, 14,
/*64080*/       OPC_EmitConvertToTarget, 15,
/*64082*/       OPC_EmitConvertToTarget, 16,
/*64084*/       OPC_EmitConvertToTarget, 17,
/*64086*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 0:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*64111*/     /*Scope*/ 95|128,1/*223*/, /*->64336*/
/*64113*/       OPC_CheckChild0Integer, 1, 
/*64115*/       OPC_CheckChild0Type, MVT::i32,
/*64117*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64118*/       OPC_CheckChild1Type, MVT::v4f32,
/*64120*/       OPC_RecordChild2, // #1 = $srcx
/*64121*/       OPC_MoveChild, 2,
/*64123*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64126*/       OPC_CheckType, MVT::i32,
/*64128*/       OPC_MoveParent,
/*64129*/       OPC_RecordChild3, // #2 = $srcy
/*64130*/       OPC_MoveChild, 3,
/*64132*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64135*/       OPC_CheckType, MVT::i32,
/*64137*/       OPC_MoveParent,
/*64138*/       OPC_RecordChild4, // #3 = $srcz
/*64139*/       OPC_MoveChild, 4,
/*64141*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64144*/       OPC_CheckType, MVT::i32,
/*64146*/       OPC_MoveParent,
/*64147*/       OPC_RecordChild5, // #4 = $srcw
/*64148*/       OPC_MoveChild, 5,
/*64150*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64153*/       OPC_CheckType, MVT::i32,
/*64155*/       OPC_MoveParent,
/*64156*/       OPC_RecordChild6, // #5 = $offsetx
/*64157*/       OPC_MoveChild, 6,
/*64159*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64162*/       OPC_CheckType, MVT::i32,
/*64164*/       OPC_MoveParent,
/*64165*/       OPC_RecordChild7, // #6 = $offsety
/*64166*/       OPC_MoveChild, 7,
/*64168*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64171*/       OPC_CheckType, MVT::i32,
/*64173*/       OPC_MoveParent,
/*64174*/       OPC_MoveChild, 8,
/*64176*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64179*/       OPC_RecordNode, // #7 = $offsetz
/*64180*/       OPC_CheckType, MVT::i32,
/*64182*/       OPC_MoveParent,
/*64183*/       OPC_MoveChild, 9,
/*64185*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64188*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*64189*/       OPC_CheckType, MVT::i32,
/*64191*/       OPC_MoveParent,
/*64192*/       OPC_MoveChild, 10,
/*64194*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64197*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*64198*/       OPC_CheckType, MVT::i32,
/*64200*/       OPC_MoveParent,
/*64201*/       OPC_MoveChild, 11,
/*64203*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64206*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*64207*/       OPC_CheckType, MVT::i32,
/*64209*/       OPC_MoveParent,
/*64210*/       OPC_MoveChild, 12,
/*64212*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64215*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64216*/       OPC_CheckType, MVT::i32,
/*64218*/       OPC_MoveParent,
/*64219*/       OPC_MoveChild, 13,
/*64221*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64224*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64225*/       OPC_CheckType, MVT::i32,
/*64227*/       OPC_MoveParent,
/*64228*/       OPC_MoveChild, 14,
/*64230*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64233*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64234*/       OPC_CheckType, MVT::i32,
/*64236*/       OPC_MoveParent,
/*64237*/       OPC_MoveChild, 15,
/*64239*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64242*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64243*/       OPC_CheckType, MVT::i32,
/*64245*/       OPC_MoveParent,
/*64246*/       OPC_MoveChild, 16,
/*64248*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64251*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64252*/       OPC_CheckType, MVT::i32,
/*64254*/       OPC_MoveParent,
/*64255*/       OPC_MoveChild, 17,
/*64257*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64260*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64261*/       OPC_CheckType, MVT::i32,
/*64263*/       OPC_MoveParent,
/*64264*/       OPC_MoveChild, 18,
/*64266*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64269*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64270*/       OPC_CheckType, MVT::i32,
/*64272*/       OPC_MoveParent,
/*64273*/       OPC_CheckType, MVT::v4f32,
/*64275*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64277*/       OPC_EmitConvertToTarget, 1,
/*64279*/       OPC_EmitConvertToTarget, 2,
/*64281*/       OPC_EmitConvertToTarget, 3,
/*64283*/       OPC_EmitConvertToTarget, 4,
/*64285*/       OPC_EmitConvertToTarget, 5,
/*64287*/       OPC_EmitConvertToTarget, 6,
/*64289*/       OPC_EmitConvertToTarget, 7,
/*64291*/       OPC_EmitConvertToTarget, 8,
/*64293*/       OPC_EmitConvertToTarget, 9,
/*64295*/       OPC_EmitConvertToTarget, 10,
/*64297*/       OPC_EmitConvertToTarget, 11,
/*64299*/       OPC_EmitConvertToTarget, 12,
/*64301*/       OPC_EmitConvertToTarget, 13,
/*64303*/       OPC_EmitConvertToTarget, 14,
/*64305*/       OPC_EmitConvertToTarget, 15,
/*64307*/       OPC_EmitConvertToTarget, 16,
/*64309*/       OPC_EmitConvertToTarget, 17,
/*64311*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_C), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 1:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*64336*/     /*Scope*/ 95|128,1/*223*/, /*->64561*/
/*64338*/       OPC_CheckChild0Integer, 2, 
/*64340*/       OPC_CheckChild0Type, MVT::i32,
/*64342*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64343*/       OPC_CheckChild1Type, MVT::v4f32,
/*64345*/       OPC_RecordChild2, // #1 = $srcx
/*64346*/       OPC_MoveChild, 2,
/*64348*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64351*/       OPC_CheckType, MVT::i32,
/*64353*/       OPC_MoveParent,
/*64354*/       OPC_RecordChild3, // #2 = $srcy
/*64355*/       OPC_MoveChild, 3,
/*64357*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64360*/       OPC_CheckType, MVT::i32,
/*64362*/       OPC_MoveParent,
/*64363*/       OPC_RecordChild4, // #3 = $srcz
/*64364*/       OPC_MoveChild, 4,
/*64366*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64369*/       OPC_CheckType, MVT::i32,
/*64371*/       OPC_MoveParent,
/*64372*/       OPC_RecordChild5, // #4 = $srcw
/*64373*/       OPC_MoveChild, 5,
/*64375*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64378*/       OPC_CheckType, MVT::i32,
/*64380*/       OPC_MoveParent,
/*64381*/       OPC_RecordChild6, // #5 = $offsetx
/*64382*/       OPC_MoveChild, 6,
/*64384*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64387*/       OPC_CheckType, MVT::i32,
/*64389*/       OPC_MoveParent,
/*64390*/       OPC_RecordChild7, // #6 = $offsety
/*64391*/       OPC_MoveChild, 7,
/*64393*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64396*/       OPC_CheckType, MVT::i32,
/*64398*/       OPC_MoveParent,
/*64399*/       OPC_MoveChild, 8,
/*64401*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64404*/       OPC_RecordNode, // #7 = $offsetz
/*64405*/       OPC_CheckType, MVT::i32,
/*64407*/       OPC_MoveParent,
/*64408*/       OPC_MoveChild, 9,
/*64410*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64413*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*64414*/       OPC_CheckType, MVT::i32,
/*64416*/       OPC_MoveParent,
/*64417*/       OPC_MoveChild, 10,
/*64419*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64422*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*64423*/       OPC_CheckType, MVT::i32,
/*64425*/       OPC_MoveParent,
/*64426*/       OPC_MoveChild, 11,
/*64428*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64431*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*64432*/       OPC_CheckType, MVT::i32,
/*64434*/       OPC_MoveParent,
/*64435*/       OPC_MoveChild, 12,
/*64437*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64440*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64441*/       OPC_CheckType, MVT::i32,
/*64443*/       OPC_MoveParent,
/*64444*/       OPC_MoveChild, 13,
/*64446*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64449*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64450*/       OPC_CheckType, MVT::i32,
/*64452*/       OPC_MoveParent,
/*64453*/       OPC_MoveChild, 14,
/*64455*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64458*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64459*/       OPC_CheckType, MVT::i32,
/*64461*/       OPC_MoveParent,
/*64462*/       OPC_MoveChild, 15,
/*64464*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64467*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64468*/       OPC_CheckType, MVT::i32,
/*64470*/       OPC_MoveParent,
/*64471*/       OPC_MoveChild, 16,
/*64473*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64476*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64477*/       OPC_CheckType, MVT::i32,
/*64479*/       OPC_MoveParent,
/*64480*/       OPC_MoveChild, 17,
/*64482*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64485*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64486*/       OPC_CheckType, MVT::i32,
/*64488*/       OPC_MoveParent,
/*64489*/       OPC_MoveChild, 18,
/*64491*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64494*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64495*/       OPC_CheckType, MVT::i32,
/*64497*/       OPC_MoveParent,
/*64498*/       OPC_CheckType, MVT::v4f32,
/*64500*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64502*/       OPC_EmitConvertToTarget, 1,
/*64504*/       OPC_EmitConvertToTarget, 2,
/*64506*/       OPC_EmitConvertToTarget, 3,
/*64508*/       OPC_EmitConvertToTarget, 4,
/*64510*/       OPC_EmitConvertToTarget, 5,
/*64512*/       OPC_EmitConvertToTarget, 6,
/*64514*/       OPC_EmitConvertToTarget, 7,
/*64516*/       OPC_EmitConvertToTarget, 8,
/*64518*/       OPC_EmitConvertToTarget, 9,
/*64520*/       OPC_EmitConvertToTarget, 10,
/*64522*/       OPC_EmitConvertToTarget, 11,
/*64524*/       OPC_EmitConvertToTarget, 12,
/*64526*/       OPC_EmitConvertToTarget, 13,
/*64528*/       OPC_EmitConvertToTarget, 14,
/*64530*/       OPC_EmitConvertToTarget, 15,
/*64532*/       OPC_EmitConvertToTarget, 16,
/*64534*/       OPC_EmitConvertToTarget, 17,
/*64536*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_L), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 2:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*64561*/     /*Scope*/ 95|128,1/*223*/, /*->64786*/
/*64563*/       OPC_CheckChild0Integer, 3, 
/*64565*/       OPC_CheckChild0Type, MVT::i32,
/*64567*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64568*/       OPC_CheckChild1Type, MVT::v4f32,
/*64570*/       OPC_RecordChild2, // #1 = $srcx
/*64571*/       OPC_MoveChild, 2,
/*64573*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64576*/       OPC_CheckType, MVT::i32,
/*64578*/       OPC_MoveParent,
/*64579*/       OPC_RecordChild3, // #2 = $srcy
/*64580*/       OPC_MoveChild, 3,
/*64582*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64585*/       OPC_CheckType, MVT::i32,
/*64587*/       OPC_MoveParent,
/*64588*/       OPC_RecordChild4, // #3 = $srcz
/*64589*/       OPC_MoveChild, 4,
/*64591*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64594*/       OPC_CheckType, MVT::i32,
/*64596*/       OPC_MoveParent,
/*64597*/       OPC_RecordChild5, // #4 = $srcw
/*64598*/       OPC_MoveChild, 5,
/*64600*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64603*/       OPC_CheckType, MVT::i32,
/*64605*/       OPC_MoveParent,
/*64606*/       OPC_RecordChild6, // #5 = $offsetx
/*64607*/       OPC_MoveChild, 6,
/*64609*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64612*/       OPC_CheckType, MVT::i32,
/*64614*/       OPC_MoveParent,
/*64615*/       OPC_RecordChild7, // #6 = $offsety
/*64616*/       OPC_MoveChild, 7,
/*64618*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64621*/       OPC_CheckType, MVT::i32,
/*64623*/       OPC_MoveParent,
/*64624*/       OPC_MoveChild, 8,
/*64626*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64629*/       OPC_RecordNode, // #7 = $offsetz
/*64630*/       OPC_CheckType, MVT::i32,
/*64632*/       OPC_MoveParent,
/*64633*/       OPC_MoveChild, 9,
/*64635*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64638*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*64639*/       OPC_CheckType, MVT::i32,
/*64641*/       OPC_MoveParent,
/*64642*/       OPC_MoveChild, 10,
/*64644*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64647*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*64648*/       OPC_CheckType, MVT::i32,
/*64650*/       OPC_MoveParent,
/*64651*/       OPC_MoveChild, 11,
/*64653*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64656*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*64657*/       OPC_CheckType, MVT::i32,
/*64659*/       OPC_MoveParent,
/*64660*/       OPC_MoveChild, 12,
/*64662*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64665*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64666*/       OPC_CheckType, MVT::i32,
/*64668*/       OPC_MoveParent,
/*64669*/       OPC_MoveChild, 13,
/*64671*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64674*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64675*/       OPC_CheckType, MVT::i32,
/*64677*/       OPC_MoveParent,
/*64678*/       OPC_MoveChild, 14,
/*64680*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64683*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64684*/       OPC_CheckType, MVT::i32,
/*64686*/       OPC_MoveParent,
/*64687*/       OPC_MoveChild, 15,
/*64689*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64692*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64693*/       OPC_CheckType, MVT::i32,
/*64695*/       OPC_MoveParent,
/*64696*/       OPC_MoveChild, 16,
/*64698*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64701*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64702*/       OPC_CheckType, MVT::i32,
/*64704*/       OPC_MoveParent,
/*64705*/       OPC_MoveChild, 17,
/*64707*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64710*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64711*/       OPC_CheckType, MVT::i32,
/*64713*/       OPC_MoveParent,
/*64714*/       OPC_MoveChild, 18,
/*64716*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64719*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64720*/       OPC_CheckType, MVT::i32,
/*64722*/       OPC_MoveParent,
/*64723*/       OPC_CheckType, MVT::v4f32,
/*64725*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64727*/       OPC_EmitConvertToTarget, 1,
/*64729*/       OPC_EmitConvertToTarget, 2,
/*64731*/       OPC_EmitConvertToTarget, 3,
/*64733*/       OPC_EmitConvertToTarget, 4,
/*64735*/       OPC_EmitConvertToTarget, 5,
/*64737*/       OPC_EmitConvertToTarget, 6,
/*64739*/       OPC_EmitConvertToTarget, 7,
/*64741*/       OPC_EmitConvertToTarget, 8,
/*64743*/       OPC_EmitConvertToTarget, 9,
/*64745*/       OPC_EmitConvertToTarget, 10,
/*64747*/       OPC_EmitConvertToTarget, 11,
/*64749*/       OPC_EmitConvertToTarget, 12,
/*64751*/       OPC_EmitConvertToTarget, 13,
/*64753*/       OPC_EmitConvertToTarget, 14,
/*64755*/       OPC_EmitConvertToTarget, 15,
/*64757*/       OPC_EmitConvertToTarget, 16,
/*64759*/       OPC_EmitConvertToTarget, 17,
/*64761*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_L), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 3:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*64786*/     /*Scope*/ 95|128,1/*223*/, /*->65011*/
/*64788*/       OPC_CheckChild0Integer, 4, 
/*64790*/       OPC_CheckChild0Type, MVT::i32,
/*64792*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64793*/       OPC_CheckChild1Type, MVT::v4f32,
/*64795*/       OPC_RecordChild2, // #1 = $srcx
/*64796*/       OPC_MoveChild, 2,
/*64798*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64801*/       OPC_CheckType, MVT::i32,
/*64803*/       OPC_MoveParent,
/*64804*/       OPC_RecordChild3, // #2 = $srcy
/*64805*/       OPC_MoveChild, 3,
/*64807*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64810*/       OPC_CheckType, MVT::i32,
/*64812*/       OPC_MoveParent,
/*64813*/       OPC_RecordChild4, // #3 = $srcz
/*64814*/       OPC_MoveChild, 4,
/*64816*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64819*/       OPC_CheckType, MVT::i32,
/*64821*/       OPC_MoveParent,
/*64822*/       OPC_RecordChild5, // #4 = $srcw
/*64823*/       OPC_MoveChild, 5,
/*64825*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64828*/       OPC_CheckType, MVT::i32,
/*64830*/       OPC_MoveParent,
/*64831*/       OPC_RecordChild6, // #5 = $offsetx
/*64832*/       OPC_MoveChild, 6,
/*64834*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64837*/       OPC_CheckType, MVT::i32,
/*64839*/       OPC_MoveParent,
/*64840*/       OPC_RecordChild7, // #6 = $offsety
/*64841*/       OPC_MoveChild, 7,
/*64843*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64846*/       OPC_CheckType, MVT::i32,
/*64848*/       OPC_MoveParent,
/*64849*/       OPC_MoveChild, 8,
/*64851*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64854*/       OPC_RecordNode, // #7 = $offsetz
/*64855*/       OPC_CheckType, MVT::i32,
/*64857*/       OPC_MoveParent,
/*64858*/       OPC_MoveChild, 9,
/*64860*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64863*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*64864*/       OPC_CheckType, MVT::i32,
/*64866*/       OPC_MoveParent,
/*64867*/       OPC_MoveChild, 10,
/*64869*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64872*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*64873*/       OPC_CheckType, MVT::i32,
/*64875*/       OPC_MoveParent,
/*64876*/       OPC_MoveChild, 11,
/*64878*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64881*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*64882*/       OPC_CheckType, MVT::i32,
/*64884*/       OPC_MoveParent,
/*64885*/       OPC_MoveChild, 12,
/*64887*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64890*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64891*/       OPC_CheckType, MVT::i32,
/*64893*/       OPC_MoveParent,
/*64894*/       OPC_MoveChild, 13,
/*64896*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64899*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64900*/       OPC_CheckType, MVT::i32,
/*64902*/       OPC_MoveParent,
/*64903*/       OPC_MoveChild, 14,
/*64905*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64908*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64909*/       OPC_CheckType, MVT::i32,
/*64911*/       OPC_MoveParent,
/*64912*/       OPC_MoveChild, 15,
/*64914*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64917*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64918*/       OPC_CheckType, MVT::i32,
/*64920*/       OPC_MoveParent,
/*64921*/       OPC_MoveChild, 16,
/*64923*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64926*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64927*/       OPC_CheckType, MVT::i32,
/*64929*/       OPC_MoveParent,
/*64930*/       OPC_MoveChild, 17,
/*64932*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64935*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64936*/       OPC_CheckType, MVT::i32,
/*64938*/       OPC_MoveParent,
/*64939*/       OPC_MoveChild, 18,
/*64941*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64944*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64945*/       OPC_CheckType, MVT::i32,
/*64947*/       OPC_MoveParent,
/*64948*/       OPC_CheckType, MVT::v4f32,
/*64950*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64952*/       OPC_EmitConvertToTarget, 1,
/*64954*/       OPC_EmitConvertToTarget, 2,
/*64956*/       OPC_EmitConvertToTarget, 3,
/*64958*/       OPC_EmitConvertToTarget, 4,
/*64960*/       OPC_EmitConvertToTarget, 5,
/*64962*/       OPC_EmitConvertToTarget, 6,
/*64964*/       OPC_EmitConvertToTarget, 7,
/*64966*/       OPC_EmitConvertToTarget, 8,
/*64968*/       OPC_EmitConvertToTarget, 9,
/*64970*/       OPC_EmitConvertToTarget, 10,
/*64972*/       OPC_EmitConvertToTarget, 11,
/*64974*/       OPC_EmitConvertToTarget, 12,
/*64976*/       OPC_EmitConvertToTarget, 13,
/*64978*/       OPC_EmitConvertToTarget, 14,
/*64980*/       OPC_EmitConvertToTarget, 15,
/*64982*/       OPC_EmitConvertToTarget, 16,
/*64984*/       OPC_EmitConvertToTarget, 17,
/*64986*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_LB), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 4:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65011*/     /*Scope*/ 95|128,1/*223*/, /*->65236*/
/*65013*/       OPC_CheckChild0Integer, 5, 
/*65015*/       OPC_CheckChild0Type, MVT::i32,
/*65017*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*65018*/       OPC_CheckChild1Type, MVT::v4f32,
/*65020*/       OPC_RecordChild2, // #1 = $srcx
/*65021*/       OPC_MoveChild, 2,
/*65023*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65026*/       OPC_CheckType, MVT::i32,
/*65028*/       OPC_MoveParent,
/*65029*/       OPC_RecordChild3, // #2 = $srcy
/*65030*/       OPC_MoveChild, 3,
/*65032*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65035*/       OPC_CheckType, MVT::i32,
/*65037*/       OPC_MoveParent,
/*65038*/       OPC_RecordChild4, // #3 = $srcz
/*65039*/       OPC_MoveChild, 4,
/*65041*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65044*/       OPC_CheckType, MVT::i32,
/*65046*/       OPC_MoveParent,
/*65047*/       OPC_RecordChild5, // #4 = $srcw
/*65048*/       OPC_MoveChild, 5,
/*65050*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65053*/       OPC_CheckType, MVT::i32,
/*65055*/       OPC_MoveParent,
/*65056*/       OPC_RecordChild6, // #5 = $offsetx
/*65057*/       OPC_MoveChild, 6,
/*65059*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65062*/       OPC_CheckType, MVT::i32,
/*65064*/       OPC_MoveParent,
/*65065*/       OPC_RecordChild7, // #6 = $offsety
/*65066*/       OPC_MoveChild, 7,
/*65068*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65071*/       OPC_CheckType, MVT::i32,
/*65073*/       OPC_MoveParent,
/*65074*/       OPC_MoveChild, 8,
/*65076*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65079*/       OPC_RecordNode, // #7 = $offsetz
/*65080*/       OPC_CheckType, MVT::i32,
/*65082*/       OPC_MoveParent,
/*65083*/       OPC_MoveChild, 9,
/*65085*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65088*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65089*/       OPC_CheckType, MVT::i32,
/*65091*/       OPC_MoveParent,
/*65092*/       OPC_MoveChild, 10,
/*65094*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65097*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65098*/       OPC_CheckType, MVT::i32,
/*65100*/       OPC_MoveParent,
/*65101*/       OPC_MoveChild, 11,
/*65103*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65106*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65107*/       OPC_CheckType, MVT::i32,
/*65109*/       OPC_MoveParent,
/*65110*/       OPC_MoveChild, 12,
/*65112*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65115*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65116*/       OPC_CheckType, MVT::i32,
/*65118*/       OPC_MoveParent,
/*65119*/       OPC_MoveChild, 13,
/*65121*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65124*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*65125*/       OPC_CheckType, MVT::i32,
/*65127*/       OPC_MoveParent,
/*65128*/       OPC_MoveChild, 14,
/*65130*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65133*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*65134*/       OPC_CheckType, MVT::i32,
/*65136*/       OPC_MoveParent,
/*65137*/       OPC_MoveChild, 15,
/*65139*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65142*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65143*/       OPC_CheckType, MVT::i32,
/*65145*/       OPC_MoveParent,
/*65146*/       OPC_MoveChild, 16,
/*65148*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65151*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*65152*/       OPC_CheckType, MVT::i32,
/*65154*/       OPC_MoveParent,
/*65155*/       OPC_MoveChild, 17,
/*65157*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65160*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*65161*/       OPC_CheckType, MVT::i32,
/*65163*/       OPC_MoveParent,
/*65164*/       OPC_MoveChild, 18,
/*65166*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65169*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*65170*/       OPC_CheckType, MVT::i32,
/*65172*/       OPC_MoveParent,
/*65173*/       OPC_CheckType, MVT::v4f32,
/*65175*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65177*/       OPC_EmitConvertToTarget, 1,
/*65179*/       OPC_EmitConvertToTarget, 2,
/*65181*/       OPC_EmitConvertToTarget, 3,
/*65183*/       OPC_EmitConvertToTarget, 4,
/*65185*/       OPC_EmitConvertToTarget, 5,
/*65187*/       OPC_EmitConvertToTarget, 6,
/*65189*/       OPC_EmitConvertToTarget, 7,
/*65191*/       OPC_EmitConvertToTarget, 8,
/*65193*/       OPC_EmitConvertToTarget, 9,
/*65195*/       OPC_EmitConvertToTarget, 10,
/*65197*/       OPC_EmitConvertToTarget, 11,
/*65199*/       OPC_EmitConvertToTarget, 12,
/*65201*/       OPC_EmitConvertToTarget, 13,
/*65203*/       OPC_EmitConvertToTarget, 14,
/*65205*/       OPC_EmitConvertToTarget, 15,
/*65207*/       OPC_EmitConvertToTarget, 16,
/*65209*/       OPC_EmitConvertToTarget, 17,
/*65211*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_LB), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 5:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65236*/     /*Scope*/ 95|128,1/*223*/, /*->65461*/
/*65238*/       OPC_CheckChild0Integer, 6, 
/*65240*/       OPC_CheckChild0Type, MVT::i32,
/*65242*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*65243*/       OPC_CheckChild1Type, MVT::v4i32,
/*65245*/       OPC_RecordChild2, // #1 = $srcx
/*65246*/       OPC_MoveChild, 2,
/*65248*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65251*/       OPC_CheckType, MVT::i32,
/*65253*/       OPC_MoveParent,
/*65254*/       OPC_RecordChild3, // #2 = $srcy
/*65255*/       OPC_MoveChild, 3,
/*65257*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65260*/       OPC_CheckType, MVT::i32,
/*65262*/       OPC_MoveParent,
/*65263*/       OPC_RecordChild4, // #3 = $srcz
/*65264*/       OPC_MoveChild, 4,
/*65266*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65269*/       OPC_CheckType, MVT::i32,
/*65271*/       OPC_MoveParent,
/*65272*/       OPC_RecordChild5, // #4 = $srcw
/*65273*/       OPC_MoveChild, 5,
/*65275*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65278*/       OPC_CheckType, MVT::i32,
/*65280*/       OPC_MoveParent,
/*65281*/       OPC_RecordChild6, // #5 = $offsetx
/*65282*/       OPC_MoveChild, 6,
/*65284*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65287*/       OPC_CheckType, MVT::i32,
/*65289*/       OPC_MoveParent,
/*65290*/       OPC_RecordChild7, // #6 = $offsety
/*65291*/       OPC_MoveChild, 7,
/*65293*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65296*/       OPC_CheckType, MVT::i32,
/*65298*/       OPC_MoveParent,
/*65299*/       OPC_MoveChild, 8,
/*65301*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65304*/       OPC_RecordNode, // #7 = $offsetz
/*65305*/       OPC_CheckType, MVT::i32,
/*65307*/       OPC_MoveParent,
/*65308*/       OPC_MoveChild, 9,
/*65310*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65313*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65314*/       OPC_CheckType, MVT::i32,
/*65316*/       OPC_MoveParent,
/*65317*/       OPC_MoveChild, 10,
/*65319*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65322*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65323*/       OPC_CheckType, MVT::i32,
/*65325*/       OPC_MoveParent,
/*65326*/       OPC_MoveChild, 11,
/*65328*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65331*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65332*/       OPC_CheckType, MVT::i32,
/*65334*/       OPC_MoveParent,
/*65335*/       OPC_MoveChild, 12,
/*65337*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65340*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65341*/       OPC_CheckType, MVT::i32,
/*65343*/       OPC_MoveParent,
/*65344*/       OPC_MoveChild, 13,
/*65346*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65349*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*65350*/       OPC_CheckType, MVT::i32,
/*65352*/       OPC_MoveParent,
/*65353*/       OPC_MoveChild, 14,
/*65355*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65358*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*65359*/       OPC_CheckType, MVT::i32,
/*65361*/       OPC_MoveParent,
/*65362*/       OPC_MoveChild, 15,
/*65364*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65367*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65368*/       OPC_CheckType, MVT::i32,
/*65370*/       OPC_MoveParent,
/*65371*/       OPC_MoveChild, 16,
/*65373*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65376*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*65377*/       OPC_CheckType, MVT::i32,
/*65379*/       OPC_MoveParent,
/*65380*/       OPC_MoveChild, 17,
/*65382*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65385*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*65386*/       OPC_CheckType, MVT::i32,
/*65388*/       OPC_MoveParent,
/*65389*/       OPC_MoveChild, 18,
/*65391*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65394*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*65395*/       OPC_CheckType, MVT::i32,
/*65397*/       OPC_MoveParent,
/*65398*/       OPC_CheckType, MVT::v4f32,
/*65400*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65402*/       OPC_EmitConvertToTarget, 1,
/*65404*/       OPC_EmitConvertToTarget, 2,
/*65406*/       OPC_EmitConvertToTarget, 3,
/*65408*/       OPC_EmitConvertToTarget, 4,
/*65410*/       OPC_EmitConvertToTarget, 5,
/*65412*/       OPC_EmitConvertToTarget, 6,
/*65414*/       OPC_EmitConvertToTarget, 7,
/*65416*/       OPC_EmitConvertToTarget, 8,
/*65418*/       OPC_EmitConvertToTarget, 9,
/*65420*/       OPC_EmitConvertToTarget, 10,
/*65422*/       OPC_EmitConvertToTarget, 11,
/*65424*/       OPC_EmitConvertToTarget, 12,
/*65426*/       OPC_EmitConvertToTarget, 13,
/*65428*/       OPC_EmitConvertToTarget, 14,
/*65430*/       OPC_EmitConvertToTarget, 15,
/*65432*/       OPC_EmitConvertToTarget, 16,
/*65434*/       OPC_EmitConvertToTarget, 17,
/*65436*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_LD), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 6:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LD:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65461*/     /*Scope*/ 95|128,1/*223*/, /*->65686*/
/*65463*/       OPC_CheckChild0Integer, 7, 
/*65465*/       OPC_CheckChild0Type, MVT::i32,
/*65467*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*65468*/       OPC_CheckChild1Type, MVT::v4i32,
/*65470*/       OPC_RecordChild2, // #1 = $srcx
/*65471*/       OPC_MoveChild, 2,
/*65473*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65476*/       OPC_CheckType, MVT::i32,
/*65478*/       OPC_MoveParent,
/*65479*/       OPC_RecordChild3, // #2 = $srcy
/*65480*/       OPC_MoveChild, 3,
/*65482*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65485*/       OPC_CheckType, MVT::i32,
/*65487*/       OPC_MoveParent,
/*65488*/       OPC_RecordChild4, // #3 = $srcz
/*65489*/       OPC_MoveChild, 4,
/*65491*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65494*/       OPC_CheckType, MVT::i32,
/*65496*/       OPC_MoveParent,
/*65497*/       OPC_RecordChild5, // #4 = $srcw
/*65498*/       OPC_MoveChild, 5,
/*65500*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65503*/       OPC_CheckType, MVT::i32,
/*65505*/       OPC_MoveParent,
/*65506*/       OPC_RecordChild6, // #5 = $offsetx
/*65507*/       OPC_MoveChild, 6,
/*65509*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65512*/       OPC_CheckType, MVT::i32,
/*65514*/       OPC_MoveParent,
/*65515*/       OPC_RecordChild7, // #6 = $offsety
/*65516*/       OPC_MoveChild, 7,
/*65518*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65521*/       OPC_CheckType, MVT::i32,
/*65523*/       OPC_MoveParent,
/*65524*/       OPC_MoveChild, 8,
/*65526*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65529*/       OPC_RecordNode, // #7 = $offsetz
/*65530*/       OPC_CheckType, MVT::i32,
/*65532*/       OPC_MoveParent,
/*65533*/       OPC_MoveChild, 9,
/*65535*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65538*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65539*/       OPC_CheckType, MVT::i32,
/*65541*/       OPC_MoveParent,
/*65542*/       OPC_MoveChild, 10,
/*65544*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65547*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65548*/       OPC_CheckType, MVT::i32,
/*65550*/       OPC_MoveParent,
/*65551*/       OPC_MoveChild, 11,
/*65553*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65556*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65557*/       OPC_CheckType, MVT::i32,
/*65559*/       OPC_MoveParent,
/*65560*/       OPC_MoveChild, 12,
/*65562*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65565*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65566*/       OPC_CheckType, MVT::i32,
/*65568*/       OPC_MoveParent,
/*65569*/       OPC_MoveChild, 13,
/*65571*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65574*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*65575*/       OPC_CheckType, MVT::i32,
/*65577*/       OPC_MoveParent,
/*65578*/       OPC_MoveChild, 14,
/*65580*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65583*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*65584*/       OPC_CheckType, MVT::i32,
/*65586*/       OPC_MoveParent,
/*65587*/       OPC_MoveChild, 15,
/*65589*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65592*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65593*/       OPC_CheckType, MVT::i32,
/*65595*/       OPC_MoveParent,
/*65596*/       OPC_MoveChild, 16,
/*65598*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65601*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*65602*/       OPC_CheckType, MVT::i32,
/*65604*/       OPC_MoveParent,
/*65605*/       OPC_MoveChild, 17,
/*65607*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65610*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*65611*/       OPC_CheckType, MVT::i32,
/*65613*/       OPC_MoveParent,
/*65614*/       OPC_MoveChild, 18,
/*65616*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65619*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*65620*/       OPC_CheckType, MVT::i32,
/*65622*/       OPC_MoveParent,
/*65623*/       OPC_CheckType, MVT::v4f32,
/*65625*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65627*/       OPC_EmitConvertToTarget, 1,
/*65629*/       OPC_EmitConvertToTarget, 2,
/*65631*/       OPC_EmitConvertToTarget, 3,
/*65633*/       OPC_EmitConvertToTarget, 4,
/*65635*/       OPC_EmitConvertToTarget, 5,
/*65637*/       OPC_EmitConvertToTarget, 6,
/*65639*/       OPC_EmitConvertToTarget, 7,
/*65641*/       OPC_EmitConvertToTarget, 8,
/*65643*/       OPC_EmitConvertToTarget, 9,
/*65645*/       OPC_EmitConvertToTarget, 10,
/*65647*/       OPC_EmitConvertToTarget, 11,
/*65649*/       OPC_EmitConvertToTarget, 12,
/*65651*/       OPC_EmitConvertToTarget, 13,
/*65653*/       OPC_EmitConvertToTarget, 14,
/*65655*/       OPC_EmitConvertToTarget, 15,
/*65657*/       OPC_EmitConvertToTarget, 16,
/*65659*/       OPC_EmitConvertToTarget, 17,
/*65661*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_GET_TEXTURE_RESINFO), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 7:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_TEXTURE_RESINFO:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65686*/     /*Scope*/ 95|128,1/*223*/, /*->65911*/
/*65688*/       OPC_CheckChild0Integer, 8, 
/*65690*/       OPC_CheckChild0Type, MVT::i32,
/*65692*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*65693*/       OPC_CheckChild1Type, MVT::v4f32,
/*65695*/       OPC_RecordChild2, // #1 = $srcx
/*65696*/       OPC_MoveChild, 2,
/*65698*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65701*/       OPC_CheckType, MVT::i32,
/*65703*/       OPC_MoveParent,
/*65704*/       OPC_RecordChild3, // #2 = $srcy
/*65705*/       OPC_MoveChild, 3,
/*65707*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65710*/       OPC_CheckType, MVT::i32,
/*65712*/       OPC_MoveParent,
/*65713*/       OPC_RecordChild4, // #3 = $srcz
/*65714*/       OPC_MoveChild, 4,
/*65716*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65719*/       OPC_CheckType, MVT::i32,
/*65721*/       OPC_MoveParent,
/*65722*/       OPC_RecordChild5, // #4 = $srcw
/*65723*/       OPC_MoveChild, 5,
/*65725*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65728*/       OPC_CheckType, MVT::i32,
/*65730*/       OPC_MoveParent,
/*65731*/       OPC_RecordChild6, // #5 = $offsetx
/*65732*/       OPC_MoveChild, 6,
/*65734*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65737*/       OPC_CheckType, MVT::i32,
/*65739*/       OPC_MoveParent,
/*65740*/       OPC_RecordChild7, // #6 = $offsety
/*65741*/       OPC_MoveChild, 7,
/*65743*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65746*/       OPC_CheckType, MVT::i32,
/*65748*/       OPC_MoveParent,
/*65749*/       OPC_MoveChild, 8,
/*65751*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65754*/       OPC_RecordNode, // #7 = $offsetz
/*65755*/       OPC_CheckType, MVT::i32,
/*65757*/       OPC_MoveParent,
/*65758*/       OPC_MoveChild, 9,
/*65760*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65763*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65764*/       OPC_CheckType, MVT::i32,
/*65766*/       OPC_MoveParent,
/*65767*/       OPC_MoveChild, 10,
/*65769*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65772*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65773*/       OPC_CheckType, MVT::i32,
/*65775*/       OPC_MoveParent,
/*65776*/       OPC_MoveChild, 11,
/*65778*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65781*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65782*/       OPC_CheckType, MVT::i32,
/*65784*/       OPC_MoveParent,
/*65785*/       OPC_MoveChild, 12,
/*65787*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65790*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65791*/       OPC_CheckType, MVT::i32,
/*65793*/       OPC_MoveParent,
/*65794*/       OPC_MoveChild, 13,
/*65796*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65799*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*65800*/       OPC_CheckType, MVT::i32,
/*65802*/       OPC_MoveParent,
/*65803*/       OPC_MoveChild, 14,
/*65805*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65808*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*65809*/       OPC_CheckType, MVT::i32,
/*65811*/       OPC_MoveParent,
/*65812*/       OPC_MoveChild, 15,
/*65814*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65817*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65818*/       OPC_CheckType, MVT::i32,
/*65820*/       OPC_MoveParent,
/*65821*/       OPC_MoveChild, 16,
/*65823*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65826*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*65827*/       OPC_CheckType, MVT::i32,
/*65829*/       OPC_MoveParent,
/*65830*/       OPC_MoveChild, 17,
/*65832*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65835*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*65836*/       OPC_CheckType, MVT::i32,
/*65838*/       OPC_MoveParent,
/*65839*/       OPC_MoveChild, 18,
/*65841*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65844*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*65845*/       OPC_CheckType, MVT::i32,
/*65847*/       OPC_MoveParent,
/*65848*/       OPC_CheckType, MVT::v4f32,
/*65850*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65852*/       OPC_EmitConvertToTarget, 1,
/*65854*/       OPC_EmitConvertToTarget, 2,
/*65856*/       OPC_EmitConvertToTarget, 3,
/*65858*/       OPC_EmitConvertToTarget, 4,
/*65860*/       OPC_EmitConvertToTarget, 5,
/*65862*/       OPC_EmitConvertToTarget, 6,
/*65864*/       OPC_EmitConvertToTarget, 7,
/*65866*/       OPC_EmitConvertToTarget, 8,
/*65868*/       OPC_EmitConvertToTarget, 9,
/*65870*/       OPC_EmitConvertToTarget, 10,
/*65872*/       OPC_EmitConvertToTarget, 11,
/*65874*/       OPC_EmitConvertToTarget, 12,
/*65876*/       OPC_EmitConvertToTarget, 13,
/*65878*/       OPC_EmitConvertToTarget, 14,
/*65880*/       OPC_EmitConvertToTarget, 15,
/*65882*/       OPC_EmitConvertToTarget, 16,
/*65884*/       OPC_EmitConvertToTarget, 17,
/*65886*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_H), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 8:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_H:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65911*/     /*Scope*/ 95|128,1/*223*/, /*->66136*/
/*65913*/       OPC_CheckChild0Integer, 9, 
/*65915*/       OPC_CheckChild0Type, MVT::i32,
/*65917*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*65918*/       OPC_CheckChild1Type, MVT::v4f32,
/*65920*/       OPC_RecordChild2, // #1 = $srcx
/*65921*/       OPC_MoveChild, 2,
/*65923*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65926*/       OPC_CheckType, MVT::i32,
/*65928*/       OPC_MoveParent,
/*65929*/       OPC_RecordChild3, // #2 = $srcy
/*65930*/       OPC_MoveChild, 3,
/*65932*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65935*/       OPC_CheckType, MVT::i32,
/*65937*/       OPC_MoveParent,
/*65938*/       OPC_RecordChild4, // #3 = $srcz
/*65939*/       OPC_MoveChild, 4,
/*65941*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65944*/       OPC_CheckType, MVT::i32,
/*65946*/       OPC_MoveParent,
/*65947*/       OPC_RecordChild5, // #4 = $srcw
/*65948*/       OPC_MoveChild, 5,
/*65950*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65953*/       OPC_CheckType, MVT::i32,
/*65955*/       OPC_MoveParent,
/*65956*/       OPC_RecordChild6, // #5 = $offsetx
/*65957*/       OPC_MoveChild, 6,
/*65959*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65962*/       OPC_CheckType, MVT::i32,
/*65964*/       OPC_MoveParent,
/*65965*/       OPC_RecordChild7, // #6 = $offsety
/*65966*/       OPC_MoveChild, 7,
/*65968*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65971*/       OPC_CheckType, MVT::i32,
/*65973*/       OPC_MoveParent,
/*65974*/       OPC_MoveChild, 8,
/*65976*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65979*/       OPC_RecordNode, // #7 = $offsetz
/*65980*/       OPC_CheckType, MVT::i32,
/*65982*/       OPC_MoveParent,
/*65983*/       OPC_MoveChild, 9,
/*65985*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65988*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65989*/       OPC_CheckType, MVT::i32,
/*65991*/       OPC_MoveParent,
/*65992*/       OPC_MoveChild, 10,
/*65994*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65997*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65998*/       OPC_CheckType, MVT::i32,
/*66000*/       OPC_MoveParent,
/*66001*/       OPC_MoveChild, 11,
/*66003*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66006*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*66007*/       OPC_CheckType, MVT::i32,
/*66009*/       OPC_MoveParent,
/*66010*/       OPC_MoveChild, 12,
/*66012*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66015*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*66016*/       OPC_CheckType, MVT::i32,
/*66018*/       OPC_MoveParent,
/*66019*/       OPC_MoveChild, 13,
/*66021*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66024*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*66025*/       OPC_CheckType, MVT::i32,
/*66027*/       OPC_MoveParent,
/*66028*/       OPC_MoveChild, 14,
/*66030*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66033*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*66034*/       OPC_CheckType, MVT::i32,
/*66036*/       OPC_MoveParent,
/*66037*/       OPC_MoveChild, 15,
/*66039*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66042*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*66043*/       OPC_CheckType, MVT::i32,
/*66045*/       OPC_MoveParent,
/*66046*/       OPC_MoveChild, 16,
/*66048*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66051*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*66052*/       OPC_CheckType, MVT::i32,
/*66054*/       OPC_MoveParent,
/*66055*/       OPC_MoveChild, 17,
/*66057*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66060*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*66061*/       OPC_CheckType, MVT::i32,
/*66063*/       OPC_MoveParent,
/*66064*/       OPC_MoveChild, 18,
/*66066*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66069*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*66070*/       OPC_CheckType, MVT::i32,
/*66072*/       OPC_MoveParent,
/*66073*/       OPC_CheckType, MVT::v4f32,
/*66075*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66077*/       OPC_EmitConvertToTarget, 1,
/*66079*/       OPC_EmitConvertToTarget, 2,
/*66081*/       OPC_EmitConvertToTarget, 3,
/*66083*/       OPC_EmitConvertToTarget, 4,
/*66085*/       OPC_EmitConvertToTarget, 5,
/*66087*/       OPC_EmitConvertToTarget, 6,
/*66089*/       OPC_EmitConvertToTarget, 7,
/*66091*/       OPC_EmitConvertToTarget, 8,
/*66093*/       OPC_EmitConvertToTarget, 9,
/*66095*/       OPC_EmitConvertToTarget, 10,
/*66097*/       OPC_EmitConvertToTarget, 11,
/*66099*/       OPC_EmitConvertToTarget, 12,
/*66101*/       OPC_EmitConvertToTarget, 13,
/*66103*/       OPC_EmitConvertToTarget, 14,
/*66105*/       OPC_EmitConvertToTarget, 15,
/*66107*/       OPC_EmitConvertToTarget, 16,
/*66109*/       OPC_EmitConvertToTarget, 17,
/*66111*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_V), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 9:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_V:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*66136*/     /*Scope*/ 95|128,1/*223*/, /*->66361*/
/*66138*/       OPC_CheckChild0Integer, 10, 
/*66140*/       OPC_CheckChild0Type, MVT::i32,
/*66142*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*66143*/       OPC_CheckChild1Type, MVT::v4i32,
/*66145*/       OPC_RecordChild2, // #1 = $srcx
/*66146*/       OPC_MoveChild, 2,
/*66148*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66151*/       OPC_CheckType, MVT::i32,
/*66153*/       OPC_MoveParent,
/*66154*/       OPC_RecordChild3, // #2 = $srcy
/*66155*/       OPC_MoveChild, 3,
/*66157*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66160*/       OPC_CheckType, MVT::i32,
/*66162*/       OPC_MoveParent,
/*66163*/       OPC_RecordChild4, // #3 = $srcz
/*66164*/       OPC_MoveChild, 4,
/*66166*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66169*/       OPC_CheckType, MVT::i32,
/*66171*/       OPC_MoveParent,
/*66172*/       OPC_RecordChild5, // #4 = $srcw
/*66173*/       OPC_MoveChild, 5,
/*66175*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66178*/       OPC_CheckType, MVT::i32,
/*66180*/       OPC_MoveParent,
/*66181*/       OPC_RecordChild6, // #5 = $offsetx
/*66182*/       OPC_MoveChild, 6,
/*66184*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66187*/       OPC_CheckType, MVT::i32,
/*66189*/       OPC_MoveParent,
/*66190*/       OPC_RecordChild7, // #6 = $offsety
/*66191*/       OPC_MoveChild, 7,
/*66193*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66196*/       OPC_CheckType, MVT::i32,
/*66198*/       OPC_MoveParent,
/*66199*/       OPC_MoveChild, 8,
/*66201*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66204*/       OPC_RecordNode, // #7 = $offsetz
/*66205*/       OPC_CheckType, MVT::i32,
/*66207*/       OPC_MoveParent,
/*66208*/       OPC_MoveChild, 9,
/*66210*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66213*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*66214*/       OPC_CheckType, MVT::i32,
/*66216*/       OPC_MoveParent,
/*66217*/       OPC_MoveChild, 10,
/*66219*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66222*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*66223*/       OPC_CheckType, MVT::i32,
/*66225*/       OPC_MoveParent,
/*66226*/       OPC_MoveChild, 11,
/*66228*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66231*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*66232*/       OPC_CheckType, MVT::i32,
/*66234*/       OPC_MoveParent,
/*66235*/       OPC_MoveChild, 12,
/*66237*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66240*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*66241*/       OPC_CheckType, MVT::i32,
/*66243*/       OPC_MoveParent,
/*66244*/       OPC_MoveChild, 13,
/*66246*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66249*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*66250*/       OPC_CheckType, MVT::i32,
/*66252*/       OPC_MoveParent,
/*66253*/       OPC_MoveChild, 14,
/*66255*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66258*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*66259*/       OPC_CheckType, MVT::i32,
/*66261*/       OPC_MoveParent,
/*66262*/       OPC_MoveChild, 15,
/*66264*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66267*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*66268*/       OPC_CheckType, MVT::i32,
/*66270*/       OPC_MoveParent,
/*66271*/       OPC_MoveChild, 16,
/*66273*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66276*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*66277*/       OPC_CheckType, MVT::i32,
/*66279*/       OPC_MoveParent,
/*66280*/       OPC_MoveChild, 17,
/*66282*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66285*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*66286*/       OPC_CheckType, MVT::i32,
/*66288*/       OPC_MoveParent,
/*66289*/       OPC_MoveChild, 18,
/*66291*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66294*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*66295*/       OPC_CheckType, MVT::i32,
/*66297*/       OPC_MoveParent,
/*66298*/       OPC_CheckType, MVT::v4f32,
/*66300*/       OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66302*/       OPC_EmitConvertToTarget, 1,
/*66304*/       OPC_EmitConvertToTarget, 2,
/*66306*/       OPC_EmitConvertToTarget, 3,
/*66308*/       OPC_EmitConvertToTarget, 4,
/*66310*/       OPC_EmitConvertToTarget, 5,
/*66312*/       OPC_EmitConvertToTarget, 6,
/*66314*/       OPC_EmitConvertToTarget, 7,
/*66316*/       OPC_EmitConvertToTarget, 8,
/*66318*/       OPC_EmitConvertToTarget, 9,
/*66320*/       OPC_EmitConvertToTarget, 10,
/*66322*/       OPC_EmitConvertToTarget, 11,
/*66324*/       OPC_EmitConvertToTarget, 12,
/*66326*/       OPC_EmitConvertToTarget, 13,
/*66328*/       OPC_EmitConvertToTarget, 14,
/*66330*/       OPC_EmitConvertToTarget, 15,
/*66332*/       OPC_EmitConvertToTarget, 16,
/*66334*/       OPC_EmitConvertToTarget, 17,
/*66336*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_LDPTR), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 10:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LDPTR:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*66361*/     0, /*End of Scope*/
/*66362*/   /*SwitchOpcode*/ 38|128,8/*1062*/, TARGET_VAL(AMDGPUISD::SAMPLE),// ->67428
/*66366*/     OPC_RecordChild0, // #0 = $addr
/*66367*/     OPC_Scope, 121|128,1/*249*/, /*->66619*/ // 5 children in Scope
/*66370*/       OPC_CheckChild0Type, MVT::v2i32,
/*66372*/       OPC_RecordChild1, // #1 = $rsrc
/*66373*/       OPC_RecordChild2, // #2 = $sampler
/*66374*/       OPC_MoveChild, 3,
/*66376*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66379*/       OPC_Scope, 47, /*->66428*/ // 5 children in Scope
/*66381*/         OPC_CheckPredicate, 119, // Predicate_TEX_RECT
/*66383*/         OPC_MoveParent,
/*66384*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66386*/         OPC_EmitInteger, MVT::i32, 15, 
/*66389*/         OPC_EmitInteger, MVT::i1, 1, 
/*66392*/         OPC_EmitInteger, MVT::i1, 0, 
/*66395*/         OPC_EmitInteger, MVT::i1, 0, 
/*66398*/         OPC_EmitInteger, MVT::i1, 0, 
/*66401*/         OPC_EmitInteger, MVT::i1, 0, 
/*66404*/         OPC_EmitInteger, MVT::i1, 0, 
/*66407*/         OPC_EmitInteger, MVT::i1, 0, 
/*66410*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66428*/       /*Scope*/ 47, /*->66476*/
/*66429*/         OPC_CheckPredicate, 92, // Predicate_TEX_ARRAY
/*66431*/         OPC_MoveParent,
/*66432*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66434*/         OPC_EmitInteger, MVT::i32, 15, 
/*66437*/         OPC_EmitInteger, MVT::i1, 0, 
/*66440*/         OPC_EmitInteger, MVT::i1, 0, 
/*66443*/         OPC_EmitInteger, MVT::i1, 1, 
/*66446*/         OPC_EmitInteger, MVT::i1, 0, 
/*66449*/         OPC_EmitInteger, MVT::i1, 0, 
/*66452*/         OPC_EmitInteger, MVT::i1, 0, 
/*66455*/         OPC_EmitInteger, MVT::i1, 0, 
/*66458*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66476*/       /*Scope*/ 47, /*->66524*/
/*66477*/         OPC_CheckPredicate, 95, // Predicate_TEX_SHADOW
/*66479*/         OPC_MoveParent,
/*66480*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66482*/         OPC_EmitInteger, MVT::i32, 15, 
/*66485*/         OPC_EmitInteger, MVT::i1, 0, 
/*66488*/         OPC_EmitInteger, MVT::i1, 0, 
/*66491*/         OPC_EmitInteger, MVT::i1, 0, 
/*66494*/         OPC_EmitInteger, MVT::i1, 0, 
/*66497*/         OPC_EmitInteger, MVT::i1, 0, 
/*66500*/         OPC_EmitInteger, MVT::i1, 0, 
/*66503*/         OPC_EmitInteger, MVT::i1, 0, 
/*66506*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66524*/       /*Scope*/ 47, /*->66572*/
/*66525*/         OPC_CheckPredicate, 120, // Predicate_TEX_SHADOW_ARRAY
/*66527*/         OPC_MoveParent,
/*66528*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66530*/         OPC_EmitInteger, MVT::i32, 15, 
/*66533*/         OPC_EmitInteger, MVT::i1, 0, 
/*66536*/         OPC_EmitInteger, MVT::i1, 0, 
/*66539*/         OPC_EmitInteger, MVT::i1, 1, 
/*66542*/         OPC_EmitInteger, MVT::i1, 0, 
/*66545*/         OPC_EmitInteger, MVT::i1, 0, 
/*66548*/         OPC_EmitInteger, MVT::i1, 0, 
/*66551*/         OPC_EmitInteger, MVT::i1, 0, 
/*66554*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66572*/       /*Scope*/ 45, /*->66618*/
/*66573*/         OPC_MoveParent,
/*66574*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66576*/         OPC_EmitInteger, MVT::i32, 15, 
/*66579*/         OPC_EmitInteger, MVT::i1, 0, 
/*66582*/         OPC_EmitInteger, MVT::i1, 0, 
/*66585*/         OPC_EmitInteger, MVT::i1, 0, 
/*66588*/         OPC_EmitInteger, MVT::i1, 0, 
/*66591*/         OPC_EmitInteger, MVT::i1, 0, 
/*66594*/         OPC_EmitInteger, MVT::i1, 0, 
/*66597*/         OPC_EmitInteger, MVT::i1, 0, 
/*66600*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66618*/       0, /*End of Scope*/
/*66619*/     /*Scope*/ 121|128,1/*249*/, /*->66870*/
/*66621*/       OPC_CheckChild0Type, MVT::v4i32,
/*66623*/       OPC_RecordChild1, // #1 = $rsrc
/*66624*/       OPC_RecordChild2, // #2 = $sampler
/*66625*/       OPC_MoveChild, 3,
/*66627*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66630*/       OPC_Scope, 47, /*->66679*/ // 5 children in Scope
/*66632*/         OPC_CheckPredicate, 119, // Predicate_TEX_RECT
/*66634*/         OPC_MoveParent,
/*66635*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66637*/         OPC_EmitInteger, MVT::i32, 15, 
/*66640*/         OPC_EmitInteger, MVT::i1, 1, 
/*66643*/         OPC_EmitInteger, MVT::i1, 0, 
/*66646*/         OPC_EmitInteger, MVT::i1, 0, 
/*66649*/         OPC_EmitInteger, MVT::i1, 0, 
/*66652*/         OPC_EmitInteger, MVT::i1, 0, 
/*66655*/         OPC_EmitInteger, MVT::i1, 0, 
/*66658*/         OPC_EmitInteger, MVT::i1, 0, 
/*66661*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66679*/       /*Scope*/ 47, /*->66727*/
/*66680*/         OPC_CheckPredicate, 92, // Predicate_TEX_ARRAY
/*66682*/         OPC_MoveParent,
/*66683*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66685*/         OPC_EmitInteger, MVT::i32, 15, 
/*66688*/         OPC_EmitInteger, MVT::i1, 0, 
/*66691*/         OPC_EmitInteger, MVT::i1, 0, 
/*66694*/         OPC_EmitInteger, MVT::i1, 1, 
/*66697*/         OPC_EmitInteger, MVT::i1, 0, 
/*66700*/         OPC_EmitInteger, MVT::i1, 0, 
/*66703*/         OPC_EmitInteger, MVT::i1, 0, 
/*66706*/         OPC_EmitInteger, MVT::i1, 0, 
/*66709*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66727*/       /*Scope*/ 47, /*->66775*/
/*66728*/         OPC_CheckPredicate, 95, // Predicate_TEX_SHADOW
/*66730*/         OPC_MoveParent,
/*66731*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66733*/         OPC_EmitInteger, MVT::i32, 15, 
/*66736*/         OPC_EmitInteger, MVT::i1, 0, 
/*66739*/         OPC_EmitInteger, MVT::i1, 0, 
/*66742*/         OPC_EmitInteger, MVT::i1, 0, 
/*66745*/         OPC_EmitInteger, MVT::i1, 0, 
/*66748*/         OPC_EmitInteger, MVT::i1, 0, 
/*66751*/         OPC_EmitInteger, MVT::i1, 0, 
/*66754*/         OPC_EmitInteger, MVT::i1, 0, 
/*66757*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66775*/       /*Scope*/ 47, /*->66823*/
/*66776*/         OPC_CheckPredicate, 120, // Predicate_TEX_SHADOW_ARRAY
/*66778*/         OPC_MoveParent,
/*66779*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66781*/         OPC_EmitInteger, MVT::i32, 15, 
/*66784*/         OPC_EmitInteger, MVT::i1, 0, 
/*66787*/         OPC_EmitInteger, MVT::i1, 0, 
/*66790*/         OPC_EmitInteger, MVT::i1, 1, 
/*66793*/         OPC_EmitInteger, MVT::i1, 0, 
/*66796*/         OPC_EmitInteger, MVT::i1, 0, 
/*66799*/         OPC_EmitInteger, MVT::i1, 0, 
/*66802*/         OPC_EmitInteger, MVT::i1, 0, 
/*66805*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66823*/       /*Scope*/ 45, /*->66869*/
/*66824*/         OPC_MoveParent,
/*66825*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66827*/         OPC_EmitInteger, MVT::i32, 15, 
/*66830*/         OPC_EmitInteger, MVT::i1, 0, 
/*66833*/         OPC_EmitInteger, MVT::i1, 0, 
/*66836*/         OPC_EmitInteger, MVT::i1, 0, 
/*66839*/         OPC_EmitInteger, MVT::i1, 0, 
/*66842*/         OPC_EmitInteger, MVT::i1, 0, 
/*66845*/         OPC_EmitInteger, MVT::i1, 0, 
/*66848*/         OPC_EmitInteger, MVT::i1, 0, 
/*66851*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66869*/       0, /*End of Scope*/
/*66870*/     /*Scope*/ 121|128,1/*249*/, /*->67121*/
/*66872*/       OPC_CheckChild0Type, MVT::v8i32,
/*66874*/       OPC_RecordChild1, // #1 = $rsrc
/*66875*/       OPC_RecordChild2, // #2 = $sampler
/*66876*/       OPC_MoveChild, 3,
/*66878*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66881*/       OPC_Scope, 47, /*->66930*/ // 5 children in Scope
/*66883*/         OPC_CheckPredicate, 119, // Predicate_TEX_RECT
/*66885*/         OPC_MoveParent,
/*66886*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66888*/         OPC_EmitInteger, MVT::i32, 15, 
/*66891*/         OPC_EmitInteger, MVT::i1, 1, 
/*66894*/         OPC_EmitInteger, MVT::i1, 0, 
/*66897*/         OPC_EmitInteger, MVT::i1, 0, 
/*66900*/         OPC_EmitInteger, MVT::i1, 0, 
/*66903*/         OPC_EmitInteger, MVT::i1, 0, 
/*66906*/         OPC_EmitInteger, MVT::i1, 0, 
/*66909*/         OPC_EmitInteger, MVT::i1, 0, 
/*66912*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66930*/       /*Scope*/ 47, /*->66978*/
/*66931*/         OPC_CheckPredicate, 92, // Predicate_TEX_ARRAY
/*66933*/         OPC_MoveParent,
/*66934*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66936*/         OPC_EmitInteger, MVT::i32, 15, 
/*66939*/         OPC_EmitInteger, MVT::i1, 0, 
/*66942*/         OPC_EmitInteger, MVT::i1, 0, 
/*66945*/         OPC_EmitInteger, MVT::i1, 1, 
/*66948*/         OPC_EmitInteger, MVT::i1, 0, 
/*66951*/         OPC_EmitInteger, MVT::i1, 0, 
/*66954*/         OPC_EmitInteger, MVT::i1, 0, 
/*66957*/         OPC_EmitInteger, MVT::i1, 0, 
/*66960*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66978*/       /*Scope*/ 47, /*->67026*/
/*66979*/         OPC_CheckPredicate, 95, // Predicate_TEX_SHADOW
/*66981*/         OPC_MoveParent,
/*66982*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66984*/         OPC_EmitInteger, MVT::i32, 15, 
/*66987*/         OPC_EmitInteger, MVT::i1, 0, 
/*66990*/         OPC_EmitInteger, MVT::i1, 0, 
/*66993*/         OPC_EmitInteger, MVT::i1, 0, 
/*66996*/         OPC_EmitInteger, MVT::i1, 0, 
/*66999*/         OPC_EmitInteger, MVT::i1, 0, 
/*67002*/         OPC_EmitInteger, MVT::i1, 0, 
/*67005*/         OPC_EmitInteger, MVT::i1, 0, 
/*67008*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67026*/       /*Scope*/ 47, /*->67074*/
/*67027*/         OPC_CheckPredicate, 120, // Predicate_TEX_SHADOW_ARRAY
/*67029*/         OPC_MoveParent,
/*67030*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67032*/         OPC_EmitInteger, MVT::i32, 15, 
/*67035*/         OPC_EmitInteger, MVT::i1, 0, 
/*67038*/         OPC_EmitInteger, MVT::i1, 0, 
/*67041*/         OPC_EmitInteger, MVT::i1, 1, 
/*67044*/         OPC_EmitInteger, MVT::i1, 0, 
/*67047*/         OPC_EmitInteger, MVT::i1, 0, 
/*67050*/         OPC_EmitInteger, MVT::i1, 0, 
/*67053*/         OPC_EmitInteger, MVT::i1, 0, 
/*67056*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67074*/       /*Scope*/ 45, /*->67120*/
/*67075*/         OPC_MoveParent,
/*67076*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67078*/         OPC_EmitInteger, MVT::i32, 15, 
/*67081*/         OPC_EmitInteger, MVT::i1, 0, 
/*67084*/         OPC_EmitInteger, MVT::i1, 0, 
/*67087*/         OPC_EmitInteger, MVT::i1, 0, 
/*67090*/         OPC_EmitInteger, MVT::i1, 0, 
/*67093*/         OPC_EmitInteger, MVT::i1, 0, 
/*67096*/         OPC_EmitInteger, MVT::i1, 0, 
/*67099*/         OPC_EmitInteger, MVT::i1, 0, 
/*67102*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67120*/       0, /*End of Scope*/
/*67121*/     /*Scope*/ 121|128,1/*249*/, /*->67372*/
/*67123*/       OPC_CheckChild0Type, MVT::v16i32,
/*67125*/       OPC_RecordChild1, // #1 = $rsrc
/*67126*/       OPC_RecordChild2, // #2 = $sampler
/*67127*/       OPC_MoveChild, 3,
/*67129*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67132*/       OPC_Scope, 47, /*->67181*/ // 5 children in Scope
/*67134*/         OPC_CheckPredicate, 119, // Predicate_TEX_RECT
/*67136*/         OPC_MoveParent,
/*67137*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67139*/         OPC_EmitInteger, MVT::i32, 15, 
/*67142*/         OPC_EmitInteger, MVT::i1, 1, 
/*67145*/         OPC_EmitInteger, MVT::i1, 0, 
/*67148*/         OPC_EmitInteger, MVT::i1, 0, 
/*67151*/         OPC_EmitInteger, MVT::i1, 0, 
/*67154*/         OPC_EmitInteger, MVT::i1, 0, 
/*67157*/         OPC_EmitInteger, MVT::i1, 0, 
/*67160*/         OPC_EmitInteger, MVT::i1, 0, 
/*67163*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67181*/       /*Scope*/ 47, /*->67229*/
/*67182*/         OPC_CheckPredicate, 92, // Predicate_TEX_ARRAY
/*67184*/         OPC_MoveParent,
/*67185*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67187*/         OPC_EmitInteger, MVT::i32, 15, 
/*67190*/         OPC_EmitInteger, MVT::i1, 0, 
/*67193*/         OPC_EmitInteger, MVT::i1, 0, 
/*67196*/         OPC_EmitInteger, MVT::i1, 1, 
/*67199*/         OPC_EmitInteger, MVT::i1, 0, 
/*67202*/         OPC_EmitInteger, MVT::i1, 0, 
/*67205*/         OPC_EmitInteger, MVT::i1, 0, 
/*67208*/         OPC_EmitInteger, MVT::i1, 0, 
/*67211*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67229*/       /*Scope*/ 47, /*->67277*/
/*67230*/         OPC_CheckPredicate, 95, // Predicate_TEX_SHADOW
/*67232*/         OPC_MoveParent,
/*67233*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67235*/         OPC_EmitInteger, MVT::i32, 15, 
/*67238*/         OPC_EmitInteger, MVT::i1, 0, 
/*67241*/         OPC_EmitInteger, MVT::i1, 0, 
/*67244*/         OPC_EmitInteger, MVT::i1, 0, 
/*67247*/         OPC_EmitInteger, MVT::i1, 0, 
/*67250*/         OPC_EmitInteger, MVT::i1, 0, 
/*67253*/         OPC_EmitInteger, MVT::i1, 0, 
/*67256*/         OPC_EmitInteger, MVT::i1, 0, 
/*67259*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67277*/       /*Scope*/ 47, /*->67325*/
/*67278*/         OPC_CheckPredicate, 120, // Predicate_TEX_SHADOW_ARRAY
/*67280*/         OPC_MoveParent,
/*67281*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67283*/         OPC_EmitInteger, MVT::i32, 15, 
/*67286*/         OPC_EmitInteger, MVT::i1, 0, 
/*67289*/         OPC_EmitInteger, MVT::i1, 0, 
/*67292*/         OPC_EmitInteger, MVT::i1, 1, 
/*67295*/         OPC_EmitInteger, MVT::i1, 0, 
/*67298*/         OPC_EmitInteger, MVT::i1, 0, 
/*67301*/         OPC_EmitInteger, MVT::i1, 0, 
/*67304*/         OPC_EmitInteger, MVT::i1, 0, 
/*67307*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67325*/       /*Scope*/ 45, /*->67371*/
/*67326*/         OPC_MoveParent,
/*67327*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67329*/         OPC_EmitInteger, MVT::i32, 15, 
/*67332*/         OPC_EmitInteger, MVT::i1, 0, 
/*67335*/         OPC_EmitInteger, MVT::i1, 0, 
/*67338*/         OPC_EmitInteger, MVT::i1, 0, 
/*67341*/         OPC_EmitInteger, MVT::i1, 0, 
/*67344*/         OPC_EmitInteger, MVT::i1, 0, 
/*67347*/         OPC_EmitInteger, MVT::i1, 0, 
/*67350*/         OPC_EmitInteger, MVT::i1, 0, 
/*67353*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67371*/       0, /*End of Scope*/
/*67372*/     /*Scope*/ 54, /*->67427*/
/*67373*/       OPC_CheckChild0Type, MVT::i32,
/*67375*/       OPC_RecordChild1, // #1 = $rsrc
/*67376*/       OPC_RecordChild2, // #2 = $sampler
/*67377*/       OPC_MoveChild, 3,
/*67379*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67382*/       OPC_MoveParent,
/*67383*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67385*/       OPC_EmitInteger, MVT::i32, 15, 
/*67388*/       OPC_EmitInteger, MVT::i1, 0, 
/*67391*/       OPC_EmitInteger, MVT::i1, 0, 
/*67394*/       OPC_EmitInteger, MVT::i1, 0, 
/*67397*/       OPC_EmitInteger, MVT::i1, 0, 
/*67400*/       OPC_EmitInteger, MVT::i1, 0, 
/*67403*/       OPC_EmitInteger, MVT::i1, 0, 
/*67406*/       OPC_EmitInteger, MVT::i1, 0, 
/*67409*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                // Src: (SIsample:v4f32 i32:i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67427*/     0, /*End of Scope*/
/*67428*/   /*SwitchOpcode*/ 47|128,6/*815*/, TARGET_VAL(AMDGPUISD::SAMPLEL),// ->68247
/*67432*/     OPC_RecordChild0, // #0 = $addr
/*67433*/     OPC_Scope, 73|128,1/*201*/, /*->67637*/ // 4 children in Scope
/*67436*/       OPC_CheckChild0Type, MVT::v2i32,
/*67438*/       OPC_RecordChild1, // #1 = $rsrc
/*67439*/       OPC_RecordChild2, // #2 = $sampler
/*67440*/       OPC_MoveChild, 3,
/*67442*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67445*/       OPC_Scope, 47, /*->67494*/ // 4 children in Scope
/*67447*/         OPC_CheckPredicate, 92, // Predicate_TEX_ARRAY
/*67449*/         OPC_MoveParent,
/*67450*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67452*/         OPC_EmitInteger, MVT::i32, 15, 
/*67455*/         OPC_EmitInteger, MVT::i1, 0, 
/*67458*/         OPC_EmitInteger, MVT::i1, 0, 
/*67461*/         OPC_EmitInteger, MVT::i1, 1, 
/*67464*/         OPC_EmitInteger, MVT::i1, 0, 
/*67467*/         OPC_EmitInteger, MVT::i1, 0, 
/*67470*/         OPC_EmitInteger, MVT::i1, 0, 
/*67473*/         OPC_EmitInteger, MVT::i1, 0, 
/*67476*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67494*/       /*Scope*/ 47, /*->67542*/
/*67495*/         OPC_CheckPredicate, 95, // Predicate_TEX_SHADOW
/*67497*/         OPC_MoveParent,
/*67498*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67500*/         OPC_EmitInteger, MVT::i32, 15, 
/*67503*/         OPC_EmitInteger, MVT::i1, 0, 
/*67506*/         OPC_EmitInteger, MVT::i1, 0, 
/*67509*/         OPC_EmitInteger, MVT::i1, 0, 
/*67512*/         OPC_EmitInteger, MVT::i1, 0, 
/*67515*/         OPC_EmitInteger, MVT::i1, 0, 
/*67518*/         OPC_EmitInteger, MVT::i1, 0, 
/*67521*/         OPC_EmitInteger, MVT::i1, 0, 
/*67524*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67542*/       /*Scope*/ 47, /*->67590*/
/*67543*/         OPC_CheckPredicate, 120, // Predicate_TEX_SHADOW_ARRAY
/*67545*/         OPC_MoveParent,
/*67546*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67548*/         OPC_EmitInteger, MVT::i32, 15, 
/*67551*/         OPC_EmitInteger, MVT::i1, 0, 
/*67554*/         OPC_EmitInteger, MVT::i1, 0, 
/*67557*/         OPC_EmitInteger, MVT::i1, 1, 
/*67560*/         OPC_EmitInteger, MVT::i1, 0, 
/*67563*/         OPC_EmitInteger, MVT::i1, 0, 
/*67566*/         OPC_EmitInteger, MVT::i1, 0, 
/*67569*/         OPC_EmitInteger, MVT::i1, 0, 
/*67572*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67590*/       /*Scope*/ 45, /*->67636*/
/*67591*/         OPC_MoveParent,
/*67592*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67594*/         OPC_EmitInteger, MVT::i32, 15, 
/*67597*/         OPC_EmitInteger, MVT::i1, 0, 
/*67600*/         OPC_EmitInteger, MVT::i1, 0, 
/*67603*/         OPC_EmitInteger, MVT::i1, 0, 
/*67606*/         OPC_EmitInteger, MVT::i1, 0, 
/*67609*/         OPC_EmitInteger, MVT::i1, 0, 
/*67612*/         OPC_EmitInteger, MVT::i1, 0, 
/*67615*/         OPC_EmitInteger, MVT::i1, 0, 
/*67618*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67636*/       0, /*End of Scope*/
/*67637*/     /*Scope*/ 73|128,1/*201*/, /*->67840*/
/*67639*/       OPC_CheckChild0Type, MVT::v4i32,
/*67641*/       OPC_RecordChild1, // #1 = $rsrc
/*67642*/       OPC_RecordChild2, // #2 = $sampler
/*67643*/       OPC_MoveChild, 3,
/*67645*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67648*/       OPC_Scope, 47, /*->67697*/ // 4 children in Scope
/*67650*/         OPC_CheckPredicate, 92, // Predicate_TEX_ARRAY
/*67652*/         OPC_MoveParent,
/*67653*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67655*/         OPC_EmitInteger, MVT::i32, 15, 
/*67658*/         OPC_EmitInteger, MVT::i1, 0, 
/*67661*/         OPC_EmitInteger, MVT::i1, 0, 
/*67664*/         OPC_EmitInteger, MVT::i1, 1, 
/*67667*/         OPC_EmitInteger, MVT::i1, 0, 
/*67670*/         OPC_EmitInteger, MVT::i1, 0, 
/*67673*/         OPC_EmitInteger, MVT::i1, 0, 
/*67676*/         OPC_EmitInteger, MVT::i1, 0, 
/*67679*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67697*/       /*Scope*/ 47, /*->67745*/
/*67698*/         OPC_CheckPredicate, 95, // Predicate_TEX_SHADOW
/*67700*/         OPC_MoveParent,
/*67701*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67703*/         OPC_EmitInteger, MVT::i32, 15, 
/*67706*/         OPC_EmitInteger, MVT::i1, 0, 
/*67709*/         OPC_EmitInteger, MVT::i1, 0, 
/*67712*/         OPC_EmitInteger, MVT::i1, 0, 
/*67715*/         OPC_EmitInteger, MVT::i1, 0, 
/*67718*/         OPC_EmitInteger, MVT::i1, 0, 
/*67721*/         OPC_EmitInteger, MVT::i1, 0, 
/*67724*/         OPC_EmitInteger, MVT::i1, 0, 
/*67727*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67745*/       /*Scope*/ 47, /*->67793*/
/*67746*/         OPC_CheckPredicate, 120, // Predicate_TEX_SHADOW_ARRAY
/*67748*/         OPC_MoveParent,
/*67749*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67751*/         OPC_EmitInteger, MVT::i32, 15, 
/*67754*/         OPC_EmitInteger, MVT::i1, 0, 
/*67757*/         OPC_EmitInteger, MVT::i1, 0, 
/*67760*/         OPC_EmitInteger, MVT::i1, 1, 
/*67763*/         OPC_EmitInteger, MVT::i1, 0, 
/*67766*/         OPC_EmitInteger, MVT::i1, 0, 
/*67769*/         OPC_EmitInteger, MVT::i1, 0, 
/*67772*/         OPC_EmitInteger, MVT::i1, 0, 
/*67775*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67793*/       /*Scope*/ 45, /*->67839*/
/*67794*/         OPC_MoveParent,
/*67795*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67797*/         OPC_EmitInteger, MVT::i32, 15, 
/*67800*/         OPC_EmitInteger, MVT::i1, 0, 
/*67803*/         OPC_EmitInteger, MVT::i1, 0, 
/*67806*/         OPC_EmitInteger, MVT::i1, 0, 
/*67809*/         OPC_EmitInteger, MVT::i1, 0, 
/*67812*/         OPC_EmitInteger, MVT::i1, 0, 
/*67815*/         OPC_EmitInteger, MVT::i1, 0, 
/*67818*/         OPC_EmitInteger, MVT::i1, 0, 
/*67821*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67839*/       0, /*End of Scope*/
/*67840*/     /*Scope*/ 73|128,1/*201*/, /*->68043*/
/*67842*/       OPC_CheckChild0Type, MVT::v8i32,
/*67844*/       OPC_RecordChild1, // #1 = $rsrc
/*67845*/       OPC_RecordChild2, // #2 = $sampler
/*67846*/       OPC_MoveChild, 3,
/*67848*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67851*/       OPC_Scope, 47, /*->67900*/ // 4 children in Scope
/*67853*/         OPC_CheckPredicate, 92, // Predicate_TEX_ARRAY
/*67855*/         OPC_MoveParent,
/*67856*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67858*/         OPC_EmitInteger, MVT::i32, 15, 
/*67861*/         OPC_EmitInteger, MVT::i1, 0, 
/*67864*/         OPC_EmitInteger, MVT::i1, 0, 
/*67867*/         OPC_EmitInteger, MVT::i1, 1, 
/*67870*/         OPC_EmitInteger, MVT::i1, 0, 
/*67873*/         OPC_EmitInteger, MVT::i1, 0, 
/*67876*/         OPC_EmitInteger, MVT::i1, 0, 
/*67879*/         OPC_EmitInteger, MVT::i1, 0, 
/*67882*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67900*/       /*Scope*/ 47, /*->67948*/
/*67901*/         OPC_CheckPredicate, 95, // Predicate_TEX_SHADOW
/*67903*/         OPC_MoveParent,
/*67904*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67906*/         OPC_EmitInteger, MVT::i32, 15, 
/*67909*/         OPC_EmitInteger, MVT::i1, 0, 
/*67912*/         OPC_EmitInteger, MVT::i1, 0, 
/*67915*/         OPC_EmitInteger, MVT::i1, 0, 
/*67918*/         OPC_EmitInteger, MVT::i1, 0, 
/*67921*/         OPC_EmitInteger, MVT::i1, 0, 
/*67924*/         OPC_EmitInteger, MVT::i1, 0, 
/*67927*/         OPC_EmitInteger, MVT::i1, 0, 
/*67930*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67948*/       /*Scope*/ 47, /*->67996*/
/*67949*/         OPC_CheckPredicate, 120, // Predicate_TEX_SHADOW_ARRAY
/*67951*/         OPC_MoveParent,
/*67952*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67954*/         OPC_EmitInteger, MVT::i32, 15, 
/*67957*/         OPC_EmitInteger, MVT::i1, 0, 
/*67960*/         OPC_EmitInteger, MVT::i1, 0, 
/*67963*/         OPC_EmitInteger, MVT::i1, 1, 
/*67966*/         OPC_EmitInteger, MVT::i1, 0, 
/*67969*/         OPC_EmitInteger, MVT::i1, 0, 
/*67972*/         OPC_EmitInteger, MVT::i1, 0, 
/*67975*/         OPC_EmitInteger, MVT::i1, 0, 
/*67978*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67996*/       /*Scope*/ 45, /*->68042*/
/*67997*/         OPC_MoveParent,
/*67998*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68000*/         OPC_EmitInteger, MVT::i32, 15, 
/*68003*/         OPC_EmitInteger, MVT::i1, 0, 
/*68006*/         OPC_EmitInteger, MVT::i1, 0, 
/*68009*/         OPC_EmitInteger, MVT::i1, 0, 
/*68012*/         OPC_EmitInteger, MVT::i1, 0, 
/*68015*/         OPC_EmitInteger, MVT::i1, 0, 
/*68018*/         OPC_EmitInteger, MVT::i1, 0, 
/*68021*/         OPC_EmitInteger, MVT::i1, 0, 
/*68024*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68042*/       0, /*End of Scope*/
/*68043*/     /*Scope*/ 73|128,1/*201*/, /*->68246*/
/*68045*/       OPC_CheckChild0Type, MVT::v16i32,
/*68047*/       OPC_RecordChild1, // #1 = $rsrc
/*68048*/       OPC_RecordChild2, // #2 = $sampler
/*68049*/       OPC_MoveChild, 3,
/*68051*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68054*/       OPC_Scope, 47, /*->68103*/ // 4 children in Scope
/*68056*/         OPC_CheckPredicate, 92, // Predicate_TEX_ARRAY
/*68058*/         OPC_MoveParent,
/*68059*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68061*/         OPC_EmitInteger, MVT::i32, 15, 
/*68064*/         OPC_EmitInteger, MVT::i1, 0, 
/*68067*/         OPC_EmitInteger, MVT::i1, 0, 
/*68070*/         OPC_EmitInteger, MVT::i1, 1, 
/*68073*/         OPC_EmitInteger, MVT::i1, 0, 
/*68076*/         OPC_EmitInteger, MVT::i1, 0, 
/*68079*/         OPC_EmitInteger, MVT::i1, 0, 
/*68082*/         OPC_EmitInteger, MVT::i1, 0, 
/*68085*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68103*/       /*Scope*/ 47, /*->68151*/
/*68104*/         OPC_CheckPredicate, 95, // Predicate_TEX_SHADOW
/*68106*/         OPC_MoveParent,
/*68107*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68109*/         OPC_EmitInteger, MVT::i32, 15, 
/*68112*/         OPC_EmitInteger, MVT::i1, 0, 
/*68115*/         OPC_EmitInteger, MVT::i1, 0, 
/*68118*/         OPC_EmitInteger, MVT::i1, 0, 
/*68121*/         OPC_EmitInteger, MVT::i1, 0, 
/*68124*/         OPC_EmitInteger, MVT::i1, 0, 
/*68127*/         OPC_EmitInteger, MVT::i1, 0, 
/*68130*/         OPC_EmitInteger, MVT::i1, 0, 
/*68133*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68151*/       /*Scope*/ 47, /*->68199*/
/*68152*/         OPC_CheckPredicate, 120, // Predicate_TEX_SHADOW_ARRAY
/*68154*/         OPC_MoveParent,
/*68155*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68157*/         OPC_EmitInteger, MVT::i32, 15, 
/*68160*/         OPC_EmitInteger, MVT::i1, 0, 
/*68163*/         OPC_EmitInteger, MVT::i1, 0, 
/*68166*/         OPC_EmitInteger, MVT::i1, 1, 
/*68169*/         OPC_EmitInteger, MVT::i1, 0, 
/*68172*/         OPC_EmitInteger, MVT::i1, 0, 
/*68175*/         OPC_EmitInteger, MVT::i1, 0, 
/*68178*/         OPC_EmitInteger, MVT::i1, 0, 
/*68181*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68199*/       /*Scope*/ 45, /*->68245*/
/*68200*/         OPC_MoveParent,
/*68201*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68203*/         OPC_EmitInteger, MVT::i32, 15, 
/*68206*/         OPC_EmitInteger, MVT::i1, 0, 
/*68209*/         OPC_EmitInteger, MVT::i1, 0, 
/*68212*/         OPC_EmitInteger, MVT::i1, 0, 
/*68215*/         OPC_EmitInteger, MVT::i1, 0, 
/*68218*/         OPC_EmitInteger, MVT::i1, 0, 
/*68221*/         OPC_EmitInteger, MVT::i1, 0, 
/*68224*/         OPC_EmitInteger, MVT::i1, 0, 
/*68227*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68245*/       0, /*End of Scope*/
/*68246*/     0, /*End of Scope*/
/*68247*/   /*SwitchOpcode*/ 47|128,6/*815*/, TARGET_VAL(AMDGPUISD::SAMPLEB),// ->69066
/*68251*/     OPC_RecordChild0, // #0 = $addr
/*68252*/     OPC_Scope, 73|128,1/*201*/, /*->68456*/ // 4 children in Scope
/*68255*/       OPC_CheckChild0Type, MVT::v2i32,
/*68257*/       OPC_RecordChild1, // #1 = $rsrc
/*68258*/       OPC_RecordChild2, // #2 = $sampler
/*68259*/       OPC_MoveChild, 3,
/*68261*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68264*/       OPC_Scope, 47, /*->68313*/ // 4 children in Scope
/*68266*/         OPC_CheckPredicate, 92, // Predicate_TEX_ARRAY
/*68268*/         OPC_MoveParent,
/*68269*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68271*/         OPC_EmitInteger, MVT::i32, 15, 
/*68274*/         OPC_EmitInteger, MVT::i1, 0, 
/*68277*/         OPC_EmitInteger, MVT::i1, 0, 
/*68280*/         OPC_EmitInteger, MVT::i1, 1, 
/*68283*/         OPC_EmitInteger, MVT::i1, 0, 
/*68286*/         OPC_EmitInteger, MVT::i1, 0, 
/*68289*/         OPC_EmitInteger, MVT::i1, 0, 
/*68292*/         OPC_EmitInteger, MVT::i1, 0, 
/*68295*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68313*/       /*Scope*/ 47, /*->68361*/
/*68314*/         OPC_CheckPredicate, 95, // Predicate_TEX_SHADOW
/*68316*/         OPC_MoveParent,
/*68317*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68319*/         OPC_EmitInteger, MVT::i32, 15, 
/*68322*/         OPC_EmitInteger, MVT::i1, 0, 
/*68325*/         OPC_EmitInteger, MVT::i1, 0, 
/*68328*/         OPC_EmitInteger, MVT::i1, 0, 
/*68331*/         OPC_EmitInteger, MVT::i1, 0, 
/*68334*/         OPC_EmitInteger, MVT::i1, 0, 
/*68337*/         OPC_EmitInteger, MVT::i1, 0, 
/*68340*/         OPC_EmitInteger, MVT::i1, 0, 
/*68343*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68361*/       /*Scope*/ 47, /*->68409*/
/*68362*/         OPC_CheckPredicate, 120, // Predicate_TEX_SHADOW_ARRAY
/*68364*/         OPC_MoveParent,
/*68365*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68367*/         OPC_EmitInteger, MVT::i32, 15, 
/*68370*/         OPC_EmitInteger, MVT::i1, 0, 
/*68373*/         OPC_EmitInteger, MVT::i1, 0, 
/*68376*/         OPC_EmitInteger, MVT::i1, 1, 
/*68379*/         OPC_EmitInteger, MVT::i1, 0, 
/*68382*/         OPC_EmitInteger, MVT::i1, 0, 
/*68385*/         OPC_EmitInteger, MVT::i1, 0, 
/*68388*/         OPC_EmitInteger, MVT::i1, 0, 
/*68391*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68409*/       /*Scope*/ 45, /*->68455*/
/*68410*/         OPC_MoveParent,
/*68411*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68413*/         OPC_EmitInteger, MVT::i32, 15, 
/*68416*/         OPC_EmitInteger, MVT::i1, 0, 
/*68419*/         OPC_EmitInteger, MVT::i1, 0, 
/*68422*/         OPC_EmitInteger, MVT::i1, 0, 
/*68425*/         OPC_EmitInteger, MVT::i1, 0, 
/*68428*/         OPC_EmitInteger, MVT::i1, 0, 
/*68431*/         OPC_EmitInteger, MVT::i1, 0, 
/*68434*/         OPC_EmitInteger, MVT::i1, 0, 
/*68437*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68455*/       0, /*End of Scope*/
/*68456*/     /*Scope*/ 73|128,1/*201*/, /*->68659*/
/*68458*/       OPC_CheckChild0Type, MVT::v4i32,
/*68460*/       OPC_RecordChild1, // #1 = $rsrc
/*68461*/       OPC_RecordChild2, // #2 = $sampler
/*68462*/       OPC_MoveChild, 3,
/*68464*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68467*/       OPC_Scope, 47, /*->68516*/ // 4 children in Scope
/*68469*/         OPC_CheckPredicate, 92, // Predicate_TEX_ARRAY
/*68471*/         OPC_MoveParent,
/*68472*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68474*/         OPC_EmitInteger, MVT::i32, 15, 
/*68477*/         OPC_EmitInteger, MVT::i1, 0, 
/*68480*/         OPC_EmitInteger, MVT::i1, 0, 
/*68483*/         OPC_EmitInteger, MVT::i1, 1, 
/*68486*/         OPC_EmitInteger, MVT::i1, 0, 
/*68489*/         OPC_EmitInteger, MVT::i1, 0, 
/*68492*/         OPC_EmitInteger, MVT::i1, 0, 
/*68495*/         OPC_EmitInteger, MVT::i1, 0, 
/*68498*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68516*/       /*Scope*/ 47, /*->68564*/
/*68517*/         OPC_CheckPredicate, 95, // Predicate_TEX_SHADOW
/*68519*/         OPC_MoveParent,
/*68520*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68522*/         OPC_EmitInteger, MVT::i32, 15, 
/*68525*/         OPC_EmitInteger, MVT::i1, 0, 
/*68528*/         OPC_EmitInteger, MVT::i1, 0, 
/*68531*/         OPC_EmitInteger, MVT::i1, 0, 
/*68534*/         OPC_EmitInteger, MVT::i1, 0, 
/*68537*/         OPC_EmitInteger, MVT::i1, 0, 
/*68540*/         OPC_EmitInteger, MVT::i1, 0, 
/*68543*/         OPC_EmitInteger, MVT::i1, 0, 
/*68546*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68564*/       /*Scope*/ 47, /*->68612*/
/*68565*/         OPC_CheckPredicate, 120, // Predicate_TEX_SHADOW_ARRAY
/*68567*/         OPC_MoveParent,
/*68568*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68570*/         OPC_EmitInteger, MVT::i32, 15, 
/*68573*/         OPC_EmitInteger, MVT::i1, 0, 
/*68576*/         OPC_EmitInteger, MVT::i1, 0, 
/*68579*/         OPC_EmitInteger, MVT::i1, 1, 
/*68582*/         OPC_EmitInteger, MVT::i1, 0, 
/*68585*/         OPC_EmitInteger, MVT::i1, 0, 
/*68588*/         OPC_EmitInteger, MVT::i1, 0, 
/*68591*/         OPC_EmitInteger, MVT::i1, 0, 
/*68594*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68612*/       /*Scope*/ 45, /*->68658*/
/*68613*/         OPC_MoveParent,
/*68614*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68616*/         OPC_EmitInteger, MVT::i32, 15, 
/*68619*/         OPC_EmitInteger, MVT::i1, 0, 
/*68622*/         OPC_EmitInteger, MVT::i1, 0, 
/*68625*/         OPC_EmitInteger, MVT::i1, 0, 
/*68628*/         OPC_EmitInteger, MVT::i1, 0, 
/*68631*/         OPC_EmitInteger, MVT::i1, 0, 
/*68634*/         OPC_EmitInteger, MVT::i1, 0, 
/*68637*/         OPC_EmitInteger, MVT::i1, 0, 
/*68640*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68658*/       0, /*End of Scope*/
/*68659*/     /*Scope*/ 73|128,1/*201*/, /*->68862*/
/*68661*/       OPC_CheckChild0Type, MVT::v8i32,
/*68663*/       OPC_RecordChild1, // #1 = $rsrc
/*68664*/       OPC_RecordChild2, // #2 = $sampler
/*68665*/       OPC_MoveChild, 3,
/*68667*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68670*/       OPC_Scope, 47, /*->68719*/ // 4 children in Scope
/*68672*/         OPC_CheckPredicate, 92, // Predicate_TEX_ARRAY
/*68674*/         OPC_MoveParent,
/*68675*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68677*/         OPC_EmitInteger, MVT::i32, 15, 
/*68680*/         OPC_EmitInteger, MVT::i1, 0, 
/*68683*/         OPC_EmitInteger, MVT::i1, 0, 
/*68686*/         OPC_EmitInteger, MVT::i1, 1, 
/*68689*/         OPC_EmitInteger, MVT::i1, 0, 
/*68692*/         OPC_EmitInteger, MVT::i1, 0, 
/*68695*/         OPC_EmitInteger, MVT::i1, 0, 
/*68698*/         OPC_EmitInteger, MVT::i1, 0, 
/*68701*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68719*/       /*Scope*/ 47, /*->68767*/
/*68720*/         OPC_CheckPredicate, 95, // Predicate_TEX_SHADOW
/*68722*/         OPC_MoveParent,
/*68723*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68725*/         OPC_EmitInteger, MVT::i32, 15, 
/*68728*/         OPC_EmitInteger, MVT::i1, 0, 
/*68731*/         OPC_EmitInteger, MVT::i1, 0, 
/*68734*/         OPC_EmitInteger, MVT::i1, 0, 
/*68737*/         OPC_EmitInteger, MVT::i1, 0, 
/*68740*/         OPC_EmitInteger, MVT::i1, 0, 
/*68743*/         OPC_EmitInteger, MVT::i1, 0, 
/*68746*/         OPC_EmitInteger, MVT::i1, 0, 
/*68749*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68767*/       /*Scope*/ 47, /*->68815*/
/*68768*/         OPC_CheckPredicate, 120, // Predicate_TEX_SHADOW_ARRAY
/*68770*/         OPC_MoveParent,
/*68771*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68773*/         OPC_EmitInteger, MVT::i32, 15, 
/*68776*/         OPC_EmitInteger, MVT::i1, 0, 
/*68779*/         OPC_EmitInteger, MVT::i1, 0, 
/*68782*/         OPC_EmitInteger, MVT::i1, 1, 
/*68785*/         OPC_EmitInteger, MVT::i1, 0, 
/*68788*/         OPC_EmitInteger, MVT::i1, 0, 
/*68791*/         OPC_EmitInteger, MVT::i1, 0, 
/*68794*/         OPC_EmitInteger, MVT::i1, 0, 
/*68797*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68815*/       /*Scope*/ 45, /*->68861*/
/*68816*/         OPC_MoveParent,
/*68817*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68819*/         OPC_EmitInteger, MVT::i32, 15, 
/*68822*/         OPC_EmitInteger, MVT::i1, 0, 
/*68825*/         OPC_EmitInteger, MVT::i1, 0, 
/*68828*/         OPC_EmitInteger, MVT::i1, 0, 
/*68831*/         OPC_EmitInteger, MVT::i1, 0, 
/*68834*/         OPC_EmitInteger, MVT::i1, 0, 
/*68837*/         OPC_EmitInteger, MVT::i1, 0, 
/*68840*/         OPC_EmitInteger, MVT::i1, 0, 
/*68843*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68861*/       0, /*End of Scope*/
/*68862*/     /*Scope*/ 73|128,1/*201*/, /*->69065*/
/*68864*/       OPC_CheckChild0Type, MVT::v16i32,
/*68866*/       OPC_RecordChild1, // #1 = $rsrc
/*68867*/       OPC_RecordChild2, // #2 = $sampler
/*68868*/       OPC_MoveChild, 3,
/*68870*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68873*/       OPC_Scope, 47, /*->68922*/ // 4 children in Scope
/*68875*/         OPC_CheckPredicate, 92, // Predicate_TEX_ARRAY
/*68877*/         OPC_MoveParent,
/*68878*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68880*/         OPC_EmitInteger, MVT::i32, 15, 
/*68883*/         OPC_EmitInteger, MVT::i1, 0, 
/*68886*/         OPC_EmitInteger, MVT::i1, 0, 
/*68889*/         OPC_EmitInteger, MVT::i1, 1, 
/*68892*/         OPC_EmitInteger, MVT::i1, 0, 
/*68895*/         OPC_EmitInteger, MVT::i1, 0, 
/*68898*/         OPC_EmitInteger, MVT::i1, 0, 
/*68901*/         OPC_EmitInteger, MVT::i1, 0, 
/*68904*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68922*/       /*Scope*/ 47, /*->68970*/
/*68923*/         OPC_CheckPredicate, 95, // Predicate_TEX_SHADOW
/*68925*/         OPC_MoveParent,
/*68926*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68928*/         OPC_EmitInteger, MVT::i32, 15, 
/*68931*/         OPC_EmitInteger, MVT::i1, 0, 
/*68934*/         OPC_EmitInteger, MVT::i1, 0, 
/*68937*/         OPC_EmitInteger, MVT::i1, 0, 
/*68940*/         OPC_EmitInteger, MVT::i1, 0, 
/*68943*/         OPC_EmitInteger, MVT::i1, 0, 
/*68946*/         OPC_EmitInteger, MVT::i1, 0, 
/*68949*/         OPC_EmitInteger, MVT::i1, 0, 
/*68952*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68970*/       /*Scope*/ 47, /*->69018*/
/*68971*/         OPC_CheckPredicate, 120, // Predicate_TEX_SHADOW_ARRAY
/*68973*/         OPC_MoveParent,
/*68974*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68976*/         OPC_EmitInteger, MVT::i32, 15, 
/*68979*/         OPC_EmitInteger, MVT::i1, 0, 
/*68982*/         OPC_EmitInteger, MVT::i1, 0, 
/*68985*/         OPC_EmitInteger, MVT::i1, 1, 
/*68988*/         OPC_EmitInteger, MVT::i1, 0, 
/*68991*/         OPC_EmitInteger, MVT::i1, 0, 
/*68994*/         OPC_EmitInteger, MVT::i1, 0, 
/*68997*/         OPC_EmitInteger, MVT::i1, 0, 
/*69000*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69018*/       /*Scope*/ 45, /*->69064*/
/*69019*/         OPC_MoveParent,
/*69020*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69022*/         OPC_EmitInteger, MVT::i32, 15, 
/*69025*/         OPC_EmitInteger, MVT::i1, 0, 
/*69028*/         OPC_EmitInteger, MVT::i1, 0, 
/*69031*/         OPC_EmitInteger, MVT::i1, 0, 
/*69034*/         OPC_EmitInteger, MVT::i1, 0, 
/*69037*/         OPC_EmitInteger, MVT::i1, 0, 
/*69040*/         OPC_EmitInteger, MVT::i1, 0, 
/*69043*/         OPC_EmitInteger, MVT::i1, 0, 
/*69046*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69064*/       0, /*End of Scope*/
/*69065*/     0, /*End of Scope*/
/*69066*/   /*SwitchOpcode*/ 47|128,6/*815*/, TARGET_VAL(AMDGPUISD::SAMPLED),// ->69885
/*69070*/     OPC_RecordChild0, // #0 = $addr
/*69071*/     OPC_Scope, 73|128,1/*201*/, /*->69275*/ // 4 children in Scope
/*69074*/       OPC_CheckChild0Type, MVT::v2i32,
/*69076*/       OPC_RecordChild1, // #1 = $rsrc
/*69077*/       OPC_RecordChild2, // #2 = $sampler
/*69078*/       OPC_MoveChild, 3,
/*69080*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69083*/       OPC_Scope, 47, /*->69132*/ // 4 children in Scope
/*69085*/         OPC_CheckPredicate, 92, // Predicate_TEX_ARRAY
/*69087*/         OPC_MoveParent,
/*69088*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69090*/         OPC_EmitInteger, MVT::i32, 15, 
/*69093*/         OPC_EmitInteger, MVT::i1, 0, 
/*69096*/         OPC_EmitInteger, MVT::i1, 0, 
/*69099*/         OPC_EmitInteger, MVT::i1, 1, 
/*69102*/         OPC_EmitInteger, MVT::i1, 0, 
/*69105*/         OPC_EmitInteger, MVT::i1, 0, 
/*69108*/         OPC_EmitInteger, MVT::i1, 0, 
/*69111*/         OPC_EmitInteger, MVT::i1, 0, 
/*69114*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69132*/       /*Scope*/ 47, /*->69180*/
/*69133*/         OPC_CheckPredicate, 95, // Predicate_TEX_SHADOW
/*69135*/         OPC_MoveParent,
/*69136*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69138*/         OPC_EmitInteger, MVT::i32, 15, 
/*69141*/         OPC_EmitInteger, MVT::i1, 0, 
/*69144*/         OPC_EmitInteger, MVT::i1, 0, 
/*69147*/         OPC_EmitInteger, MVT::i1, 0, 
/*69150*/         OPC_EmitInteger, MVT::i1, 0, 
/*69153*/         OPC_EmitInteger, MVT::i1, 0, 
/*69156*/         OPC_EmitInteger, MVT::i1, 0, 
/*69159*/         OPC_EmitInteger, MVT::i1, 0, 
/*69162*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69180*/       /*Scope*/ 47, /*->69228*/
/*69181*/         OPC_CheckPredicate, 120, // Predicate_TEX_SHADOW_ARRAY
/*69183*/         OPC_MoveParent,
/*69184*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69186*/         OPC_EmitInteger, MVT::i32, 15, 
/*69189*/         OPC_EmitInteger, MVT::i1, 0, 
/*69192*/         OPC_EmitInteger, MVT::i1, 0, 
/*69195*/         OPC_EmitInteger, MVT::i1, 1, 
/*69198*/         OPC_EmitInteger, MVT::i1, 0, 
/*69201*/         OPC_EmitInteger, MVT::i1, 0, 
/*69204*/         OPC_EmitInteger, MVT::i1, 0, 
/*69207*/         OPC_EmitInteger, MVT::i1, 0, 
/*69210*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69228*/       /*Scope*/ 45, /*->69274*/
/*69229*/         OPC_MoveParent,
/*69230*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69232*/         OPC_EmitInteger, MVT::i32, 15, 
/*69235*/         OPC_EmitInteger, MVT::i1, 0, 
/*69238*/         OPC_EmitInteger, MVT::i1, 0, 
/*69241*/         OPC_EmitInteger, MVT::i1, 0, 
/*69244*/         OPC_EmitInteger, MVT::i1, 0, 
/*69247*/         OPC_EmitInteger, MVT::i1, 0, 
/*69250*/         OPC_EmitInteger, MVT::i1, 0, 
/*69253*/         OPC_EmitInteger, MVT::i1, 0, 
/*69256*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69274*/       0, /*End of Scope*/
/*69275*/     /*Scope*/ 73|128,1/*201*/, /*->69478*/
/*69277*/       OPC_CheckChild0Type, MVT::v4i32,
/*69279*/       OPC_RecordChild1, // #1 = $rsrc
/*69280*/       OPC_RecordChild2, // #2 = $sampler
/*69281*/       OPC_MoveChild, 3,
/*69283*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69286*/       OPC_Scope, 47, /*->69335*/ // 4 children in Scope
/*69288*/         OPC_CheckPredicate, 92, // Predicate_TEX_ARRAY
/*69290*/         OPC_MoveParent,
/*69291*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69293*/         OPC_EmitInteger, MVT::i32, 15, 
/*69296*/         OPC_EmitInteger, MVT::i1, 0, 
/*69299*/         OPC_EmitInteger, MVT::i1, 0, 
/*69302*/         OPC_EmitInteger, MVT::i1, 1, 
/*69305*/         OPC_EmitInteger, MVT::i1, 0, 
/*69308*/         OPC_EmitInteger, MVT::i1, 0, 
/*69311*/         OPC_EmitInteger, MVT::i1, 0, 
/*69314*/         OPC_EmitInteger, MVT::i1, 0, 
/*69317*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69335*/       /*Scope*/ 47, /*->69383*/
/*69336*/         OPC_CheckPredicate, 95, // Predicate_TEX_SHADOW
/*69338*/         OPC_MoveParent,
/*69339*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69341*/         OPC_EmitInteger, MVT::i32, 15, 
/*69344*/         OPC_EmitInteger, MVT::i1, 0, 
/*69347*/         OPC_EmitInteger, MVT::i1, 0, 
/*69350*/         OPC_EmitInteger, MVT::i1, 0, 
/*69353*/         OPC_EmitInteger, MVT::i1, 0, 
/*69356*/         OPC_EmitInteger, MVT::i1, 0, 
/*69359*/         OPC_EmitInteger, MVT::i1, 0, 
/*69362*/         OPC_EmitInteger, MVT::i1, 0, 
/*69365*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69383*/       /*Scope*/ 47, /*->69431*/
/*69384*/         OPC_CheckPredicate, 120, // Predicate_TEX_SHADOW_ARRAY
/*69386*/         OPC_MoveParent,
/*69387*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69389*/         OPC_EmitInteger, MVT::i32, 15, 
/*69392*/         OPC_EmitInteger, MVT::i1, 0, 
/*69395*/         OPC_EmitInteger, MVT::i1, 0, 
/*69398*/         OPC_EmitInteger, MVT::i1, 1, 
/*69401*/         OPC_EmitInteger, MVT::i1, 0, 
/*69404*/         OPC_EmitInteger, MVT::i1, 0, 
/*69407*/         OPC_EmitInteger, MVT::i1, 0, 
/*69410*/         OPC_EmitInteger, MVT::i1, 0, 
/*69413*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69431*/       /*Scope*/ 45, /*->69477*/
/*69432*/         OPC_MoveParent,
/*69433*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69435*/         OPC_EmitInteger, MVT::i32, 15, 
/*69438*/         OPC_EmitInteger, MVT::i1, 0, 
/*69441*/         OPC_EmitInteger, MVT::i1, 0, 
/*69444*/         OPC_EmitInteger, MVT::i1, 0, 
/*69447*/         OPC_EmitInteger, MVT::i1, 0, 
/*69450*/         OPC_EmitInteger, MVT::i1, 0, 
/*69453*/         OPC_EmitInteger, MVT::i1, 0, 
/*69456*/         OPC_EmitInteger, MVT::i1, 0, 
/*69459*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69477*/       0, /*End of Scope*/
/*69478*/     /*Scope*/ 73|128,1/*201*/, /*->69681*/
/*69480*/       OPC_CheckChild0Type, MVT::v8i32,
/*69482*/       OPC_RecordChild1, // #1 = $rsrc
/*69483*/       OPC_RecordChild2, // #2 = $sampler
/*69484*/       OPC_MoveChild, 3,
/*69486*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69489*/       OPC_Scope, 47, /*->69538*/ // 4 children in Scope
/*69491*/         OPC_CheckPredicate, 92, // Predicate_TEX_ARRAY
/*69493*/         OPC_MoveParent,
/*69494*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69496*/         OPC_EmitInteger, MVT::i32, 15, 
/*69499*/         OPC_EmitInteger, MVT::i1, 0, 
/*69502*/         OPC_EmitInteger, MVT::i1, 0, 
/*69505*/         OPC_EmitInteger, MVT::i1, 1, 
/*69508*/         OPC_EmitInteger, MVT::i1, 0, 
/*69511*/         OPC_EmitInteger, MVT::i1, 0, 
/*69514*/         OPC_EmitInteger, MVT::i1, 0, 
/*69517*/         OPC_EmitInteger, MVT::i1, 0, 
/*69520*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69538*/       /*Scope*/ 47, /*->69586*/
/*69539*/         OPC_CheckPredicate, 95, // Predicate_TEX_SHADOW
/*69541*/         OPC_MoveParent,
/*69542*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69544*/         OPC_EmitInteger, MVT::i32, 15, 
/*69547*/         OPC_EmitInteger, MVT::i1, 0, 
/*69550*/         OPC_EmitInteger, MVT::i1, 0, 
/*69553*/         OPC_EmitInteger, MVT::i1, 0, 
/*69556*/         OPC_EmitInteger, MVT::i1, 0, 
/*69559*/         OPC_EmitInteger, MVT::i1, 0, 
/*69562*/         OPC_EmitInteger, MVT::i1, 0, 
/*69565*/         OPC_EmitInteger, MVT::i1, 0, 
/*69568*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69586*/       /*Scope*/ 47, /*->69634*/
/*69587*/         OPC_CheckPredicate, 120, // Predicate_TEX_SHADOW_ARRAY
/*69589*/         OPC_MoveParent,
/*69590*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69592*/         OPC_EmitInteger, MVT::i32, 15, 
/*69595*/         OPC_EmitInteger, MVT::i1, 0, 
/*69598*/         OPC_EmitInteger, MVT::i1, 0, 
/*69601*/         OPC_EmitInteger, MVT::i1, 1, 
/*69604*/         OPC_EmitInteger, MVT::i1, 0, 
/*69607*/         OPC_EmitInteger, MVT::i1, 0, 
/*69610*/         OPC_EmitInteger, MVT::i1, 0, 
/*69613*/         OPC_EmitInteger, MVT::i1, 0, 
/*69616*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69634*/       /*Scope*/ 45, /*->69680*/
/*69635*/         OPC_MoveParent,
/*69636*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69638*/         OPC_EmitInteger, MVT::i32, 15, 
/*69641*/         OPC_EmitInteger, MVT::i1, 0, 
/*69644*/         OPC_EmitInteger, MVT::i1, 0, 
/*69647*/         OPC_EmitInteger, MVT::i1, 0, 
/*69650*/         OPC_EmitInteger, MVT::i1, 0, 
/*69653*/         OPC_EmitInteger, MVT::i1, 0, 
/*69656*/         OPC_EmitInteger, MVT::i1, 0, 
/*69659*/         OPC_EmitInteger, MVT::i1, 0, 
/*69662*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69680*/       0, /*End of Scope*/
/*69681*/     /*Scope*/ 73|128,1/*201*/, /*->69884*/
/*69683*/       OPC_CheckChild0Type, MVT::v16i32,
/*69685*/       OPC_RecordChild1, // #1 = $rsrc
/*69686*/       OPC_RecordChild2, // #2 = $sampler
/*69687*/       OPC_MoveChild, 3,
/*69689*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69692*/       OPC_Scope, 47, /*->69741*/ // 4 children in Scope
/*69694*/         OPC_CheckPredicate, 92, // Predicate_TEX_ARRAY
/*69696*/         OPC_MoveParent,
/*69697*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69699*/         OPC_EmitInteger, MVT::i32, 15, 
/*69702*/         OPC_EmitInteger, MVT::i1, 0, 
/*69705*/         OPC_EmitInteger, MVT::i1, 0, 
/*69708*/         OPC_EmitInteger, MVT::i1, 1, 
/*69711*/         OPC_EmitInteger, MVT::i1, 0, 
/*69714*/         OPC_EmitInteger, MVT::i1, 0, 
/*69717*/         OPC_EmitInteger, MVT::i1, 0, 
/*69720*/         OPC_EmitInteger, MVT::i1, 0, 
/*69723*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69741*/       /*Scope*/ 47, /*->69789*/
/*69742*/         OPC_CheckPredicate, 95, // Predicate_TEX_SHADOW
/*69744*/         OPC_MoveParent,
/*69745*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69747*/         OPC_EmitInteger, MVT::i32, 15, 
/*69750*/         OPC_EmitInteger, MVT::i1, 0, 
/*69753*/         OPC_EmitInteger, MVT::i1, 0, 
/*69756*/         OPC_EmitInteger, MVT::i1, 0, 
/*69759*/         OPC_EmitInteger, MVT::i1, 0, 
/*69762*/         OPC_EmitInteger, MVT::i1, 0, 
/*69765*/         OPC_EmitInteger, MVT::i1, 0, 
/*69768*/         OPC_EmitInteger, MVT::i1, 0, 
/*69771*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69789*/       /*Scope*/ 47, /*->69837*/
/*69790*/         OPC_CheckPredicate, 120, // Predicate_TEX_SHADOW_ARRAY
/*69792*/         OPC_MoveParent,
/*69793*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69795*/         OPC_EmitInteger, MVT::i32, 15, 
/*69798*/         OPC_EmitInteger, MVT::i1, 0, 
/*69801*/         OPC_EmitInteger, MVT::i1, 0, 
/*69804*/         OPC_EmitInteger, MVT::i1, 1, 
/*69807*/         OPC_EmitInteger, MVT::i1, 0, 
/*69810*/         OPC_EmitInteger, MVT::i1, 0, 
/*69813*/         OPC_EmitInteger, MVT::i1, 0, 
/*69816*/         OPC_EmitInteger, MVT::i1, 0, 
/*69819*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69837*/       /*Scope*/ 45, /*->69883*/
/*69838*/         OPC_MoveParent,
/*69839*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69841*/         OPC_EmitInteger, MVT::i32, 15, 
/*69844*/         OPC_EmitInteger, MVT::i1, 0, 
/*69847*/         OPC_EmitInteger, MVT::i1, 0, 
/*69850*/         OPC_EmitInteger, MVT::i1, 0, 
/*69853*/         OPC_EmitInteger, MVT::i1, 0, 
/*69856*/         OPC_EmitInteger, MVT::i1, 0, 
/*69859*/         OPC_EmitInteger, MVT::i1, 0, 
/*69862*/         OPC_EmitInteger, MVT::i1, 0, 
/*69865*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69883*/       0, /*End of Scope*/
/*69884*/     0, /*End of Scope*/
/*69885*/   /*SwitchOpcode*/ 39, TARGET_VAL(AMDGPUISD::LOAD_INPUT),// ->69927
/*69888*/     OPC_RecordChild0, // #0 = $tlst
/*69889*/     OPC_RecordChild1, // #1 = $attr_offset
/*69890*/     OPC_MoveChild, 1,
/*69892*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69895*/     OPC_MoveParent,
/*69896*/     OPC_RecordChild2, // #2 = $buf_idx_vgpr
/*69897*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69899*/     OPC_EmitInteger, MVT::i32, 0, 
/*69902*/     OPC_EmitConvertToTarget, 1,
/*69904*/     OPC_EmitInteger, MVT::i1, 0, 
/*69907*/     OPC_EmitInteger, MVT::i1, 0, 
/*69910*/     OPC_EmitInteger, MVT::i1, 0, 
/*69913*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_IDXEN), 0,
                  1/*#VTs*/, MVT::v4f32, 7/*#Ops*/, 2, 0, 3, 4, 5, 6, 7, 
              // Src: (SIload_input:v4f32 v4i32:v4i32:$tlst, (imm:i16):$attr_offset, i32:i32:$buf_idx_vgpr) - Complexity = 6
              // Dst: (BUFFER_LOAD_FORMAT_XYZW_IDXEN:v4f32 ?:i32:$buf_idx_vgpr, ?:v4i32:$tlst, 0:i32, (imm:i16):$attr_offset, 0:i1, 0:i1, 0:i1)
/*69927*/   0, // EndSwitchOpcode
    0
  }; // Total Array size is 69929 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 416
  // #OPC_RecordNode                     = 1170
  // #OPC_RecordChild                    = 2154
  // #OPC_RecordMemRef                   = 16
  // #OPC_CaptureGlueInput               = 3
  // #OPC_MoveChild                      = 1410
  // #OPC_MoveParent                     = 1635
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 89
  // #OPC_CheckPatternPredicate          = 1136
  // #OPC_CheckPredicate                 = 446
  // #OPC_CheckOpcode                    = 416
  // #OPC_SwitchOpcode                   = 3
  // #OPC_CheckType                      = 596
  // #OPC_SwitchType                     = 101
  // #OPC_CheckChildType                 = 425
  // #OPC_CheckInteger                   = 16
  // #OPC_CheckChildInteger              = 239
  // #OPC_CheckCondCode                  = 9
  // #OPC_CheckValueType                 = 4
  // #OPC_CheckComplexPat                = 298
  // #OPC_CheckAndImm                    = 0
  // #OPC_CheckOrImm                     = 0
  // #OPC_CheckFoldableChainNode         = 0
  // #OPC_EmitInteger                    = 4447
  // #OPC_EmitStringInteger              = 223
  // #OPC_EmitRegister                   = 261
  // #OPC_EmitConvertToTarget            = 262
  // #OPC_EmitMergeInputChains           = 263
  // #OPC_EmitCopyToReg                  = 2
  // #OPC_EmitNode                       = 233
  // #OPC_EmitNodeXForm                  = 2112
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 33
  // #OPC_MorphNodeTo                    = 1404

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS);
  case 1: return (Subtarget->hasCaymanISA());
  case 2: return (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA());
  case 3: return (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS);
  case 4: return (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS);
  case 5: return (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 6: return (Subtarget->getGeneration() <= AMDGPUSubtarget::R700);
  case 7: return (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS);
  case 8: return (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS);
  case 9: return (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS);
  case 10: return (TM.Options.UnsafeFPMath);
  case 11: return (Subtarget->getGeneration() == AMDGPUSubtarget::R700);
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 1: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 2: { // Predicate_local_store
    SDNode *N = Node;

  return isLocalStore(dyn_cast<StoreSDNode>(N));

  }
  case 3: { // Predicate_local_store_aligned8bytes
    SDNode *N = Node;

    return cast<MemSDNode>(N)->getAlignment() % 8 == 0;

  }
  case 4: { // Predicate_global_store
    SDNode *N = Node;

        return isGlobalStore(dyn_cast<StoreSDNode>(N));

  }
  case 5: { // Predicate_store_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 6: { // Predicate_flat_store
    SDNode *N = Node;

  return isFlatStore(dyn_cast<StoreSDNode>(N));

  }
  case 7: { // Predicate_truncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 8: { // Predicate_truncstorei8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 9: { // Predicate_truncstorei8_global
    SDNode *N = Node;

  return isGlobalStore(dyn_cast<StoreSDNode>(N));

  }
  case 10: { // Predicate_truncstorei16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 11: { // Predicate_truncstorei16_global
    SDNode *N = Node;

  return isGlobalStore(dyn_cast<StoreSDNode>(N));

  }
  case 12: { // Predicate_truncstorei8_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 13: { // Predicate_truncstorei16_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 14: { // Predicate_truncstorei8_local
    SDNode *N = Node;

  return isLocalStore(dyn_cast<StoreSDNode>(N));

  }
  case 15: { // Predicate_truncstorei16_local
    SDNode *N = Node;

  return isLocalStore(dyn_cast<StoreSDNode>(N));

  }
  case 16: { // Predicate_truncstorei8_flat
    SDNode *N = Node;

  return isFlatStore(dyn_cast<StoreSDNode>(N));

  }
  case 17: { // Predicate_truncstorei16_flat
    SDNode *N = Node;

  return isFlatStore(dyn_cast<StoreSDNode>(N));

  }
  case 18: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 19: { // Predicate_az_extload
    SDNode *N = Node;

  LoadSDNode *L = cast<LoadSDNode>(N);
  return L->getExtensionType() == ISD::ZEXTLOAD ||
         L->getExtensionType() == ISD::EXTLOAD;

  }
  case 20: { // Predicate_az_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 21: { // Predicate_az_extloadi8_global
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 22: { // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 23: { // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 24: { // Predicate_sextloadi8_global
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 25: { // Predicate_az_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 26: { // Predicate_az_extloadi16_global
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 27: { // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 28: { // Predicate_sextloadi16_global
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 29: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 30: { // Predicate_global_load
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 31: { // Predicate_sextloadi8_constant
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 32: { // Predicate_az_extloadi8_constant
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 33: { // Predicate_sextloadi16_constant
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 34: { // Predicate_az_extloadi16_constant
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 35: { // Predicate_constant_load
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 36: { // Predicate_sextloadi8_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 37: { // Predicate_extloadi8_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 38: { // Predicate_sextloadi16_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 39: { // Predicate_extloadi16_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 40: { // Predicate_load_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 41: { // Predicate_load_param_exti8
    SDNode *N = Node;
 return isConstantLoad(dyn_cast<LoadSDNode>(N), 0); 
  }
  case 42: { // Predicate_load_param_exti16
    SDNode *N = Node;
 return isConstantLoad(dyn_cast<LoadSDNode>(N), 0); 
  }
  case 43: { // Predicate_load_param
    SDNode *N = Node;
 return isConstantLoad(dyn_cast<LoadSDNode>(N), 0); 
  }
  case 44: { // Predicate_sextloadi8_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 45: { // Predicate_az_extloadi8_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 46: { // Predicate_sextloadi16_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 47: { // Predicate_az_extloadi16_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 48: { // Predicate_local_load
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 49: { // Predicate_IMM8bitDWORD
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
return (N->getZExtValue() & ~0x3FC) == 0;
  }
  case 50: { // Predicate_IMM20bit
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
return isUInt<20>(N->getZExtValue());
  }
  case 51: { // Predicate_IMM32bit
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
return isUInt<32>(N->getZExtValue());
  }
  case 52: { // Predicate_sextloadi8_flat
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 53: { // Predicate_az_extloadi8_flat
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 54: { // Predicate_sextloadi16_flat
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 55: { // Predicate_az_extloadi16_flat
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 56: { // Predicate_flat_load
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 57: { // Predicate_az_extloadi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 58: { // Predicate_az_extloadi32_flat
    SDNode *N = Node;

  return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 59: { // Predicate_local_load_aligned8bytes
    SDNode *N = Node;

    return cast<MemSDNode>(N)->getAlignment() % 8 == 0;

  }
  case 60: { // Predicate_atomic_swap_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 61: { // Predicate_atomic_swap_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 62: { // Predicate_atomic_add_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 63: { // Predicate_atomic_load_add_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 64: { // Predicate_atomic_sub_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 65: { // Predicate_atomic_load_sub_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 66: { // Predicate_atomic_min_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 67: { // Predicate_atomic_load_min_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 68: { // Predicate_atomic_umin_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 69: { // Predicate_atomic_load_umin_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 70: { // Predicate_atomic_max_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 71: { // Predicate_atomic_load_max_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 72: { // Predicate_atomic_umax_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 73: { // Predicate_atomic_load_umax_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 74: { // Predicate_atomic_and_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 75: { // Predicate_atomic_load_and_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 76: { // Predicate_atomic_or_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 77: { // Predicate_atomic_load_or_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 78: { // Predicate_atomic_xor_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 79: { // Predicate_atomic_load_xor_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 80: { // Predicate_COND_OEQ
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOEQ || N->get() == ISD::SETEQ;
  }
  case 81: { // Predicate_COND_OGT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGT || N->get() == ISD::SETGT;
  }
  case 82: { // Predicate_COND_OGE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGE || N->get() == ISD::SETGE;
  }
  case 83: { // Predicate_COND_UNE_NE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE || N->get() == ISD::SETNE;
  }
  case 84: { // Predicate_FP_ONE
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);
return N->isExactlyValue(1.0);
  }
  case 85: { // Predicate_FP_ZERO
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);
return N->getValueAPF().isZero();
  }
  case 86: { // Predicate_COND_EQ
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETEQ || N->get() == ISD::SETUEQ;
  }
  case 87: { // Predicate_COND_SGE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGE;
  }
  case 88: { // Predicate_COND_SGT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGT;
  }
  case 89: { // Predicate_atomic_cmp_swap_32_local
    SDNode *N = Node;

  AtomicSDNode *AN = cast<AtomicSDNode>(N);
  return AN->getMemoryVT() == MVT::i32 &&
         AN->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 90: { // Predicate_atomic_cmp_swap_64_local
    SDNode *N = Node;

  AtomicSDNode *AN = cast<AtomicSDNode>(N);
  return AN->getMemoryVT() == MVT::i64 &&
         AN->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 91: { // Predicate_IMMZeroBasedBitfieldMask
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return isMask_32(N->getZExtValue());

  }
  case 92: { // Predicate_TEX_ARRAY
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 9 || TType == 10 || TType == 16;
  
  }
  case 93: { // Predicate_TEX_MSAA
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 14;
  
  }
  case 94: { // Predicate_TEX_ARRAY_MSAA
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 15;
  
  }
  case 95: { // Predicate_TEX_SHADOW
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return (TType >= 6 && TType <= 8) || TType == 13;
  
  }
  case 96: { // Predicate_mskor_global
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;

  }
  case 97: { // Predicate_anonymous_1432
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  if (Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
      static_cast<const SIRegisterInfo *>(Subtarget->getRegisterInfo());
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
                                                U != E; ++U) {
    if (SIRI->isSGPRClass(getOperandRegClass(*U, U.getOperandNo()))) {
      return true;
    }
  }
  return false;

  }
  case 98: { // Predicate_anonymous_1438
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 99: { // Predicate_FP_HALF
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);
return N->isExactlyValue(0.5);
  }
  case 100: { // Predicate_cvt_rpi_i32_f32
    SDNode *N = Node;
 (void) N; return TM.Options.NoNaNsFPMath; 
  }
  case 101: { // Predicate_cvt_flr_i32_f32
    SDNode *N = Node;
 (void)N; return TM.Options.NoNaNsFPMath; 
  }
  case 102: { // Predicate_COND_NULL
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
(void)N; return false;
  }
  case 103: { // Predicate_COND_OLT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLT || N->get() == ISD::SETLT;
  }
  case 104: { // Predicate_COND_OLE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLE || N->get() == ISD::SETLE;
  }
  case 105: { // Predicate_COND_ONE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETONE || N->get() == ISD::SETNE;
  }
  case 106: { // Predicate_COND_O
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETO;
  }
  case 107: { // Predicate_COND_UO
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUO;
  }
  case 108: { // Predicate_COND_ULT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULT;
  }
  case 109: { // Predicate_COND_UEQ
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUEQ;
  }
  case 110: { // Predicate_COND_ULE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULE;
  }
  case 111: { // Predicate_COND_UGT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGT;
  }
  case 112: { // Predicate_COND_UNE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE;
  }
  case 113: { // Predicate_COND_UGE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGE;
  }
  case 114: { // Predicate_COND_SLT
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLT;
  }
  case 115: { // Predicate_COND_SLE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLE;
  }
  case 116: { // Predicate_COND_NE
    CondCodeSDNode*N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETNE || N->get() == ISD::SETUNE;
  }
  case 117: { // Predicate_anonymous_1434
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

  if (Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
      static_cast<const SIRegisterInfo *>(Subtarget->getRegisterInfo());
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
                                                U != E; ++U) {
    if (SIRI->isSGPRClass(getOperandRegClass(*U, U.getOperandNo()))) {
      return true;
    }
  }
  return false;

  }
  case 118: { // Predicate_anonymous_1442
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 119: { // Predicate_TEX_RECT
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 5;
  
  }
  case 120: { // Predicate_TEX_SHADOW_ARRAY
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 11 || TType == 12 || TType == 17;
  
  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+2);
    return SelectDS1Addr1Offset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 1:
    Result.resize(NextRes+7);
    return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first, Result[NextRes+5].first, Result[NextRes+6].first);
  case 2:
    Result.resize(NextRes+6);
    return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first, Result[NextRes+5].first);
  case 3:
    Result.resize(NextRes+4);
    return SelectMUBUFScratch(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 4:
    Result.resize(NextRes+3);
    return SelectDS64Bit4ByteAligned(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 5:
    Result.resize(NextRes+2);
    return SelectADDRVTX_READ(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 6:
    Result.resize(NextRes+5);
    return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first);
  case 7:
    Result.resize(NextRes+4);
    return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 8:
    Result.resize(NextRes+2);
    return SelectADDRIndirect(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+1);
    return SelectGlobalValueConstantOffset(N, Result[NextRes+0].first);
  case 10:
    Result.resize(NextRes+2);
    return SelectGlobalValueVariableOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 11:
    Result.resize(NextRes+4);
    return SelectVOP3Mods0(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 12:
    Result.resize(NextRes+2);
    return SelectVOP3Mods(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 13:
    Result.resize(NextRes+4);
    return SelectVOP3Mods0Clamp0OMod(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 14:
    Result.resize(NextRes+3);
    return SelectVOP3Mods0Clamp(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // as_i16imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), MVT::i16);

  }
  case 1: {  // as_i1imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), MVT::i1);

  }
  case 2: {  // as_i8imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), MVT::i8);

  }
  case 3: {  // as_dword_i32imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() >> 2, MVT::i32);

  }
  case 4: {  // as_i32imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), MVT::i32);

  }
  case 5: {  // IMMPopCount
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(countPopulation(N->getZExtValue()),
                                   MVT::i32);

  }
  case 6: {  // as_i64imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), MVT::i64);

  }
  case 7: {  // bitcast_fpimm_to_i32
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

return CurDAG->getTargetConstant(
  N->getValueAPF().bitcastToAPInt().getZExtValue(), MVT::i32);

  }
  case 8: {  // bitcast_fpimm_to_i64
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

return CurDAG->getTargetConstant(
  N->getValueAPF().bitcastToAPInt().getZExtValue(), MVT::i64);

  }
  }
}

