Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/tools/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto d7a748c4311b4b4eac2c33190c1857fb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.im_4k
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.target
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mutiplexer32_1
Compiling module xil_defaultlib.mutiplexer5_1
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.mutiplexer32_2
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
