Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: calculator_implementacja.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "calculator_implementacja.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "calculator_implementacja"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : calculator_implementacja
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Dawid/Desktop/calculator-with-rs232/rs232/modulo10_counter.vhd" in Library work.
Architecture behavioral of Entity modulo10_counter is up to date.
Compiling vhdl file "C:/Users/Dawid/Desktop/calculator-with-rs232/rs232/divider_50MHz_to_115200Hz.vhd" in Library work.
Architecture behavioral of Entity divider_50mhz_to_115200hz is up to date.
Compiling vhdl file "C:/Users/Dawid/Desktop/calculator-with-rs232/rs232/ascii_to_calc_symbol.vhd" in Library work.
Architecture behavioral of Entity ascii_to_calc_symbol is up to date.
Compiling vhdl file "C:/Users/Dawid/Desktop/calculator-with-rs232/rs232/register_12_synchronized.vhd" in Library work.
Architecture behavioral of Entity register_12_synchronized is up to date.
Compiling vhdl file "C:/Users/Dawid/Desktop/calculator-with-rs232/rs232/calculator.vhd" in Library work.
Architecture behavioral of Entity calculator is up to date.
Compiling vhdl file "C:/Users/Dawid/Desktop/calculator-with-rs232/rs232/rs232_receiver.vhd" in Library work.
Architecture behavioral of Entity rs232_receiver is up to date.
Compiling vhdl file "C:/Users/Dawid/Desktop/calculator-with-rs232/rs232/calculator_implementacja.vhf" in Library work.
Entity <calculator_implementacja> compiled.
Entity <calculator_implementacja> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <calculator_implementacja> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <calculator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <rs232_receiver> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ascii_to_calc_symbol> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <register_12_synchronized> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <modulo10_counter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <divider_50MHz_to_115200Hz> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <calculator_implementacja> in library <work> (Architecture <behavioral>).
Entity <calculator_implementacja> analyzed. Unit <calculator_implementacja> generated.

Analyzing Entity <calculator> in library <work> (Architecture <behavioral>).
Entity <calculator> analyzed. Unit <calculator> generated.

Analyzing Entity <ascii_to_calc_symbol> in library <work> (Architecture <behavioral>).
Entity <ascii_to_calc_symbol> analyzed. Unit <ascii_to_calc_symbol> generated.

Analyzing Entity <register_12_synchronized> in library <work> (Architecture <behavioral>).
Entity <register_12_synchronized> analyzed. Unit <register_12_synchronized> generated.

Analyzing Entity <rs232_receiver> in library <work> (Architecture <behavioral>).
Entity <rs232_receiver> analyzed. Unit <rs232_receiver> generated.

Analyzing Entity <modulo10_counter> in library <work> (Architecture <behavioral>).
Entity <modulo10_counter> analyzed. Unit <modulo10_counter> generated.

Analyzing Entity <divider_50MHz_to_115200Hz> in library <work> (Architecture <behavioral>).
Entity <divider_50MHz_to_115200Hz> analyzed. Unit <divider_50MHz_to_115200Hz> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ascii_to_calc_symbol>.
    Related source file is "C:/Users/Dawid/Desktop/calculator-with-rs232/rs232/ascii_to_calc_symbol.vhd".
Unit <ascii_to_calc_symbol> synthesized.


Synthesizing Unit <register_12_synchronized>.
    Related source file is "C:/Users/Dawid/Desktop/calculator-with-rs232/rs232/register_12_synchronized.vhd".
    Found 12-bit register for signal <data_register>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <register_12_synchronized> synthesized.


Synthesizing Unit <modulo10_counter>.
    Related source file is "C:/Users/Dawid/Desktop/calculator-with-rs232/rs232/modulo10_counter.vhd".
    Found 4-bit up counter for signal <i>.
    Summary:
	inferred   1 Counter(s).
Unit <modulo10_counter> synthesized.


Synthesizing Unit <divider_50MHz_to_115200Hz>.
    Related source file is "C:/Users/Dawid/Desktop/calculator-with-rs232/rs232/divider_50MHz_to_115200Hz.vhd".
    Found 16-bit register for signal <ticks_counter>.
    Found 15-bit adder for signal <ticks_counter_14_0$add0000> created at line 58.
    Found 15-bit comparator greater for signal <ticks_counter_15$cmp_gt0000> created at line 55.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <divider_50MHz_to_115200Hz> synthesized.


Synthesizing Unit <calculator>.
    Related source file is "C:/Users/Dawid/Desktop/calculator-with-rs232/rs232/calculator.vhd".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 22                                             |
    | Inputs             | 6                                              |
    | Outputs            | 6                                              |
    | Clock              | clock                     (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit addsub for signal <result_register$addsub0000>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Adder/Subtractor(s).
Unit <calculator> synthesized.


Synthesizing Unit <rs232_receiver>.
    Related source file is "C:/Users/Dawid/Desktop/calculator-with-rs232/rs232/rs232_receiver.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <internal_ready>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit register for signal <current_state<0>>.
    Found 8-bit register for signal <data_register>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <rs232_receiver> synthesized.


Synthesizing Unit <calculator_implementacja>.
    Related source file is "C:/Users/Dawid/Desktop/calculator-with-rs232/rs232/calculator_implementacja.vhf".
Unit <calculator_implementacja> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 12-bit addsub                                         : 1
 15-bit adder                                          : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 20
 1-bit register                                        : 17
 12-bit register                                       : 2
 8-bit register                                        : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 1
 15-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <XLXI_1/current_state/FSM> on signal <current_state[1:3]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 000
 argument_1 | 001
 operator   | 011
 argument_2 | 010
 sending    | 110
------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 2
 12-bit addsub                                         : 1
 15-bit adder                                          : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 49
 Flip-Flops                                            : 49
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 1
 15-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <calculator_implementacja> ...

Optimizing unit <divider_50MHz_to_115200Hz> ...

Optimizing unit <calculator> ...

Optimizing unit <rs232_receiver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block calculator_implementacja, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 56
 Flip-Flops                                            : 56

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : calculator_implementacja.ngr
Top Level Output File Name         : calculator_implementacja
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 159
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 11
#      LUT2                        : 4
#      LUT3                        : 24
#      LUT4                        : 41
#      LUT4_L                      : 1
#      MUXCY                       : 32
#      MUXF5                       : 6
#      VCC                         : 1
#      XORCY                       : 27
# FlipFlops/Latches                : 57
#      FDC                         : 4
#      FDE_1                       : 8
#      FDR                         : 19
#      FDRE                        : 24
#      FDSE                        : 1
#      LD                          : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 3
#      OBUF                        : 13
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       51  out of   4656     1%  
 Number of Slice Flip Flops:             57  out of   9312     0%  
 Number of 4 input LUTs:                 92  out of   9312     0%  
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    232     7%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------+----------------------------+-------+
Clock Signal                         | Clock buffer(FF name)      | Load  |
-------------------------------------+----------------------------+-------+
clock                                | BUFGP                      | 44    |
XLXI_2/clock_divider/ticks_counter_15| NONE(XLXI_2/counter/i_3)   | 12    |
XLXI_2/current_state_0               | NONE(XLXI_2/internal_ready)| 1     |
-------------------------------------+----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------+-------------------------+-------+
Control Signal                                                    | Buffer(FF name)         | Load  |
------------------------------------------------------------------+-------------------------+-------+
XLXI_2/clock_divider/enable_inv(XLXI_2/current_state_inv1_INV_0:O)| NONE(XLXI_2/counter/i_0)| 4     |
------------------------------------------------------------------+-------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.813ns (Maximum Frequency: 146.778MHz)
   Minimum input arrival time before clock: 6.561ns
   Maximum output required time after clock: 14.928ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 6.813ns (frequency: 146.778MHz)
  Total number of paths / destination ports: 420 / 101
-------------------------------------------------------------------------
Delay:               6.813ns (Levels of Logic = 3)
  Source:            XLXI_1/current_state_FSM_FFd3 (FF)
  Destination:       XLXI_1/input_register_1/data_register_0 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: XLXI_1/current_state_FSM_FFd3 to XLXI_1/input_register_1/data_register_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             18   0.591   1.072  XLXI_1/current_state_FSM_FFd3 (XLXI_1/current_state_FSM_FFd3)
     LUT4:I3->O            1   0.704   0.424  XLXI_1/current_state_FSM_FFd2-In24 (XLXI_1/current_state_FSM_FFd2-In24)
     LUT4:I3->O            2   0.704   0.451  XLXI_1/current_state_FSM_FFd2-In32 (XLXI_1/current_state_FSM_FFd2-In)
     LUT4:I3->O           24   0.704   1.252  XLXI_1/reset_registers1 (XLXI_1/reset_registers)
     FDRE:R                    0.911          XLXI_1/input_register_2/data_register_0
    ----------------------------------------
    Total                      6.813ns (3.614ns logic, 3.199ns route)
                                       (53.0% logic, 47.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/clock_divider/ticks_counter_15'
  Clock period: 6.626ns (frequency: 150.921MHz)
  Total number of paths / destination ports: 49 / 19
-------------------------------------------------------------------------
Delay:               3.313ns (Levels of Logic = 1)
  Source:            XLXI_2/counter/i_3 (FF)
  Destination:       XLXI_2/data_register_7 (FF)
  Source Clock:      XLXI_2/clock_divider/ticks_counter_15 rising
  Destination Clock: XLXI_2/clock_divider/ticks_counter_15 falling

  Data Path: XLXI_2/counter/i_3 to XLXI_2/data_register_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.706  XLXI_2/counter/i_3 (XLXI_2/counter/i_3)
     LUT4:I0->O            8   0.704   0.757  XLXI_2/data_register_not00011 (XLXI_2/data_register_not0001)
     FDE_1:CE                  0.555          XLXI_2/data_register_0
    ----------------------------------------
    Total                      3.313ns (1.850ns logic, 1.463ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 55 / 31
-------------------------------------------------------------------------
Offset:              6.561ns (Levels of Logic = 4)
  Source:            result_sent (PAD)
  Destination:       XLXI_1/input_register_1/data_register_0 (FF)
  Destination Clock: clock rising

  Data Path: result_sent to XLXI_1/input_register_1/data_register_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.482  result_sent_IBUF (result_sent_IBUF)
     LUT4_L:I2->LO         1   0.704   0.135  XLXI_1/current_state_FSM_FFd2-In14 (XLXI_1/current_state_FSM_FFd2-In14)
     LUT4:I2->O            2   0.704   0.451  XLXI_1/current_state_FSM_FFd2-In32 (XLXI_1/current_state_FSM_FFd2-In)
     LUT4:I3->O           24   0.704   1.252  XLXI_1/reset_registers1 (XLXI_1/reset_registers)
     FDRE:R                    0.911          XLXI_1/input_register_2/data_register_0
    ----------------------------------------
    Total                      6.561ns (4.241ns logic, 2.320ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_2/clock_divider/ticks_counter_15'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.973ns (Levels of Logic = 1)
  Source:            data_in (PAD)
  Destination:       XLXI_2/data_register_7 (FF)
  Destination Clock: XLXI_2/clock_divider/ticks_counter_15 falling

  Data Path: data_in to XLXI_2/data_register_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.447  data_in_IBUF (data_in_IBUF)
     FDE_1:D                   0.308          XLXI_2/data_register_7
    ----------------------------------------
    Total                      1.973ns (1.526ns logic, 0.447ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 325 / 13
-------------------------------------------------------------------------
Offset:              10.969ns (Levels of Logic = 16)
  Source:            XLXI_1/current_state_FSM_FFd3 (FF)
  Destination:       result<11> (PAD)
  Source Clock:      clock rising

  Data Path: XLXI_1/current_state_FSM_FFd3 to result<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             18   0.591   1.103  XLXI_1/current_state_FSM_FFd3 (XLXI_1/current_state_FSM_FFd3)
     LUT4:I2->O           13   0.704   1.018  XLXI_1/result_register_mux00002 (XLXI_1/result_register_mux0000)
     LUT3:I2->O            1   0.704   0.000  XLXI_1/Maddsub_result_register_addsub0000_lut<0> (XLXI_1/Maddsub_result_register_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_1/Maddsub_result_register_addsub0000_cy<0> (XLXI_1/Maddsub_result_register_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Maddsub_result_register_addsub0000_cy<1> (XLXI_1/Maddsub_result_register_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Maddsub_result_register_addsub0000_cy<2> (XLXI_1/Maddsub_result_register_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Maddsub_result_register_addsub0000_cy<3> (XLXI_1/Maddsub_result_register_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Maddsub_result_register_addsub0000_cy<4> (XLXI_1/Maddsub_result_register_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Maddsub_result_register_addsub0000_cy<5> (XLXI_1/Maddsub_result_register_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Maddsub_result_register_addsub0000_cy<6> (XLXI_1/Maddsub_result_register_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Maddsub_result_register_addsub0000_cy<7> (XLXI_1/Maddsub_result_register_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Maddsub_result_register_addsub0000_cy<8> (XLXI_1/Maddsub_result_register_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Maddsub_result_register_addsub0000_cy<9> (XLXI_1/Maddsub_result_register_addsub0000_cy<9>)
     MUXCY:CI->O           0   0.059   0.000  XLXI_1/Maddsub_result_register_addsub0000_cy<10> (XLXI_1/Maddsub_result_register_addsub0000_cy<10>)
     XORCY:CI->O           1   0.804   0.595  XLXI_1/Maddsub_result_register_addsub0000_xor<11> (XLXI_1/result_register_addsub0000<11>)
     LUT4:I0->O            1   0.704   0.420  XLXI_1/result_register<11>1 (result_11_OBUF)
     OBUF:I->O                 3.272          result_11_OBUF (result<11>)
    ----------------------------------------
    Total                     10.969ns (7.833ns logic, 3.136ns route)
                                       (71.4% logic, 28.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/clock_divider/ticks_counter_15'
  Total number of paths / destination ports: 4002 / 12
-------------------------------------------------------------------------
Offset:              14.928ns (Levels of Logic = 20)
  Source:            XLXI_2/data_register_5 (FF)
  Destination:       result<11> (PAD)
  Source Clock:      XLXI_2/clock_divider/ticks_counter_15 falling

  Data Path: XLXI_2/data_register_5 to result<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            9   0.591   0.995  XLXI_2/data_register_5 (XLXI_2/data_register_5)
     LUT4:I0->O            1   0.704   0.000  XLXI_1/input_transcoder/calc_symbol<2>21 (XLXI_1/input_transcoder/calc_symbol<2>2)
     MUXF5:I0->O           5   0.321   0.808  XLXI_1/input_transcoder/calc_symbol<2>2_f5 (XLXI_1/N7)
     LUT2:I0->O            1   0.704   0.000  XLXI_1/input_transcoder/calc_symbol<1>1002 (XLXI_1/input_transcoder/calc_symbol<1>1001)
     MUXF5:I0->O          16   0.321   1.209  XLXI_1/input_transcoder/calc_symbol<1>100_f5 (XLXI_1/input_symbol<1>)
     LUT4:I0->O           13   0.704   1.018  XLXI_1/result_register_mux00002 (XLXI_1/result_register_mux0000)
     LUT3:I2->O            1   0.704   0.000  XLXI_1/Maddsub_result_register_addsub0000_lut<0> (XLXI_1/Maddsub_result_register_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_1/Maddsub_result_register_addsub0000_cy<0> (XLXI_1/Maddsub_result_register_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Maddsub_result_register_addsub0000_cy<1> (XLXI_1/Maddsub_result_register_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Maddsub_result_register_addsub0000_cy<2> (XLXI_1/Maddsub_result_register_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Maddsub_result_register_addsub0000_cy<3> (XLXI_1/Maddsub_result_register_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Maddsub_result_register_addsub0000_cy<4> (XLXI_1/Maddsub_result_register_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Maddsub_result_register_addsub0000_cy<5> (XLXI_1/Maddsub_result_register_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Maddsub_result_register_addsub0000_cy<6> (XLXI_1/Maddsub_result_register_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Maddsub_result_register_addsub0000_cy<7> (XLXI_1/Maddsub_result_register_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Maddsub_result_register_addsub0000_cy<8> (XLXI_1/Maddsub_result_register_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Maddsub_result_register_addsub0000_cy<9> (XLXI_1/Maddsub_result_register_addsub0000_cy<9>)
     MUXCY:CI->O           0   0.059   0.000  XLXI_1/Maddsub_result_register_addsub0000_cy<10> (XLXI_1/Maddsub_result_register_addsub0000_cy<10>)
     XORCY:CI->O           1   0.804   0.595  XLXI_1/Maddsub_result_register_addsub0000_xor<11> (XLXI_1/result_register_addsub0000<11>)
     LUT4:I0->O            1   0.704   0.420  XLXI_1/result_register<11>1 (result_11_OBUF)
     OBUF:I->O                 3.272          result_11_OBUF (result<11>)
    ----------------------------------------
    Total                     14.928ns (9.883ns logic, 5.045ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/current_state_0'
  Total number of paths / destination ports: 102 / 12
-------------------------------------------------------------------------
Offset:              12.390ns (Levels of Logic = 17)
  Source:            XLXI_2/internal_ready (LATCH)
  Destination:       result<11> (PAD)
  Source Clock:      XLXI_2/current_state_0 falling

  Data Path: XLXI_2/internal_ready to result<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               6   0.676   0.673  XLXI_2/internal_ready (XLXI_2/internal_ready)
     LUT4:I3->O           13   0.704   1.062  XLXI_1/operator_register_and00001 (XLXI_1/operator_register_and0000)
     LUT4:I1->O           13   0.704   1.018  XLXI_1/result_register_mux00002 (XLXI_1/result_register_mux0000)
     LUT3:I2->O            1   0.704   0.000  XLXI_1/Maddsub_result_register_addsub0000_lut<0> (XLXI_1/Maddsub_result_register_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_1/Maddsub_result_register_addsub0000_cy<0> (XLXI_1/Maddsub_result_register_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Maddsub_result_register_addsub0000_cy<1> (XLXI_1/Maddsub_result_register_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Maddsub_result_register_addsub0000_cy<2> (XLXI_1/Maddsub_result_register_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Maddsub_result_register_addsub0000_cy<3> (XLXI_1/Maddsub_result_register_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Maddsub_result_register_addsub0000_cy<4> (XLXI_1/Maddsub_result_register_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Maddsub_result_register_addsub0000_cy<5> (XLXI_1/Maddsub_result_register_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Maddsub_result_register_addsub0000_cy<6> (XLXI_1/Maddsub_result_register_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Maddsub_result_register_addsub0000_cy<7> (XLXI_1/Maddsub_result_register_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Maddsub_result_register_addsub0000_cy<8> (XLXI_1/Maddsub_result_register_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/Maddsub_result_register_addsub0000_cy<9> (XLXI_1/Maddsub_result_register_addsub0000_cy<9>)
     MUXCY:CI->O           0   0.059   0.000  XLXI_1/Maddsub_result_register_addsub0000_cy<10> (XLXI_1/Maddsub_result_register_addsub0000_cy<10>)
     XORCY:CI->O           1   0.804   0.595  XLXI_1/Maddsub_result_register_addsub0000_xor<11> (XLXI_1/result_register_addsub0000<11>)
     LUT4:I0->O            1   0.704   0.420  XLXI_1/result_register<11>1 (result_11_OBUF)
     OBUF:I->O                 3.272          result_11_OBUF (result<11>)
    ----------------------------------------
    Total                     12.390ns (8.622ns logic, 3.768ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.39 secs
 
--> 

Total memory usage is 4514800 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    2 (   0 filtered)

