# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/romin/OneDrive/Documents/GitHub/DigitalCommunicationsProject/Part3/fir.sv
