

================================================================
== Vitis HLS Report for 'aes_return_Pipeline_aes_return_label12'
================================================================
* Date:           Fri Jun 17 13:14:52 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  5.149 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      317|      317|  12.680 us|  12.680 us|  317|  317|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- aes_return_label12  |      315|      315|        35|         35|          1|     9|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 35, depth = 35


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 1
  Pipeline-0 : II = 35, D = 35, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%i_01 = alloca i32 1"   --->   Operation 38 'alloca' 'i_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 1, i4 %i_01"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%i = load i4 %i_01" [src/aes.cpp:320]   --->   Operation 41 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%pArray_addr = getelementptr i32 %pArray, i64 0, i64 15" [src/aes.cpp:189]   --->   Operation 42 'getelementptr' 'pArray_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%pArray_addr_1 = getelementptr i32 %pArray, i64 0, i64 14" [src/aes.cpp:189]   --->   Operation 43 'getelementptr' 'pArray_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%pArray_addr_2 = getelementptr i32 %pArray, i64 0, i64 13" [src/aes.cpp:189]   --->   Operation 44 'getelementptr' 'pArray_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%pArray_addr_3 = getelementptr i32 %pArray, i64 0, i64 12" [src/aes.cpp:189]   --->   Operation 45 'getelementptr' 'pArray_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%pArray_addr_4 = getelementptr i32 %pArray, i64 0, i64 11" [src/aes.cpp:189]   --->   Operation 46 'getelementptr' 'pArray_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%pArray_addr_5 = getelementptr i32 %pArray, i64 0, i64 10" [src/aes.cpp:189]   --->   Operation 47 'getelementptr' 'pArray_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%pArray_addr_6 = getelementptr i32 %pArray, i64 0, i64 9" [src/aes.cpp:189]   --->   Operation 48 'getelementptr' 'pArray_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%pArray_addr_7 = getelementptr i32 %pArray, i64 0, i64 8" [src/aes.cpp:189]   --->   Operation 49 'getelementptr' 'pArray_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%pArray_addr_8 = getelementptr i32 %pArray, i64 0, i64 7" [src/aes.cpp:189]   --->   Operation 50 'getelementptr' 'pArray_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%pArray_addr_9 = getelementptr i32 %pArray, i64 0, i64 6" [src/aes.cpp:189]   --->   Operation 51 'getelementptr' 'pArray_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%pArray_addr_10 = getelementptr i32 %pArray, i64 0, i64 5" [src/aes.cpp:189]   --->   Operation 52 'getelementptr' 'pArray_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%pArray_addr_11 = getelementptr i32 %pArray, i64 0, i64 4" [src/aes.cpp:189]   --->   Operation 53 'getelementptr' 'pArray_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%pArray_addr_12 = getelementptr i32 %pArray, i64 0, i64 3" [src/aes.cpp:189]   --->   Operation 54 'getelementptr' 'pArray_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%pArray_addr_13 = getelementptr i32 %pArray, i64 0, i64 2" [src/aes.cpp:189]   --->   Operation 55 'getelementptr' 'pArray_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%pArray_addr_14 = getelementptr i32 %pArray, i64 0, i64 1" [src/aes.cpp:189]   --->   Operation 56 'getelementptr' 'pArray_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%pArray_addr_15 = getelementptr i32 %pArray, i64 0, i64 0" [src/aes.cpp:189]   --->   Operation 57 'getelementptr' 'pArray_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 58 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.72ns)   --->   "%icmp_ln320 = icmp_eq  i4 %i, i4 10" [src/aes.cpp:320]   --->   Operation 59 'icmp' 'icmp_ln320' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 60 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln320 = br i1 %icmp_ln320, void %.split16, void %.preheader.preheader.preheader.exitStub" [src/aes.cpp:320]   --->   Operation 61 'br' 'br_ln320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (0.67ns)   --->   "%pArray_load = load i4 %pArray_addr_15" [src/aes.cpp:189]   --->   Operation 62 'load' 'pArray_load' <Predicate = (!icmp_ln320)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 63 [2/2] (0.67ns)   --->   "%pArray_load_15 = load i4 %pArray_addr" [src/aes.cpp:189]   --->   Operation 63 'load' 'pArray_load_15' <Predicate = (!icmp_ln320)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 64 [1/1] (0.79ns)   --->   "%i_11 = add i4 %i, i4 1" [src/aes.cpp:320]   --->   Operation 64 'add' 'i_11' <Predicate = (!icmp_ln320)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln320 = store i4 %i_11, i4 %i_01" [src/aes.cpp:320]   --->   Operation 65 'store' 'store_ln320' <Predicate = (!icmp_ln320)> <Delay = 0.42>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 322 'ret' 'ret_ln0' <Predicate = (icmp_ln320)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 66 [1/2] (0.67ns)   --->   "%pArray_load = load i4 %pArray_addr_15" [src/aes.cpp:189]   --->   Operation 66 'load' 'pArray_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i32 %pArray_load" [src/aes.cpp:57]   --->   Operation 67 'trunc' 'trunc_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (0.67ns)   --->   "%pArray_load_5 = load i4 %pArray_addr_10" [src/aes.cpp:189]   --->   Operation 68 'load' 'pArray_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 69 [2/2] (0.67ns)   --->   "%pArray_load_10 = load i4 %pArray_addr_5" [src/aes.cpp:189]   --->   Operation 69 'load' 'pArray_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 70 [1/2] (0.67ns)   --->   "%pArray_load_15 = load i4 %pArray_addr" [src/aes.cpp:189]   --->   Operation 70 'load' 'pArray_load_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln57_15 = trunc i32 %pArray_load_15" [src/aes.cpp:57]   --->   Operation 71 'trunc' 'trunc_ln57_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln57_21 = zext i8 %trunc_ln57_15" [src/aes.cpp:57]   --->   Operation 72 'zext' 'zext_ln57_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%S_addr_15 = getelementptr i8 %S, i64 0, i64 %zext_ln57_21" [src/aes.cpp:57]   --->   Operation 73 'getelementptr' 'S_addr_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (1.23ns)   --->   "%S_load_15 = load i8 %S_addr_15" [src/aes.cpp:57]   --->   Operation 74 'load' 'S_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 3 <SV = 2> <Delay = 4.12>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i8 %trunc_ln57" [src/aes.cpp:57]   --->   Operation 75 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%S_addr = getelementptr i8 %S, i64 0, i64 %zext_ln57" [src/aes.cpp:57]   --->   Operation 76 'getelementptr' 'S_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (1.23ns)   --->   "%S_load = load i8 %S_addr" [src/aes.cpp:57]   --->   Operation 77 'load' 'S_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 78 [2/2] (0.67ns)   --->   "%pArray_load_3 = load i4 %pArray_addr_12" [src/aes.cpp:189]   --->   Operation 78 'load' 'pArray_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 79 [1/2] (0.67ns)   --->   "%pArray_load_5 = load i4 %pArray_addr_10" [src/aes.cpp:189]   --->   Operation 79 'load' 'pArray_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln57_5 = trunc i32 %pArray_load_5" [src/aes.cpp:57]   --->   Operation 80 'trunc' 'trunc_ln57_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/2] (0.67ns)   --->   "%pArray_load_10 = load i4 %pArray_addr_5" [src/aes.cpp:189]   --->   Operation 81 'load' 'pArray_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln57_10 = trunc i32 %pArray_load_10" [src/aes.cpp:57]   --->   Operation 82 'trunc' 'trunc_ln57_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [2/2] (0.67ns)   --->   "%pArray_load_14 = load i4 %pArray_addr_1" [src/aes.cpp:189]   --->   Operation 83 'load' 'pArray_load_14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 84 [1/2] (1.23ns)   --->   "%S_load_15 = load i8 %S_addr_15" [src/aes.cpp:57]   --->   Operation 84 'load' 'S_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%S_load_19_cast = zext i8 %S_load_15" [src/aes.cpp:57]   --->   Operation 85 'zext' 'S_load_19_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (2.88ns)   --->   "%tmp_4 = call i32 @GFMul, i4 1, i32 %S_load_19_cast" [src/aes.cpp:296]   --->   Operation 86 'call' 'tmp_4' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 87 [1/1] (2.88ns)   --->   "%tmp_11_2 = call i32 @GFMul, i4 3, i32 %S_load_19_cast" [src/aes.cpp:296]   --->   Operation 87 'call' 'tmp_11_2' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 88 [1/1] (2.88ns)   --->   "%tmp_11_3 = call i32 @GFMul, i4 2, i32 %S_load_19_cast" [src/aes.cpp:296]   --->   Operation 88 'call' 'tmp_11_3' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.12>
ST_4 : Operation 89 [1/2] (1.23ns)   --->   "%S_load = load i8 %S_addr" [src/aes.cpp:57]   --->   Operation 89 'load' 'S_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%S_load_4_cast = zext i8 %S_load" [src/aes.cpp:57]   --->   Operation 90 'zext' 'S_load_4_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/2] (0.67ns)   --->   "%pArray_load_3 = load i4 %pArray_addr_12" [src/aes.cpp:189]   --->   Operation 91 'load' 'pArray_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln57_3 = trunc i32 %pArray_load_3" [src/aes.cpp:57]   --->   Operation 92 'trunc' 'trunc_ln57_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [2/2] (0.67ns)   --->   "%pArray_load_4 = load i4 %pArray_addr_11" [src/aes.cpp:189]   --->   Operation 93 'load' 'pArray_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 94 [2/2] (0.67ns)   --->   "%pArray_load_9 = load i4 %pArray_addr_6" [src/aes.cpp:189]   --->   Operation 94 'load' 'pArray_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln57_16 = zext i8 %trunc_ln57_10" [src/aes.cpp:57]   --->   Operation 95 'zext' 'zext_ln57_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%S_addr_10 = getelementptr i8 %S, i64 0, i64 %zext_ln57_16" [src/aes.cpp:57]   --->   Operation 96 'getelementptr' 'S_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [2/2] (1.23ns)   --->   "%S_load_10 = load i8 %S_addr_10" [src/aes.cpp:57]   --->   Operation 97 'load' 'S_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 98 [1/2] (0.67ns)   --->   "%pArray_load_14 = load i4 %pArray_addr_1" [src/aes.cpp:189]   --->   Operation 98 'load' 'pArray_load_14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln57_14 = trunc i32 %pArray_load_14" [src/aes.cpp:57]   --->   Operation 99 'trunc' 'trunc_ln57_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (2.88ns)   --->   "%tmp = call i32 @GFMul, i4 2, i32 %S_load_4_cast" [src/aes.cpp:295]   --->   Operation 100 'call' 'tmp' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 101 [1/1] (2.88ns)   --->   "%tmp_1 = call i32 @GFMul, i4 1, i32 %S_load_4_cast" [src/aes.cpp:295]   --->   Operation 101 'call' 'tmp_1' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 102 [1/1] (2.88ns)   --->   "%tmp_3 = call i32 @GFMul, i4 3, i32 %S_load_4_cast" [src/aes.cpp:295]   --->   Operation 102 'call' 'tmp_3' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.12>
ST_5 : Operation 103 [2/2] (0.67ns)   --->   "%pArray_load_2 = load i4 %pArray_addr_13" [src/aes.cpp:189]   --->   Operation 103 'load' 'pArray_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 104 [1/2] (0.67ns)   --->   "%pArray_load_4 = load i4 %pArray_addr_11" [src/aes.cpp:189]   --->   Operation 104 'load' 'pArray_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln57_4 = trunc i32 %pArray_load_4" [src/aes.cpp:57]   --->   Operation 105 'trunc' 'trunc_ln57_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln57_11 = zext i8 %trunc_ln57_5" [src/aes.cpp:57]   --->   Operation 106 'zext' 'zext_ln57_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%S_addr_5 = getelementptr i8 %S, i64 0, i64 %zext_ln57_11" [src/aes.cpp:57]   --->   Operation 107 'getelementptr' 'S_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [2/2] (1.23ns)   --->   "%S_load_5 = load i8 %S_addr_5" [src/aes.cpp:57]   --->   Operation 108 'load' 'S_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 109 [1/2] (0.67ns)   --->   "%pArray_load_9 = load i4 %pArray_addr_6" [src/aes.cpp:189]   --->   Operation 109 'load' 'pArray_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln57_9 = trunc i32 %pArray_load_9" [src/aes.cpp:57]   --->   Operation 110 'trunc' 'trunc_ln57_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/2] (1.23ns)   --->   "%S_load_10 = load i8 %S_addr_10" [src/aes.cpp:57]   --->   Operation 111 'load' 'S_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%S_load_14_cast = zext i8 %S_load_10" [src/aes.cpp:57]   --->   Operation 112 'zext' 'S_load_14_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [2/2] (0.67ns)   --->   "%pArray_load_13 = load i4 %pArray_addr_2" [src/aes.cpp:189]   --->   Operation 113 'load' 'pArray_load_13' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 114 [1/1] (2.88ns)   --->   "%tmp_2 = call i32 @GFMul, i4 1, i32 %S_load_14_cast" [src/aes.cpp:296]   --->   Operation 114 'call' 'tmp_2' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 115 [1/1] (2.88ns)   --->   "%tmp_10_1 = call i32 @GFMul, i4 3, i32 %S_load_14_cast" [src/aes.cpp:296]   --->   Operation 115 'call' 'tmp_10_1' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 116 [1/1] (2.88ns)   --->   "%tmp_10_2 = call i32 @GFMul, i4 2, i32 %S_load_14_cast" [src/aes.cpp:296]   --->   Operation 116 'call' 'tmp_10_2' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 117 [1/2] (0.67ns)   --->   "%pArray_load_2 = load i4 %pArray_addr_13" [src/aes.cpp:189]   --->   Operation 117 'load' 'pArray_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln57_2 = trunc i32 %pArray_load_2" [src/aes.cpp:57]   --->   Operation 118 'trunc' 'trunc_ln57_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/2] (1.23ns)   --->   "%S_load_5 = load i8 %S_addr_5" [src/aes.cpp:57]   --->   Operation 119 'load' 'S_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%S_load_9_cast = zext i8 %S_load_5" [src/aes.cpp:57]   --->   Operation 120 'zext' 'S_load_9_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [2/2] (0.67ns)   --->   "%pArray_load_8 = load i4 %pArray_addr_7" [src/aes.cpp:189]   --->   Operation 121 'load' 'pArray_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 122 [2/2] (0.67ns)   --->   "%pArray_load_12 = load i4 %pArray_addr_3" [src/aes.cpp:189]   --->   Operation 122 'load' 'pArray_load_12' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 123 [1/2] (0.67ns)   --->   "%pArray_load_13 = load i4 %pArray_addr_2" [src/aes.cpp:189]   --->   Operation 123 'load' 'pArray_load_13' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln57_13 = trunc i32 %pArray_load_13" [src/aes.cpp:57]   --->   Operation 124 'trunc' 'trunc_ln57_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln57_20 = zext i8 %trunc_ln57_14" [src/aes.cpp:57]   --->   Operation 125 'zext' 'zext_ln57_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%S_addr_14 = getelementptr i8 %S, i64 0, i64 %zext_ln57_20" [src/aes.cpp:57]   --->   Operation 126 'getelementptr' 'S_addr_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [2/2] (1.23ns)   --->   "%S_load_14 = load i8 %S_addr_14" [src/aes.cpp:57]   --->   Operation 127 'load' 'S_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 128 [1/1] (2.88ns)   --->   "%tmp_s = call i32 @GFMul, i4 3, i32 %S_load_9_cast" [src/aes.cpp:295]   --->   Operation 128 'call' 'tmp_s' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node xor_ln296_1)   --->   "%xor_ln296 = xor i32 %tmp_s, i32 %tmp" [src/aes.cpp:296]   --->   Operation 129 'xor' 'xor_ln296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln296_1)   --->   "%xor_ln296_2 = xor i32 %tmp_2, i32 %tmp_4" [src/aes.cpp:296]   --->   Operation 130 'xor' 'xor_ln296_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln296_1 = xor i32 %xor_ln296_2, i32 %xor_ln296" [src/aes.cpp:296]   --->   Operation 131 'xor' 'xor_ln296_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (2.88ns)   --->   "%tmp_1_129 = call i32 @GFMul, i4 2, i32 %S_load_9_cast" [src/aes.cpp:295]   --->   Operation 132 'call' 'tmp_1_129' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node xor_ln296_9)   --->   "%xor_ln296_16 = xor i32 %tmp_1_129, i32 %tmp_1" [src/aes.cpp:296]   --->   Operation 133 'xor' 'xor_ln296_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node xor_ln296_9)   --->   "%xor_ln296_18 = xor i32 %tmp_10_1, i32 %tmp_4" [src/aes.cpp:296]   --->   Operation 134 'xor' 'xor_ln296_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln296_9 = xor i32 %xor_ln296_18, i32 %xor_ln296_16" [src/aes.cpp:296]   --->   Operation 135 'xor' 'xor_ln296_9' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (2.88ns)   --->   "%tmp_2_133 = call i32 @GFMul, i4 1, i32 %S_load_9_cast" [src/aes.cpp:295]   --->   Operation 136 'call' 'tmp_2_133' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node xor_ln296_17)   --->   "%xor_ln296_32 = xor i32 %tmp_2_133, i32 %tmp_1" [src/aes.cpp:296]   --->   Operation 137 'xor' 'xor_ln296_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node xor_ln296_17)   --->   "%xor_ln296_33 = xor i32 %tmp_10_2, i32 %tmp_11_2" [src/aes.cpp:296]   --->   Operation 138 'xor' 'xor_ln296_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln296_17 = xor i32 %xor_ln296_33, i32 %xor_ln296_32" [src/aes.cpp:296]   --->   Operation 139 'xor' 'xor_ln296_17' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.67ns)   --->   "%store_ln295 = store i32 %xor_ln296_17, i4 %pArray_addr_7" [src/aes.cpp:295]   --->   Operation 140 'store' 'store_ln295' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node xor_ln296_25)   --->   "%xor_ln296_40 = xor i32 %tmp_2_133, i32 %tmp_3" [src/aes.cpp:296]   --->   Operation 141 'xor' 'xor_ln296_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node xor_ln296_25)   --->   "%xor_ln296_41 = xor i32 %tmp_2, i32 %tmp_11_3" [src/aes.cpp:296]   --->   Operation 142 'xor' 'xor_ln296_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln296_25 = xor i32 %xor_ln296_41, i32 %xor_ln296_40" [src/aes.cpp:296]   --->   Operation 143 'xor' 'xor_ln296_25' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.67ns)   --->   "%store_ln295 = store i32 %xor_ln296_25, i4 %pArray_addr_3" [src/aes.cpp:295]   --->   Operation 144 'store' 'store_ln295' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 4.12>
ST_7 : Operation 145 [2/2] (0.67ns)   --->   "%pArray_load_1 = load i4 %pArray_addr_14" [src/aes.cpp:189]   --->   Operation 145 'load' 'pArray_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln57_9 = zext i8 %trunc_ln57_3" [src/aes.cpp:57]   --->   Operation 146 'zext' 'zext_ln57_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%S_addr_3 = getelementptr i8 %S, i64 0, i64 %zext_ln57_9" [src/aes.cpp:57]   --->   Operation 147 'getelementptr' 'S_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [2/2] (1.23ns)   --->   "%S_load_3 = load i8 %S_addr_3" [src/aes.cpp:57]   --->   Operation 148 'load' 'S_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 149 [2/2] (0.67ns)   --->   "%pArray_load_7 = load i4 %pArray_addr_8" [src/aes.cpp:189]   --->   Operation 149 'load' 'pArray_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 150 [1/2] (0.67ns)   --->   "%pArray_load_8 = load i4 %pArray_addr_7" [src/aes.cpp:189]   --->   Operation 150 'load' 'pArray_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln57_8 = trunc i32 %pArray_load_8" [src/aes.cpp:57]   --->   Operation 151 'trunc' 'trunc_ln57_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/2] (0.67ns)   --->   "%pArray_load_12 = load i4 %pArray_addr_3" [src/aes.cpp:189]   --->   Operation 152 'load' 'pArray_load_12' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln57_12 = trunc i32 %pArray_load_12" [src/aes.cpp:57]   --->   Operation 153 'trunc' 'trunc_ln57_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/2] (1.23ns)   --->   "%S_load_14 = load i8 %S_addr_14" [src/aes.cpp:57]   --->   Operation 154 'load' 'S_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%S_load_18_cast = zext i8 %S_load_14" [src/aes.cpp:57]   --->   Operation 155 'zext' 'S_load_18_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (2.88ns)   --->   "%tmp_11_0_3 = call i32 @GFMul, i4 1, i32 %S_load_18_cast" [src/aes.cpp:296]   --->   Operation 156 'call' 'tmp_11_0_3' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 157 [1/1] (2.88ns)   --->   "%tmp_11_2_3 = call i32 @GFMul, i4 3, i32 %S_load_18_cast" [src/aes.cpp:296]   --->   Operation 157 'call' 'tmp_11_2_3' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 158 [1/1] (2.88ns)   --->   "%tmp_11_3_3 = call i32 @GFMul, i4 2, i32 %S_load_18_cast" [src/aes.cpp:296]   --->   Operation 158 'call' 'tmp_11_3_3' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.12>
ST_8 : Operation 159 [1/2] (0.67ns)   --->   "%pArray_load_1 = load i4 %pArray_addr_14" [src/aes.cpp:189]   --->   Operation 159 'load' 'pArray_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln57_1 = trunc i32 %pArray_load_1" [src/aes.cpp:57]   --->   Operation 160 'trunc' 'trunc_ln57_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/2] (1.23ns)   --->   "%S_load_3 = load i8 %S_addr_3" [src/aes.cpp:57]   --->   Operation 161 'load' 'S_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%S_load_7_cast = zext i8 %S_load_3" [src/aes.cpp:57]   --->   Operation 162 'zext' 'S_load_7_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [2/2] (0.67ns)   --->   "%pArray_load_6 = load i4 %pArray_addr_9" [src/aes.cpp:189]   --->   Operation 163 'load' 'pArray_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 164 [1/2] (0.67ns)   --->   "%pArray_load_7 = load i4 %pArray_addr_8" [src/aes.cpp:189]   --->   Operation 164 'load' 'pArray_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln57_7 = trunc i32 %pArray_load_7" [src/aes.cpp:57]   --->   Operation 165 'trunc' 'trunc_ln57_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln57_15 = zext i8 %trunc_ln57_9" [src/aes.cpp:57]   --->   Operation 166 'zext' 'zext_ln57_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%S_addr_9 = getelementptr i8 %S, i64 0, i64 %zext_ln57_15" [src/aes.cpp:57]   --->   Operation 167 'getelementptr' 'S_addr_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [2/2] (1.23ns)   --->   "%S_load_9 = load i8 %S_addr_9" [src/aes.cpp:57]   --->   Operation 168 'load' 'S_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 169 [2/2] (0.67ns)   --->   "%pArray_load_11 = load i4 %pArray_addr_4" [src/aes.cpp:189]   --->   Operation 169 'load' 'pArray_load_11' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 170 [1/1] (2.88ns)   --->   "%tmp_0_3 = call i32 @GFMul, i4 2, i32 %S_load_7_cast" [src/aes.cpp:295]   --->   Operation 170 'call' 'tmp_0_3' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 171 [1/1] (2.88ns)   --->   "%tmp_1_3 = call i32 @GFMul, i4 1, i32 %S_load_7_cast" [src/aes.cpp:295]   --->   Operation 171 'call' 'tmp_1_3' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 172 [1/1] (2.88ns)   --->   "%tmp_3_3 = call i32 @GFMul, i4 3, i32 %S_load_7_cast" [src/aes.cpp:295]   --->   Operation 172 'call' 'tmp_3_3' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.12>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln57_10 = zext i8 %trunc_ln57_4" [src/aes.cpp:57]   --->   Operation 173 'zext' 'zext_ln57_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%S_addr_4 = getelementptr i8 %S, i64 0, i64 %zext_ln57_10" [src/aes.cpp:57]   --->   Operation 174 'getelementptr' 'S_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 175 [2/2] (1.23ns)   --->   "%S_load_4 = load i8 %S_addr_4" [src/aes.cpp:57]   --->   Operation 175 'load' 'S_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 176 [1/2] (0.67ns)   --->   "%pArray_load_6 = load i4 %pArray_addr_9" [src/aes.cpp:189]   --->   Operation 176 'load' 'pArray_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln57_6 = trunc i32 %pArray_load_6" [src/aes.cpp:57]   --->   Operation 177 'trunc' 'trunc_ln57_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 178 [1/2] (1.23ns)   --->   "%S_load_9 = load i8 %S_addr_9" [src/aes.cpp:57]   --->   Operation 178 'load' 'S_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%S_load_13_cast = zext i8 %S_load_9" [src/aes.cpp:57]   --->   Operation 179 'zext' 'S_load_13_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 180 [1/2] (0.67ns)   --->   "%pArray_load_11 = load i4 %pArray_addr_4" [src/aes.cpp:189]   --->   Operation 180 'load' 'pArray_load_11' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln57_11 = trunc i32 %pArray_load_11" [src/aes.cpp:57]   --->   Operation 181 'trunc' 'trunc_ln57_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.67ns)   --->   "%store_ln295 = store i32 %xor_ln296_1, i4 %pArray_addr_15" [src/aes.cpp:295]   --->   Operation 182 'store' 'store_ln295' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 183 [1/1] (2.88ns)   --->   "%tmp_10_0_3 = call i32 @GFMul, i4 1, i32 %S_load_13_cast" [src/aes.cpp:296]   --->   Operation 183 'call' 'tmp_10_0_3' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 184 [1/1] (0.67ns)   --->   "%store_ln295 = store i32 %xor_ln296_9, i4 %pArray_addr_11" [src/aes.cpp:295]   --->   Operation 184 'store' 'store_ln295' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 185 [1/1] (2.88ns)   --->   "%tmp_10_1_3 = call i32 @GFMul, i4 3, i32 %S_load_13_cast" [src/aes.cpp:296]   --->   Operation 185 'call' 'tmp_10_1_3' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 186 [1/1] (2.88ns)   --->   "%tmp_10_2_3 = call i32 @GFMul, i4 2, i32 %S_load_13_cast" [src/aes.cpp:296]   --->   Operation 186 'call' 'tmp_10_2_3' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 5.14>
ST_10 : Operation 187 [1/2] (1.23ns)   --->   "%S_load_4 = load i8 %S_addr_4" [src/aes.cpp:57]   --->   Operation 187 'load' 'S_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%S_load_8_cast = zext i8 %S_load_4" [src/aes.cpp:57]   --->   Operation 188 'zext' 'S_load_8_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln57_19 = zext i8 %trunc_ln57_13" [src/aes.cpp:57]   --->   Operation 189 'zext' 'zext_ln57_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%S_addr_13 = getelementptr i8 %S, i64 0, i64 %zext_ln57_19" [src/aes.cpp:57]   --->   Operation 190 'getelementptr' 'S_addr_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 191 [2/2] (1.23ns)   --->   "%S_load_13 = load i8 %S_addr_13" [src/aes.cpp:57]   --->   Operation 191 'load' 'S_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 192 [1/1] (2.88ns)   --->   "%tmp_0_3_128 = call i32 @GFMul, i4 3, i32 %S_load_8_cast" [src/aes.cpp:295]   --->   Operation 192 'call' 'tmp_0_3_128' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node xor_ln296_7)   --->   "%xor_ln296_12 = xor i32 %tmp_0_3_128, i32 %tmp_0_3" [src/aes.cpp:296]   --->   Operation 193 'xor' 'xor_ln296_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node xor_ln296_7)   --->   "%xor_ln296_14 = xor i32 %tmp_10_0_3, i32 %tmp_11_0_3" [src/aes.cpp:296]   --->   Operation 194 'xor' 'xor_ln296_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 195 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln296_7 = xor i32 %xor_ln296_14, i32 %xor_ln296_12" [src/aes.cpp:296]   --->   Operation 195 'xor' 'xor_ln296_7' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 196 [1/1] (0.67ns)   --->   "%store_ln295 = store i32 %xor_ln296_7, i4 %pArray_addr_12" [src/aes.cpp:295]   --->   Operation 196 'store' 'store_ln295' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 197 [1/1] (2.88ns)   --->   "%tmp_1_3_132 = call i32 @GFMul, i4 2, i32 %S_load_8_cast" [src/aes.cpp:295]   --->   Operation 197 'call' 'tmp_1_3_132' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node xor_ln296_15)   --->   "%xor_ln296_28 = xor i32 %tmp_1_3_132, i32 %tmp_1_3" [src/aes.cpp:296]   --->   Operation 198 'xor' 'xor_ln296_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node xor_ln296_15)   --->   "%xor_ln296_30 = xor i32 %tmp_10_1_3, i32 %tmp_11_0_3" [src/aes.cpp:296]   --->   Operation 199 'xor' 'xor_ln296_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 200 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln296_15 = xor i32 %xor_ln296_30, i32 %xor_ln296_28" [src/aes.cpp:296]   --->   Operation 200 'xor' 'xor_ln296_15' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [1/1] (2.88ns)   --->   "%tmp_2_3 = call i32 @GFMul, i4 1, i32 %S_load_8_cast" [src/aes.cpp:295]   --->   Operation 201 'call' 'tmp_2_3' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node xor_ln296_23)   --->   "%xor_ln296_38 = xor i32 %tmp_2_3, i32 %tmp_1_3" [src/aes.cpp:296]   --->   Operation 202 'xor' 'xor_ln296_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node xor_ln296_23)   --->   "%xor_ln296_39 = xor i32 %tmp_10_2_3, i32 %tmp_11_2_3" [src/aes.cpp:296]   --->   Operation 203 'xor' 'xor_ln296_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln296_23 = xor i32 %xor_ln296_39, i32 %xor_ln296_38" [src/aes.cpp:296]   --->   Operation 204 'xor' 'xor_ln296_23' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 205 [1/1] (0.67ns)   --->   "%store_ln295 = store i32 %xor_ln296_23, i4 %pArray_addr_4" [src/aes.cpp:295]   --->   Operation 205 'store' 'store_ln295' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node xor_ln296_31)   --->   "%xor_ln296_46 = xor i32 %tmp_2_3, i32 %tmp_3_3" [src/aes.cpp:296]   --->   Operation 206 'xor' 'xor_ln296_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node xor_ln296_31)   --->   "%xor_ln296_47 = xor i32 %tmp_10_0_3, i32 %tmp_11_3_3" [src/aes.cpp:296]   --->   Operation 207 'xor' 'xor_ln296_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 208 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln296_31 = xor i32 %xor_ln296_47, i32 %xor_ln296_46" [src/aes.cpp:296]   --->   Operation 208 'xor' 'xor_ln296_31' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.12>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln57_8 = zext i8 %trunc_ln57_2" [src/aes.cpp:57]   --->   Operation 209 'zext' 'zext_ln57_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%S_addr_2 = getelementptr i8 %S, i64 0, i64 %zext_ln57_8" [src/aes.cpp:57]   --->   Operation 210 'getelementptr' 'S_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 211 [2/2] (1.23ns)   --->   "%S_load_2 = load i8 %S_addr_2" [src/aes.cpp:57]   --->   Operation 211 'load' 'S_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 212 [1/2] (1.23ns)   --->   "%S_load_13 = load i8 %S_addr_13" [src/aes.cpp:57]   --->   Operation 212 'load' 'S_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%S_load_17_cast = zext i8 %S_load_13" [src/aes.cpp:57]   --->   Operation 213 'zext' 'S_load_17_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (2.88ns)   --->   "%tmp_11_0_2 = call i32 @GFMul, i4 1, i32 %S_load_17_cast" [src/aes.cpp:296]   --->   Operation 214 'call' 'tmp_11_0_2' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 215 [1/1] (0.67ns)   --->   "%store_ln295 = store i32 %xor_ln296_15, i4 %pArray_addr_8" [src/aes.cpp:295]   --->   Operation 215 'store' 'store_ln295' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 216 [1/1] (2.88ns)   --->   "%tmp_11_2_2 = call i32 @GFMul, i4 3, i32 %S_load_17_cast" [src/aes.cpp:296]   --->   Operation 216 'call' 'tmp_11_2_2' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 217 [1/1] (2.88ns)   --->   "%tmp_11_3_2 = call i32 @GFMul, i4 2, i32 %S_load_17_cast" [src/aes.cpp:296]   --->   Operation 217 'call' 'tmp_11_3_2' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 218 [1/1] (0.67ns)   --->   "%store_ln295 = store i32 %xor_ln296_31, i4 %pArray_addr" [src/aes.cpp:295]   --->   Operation 218 'store' 'store_ln295' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 12 <SV = 11> <Delay = 4.12>
ST_12 : Operation 219 [1/2] (1.23ns)   --->   "%S_load_2 = load i8 %S_addr_2" [src/aes.cpp:57]   --->   Operation 219 'load' 'S_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 220 [1/1] (0.00ns)   --->   "%S_load_6_cast = zext i8 %S_load_2" [src/aes.cpp:57]   --->   Operation 220 'zext' 'S_load_6_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln57_14 = zext i8 %trunc_ln57_8" [src/aes.cpp:57]   --->   Operation 221 'zext' 'zext_ln57_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 222 [1/1] (0.00ns)   --->   "%S_addr_8 = getelementptr i8 %S, i64 0, i64 %zext_ln57_14" [src/aes.cpp:57]   --->   Operation 222 'getelementptr' 'S_addr_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 223 [2/2] (1.23ns)   --->   "%S_load_8 = load i8 %S_addr_8" [src/aes.cpp:57]   --->   Operation 223 'load' 'S_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 224 [1/1] (2.88ns)   --->   "%tmp_0_2 = call i32 @GFMul, i4 2, i32 %S_load_6_cast" [src/aes.cpp:295]   --->   Operation 224 'call' 'tmp_0_2' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 225 [1/1] (2.88ns)   --->   "%tmp_1_2 = call i32 @GFMul, i4 1, i32 %S_load_6_cast" [src/aes.cpp:295]   --->   Operation 225 'call' 'tmp_1_2' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 226 [1/1] (2.88ns)   --->   "%tmp_3_2 = call i32 @GFMul, i4 3, i32 %S_load_6_cast" [src/aes.cpp:295]   --->   Operation 226 'call' 'tmp_3_2' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 4.12>
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln57_13 = zext i8 %trunc_ln57_7" [src/aes.cpp:57]   --->   Operation 227 'zext' 'zext_ln57_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%S_addr_7 = getelementptr i8 %S, i64 0, i64 %zext_ln57_13" [src/aes.cpp:57]   --->   Operation 228 'getelementptr' 'S_addr_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 229 [2/2] (1.23ns)   --->   "%S_load_7 = load i8 %S_addr_7" [src/aes.cpp:57]   --->   Operation 229 'load' 'S_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 230 [1/2] (1.23ns)   --->   "%S_load_8 = load i8 %S_addr_8" [src/aes.cpp:57]   --->   Operation 230 'load' 'S_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%S_load_12_cast = zext i8 %S_load_8" [src/aes.cpp:57]   --->   Operation 231 'zext' 'S_load_12_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 232 [1/1] (2.88ns)   --->   "%tmp_10_0_2 = call i32 @GFMul, i4 1, i32 %S_load_12_cast" [src/aes.cpp:296]   --->   Operation 232 'call' 'tmp_10_0_2' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 233 [1/1] (2.88ns)   --->   "%tmp_10_1_2 = call i32 @GFMul, i4 3, i32 %S_load_12_cast" [src/aes.cpp:296]   --->   Operation 233 'call' 'tmp_10_1_2' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 234 [1/1] (2.88ns)   --->   "%tmp_10_2_2 = call i32 @GFMul, i4 2, i32 %S_load_12_cast" [src/aes.cpp:296]   --->   Operation 234 'call' 'tmp_10_2_2' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 5.14>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln57_7 = zext i8 %trunc_ln57_1" [src/aes.cpp:57]   --->   Operation 235 'zext' 'zext_ln57_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 236 [1/1] (0.00ns)   --->   "%S_addr_1 = getelementptr i8 %S, i64 0, i64 %zext_ln57_7" [src/aes.cpp:57]   --->   Operation 236 'getelementptr' 'S_addr_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 237 [2/2] (1.23ns)   --->   "%S_load_1 = load i8 %S_addr_1" [src/aes.cpp:57]   --->   Operation 237 'load' 'S_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 238 [1/2] (1.23ns)   --->   "%S_load_7 = load i8 %S_addr_7" [src/aes.cpp:57]   --->   Operation 238 'load' 'S_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 239 [1/1] (0.00ns)   --->   "%S_load_11_cast = zext i8 %S_load_7" [src/aes.cpp:57]   --->   Operation 239 'zext' 'S_load_11_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 240 [1/1] (2.88ns)   --->   "%tmp_0_2_127 = call i32 @GFMul, i4 3, i32 %S_load_11_cast" [src/aes.cpp:295]   --->   Operation 240 'call' 'tmp_0_2_127' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node xor_ln296_5)   --->   "%xor_ln296_8 = xor i32 %tmp_0_2_127, i32 %tmp_0_2" [src/aes.cpp:296]   --->   Operation 241 'xor' 'xor_ln296_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node xor_ln296_5)   --->   "%xor_ln296_10 = xor i32 %tmp_10_0_2, i32 %tmp_11_0_2" [src/aes.cpp:296]   --->   Operation 242 'xor' 'xor_ln296_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 243 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln296_5 = xor i32 %xor_ln296_10, i32 %xor_ln296_8" [src/aes.cpp:296]   --->   Operation 243 'xor' 'xor_ln296_5' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 244 [1/1] (0.67ns)   --->   "%store_ln295 = store i32 %xor_ln296_5, i4 %pArray_addr_13" [src/aes.cpp:295]   --->   Operation 244 'store' 'store_ln295' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 245 [1/1] (2.88ns)   --->   "%tmp_1_2_131 = call i32 @GFMul, i4 2, i32 %S_load_11_cast" [src/aes.cpp:295]   --->   Operation 245 'call' 'tmp_1_2_131' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node xor_ln296_13)   --->   "%xor_ln296_24 = xor i32 %tmp_1_2_131, i32 %tmp_1_2" [src/aes.cpp:296]   --->   Operation 246 'xor' 'xor_ln296_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node xor_ln296_13)   --->   "%xor_ln296_26 = xor i32 %tmp_10_1_2, i32 %tmp_11_0_2" [src/aes.cpp:296]   --->   Operation 247 'xor' 'xor_ln296_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 248 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln296_13 = xor i32 %xor_ln296_26, i32 %xor_ln296_24" [src/aes.cpp:296]   --->   Operation 248 'xor' 'xor_ln296_13' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 249 [1/1] (2.88ns)   --->   "%tmp_2_2 = call i32 @GFMul, i4 1, i32 %S_load_11_cast" [src/aes.cpp:295]   --->   Operation 249 'call' 'tmp_2_2' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node xor_ln296_21)   --->   "%xor_ln296_36 = xor i32 %tmp_2_2, i32 %tmp_1_2" [src/aes.cpp:296]   --->   Operation 250 'xor' 'xor_ln296_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node xor_ln296_21)   --->   "%xor_ln296_37 = xor i32 %tmp_10_2_2, i32 %tmp_11_2_2" [src/aes.cpp:296]   --->   Operation 251 'xor' 'xor_ln296_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 252 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln296_21 = xor i32 %xor_ln296_37, i32 %xor_ln296_36" [src/aes.cpp:296]   --->   Operation 252 'xor' 'xor_ln296_21' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 253 [1/1] (0.67ns)   --->   "%store_ln295 = store i32 %xor_ln296_21, i4 %pArray_addr_5" [src/aes.cpp:295]   --->   Operation 253 'store' 'store_ln295' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node xor_ln296_29)   --->   "%xor_ln296_44 = xor i32 %tmp_2_2, i32 %tmp_3_2" [src/aes.cpp:296]   --->   Operation 254 'xor' 'xor_ln296_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node xor_ln296_29)   --->   "%xor_ln296_45 = xor i32 %tmp_10_0_2, i32 %tmp_11_3_2" [src/aes.cpp:296]   --->   Operation 255 'xor' 'xor_ln296_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 256 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln296_29 = xor i32 %xor_ln296_45, i32 %xor_ln296_44" [src/aes.cpp:296]   --->   Operation 256 'xor' 'xor_ln296_29' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.12>
ST_15 : Operation 257 [1/2] (1.23ns)   --->   "%S_load_1 = load i8 %S_addr_1" [src/aes.cpp:57]   --->   Operation 257 'load' 'S_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "%S_load_5_cast = zext i8 %S_load_1" [src/aes.cpp:57]   --->   Operation 258 'zext' 'S_load_5_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln57_12 = zext i8 %trunc_ln57_6" [src/aes.cpp:57]   --->   Operation 259 'zext' 'zext_ln57_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 260 [1/1] (0.00ns)   --->   "%S_addr_6 = getelementptr i8 %S, i64 0, i64 %zext_ln57_12" [src/aes.cpp:57]   --->   Operation 260 'getelementptr' 'S_addr_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 261 [2/2] (1.23ns)   --->   "%S_load_6 = load i8 %S_addr_6" [src/aes.cpp:57]   --->   Operation 261 'load' 'S_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 262 [1/1] (2.88ns)   --->   "%tmp_0_1 = call i32 @GFMul, i4 2, i32 %S_load_5_cast" [src/aes.cpp:295]   --->   Operation 262 'call' 'tmp_0_1' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 263 [1/1] (2.88ns)   --->   "%tmp_1_1 = call i32 @GFMul, i4 1, i32 %S_load_5_cast" [src/aes.cpp:295]   --->   Operation 263 'call' 'tmp_1_1' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 264 [1/1] (0.67ns)   --->   "%store_ln295 = store i32 %xor_ln296_13, i4 %pArray_addr_9" [src/aes.cpp:295]   --->   Operation 264 'store' 'store_ln295' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 265 [1/1] (2.88ns)   --->   "%tmp_3_1 = call i32 @GFMul, i4 3, i32 %S_load_5_cast" [src/aes.cpp:295]   --->   Operation 265 'call' 'tmp_3_1' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 266 [1/1] (0.67ns)   --->   "%store_ln295 = store i32 %xor_ln296_29, i4 %pArray_addr_1" [src/aes.cpp:295]   --->   Operation 266 'store' 'store_ln295' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 16 <SV = 15> <Delay = 4.12>
ST_16 : Operation 267 [1/2] (1.23ns)   --->   "%S_load_6 = load i8 %S_addr_6" [src/aes.cpp:57]   --->   Operation 267 'load' 'S_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 268 [1/1] (0.00ns)   --->   "%S_load_10_cast = zext i8 %S_load_6" [src/aes.cpp:57]   --->   Operation 268 'zext' 'S_load_10_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln57_17 = zext i8 %trunc_ln57_11" [src/aes.cpp:57]   --->   Operation 269 'zext' 'zext_ln57_17' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 270 [1/1] (0.00ns)   --->   "%S_addr_11 = getelementptr i8 %S, i64 0, i64 %zext_ln57_17" [src/aes.cpp:57]   --->   Operation 270 'getelementptr' 'S_addr_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 271 [2/2] (1.23ns)   --->   "%S_load_11 = load i8 %S_addr_11" [src/aes.cpp:57]   --->   Operation 271 'load' 'S_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 272 [1/1] (2.88ns)   --->   "%tmp_0_1_126 = call i32 @GFMul, i4 3, i32 %S_load_10_cast" [src/aes.cpp:295]   --->   Operation 272 'call' 'tmp_0_1_126' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 273 [1/1] (2.88ns)   --->   "%tmp_1_1_130 = call i32 @GFMul, i4 2, i32 %S_load_10_cast" [src/aes.cpp:295]   --->   Operation 273 'call' 'tmp_1_1_130' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 274 [1/1] (2.88ns)   --->   "%tmp_2_1 = call i32 @GFMul, i4 1, i32 %S_load_10_cast" [src/aes.cpp:295]   --->   Operation 274 'call' 'tmp_2_1' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 4.12>
ST_17 : Operation 275 [1/2] (1.23ns)   --->   "%S_load_11 = load i8 %S_addr_11" [src/aes.cpp:57]   --->   Operation 275 'load' 'S_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 276 [1/1] (0.00ns)   --->   "%S_load_15_cast = zext i8 %S_load_11" [src/aes.cpp:57]   --->   Operation 276 'zext' 'S_load_15_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln57_18 = zext i8 %trunc_ln57_12" [src/aes.cpp:57]   --->   Operation 277 'zext' 'zext_ln57_18' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 278 [1/1] (0.00ns)   --->   "%S_addr_12 = getelementptr i8 %S, i64 0, i64 %zext_ln57_18" [src/aes.cpp:57]   --->   Operation 278 'getelementptr' 'S_addr_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 279 [2/2] (1.23ns)   --->   "%S_load_12 = load i8 %S_addr_12" [src/aes.cpp:57]   --->   Operation 279 'load' 'S_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 280 [1/1] (2.88ns)   --->   "%tmp_10_0_1 = call i32 @GFMul, i4 1, i32 %S_load_15_cast" [src/aes.cpp:296]   --->   Operation 280 'call' 'tmp_10_0_1' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 281 [1/1] (2.88ns)   --->   "%tmp_10_1_1 = call i32 @GFMul, i4 3, i32 %S_load_15_cast" [src/aes.cpp:296]   --->   Operation 281 'call' 'tmp_10_1_1' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 282 [1/1] (2.88ns)   --->   "%tmp_10_2_1 = call i32 @GFMul, i4 2, i32 %S_load_15_cast" [src/aes.cpp:296]   --->   Operation 282 'call' 'tmp_10_2_1' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 5.14>
ST_18 : Operation 283 [1/2] (1.23ns)   --->   "%S_load_12 = load i8 %S_addr_12" [src/aes.cpp:57]   --->   Operation 283 'load' 'S_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 284 [1/1] (0.00ns)   --->   "%S_load_16_cast = zext i8 %S_load_12" [src/aes.cpp:57]   --->   Operation 284 'zext' 'S_load_16_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 285 [1/1] (2.88ns)   --->   "%tmp_11_0_1 = call i32 @GFMul, i4 1, i32 %S_load_16_cast" [src/aes.cpp:296]   --->   Operation 285 'call' 'tmp_11_0_1' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node xor_ln296_3)   --->   "%xor_ln296_4 = xor i32 %tmp_0_1_126, i32 %tmp_0_1" [src/aes.cpp:296]   --->   Operation 286 'xor' 'xor_ln296_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node xor_ln296_3)   --->   "%xor_ln296_6 = xor i32 %tmp_11_0_1, i32 %tmp_10_0_1" [src/aes.cpp:296]   --->   Operation 287 'xor' 'xor_ln296_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 288 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln296_3 = xor i32 %xor_ln296_6, i32 %xor_ln296_4" [src/aes.cpp:296]   --->   Operation 288 'xor' 'xor_ln296_3' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 289 [1/1] (0.67ns)   --->   "%store_ln295 = store i32 %xor_ln296_3, i4 %pArray_addr_14" [src/aes.cpp:295]   --->   Operation 289 'store' 'store_ln295' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_18 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln296_11)   --->   "%xor_ln296_20 = xor i32 %tmp_1_1_130, i32 %tmp_1_1" [src/aes.cpp:296]   --->   Operation 290 'xor' 'xor_ln296_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node xor_ln296_11)   --->   "%xor_ln296_22 = xor i32 %tmp_11_0_1, i32 %tmp_10_1_1" [src/aes.cpp:296]   --->   Operation 291 'xor' 'xor_ln296_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 292 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln296_11 = xor i32 %xor_ln296_22, i32 %xor_ln296_20" [src/aes.cpp:296]   --->   Operation 292 'xor' 'xor_ln296_11' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 293 [1/1] (0.67ns)   --->   "%store_ln295 = store i32 %xor_ln296_11, i4 %pArray_addr_10" [src/aes.cpp:295]   --->   Operation 293 'store' 'store_ln295' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_18 : Operation 294 [1/1] (2.88ns)   --->   "%tmp_11_2_1 = call i32 @GFMul, i4 3, i32 %S_load_16_cast" [src/aes.cpp:296]   --->   Operation 294 'call' 'tmp_11_2_1' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node xor_ln296_19)   --->   "%xor_ln296_34 = xor i32 %tmp_2_1, i32 %tmp_1_1" [src/aes.cpp:296]   --->   Operation 295 'xor' 'xor_ln296_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node xor_ln296_19)   --->   "%xor_ln296_35 = xor i32 %tmp_11_2_1, i32 %tmp_10_2_1" [src/aes.cpp:296]   --->   Operation 296 'xor' 'xor_ln296_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 297 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln296_19 = xor i32 %xor_ln296_35, i32 %xor_ln296_34" [src/aes.cpp:296]   --->   Operation 297 'xor' 'xor_ln296_19' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 298 [1/1] (2.88ns)   --->   "%tmp_11_3_1 = call i32 @GFMul, i4 2, i32 %S_load_16_cast" [src/aes.cpp:296]   --->   Operation 298 'call' 'tmp_11_3_1' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node xor_ln296_27)   --->   "%xor_ln296_42 = xor i32 %tmp_2_1, i32 %tmp_3_1" [src/aes.cpp:296]   --->   Operation 299 'xor' 'xor_ln296_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node xor_ln296_27)   --->   "%xor_ln296_43 = xor i32 %tmp_11_3_1, i32 %tmp_10_0_1" [src/aes.cpp:296]   --->   Operation 300 'xor' 'xor_ln296_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 301 [1/1] (0.35ns) (out node of the LUT)   --->   "%xor_ln296_27 = xor i32 %xor_ln296_43, i32 %xor_ln296_42" [src/aes.cpp:296]   --->   Operation 301 'xor' 'xor_ln296_27' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 0.67>
ST_19 : Operation 302 [1/1] (0.67ns)   --->   "%store_ln295 = store i32 %xor_ln296_19, i4 %pArray_addr_6" [src/aes.cpp:295]   --->   Operation 302 'store' 'store_ln295' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_19 : Operation 303 [1/1] (0.67ns)   --->   "%store_ln295 = store i32 %xor_ln296_27, i4 %pArray_addr_2" [src/aes.cpp:295]   --->   Operation 303 'store' 'store_ln295' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 20 <SV = 19> <Delay = 1.23>
ST_20 : Operation 304 [16/16] (1.23ns)   --->   "%call_ln328 = call void @addRoundKey, i32 %pArray, i4 %i, i32 %w" [src/aes.cpp:328]   --->   Operation 304 'call' 'call_ln328' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.58>
ST_21 : Operation 305 [15/16] (1.58ns)   --->   "%call_ln328 = call void @addRoundKey, i32 %pArray, i4 %i, i32 %w" [src/aes.cpp:328]   --->   Operation 305 'call' 'call_ln328' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 1.58>
ST_22 : Operation 306 [14/16] (1.58ns)   --->   "%call_ln328 = call void @addRoundKey, i32 %pArray, i4 %i, i32 %w" [src/aes.cpp:328]   --->   Operation 306 'call' 'call_ln328' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 1.58>
ST_23 : Operation 307 [13/16] (1.58ns)   --->   "%call_ln328 = call void @addRoundKey, i32 %pArray, i4 %i, i32 %w" [src/aes.cpp:328]   --->   Operation 307 'call' 'call_ln328' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 1.58>
ST_24 : Operation 308 [12/16] (1.58ns)   --->   "%call_ln328 = call void @addRoundKey, i32 %pArray, i4 %i, i32 %w" [src/aes.cpp:328]   --->   Operation 308 'call' 'call_ln328' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 1.58>
ST_25 : Operation 309 [11/16] (1.58ns)   --->   "%call_ln328 = call void @addRoundKey, i32 %pArray, i4 %i, i32 %w" [src/aes.cpp:328]   --->   Operation 309 'call' 'call_ln328' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 1.58>
ST_26 : Operation 310 [10/16] (1.58ns)   --->   "%call_ln328 = call void @addRoundKey, i32 %pArray, i4 %i, i32 %w" [src/aes.cpp:328]   --->   Operation 310 'call' 'call_ln328' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 1.58>
ST_27 : Operation 311 [9/16] (1.58ns)   --->   "%call_ln328 = call void @addRoundKey, i32 %pArray, i4 %i, i32 %w" [src/aes.cpp:328]   --->   Operation 311 'call' 'call_ln328' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 1.58>
ST_28 : Operation 312 [8/16] (1.58ns)   --->   "%call_ln328 = call void @addRoundKey, i32 %pArray, i4 %i, i32 %w" [src/aes.cpp:328]   --->   Operation 312 'call' 'call_ln328' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 1.58>
ST_29 : Operation 313 [7/16] (1.58ns)   --->   "%call_ln328 = call void @addRoundKey, i32 %pArray, i4 %i, i32 %w" [src/aes.cpp:328]   --->   Operation 313 'call' 'call_ln328' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 1.58>
ST_30 : Operation 314 [6/16] (1.58ns)   --->   "%call_ln328 = call void @addRoundKey, i32 %pArray, i4 %i, i32 %w" [src/aes.cpp:328]   --->   Operation 314 'call' 'call_ln328' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 1.58>
ST_31 : Operation 315 [5/16] (1.58ns)   --->   "%call_ln328 = call void @addRoundKey, i32 %pArray, i4 %i, i32 %w" [src/aes.cpp:328]   --->   Operation 315 'call' 'call_ln328' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 1.58>
ST_32 : Operation 316 [4/16] (1.58ns)   --->   "%call_ln328 = call void @addRoundKey, i32 %pArray, i4 %i, i32 %w" [src/aes.cpp:328]   --->   Operation 316 'call' 'call_ln328' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 1.58>
ST_33 : Operation 317 [3/16] (1.58ns)   --->   "%call_ln328 = call void @addRoundKey, i32 %pArray, i4 %i, i32 %w" [src/aes.cpp:328]   --->   Operation 317 'call' 'call_ln328' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 1.58>
ST_34 : Operation 318 [2/16] (1.58ns)   --->   "%call_ln328 = call void @addRoundKey, i32 %pArray, i4 %i, i32 %w" [src/aes.cpp:328]   --->   Operation 318 'call' 'call_ln328' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 319 [1/1] (0.00ns)   --->   "%specloopname_ln311 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/aes.cpp:311]   --->   Operation 319 'specloopname' 'specloopname_ln311' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 320 [1/16] (0.00ns)   --->   "%call_ln328 = call void @addRoundKey, i32 %pArray, i4 %i, i32 %w" [src/aes.cpp:328]   --->   Operation 320 'call' 'call_ln328' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 321 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 321 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 10.8ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', src/aes.cpp:320) on local variable 'i' [8]  (0 ns)
	'add' operation ('i', src/aes.cpp:320) [240]  (0.797 ns)
	'store' operation ('store_ln320', src/aes.cpp:320) of variable 'i', src/aes.cpp:320 on local variable 'i' [241]  (0.427 ns)

 <State 2>: 1.91ns
The critical path consists of the following:
	'load' operation ('pArray_load_15', src/aes.cpp:189) on array 'pArray' [121]  (0.677 ns)
	'getelementptr' operation ('S_addr_15', src/aes.cpp:57) [124]  (0 ns)
	'load' operation ('S_load_15', src/aes.cpp:57) on array 'S' [125]  (1.24 ns)

 <State 3>: 4.12ns
The critical path consists of the following:
	'load' operation ('S_load_15', src/aes.cpp:57) on array 'S' [125]  (1.24 ns)
	'call' operation ('tmp_4', src/aes.cpp:296) to 'GFMul' [130]  (2.88 ns)

 <State 4>: 4.12ns
The critical path consists of the following:
	'load' operation ('S_load', src/aes.cpp:57) on array 'S' [35]  (1.24 ns)
	'call' operation ('tmp', src/aes.cpp:295) to 'GFMul' [127]  (2.88 ns)

 <State 5>: 4.12ns
The critical path consists of the following:
	'load' operation ('S_load_10', src/aes.cpp:57) on array 'S' [95]  (1.24 ns)
	'call' operation ('tmp_2', src/aes.cpp:296) to 'GFMul' [129]  (2.88 ns)

 <State 6>: 5.15ns
The critical path consists of the following:
	'load' operation ('S_load_5', src/aes.cpp:57) on array 'S' [65]  (1.24 ns)
	'call' operation ('tmp_2_133', src/aes.cpp:295) to 'GFMul' [187]  (2.88 ns)
	'xor' operation ('xor_ln296_32', src/aes.cpp:296) [190]  (0 ns)
	'xor' operation ('xor_ln296_17', src/aes.cpp:296) [192]  (0.351 ns)
	'store' operation ('store_ln295', src/aes.cpp:295) of variable 'xor_ln296_17', src/aes.cpp:296 on array 'pArray' [193]  (0.677 ns)

 <State 7>: 4.12ns
The critical path consists of the following:
	'load' operation ('S_load_14', src/aes.cpp:57) on array 'S' [119]  (1.24 ns)
	'call' operation ('tmp_11_0_3', src/aes.cpp:296) to 'GFMul' [154]  (2.88 ns)

 <State 8>: 4.12ns
The critical path consists of the following:
	'load' operation ('S_load_3', src/aes.cpp:57) on array 'S' [53]  (1.24 ns)
	'call' operation ('tmp_0_3', src/aes.cpp:295) to 'GFMul' [151]  (2.88 ns)

 <State 9>: 4.12ns
The critical path consists of the following:
	'load' operation ('S_load_9', src/aes.cpp:57) on array 'S' [89]  (1.24 ns)
	'call' operation ('tmp_10_0_3', src/aes.cpp:296) to 'GFMul' [153]  (2.88 ns)

 <State 10>: 5.15ns
The critical path consists of the following:
	'load' operation ('S_load_4', src/aes.cpp:57) on array 'S' [59]  (1.24 ns)
	'call' operation ('tmp_0_3_128', src/aes.cpp:295) to 'GFMul' [152]  (2.88 ns)
	'xor' operation ('xor_ln296_12', src/aes.cpp:296) [155]  (0 ns)
	'xor' operation ('xor_ln296_7', src/aes.cpp:296) [157]  (0.351 ns)
	'store' operation ('store_ln295', src/aes.cpp:295) of variable 'xor_ln296_7', src/aes.cpp:296 on array 'pArray' [158]  (0.677 ns)

 <State 11>: 4.12ns
The critical path consists of the following:
	'load' operation ('S_load_13', src/aes.cpp:57) on array 'S' [113]  (1.24 ns)
	'call' operation ('tmp_11_0_2', src/aes.cpp:296) to 'GFMul' [146]  (2.88 ns)

 <State 12>: 4.12ns
The critical path consists of the following:
	'load' operation ('S_load_2', src/aes.cpp:57) on array 'S' [47]  (1.24 ns)
	'call' operation ('tmp_0_2', src/aes.cpp:295) to 'GFMul' [143]  (2.88 ns)

 <State 13>: 4.12ns
The critical path consists of the following:
	'load' operation ('S_load_8', src/aes.cpp:57) on array 'S' [83]  (1.24 ns)
	'call' operation ('tmp_10_0_2', src/aes.cpp:296) to 'GFMul' [145]  (2.88 ns)

 <State 14>: 5.15ns
The critical path consists of the following:
	'load' operation ('S_load_7', src/aes.cpp:57) on array 'S' [77]  (1.24 ns)
	'call' operation ('tmp_0_2_127', src/aes.cpp:295) to 'GFMul' [144]  (2.88 ns)
	'xor' operation ('xor_ln296_8', src/aes.cpp:296) [147]  (0 ns)
	'xor' operation ('xor_ln296_5', src/aes.cpp:296) [149]  (0.351 ns)
	'store' operation ('store_ln295', src/aes.cpp:295) of variable 'xor_ln296_5', src/aes.cpp:296 on array 'pArray' [150]  (0.677 ns)

 <State 15>: 4.12ns
The critical path consists of the following:
	'load' operation ('S_load_1', src/aes.cpp:57) on array 'S' [41]  (1.24 ns)
	'call' operation ('tmp_0_1', src/aes.cpp:295) to 'GFMul' [135]  (2.88 ns)

 <State 16>: 4.12ns
The critical path consists of the following:
	'load' operation ('S_load_6', src/aes.cpp:57) on array 'S' [71]  (1.24 ns)
	'call' operation ('tmp_0_1_126', src/aes.cpp:295) to 'GFMul' [136]  (2.88 ns)

 <State 17>: 4.12ns
The critical path consists of the following:
	'load' operation ('S_load_11', src/aes.cpp:57) on array 'S' [101]  (1.24 ns)
	'call' operation ('tmp_10_0_1', src/aes.cpp:296) to 'GFMul' [137]  (2.88 ns)

 <State 18>: 5.15ns
The critical path consists of the following:
	'load' operation ('S_load_12', src/aes.cpp:57) on array 'S' [107]  (1.24 ns)
	'call' operation ('tmp_11_0_1', src/aes.cpp:296) to 'GFMul' [138]  (2.88 ns)
	'xor' operation ('xor_ln296_6', src/aes.cpp:296) [140]  (0 ns)
	'xor' operation ('xor_ln296_3', src/aes.cpp:296) [141]  (0.351 ns)
	'store' operation ('store_ln295', src/aes.cpp:295) of variable 'xor_ln296_3', src/aes.cpp:296 on array 'pArray' [142]  (0.677 ns)

 <State 19>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln295', src/aes.cpp:295) of variable 'xor_ln296_19', src/aes.cpp:296 on array 'pArray' [200]  (0.677 ns)

 <State 20>: 1.24ns
The critical path consists of the following:
	'call' operation ('call_ln328', src/aes.cpp:328) to 'addRoundKey' [239]  (1.24 ns)

 <State 21>: 1.59ns
The critical path consists of the following:
	'call' operation ('call_ln328', src/aes.cpp:328) to 'addRoundKey' [239]  (1.59 ns)

 <State 22>: 1.59ns
The critical path consists of the following:
	'call' operation ('call_ln328', src/aes.cpp:328) to 'addRoundKey' [239]  (1.59 ns)

 <State 23>: 1.59ns
The critical path consists of the following:
	'call' operation ('call_ln328', src/aes.cpp:328) to 'addRoundKey' [239]  (1.59 ns)

 <State 24>: 1.59ns
The critical path consists of the following:
	'call' operation ('call_ln328', src/aes.cpp:328) to 'addRoundKey' [239]  (1.59 ns)

 <State 25>: 1.59ns
The critical path consists of the following:
	'call' operation ('call_ln328', src/aes.cpp:328) to 'addRoundKey' [239]  (1.59 ns)

 <State 26>: 1.59ns
The critical path consists of the following:
	'call' operation ('call_ln328', src/aes.cpp:328) to 'addRoundKey' [239]  (1.59 ns)

 <State 27>: 1.59ns
The critical path consists of the following:
	'call' operation ('call_ln328', src/aes.cpp:328) to 'addRoundKey' [239]  (1.59 ns)

 <State 28>: 1.59ns
The critical path consists of the following:
	'call' operation ('call_ln328', src/aes.cpp:328) to 'addRoundKey' [239]  (1.59 ns)

 <State 29>: 1.59ns
The critical path consists of the following:
	'call' operation ('call_ln328', src/aes.cpp:328) to 'addRoundKey' [239]  (1.59 ns)

 <State 30>: 1.59ns
The critical path consists of the following:
	'call' operation ('call_ln328', src/aes.cpp:328) to 'addRoundKey' [239]  (1.59 ns)

 <State 31>: 1.59ns
The critical path consists of the following:
	'call' operation ('call_ln328', src/aes.cpp:328) to 'addRoundKey' [239]  (1.59 ns)

 <State 32>: 1.59ns
The critical path consists of the following:
	'call' operation ('call_ln328', src/aes.cpp:328) to 'addRoundKey' [239]  (1.59 ns)

 <State 33>: 1.59ns
The critical path consists of the following:
	'call' operation ('call_ln328', src/aes.cpp:328) to 'addRoundKey' [239]  (1.59 ns)

 <State 34>: 1.59ns
The critical path consists of the following:
	'call' operation ('call_ln328', src/aes.cpp:328) to 'addRoundKey' [239]  (1.59 ns)

 <State 35>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
