<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.5">
  <compounddef id="dev__gpio_8h" kind="file">
    <compoundname>dev_gpio.h</compoundname>
    <includes refid="dev__common_8h" local="yes">dev_common.h</includes>
    <includedby refid="emsdp__io_8h" local="yes">emsdp_io.h</includedby>
    <includedby refid="emsdp_2drivers_2ip_2subsystem_2gpio_2dfss__gpio__obj_8h" local="yes">dfss_gpio_obj.h</includedby>
    <includedby refid="iotdk_2drivers_2ip_2subsystem_2gpio_2dfss__gpio__obj_8h" local="yes">dfss_gpio_obj.h</includedby>
    <includedby refid="dw__gpio_8h" local="yes">dw_gpio.h</includedby>
    <includedby refid="ss__gpio_8h" local="yes">ss_gpio.h</includedby>
    <incdepgraph>
      <node id="1811">
        <label>dev_gpio.h</label>
        <link refid="dev_gpio.h"/>
        <childnode refid="1812" relation="include">
        </childnode>
      </node>
      <node id="1813">
        <label>stdint.h</label>
      </node>
      <node id="1812">
        <label>dev_common.h</label>
        <link refid="dev__common_8h"/>
        <childnode refid="1813" relation="include">
        </childnode>
      </node>
    </incdepgraph>
    <invincdepgraph>
      <node id="1847">
        <label>mux.c</label>
        <link refid="emsk_2drivers_2mux_2mux_8c"/>
      </node>
      <node id="1855">
        <label>dw_spi_obj.c</label>
        <link refid="hsdk_2drivers_2ip_2designware_2spi_2dw__spi__obj_8c_source"/>
      </node>
      <node id="1829">
        <label>iotdk.h</label>
        <link refid="iotdk_8h_source"/>
        <childnode refid="1830" relation="include">
        </childnode>
      </node>
      <node id="1844">
        <label>dw_iic_obj.c</label>
        <link refid="emsk_2drivers_2ip_2designware_2iic_2dw__iic__obj_8c"/>
      </node>
      <node id="1860">
        <label>dw_gpio.c</label>
        <link refid="dw__gpio_8c_source"/>
      </node>
      <node id="1831">
        <label>dw_gpio.h</label>
        <link refid="dw__gpio_8h_source"/>
        <childnode refid="1832" relation="include">
        </childnode>
        <childnode refid="1835" relation="include">
        </childnode>
        <childnode refid="1838" relation="include">
        </childnode>
        <childnode refid="1839" relation="include">
        </childnode>
        <childnode refid="1840" relation="include">
        </childnode>
        <childnode refid="1841" relation="include">
        </childnode>
        <childnode refid="1843" relation="include">
        </childnode>
        <childnode refid="1848" relation="include">
        </childnode>
        <childnode refid="1849" relation="include">
        </childnode>
        <childnode refid="1850" relation="include">
        </childnode>
        <childnode refid="1851" relation="include">
        </childnode>
        <childnode refid="1860" relation="include">
        </childnode>
      </node>
      <node id="1814">
        <label>dev_gpio.h</label>
        <link refid="dev_gpio.h"/>
        <childnode refid="1815" relation="include">
        </childnode>
        <childnode refid="1825" relation="include">
        </childnode>
        <childnode refid="1827" relation="include">
        </childnode>
        <childnode refid="1831" relation="include">
        </childnode>
        <childnode refid="1861" relation="include">
        </childnode>
      </node>
      <node id="1858">
        <label>ntshell_io_uart.c</label>
        <link refid="hsdk_2drivers_2ntshell_2ntshell__io__uart_8c_source"/>
      </node>
      <node id="1853">
        <label>dw_iic_obj.c</label>
        <link refid="hsdk_2drivers_2ip_2designware_2iic_2dw__iic__obj_8c_source"/>
      </node>
      <node id="1846">
        <label>dw_uart_obj.c</label>
        <link refid="emsk_2drivers_2ip_2designware_2uart_2dw__uart__obj_8c"/>
      </node>
      <node id="1854">
        <label>dw_sdio_obj.c</label>
        <link refid="hsdk_2drivers_2ip_2designware_2sdio_2dw__sdio__obj_8c_source"/>
      </node>
      <node id="1856">
        <label>dw_uart_obj.c</label>
        <link refid="hsdk_2drivers_2ip_2designware_2uart_2dw__uart__obj_8c_source"/>
      </node>
      <node id="1818">
        <label>dw_gpio_obj.c</label>
        <link refid="emsdp_2drivers_2ip_2designware_2gpio_2dw__gpio__obj_8c_source"/>
      </node>
      <node id="1828">
        <label>dfss_gpio_obj.c</label>
        <link refid="iotdk_2drivers_2ip_2subsystem_2gpio_2dfss__gpio__obj_8c_source"/>
      </node>
      <node id="1839">
        <label>dw_gpio_obj.h</label>
        <link refid="emsdp_2drivers_2ip_2designware_2gpio_2dw__gpio__obj_8h_source"/>
        <childnode refid="1818" relation="include">
        </childnode>
        <childnode refid="1817" relation="include">
        </childnode>
      </node>
      <node id="1827">
        <label>dfss_gpio_obj.h</label>
        <link refid="iotdk_2drivers_2ip_2subsystem_2gpio_2dfss__gpio__obj_8h_source"/>
        <childnode refid="1828" relation="include">
        </childnode>
        <childnode refid="1829" relation="include">
        </childnode>
      </node>
      <node id="1833">
        <label>axs.h</label>
        <link refid="axs_8h_source"/>
      </node>
      <node id="1816">
        <label>emsdp_io.c</label>
        <link refid="emsdp__io_8c_source"/>
      </node>
      <node id="1815">
        <label>emsdp_io.h</label>
        <link refid="emsdp__io_8h_source"/>
        <childnode refid="1816" relation="include">
        </childnode>
        <childnode refid="1817" relation="include">
        </childnode>
      </node>
      <node id="1843">
        <label>dw_gpio_obj.c</label>
        <link refid="emsk_2drivers_2ip_2designware_2gpio_2dw__gpio__obj_8c"/>
      </node>
      <node id="1848">
        <label>dw_gpio_obj.h</label>
        <link refid="emsk_2drivers_2ip_2designware_2gpio_2dw__gpio__obj_8h"/>
        <childnode refid="1843" relation="include">
        </childnode>
        <childnode refid="1842" relation="include">
        </childnode>
      </node>
      <node id="1837">
        <label>axs_103_init.c</label>
        <link refid="axs__103__init_8c_source"/>
      </node>
      <node id="1826">
        <label>dfss_gpio_obj.c</label>
        <link refid="emsdp_2drivers_2ip_2subsystem_2gpio_2dfss__gpio__obj_8c_source"/>
      </node>
      <node id="1825">
        <label>dfss_gpio_obj.h</label>
        <link refid="emsdp_2drivers_2ip_2subsystem_2gpio_2dfss__gpio__obj_8h_source"/>
        <childnode refid="1826" relation="include">
        </childnode>
        <childnode refid="1817" relation="include">
        </childnode>
      </node>
      <node id="1835">
        <label>axc003_gpio.c</label>
        <link refid="axc003__gpio_8c_source"/>
      </node>
      <node id="1849">
        <label>hsdk_io.c</label>
        <link refid="hsdk__io_8c_source"/>
      </node>
      <node id="1834">
        <label>axc003_gpio.h</label>
        <link refid="axc003__gpio_8h_source"/>
        <childnode refid="1835" relation="include">
        </childnode>
        <childnode refid="1836" relation="include">
        </childnode>
        <childnode refid="1837" relation="include">
        </childnode>
      </node>
      <node id="1822">
        <label>dw_uart_obj.c</label>
        <link refid="emsdp_2drivers_2ip_2designware_2uart_2dw__uart__obj_8c_source"/>
      </node>
      <node id="1820">
        <label>dw_spi_obj.c</label>
        <link refid="emsdp_2drivers_2ip_2designware_2spi_2dw__spi__obj_8c_source"/>
      </node>
      <node id="1857">
        <label>mux.c</label>
        <link refid="hsdk_2drivers_2mux_2mux_8c_source"/>
      </node>
      <node id="1817">
        <label>emsdp.h</label>
        <link refid="emsdp_8h_source"/>
        <childnode refid="1816" relation="include">
        </childnode>
        <childnode refid="1818" relation="include">
        </childnode>
        <childnode refid="1819" relation="include">
        </childnode>
        <childnode refid="1820" relation="include">
        </childnode>
        <childnode refid="1821" relation="include">
        </childnode>
        <childnode refid="1822" relation="include">
        </childnode>
        <childnode refid="1823" relation="include">
        </childnode>
        <childnode refid="1824" relation="include">
        </childnode>
      </node>
      <node id="1838">
        <label>dw_gpio_obj.c</label>
        <link refid="axs_2drivers_2ip_2designware_2gpio_2dw__gpio__obj_8c_source"/>
      </node>
      <node id="1832">
        <label>dw_gpio_obj.h</label>
        <link refid="axs_2drivers_2ip_2designware_2gpio_2dw__gpio__obj_8h_source"/>
        <childnode refid="1833" relation="include">
        </childnode>
        <childnode refid="1834" relation="include">
        </childnode>
        <childnode refid="1838" relation="include">
        </childnode>
      </node>
      <node id="1845">
        <label>dw_spi_obj.c</label>
        <link refid="emsk_2drivers_2ip_2designware_2spi_2dw__spi__obj_8c"/>
      </node>
      <node id="1821">
        <label>dw_trng_obj.c</label>
        <link refid="dw__trng__obj_8c_source"/>
      </node>
      <node id="1850">
        <label>dw_gpio_obj.c</label>
        <link refid="hsdk_2drivers_2ip_2designware_2gpio_2dw__gpio__obj_8c_source"/>
      </node>
      <node id="1851">
        <label>dw_gpio_obj.h</label>
        <link refid="hsdk_2drivers_2ip_2designware_2gpio_2dw__gpio__obj_8h_source"/>
        <childnode refid="1850" relation="include">
        </childnode>
        <childnode refid="1852" relation="include">
        </childnode>
      </node>
      <node id="1852">
        <label>hsdk.h</label>
        <link refid="hsdk_8h_source"/>
        <childnode refid="1849" relation="include">
        </childnode>
        <childnode refid="1850" relation="include">
        </childnode>
        <childnode refid="1853" relation="include">
        </childnode>
        <childnode refid="1854" relation="include">
        </childnode>
        <childnode refid="1855" relation="include">
        </childnode>
        <childnode refid="1856" relation="include">
        </childnode>
        <childnode refid="1857" relation="include">
        </childnode>
        <childnode refid="1858" relation="include">
        </childnode>
        <childnode refid="1859" relation="include">
        </childnode>
      </node>
      <node id="1840">
        <label>emsk_gpio.c</label>
        <link refid="emsk__gpio_8c"/>
      </node>
      <node id="1841">
        <label>emsk_gpio.h</label>
        <link refid="emsk__gpio_8h"/>
        <childnode refid="1840" relation="include">
        </childnode>
        <childnode refid="1842" relation="include">
        </childnode>
      </node>
      <node id="1823">
        <label>ip_obj_mgr.c</label>
        <link refid="ip__obj__mgr_8c_source"/>
      </node>
      <node id="1862">
        <label>ss_gpio.c</label>
        <link refid="ss__gpio_8c_source"/>
      </node>
      <node id="1861">
        <label>ss_gpio.h</label>
        <link refid="ss__gpio_8h_source"/>
        <childnode refid="1826" relation="include">
        </childnode>
        <childnode refid="1828" relation="include">
        </childnode>
        <childnode refid="1862" relation="include">
        </childnode>
      </node>
      <node id="1819">
        <label>dw_sdio_obj.c</label>
        <link refid="emsdp_2drivers_2ip_2designware_2sdio_2dw__sdio__obj_8c_source"/>
      </node>
      <node id="1830">
        <label>mux.c</label>
        <link refid="iotdk_2drivers_2mux_2mux_8c_source"/>
      </node>
      <node id="1836">
        <label>axs_hardware.h</label>
        <link refid="axs__hardware_8h_source"/>
        <childnode refid="1833" relation="include">
        </childnode>
        <childnode refid="1835" relation="include">
        </childnode>
      </node>
      <node id="1842">
        <label>emsk.h</label>
        <link refid="emsk_8h"/>
        <childnode refid="1840" relation="include">
        </childnode>
        <childnode refid="1843" relation="include">
        </childnode>
        <childnode refid="1844" relation="include">
        </childnode>
        <childnode refid="1845" relation="include">
        </childnode>
        <childnode refid="1846" relation="include">
        </childnode>
        <childnode refid="1847" relation="include">
        </childnode>
      </node>
      <node id="1824">
        <label>mux.c</label>
        <link refid="emsdp_2drivers_2mux_2mux_8c_source"/>
      </node>
      <node id="1859">
        <label>pmwifi.c</label>
        <link refid="hsdk_2drivers_2pmwifi_2pmwifi_8c_source"/>
      </node>
    </invincdepgraph>
    <innerclass refid="structdev__gpio__int__cfg" prot="public">dev_gpio_int_cfg</innerclass>
    <innerclass refid="structdev__gpio__bit__isr" prot="public">dev_gpio_bit_isr</innerclass>
    <innerclass refid="structdev__gpio__info" prot="public">dev_gpio_info</innerclass>
    <innerclass refid="structdev__gpio" prot="public">dev_gpio</innerclass>
      <sectiondef kind="define">
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_f_d_i_r_1ga4956087e24b3fc0ccf1f667b74cb967f" prot="public" static="no">
        <name>GPIO_DIR_INPUT</name>
        <initializer>(0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>gpio works as input </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="72" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="72" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_f_d_i_r_1gae9bb804807d0819629660c6e97934e37" prot="public" static="no">
        <name>GPIO_DIR_OUTPUT</name>
        <initializer>(1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>gpio works as output </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="73" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="73" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1gac53986f44fb081f59b937b63527dbfe1" prot="public" static="no">
        <name>DEV_GPIO_PIN_DEF</name>
        <param><defname>pin</defname></param>
        <initializer>((pin)&amp;0xFFFF)</initializer>
        <briefdescription>
<para>Macro to define a gpio pin, start from 0. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="83" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="83" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ga422c7f05c6cd6fe627a576528f0880eb" prot="public" static="no">
        <name>DEV_GPIO_PORT_DEF</name>
        <param><defname>port</defname></param>
        <initializer>((port)&amp;0xFFFF)</initializer>
        <briefdescription>
<para>Macro to define a gpio port, start from 0. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="122" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="122" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1gadff14b1a1ea12924d9609cdbbcb91095" prot="public" static="no">
        <name>DEV_GPIO_PORT_PIN_DEF</name>
        <param><defname>port</defname></param>
        <param><defname>pin</defname></param>
        <initializer>(((port)&lt;&lt;16)|((pin)&amp;0xFFFF))</initializer>
        <briefdescription>
<para>Macro to define a gpio port-pin(such as P0.0 or PA.0, start from 0. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="124" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="124" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d_1gadf2e3c74bf24056161b11fe605ae2465" prot="public" static="no">
        <name>GPIO_CMD_SET_BIT_DIR_INPUT</name>
        <initializer><ref refid="group___d_e_v_i_c_e___h_a_l___c_o_m_m_o_n___d_e_f_c_m_d_1ga5560787ca52a8f1846d0aa7457ef45ee" kindref="member">DEV_SET_SYSCMD</ref>(0)</initializer>
        <briefdescription>
<para>Set the <ref refid="structdev__gpio__info_1ad127dface06d3090d4041e97d45e9104" kindref="member">direction</ref> of masked bits of gpio port into <ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_f_d_i_r_1ga4956087e24b3fc0ccf1f667b74cb967f" kindref="member">input</ref>. </para>        </briefdescription>
        <detaileddescription>
<para><itemizedlist>
<listitem><para>Param type : uint32_t</para></listitem><listitem><para>Param usage : 1 in each bit will be masked.</para></listitem><listitem><para>Return value explanation : </para></listitem></itemizedlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="178" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="178" bodyend="-1"/>
        <referencedby refid="group___b_o_a_r_d___e_m_s_k___d_r_v___g_p_i_o_1ga1c5aeb4ab0898b4d756415644ff65c68" compoundref="emsk__gpio_8c" startline="91" endline="104">emsk_button_init</referencedby>
        <referencedby refid="group___b_o_a_r_d___e_m_s_k___d_r_v___g_p_i_o_1ga17c90e6a42b9c2952d406d0136a390ba" compoundref="emsk__gpio_8c" startline="107" endline="120">emsk_switch_init</referencedby>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d_1ga012ec483702c3346090ed3990fb5c424" prot="public" static="no">
        <name>GPIO_CMD_SET_BIT_DIR_OUTPUT</name>
        <initializer><ref refid="group___d_e_v_i_c_e___h_a_l___c_o_m_m_o_n___d_e_f_c_m_d_1ga5560787ca52a8f1846d0aa7457ef45ee" kindref="member">DEV_SET_SYSCMD</ref>(1)</initializer>
        <briefdescription>
<para>Set the <ref refid="structdev__gpio__info_1ad127dface06d3090d4041e97d45e9104" kindref="member">direction</ref> of masked bits of gpio port into <ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_f_d_i_r_1gae9bb804807d0819629660c6e97934e37" kindref="member">output</ref>. </para>        </briefdescription>
        <detaileddescription>
<para><itemizedlist>
<listitem><para>Param type : uint32_t</para></listitem><listitem><para>Param usage : 1 in each bit will be masked.</para></listitem><listitem><para>Return value explanation : </para></listitem></itemizedlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="185" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="185" bodyend="-1"/>
        <referencedby refid="group___b_o_a_r_d___e_m_s_k___d_r_v___g_p_i_o_1gac9f916612edd3260bf1282c25ceea192" compoundref="emsk__gpio_8c" startline="73" endline="88">emsk_led_init</referencedby>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d_1gaad16affb5d8e7ec732e904be45328c96" prot="public" static="no">
        <name>GPIO_CMD_GET_BIT_DIR</name>
        <initializer><ref refid="group___d_e_v_i_c_e___h_a_l___c_o_m_m_o_n___d_e_f_c_m_d_1ga5560787ca52a8f1846d0aa7457ef45ee" kindref="member">DEV_SET_SYSCMD</ref>(2)</initializer>
        <briefdescription>
<para>Get <ref refid="structdev__gpio__info_1ad127dface06d3090d4041e97d45e9104" kindref="member">gpio port direction</ref>. </para>        </briefdescription>
        <detaileddescription>
<para><itemizedlist>
<listitem><para>Param type : uint32_t</para></listitem><listitem><para>Param usage : 1 bit for 1 bit of gpio port, 0 for input, 1 for output</para></listitem><listitem><para>Return value explanation : </para></listitem></itemizedlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="192" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="192" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d_1gada822221fb039eb5549af98e8c88ce9b" prot="public" static="no">
        <name>GPIO_CMD_SET_BIT_INT_CFG</name>
        <initializer><ref refid="group___d_e_v_i_c_e___h_a_l___c_o_m_m_o_n___d_e_f_c_m_d_1ga5560787ca52a8f1846d0aa7457ef45ee" kindref="member">DEV_SET_SYSCMD</ref>(3)</initializer>
        <briefdescription>
<para>Set gpio interrupt configuration for each bit. </para>        </briefdescription>
        <detaileddescription>
<para><itemizedlist>
<listitem><para>Param type : <ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga3cd4a71b300b56dcf96373a00fd03e02" kindref="member">DEV_GPIO_INT_CFG</ref> *</para></listitem><listitem><para>Param usage : store gpio interrupt configuration for each bit.</para></listitem><listitem><para>Return value explanation : </para></listitem></itemizedlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="199" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="199" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d_1ga75fc7807746e1c9a4fecbb2ac17a23a6" prot="public" static="no">
        <name>GPIO_CMD_GET_BIT_INT_CFG</name>
        <initializer><ref refid="group___d_e_v_i_c_e___h_a_l___c_o_m_m_o_n___d_e_f_c_m_d_1ga5560787ca52a8f1846d0aa7457ef45ee" kindref="member">DEV_SET_SYSCMD</ref>(4)</initializer>
        <briefdescription>
<para>Get gpio interrupt configuration for each bit. </para>        </briefdescription>
        <detaileddescription>
<para><itemizedlist>
<listitem><para>Param type : <ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga3cd4a71b300b56dcf96373a00fd03e02" kindref="member">DEV_GPIO_INT_CFG</ref> *</para></listitem><listitem><para>Param usage : First set int_bit_mask in DEV_GPIO_INT_CFG structure to the mask of which bit of GPIO you want to get. And the interrupt configuration will be stored in the structure DEV_GPIO_INT_CFG, each bit stand for each bit of port.</para></listitem><listitem><para>Return value explanation : </para></listitem></itemizedlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="208" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="208" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d_1gad43d27e0971a8cbca838dc69af2639a7" prot="public" static="no">
        <name>GPIO_CMD_SET_BIT_ISR</name>
        <initializer><ref refid="group___d_e_v_i_c_e___h_a_l___c_o_m_m_o_n___d_e_f_c_m_d_1ga5560787ca52a8f1846d0aa7457ef45ee" kindref="member">DEV_SET_SYSCMD</ref>(5)</initializer>
        <briefdescription>
<para>Set gpio service routine for each bit. </para>        </briefdescription>
        <detaileddescription>
<para><itemizedlist>
<listitem><para>Param type : <ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga620e465b53c10b6718d12fdc29e963b8" kindref="member">DEV_GPIO_BIT_ISR</ref> *</para></listitem><listitem><para>Param usage : store gpio handler information for each bit, int handler&apos;s param will be DEV_GPIO *.</para></listitem><listitem><para>Return value explanation : </para></listitem></itemizedlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="215" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="215" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d_1ga35168af88b6a2ddef118c55687d23bfa" prot="public" static="no">
        <name>GPIO_CMD_GET_BIT_ISR</name>
        <initializer><ref refid="group___d_e_v_i_c_e___h_a_l___c_o_m_m_o_n___d_e_f_c_m_d_1ga5560787ca52a8f1846d0aa7457ef45ee" kindref="member">DEV_SET_SYSCMD</ref>(6)</initializer>
        <briefdescription>
<para>Get gpio service routine for each bit. </para>        </briefdescription>
        <detaileddescription>
<para><itemizedlist>
<listitem><para>Param type : <ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga620e465b53c10b6718d12fdc29e963b8" kindref="member">DEV_GPIO_BIT_ISR</ref> *</para></listitem><listitem><para>Param usage : By passing int_bit_ofs in DEV_GPIO_BIT_ISR, it will return interrupt handler for this bit and store it in int_bit_handler.</para></listitem><listitem><para>Return value explanation : </para></listitem></itemizedlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="223" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="223" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d_1ga0dc3ba08f56ab2c5ca64e4beab70fed5" prot="public" static="no">
        <name>GPIO_CMD_ENA_BIT_INT</name>
        <initializer><ref refid="group___d_e_v_i_c_e___h_a_l___c_o_m_m_o_n___d_e_f_c_m_d_1ga5560787ca52a8f1846d0aa7457ef45ee" kindref="member">DEV_SET_SYSCMD</ref>(7)</initializer>
        <briefdescription>
<para>Enable gpio interrupt of the masked bits. </para>        </briefdescription>
        <detaileddescription>
<para><itemizedlist>
<listitem><para>Param type : uint32_t</para></listitem><listitem><para>Param usage : 1 in each bit will be masked.</para></listitem><listitem><para>Return value explanation : </para></listitem></itemizedlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="230" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="230" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d_1ga628f933ae67d4f0acdedffd3b8b3ae99" prot="public" static="no">
        <name>GPIO_CMD_DIS_BIT_INT</name>
        <initializer><ref refid="group___d_e_v_i_c_e___h_a_l___c_o_m_m_o_n___d_e_f_c_m_d_1ga5560787ca52a8f1846d0aa7457ef45ee" kindref="member">DEV_SET_SYSCMD</ref>(8)</initializer>
        <briefdescription>
<para>Disable gpio interrupt of the masked bits. </para>        </briefdescription>
        <detaileddescription>
<para><itemizedlist>
<listitem><para>Param type : uint32_t</para></listitem><listitem><para>Param usage : 1 in each bit will be masked.</para></listitem><listitem><para>Return value explanation : </para></listitem></itemizedlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="237" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="237" bodyend="-1"/>
        <referencedby refid="group___b_o_a_r_d___e_m_s_k___d_r_v___g_p_i_o_1ga1c5aeb4ab0898b4d756415644ff65c68" compoundref="emsk__gpio_8c" startline="91" endline="104">emsk_button_init</referencedby>
        <referencedby refid="group___b_o_a_r_d___e_m_s_k___d_r_v___g_p_i_o_1gac9f916612edd3260bf1282c25ceea192" compoundref="emsk__gpio_8c" startline="73" endline="88">emsk_led_init</referencedby>
        <referencedby refid="group___b_o_a_r_d___e_m_s_k___d_r_v___g_p_i_o_1ga17c90e6a42b9c2952d406d0136a390ba" compoundref="emsk__gpio_8c" startline="107" endline="120">emsk_switch_init</referencedby>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d_1ga5c4b788e2447b60ec5e67dea7fc96104" prot="public" static="no">
        <name>GPIO_CMD_GET_BIT_MTHD</name>
        <initializer><ref refid="group___d_e_v_i_c_e___h_a_l___c_o_m_m_o_n___d_e_f_c_m_d_1ga5560787ca52a8f1846d0aa7457ef45ee" kindref="member">DEV_SET_SYSCMD</ref>(9)</initializer>
        <briefdescription>
<para>Get <ref refid="structdev__gpio__info_1a5f1fdd29f4effd6df56db55ccc011a27" kindref="member">gpio interrupt enable status</ref>. </para>        </briefdescription>
        <detaileddescription>
<para><itemizedlist>
<listitem><para>Param type : uint32_t *</para></listitem><listitem><para>Param usage : 1 bit for 1 bit of gpio port, 0 for poll, 1 for interrupt</para></listitem><listitem><para>Return value explanation : </para></listitem></itemizedlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="244" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="244" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d_1ga1bdac03e82e12781a8196fd300753a4d" prot="public" static="no">
        <name>GPIO_CMD_TOGGLE_BITS</name>
        <initializer><ref refid="group___d_e_v_i_c_e___h_a_l___c_o_m_m_o_n___d_e_f_c_m_d_1ga5560787ca52a8f1846d0aa7457ef45ee" kindref="member">DEV_SET_SYSCMD</ref>(10)</initializer>
        <briefdescription>
<para>Toggle GPIO output of the masked bits(pins). </para>        </briefdescription>
        <detaileddescription>
<para><itemizedlist>
<listitem><para>Param type : uint32_t</para></listitem><listitem><para>Param usage : 1 in each bit will be masked.</para></listitem><listitem><para>Return value explanation : </para></listitem></itemizedlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="251" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="251" bodyend="-1"/>
        <referencedby refid="group___b_o_a_r_d___e_m_s_k___d_r_v___g_p_i_o_1ga37c8d684dfd11fe1900c93fa1fe7cc0b" compoundref="emsdp__io_8c" startline="97" endline="104">led_toggle</referencedby>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1gaea4203a0e716de02ef575abb80f6a9c2" prot="public" static="no">
        <name>GPIO_BITS_MASK_NONE</name>
        <initializer>(0)</initializer>
        <briefdescription>
<para>Mask none bits of the max 32bits. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="263" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="263" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga6c2c2001d31ee7336e5ecbd283e66486" prot="public" static="no">
        <name>GPIO_BITS_MASK_ALL</name>
        <initializer>(0XFFFFFFFF)</initializer>
        <briefdescription>
<para>Mask all bits of the max 32bits. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="265" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="265" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga6af26c98e4ab38de1881a258ad890cb5" prot="public" static="no">
        <name>GPIO_INT_LEVEL_TRIG</name>
        <initializer>(0)</initializer>
        <briefdescription>
<para>Level sensitive interrupt type for 1 bit. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="270" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="270" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1gab62c3bce0ebe01b3fea627a032a56995" prot="public" static="no">
        <name>GPIO_INT_EDGE_TRIG</name>
        <initializer>(1)</initializer>
        <briefdescription>
<para>Edge sensitive interrupt type for 1 bit. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="272" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="272" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1gaf9776fdbdfdb11ed78784f79fa25b667" prot="public" static="no">
        <name>GPIO_INT_LEVEL_TRIG_ALL</name>
        <initializer>(0)</initializer>
        <briefdescription>
<para>Level sensitive interrupt type for all 32 bits. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="274" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="274" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga8a703faf4b3220b70f4492b34a746381" prot="public" static="no">
        <name>GPIO_INT_EDGE_TRIG_ALL</name>
        <initializer>(0XFFFFFFFF)</initializer>
        <briefdescription>
<para>Edge sensitive interrupt type for all 32 bits. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="276" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="276" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga245c0a48052a3e3ac76712bb38c6b871" prot="public" static="no">
        <name>GPIO_INT_BIT_LEVEL_TRIG</name>
        <param><defname>bit_ofs</defname></param>
        <initializer>(<ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga6af26c98e4ab38de1881a258ad890cb5" kindref="member">GPIO_INT_LEVEL_TRIG</ref>&lt;&lt;(bit_ofs))</initializer>
        <briefdescription>
<para>Set bit interrupt type of gpio into level sensitive. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="280" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="280" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga76ca4a46917c909adb8c8185d447b5bd" prot="public" static="no">
        <name>GPIO_INT_BIT_EDGE_TRIG</name>
        <param><defname>bit_ofs</defname></param>
        <initializer>(<ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1gab62c3bce0ebe01b3fea627a032a56995" kindref="member">GPIO_INT_EDGE_TRIG</ref>&lt;&lt;(bit_ofs))</initializer>
        <briefdescription>
<para>Set bit interrupt type of gpio into edge sensitive. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="282" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="282" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1gabbc8e9ff61ad3a75f61fcd778d3bf759" prot="public" static="no">
        <name>GPIO_INT_BITS_LEVEL_TRIG</name>
        <param><defname>bit_mask</defname></param>
        <initializer>(<ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1gaf9776fdbdfdb11ed78784f79fa25b667" kindref="member">GPIO_INT_LEVEL_TRIG_ALL</ref>&amp;(bit_mask))</initializer>
        <briefdescription>
<para>Set interrupt type of masked bits of gpio into level sensitive. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="285" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="285" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1gac1a52e3e3d19344614b2381e28ef79e9" prot="public" static="no">
        <name>GPIO_INT_BITS_EDGE_TRIG</name>
        <param><defname>bit_mask</defname></param>
        <initializer>(<ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga8a703faf4b3220b70f4492b34a746381" kindref="member">GPIO_INT_EDGE_TRIG_ALL</ref>&amp;(bit_mask))</initializer>
        <briefdescription>
<para>Set bit interrupt type of gpio into edge sensitive. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="287" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="287" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1gad7a71014dc4411c347c81eb386f943a2" prot="public" static="no">
        <name>GPIO_INT_BIT_POL_ACT_LOW</name>
        <param><defname>bit_ofs</defname></param>
        <initializer>(<ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747fac05bf506d475a58b45649c05c7448d7a" kindref="member">GPIO_INT_ACTIVE_LOW</ref>&lt;&lt;(bit_ofs))</initializer>
        <briefdescription>
<para>Set bit polarity of gpio into active low. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="307" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="307" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1gac63c41c0ca0a29874a9a9d90c4d9b48d" prot="public" static="no">
        <name>GPIO_INT_BIT_POL_ACT_HIGH</name>
        <param><defname>bit_ofs</defname></param>
        <initializer>(<ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747faffb4e64179063c63edb6e9ee78f6f075" kindref="member">GPIO_INT_ACTIVE_HIGH</ref>&lt;&lt;(bit_ofs))</initializer>
        <briefdescription>
<para>Set bit polarity of gpio into active high. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="309" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="309" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1gadef36d887266eb89499b8e27a3d1b4e5" prot="public" static="no">
        <name>GPIO_INT_BIT_POL_FALL_EDGE</name>
        <param><defname>bit_ofs</defname></param>
        <initializer>(<ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747fa3b03ffd1c638cd0bc6a0074e4b9b9d58" kindref="member">GPIO_INT_FALLING_EDGE</ref>&lt;&lt;(bit_ofs))</initializer>
        <briefdescription>
<para>Set bit polarity of gpio into falling edge. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="311" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="311" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga212ac3afe0cd5c456dc65f9505ecd745" prot="public" static="no">
        <name>GPIO_INT_BIT_POL_RISE_EDGE</name>
        <param><defname>bit_ofs</defname></param>
        <initializer>(<ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747fa972a50f714b96ed7a41f9e5ee734ed9e" kindref="member">GPIO_INT_RISING_EDGE</ref>&lt;&lt;(bit_ofs))</initializer>
        <briefdescription>
<para>Set bit polarity of gpio into rising edge. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="313" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="313" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga5e04bad224b3e05c14570017e908c445" prot="public" static="no">
        <name>GPIO_INT_BITS_POL_ACT_LOW</name>
        <param><defname>bit_mask</defname></param>
        <initializer>(<ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747faba4811b0bbe2fe6a60641961df5b8e19" kindref="member">GPIO_INT_ACTIVE_LOW_ALL</ref>&amp;(bit_mask))</initializer>
        <briefdescription>
<para>Set polarity of masked bits of gpio into active low. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="317" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="317" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga2279e517d31a29123fbcc8cffff6f1d6" prot="public" static="no">
        <name>GPIO_INT_BITS_POL_ACT_HIGH</name>
        <param><defname>bit_mask</defname></param>
        <initializer>(<ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747fa31944f1136e77883ead79055e60ff5f1" kindref="member">GPIO_INT_ACTIVE_HIGH_ALL</ref>&amp;(bit_mask))</initializer>
        <briefdescription>
<para>Set polarity of masked bits of gpio into active high. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="319" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="319" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1gae68592bdef50959dd12d339ac9532b14" prot="public" static="no">
        <name>GPIO_INT_BITS_POL_FALL_EDGE</name>
        <param><defname>bit_mask</defname></param>
        <initializer>(<ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747fa35b1957a6688067545c9f1134bddc45b" kindref="member">GPIO_INT_FALLING_EDGE_ALL</ref>&amp;(bit_mask))</initializer>
        <briefdescription>
<para>Set polarity of masked bits of gpio into falling edge. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="321" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="321" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga0d83ab7af0a4d58b56825313614bd7e1" prot="public" static="no">
        <name>GPIO_INT_BITS_POL_RISE_EDGE</name>
        <param><defname>bit_mask</defname></param>
        <initializer>(<ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747fadba09c91f686ef5ae7289fc16f49d33f" kindref="member">GPIO_INT_RISING_EDGE_ALL</ref>&amp;(bit_mask))</initializer>
        <briefdescription>
<para>Set polarity of masked bits of gpio into rising edge. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="323" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="323" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga593c2f076bdb6d88ca004fed48c7a12f" prot="public" static="no">
        <name>GPIO_INT_NO_DEBOUNCE</name>
        <initializer>(0)</initializer>
        <briefdescription>
<para>Disable debounce circuitry for 1 bit. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="329" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="329" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga2ca79acf34a8eb18f89f02f1edf8e8a6" prot="public" static="no">
        <name>GPIO_INT_DEBOUNCE</name>
        <initializer>(1)</initializer>
        <briefdescription>
<para>Enable debounce circuitry for 1 bit. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="331" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="331" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga2c0e952816e5c67259a674a6010ad41c" prot="public" static="no">
        <name>GPIO_INT_NO_DEBOUNCE_ALL</name>
        <initializer>(0)</initializer>
        <briefdescription>
<para>Disable debounce circuitry for all bits. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="335" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="335" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1gaba3b5b3cec987a3937f9999388b9e5c1" prot="public" static="no">
        <name>GPIO_INT_DEBOUNCE_ALL</name>
        <initializer>(0XFFFFFFFF)</initializer>
        <briefdescription>
<para>Enable debounce circuitry for all bits. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="337" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="337" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga8cb81d7bf7656fbb1f393c3b1bebb951" prot="public" static="no">
        <name>GPIO_INT_BIT_ENA_DEBOUNCE</name>
        <param><defname>bit_ofs</defname></param>
        <initializer>(<ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga2ca79acf34a8eb18f89f02f1edf8e8a6" kindref="member">GPIO_INT_DEBOUNCE</ref>&lt;&lt;(bit_ofs))</initializer>
        <briefdescription>
<para>Set bit interrupt debounce of gpio into enabled. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="341" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="341" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga204e3512591e7fac986480673487edc9" prot="public" static="no">
        <name>GPIO_INT_BIT_DIS_DEBOUNCE</name>
        <param><defname>bit_ofs</defname></param>
        <initializer>(<ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga593c2f076bdb6d88ca004fed48c7a12f" kindref="member">GPIO_INT_NO_DEBOUNCE</ref>&lt;&lt;(bit_ofs))</initializer>
        <briefdescription>
<para>Set bit interrupt debounce of gpio into disabled. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="343" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="343" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga4f127cfd02bd48f0bad684565ddf50e8" prot="public" static="no">
        <name>GPIO_INT_BITS_ENA_DEBOUNCE</name>
        <param><defname>bit_mask</defname></param>
        <initializer>(<ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1gaba3b5b3cec987a3937f9999388b9e5c1" kindref="member">GPIO_INT_DEBOUNCE_ALL</ref>&amp;(bit_mask))</initializer>
        <briefdescription>
<para>Set bit interrupt debounce of gpio into enabled. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="346" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="346" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga890d93ea24a2d81c25478dca7fc81209" prot="public" static="no">
        <name>GPIO_INT_BITS_DIS_DEBOUNCE</name>
        <param><defname>bit_mask</defname></param>
        <initializer>(<ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga2c0e952816e5c67259a674a6010ad41c" kindref="member">GPIO_INT_NO_DEBOUNCE_ALL</ref>&amp;(bit_mask))</initializer>
        <briefdescription>
<para>Set bit interrupt debounce of gpio into disabled. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="348" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="348" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1gaec3eaf5c7fa6d44a27e58e65a864d8ac" prot="public" static="no">
        <name>DEV_GPIO_INFO_SET_EXTRA_OBJECT</name>
        <param><defname>gpio_info_ptr</defname></param>
        <param><defname>extra_info</defname></param>
        <initializer>(gpio_info_ptr)-&gt;extra = (void *)(extra_info)</initializer>
        <briefdescription>
<para>Set extra information pointer of gpio info. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="400" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="400" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1gaf04d0e5061e455cf4a79b2eea7d26b4f" prot="public" static="no">
        <name>DEV_GPIO_INFO_GET_EXTRA_OBJECT</name>
        <param><defname>gpio_info_ptr</defname></param>
        <initializer>((gpio_info_ptr)-&gt;extra)</initializer>
        <briefdescription>
<para>Get extra information pointer of gpio info. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="402" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="402" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1gaed07d1ee12aecd4634df70aeed4e9678" prot="public" static="no">
        <name>DEV_GPIO_BITS_MTHD_POLL</name>
        <initializer>(0)</initializer>
        <briefdescription>
<para>Method of all gpio bits set to poll. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="405" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="405" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1ga88cc519090f41d765e90e0abf5a98956" prot="public" static="no">
        <name>DEV_GPIO_BITS_MTHD_INTERRUPT</name>
        <initializer>(0xFFFFFFFF)</initializer>
        <briefdescription>
<para>Method of all gpio bits set to interrupt. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="407" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="407" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1ga38f184480198a34d80ea26240160facb" prot="public" static="no">
        <name>DEV_GPIO_BITS_MTHD_DEFAULT</name>
        <initializer>(<ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1gaed07d1ee12aecd4634df70aeed4e9678" kindref="member">DEV_GPIO_BITS_MTHD_POLL</ref>)</initializer>
        <briefdescription>
<para>Default method of all gpio bits should be poll for first open. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="409" column="9" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="409" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="enum">
      <memberdef kind="enum" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1gab250cf93325c17613311c44766920a12" prot="public" static="no">
        <name>dev_gpio_pin</name>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12ac319c4aff8e3c3fb37366ae5c71743e8" prot="public">
          <name>DEV_GPIO_PIN_0</name>
          <initializer>= 0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Pin 0 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12ae1ddf5e654dd6de64d83225e9f6e12a2" prot="public">
          <name>DEV_GPIO_PIN_1</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Pin 1 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12ab8ca9087d6a2e054eb2c2d05ec2773f9" prot="public">
          <name>DEV_GPIO_PIN_2</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Pin 2 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a52a3cf2293beb7af692489d60fd7cc95" prot="public">
          <name>DEV_GPIO_PIN_3</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Pin 3 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12ae26c6f9562340ecacc1d2df9fe10cfdc" prot="public">
          <name>DEV_GPIO_PIN_4</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Pin 4 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a2bbcf90cb8d932a57d98716a820a1a39" prot="public">
          <name>DEV_GPIO_PIN_5</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Pin 5 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12ac5cd03c56bbfbda6c8763e0ec1b9f8c7" prot="public">
          <name>DEV_GPIO_PIN_6</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Pin 6 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a4aa6dacee3839896256f86720d15ce0d" prot="public">
          <name>DEV_GPIO_PIN_7</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Pin 7 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12aa1bb840716cf78f94b6be4ea66cd27f7" prot="public">
          <name>DEV_GPIO_PIN_8</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Pin 8 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12ab754eec888d2034b251abc0e1bbcffeb" prot="public">
          <name>DEV_GPIO_PIN_9</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Pin 9 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12ab3767da9ed7bba7d7e68da924bacb0b6" prot="public">
          <name>DEV_GPIO_PIN_10</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Pin 10 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a6c382341f63a20d341485cf688de8f1f" prot="public">
          <name>DEV_GPIO_PIN_11</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Pin 11 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12ac085ab34c235b596edaa0a87f72abed0" prot="public">
          <name>DEV_GPIO_PIN_12</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Pin 12 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a87f11e8d17729d5a776a3b76078733c0" prot="public">
          <name>DEV_GPIO_PIN_13</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Pin 13 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a071f1e284fa9de9b2da659bf6c0c7cd5" prot="public">
          <name>DEV_GPIO_PIN_14</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Pin 14 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a81a31a3812eb60119caeebd71935de47" prot="public">
          <name>DEV_GPIO_PIN_15</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Pin 15 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a799ed53aaa4479a90ac3d0544ae06a23" prot="public">
          <name>DEV_GPIO_PIN_16</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Pin 16 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a2a5f2e067b0bdcaef3fc91fe4acb35c0" prot="public">
          <name>DEV_GPIO_PIN_17</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Pin 17 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12aaaa46c1d4bed47eb5644b1fedca0993c" prot="public">
          <name>DEV_GPIO_PIN_18</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Pin 18 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a49177db79f5f006836d7890a39d6d774" prot="public">
          <name>DEV_GPIO_PIN_19</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Pin 19 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a9c2458e889b5fea9a667380c281a01b1" prot="public">
          <name>DEV_GPIO_PIN_20</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Pin 20 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12adc0857948f5ab7c92b0401f4a796fa56" prot="public">
          <name>DEV_GPIO_PIN_21</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Pin 21 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a7f7a54d90e0b71cdab1142fb6dfc2337" prot="public">
          <name>DEV_GPIO_PIN_22</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Pin 22 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a921df87a39457e5ed92977a6c3e0e197" prot="public">
          <name>DEV_GPIO_PIN_23</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Pin 23 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a30a59d1ceb203527dc15a279cbb5538b" prot="public">
          <name>DEV_GPIO_PIN_24</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Pin 24 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12abd65884d3707430adbd3ff9e374b2139" prot="public">
          <name>DEV_GPIO_PIN_25</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Pin 25 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a66e263e3926b6164b7c506b0840ce15e" prot="public">
          <name>DEV_GPIO_PIN_26</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Pin 26 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a15ec0e3d0d0df7b6e68273480b39c633" prot="public">
          <name>DEV_GPIO_PIN_27</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Pin 27 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a7dda2df7dddaea04646423d7e0b5c625" prot="public">
          <name>DEV_GPIO_PIN_28</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Pin 28 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a8c2b0b0b5bf0b2c713dc6140a2650099" prot="public">
          <name>DEV_GPIO_PIN_29</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Pin 29 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a0abf184e2b9d3cc54a7fa2d3ff9a15d2" prot="public">
          <name>DEV_GPIO_PIN_30</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Pin 30 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a73c36d770967967cbe149df681adc1ba" prot="public">
          <name>DEV_GPIO_PIN_31</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Pin 31 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a16df4617a020c44a7e883baf8cea7b01" prot="public">
          <name>DEV_GPIO_PIN_NC</name>
          <initializer>= 0xFFFFFFFF</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Pin Not Connected </para>          </detaileddescription>
        </enumvalue>
        <briefdescription>
<para>gpio pin defintions </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="85" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="85" bodyend="119"/>
      </memberdef>
      <memberdef kind="enum" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1gac090176f5a201bc707f545e478599e8a" prot="public" static="no">
        <name>dev_gpio_port</name>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa72446ff2344369d027950fdac3d2a228" prot="public">
          <name>DEV_GPIO_PORT_0</name>
          <initializer>= 0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Port 0 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aaadc17ebf61a90a5822d80e2cd045ee22" prot="public">
          <name>DEV_GPIO_PORT_1</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Port 1 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa69b0dfa027a189d1ac30c04661678559" prot="public">
          <name>DEV_GPIO_PORT_2</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Port 2 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aab5b20bcade81c600d37ead3ff65b0c35" prot="public">
          <name>DEV_GPIO_PORT_3</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Port 3 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa4f25e9039c1103a6aabe1c27eebfe6a0" prot="public">
          <name>DEV_GPIO_PORT_4</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Port 4 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa71094464f73c7c72d5a49c8466152b2c" prot="public">
          <name>DEV_GPIO_PORT_5</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Port 5 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa27336423079ac5bf24ad490031496aeb" prot="public">
          <name>DEV_GPIO_PORT_6</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Port 6 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa75a7225630f0ab5f593a7a5c1360547c" prot="public">
          <name>DEV_GPIO_PORT_7</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Port 7 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa4894081e4d7b9ab7b99f9a36d5100223" prot="public">
          <name>DEV_GPIO_PORT_8</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Port 8 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa561e36bb38fb95f1050bb7b70e532c24" prot="public">
          <name>DEV_GPIO_PORT_9</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Port 9 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa8d6618fa02104a1824c11c99848312aa" prot="public">
          <name>DEV_GPIO_PORT_10</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Port 10 </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa6601c97c399ff793e35459b4eee158b3" prot="public">
          <name>DEV_GPIO_PORT_A</name>
          <initializer>= 0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Port A </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aacd5810cf1f20b884f187dc90bd0cfe3e" prot="public">
          <name>DEV_GPIO_PORT_B</name>
          <initializer>= 1</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Port B </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aab87602402daaffb1449875e6d75329f0" prot="public">
          <name>DEV_GPIO_PORT_C</name>
          <initializer>= 2</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Port C </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aafb32ba20afbc950d62b5f2e55c205186" prot="public">
          <name>DEV_GPIO_PORT_D</name>
          <initializer>= 3</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Port D </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa9131d5101d1b4f78e5c1e4df50bb0466" prot="public">
          <name>DEV_GPIO_PORT_E</name>
          <initializer>= 4</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Port E </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aac3f3d373fedc15c7ad25b6dc4eca44f0" prot="public">
          <name>DEV_GPIO_PORT_F</name>
          <initializer>= 5</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Port F </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa61dae67758205a921a8a4ebd0eb6c76f" prot="public">
          <name>DEV_GPIO_PORT_G</name>
          <initializer>= 6</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Port G </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa2b09be8fb5df3cfba863fd1e8d5713e9" prot="public">
          <name>DEV_GPIO_PORT_H</name>
          <initializer>= 7</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Port H </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa38f8039b678a9763653af86349d8ec4f" prot="public">
          <name>DEV_GPIO_PORT_I</name>
          <initializer>= 8</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Port I </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa09a12bd696c8e5e991e5e10535c13632" prot="public">
          <name>DEV_GPIO_PORT_J</name>
          <initializer>= 9</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Port J </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa2517e00a840b7806ddaaf6922cea74c7" prot="public">
          <name>DEV_GPIO_PORT_K</name>
          <initializer>= 10</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Port K </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aaa3fdf40e9267c25f2835932e0f40df83" prot="public">
          <name>DEV_GPIO_PORT_NC</name>
          <initializer>= 0xFFFFFFFF</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>GPIO Port Not Connected </para>          </detaileddescription>
        </enumvalue>
        <briefdescription>
<para>gpio port defintions </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="127" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="127" bodyend="151"/>
      </memberdef>
      <memberdef kind="enum" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1gaf7acf5e0cba8e4d0fea85668a51e747f" prot="public" static="no">
        <name>gpio_int_polarity</name>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747fac05bf506d475a58b45649c05c7448d7a" prot="public">
          <name>GPIO_INT_ACTIVE_LOW</name>
          <initializer>= 0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Active low for level-sensitive interrupt for 1 bit </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747fa3b03ffd1c638cd0bc6a0074e4b9b9d58" prot="public">
          <name>GPIO_INT_FALLING_EDGE</name>
          <initializer>= 0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Falling-edge for edge-sensitive interrupt for 1 bit </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747faffb4e64179063c63edb6e9ee78f6f075" prot="public">
          <name>GPIO_INT_ACTIVE_HIGH</name>
          <initializer>=  1</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Active high for level-sensitive interrupt for 1 bit </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747fa972a50f714b96ed7a41f9e5ee734ed9e" prot="public">
          <name>GPIO_INT_RISING_EDGE</name>
          <initializer>= 1</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Rising-edge for edge-sensitive interrupt for 1 bit </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747faba4811b0bbe2fe6a60641961df5b8e19" prot="public">
          <name>GPIO_INT_ACTIVE_LOW_ALL</name>
          <initializer>= 0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Active low for level-sensitive interrupt for all bits </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747fa35b1957a6688067545c9f1134bddc45b" prot="public">
          <name>GPIO_INT_FALLING_EDGE_ALL</name>
          <initializer>= 0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Falling-edge for edge-sensitive interrupt for all bits </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747fa31944f1136e77883ead79055e60ff5f1" prot="public">
          <name>GPIO_INT_ACTIVE_HIGH_ALL</name>
          <initializer>=  0XFFFFFFFF</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Active high for level-sensitive interrupt for all bits </para>          </detaileddescription>
        </enumvalue>
        <enumvalue id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747fadba09c91f686ef5ae7289fc16f49d33f" prot="public">
          <name>GPIO_INT_RISING_EDGE_ALL</name>
          <initializer>= 0XFFFFFFFF</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
<para>Rising-edge for edge-sensitive interrupt for all bits </para>          </detaileddescription>
        </enumvalue>
        <briefdescription>
<para>GPIO Interrupt polarity type enum. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="292" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="292" bodyend="303"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="typedef">
      <memberdef kind="typedef" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ga6d892ba958277a2af1358f378b11af6c" prot="public" static="no">
        <type>enum <ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1gab250cf93325c17613311c44766920a12" kindref="member">dev_gpio_pin</ref></type>
        <definition>typedef enum dev_gpio_pin  DEV_GPIO_PIN</definition>
        <argsstring></argsstring>
        <name>DEV_GPIO_PIN</name>
        <briefdescription>
<para>gpio pin defintions </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="119" column="1"/>
      </memberdef>
      <memberdef kind="typedef" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1gacba2c70a7841f1e445f5c3c6ad1a74ad" prot="public" static="no">
        <type>enum <ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1gac090176f5a201bc707f545e478599e8a" kindref="member">dev_gpio_port</ref></type>
        <definition>typedef enum dev_gpio_port  DEV_GPIO_PORT</definition>
        <argsstring></argsstring>
        <name>DEV_GPIO_PORT</name>
        <briefdescription>
<para>gpio port defintions </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="151" column="1"/>
      </memberdef>
      <memberdef kind="typedef" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga58ce96f05f5aed30f6101586fdecb750" prot="public" static="no">
        <type>enum <ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1gaf7acf5e0cba8e4d0fea85668a51e747f" kindref="member">gpio_int_polarity</ref></type>
        <definition>typedef enum gpio_int_polarity  GPIO_INT_POLARITY</definition>
        <argsstring></argsstring>
        <name>GPIO_INT_POLARITY</name>
        <briefdescription>
<para>GPIO Interrupt polarity type enum. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="303" column="1"/>
      </memberdef>
      <memberdef kind="typedef" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga3cd4a71b300b56dcf96373a00fd03e02" prot="public" static="no">
        <type>struct <ref refid="structdev__gpio__int__cfg" kindref="compound">dev_gpio_int_cfg</ref></type>
        <definition>typedef struct dev_gpio_int_cfg  DEV_GPIO_INT_CFG</definition>
        <argsstring></argsstring>
        <name>DEV_GPIO_INT_CFG</name>
        <briefdescription>
<para>GPIO interrupt configuration. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="356" column="1"/>
      </memberdef>
      <memberdef kind="typedef" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1gab29546541d780a9b4f7c1bf3c8f1f47d" prot="public" static="no">
        <type>struct <ref refid="structdev__gpio__int__cfg" kindref="compound">dev_gpio_int_cfg</ref> *</type>
        <definition>typedef struct dev_gpio_int_cfg *  DEV_GPIO_INT_CFG_PTR</definition>
        <argsstring></argsstring>
        <name>DEV_GPIO_INT_CFG_PTR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="356" column="1"/>
      </memberdef>
      <memberdef kind="typedef" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga8b480cf689e0b43585d081d51d1b6ff6" prot="public" static="no">
        <type>void(*</type>
        <definition>typedef void(* DEV_GPIO_HANDLER)(void *ptr)</definition>
        <argsstring>)(void *ptr)</argsstring>
        <name>DEV_GPIO_HANDLER</name>
        <briefdescription>
<para>GPIO interrupt handler or Interrupt Service Routine(ISR) </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="364" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="364" bodyend="-1"/>
      </memberdef>
      <memberdef kind="typedef" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga620e465b53c10b6718d12fdc29e963b8" prot="public" static="no">
        <type>struct <ref refid="structdev__gpio__bit__isr" kindref="compound">dev_gpio_bit_isr</ref></type>
        <definition>typedef struct dev_gpio_bit_isr  DEV_GPIO_BIT_ISR</definition>
        <argsstring></argsstring>
        <name>DEV_GPIO_BIT_ISR</name>
        <briefdescription>
<para>interrupt handler for each port bit </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="370" column="1"/>
      </memberdef>
      <memberdef kind="typedef" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1gaa3e1936a47c3b3d9b4de03fb7c93ed74" prot="public" static="no">
        <type>struct <ref refid="structdev__gpio__bit__isr" kindref="compound">dev_gpio_bit_isr</ref> *</type>
        <definition>typedef struct dev_gpio_bit_isr *  DEV_GPIO_BIT_ISR_PTR</definition>
        <argsstring></argsstring>
        <name>DEV_GPIO_BIT_ISR_PTR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="370" column="1"/>
      </memberdef>
      <memberdef kind="typedef" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1ga87e9eab1a73f62b5d21cc109b19d5db9" prot="public" static="no">
        <type>struct <ref refid="structdev__gpio__info" kindref="compound">dev_gpio_info</ref></type>
        <definition>typedef struct dev_gpio_info  DEV_GPIO_INFO</definition>
        <argsstring></argsstring>
        <name>DEV_GPIO_INFO</name>
        <briefdescription>
<para>gpio information struct definition </para>        </briefdescription>
        <detaileddescription>
<para>Informations about gpio open count, working status gpio registers and control block, gpio io direction and interrupt/poll for each bit of gpio <simplesect kind="note"><para>Only available for gpio with max 32bits </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="398" column="1"/>
      </memberdef>
      <memberdef kind="typedef" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1gafd33c433a241a5332253dbe1d2bb6d66" prot="public" static="no">
        <type>struct <ref refid="structdev__gpio__info" kindref="compound">dev_gpio_info</ref> *</type>
        <definition>typedef struct dev_gpio_info *  DEV_GPIO_INFO_PTR</definition>
        <argsstring></argsstring>
        <name>DEV_GPIO_INFO_PTR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="398" column="1"/>
      </memberdef>
      <memberdef kind="typedef" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1gab39bda9a6b6726d0ccccc7b4742d9d27" prot="public" static="no">
        <type>struct <ref refid="structdev__gpio" kindref="compound">dev_gpio</ref></type>
        <definition>typedef struct dev_gpio  DEV_GPIO</definition>
        <argsstring></argsstring>
        <name>DEV_GPIO</name>
        <briefdescription>
<para>gpio device interface definition </para>        </briefdescription>
        <detaileddescription>
<para>Define gpio device interface, like gpio information structure, fuctions to open/close/control gpio, write or read data via gpio <simplesect kind="note"><para>All this details are implemented by user in user porting code </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="424" column="1"/>
      </memberdef>
      <memberdef kind="typedef" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1gae0f24acdf1f85cb06e332306fb6d29bc" prot="public" static="no">
        <type>struct <ref refid="structdev__gpio" kindref="compound">dev_gpio</ref> *</type>
        <definition>typedef struct dev_gpio *  DEV_GPIO_PTR</definition>
        <argsstring></argsstring>
        <name>DEV_GPIO_PTR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="424" column="1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="var">
      <memberdef kind="variable" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga25fcd68b3e78f18559a32d0bacd9bcb1" prot="public" static="yes" mutable="no">
        <type>const <ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga3cd4a71b300b56dcf96373a00fd03e02" kindref="member">DEV_GPIO_INT_CFG</ref></type>
        <definition>const DEV_GPIO_INT_CFG gpio_int_cfg_default</definition>
        <argsstring></argsstring>
        <name>gpio_int_cfg_default</name>
        <initializer>= 
	{<ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga6c2c2001d31ee7336e5ecbd283e66486" kindref="member">GPIO_BITS_MASK_ALL</ref>, <ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1gaf9776fdbdfdb11ed78784f79fa25b667" kindref="member">GPIO_INT_LEVEL_TRIG_ALL</ref>, 
		<ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747faba4811b0bbe2fe6a60641961df5b8e19" kindref="member">GPIO_INT_ACTIVE_LOW_ALL</ref>, <ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga2c0e952816e5c67259a674a6010ad41c" kindref="member">GPIO_INT_NO_DEBOUNCE_ALL</ref>}</initializer>
        <briefdescription>
<para>Default interrupt configuration for all gpio bits. </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="359" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" bodystart="359" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="func">
      <memberdef kind="function" id="group___d_e_v_i_c_e___h_a_l___g_p_i_o_1gaa3ed54c8ec11f3ae9033d93c86e21c72" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type><ref refid="structdev__gpio" kindref="compound">DEV_GPIO_PTR</ref></type>
        <definition>DEV_GPIO_PTR gpio_get_dev</definition>
        <argsstring>(int32_t gpio_id)</argsstring>
        <name>gpio_get_dev</name>
        <param>
          <type>int32_t</type>
          <declname>gpio_id</declname>
        </param>
        <briefdescription>
<para>get an <ref refid="structdev__gpio" kindref="compound">gpio device</ref> by gpio device id. </para>        </briefdescription>
        <detaileddescription>
<para><verbatim>    For how to use gpio device hal refer to \ref dev_gpio &quot;Functions in gpio device structure&quot;
</verbatim> <parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">gpio_id</parametername>
</parameternamelist>
<parameterdescription>
<para>id of gpio, defined by user </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>!NULL</parametername>
</parameternamelist>
<parameterdescription>
<para>pointer to an <ref refid="structdev__gpio" kindref="compound">gpio device structure</ref> </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>NULL</parametername>
</parameternamelist>
<parameterdescription>
<para>failed to find the gpio device by gpio_id </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="note"><para>Need to implemented by user in user code </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h" line="500" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/board/axs/drivers/ip/designware/gpio/dw_gpio_obj.c" bodystart="165" bodyend="186"/>
        <referencedby refid="group___b_o_a_r_d___e_m_s_k___d_r_v___g_p_i_o_1ga1c5aeb4ab0898b4d756415644ff65c68" compoundref="emsk__gpio_8c" startline="91" endline="104">emsk_button_init</referencedby>
        <referencedby refid="group___b_o_a_r_d___e_m_s_k___d_r_v___g_p_i_o_1gac9f916612edd3260bf1282c25ceea192" compoundref="emsk__gpio_8c" startline="73" endline="88">emsk_led_init</referencedby>
        <referencedby refid="group___b_o_a_r_d___e_m_s_k___d_r_v___g_p_i_o_1ga17c90e6a42b9c2952d406d0136a390ba" compoundref="emsk__gpio_8c" startline="107" endline="120">emsk_switch_init</referencedby>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>gpio device hardware layer definitions </para>    </briefdescription>
    <detaileddescription>
<para>Provide common definitions for gpio device, then the software developer can develop gpio driver following these definitions, and the applications can directly call this definition to realize functions </para>    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">/*<sp/>------------------------------------------</highlight></codeline>
<codeline lineno="2"><highlight class="comment"><sp/>*<sp/>Copyright<sp/>(c)<sp/>2017,<sp/>Synopsys,<sp/>Inc.<sp/>All<sp/>rights<sp/>reserved.</highlight></codeline>
<codeline lineno="3"><highlight class="comment"></highlight></codeline>
<codeline lineno="4"><highlight class="comment"><sp/>*<sp/>Redistribution<sp/>and<sp/>use<sp/>in<sp/>source<sp/>and<sp/>binary<sp/>forms,<sp/>with<sp/>or<sp/>without<sp/>modification,</highlight></codeline>
<codeline lineno="5"><highlight class="comment"><sp/>*<sp/>are<sp/>permitted<sp/>provided<sp/>that<sp/>the<sp/>following<sp/>conditions<sp/>are<sp/>met:</highlight></codeline>
<codeline lineno="6"><highlight class="comment"></highlight></codeline>
<codeline lineno="7"><highlight class="comment"><sp/>*<sp/>1)<sp/>Redistributions<sp/>of<sp/>source<sp/>code<sp/>must<sp/>retain<sp/>the<sp/>above<sp/>copyright<sp/>notice,<sp/>this</highlight></codeline>
<codeline lineno="8"><highlight class="comment"><sp/>*<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer.</highlight></codeline>
<codeline lineno="9"><highlight class="comment"></highlight></codeline>
<codeline lineno="10"><highlight class="comment"><sp/>*<sp/>2)<sp/>Redistributions<sp/>in<sp/>binary<sp/>form<sp/>must<sp/>reproduce<sp/>the<sp/>above<sp/>copyright<sp/>notice,</highlight></codeline>
<codeline lineno="11"><highlight class="comment"><sp/>*<sp/>this<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer<sp/>in<sp/>the<sp/>documentation<sp/>and/or</highlight></codeline>
<codeline lineno="12"><highlight class="comment"><sp/>*<sp/>other<sp/>materials<sp/>provided<sp/>with<sp/>the<sp/>distribution.</highlight></codeline>
<codeline lineno="13"><highlight class="comment"></highlight></codeline>
<codeline lineno="14"><highlight class="comment"><sp/>*<sp/>3)<sp/>Neither<sp/>the<sp/>name<sp/>of<sp/>the<sp/>Synopsys,<sp/>Inc.,<sp/>nor<sp/>the<sp/>names<sp/>of<sp/>its<sp/>contributors<sp/>may</highlight></codeline>
<codeline lineno="15"><highlight class="comment"><sp/>*<sp/>be<sp/>used<sp/>to<sp/>endorse<sp/>or<sp/>promote<sp/>products<sp/>derived<sp/>from<sp/>this<sp/>software<sp/>without</highlight></codeline>
<codeline lineno="16"><highlight class="comment"><sp/>*<sp/>specific<sp/>prior<sp/>written<sp/>permission.</highlight></codeline>
<codeline lineno="17"><highlight class="comment"></highlight></codeline>
<codeline lineno="18"><highlight class="comment"><sp/>*<sp/>THIS<sp/>SOFTWARE<sp/>IS<sp/>PROVIDED<sp/>BY<sp/>THE<sp/>COPYRIGHT<sp/>HOLDERS<sp/>AND<sp/>CONTRIBUTORS<sp/>&quot;AS<sp/>IS&quot;<sp/>AND</highlight></codeline>
<codeline lineno="19"><highlight class="comment"><sp/>*<sp/>ANY<sp/>EXPRESS<sp/>OR<sp/>IMPLIED<sp/>WARRANTIES,<sp/>INCLUDING,<sp/>BUT<sp/>NOT<sp/>LIMITED<sp/>TO,<sp/>THE<sp/>IMPLIED</highlight></codeline>
<codeline lineno="20"><highlight class="comment"><sp/>*<sp/>WARRANTIES<sp/>OF<sp/>MERCHANTABILITY<sp/>AND<sp/>FITNESS<sp/>FOR<sp/>A<sp/>PARTICULAR<sp/>PURPOSE<sp/>ARE</highlight></codeline>
<codeline lineno="21"><highlight class="comment"><sp/>*<sp/>DISCLAIMED.<sp/>IN<sp/>NO<sp/>EVENT<sp/>SHALL<sp/>THE<sp/>COPYRIGHT<sp/>HOLDER<sp/>OR<sp/>CONTRIBUTORS<sp/>BE<sp/>LIABLE<sp/>FOR</highlight></codeline>
<codeline lineno="22"><highlight class="comment"><sp/>*<sp/>ANY<sp/>DIRECT,<sp/>INDIRECT,<sp/>INCIDENTAL,<sp/>SPECIAL,<sp/>EXEMPLARY,<sp/>OR<sp/>CONSEQUENTIAL<sp/>DAMAGES</highlight></codeline>
<codeline lineno="23"><highlight class="comment"><sp/>*<sp/>(INCLUDING,<sp/>BUT<sp/>NOT<sp/>LIMITED<sp/>TO,<sp/>PROCUREMENT<sp/>OF<sp/>SUBSTITUTE<sp/>GOODS<sp/>OR<sp/>SERVICES;</highlight></codeline>
<codeline lineno="24"><highlight class="comment"><sp/>*<sp/>LOSS<sp/>OF<sp/>USE,<sp/>DATA,<sp/>OR<sp/>PROFITS;<sp/>OR<sp/>BUSINESS<sp/>INTERRUPTION)<sp/>HOWEVER<sp/>CAUSED<sp/>AND<sp/>ON</highlight></codeline>
<codeline lineno="25"><highlight class="comment"><sp/>*<sp/>ANY<sp/>THEORY<sp/>OF<sp/>LIABILITY,<sp/>WHETHER<sp/>IN<sp/>CONTRACT,<sp/>STRICT<sp/>LIABILITY,<sp/>OR<sp/>TORT</highlight></codeline>
<codeline lineno="26"><highlight class="comment"><sp/>*<sp/>(INCLUDING<sp/>NEGLIGENCE<sp/>OR<sp/>OTHERWISE)<sp/>ARISING<sp/>IN<sp/>ANY<sp/>WAY<sp/>OUT<sp/>OF<sp/>THE<sp/>USE<sp/>OF<sp/>THIS</highlight></codeline>
<codeline lineno="27"><highlight class="comment"><sp/>*<sp/>SOFTWARE,<sp/>EVEN<sp/>IF<sp/>ADVISED<sp/>OF<sp/>THE<sp/>POSSIBILITY<sp/>OF<sp/>SUCH<sp/>DAMAGE.</highlight></codeline>
<codeline lineno="28"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="29"><highlight class="comment">---------------------------------------------<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="30"><highlight class="normal"></highlight></codeline>
<codeline lineno="58"><highlight class="preprocessor">#ifndef<sp/>_DEVICE_HAL_GPIO_H_</highlight></codeline>
<codeline lineno="59"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>_DEVICE_HAL_GPIO_H_</highlight></codeline>
<codeline lineno="60"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="61"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&quot;<ref refid="dev__common_8h" kindref="compound">dev_common.h</ref>&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="62"><highlight class="normal"></highlight></codeline>
<codeline lineno="69"><highlight class="comment">/*</highlight></codeline>
<codeline lineno="70"><highlight class="comment"><sp/>*<sp/>defines<sp/>for<sp/>gpio<sp/>directions</highlight></codeline>
<codeline lineno="71"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="72" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_f_d_i_r_1ga4956087e24b3fc0ccf1f667b74cb967f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPIO_DIR_INPUT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="73" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_f_d_i_r_1gae9bb804807d0819629660c6e97934e37" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_DIR_OUTPUT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="83" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1gac53986f44fb081f59b937b63527dbfe1" refkind="member"><highlight class="preprocessor">#define<sp/>DEV_GPIO_PIN_DEF(pin)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((pin)&amp;0xFFFF)</highlight></codeline>
<codeline lineno="84"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="85" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1gab250cf93325c17613311c44766920a12" refkind="member"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">enum</highlight><highlight class="normal"><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1gab250cf93325c17613311c44766920a12" kindref="member">dev_gpio_pin</ref><sp/>{</highlight></codeline>
<codeline lineno="86" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12ac319c4aff8e3c3fb37366ae5c71743e8" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12ac319c4aff8e3c3fb37366ae5c71743e8" kindref="member">DEV_GPIO_PIN_0</ref><sp/>=<sp/>0,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="87" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12ae1ddf5e654dd6de64d83225e9f6e12a2" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12ae1ddf5e654dd6de64d83225e9f6e12a2" kindref="member">DEV_GPIO_PIN_1</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="88" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12ab8ca9087d6a2e054eb2c2d05ec2773f9" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12ab8ca9087d6a2e054eb2c2d05ec2773f9" kindref="member">DEV_GPIO_PIN_2</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="89" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a52a3cf2293beb7af692489d60fd7cc95" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a52a3cf2293beb7af692489d60fd7cc95" kindref="member">DEV_GPIO_PIN_3</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="90" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12ae26c6f9562340ecacc1d2df9fe10cfdc" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12ae26c6f9562340ecacc1d2df9fe10cfdc" kindref="member">DEV_GPIO_PIN_4</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="91" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a2bbcf90cb8d932a57d98716a820a1a39" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a2bbcf90cb8d932a57d98716a820a1a39" kindref="member">DEV_GPIO_PIN_5</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="92" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12ac5cd03c56bbfbda6c8763e0ec1b9f8c7" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12ac5cd03c56bbfbda6c8763e0ec1b9f8c7" kindref="member">DEV_GPIO_PIN_6</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="93" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a4aa6dacee3839896256f86720d15ce0d" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a4aa6dacee3839896256f86720d15ce0d" kindref="member">DEV_GPIO_PIN_7</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="94" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12aa1bb840716cf78f94b6be4ea66cd27f7" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12aa1bb840716cf78f94b6be4ea66cd27f7" kindref="member">DEV_GPIO_PIN_8</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="95" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12ab754eec888d2034b251abc0e1bbcffeb" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12ab754eec888d2034b251abc0e1bbcffeb" kindref="member">DEV_GPIO_PIN_9</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="96" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12ab3767da9ed7bba7d7e68da924bacb0b6" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12ab3767da9ed7bba7d7e68da924bacb0b6" kindref="member">DEV_GPIO_PIN_10</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="97" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a6c382341f63a20d341485cf688de8f1f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a6c382341f63a20d341485cf688de8f1f" kindref="member">DEV_GPIO_PIN_11</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="98" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12ac085ab34c235b596edaa0a87f72abed0" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12ac085ab34c235b596edaa0a87f72abed0" kindref="member">DEV_GPIO_PIN_12</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="99" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a87f11e8d17729d5a776a3b76078733c0" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a87f11e8d17729d5a776a3b76078733c0" kindref="member">DEV_GPIO_PIN_13</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="100" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a071f1e284fa9de9b2da659bf6c0c7cd5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a071f1e284fa9de9b2da659bf6c0c7cd5" kindref="member">DEV_GPIO_PIN_14</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="101" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a81a31a3812eb60119caeebd71935de47" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a81a31a3812eb60119caeebd71935de47" kindref="member">DEV_GPIO_PIN_15</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="102" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a799ed53aaa4479a90ac3d0544ae06a23" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a799ed53aaa4479a90ac3d0544ae06a23" kindref="member">DEV_GPIO_PIN_16</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="103" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a2a5f2e067b0bdcaef3fc91fe4acb35c0" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a2a5f2e067b0bdcaef3fc91fe4acb35c0" kindref="member">DEV_GPIO_PIN_17</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="104" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12aaaa46c1d4bed47eb5644b1fedca0993c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12aaaa46c1d4bed47eb5644b1fedca0993c" kindref="member">DEV_GPIO_PIN_18</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="105" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a49177db79f5f006836d7890a39d6d774" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a49177db79f5f006836d7890a39d6d774" kindref="member">DEV_GPIO_PIN_19</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="106" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a9c2458e889b5fea9a667380c281a01b1" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a9c2458e889b5fea9a667380c281a01b1" kindref="member">DEV_GPIO_PIN_20</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="107" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12adc0857948f5ab7c92b0401f4a796fa56" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12adc0857948f5ab7c92b0401f4a796fa56" kindref="member">DEV_GPIO_PIN_21</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="108" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a7f7a54d90e0b71cdab1142fb6dfc2337" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a7f7a54d90e0b71cdab1142fb6dfc2337" kindref="member">DEV_GPIO_PIN_22</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="109" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a921df87a39457e5ed92977a6c3e0e197" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a921df87a39457e5ed92977a6c3e0e197" kindref="member">DEV_GPIO_PIN_23</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="110" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a30a59d1ceb203527dc15a279cbb5538b" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a30a59d1ceb203527dc15a279cbb5538b" kindref="member">DEV_GPIO_PIN_24</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="111" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12abd65884d3707430adbd3ff9e374b2139" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12abd65884d3707430adbd3ff9e374b2139" kindref="member">DEV_GPIO_PIN_25</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="112" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a66e263e3926b6164b7c506b0840ce15e" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a66e263e3926b6164b7c506b0840ce15e" kindref="member">DEV_GPIO_PIN_26</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="113" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a15ec0e3d0d0df7b6e68273480b39c633" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a15ec0e3d0d0df7b6e68273480b39c633" kindref="member">DEV_GPIO_PIN_27</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="114" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a7dda2df7dddaea04646423d7e0b5c625" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a7dda2df7dddaea04646423d7e0b5c625" kindref="member">DEV_GPIO_PIN_28</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="115" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a8c2b0b0b5bf0b2c713dc6140a2650099" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a8c2b0b0b5bf0b2c713dc6140a2650099" kindref="member">DEV_GPIO_PIN_29</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="116" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a0abf184e2b9d3cc54a7fa2d3ff9a15d2" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a0abf184e2b9d3cc54a7fa2d3ff9a15d2" kindref="member">DEV_GPIO_PIN_30</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="117" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a73c36d770967967cbe149df681adc1ba" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a73c36d770967967cbe149df681adc1ba" kindref="member">DEV_GPIO_PIN_31</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="118" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a16df4617a020c44a7e883baf8cea7b01" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggab250cf93325c17613311c44766920a12a16df4617a020c44a7e883baf8cea7b01" kindref="member">DEV_GPIO_PIN_NC</ref><sp/>=<sp/>0xFFFFFFFF<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="119"><highlight class="normal">}<sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ga6d892ba958277a2af1358f378b11af6c" kindref="member">DEV_GPIO_PIN</ref>;</highlight></codeline>
<codeline lineno="120"><highlight class="normal"></highlight></codeline>
<codeline lineno="122" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ga422c7f05c6cd6fe627a576528f0880eb" refkind="member"><highlight class="preprocessor">#define<sp/>DEV_GPIO_PORT_DEF(port)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((port)&amp;0xFFFF)</highlight></codeline>
<codeline lineno="123"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="124" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1gadff14b1a1ea12924d9609cdbbcb91095" refkind="member"><highlight class="preprocessor">#define<sp/>DEV_GPIO_PORT_PIN_DEF(port,<sp/>pin)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(((port)&lt;&lt;16)|((pin)&amp;0xFFFF))</highlight></codeline>
<codeline lineno="125"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="127" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1gac090176f5a201bc707f545e478599e8a" refkind="member"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">enum</highlight><highlight class="normal"><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1gac090176f5a201bc707f545e478599e8a" kindref="member">dev_gpio_port</ref><sp/>{</highlight></codeline>
<codeline lineno="128" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa72446ff2344369d027950fdac3d2a228" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa72446ff2344369d027950fdac3d2a228" kindref="member">DEV_GPIO_PORT_0</ref><sp/>=<sp/>0,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="129" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aaadc17ebf61a90a5822d80e2cd045ee22" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aaadc17ebf61a90a5822d80e2cd045ee22" kindref="member">DEV_GPIO_PORT_1</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="130" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa69b0dfa027a189d1ac30c04661678559" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa69b0dfa027a189d1ac30c04661678559" kindref="member">DEV_GPIO_PORT_2</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="131" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aab5b20bcade81c600d37ead3ff65b0c35" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aab5b20bcade81c600d37ead3ff65b0c35" kindref="member">DEV_GPIO_PORT_3</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="132" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa4f25e9039c1103a6aabe1c27eebfe6a0" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa4f25e9039c1103a6aabe1c27eebfe6a0" kindref="member">DEV_GPIO_PORT_4</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="133" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa71094464f73c7c72d5a49c8466152b2c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa71094464f73c7c72d5a49c8466152b2c" kindref="member">DEV_GPIO_PORT_5</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="134" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa27336423079ac5bf24ad490031496aeb" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa27336423079ac5bf24ad490031496aeb" kindref="member">DEV_GPIO_PORT_6</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="135" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa75a7225630f0ab5f593a7a5c1360547c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa75a7225630f0ab5f593a7a5c1360547c" kindref="member">DEV_GPIO_PORT_7</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="136" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa4894081e4d7b9ab7b99f9a36d5100223" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa4894081e4d7b9ab7b99f9a36d5100223" kindref="member">DEV_GPIO_PORT_8</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="137" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa561e36bb38fb95f1050bb7b70e532c24" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa561e36bb38fb95f1050bb7b70e532c24" kindref="member">DEV_GPIO_PORT_9</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="138" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa8d6618fa02104a1824c11c99848312aa" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa8d6618fa02104a1824c11c99848312aa" kindref="member">DEV_GPIO_PORT_10</ref>,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="139" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa6601c97c399ff793e35459b4eee158b3" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa6601c97c399ff793e35459b4eee158b3" kindref="member">DEV_GPIO_PORT_A</ref><sp/>=<sp/>0,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="140" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aacd5810cf1f20b884f187dc90bd0cfe3e" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aacd5810cf1f20b884f187dc90bd0cfe3e" kindref="member">DEV_GPIO_PORT_B</ref><sp/>=<sp/>1,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="141" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aab87602402daaffb1449875e6d75329f0" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aab87602402daaffb1449875e6d75329f0" kindref="member">DEV_GPIO_PORT_C</ref><sp/>=<sp/>2,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="142" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aafb32ba20afbc950d62b5f2e55c205186" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aafb32ba20afbc950d62b5f2e55c205186" kindref="member">DEV_GPIO_PORT_D</ref><sp/>=<sp/>3,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="143" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa9131d5101d1b4f78e5c1e4df50bb0466" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa9131d5101d1b4f78e5c1e4df50bb0466" kindref="member">DEV_GPIO_PORT_E</ref><sp/>=<sp/>4,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="144" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aac3f3d373fedc15c7ad25b6dc4eca44f0" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aac3f3d373fedc15c7ad25b6dc4eca44f0" kindref="member">DEV_GPIO_PORT_F</ref><sp/>=<sp/>5,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="145" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa61dae67758205a921a8a4ebd0eb6c76f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa61dae67758205a921a8a4ebd0eb6c76f" kindref="member">DEV_GPIO_PORT_G</ref><sp/>=<sp/>6,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="146" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa2b09be8fb5df3cfba863fd1e8d5713e9" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa2b09be8fb5df3cfba863fd1e8d5713e9" kindref="member">DEV_GPIO_PORT_H</ref><sp/>=<sp/>7,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="147" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa38f8039b678a9763653af86349d8ec4f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa38f8039b678a9763653af86349d8ec4f" kindref="member">DEV_GPIO_PORT_I</ref><sp/>=<sp/>8,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="148" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa09a12bd696c8e5e991e5e10535c13632" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa09a12bd696c8e5e991e5e10535c13632" kindref="member">DEV_GPIO_PORT_J</ref><sp/>=<sp/>9,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="149" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa2517e00a840b7806ddaaf6922cea74c7" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aa2517e00a840b7806ddaaf6922cea74c7" kindref="member">DEV_GPIO_PORT_K</ref><sp/>=<sp/>10,<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="150" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aaa3fdf40e9267c25f2835932e0f40df83" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1ggac090176f5a201bc707f545e478599e8aaa3fdf40e9267c25f2835932e0f40df83" kindref="member">DEV_GPIO_PORT_NC</ref><sp/>=<sp/>0xFFFFFFFF<sp/><sp/><sp/></highlight></codeline>
<codeline lineno="151"><highlight class="normal">}<sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f_1gacba2c70a7841f1e445f5c3c6ad1a74ad" kindref="member">DEV_GPIO_PORT</ref>;</highlight></codeline>
<codeline lineno="178" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d_1gadf2e3c74bf24056161b11fe605ae2465" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_CMD_SET_BIT_DIR_INPUT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>DEV_SET_SYSCMD(0)</highlight></codeline>
<codeline lineno="179"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="185" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d_1ga012ec483702c3346090ed3990fb5c424" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_CMD_SET_BIT_DIR_OUTPUT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>DEV_SET_SYSCMD(1)</highlight></codeline>
<codeline lineno="186"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="192" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d_1gaad16affb5d8e7ec732e904be45328c96" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_CMD_GET_BIT_DIR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>DEV_SET_SYSCMD(2)</highlight></codeline>
<codeline lineno="193"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="199" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d_1gada822221fb039eb5549af98e8c88ce9b" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_CMD_SET_BIT_INT_CFG<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>DEV_SET_SYSCMD(3)</highlight></codeline>
<codeline lineno="200"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="208" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d_1ga75fc7807746e1c9a4fecbb2ac17a23a6" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_CMD_GET_BIT_INT_CFG<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>DEV_SET_SYSCMD(4)</highlight></codeline>
<codeline lineno="209"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="215" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d_1gad43d27e0971a8cbca838dc69af2639a7" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_CMD_SET_BIT_ISR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>DEV_SET_SYSCMD(5)</highlight></codeline>
<codeline lineno="216"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="223" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d_1ga35168af88b6a2ddef118c55687d23bfa" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_CMD_GET_BIT_ISR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>DEV_SET_SYSCMD(6)</highlight></codeline>
<codeline lineno="224"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="230" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d_1ga0dc3ba08f56ab2c5ca64e4beab70fed5" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_CMD_ENA_BIT_INT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>DEV_SET_SYSCMD(7)</highlight></codeline>
<codeline lineno="231"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="237" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d_1ga628f933ae67d4f0acdedffd3b8b3ae99" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_CMD_DIS_BIT_INT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>DEV_SET_SYSCMD(8)</highlight></codeline>
<codeline lineno="238"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="244" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d_1ga5c4b788e2447b60ec5e67dea7fc96104" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_CMD_GET_BIT_MTHD<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>DEV_SET_SYSCMD(9)</highlight></codeline>
<codeline lineno="245"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="251" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d_1ga1bdac03e82e12781a8196fd300753a4d" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_CMD_TOGGLE_BITS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>DEV_SET_SYSCMD(10)</highlight></codeline>
<codeline lineno="252"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>@}<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="253"><highlight class="normal"></highlight></codeline>
<codeline lineno="261"><highlight class="comment">/*<sp/>GPIO<sp/>Mask<sp/>Defintions<sp/>*/</highlight></codeline>
<codeline lineno="263" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1gaea4203a0e716de02ef575abb80f6a9c2" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_BITS_MASK_NONE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0)</highlight></codeline>
<codeline lineno="264"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="265" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga6c2c2001d31ee7336e5ecbd283e66486" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_BITS_MASK_ALL<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0XFFFFFFFF)</highlight></codeline>
<codeline lineno="266"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="267"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>GPIO<sp/>Interrupt<sp/>Type<sp/>Related<sp/>Definitions<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="268"><highlight class="normal"></highlight></codeline>
<codeline lineno="270" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga6af26c98e4ab38de1881a258ad890cb5" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_INT_LEVEL_TRIG<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0)</highlight></codeline>
<codeline lineno="271"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="272" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1gab62c3bce0ebe01b3fea627a032a56995" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_INT_EDGE_TRIG<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1)</highlight></codeline>
<codeline lineno="273"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="274" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1gaf9776fdbdfdb11ed78784f79fa25b667" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_INT_LEVEL_TRIG_ALL<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0)</highlight></codeline>
<codeline lineno="275"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="276" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga8a703faf4b3220b70f4492b34a746381" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_INT_EDGE_TRIG_ALL<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0XFFFFFFFF)</highlight></codeline>
<codeline lineno="277"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="278"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>For<sp/>bit<sp/>settings<sp/>*/</highlight></codeline>
<codeline lineno="280" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga245c0a48052a3e3ac76712bb38c6b871" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_INT_BIT_LEVEL_TRIG(bit_ofs)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(GPIO_INT_LEVEL_TRIG&lt;&lt;(bit_ofs))</highlight></codeline>
<codeline lineno="281"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="282" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga76ca4a46917c909adb8c8185d447b5bd" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_INT_BIT_EDGE_TRIG(bit_ofs)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(GPIO_INT_EDGE_TRIG&lt;&lt;(bit_ofs))</highlight></codeline>
<codeline lineno="283"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>For<sp/>bits<sp/>settings<sp/>*/</highlight></codeline>
<codeline lineno="285" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1gabbc8e9ff61ad3a75f61fcd778d3bf759" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_INT_BITS_LEVEL_TRIG(bit_mask)<sp/><sp/><sp/><sp/><sp/><sp/>(GPIO_INT_LEVEL_TRIG_ALL&amp;(bit_mask))</highlight></codeline>
<codeline lineno="286"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="287" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1gac1a52e3e3d19344614b2381e28ef79e9" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_INT_BITS_EDGE_TRIG(bit_mask)<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(GPIO_INT_EDGE_TRIG_ALL&amp;(bit_mask))</highlight></codeline>
<codeline lineno="288"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="289"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>GPIO<sp/>Interrupt<sp/>Polarity<sp/>Related<sp/>Definitions<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="290"><highlight class="normal"></highlight></codeline>
<codeline lineno="292" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1gaf7acf5e0cba8e4d0fea85668a51e747f" refkind="member"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">enum</highlight><highlight class="normal"><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1gaf7acf5e0cba8e4d0fea85668a51e747f" kindref="member">gpio_int_polarity</ref><sp/>{</highlight></codeline>
<codeline lineno="293"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Polarity<sp/>for<sp/>1<sp/>bit<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="294" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747fac05bf506d475a58b45649c05c7448d7a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747fac05bf506d475a58b45649c05c7448d7a" kindref="member">GPIO_INT_ACTIVE_LOW</ref><sp/><sp/><sp/>=<sp/>0,<sp/></highlight></codeline>
<codeline lineno="295" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747fa3b03ffd1c638cd0bc6a0074e4b9b9d58" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747fa3b03ffd1c638cd0bc6a0074e4b9b9d58" kindref="member">GPIO_INT_FALLING_EDGE</ref><sp/>=<sp/>0,<sp/></highlight></codeline>
<codeline lineno="296" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747faffb4e64179063c63edb6e9ee78f6f075" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747faffb4e64179063c63edb6e9ee78f6f075" kindref="member">GPIO_INT_ACTIVE_HIGH</ref><sp/>=<sp/><sp/>1,<sp/></highlight></codeline>
<codeline lineno="297" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747fa972a50f714b96ed7a41f9e5ee734ed9e" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747fa972a50f714b96ed7a41f9e5ee734ed9e" kindref="member">GPIO_INT_RISING_EDGE</ref><sp/>=<sp/>1,<sp/></highlight></codeline>
<codeline lineno="298"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>Polartiy<sp/>for<sp/>all<sp/>32<sp/>bits<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="299" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747faba4811b0bbe2fe6a60641961df5b8e19" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747faba4811b0bbe2fe6a60641961df5b8e19" kindref="member">GPIO_INT_ACTIVE_LOW_ALL</ref><sp/><sp/><sp/>=<sp/>0,<sp/></highlight></codeline>
<codeline lineno="300" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747fa35b1957a6688067545c9f1134bddc45b" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747fa35b1957a6688067545c9f1134bddc45b" kindref="member">GPIO_INT_FALLING_EDGE_ALL</ref><sp/>=<sp/>0,<sp/></highlight></codeline>
<codeline lineno="301" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747fa31944f1136e77883ead79055e60ff5f1" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747fa31944f1136e77883ead79055e60ff5f1" kindref="member">GPIO_INT_ACTIVE_HIGH_ALL</ref><sp/>=<sp/><sp/>0XFFFFFFFF,<sp/></highlight></codeline>
<codeline lineno="302" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747fadba09c91f686ef5ae7289fc16f49d33f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747fadba09c91f686ef5ae7289fc16f49d33f" kindref="member">GPIO_INT_RISING_EDGE_ALL</ref><sp/>=<sp/>0XFFFFFFFF<sp/></highlight></codeline>
<codeline lineno="303"><highlight class="normal">}<sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga58ce96f05f5aed30f6101586fdecb750" kindref="member">GPIO_INT_POLARITY</ref>;</highlight></codeline>
<codeline lineno="304"><highlight class="normal"></highlight></codeline>
<codeline lineno="305"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>For<sp/>bit<sp/>settings<sp/>*/</highlight></codeline>
<codeline lineno="307" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1gad7a71014dc4411c347c81eb386f943a2" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_INT_BIT_POL_ACT_LOW(bit_ofs)<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(GPIO_INT_ACTIVE_LOW&lt;&lt;(bit_ofs))</highlight></codeline>
<codeline lineno="308"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="309" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1gac63c41c0ca0a29874a9a9d90c4d9b48d" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_INT_BIT_POL_ACT_HIGH(bit_ofs)<sp/><sp/><sp/><sp/><sp/><sp/>(GPIO_INT_ACTIVE_HIGH&lt;&lt;(bit_ofs))</highlight></codeline>
<codeline lineno="310"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="311" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1gadef36d887266eb89499b8e27a3d1b4e5" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_INT_BIT_POL_FALL_EDGE(bit_ofs)<sp/><sp/><sp/><sp/><sp/>(GPIO_INT_FALLING_EDGE&lt;&lt;(bit_ofs))</highlight></codeline>
<codeline lineno="312"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="313" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga212ac3afe0cd5c456dc65f9505ecd745" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_INT_BIT_POL_RISE_EDGE(bit_ofs)<sp/><sp/><sp/><sp/><sp/>(GPIO_INT_RISING_EDGE&lt;&lt;(bit_ofs))</highlight></codeline>
<codeline lineno="314"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="315"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>For<sp/>bits<sp/>settings<sp/>*/</highlight></codeline>
<codeline lineno="317" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga5e04bad224b3e05c14570017e908c445" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_INT_BITS_POL_ACT_LOW(bit_mask)<sp/><sp/><sp/><sp/><sp/>(GPIO_INT_ACTIVE_LOW_ALL&amp;(bit_mask))</highlight></codeline>
<codeline lineno="318"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="319" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga2279e517d31a29123fbcc8cffff6f1d6" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_INT_BITS_POL_ACT_HIGH(bit_mask)<sp/><sp/><sp/><sp/>(GPIO_INT_ACTIVE_HIGH_ALL&amp;(bit_mask))</highlight></codeline>
<codeline lineno="320"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="321" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1gae68592bdef50959dd12d339ac9532b14" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_INT_BITS_POL_FALL_EDGE(bit_mask)<sp/><sp/><sp/>(GPIO_INT_FALLING_EDGE_ALL&amp;(bit_mask))</highlight></codeline>
<codeline lineno="322"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="323" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga0d83ab7af0a4d58b56825313614bd7e1" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_INT_BITS_POL_RISE_EDGE(bit_mask)<sp/><sp/><sp/>(GPIO_INT_RISING_EDGE_ALL&amp;(bit_mask))</highlight></codeline>
<codeline lineno="324"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="325"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>GPIO<sp/>Interrupt<sp/>Debounce<sp/>Related<sp/>Definitions<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="326"><highlight class="normal"></highlight></codeline>
<codeline lineno="327"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>For<sp/>bit<sp/>settings<sp/>*/</highlight></codeline>
<codeline lineno="329" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga593c2f076bdb6d88ca004fed48c7a12f" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_INT_NO_DEBOUNCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0)</highlight></codeline>
<codeline lineno="330"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="331" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga2ca79acf34a8eb18f89f02f1edf8e8a6" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_INT_DEBOUNCE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1)</highlight></codeline>
<codeline lineno="332"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="333"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>For<sp/>bits<sp/>settings<sp/>*/</highlight></codeline>
<codeline lineno="335" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga2c0e952816e5c67259a674a6010ad41c" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_INT_NO_DEBOUNCE_ALL<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0)</highlight></codeline>
<codeline lineno="336"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="337" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1gaba3b5b3cec987a3937f9999388b9e5c1" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_INT_DEBOUNCE_ALL<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0XFFFFFFFF)</highlight></codeline>
<codeline lineno="338"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="339"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>For<sp/>bit<sp/>settings<sp/>*/</highlight></codeline>
<codeline lineno="341" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga8cb81d7bf7656fbb1f393c3b1bebb951" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_INT_BIT_ENA_DEBOUNCE(bit_ofs)<sp/><sp/><sp/><sp/><sp/><sp/>(GPIO_INT_DEBOUNCE&lt;&lt;(bit_ofs))</highlight></codeline>
<codeline lineno="342"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="343" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga204e3512591e7fac986480673487edc9" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_INT_BIT_DIS_DEBOUNCE(bit_ofs)<sp/><sp/><sp/><sp/><sp/><sp/>(GPIO_INT_NO_DEBOUNCE&lt;&lt;(bit_ofs))</highlight></codeline>
<codeline lineno="344"><highlight class="preprocessor"></highlight><highlight class="comment">/*<sp/>For<sp/>bits<sp/>settings<sp/>*/</highlight></codeline>
<codeline lineno="346" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga4f127cfd02bd48f0bad684565ddf50e8" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_INT_BITS_ENA_DEBOUNCE(bit_mask)<sp/><sp/><sp/><sp/>(GPIO_INT_DEBOUNCE_ALL&amp;(bit_mask))</highlight></codeline>
<codeline lineno="347"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="348" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga890d93ea24a2d81c25478dca7fc81209" refkind="member"><highlight class="preprocessor">#define<sp/>GPIO_INT_BITS_DIS_DEBOUNCE(bit_mask)<sp/><sp/><sp/><sp/>(GPIO_INT_NO_DEBOUNCE_ALL&amp;(bit_mask))</highlight></codeline>
<codeline lineno="349"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="351" refid="structdev__gpio__int__cfg" refkind="compound"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structdev__gpio__int__cfg" kindref="compound">dev_gpio_int_cfg</ref><sp/>{</highlight></codeline>
<codeline lineno="352" refid="structdev__gpio__int__cfg_1abd8f09f3ae841c70f4eac7996b131ba3" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="structdev__gpio__int__cfg_1abd8f09f3ae841c70f4eac7996b131ba3" kindref="member">int_bit_mask</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="353" refid="structdev__gpio__int__cfg_1a3fc775dfe0535f3009cdc177411625c3" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="structdev__gpio__int__cfg_1a3fc775dfe0535f3009cdc177411625c3" kindref="member">int_bit_type</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="354" refid="structdev__gpio__int__cfg_1a1cb57db4fecc7b34137972ff05a3ecc5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="structdev__gpio__int__cfg_1a1cb57db4fecc7b34137972ff05a3ecc5" kindref="member">int_bit_polarity</ref>;<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="355" refid="structdev__gpio__int__cfg_1aceb9fb6c9a83d3d2a511cf63f87c3fda" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="structdev__gpio__int__cfg_1aceb9fb6c9a83d3d2a511cf63f87c3fda" kindref="member">int_bit_debounce</ref>;<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="356"><highlight class="normal">}<sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga3cd4a71b300b56dcf96373a00fd03e02" kindref="member">DEV_GPIO_INT_CFG</ref>,<sp/>*<sp/><ref refid="structdev__gpio__int__cfg" kindref="compound">DEV_GPIO_INT_CFG_PTR</ref>;</highlight></codeline>
<codeline lineno="357"><highlight class="normal"></highlight></codeline>
<codeline lineno="359" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga25fcd68b3e78f18559a32d0bacd9bcb1" refkind="member"><highlight class="keyword">static</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="structdev__gpio__int__cfg" kindref="compound">DEV_GPIO_INT_CFG</ref><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga25fcd68b3e78f18559a32d0bacd9bcb1" kindref="member">gpio_int_cfg_default</ref><sp/>=<sp/>\</highlight></codeline>
<codeline lineno="360"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>{<ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga6c2c2001d31ee7336e5ecbd283e66486" kindref="member">GPIO_BITS_MASK_ALL</ref>,<sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1gaf9776fdbdfdb11ed78784f79fa25b667" kindref="member">GPIO_INT_LEVEL_TRIG_ALL</ref>,<sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747faba4811b0bbe2fe6a60641961df5b8e19" kindref="member">\</ref></highlight></codeline>
<codeline lineno="361"><highlight class="normal"><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ggaf7acf5e0cba8e4d0fea85668a51e747faba4811b0bbe2fe6a60641961df5b8e19" kindref="member">		GPIO_INT_ACTIVE_LOW_ALL</ref>,<sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga2c0e952816e5c67259a674a6010ad41c" kindref="member">GPIO_INT_NO_DEBOUNCE_ALL</ref>};</highlight></codeline>
<codeline lineno="362"><highlight class="normal"></highlight></codeline>
<codeline lineno="364" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga8b480cf689e0b43585d081d51d1b6ff6" refkind="member"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/>void<sp/>(*<ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga8b480cf689e0b43585d081d51d1b6ff6" kindref="member">DEV_GPIO_HANDLER</ref>)<sp/>(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>*ptr);</highlight></codeline>
<codeline lineno="365"><highlight class="normal"></highlight></codeline>
<codeline lineno="367" refid="structdev__gpio__bit__isr" refkind="compound"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structdev__gpio__bit__isr" kindref="compound">dev_gpio_bit_isr</ref><sp/>{</highlight></codeline>
<codeline lineno="368" refid="structdev__gpio__bit__isr_1ac46b214e96ed33acaa2394e2fb75fe34" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="structdev__gpio__bit__isr_1ac46b214e96ed33acaa2394e2fb75fe34" kindref="member">int_bit_ofs</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="369" refid="structdev__gpio__bit__isr_1a4c3106c9eedd78f6b1dec60069db08b6" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga8b480cf689e0b43585d081d51d1b6ff6" kindref="member">DEV_GPIO_HANDLER</ref><sp/><ref refid="structdev__gpio__bit__isr_1a4c3106c9eedd78f6b1dec60069db08b6" kindref="member">int_bit_handler</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="370"><highlight class="normal">}<sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t_1ga620e465b53c10b6718d12fdc29e963b8" kindref="member">DEV_GPIO_BIT_ISR</ref>,<sp/>*<sp/><ref refid="structdev__gpio__bit__isr" kindref="compound">DEV_GPIO_BIT_ISR_PTR</ref>;</highlight></codeline>
<codeline lineno="371"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>@}<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="372"><highlight class="normal"></highlight></codeline>
<codeline lineno="389" refid="structdev__gpio__info" refkind="compound"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structdev__gpio__info" kindref="compound">dev_gpio_info</ref><sp/>{</highlight></codeline>
<codeline lineno="390" refid="structdev__gpio__info_1aeb761b5ce47b5bfd6f665f8e4690fab5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>*<ref refid="structdev__gpio__info_1aeb761b5ce47b5bfd6f665f8e4690fab5" kindref="member">gpio_ctrl</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="391" refid="structdev__gpio__info_1a44feae265065db66d495eeeff034cc26" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="structdev__gpio__info_1a44feae265065db66d495eeeff034cc26" kindref="member">opn_cnt</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="392" refid="structdev__gpio__info_1ad127dface06d3090d4041e97d45e9104" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="structdev__gpio__info_1ad127dface06d3090d4041e97d45e9104" kindref="member">direction</ref>;<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="393" refid="structdev__gpio__info_1a5f1fdd29f4effd6df56db55ccc011a27" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="structdev__gpio__info_1a5f1fdd29f4effd6df56db55ccc011a27" kindref="member">method</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="394" refid="structdev__gpio__info_1ab30658a6eda2ab275436d129ad384c25" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><ref refid="structdev__gpio__info_1ab30658a6eda2ab275436d129ad384c25" kindref="member">bitofs</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="395" refid="structdev__gpio__info_1a1b0f0c94f8c74d556f2b9a11eabb7c6d" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>*<sp/><ref refid="structdev__gpio__info_1a1b0f0c94f8c74d556f2b9a11eabb7c6d" kindref="member">extra</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="398"><highlight class="normal">}<sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1ga87e9eab1a73f62b5d21cc109b19d5db9" kindref="member">DEV_GPIO_INFO</ref>,<sp/>*<sp/><ref refid="structdev__gpio__info" kindref="compound">DEV_GPIO_INFO_PTR</ref>;</highlight></codeline>
<codeline lineno="400" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1gaec3eaf5c7fa6d44a27e58e65a864d8ac" refkind="member"><highlight class="preprocessor">#define<sp/>DEV_GPIO_INFO_SET_EXTRA_OBJECT(gpio_info_ptr,<sp/>extra_info)<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(gpio_info_ptr)-&gt;extra<sp/>=<sp/>(void<sp/>*)(extra_info)</highlight></codeline>
<codeline lineno="401"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="402" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1gaf04d0e5061e455cf4a79b2eea7d26b4f" refkind="member"><highlight class="preprocessor">#define<sp/>DEV_GPIO_INFO_GET_EXTRA_OBJECT(gpio_info_ptr)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((gpio_info_ptr)-&gt;extra)</highlight></codeline>
<codeline lineno="403"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="405" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1gaed07d1ee12aecd4634df70aeed4e9678" refkind="member"><highlight class="preprocessor">#define<sp/>DEV_GPIO_BITS_MTHD_POLL<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0)</highlight></codeline>
<codeline lineno="406"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="407" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1ga88cc519090f41d765e90e0abf5a98956" refkind="member"><highlight class="preprocessor">#define<sp/>DEV_GPIO_BITS_MTHD_INTERRUPT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xFFFFFFFF)</highlight></codeline>
<codeline lineno="408"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="409" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1ga38f184480198a34d80ea26240160facb" refkind="member"><highlight class="preprocessor">#define<sp/>DEV_GPIO_BITS_MTHD_DEFAULT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(DEV_GPIO_BITS_MTHD_POLL)</highlight></codeline>
<codeline lineno="410"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="417" refid="structdev__gpio" refkind="compound"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structdev__gpio" kindref="compound">dev_gpio</ref><sp/>{</highlight></codeline>
<codeline lineno="418" refid="structdev__gpio_1ad9ee0de0f2f120a328ceaf891a2e6a6b" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="structdev__gpio__info" kindref="compound">DEV_GPIO_INFO</ref><sp/><ref refid="structdev__gpio_1ad9ee0de0f2f120a328ceaf891a2e6a6b" kindref="member">gpio_info</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="419" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1ga5127296ba57626bc984aa48d6ee5f010" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>int32_t<sp/>(*<ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1ga5127296ba57626bc984aa48d6ee5f010" kindref="member">gpio_open</ref>)<sp/>(uint32_t<sp/>dir);<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="420" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1gacbf9ba33414dd4d1dc01995b7c4fc52e" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>int32_t<sp/>(*<ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1gacbf9ba33414dd4d1dc01995b7c4fc52e" kindref="member">gpio_close</ref>)<sp/>(void);<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="421" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1ga659dba8a34f6d83194be83c3bdee0677" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>int32_t<sp/>(*<ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1ga659dba8a34f6d83194be83c3bdee0677" kindref="member">gpio_control</ref>)<sp/>(uint32_t<sp/>ctrl_cmd,<sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>*param);<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="422" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1ga70bd322128648796b6652e4026a2eb91" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>int32_t<sp/>(*<ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1ga70bd322128648796b6652e4026a2eb91" kindref="member">gpio_write</ref>)<sp/>(uint32_t<sp/>val,<sp/>uint32_t<sp/>mask);<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="423" refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1ga0583a36e5d0aab4bd914c34bb44832c9" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>int32_t<sp/>(*<ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1ga0583a36e5d0aab4bd914c34bb44832c9" kindref="member">gpio_read</ref>)<sp/>(uint32_t<sp/>*val,<sp/>uint32_t<sp/>mask);<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="424"><highlight class="normal">}<sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t_1gab39bda9a6b6726d0ccccc7b4742d9d27" kindref="member">DEV_GPIO</ref>,<sp/>*<sp/><ref refid="structdev__gpio" kindref="compound">DEV_GPIO_PTR</ref>;</highlight></codeline>
<codeline lineno="425"><highlight class="normal"></highlight></codeline>
<codeline lineno="488"><highlight class="preprocessor">#ifdef<sp/>__cplusplus</highlight></codeline>
<codeline lineno="489"><highlight class="preprocessor"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/></highlight><highlight class="stringliteral">&quot;C&quot;</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="490"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="491"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="500"><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>DEV_GPIO_PTR<sp/><ref refid="group___d_e_v_i_c_e___h_a_l___g_p_i_o_1gaa3ed54c8ec11f3ae9033d93c86e21c72" kindref="member">gpio_get_dev</ref>(int32_t<sp/>gpio_id);</highlight></codeline>
<codeline lineno="501"><highlight class="normal"></highlight></codeline>
<codeline lineno="502"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>__cplusplus</highlight></codeline>
<codeline lineno="503"><highlight class="preprocessor"></highlight><highlight class="normal">}</highlight></codeline>
<codeline lineno="504"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="505"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="507"><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>_DEVICE_HAL_GPIO_H_<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
    </programlisting>
    <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/embarc_osp_verification/embarc_osp_website/embarc_osp/device/ip/ip_hal/inc/dev_gpio.h"/>
  </compounddef>
</doxygen>
