{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665468759222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665468759227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 11 08:12:39 2022 " "Processing started: Tue Oct 11 08:12:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665468759227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468759227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LED -c LED " "Command: quartus_map --read_settings_files=on --write_settings_files=off LED -c LED" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468759227 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665468760463 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665468760463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/bp_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bp_led/synthesis/bp_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bp_Led-rtl " "Found design unit 1: Bp_Led-rtl" {  } { { "Bp_Led/synthesis/Bp_Led.vhd" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/Bp_Led.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468770932 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bp_Led " "Found entity 1: Bp_Led" {  } { { "Bp_Led/synthesis/Bp_Led.vhd" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/Bp_Led.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468770932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468770932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file bp_led/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Bp_Led/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468770936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468770936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file bp_led/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Bp_Led/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468770939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468770939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/bp_led_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file bp_led/synthesis/submodules/bp_led_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bp_Led_irq_mapper " "Found entity 1: Bp_Led_irq_mapper" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_irq_mapper.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468770942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468770942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/bp_led_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file bp_led/synthesis/submodules/bp_led_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bp_Led_mm_interconnect_0 " "Found entity 1: Bp_Led_mm_interconnect_0" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468770950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468770950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/bp_led_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file bp_led/synthesis/submodules/bp_led_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bp_Led_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Bp_Led_mm_interconnect_0_avalon_st_adapter" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468770954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468770954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/bp_led_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file bp_led/synthesis/submodules/bp_led_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bp_Led_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Bp_Led_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468770957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468770957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/bp_led_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file bp_led/synthesis/submodules/bp_led_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bp_Led_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Bp_Led_mm_interconnect_0_rsp_mux_001" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468770960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468770960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file bp_led/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Bp_Led/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468770964 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Bp_Led/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468770964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468770964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/bp_led_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file bp_led/synthesis/submodules/bp_led_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bp_Led_mm_interconnect_0_rsp_mux " "Found entity 1: Bp_Led_mm_interconnect_0_rsp_mux" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468770968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468770968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/bp_led_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file bp_led/synthesis/submodules/bp_led_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bp_Led_mm_interconnect_0_rsp_demux_003 " "Found entity 1: Bp_Led_mm_interconnect_0_rsp_demux_003" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468770971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468770971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/bp_led_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file bp_led/synthesis/submodules/bp_led_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bp_Led_mm_interconnect_0_rsp_demux " "Found entity 1: Bp_Led_mm_interconnect_0_rsp_demux" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468770974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468770974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/bp_led_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file bp_led/synthesis/submodules/bp_led_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bp_Led_mm_interconnect_0_cmd_mux_003 " "Found entity 1: Bp_Led_mm_interconnect_0_cmd_mux_003" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468770977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468770977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/bp_led_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file bp_led/synthesis/submodules/bp_led_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bp_Led_mm_interconnect_0_cmd_mux " "Found entity 1: Bp_Led_mm_interconnect_0_cmd_mux" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468770989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468770989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/bp_led_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file bp_led/synthesis/submodules/bp_led_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bp_Led_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Bp_Led_mm_interconnect_0_cmd_demux_001" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468770992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468770992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/bp_led_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file bp_led/synthesis/submodules/bp_led_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bp_Led_mm_interconnect_0_cmd_demux " "Found entity 1: Bp_Led_mm_interconnect_0_cmd_demux" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468770995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468770995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Bp_Led_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at Bp_Led_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665468770998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Bp_Led_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at Bp_Led_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665468770998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/bp_led_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file bp_led/synthesis/submodules/bp_led_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bp_Led_mm_interconnect_0_router_005_default_decode " "Found entity 1: Bp_Led_mm_interconnect_0_router_005_default_decode" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468770999 ""} { "Info" "ISGN_ENTITY_NAME" "2 Bp_Led_mm_interconnect_0_router_005 " "Found entity 2: Bp_Led_mm_interconnect_0_router_005" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468770999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468770999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Bp_Led_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Bp_Led_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665468771002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Bp_Led_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Bp_Led_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665468771002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/bp_led_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file bp_led/synthesis/submodules/bp_led_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bp_Led_mm_interconnect_0_router_002_default_decode " "Found entity 1: Bp_Led_mm_interconnect_0_router_002_default_decode" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771003 ""} { "Info" "ISGN_ENTITY_NAME" "2 Bp_Led_mm_interconnect_0_router_002 " "Found entity 2: Bp_Led_mm_interconnect_0_router_002" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468771003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Bp_Led_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Bp_Led_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665468771006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Bp_Led_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Bp_Led_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665468771006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/bp_led_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file bp_led/synthesis/submodules/bp_led_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bp_Led_mm_interconnect_0_router_001_default_decode " "Found entity 1: Bp_Led_mm_interconnect_0_router_001_default_decode" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771007 ""} { "Info" "ISGN_ENTITY_NAME" "2 Bp_Led_mm_interconnect_0_router_001 " "Found entity 2: Bp_Led_mm_interconnect_0_router_001" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468771007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Bp_Led_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Bp_Led_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665468771082 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Bp_Led_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Bp_Led_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665468771082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/bp_led_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file bp_led/synthesis/submodules/bp_led_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bp_Led_mm_interconnect_0_router_default_decode " "Found entity 1: Bp_Led_mm_interconnect_0_router_default_decode" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771092 ""} { "Info" "ISGN_ENTITY_NAME" "2 Bp_Led_mm_interconnect_0_router " "Found entity 2: Bp_Led_mm_interconnect_0_router" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468771092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file bp_led/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Bp_Led/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468771097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file bp_led/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Bp_Led/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468771101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file bp_led/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Bp_Led/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468771105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file bp_led/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Bp_Led/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468771108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file bp_led/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Bp_Led/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468771112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file bp_led/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Bp_Led/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468771116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/avalon_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bp_led/synthesis/submodules/avalon_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_pwm-arch_avalon_pwm " "Found design unit 1: avalon_pwm-arch_avalon_pwm" {  } { { "Bp_Led/synthesis/submodules/avalon_pwm.vhd" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/avalon_pwm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771120 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_pwm " "Found entity 1: avalon_pwm" {  } { { "Bp_Led/synthesis/submodules/avalon_pwm.vhd" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/avalon_pwm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468771120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/bp_led_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file bp_led/synthesis/submodules/bp_led_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bp_Led_jtag_uart_0_sim_scfifo_w " "Found entity 1: Bp_Led_jtag_uart_0_sim_scfifo_w" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_jtag_uart_0.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771126 ""} { "Info" "ISGN_ENTITY_NAME" "2 Bp_Led_jtag_uart_0_scfifo_w " "Found entity 2: Bp_Led_jtag_uart_0_scfifo_w" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_jtag_uart_0.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771126 ""} { "Info" "ISGN_ENTITY_NAME" "3 Bp_Led_jtag_uart_0_sim_scfifo_r " "Found entity 3: Bp_Led_jtag_uart_0_sim_scfifo_r" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_jtag_uart_0.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771126 ""} { "Info" "ISGN_ENTITY_NAME" "4 Bp_Led_jtag_uart_0_scfifo_r " "Found entity 4: Bp_Led_jtag_uart_0_scfifo_r" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_jtag_uart_0.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771126 ""} { "Info" "ISGN_ENTITY_NAME" "5 Bp_Led_jtag_uart_0 " "Found entity 5: Bp_Led_jtag_uart_0" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_jtag_uart_0.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468771126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/bp_led_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file bp_led/synthesis/submodules/bp_led_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bp_Led_RAM " "Found entity 1: Bp_Led_RAM" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_RAM.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_RAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468771130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/bp_led_led.v 1 1 " "Found 1 design units, including 1 entities, in source file bp_led/synthesis/submodules/bp_led_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bp_Led_Led " "Found entity 1: Bp_Led_Led" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_Led.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_Led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468771134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/bp_led_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file bp_led/synthesis/submodules/bp_led_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bp_Led_CPU " "Found entity 1: Bp_Led_CPU" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468771137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/bp_led_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file bp_led/synthesis/submodules/bp_led_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bp_Led_CPU_cpu_register_bank_a_module " "Found entity 1: Bp_Led_CPU_cpu_register_bank_a_module" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771161 ""} { "Info" "ISGN_ENTITY_NAME" "2 Bp_Led_CPU_cpu_register_bank_b_module " "Found entity 2: Bp_Led_CPU_cpu_register_bank_b_module" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771161 ""} { "Info" "ISGN_ENTITY_NAME" "3 Bp_Led_CPU_cpu_nios2_oci_debug " "Found entity 3: Bp_Led_CPU_cpu_nios2_oci_debug" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771161 ""} { "Info" "ISGN_ENTITY_NAME" "4 Bp_Led_CPU_cpu_nios2_oci_break " "Found entity 4: Bp_Led_CPU_cpu_nios2_oci_break" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771161 ""} { "Info" "ISGN_ENTITY_NAME" "5 Bp_Led_CPU_cpu_nios2_oci_xbrk " "Found entity 5: Bp_Led_CPU_cpu_nios2_oci_xbrk" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771161 ""} { "Info" "ISGN_ENTITY_NAME" "6 Bp_Led_CPU_cpu_nios2_oci_dbrk " "Found entity 6: Bp_Led_CPU_cpu_nios2_oci_dbrk" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771161 ""} { "Info" "ISGN_ENTITY_NAME" "7 Bp_Led_CPU_cpu_nios2_oci_itrace " "Found entity 7: Bp_Led_CPU_cpu_nios2_oci_itrace" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771161 ""} { "Info" "ISGN_ENTITY_NAME" "8 Bp_Led_CPU_cpu_nios2_oci_td_mode " "Found entity 8: Bp_Led_CPU_cpu_nios2_oci_td_mode" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771161 ""} { "Info" "ISGN_ENTITY_NAME" "9 Bp_Led_CPU_cpu_nios2_oci_dtrace " "Found entity 9: Bp_Led_CPU_cpu_nios2_oci_dtrace" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771161 ""} { "Info" "ISGN_ENTITY_NAME" "10 Bp_Led_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Bp_Led_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771161 ""} { "Info" "ISGN_ENTITY_NAME" "11 Bp_Led_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Bp_Led_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771161 ""} { "Info" "ISGN_ENTITY_NAME" "12 Bp_Led_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Bp_Led_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771161 ""} { "Info" "ISGN_ENTITY_NAME" "13 Bp_Led_CPU_cpu_nios2_oci_fifo " "Found entity 13: Bp_Led_CPU_cpu_nios2_oci_fifo" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771161 ""} { "Info" "ISGN_ENTITY_NAME" "14 Bp_Led_CPU_cpu_nios2_oci_pib " "Found entity 14: Bp_Led_CPU_cpu_nios2_oci_pib" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771161 ""} { "Info" "ISGN_ENTITY_NAME" "15 Bp_Led_CPU_cpu_nios2_oci_im " "Found entity 15: Bp_Led_CPU_cpu_nios2_oci_im" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771161 ""} { "Info" "ISGN_ENTITY_NAME" "16 Bp_Led_CPU_cpu_nios2_performance_monitors " "Found entity 16: Bp_Led_CPU_cpu_nios2_performance_monitors" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771161 ""} { "Info" "ISGN_ENTITY_NAME" "17 Bp_Led_CPU_cpu_nios2_avalon_reg " "Found entity 17: Bp_Led_CPU_cpu_nios2_avalon_reg" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771161 ""} { "Info" "ISGN_ENTITY_NAME" "18 Bp_Led_CPU_cpu_ociram_sp_ram_module " "Found entity 18: Bp_Led_CPU_cpu_ociram_sp_ram_module" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771161 ""} { "Info" "ISGN_ENTITY_NAME" "19 Bp_Led_CPU_cpu_nios2_ocimem " "Found entity 19: Bp_Led_CPU_cpu_nios2_ocimem" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771161 ""} { "Info" "ISGN_ENTITY_NAME" "20 Bp_Led_CPU_cpu_nios2_oci " "Found entity 20: Bp_Led_CPU_cpu_nios2_oci" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771161 ""} { "Info" "ISGN_ENTITY_NAME" "21 Bp_Led_CPU_cpu " "Found entity 21: Bp_Led_CPU_cpu" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468771161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/bp_led_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file bp_led/synthesis/submodules/bp_led_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bp_Led_CPU_cpu_debug_slave_sysclk " "Found entity 1: Bp_Led_CPU_cpu_debug_slave_sysclk" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468771166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/bp_led_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file bp_led/synthesis/submodules/bp_led_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bp_Led_CPU_cpu_debug_slave_tck " "Found entity 1: Bp_Led_CPU_cpu_debug_slave_tck" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu_debug_slave_tck.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468771171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/bp_led_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file bp_led/synthesis/submodules/bp_led_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bp_Led_CPU_cpu_debug_slave_wrapper " "Found entity 1: Bp_Led_CPU_cpu_debug_slave_wrapper" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468771175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/bp_led_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file bp_led/synthesis/submodules/bp_led_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bp_Led_CPU_cpu_test_bench " "Found entity 1: Bp_Led_CPU_cpu_test_bench" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu_test_bench.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468771180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_led/synthesis/submodules/bp_led_bp.v 1 1 " "Found 1 design units, including 1 entities, in source file bp_led/synthesis/submodules/bp_led_bp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bp_Led_Bp " "Found entity 1: Bp_Led_Bp" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_Bp.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_Bp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468771184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.bdf 1 1 " "Found 1 design units, including 1 entities, in source file led.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "LED.bdf" "" { Schematic "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/LED.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468771187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/avalon_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/avalon_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_pwm-arch_avalon_pwm " "Found design unit 1: avalon_pwm-arch_avalon_pwm" {  } { { "output_files/avalon_pwm.vhd" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/output_files/avalon_pwm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771190 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_pwm " "Found entity 1: avalon_pwm" {  } { { "output_files/avalon_pwm.vhd" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/output_files/avalon_pwm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468771190 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LED " "Elaborating entity \"LED\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665468771287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led Bp_Led:inst " "Elaborating entity \"Bp_Led\" for hierarchy \"Bp_Led:inst\"" {  } { { "LED.bdf" "inst" { Schematic "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/LED.bdf" { { 240 512 1008 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468771307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_Bp Bp_Led:inst\|Bp_Led_Bp:bp " "Elaborating entity \"Bp_Led_Bp\" for hierarchy \"Bp_Led:inst\|Bp_Led_Bp:bp\"" {  } { { "Bp_Led/synthesis/Bp_Led.vhd" "bp" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/Bp_Led.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468771367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_CPU Bp_Led:inst\|Bp_Led_CPU:cpu " "Elaborating entity \"Bp_Led_CPU\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\"" {  } { { "Bp_Led/synthesis/Bp_Led.vhd" "cpu" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/Bp_Led.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468771398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_CPU_cpu Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu " "Elaborating entity \"Bp_Led_CPU_cpu\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU.v" "cpu" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468771422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_CPU_cpu_test_bench Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_test_bench:the_Bp_Led_CPU_cpu_test_bench " "Elaborating entity \"Bp_Led_CPU_cpu_test_bench\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_test_bench:the_Bp_Led_CPU_cpu_test_bench\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "the_Bp_Led_CPU_cpu_test_bench" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468771536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_CPU_cpu_register_bank_a_module Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_register_bank_a_module:Bp_Led_CPU_cpu_register_bank_a " "Elaborating entity \"Bp_Led_CPU_cpu_register_bank_a_module\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_register_bank_a_module:Bp_Led_CPU_cpu_register_bank_a\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "Bp_Led_CPU_cpu_register_bank_a" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468771564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_register_bank_a_module:Bp_Led_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_register_bank_a_module:Bp_Led_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "the_altsyncram" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468771690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_register_bank_a_module:Bp_Led_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_register_bank_a_module:Bp_Led_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468771715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_register_bank_a_module:Bp_Led_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_register_bank_a_module:Bp_Led_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468771716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468771716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468771716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468771716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468771716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468771716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468771716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468771716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468771716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468771716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468771716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468771716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468771716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468771716 ""}  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665468771716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468771766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468771766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_register_bank_a_module:Bp_Led_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_register_bank_a_module:Bp_Led_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468771768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_CPU_cpu_register_bank_b_module Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_register_bank_b_module:Bp_Led_CPU_cpu_register_bank_b " "Elaborating entity \"Bp_Led_CPU_cpu_register_bank_b_module\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_register_bank_b_module:Bp_Led_CPU_cpu_register_bank_b\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "Bp_Led_CPU_cpu_register_bank_b" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468771810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_CPU_cpu_nios2_oci Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci " "Elaborating entity \"Bp_Led_CPU_cpu_nios2_oci\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "the_Bp_Led_CPU_cpu_nios2_oci" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468771852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_CPU_cpu_nios2_oci_debug Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_oci_debug:the_Bp_Led_CPU_cpu_nios2_oci_debug " "Elaborating entity \"Bp_Led_CPU_cpu_nios2_oci_debug\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_oci_debug:the_Bp_Led_CPU_cpu_nios2_oci_debug\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "the_Bp_Led_CPU_cpu_nios2_oci_debug" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468771895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_oci_debug:the_Bp_Led_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_oci_debug:the_Bp_Led_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468771949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_oci_debug:the_Bp_Led_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_oci_debug:the_Bp_Led_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468771980 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_oci_debug:the_Bp_Led_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_oci_debug:the_Bp_Led_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468771980 ""}  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665468771980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_CPU_cpu_nios2_oci_break Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_oci_break:the_Bp_Led_CPU_cpu_nios2_oci_break " "Elaborating entity \"Bp_Led_CPU_cpu_nios2_oci_break\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_oci_break:the_Bp_Led_CPU_cpu_nios2_oci_break\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "the_Bp_Led_CPU_cpu_nios2_oci_break" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468771986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_CPU_cpu_nios2_oci_xbrk Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_oci_xbrk:the_Bp_Led_CPU_cpu_nios2_oci_xbrk " "Elaborating entity \"Bp_Led_CPU_cpu_nios2_oci_xbrk\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_oci_xbrk:the_Bp_Led_CPU_cpu_nios2_oci_xbrk\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "the_Bp_Led_CPU_cpu_nios2_oci_xbrk" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468772053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_CPU_cpu_nios2_oci_dbrk Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_oci_dbrk:the_Bp_Led_CPU_cpu_nios2_oci_dbrk " "Elaborating entity \"Bp_Led_CPU_cpu_nios2_oci_dbrk\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_oci_dbrk:the_Bp_Led_CPU_cpu_nios2_oci_dbrk\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "the_Bp_Led_CPU_cpu_nios2_oci_dbrk" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468772074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_CPU_cpu_nios2_oci_itrace Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_oci_itrace:the_Bp_Led_CPU_cpu_nios2_oci_itrace " "Elaborating entity \"Bp_Led_CPU_cpu_nios2_oci_itrace\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_oci_itrace:the_Bp_Led_CPU_cpu_nios2_oci_itrace\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "the_Bp_Led_CPU_cpu_nios2_oci_itrace" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468772107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_CPU_cpu_nios2_oci_dtrace Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_oci_dtrace:the_Bp_Led_CPU_cpu_nios2_oci_dtrace " "Elaborating entity \"Bp_Led_CPU_cpu_nios2_oci_dtrace\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_oci_dtrace:the_Bp_Led_CPU_cpu_nios2_oci_dtrace\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "the_Bp_Led_CPU_cpu_nios2_oci_dtrace" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468772128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_CPU_cpu_nios2_oci_td_mode Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_oci_dtrace:the_Bp_Led_CPU_cpu_nios2_oci_dtrace\|Bp_Led_CPU_cpu_nios2_oci_td_mode:Bp_Led_CPU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Bp_Led_CPU_cpu_nios2_oci_td_mode\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_oci_dtrace:the_Bp_Led_CPU_cpu_nios2_oci_dtrace\|Bp_Led_CPU_cpu_nios2_oci_td_mode:Bp_Led_CPU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "Bp_Led_CPU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468772204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_CPU_cpu_nios2_oci_fifo Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_oci_fifo:the_Bp_Led_CPU_cpu_nios2_oci_fifo " "Elaborating entity \"Bp_Led_CPU_cpu_nios2_oci_fifo\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_oci_fifo:the_Bp_Led_CPU_cpu_nios2_oci_fifo\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "the_Bp_Led_CPU_cpu_nios2_oci_fifo" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468772224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_CPU_cpu_nios2_oci_compute_input_tm_cnt Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_oci_fifo:the_Bp_Led_CPU_cpu_nios2_oci_fifo\|Bp_Led_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_Bp_Led_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Bp_Led_CPU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_oci_fifo:the_Bp_Led_CPU_cpu_nios2_oci_fifo\|Bp_Led_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_Bp_Led_CPU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "the_Bp_Led_CPU_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468772268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_CPU_cpu_nios2_oci_fifo_wrptr_inc Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_oci_fifo:the_Bp_Led_CPU_cpu_nios2_oci_fifo\|Bp_Led_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_Bp_Led_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Bp_Led_CPU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_oci_fifo:the_Bp_Led_CPU_cpu_nios2_oci_fifo\|Bp_Led_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_Bp_Led_CPU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "the_Bp_Led_CPU_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468772288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_CPU_cpu_nios2_oci_fifo_cnt_inc Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_oci_fifo:the_Bp_Led_CPU_cpu_nios2_oci_fifo\|Bp_Led_CPU_cpu_nios2_oci_fifo_cnt_inc:the_Bp_Led_CPU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Bp_Led_CPU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_oci_fifo:the_Bp_Led_CPU_cpu_nios2_oci_fifo\|Bp_Led_CPU_cpu_nios2_oci_fifo_cnt_inc:the_Bp_Led_CPU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "the_Bp_Led_CPU_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468772307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_CPU_cpu_nios2_oci_pib Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_oci_pib:the_Bp_Led_CPU_cpu_nios2_oci_pib " "Elaborating entity \"Bp_Led_CPU_cpu_nios2_oci_pib\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_oci_pib:the_Bp_Led_CPU_cpu_nios2_oci_pib\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "the_Bp_Led_CPU_cpu_nios2_oci_pib" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468772328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_CPU_cpu_nios2_oci_im Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_oci_im:the_Bp_Led_CPU_cpu_nios2_oci_im " "Elaborating entity \"Bp_Led_CPU_cpu_nios2_oci_im\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_oci_im:the_Bp_Led_CPU_cpu_nios2_oci_im\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "the_Bp_Led_CPU_cpu_nios2_oci_im" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468772346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_CPU_cpu_nios2_avalon_reg Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_avalon_reg:the_Bp_Led_CPU_cpu_nios2_avalon_reg " "Elaborating entity \"Bp_Led_CPU_cpu_nios2_avalon_reg\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_avalon_reg:the_Bp_Led_CPU_cpu_nios2_avalon_reg\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "the_Bp_Led_CPU_cpu_nios2_avalon_reg" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468772372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_CPU_cpu_nios2_ocimem Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_ocimem:the_Bp_Led_CPU_cpu_nios2_ocimem " "Elaborating entity \"Bp_Led_CPU_cpu_nios2_ocimem\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_ocimem:the_Bp_Led_CPU_cpu_nios2_ocimem\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "the_Bp_Led_CPU_cpu_nios2_ocimem" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468772397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_CPU_cpu_ociram_sp_ram_module Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_ocimem:the_Bp_Led_CPU_cpu_nios2_ocimem\|Bp_Led_CPU_cpu_ociram_sp_ram_module:Bp_Led_CPU_cpu_ociram_sp_ram " "Elaborating entity \"Bp_Led_CPU_cpu_ociram_sp_ram_module\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_ocimem:the_Bp_Led_CPU_cpu_nios2_ocimem\|Bp_Led_CPU_cpu_ociram_sp_ram_module:Bp_Led_CPU_cpu_ociram_sp_ram\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "Bp_Led_CPU_cpu_ociram_sp_ram" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468772454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_ocimem:the_Bp_Led_CPU_cpu_nios2_ocimem\|Bp_Led_CPU_cpu_ociram_sp_ram_module:Bp_Led_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_ocimem:the_Bp_Led_CPU_cpu_nios2_ocimem\|Bp_Led_CPU_cpu_ociram_sp_ram_module:Bp_Led_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "the_altsyncram" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468772479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_ocimem:the_Bp_Led_CPU_cpu_nios2_ocimem\|Bp_Led_CPU_cpu_ociram_sp_ram_module:Bp_Led_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_ocimem:the_Bp_Led_CPU_cpu_nios2_ocimem\|Bp_Led_CPU_cpu_ociram_sp_ram_module:Bp_Led_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468772502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_ocimem:the_Bp_Led_CPU_cpu_nios2_ocimem\|Bp_Led_CPU_cpu_ociram_sp_ram_module:Bp_Led_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_ocimem:the_Bp_Led_CPU_cpu_nios2_ocimem\|Bp_Led_CPU_cpu_ociram_sp_ram_module:Bp_Led_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468772502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468772502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468772502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468772502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468772502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468772502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468772502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468772502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468772502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468772502 ""}  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665468772502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468772551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468772551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_ocimem:the_Bp_Led_CPU_cpu_nios2_ocimem\|Bp_Led_CPU_cpu_ociram_sp_ram_module:Bp_Led_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_nios2_ocimem:the_Bp_Led_CPU_cpu_nios2_ocimem\|Bp_Led_CPU_cpu_ociram_sp_ram_module:Bp_Led_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468772553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_CPU_cpu_debug_slave_wrapper Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_debug_slave_wrapper:the_Bp_Led_CPU_cpu_debug_slave_wrapper " "Elaborating entity \"Bp_Led_CPU_cpu_debug_slave_wrapper\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_debug_slave_wrapper:the_Bp_Led_CPU_cpu_debug_slave_wrapper\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "the_Bp_Led_CPU_cpu_debug_slave_wrapper" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468772584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_CPU_cpu_debug_slave_tck Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_debug_slave_wrapper:the_Bp_Led_CPU_cpu_debug_slave_wrapper\|Bp_Led_CPU_cpu_debug_slave_tck:the_Bp_Led_CPU_cpu_debug_slave_tck " "Elaborating entity \"Bp_Led_CPU_cpu_debug_slave_tck\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_debug_slave_wrapper:the_Bp_Led_CPU_cpu_debug_slave_wrapper\|Bp_Led_CPU_cpu_debug_slave_tck:the_Bp_Led_CPU_cpu_debug_slave_tck\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu_debug_slave_wrapper.v" "the_Bp_Led_CPU_cpu_debug_slave_tck" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468772607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_CPU_cpu_debug_slave_sysclk Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_debug_slave_wrapper:the_Bp_Led_CPU_cpu_debug_slave_wrapper\|Bp_Led_CPU_cpu_debug_slave_sysclk:the_Bp_Led_CPU_cpu_debug_slave_sysclk " "Elaborating entity \"Bp_Led_CPU_cpu_debug_slave_sysclk\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_debug_slave_wrapper:the_Bp_Led_CPU_cpu_debug_slave_wrapper\|Bp_Led_CPU_cpu_debug_slave_sysclk:the_Bp_Led_CPU_cpu_debug_slave_sysclk\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu_debug_slave_wrapper.v" "the_Bp_Led_CPU_cpu_debug_slave_sysclk" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468772683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_debug_slave_wrapper:the_Bp_Led_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Bp_Led_CPU_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_debug_slave_wrapper:the_Bp_Led_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Bp_Led_CPU_cpu_debug_slave_phy\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu_debug_slave_wrapper.v" "Bp_Led_CPU_cpu_debug_slave_phy" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468772770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_debug_slave_wrapper:the_Bp_Led_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Bp_Led_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_debug_slave_wrapper:the_Bp_Led_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Bp_Led_CPU_cpu_debug_slave_phy\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468772793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_debug_slave_wrapper:the_Bp_Led_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Bp_Led_CPU_cpu_debug_slave_phy " "Instantiated megafunction \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_debug_slave_wrapper:the_Bp_Led_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Bp_Led_CPU_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468772793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468772793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468772793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468772793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468772793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468772793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468772793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468772793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468772793 ""}  } { { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665468772793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_debug_slave_wrapper:the_Bp_Led_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Bp_Led_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_debug_slave_wrapper:the_Bp_Led_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Bp_Led_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468772798 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_debug_slave_wrapper:the_Bp_Led_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Bp_Led_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_debug_slave_wrapper:the_Bp_Led_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Bp_Led_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_debug_slave_wrapper:the_Bp_Led_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Bp_Led_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_debug_slave_wrapper:the_Bp_Led_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Bp_Led_CPU_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468772822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_debug_slave_wrapper:the_Bp_Led_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Bp_Led_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_debug_slave_wrapper:the_Bp_Led_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Bp_Led_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468772934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_debug_slave_wrapper:the_Bp_Led_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Bp_Led_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Bp_Led:inst\|Bp_Led_CPU:cpu\|Bp_Led_CPU_cpu:cpu\|Bp_Led_CPU_cpu_nios2_oci:the_Bp_Led_CPU_cpu_nios2_oci\|Bp_Led_CPU_cpu_debug_slave_wrapper:the_Bp_Led_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Bp_Led_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468773111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_Led Bp_Led:inst\|Bp_Led_Led:led " "Elaborating entity \"Bp_Led_Led\" for hierarchy \"Bp_Led:inst\|Bp_Led_Led:led\"" {  } { { "Bp_Led/synthesis/Bp_Led.vhd" "led" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/Bp_Led.vhd" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468773183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_RAM Bp_Led:inst\|Bp_Led_RAM:ram " "Elaborating entity \"Bp_Led_RAM\" for hierarchy \"Bp_Led:inst\|Bp_Led_RAM:ram\"" {  } { { "Bp_Led/synthesis/Bp_Led.vhd" "ram" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/Bp_Led.vhd" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468773212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Bp_Led:inst\|Bp_Led_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Bp_Led:inst\|Bp_Led_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_RAM.v" "the_altsyncram" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_RAM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468773242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bp_Led:inst\|Bp_Led_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Bp_Led:inst\|Bp_Led_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_RAM.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_RAM.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468773265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bp_Led:inst\|Bp_Led_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Bp_Led:inst\|Bp_Led_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468773266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Bp_Led_RAM.hex " "Parameter \"init_file\" = \"Bp_Led_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468773266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468773266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5000 " "Parameter \"maximum_depth\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468773266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5000 " "Parameter \"numwords_a\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468773266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468773266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468773266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468773266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468773266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468773266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468773266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468773266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468773266 ""}  } { { "Bp_Led/synthesis/submodules/Bp_Led_RAM.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_RAM.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665468773266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hof1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hof1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hof1 " "Found entity 1: altsyncram_hof1" {  } { { "db/altsyncram_hof1.tdf" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/db/altsyncram_hof1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468773315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468773315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hof1 Bp_Led:inst\|Bp_Led_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_hof1:auto_generated " "Elaborating entity \"altsyncram_hof1\" for hierarchy \"Bp_Led:inst\|Bp_Led_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_hof1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468773317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_jtag_uart_0 Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"Bp_Led_jtag_uart_0\" for hierarchy \"Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0\"" {  } { { "Bp_Led/synthesis/Bp_Led.vhd" "jtag_uart_0" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/Bp_Led.vhd" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468773537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_jtag_uart_0_scfifo_w Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0\|Bp_Led_jtag_uart_0_scfifo_w:the_Bp_Led_jtag_uart_0_scfifo_w " "Elaborating entity \"Bp_Led_jtag_uart_0_scfifo_w\" for hierarchy \"Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0\|Bp_Led_jtag_uart_0_scfifo_w:the_Bp_Led_jtag_uart_0_scfifo_w\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_jtag_uart_0.v" "the_Bp_Led_jtag_uart_0_scfifo_w" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468773561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0\|Bp_Led_jtag_uart_0_scfifo_w:the_Bp_Led_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0\|Bp_Led_jtag_uart_0_scfifo_w:the_Bp_Led_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_jtag_uart_0.v" "wfifo" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468773770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0\|Bp_Led_jtag_uart_0_scfifo_w:the_Bp_Led_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0\|Bp_Led_jtag_uart_0_scfifo_w:the_Bp_Led_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_jtag_uart_0.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468773788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0\|Bp_Led_jtag_uart_0_scfifo_w:the_Bp_Led_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0\|Bp_Led_jtag_uart_0_scfifo_w:the_Bp_Led_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468773788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468773788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468773788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468773788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468773788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468773788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468773788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468773788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468773788 ""}  } { { "Bp_Led/synthesis/submodules/Bp_Led_jtag_uart_0.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665468773788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468773834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468773834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0\|Bp_Led_jtag_uart_0_scfifo_w:the_Bp_Led_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0\|Bp_Led_jtag_uart_0_scfifo_w:the_Bp_Led_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468773836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468773867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468773867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0\|Bp_Led_jtag_uart_0_scfifo_w:the_Bp_Led_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0\|Bp_Led_jtag_uart_0_scfifo_w:the_Bp_Led_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468773870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468773901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468773901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0\|Bp_Led_jtag_uart_0_scfifo_w:the_Bp_Led_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0\|Bp_Led_jtag_uart_0_scfifo_w:the_Bp_Led_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468773905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468773966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468773966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0\|Bp_Led_jtag_uart_0_scfifo_w:the_Bp_Led_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0\|Bp_Led_jtag_uart_0_scfifo_w:the_Bp_Led_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468773971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468774046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468774046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0\|Bp_Led_jtag_uart_0_scfifo_w:the_Bp_Led_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0\|Bp_Led_jtag_uart_0_scfifo_w:the_Bp_Led_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468774050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468774116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468774116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0\|Bp_Led_jtag_uart_0_scfifo_w:the_Bp_Led_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0\|Bp_Led_jtag_uart_0_scfifo_w:the_Bp_Led_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468774119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_jtag_uart_0_scfifo_r Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0\|Bp_Led_jtag_uart_0_scfifo_r:the_Bp_Led_jtag_uart_0_scfifo_r " "Elaborating entity \"Bp_Led_jtag_uart_0_scfifo_r\" for hierarchy \"Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0\|Bp_Led_jtag_uart_0_scfifo_r:the_Bp_Led_jtag_uart_0_scfifo_r\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_jtag_uart_0.v" "the_Bp_Led_jtag_uart_0_scfifo_r" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468774161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Bp_Led_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Bp_Led_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_jtag_uart_0.v" "Bp_Led_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468774556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Bp_Led_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Bp_Led_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_jtag_uart_0.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468774603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Bp_Led_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Bp_Led_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468774603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468774603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468774603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665468774603 ""}  } { { "Bp_Led/synthesis/submodules/Bp_Led_jtag_uart_0.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665468774603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Bp_Led_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Bp_Led_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468774658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Bp_Led_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Bp_Led:inst\|Bp_Led_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Bp_Led_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468774682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_pwm Bp_Led:inst\|avalon_pwm:pwm_0 " "Elaborating entity \"avalon_pwm\" for hierarchy \"Bp_Led:inst\|avalon_pwm:pwm_0\"" {  } { { "Bp_Led/synthesis/Bp_Led.vhd" "pwm_0" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/Bp_Led.vhd" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468774705 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control avalon_pwm.vhd(23) " "VHDL Process Statement warning at avalon_pwm.vhd(23): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bp_Led/synthesis/submodules/avalon_pwm.vhd" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/avalon_pwm.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665468774705 "|LED|Bp_Led:inst|avalon_pwm:pwm_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control avalon_pwm.vhd(37) " "VHDL Process Statement warning at avalon_pwm.vhd(37): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bp_Led/synthesis/submodules/avalon_pwm.vhd" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/avalon_pwm.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665468774706 "|LED|Bp_Led:inst|avalon_pwm:pwm_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_mm_interconnect_0 Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Bp_Led_mm_interconnect_0\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Bp_Led/synthesis/Bp_Led.vhd" "mm_interconnect_0" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/Bp_Led.vhd" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468774733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468774931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" 637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468774958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468774991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pwm_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pwm_0_avalon_slave_0_translator\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" "pwm_0_avalon_slave_0_translator" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468775024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468775057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:bp_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:bp_s1_translator\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" "bp_s1_translator" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468775087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" "ram_s1_translator" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" 1021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468775125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468775159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" 1183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468775193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" 1267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468775220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Bp_Led/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468775261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" 1308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468775290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_mm_interconnect_0_router Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_router:router " "Elaborating entity \"Bp_Led_mm_interconnect_0_router\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_router:router\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" "router" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" 1949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468775378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_mm_interconnect_0_router_default_decode Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_router:router\|Bp_Led_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Bp_Led_mm_interconnect_0_router_default_decode\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_router:router\|Bp_Led_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468775440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_mm_interconnect_0_router_001 Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Bp_Led_mm_interconnect_0_router_001\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_router_001:router_001\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" "router_001" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" 1965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468775459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_mm_interconnect_0_router_001_default_decode Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_router_001:router_001\|Bp_Led_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Bp_Led_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_router_001:router_001\|Bp_Led_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router_001.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468775491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_mm_interconnect_0_router_002 Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Bp_Led_mm_interconnect_0_router_002\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_router_002:router_002\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" "router_002" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" 1981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468775510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_mm_interconnect_0_router_002_default_decode Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_router_002:router_002\|Bp_Led_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Bp_Led_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_router_002:router_002\|Bp_Led_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468775533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_mm_interconnect_0_router_005 Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"Bp_Led_mm_interconnect_0_router_005\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_router_005:router_005\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" "router_005" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" 2029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468775563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_mm_interconnect_0_router_005_default_decode Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_router_005:router_005\|Bp_Led_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"Bp_Led_mm_interconnect_0_router_005_default_decode\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_router_005:router_005\|Bp_Led_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468775586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_mm_interconnect_0_cmd_demux Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Bp_Led_mm_interconnect_0_cmd_demux\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" 2108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468775615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_mm_interconnect_0_cmd_demux_001 Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Bp_Led_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" 2149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468775653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_mm_interconnect_0_cmd_mux Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Bp_Led_mm_interconnect_0_cmd_mux\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" 2172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468775680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468775706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Bp_Led/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468775725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_mm_interconnect_0_cmd_mux_003 Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"Bp_Led_mm_interconnect_0_cmd_mux_003\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468775762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_mm_interconnect_0_rsp_demux Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Bp_Led_mm_interconnect_0_rsp_demux\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" 2304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468775800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_mm_interconnect_0_rsp_demux_003 Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"Bp_Led_mm_interconnect_0_rsp_demux_003\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" 2367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468775827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_mm_interconnect_0_rsp_mux Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Bp_Led_mm_interconnect_0_rsp_mux\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" 2460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468775855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468775894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Bp_Led/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468775915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_mm_interconnect_0_rsp_mux_001 Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Bp_Led_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" 2501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468775934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468775970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Bp_Led/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468775990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_mm_interconnect_0_avalon_st_adapter Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Bp_Led_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0.v" 2530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468776020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Bp_Led_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Bp_Led_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Bp_Led:inst\|Bp_Led_mm_interconnect_0:mm_interconnect_0\|Bp_Led_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Bp_Led_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468776041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bp_Led_irq_mapper Bp_Led:inst\|Bp_Led_irq_mapper:irq_mapper " "Elaborating entity \"Bp_Led_irq_mapper\" for hierarchy \"Bp_Led:inst\|Bp_Led_irq_mapper:irq_mapper\"" {  } { { "Bp_Led/synthesis/Bp_Led.vhd" "irq_mapper" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/Bp_Led.vhd" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468776092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Bp_Led:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Bp_Led:inst\|altera_reset_controller:rst_controller\"" {  } { { "Bp_Led/synthesis/Bp_Led.vhd" "rst_controller" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/Bp_Led.vhd" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468776118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Bp_Led:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Bp_Led:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Bp_Led/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468776148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Bp_Led:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Bp_Led:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Bp_Led/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468776170 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1665468777150 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.10.11.08:13:01 Progress: Loading sld7f747c32/alt_sld_fab_wrapper_hw.tcl " "2022.10.11.08:13:01 Progress: Loading sld7f747c32/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468781107 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468783067 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468783225 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468784534 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468784690 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468784822 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468784978 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468784988 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468784997 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1665468785679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7f747c32/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7f747c32/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7f747c32/alt_sld_fab.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/db/ip/sld7f747c32/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468785941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468785941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468786047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468786047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468786053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468786053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468786135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468786135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468786244 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468786244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468786244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665468786330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468786330 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1665468789711 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Bp_Led/synthesis/submodules/avalon_pwm.vhd" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/avalon_pwm.vhd" 19 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 2878 -1 0 } } { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 3878 -1 0 } } { "Bp_Led/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Bp_Led/synthesis/submodules/Bp_Led_jtag_uart_0.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 3500 -1 0 } } { "Bp_Led/synthesis/submodules/Bp_Led_jtag_uart_0.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_jtag_uart_0.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/Bp_Led_CPU_cpu.v" 2099 -1 0 } } { "Bp_Led/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/Bp_Led/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1665468789825 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1665468789825 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468790734 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665468792131 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/output_files/LED.map.smsg " "Generated suppressed messages file C:/Users/Etudiant/Documents/VHDL_SME/QUARTUS_18/LED/LED/output_files/LED.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468792669 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665468795195 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665468795195 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2331 " "Implemented 2331 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665468795531 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665468795531 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2170 " "Implemented 2170 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665468795531 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1665468795531 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665468795531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "756 " "Peak virtual memory: 756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665468795625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 11 08:13:15 2022 " "Processing ended: Tue Oct 11 08:13:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665468795625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665468795625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665468795625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665468795625 ""}
