
*** Running vivado
    with args -log memory_ctrl_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source memory_ctrl_v1_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source memory_ctrl_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/memory_ctrl_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga/ip_repo/mem65536/mem65536.srcs/sources_1/imports/cnn_accelerator'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Vivado/Vivado/2018.3/data/ip'.
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/FPGA/ip_repo/memory_ctrl_1.0/hdl/memory_ctrl_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/FPGA/ip_repo/memory_ctrl_1.0/hdl/memory_ctrl_v1_0.v:]
Command: synth_design -top memory_ctrl_v1_0 -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 40016 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 394.762 ; gain = 103.379
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'memory_ctrl_v1_0' [d:/FPGA/ip_repo/memory_ctrl_1.0/hdl/memory_ctrl_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'memory_ctrl_v1_0_S00_AXI' [d:/FPGA/ip_repo/memory_ctrl_1.0/hdl/memory_ctrl_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'memory_ctrl' [d:/FPGA/ip_repo/memory_ctrl_1.0/src/feature_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'memory_ctrl' (1#1) [d:/FPGA/ip_repo/memory_ctrl_1.0/src/feature_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'weight_memory_ctrl' [d:/FPGA/ip_repo/memory_ctrl_1.0/src/weight_ctrl.v:2]
INFO: [Synth 8-6155] done synthesizing module 'weight_memory_ctrl' (2#1) [d:/FPGA/ip_repo/memory_ctrl_1.0/src/weight_ctrl.v:2]
WARNING: [Synth 8-6014] Unused sequential element slv_reg8_reg was removed.  [d:/FPGA/ip_repo/memory_ctrl_1.0/hdl/memory_ctrl_v1_0_S00_AXI.v:246]
INFO: [Synth 8-6155] done synthesizing module 'memory_ctrl_v1_0_S00_AXI' (3#1) [d:/FPGA/ip_repo/memory_ctrl_1.0/hdl/memory_ctrl_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'memory_ctrl_v1_0' (4#1) [d:/FPGA/ip_repo/memory_ctrl_1.0/hdl/memory_ctrl_v1_0.v:4]
WARNING: [Synth 8-3331] design weight_memory_ctrl has unconnected port cmd[7]
WARNING: [Synth 8-3331] design weight_memory_ctrl has unconnected port cmd[6]
WARNING: [Synth 8-3331] design weight_memory_ctrl has unconnected port cmd[5]
WARNING: [Synth 8-3331] design weight_memory_ctrl has unconnected port cmd[4]
WARNING: [Synth 8-3331] design weight_memory_ctrl has unconnected port cmd[3]
WARNING: [Synth 8-3331] design weight_memory_ctrl has unconnected port cmd[2]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[7]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[6]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[5]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[4]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[3]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[2]
WARNING: [Synth 8-3331] design memory_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design memory_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design memory_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design memory_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design memory_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design memory_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 450.086 ; gain = 158.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 450.086 ; gain = 158.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 450.086 ; gain = 158.703
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-5544] ROM "write_enable" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_enable" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "pl_start" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 450.086 ; gain = 158.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 9     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	  10 Input     32 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module memory_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module weight_memory_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module memory_ctrl_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	  10 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "memory_ctrl_v1_0_S00_AXI_inst/pl_start" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design weight_memory_ctrl has unconnected port cmd[7]
WARNING: [Synth 8-3331] design weight_memory_ctrl has unconnected port cmd[6]
WARNING: [Synth 8-3331] design weight_memory_ctrl has unconnected port cmd[5]
WARNING: [Synth 8-3331] design weight_memory_ctrl has unconnected port cmd[4]
WARNING: [Synth 8-3331] design weight_memory_ctrl has unconnected port cmd[3]
WARNING: [Synth 8-3331] design weight_memory_ctrl has unconnected port cmd[2]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[7]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[6]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[5]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[4]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[3]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[2]
WARNING: [Synth 8-3331] design memory_ctrl_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design memory_ctrl_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design memory_ctrl_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design memory_ctrl_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design memory_ctrl_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design memory_ctrl_v1_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'memory_ctrl_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'memory_ctrl_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_ctrl_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'memory_ctrl_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'memory_ctrl_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_ctrl_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 622.160 ; gain = 330.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 622.160 ; gain = 330.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 622.160 ; gain = 330.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 622.160 ; gain = 330.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 622.160 ; gain = 330.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 622.160 ; gain = 330.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 622.160 ; gain = 330.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 622.160 ; gain = 330.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 622.160 ; gain = 330.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     5|
|3     |LUT2 |     8|
|4     |LUT3 |    65|
|5     |LUT4 |    40|
|6     |LUT5 |    63|
|7     |LUT6 |    33|
|8     |FDCE |     8|
|9     |FDRE |   222|
|10    |FDSE |     1|
|11    |IBUF |   116|
|12    |OBUF |   136|
+------+-----+------+

Report Instance Areas: 
+------+--------------------------------+-------------------------+------+
|      |Instance                        |Module                   |Cells |
+------+--------------------------------+-------------------------+------+
|1     |top                             |                         |   698|
|2     |  memory_ctrl_v1_0_S00_AXI_inst |memory_ctrl_v1_0_S00_AXI |   445|
|3     |    data_mem_ctrl1              |memory_ctrl              |    43|
|4     |    weight_mem_ctrl1            |weight_memory_ctrl       |    43|
+------+--------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 622.160 ; gain = 330.777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 622.160 ; gain = 330.777
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 622.160 ; gain = 330.777
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 722.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 722.289 ; gain = 442.762
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 722.289 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'd:/FPGA/ip_repo/edit_memory_ctrl_v1_0.runs/synth_1/memory_ctrl_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file memory_ctrl_v1_0_utilization_synth.rpt -pb memory_ctrl_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan  5 01:03:51 2020...
