// Seed: 2373440617
macromodule module_0 (
    output wand  id_0,
    input  uwire id_1,
    input  wand  id_2,
    output uwire id_3,
    input  tri   id_4,
    input  tri1  id_5,
    input  wand  id_6
);
  logic [7:0] id_8;
  assign id_3 = id_8[-1-1];
  always_latch begin : LABEL_0
    `define pp_9 0
  end
endmodule
module module_1 (
    output tri1 id_0
    , id_12,
    output supply0 id_1,
    input wire id_2,
    inout wor id_3,
    output wire id_4,
    input tri0 id_5,
    output wire id_6,
    input wand id_7,
    output wand id_8,
    input supply1 id_9,
    output tri0 id_10
);
  assign id_6 = -1;
  module_0 modCall_1 (
      id_10,
      id_3,
      id_9,
      id_8,
      id_2,
      id_5,
      id_5
  );
  wire id_13;
endmodule
