-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ban_interface_p_sum is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read13 : IN STD_LOGIC_VECTOR (127 downto 0);
    p_read24 : IN STD_LOGIC_VECTOR (127 downto 0);
    diff_p : IN STD_LOGIC_VECTOR (1 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of ban_interface_p_sum is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (17 downto 0) := "000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (17 downto 0) := "000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (17 downto 0) := "000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (17 downto 0) := "000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (17 downto 0) := "000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (17 downto 0) := "000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (17 downto 0) := "000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (17 downto 0) := "000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (17 downto 0) := "000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (17 downto 0) := "001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (17 downto 0) := "010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv7_20 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_const_lv97_1 : STD_LOGIC_VECTOR (96 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv65_1 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv7_3F : STD_LOGIC_VECTOR (6 downto 0) := "0111111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv128_lc_2 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_fu_302_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_314 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal tmp_reg_874 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal empty_fu_323_p1 : STD_LOGIC_VECTOR (95 downto 0);
    signal empty_reg_831 : STD_LOGIC_VECTOR (95 downto 0);
    signal empty_83_fu_327_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_83_reg_836 : STD_LOGIC_VECTOR (0 downto 0);
    signal c_p_fu_331_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_p_reg_841 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln111_fu_345_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln111_3_fu_360_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln111_3_reg_853 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln111_4_fu_374_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln111_4_reg_859 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln77_fu_378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_reg_864 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln117_fu_394_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_399_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal trunc_ln117_5_fu_492_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln117_5_reg_878 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln117_3_fu_496_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal trunc_ln117_6_fu_596_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln117_6_reg_888 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln117_4_fu_600_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal and_ln77_4_fu_646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_4_reg_898 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_84_fu_654_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_84_reg_902 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal icmp_ln92_fu_659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln92_reg_908 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln92_fu_665_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln92_reg_912 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_248_fu_706_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal icmp_ln104_fu_711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln104_reg_932 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln104_fu_733_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln104_reg_936 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_start : STD_LOGIC;
    signal grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_done : STD_LOGIC;
    signal grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_idle : STD_LOGIC;
    signal grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_ready : STD_LOGIC;
    signal grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_idx_tmp_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_idx_tmp_out_ap_vld : STD_LOGIC;
    signal grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_grp_fu_308_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_grp_fu_308_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_grp_fu_308_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_grp_fu_308_p_ce : STD_LOGIC;
    signal grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_start : STD_LOGIC;
    signal grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_done : STD_LOGIC;
    signal grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_idle : STD_LOGIC;
    signal grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_ready : STD_LOGIC;
    signal grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num_1_out_ap_vld : STD_LOGIC;
    signal grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num16_0_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num16_0_out_ap_vld : STD_LOGIC;
    signal grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num2_0_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num2_0_out_ap_vld : STD_LOGIC;
    signal grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_start : STD_LOGIC;
    signal grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_done : STD_LOGIC;
    signal grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_idle : STD_LOGIC;
    signal grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_ready : STD_LOGIC;
    signal grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num_4_out_ap_vld : STD_LOGIC;
    signal grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num16_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num16_3_out_ap_vld : STD_LOGIC;
    signal grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num2_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num2_3_out_ap_vld : STD_LOGIC;
    signal agg_result_num_0_reg_140 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_num16_6_reg_150 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_num_3_reg_160 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_num16_2_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_num2_2_reg_182 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_base_0_lcssa_i25_phi_fu_196_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal base_0_lcssa_i25_reg_192 : STD_LOGIC_VECTOR (1 downto 0);
    signal base_fu_689_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_p_0_reg_204 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_this_num_0_write_assign_phi_fu_218_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal this_num_0_write_assign_reg_215 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_phi_mux_this_num_1_write_assign_phi_fu_230_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal this_num_1_write_assign_reg_227 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_this_num_2_write_assign_phi_fu_242_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal this_num_2_write_assign_reg_239 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_this_p_write_assign_phi_fu_253_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal this_p_write_assign_reg_250 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal grp_fu_302_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_302_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_308_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_308_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln111_4_fu_335_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln111_5_fu_350_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln111_6_fu_364_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln_fu_384_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln117_fu_406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_411_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln117_fu_419_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln117_fu_423_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal or_ln_fu_437_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln117_13_fu_447_p1 : STD_LOGIC_VECTOR (96 downto 0);
    signal shl_ln117_fu_451_p2 : STD_LOGIC_VECTOR (96 downto 0);
    signal zext_ln117_12_fu_433_p1 : STD_LOGIC_VECTOR (64 downto 0);
    signal shl_ln117_7_fu_461_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal trunc_ln117_fu_457_p1 : STD_LOGIC_VECTOR (95 downto 0);
    signal zext_ln117_14_fu_467_p1 : STD_LOGIC_VECTOR (95 downto 0);
    signal sub_ln117_fu_471_p2 : STD_LOGIC_VECTOR (95 downto 0);
    signal and_ln117_fu_477_p2 : STD_LOGIC_VECTOR (95 downto 0);
    signal zext_ln117_15_fu_482_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal zext_ln117_8_fu_429_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal lshr_ln117_fu_486_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal sub_ln117_2_fu_500_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal shl_ln117_s_fu_505_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln117_5_fu_513_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln117_6_fu_519_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln117_17_fu_533_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln117_7_fu_537_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln117_18_fu_543_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_246_fu_553_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln117_8_fu_547_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal zext_ln117_16_fu_529_p1 : STD_LOGIC_VECTOR (96 downto 0);
    signal shl_ln117_9_fu_569_p2 : STD_LOGIC_VECTOR (96 downto 0);
    signal select_ln117_fu_561_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal zext_ln117_19_fu_575_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal sub_ln117_3_fu_579_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal and_ln117_3_fu_585_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal zext_ln117_11_fu_525_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal lshr_ln117_3_fu_590_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal bitcast_ln77_fu_604_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_608_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln77_fu_618_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln77_12_fu_628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_11_fu_622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_fu_634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_fu_640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln92_fu_684_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln100_fu_696_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln100_fu_702_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln104_fu_717_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln104_9_fu_721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln104_fu_727_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_308_ce : STD_LOGIC;
    signal grp_fu_308_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ban_interface_p_sum_Pipeline_VITIS_LOOP_84_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        agg_result_num_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num16_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_317 : IN STD_LOGIC_VECTOR (31 downto 0);
        idx_tmp_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        idx_tmp_out_ap_vld : OUT STD_LOGIC;
        grp_fu_308_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_308_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_308_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_308_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_308_p_ce : OUT STD_LOGIC );
    end component;


    component ban_interface_p_sum_Pipeline_VITIS_LOOP_92_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        agg_result_num_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num16_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_317 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln92 : IN STD_LOGIC_VECTOR (1 downto 0);
        xor_ln92 : IN STD_LOGIC_VECTOR (1 downto 0);
        agg_result_num_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num_1_out_ap_vld : OUT STD_LOGIC;
        agg_result_num16_0_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num16_0_out_ap_vld : OUT STD_LOGIC;
        agg_result_num2_0_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num2_0_out_ap_vld : OUT STD_LOGIC );
    end component;


    component ban_interface_p_sum_Pipeline_VITIS_LOOP_104_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        agg_result_num_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num16_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num2_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln104 : IN STD_LOGIC_VECTOR (1 downto 0);
        zext_ln104_18 : IN STD_LOGIC_VECTOR (2 downto 0);
        agg_result_num_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num_4_out_ap_vld : OUT STD_LOGIC;
        agg_result_num16_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num16_3_out_ap_vld : OUT STD_LOGIC;
        agg_result_num2_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num2_3_out_ap_vld : OUT STD_LOGIC );
    end component;


    component ban_interface_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262 : component ban_interface_p_sum_Pipeline_VITIS_LOOP_84_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_start,
        ap_done => grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_done,
        ap_idle => grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_idle,
        ap_ready => grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_ready,
        agg_result_num_0 => agg_result_num_0_reg_140,
        agg_result_num16_6 => agg_result_num16_6_reg_150,
        tmp_317 => reg_314,
        idx_tmp_out => grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_idx_tmp_out,
        idx_tmp_out_ap_vld => grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_idx_tmp_out_ap_vld,
        grp_fu_308_p_din0 => grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_grp_fu_308_p_din0,
        grp_fu_308_p_din1 => grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_grp_fu_308_p_din1,
        grp_fu_308_p_opcode => grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_grp_fu_308_p_opcode,
        grp_fu_308_p_dout0 => grp_fu_308_p2,
        grp_fu_308_p_ce => grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_grp_fu_308_p_ce);

    grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272 : component ban_interface_p_sum_Pipeline_VITIS_LOOP_92_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_start,
        ap_done => grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_done,
        ap_idle => grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_idle,
        ap_ready => grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_ready,
        agg_result_num_0 => agg_result_num_0_reg_140,
        agg_result_num16_6 => agg_result_num16_6_reg_150,
        tmp_317 => reg_314,
        zext_ln92 => empty_84_reg_902,
        xor_ln92 => xor_ln92_reg_912,
        agg_result_num_1_out => grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num_1_out,
        agg_result_num_1_out_ap_vld => grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num_1_out_ap_vld,
        agg_result_num16_0_out => grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num16_0_out,
        agg_result_num16_0_out_ap_vld => grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num16_0_out_ap_vld,
        agg_result_num2_0_out => grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num2_0_out,
        agg_result_num2_0_out_ap_vld => grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num2_0_out_ap_vld);

    grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286 : component ban_interface_p_sum_Pipeline_VITIS_LOOP_104_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_start,
        ap_done => grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_done,
        ap_idle => grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_idle,
        ap_ready => grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_ready,
        agg_result_num_3 => agg_result_num_3_reg_160,
        agg_result_num16_2 => agg_result_num16_2_reg_171,
        agg_result_num2_2 => agg_result_num2_2_reg_182,
        zext_ln104 => base_0_lcssa_i25_reg_192,
        zext_ln104_18 => select_ln104_reg_936,
        agg_result_num_4_out => grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num_4_out,
        agg_result_num_4_out_ap_vld => grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num_4_out_ap_vld,
        agg_result_num16_3_out => grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num16_3_out,
        agg_result_num16_3_out_ap_vld => grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num16_3_out_ap_vld,
        agg_result_num2_3_out => grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num2_3_out,
        agg_result_num2_3_out_ap_vld => grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num2_3_out_ap_vld);

    fadd_32ns_32ns_32_4_full_dsp_1_U582 : component ban_interface_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_302_p0,
        din1 => grp_fu_302_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_302_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U583 : component ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_308_p0,
        din1 => grp_fu_308_p1,
        ce => grp_fu_308_ce,
        opcode => grp_fu_308_opcode,
        dout => grp_fu_308_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    ap_return_0_preg <= ap_phi_mux_this_p_write_assign_phi_fu_253_p6;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    ap_return_1_preg <= ap_phi_mux_this_num_0_write_assign_phi_fu_218_p6;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    ap_return_2_preg <= ap_phi_mux_this_num_1_write_assign_phi_fu_230_p6;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    ap_return_3_preg <= ap_phi_mux_this_num_2_write_assign_phi_fu_242_p6;
                end if; 
            end if;
        end if;
    end process;


    grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state16) and ((icmp_ln104_fu_711_p2 = ap_const_lv1_0) or (icmp_ln92_reg_908 = ap_const_lv1_0)))) then 
                    grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_ready = ap_const_logic_1)) then 
                    grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = and_ln77_4_reg_898) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                    grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_ready = ap_const_logic_1)) then 
                    grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (icmp_ln92_fu_659_p2 = ap_const_lv1_1))) then 
                    grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_ready = ap_const_logic_1)) then 
                    grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    agg_result_num16_2_reg_171_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln104_fu_711_p2 = ap_const_lv1_0) and (icmp_ln92_reg_908 = ap_const_lv1_1))) then 
                agg_result_num16_2_reg_171 <= grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num16_0_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (icmp_ln92_fu_659_p2 = ap_const_lv1_0))) then 
                agg_result_num16_2_reg_171 <= agg_result_num16_6_reg_150;
            end if; 
        end if;
    end process;

    agg_result_num16_6_reg_150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_fu_399_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                agg_result_num16_6_reg_150 <= bitcast_ln111_3_reg_853;
            elsif (((tmp_reg_874 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                agg_result_num16_6_reg_150 <= grp_fu_302_p2;
            end if; 
        end if;
    end process;

    agg_result_num2_2_reg_182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln104_fu_711_p2 = ap_const_lv1_0) and (icmp_ln92_reg_908 = ap_const_lv1_1))) then 
                agg_result_num2_2_reg_182 <= grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num2_0_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (icmp_ln92_fu_659_p2 = ap_const_lv1_0))) then 
                agg_result_num2_2_reg_182 <= reg_314;
            end if; 
        end if;
    end process;

    agg_result_num_0_reg_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln77_fu_378_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                agg_result_num_0_reg_140 <= bitcast_ln111_fu_345_p1;
            elsif (((icmp_ln77_reg_864 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                agg_result_num_0_reg_140 <= grp_fu_302_p2;
            end if; 
        end if;
    end process;

    agg_result_num_3_reg_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln104_fu_711_p2 = ap_const_lv1_0) and (icmp_ln92_reg_908 = ap_const_lv1_1))) then 
                agg_result_num_3_reg_160 <= grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num_1_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (icmp_ln92_fu_659_p2 = ap_const_lv1_0))) then 
                agg_result_num_3_reg_160 <= agg_result_num_0_reg_140;
            end if; 
        end if;
    end process;

    agg_result_p_0_reg_204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln104_fu_711_p2 = ap_const_lv1_0) and (icmp_ln92_reg_908 = ap_const_lv1_1))) then 
                agg_result_p_0_reg_204 <= tmp_248_fu_706_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (icmp_ln92_fu_659_p2 = ap_const_lv1_0))) then 
                agg_result_p_0_reg_204 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    base_0_lcssa_i25_reg_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln104_fu_711_p2 = ap_const_lv1_0) and (icmp_ln92_reg_908 = ap_const_lv1_1))) then 
                base_0_lcssa_i25_reg_192 <= base_fu_689_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (icmp_ln92_fu_659_p2 = ap_const_lv1_0))) then 
                base_0_lcssa_i25_reg_192 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    this_num_0_write_assign_reg_215_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln77_4_reg_898) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                this_num_0_write_assign_reg_215 <= agg_result_num_0_reg_140;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln104_fu_711_p2 = ap_const_lv1_1) and (icmp_ln92_reg_908 = ap_const_lv1_1))) then 
                this_num_0_write_assign_reg_215 <= grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num_1_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state18) and (((ap_const_lv1_1 = and_ln77_4_reg_898) and (icmp_ln104_reg_932 = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln77_4_reg_898) and (icmp_ln92_reg_908 = ap_const_lv1_0))))) then 
                this_num_0_write_assign_reg_215 <= grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num_4_out;
            end if; 
        end if;
    end process;

    this_num_1_write_assign_reg_227_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln77_4_reg_898) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                this_num_1_write_assign_reg_227 <= agg_result_num16_6_reg_150;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln104_fu_711_p2 = ap_const_lv1_1) and (icmp_ln92_reg_908 = ap_const_lv1_1))) then 
                this_num_1_write_assign_reg_227 <= grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num16_0_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state18) and (((ap_const_lv1_1 = and_ln77_4_reg_898) and (icmp_ln104_reg_932 = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln77_4_reg_898) and (icmp_ln92_reg_908 = ap_const_lv1_0))))) then 
                this_num_1_write_assign_reg_227 <= grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num16_3_out;
            end if; 
        end if;
    end process;

    this_num_2_write_assign_reg_239_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln77_4_reg_898) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                this_num_2_write_assign_reg_239 <= grp_fu_302_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln104_fu_711_p2 = ap_const_lv1_1) and (icmp_ln92_reg_908 = ap_const_lv1_1))) then 
                this_num_2_write_assign_reg_239 <= grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num2_0_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state18) and (((ap_const_lv1_1 = and_ln77_4_reg_898) and (icmp_ln104_reg_932 = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln77_4_reg_898) and (icmp_ln92_reg_908 = ap_const_lv1_0))))) then 
                this_num_2_write_assign_reg_239 <= grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num2_3_out;
            end if; 
        end if;
    end process;

    this_p_write_assign_reg_250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln77_4_reg_898) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                this_p_write_assign_reg_250 <= c_p_reg_841;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln104_fu_711_p2 = ap_const_lv1_1) and (icmp_ln92_reg_908 = ap_const_lv1_1))) then 
                this_p_write_assign_reg_250 <= tmp_248_fu_706_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state18) and (((ap_const_lv1_1 = and_ln77_4_reg_898) and (icmp_ln104_reg_932 = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln77_4_reg_898) and (icmp_ln92_reg_908 = ap_const_lv1_0))))) then 
                this_p_write_assign_reg_250 <= agg_result_p_0_reg_204;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                and_ln77_4_reg_898 <= and_ln77_4_fu_646_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                bitcast_ln111_3_reg_853 <= bitcast_ln111_3_fu_360_p1;
                bitcast_ln111_4_reg_859 <= bitcast_ln111_4_fu_374_p1;
                c_p_reg_841 <= c_p_fu_331_p1;
                empty_83_reg_836 <= empty_83_fu_327_p1;
                empty_reg_831 <= empty_fu_323_p1;
                icmp_ln77_reg_864 <= icmp_ln77_fu_378_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                empty_84_reg_902 <= empty_84_fu_654_p1;
                icmp_ln92_reg_908 <= icmp_ln92_fu_659_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln92_reg_908 = ap_const_lv1_1))) then
                icmp_ln104_reg_932 <= icmp_ln104_fu_711_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state12) or ((tmp_reg_874 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then
                reg_314 <= grp_fu_302_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state16) and ((icmp_ln104_fu_711_p2 = ap_const_lv1_0) or (icmp_ln92_reg_908 = ap_const_lv1_0)))) then
                select_ln104_reg_936 <= select_ln104_fu_733_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                tmp_reg_874 <= diff_p(1 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_fu_399_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                trunc_ln117_5_reg_878 <= trunc_ln117_5_fu_492_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                trunc_ln117_6_reg_888 <= trunc_ln117_6_fu_596_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state14) and (icmp_ln92_fu_659_p2 = ap_const_lv1_1))) then
                xor_ln92_reg_912 <= xor_ln92_fu_665_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state12, icmp_ln77_fu_378_p2, tmp_fu_399_p3, ap_CS_fsm_state4, and_ln77_4_reg_898, ap_CS_fsm_state14, icmp_ln92_fu_659_p2, icmp_ln92_reg_908, ap_CS_fsm_state16, icmp_ln104_fu_711_p2, grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_done, grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_done, grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_done, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((icmp_ln77_fu_378_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif (((icmp_ln77_fu_378_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((tmp_fu_399_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_lv1_0 = and_ln77_4_reg_898) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (icmp_ln92_fu_659_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln104_fu_711_p2 = ap_const_lv1_1) and (icmp_ln92_reg_908 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state17 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state17) and (grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln104_fu_727_p2 <= std_logic_vector(unsigned(zext_ln104_fu_717_p1) + unsigned(ap_const_lv3_1));
    add_ln117_5_fu_513_p2 <= std_logic_vector(unsigned(shl_ln117_s_fu_505_p3) + unsigned(ap_const_lv7_20));
    add_ln117_6_fu_519_p2 <= std_logic_vector(unsigned(shl_ln117_s_fu_505_p3) + unsigned(ap_const_lv7_3F));
    add_ln117_7_fu_537_p2 <= std_logic_vector(unsigned(zext_ln117_17_fu_533_p1) + unsigned(ap_const_lv8_1));
    add_ln117_fu_423_p2 <= std_logic_vector(unsigned(zext_ln117_fu_419_p1) + unsigned(ap_const_lv7_20));
    and_ln117_3_fu_585_p2 <= (sub_ln117_3_fu_579_p2 and p_read24);
    and_ln117_fu_477_p2 <= (sub_ln117_fu_471_p2 and empty_reg_831);
    and_ln77_4_fu_646_p2 <= (icmp_ln77_reg_864 and and_ln77_fu_640_p2);
    and_ln77_fu_640_p2 <= (or_ln77_fu_634_p2 and grp_fu_308_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_done)
    begin
        if ((grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_done)
    begin
        if ((grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;

    ap_ST_fsm_state17_blk_assign_proc : process(grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_done)
    begin
        if ((grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state18_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_base_0_lcssa_i25_phi_fu_196_p4_assign_proc : process(icmp_ln92_reg_908, ap_CS_fsm_state16, icmp_ln104_fu_711_p2, base_0_lcssa_i25_reg_192, base_fu_689_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln104_fu_711_p2 = ap_const_lv1_0) and (icmp_ln92_reg_908 = ap_const_lv1_1))) then 
            ap_phi_mux_base_0_lcssa_i25_phi_fu_196_p4 <= base_fu_689_p2;
        else 
            ap_phi_mux_base_0_lcssa_i25_phi_fu_196_p4 <= base_0_lcssa_i25_reg_192;
        end if; 
    end process;


    ap_phi_mux_this_num_0_write_assign_phi_fu_218_p6_assign_proc : process(and_ln77_4_reg_898, icmp_ln92_reg_908, icmp_ln104_reg_932, grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num_4_out, this_num_0_write_assign_reg_215, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) and (((ap_const_lv1_1 = and_ln77_4_reg_898) and (icmp_ln104_reg_932 = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln77_4_reg_898) and (icmp_ln92_reg_908 = ap_const_lv1_0))))) then 
            ap_phi_mux_this_num_0_write_assign_phi_fu_218_p6 <= grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num_4_out;
        else 
            ap_phi_mux_this_num_0_write_assign_phi_fu_218_p6 <= this_num_0_write_assign_reg_215;
        end if; 
    end process;


    ap_phi_mux_this_num_1_write_assign_phi_fu_230_p6_assign_proc : process(and_ln77_4_reg_898, icmp_ln92_reg_908, icmp_ln104_reg_932, grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num16_3_out, ap_CS_fsm_state18, this_num_1_write_assign_reg_227)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) and (((ap_const_lv1_1 = and_ln77_4_reg_898) and (icmp_ln104_reg_932 = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln77_4_reg_898) and (icmp_ln92_reg_908 = ap_const_lv1_0))))) then 
            ap_phi_mux_this_num_1_write_assign_phi_fu_230_p6 <= grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num16_3_out;
        else 
            ap_phi_mux_this_num_1_write_assign_phi_fu_230_p6 <= this_num_1_write_assign_reg_227;
        end if; 
    end process;


    ap_phi_mux_this_num_2_write_assign_phi_fu_242_p6_assign_proc : process(and_ln77_4_reg_898, icmp_ln92_reg_908, icmp_ln104_reg_932, grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num2_3_out, ap_CS_fsm_state18, this_num_2_write_assign_reg_239)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) and (((ap_const_lv1_1 = and_ln77_4_reg_898) and (icmp_ln104_reg_932 = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln77_4_reg_898) and (icmp_ln92_reg_908 = ap_const_lv1_0))))) then 
            ap_phi_mux_this_num_2_write_assign_phi_fu_242_p6 <= grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num2_3_out;
        else 
            ap_phi_mux_this_num_2_write_assign_phi_fu_242_p6 <= this_num_2_write_assign_reg_239;
        end if; 
    end process;


    ap_phi_mux_this_p_write_assign_phi_fu_253_p6_assign_proc : process(and_ln77_4_reg_898, icmp_ln92_reg_908, icmp_ln104_reg_932, agg_result_p_0_reg_204, ap_CS_fsm_state18, this_p_write_assign_reg_250)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) and (((ap_const_lv1_1 = and_ln77_4_reg_898) and (icmp_ln104_reg_932 = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln77_4_reg_898) and (icmp_ln92_reg_908 = ap_const_lv1_0))))) then 
            ap_phi_mux_this_p_write_assign_phi_fu_253_p6 <= agg_result_p_0_reg_204;
        else 
            ap_phi_mux_this_p_write_assign_phi_fu_253_p6 <= this_p_write_assign_reg_250;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_CS_fsm_state18, ap_phi_mux_this_p_write_assign_phi_fu_253_p6, ap_return_0_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ap_return_0 <= ap_phi_mux_this_p_write_assign_phi_fu_253_p6;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_phi_mux_this_num_0_write_assign_phi_fu_218_p6, ap_CS_fsm_state18, ap_return_1_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ap_return_1 <= ap_phi_mux_this_num_0_write_assign_phi_fu_218_p6;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_CS_fsm_state18, ap_phi_mux_this_num_1_write_assign_phi_fu_230_p6, ap_return_2_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ap_return_2 <= ap_phi_mux_this_num_1_write_assign_phi_fu_230_p6;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(ap_CS_fsm_state18, ap_phi_mux_this_num_2_write_assign_phi_fu_242_p6, ap_return_3_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ap_return_3 <= ap_phi_mux_this_num_2_write_assign_phi_fu_242_p6;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;

    base_fu_689_p2 <= std_logic_vector(unsigned(sub_ln92_fu_684_p2) + unsigned(ap_const_lv2_1));
    bitcast_ln111_3_fu_360_p1 <= trunc_ln111_5_fu_350_p4;
    bitcast_ln111_4_fu_374_p1 <= trunc_ln111_6_fu_364_p4;
    bitcast_ln111_fu_345_p1 <= trunc_ln111_4_fu_335_p4;
    bitcast_ln117_3_fu_496_p1 <= trunc_ln117_5_reg_878;
    bitcast_ln117_4_fu_600_p1 <= trunc_ln117_6_reg_888;
    bitcast_ln117_fu_394_p1 <= trunc_ln_fu_384_p4;
    bitcast_ln77_fu_604_p1 <= agg_result_num_0_reg_140;
    c_p_fu_331_p1 <= p_read13(32 - 1 downto 0);
    empty_83_fu_327_p1 <= diff_p(1 - 1 downto 0);
    empty_84_fu_654_p1 <= grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_idx_tmp_out(2 - 1 downto 0);
    empty_fu_323_p1 <= p_read24(96 - 1 downto 0);

    grp_fu_302_p0_assign_proc : process(ap_CS_fsm_state1, bitcast_ln111_fu_345_p1, bitcast_ln111_3_reg_853, bitcast_ln111_4_reg_859, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_302_p0 <= bitcast_ln111_4_reg_859;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_302_p0 <= bitcast_ln111_3_reg_853;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_302_p0 <= bitcast_ln111_fu_345_p1;
        else 
            grp_fu_302_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_302_p1_assign_proc : process(ap_CS_fsm_state1, bitcast_ln117_fu_394_p1, bitcast_ln117_3_fu_496_p1, ap_CS_fsm_state5, bitcast_ln117_4_fu_600_p1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_302_p1 <= bitcast_ln117_4_fu_600_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_302_p1 <= bitcast_ln117_3_fu_496_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_302_p1 <= bitcast_ln117_fu_394_p1;
        else 
            grp_fu_302_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_308_ce_assign_proc : process(grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_grp_fu_308_p_ce, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_308_ce <= grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_grp_fu_308_p_ce;
        else 
            grp_fu_308_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_308_opcode_assign_proc : process(ap_CS_fsm_state8, grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_grp_fu_308_p_opcode, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_308_opcode <= grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_grp_fu_308_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_308_opcode <= ap_const_lv5_1;
        else 
            grp_fu_308_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_308_p0_assign_proc : process(ap_CS_fsm_state8, grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_grp_fu_308_p_din0, agg_result_num_0_reg_140, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_308_p0 <= grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_grp_fu_308_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_308_p0 <= agg_result_num_0_reg_140;
        else 
            grp_fu_308_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_308_p1_assign_proc : process(ap_CS_fsm_state8, grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_grp_fu_308_p_din1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_308_p1 <= grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_grp_fu_308_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_308_p1 <= ap_const_lv32_0;
        else 
            grp_fu_308_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_start <= grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_start_reg;
    grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_start <= grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_start_reg;
    grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_start <= grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_start_reg;
    icmp_ln104_9_fu_721_p2 <= "0" when (ap_phi_mux_base_0_lcssa_i25_phi_fu_196_p4 = ap_const_lv2_3) else "1";
    icmp_ln104_fu_711_p2 <= "1" when (base_fu_689_p2 = ap_const_lv2_3) else "0";
    icmp_ln77_11_fu_622_p2 <= "0" when (tmp_s_fu_608_p4 = ap_const_lv8_FF) else "1";
    icmp_ln77_12_fu_628_p2 <= "1" when (trunc_ln77_fu_618_p1 = ap_const_lv23_0) else "0";
    icmp_ln77_fu_378_p2 <= "1" when (diff_p = ap_const_lv2_0) else "0";
    icmp_ln92_fu_659_p2 <= "1" when (unsigned(grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_idx_tmp_out) < unsigned(ap_const_lv32_3)) else "0";
    lshr_ln117_3_fu_590_p2 <= std_logic_vector(shift_right(unsigned(and_ln117_3_fu_585_p2),to_integer(unsigned('0' & zext_ln117_11_fu_525_p1(31-1 downto 0)))));
    lshr_ln117_fu_486_p2 <= std_logic_vector(shift_right(unsigned(zext_ln117_15_fu_482_p1),to_integer(unsigned('0' & zext_ln117_8_fu_429_p1(31-1 downto 0)))));
    or_ln77_fu_634_p2 <= (icmp_ln77_12_fu_628_p2 or icmp_ln77_11_fu_622_p2);
    or_ln_fu_437_p4 <= ((ap_const_lv1_1 & xor_ln117_fu_406_p2) & ap_const_lv5_0);
    select_ln104_fu_733_p3 <= 
        ap_const_lv3_3 when (icmp_ln104_9_fu_721_p2(0) = '1') else 
        add_ln104_fu_727_p2;
    select_ln117_fu_561_p3 <= 
        ap_const_lv128_lc_2 when (tmp_246_fu_553_p3(0) = '1') else 
        shl_ln117_8_fu_547_p2;
        sext_ln100_fu_702_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln100_fu_696_p2),32));

    shl_ln117_7_fu_461_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv65_1),to_integer(unsigned('0' & zext_ln117_12_fu_433_p1(31-1 downto 0)))));
    shl_ln117_8_fu_547_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv128_lc_1),to_integer(unsigned('0' & zext_ln117_18_fu_543_p1(31-1 downto 0)))));
    shl_ln117_9_fu_569_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv97_1),to_integer(unsigned('0' & zext_ln117_16_fu_529_p1(31-1 downto 0)))));
    shl_ln117_fu_451_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv97_1),to_integer(unsigned('0' & zext_ln117_13_fu_447_p1(31-1 downto 0)))));
    shl_ln117_s_fu_505_p3 <= (sub_ln117_2_fu_500_p2 & ap_const_lv5_0);
    shl_ln_fu_411_p3 <= (xor_ln117_fu_406_p2 & ap_const_lv5_0);
    sub_ln117_2_fu_500_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(diff_p));
    sub_ln117_3_fu_579_p2 <= std_logic_vector(unsigned(select_ln117_fu_561_p3) - unsigned(zext_ln117_19_fu_575_p1));
    sub_ln117_fu_471_p2 <= std_logic_vector(unsigned(trunc_ln117_fu_457_p1) - unsigned(zext_ln117_14_fu_467_p1));
    sub_ln92_fu_684_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(empty_84_reg_902));
    tmp_246_fu_553_p3 <= add_ln117_7_fu_537_p2(7 downto 7);
    tmp_248_fu_706_p2 <= std_logic_vector(signed(sext_ln100_fu_702_p1) + signed(c_p_reg_841));
    tmp_fu_399_p3 <= diff_p(1 downto 1);
    tmp_s_fu_608_p4 <= bitcast_ln77_fu_604_p1(30 downto 23);
    trunc_ln111_4_fu_335_p4 <= p_read13(63 downto 32);
    trunc_ln111_5_fu_350_p4 <= p_read13(95 downto 64);
    trunc_ln111_6_fu_364_p4 <= p_read13(127 downto 96);
    trunc_ln117_5_fu_492_p1 <= lshr_ln117_fu_486_p2(32 - 1 downto 0);
    trunc_ln117_6_fu_596_p1 <= lshr_ln117_3_fu_590_p2(32 - 1 downto 0);
    trunc_ln117_fu_457_p1 <= shl_ln117_fu_451_p2(96 - 1 downto 0);
    trunc_ln77_fu_618_p1 <= bitcast_ln77_fu_604_p1(23 - 1 downto 0);
    trunc_ln_fu_384_p4 <= p_read24(63 downto 32);
    xor_ln100_fu_696_p2 <= (sub_ln92_fu_684_p2 xor ap_const_lv2_2);
    xor_ln117_fu_406_p2 <= (empty_83_reg_836 xor ap_const_lv1_1);
    xor_ln92_fu_665_p2 <= (empty_84_fu_654_p1 xor ap_const_lv2_3);
    zext_ln104_fu_717_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_base_0_lcssa_i25_phi_fu_196_p4),3));
    zext_ln117_11_fu_525_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln117_5_fu_513_p2),128));
    zext_ln117_12_fu_433_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln117_fu_423_p2),65));
    zext_ln117_13_fu_447_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_437_p4),97));
    zext_ln117_14_fu_467_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln117_7_fu_461_p2),96));
    zext_ln117_15_fu_482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln117_fu_477_p2),128));
    zext_ln117_16_fu_529_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln117_5_fu_513_p2),97));
    zext_ln117_17_fu_533_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln117_6_fu_519_p2),8));
    zext_ln117_18_fu_543_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln117_7_fu_537_p2),128));
    zext_ln117_19_fu_575_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln117_9_fu_569_p2),128));
    zext_ln117_8_fu_429_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln117_fu_423_p2),128));
    zext_ln117_fu_419_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_411_p3),7));
end behav;
