INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Fabin Chacn/reto_1/reto_1.srcs/sim_1/new/tb_top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_module
