<stg><name>relu<array<ap_fixed,10u>,array<ap_fixed<20,10,5,3,0>,10u>,relu_config5></name>


<trans_list>

<trans id="115" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="200" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i200 %layer5_out, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="200" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i200 %layer4_out, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:3 %store_ln41 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
entry:4 %br_ln41 = br void %ReLUPackLoop

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
ReLUPackLoop:0 %i_3 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReLUPackLoop:1 %icmp_ln41 = icmp_eq  i8 %i_3, i8 238

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReLUPackLoop:2 %i_4 = add i8 %i_3, i8 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReLUPackLoop:3 %br_ln41 = br i1 %icmp_ln41, void %ReLUPackLoop.split_ifconv, void %for.end14

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
ReLUPackLoop.split_ifconv:87 %store_ln41 = store i8 %i_4, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="16" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="200" op_0_bw="200" op_1_bw="200">
<![CDATA[
ReLUPackLoop.split_ifconv:3 %layer4_out_read = read i200 @_ssdm_op_Read.ap_fifo.volatile.i200P0A, i200 %layer4_out

]]></Node>
<StgValue><ssdm name="layer4_out_read"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="20" op_0_bw="200">
<![CDATA[
ReLUPackLoop.split_ifconv:4 %trunc_ln44 = trunc i200 %layer4_out_read

]]></Node>
<StgValue><ssdm name="trunc_ln44"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="20" op_0_bw="20" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:5 %trunc_ln44_s = partselect i20 @_ssdm_op_PartSelect.i20.i200.i32.i32, i200 %layer4_out_read, i32 20, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln44_s"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="20" op_0_bw="20" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:6 %trunc_ln44_19 = partselect i20 @_ssdm_op_PartSelect.i20.i200.i32.i32, i200 %layer4_out_read, i32 40, i32 59

]]></Node>
<StgValue><ssdm name="trunc_ln44_19"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="20" op_0_bw="20" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:7 %trunc_ln44_20 = partselect i20 @_ssdm_op_PartSelect.i20.i200.i32.i32, i200 %layer4_out_read, i32 60, i32 79

]]></Node>
<StgValue><ssdm name="trunc_ln44_20"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="20" op_0_bw="20" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:8 %trunc_ln44_21 = partselect i20 @_ssdm_op_PartSelect.i20.i200.i32.i32, i200 %layer4_out_read, i32 80, i32 99

]]></Node>
<StgValue><ssdm name="trunc_ln44_21"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="20" op_0_bw="20" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:9 %trunc_ln44_22 = partselect i20 @_ssdm_op_PartSelect.i20.i200.i32.i32, i200 %layer4_out_read, i32 100, i32 119

]]></Node>
<StgValue><ssdm name="trunc_ln44_22"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="20" op_0_bw="20" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:10 %trunc_ln44_23 = partselect i20 @_ssdm_op_PartSelect.i20.i200.i32.i32, i200 %layer4_out_read, i32 120, i32 139

]]></Node>
<StgValue><ssdm name="trunc_ln44_23"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="20" op_0_bw="20" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:11 %trunc_ln44_24 = partselect i20 @_ssdm_op_PartSelect.i20.i200.i32.i32, i200 %layer4_out_read, i32 140, i32 159

]]></Node>
<StgValue><ssdm name="trunc_ln44_24"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="20" op_0_bw="20" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:12 %trunc_ln44_25 = partselect i20 @_ssdm_op_PartSelect.i20.i200.i32.i32, i200 %layer4_out_read, i32 160, i32 179

]]></Node>
<StgValue><ssdm name="trunc_ln44_25"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="20" op_0_bw="20" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:13 %trunc_ln44_26 = partselect i20 @_ssdm_op_PartSelect.i20.i200.i32.i32, i200 %layer4_out_read, i32 180, i32 199

]]></Node>
<StgValue><ssdm name="trunc_ln44_26"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReLUPackLoop.split_ifconv:14 %icmp_ln51 = icmp_sgt  i20 %trunc_ln44, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="200">
<![CDATA[
ReLUPackLoop.split_ifconv:15 %trunc_ln52 = trunc i200 %layer4_out_read

]]></Node>
<StgValue><ssdm name="trunc_ln52"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:16 %trunc_ln52_39 = partselect i3 @_ssdm_op_PartSelect.i3.i200.i32.i32, i200 %layer4_out_read, i32 16, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln52_39"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ReLUPackLoop.split_ifconv:17 %select_ln51 = select i1 %icmp_ln51, i8 %trunc_ln52, i8 0

]]></Node>
<StgValue><ssdm name="select_ln51"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
ReLUPackLoop.split_ifconv:18 %select_ln51_60 = select i1 %icmp_ln51, i3 %trunc_ln52_39, i3 0

]]></Node>
<StgValue><ssdm name="select_ln51_60"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReLUPackLoop.split_ifconv:19 %icmp_ln51_20 = icmp_sgt  i20 %trunc_ln44_s, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_20"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:20 %trunc_ln52_s = partselect i8 @_ssdm_op_PartSelect.i8.i200.i32.i32, i200 %layer4_out_read, i32 20, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln52_s"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:21 %trunc_ln52_40 = partselect i4 @_ssdm_op_PartSelect.i4.i200.i32.i32, i200 %layer4_out_read, i32 36, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln52_40"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ReLUPackLoop.split_ifconv:22 %select_ln51_61 = select i1 %icmp_ln51_20, i8 %trunc_ln52_s, i8 0

]]></Node>
<StgValue><ssdm name="select_ln51_61"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split_ifconv:23 %select_ln51_62 = select i1 %icmp_ln51_20, i4 %trunc_ln52_40, i4 0

]]></Node>
<StgValue><ssdm name="select_ln51_62"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReLUPackLoop.split_ifconv:24 %icmp_ln51_21 = icmp_sgt  i20 %trunc_ln44_19, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_21"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:25 %trunc_ln52_28 = partselect i8 @_ssdm_op_PartSelect.i8.i200.i32.i32, i200 %layer4_out_read, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln52_28"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:26 %trunc_ln52_41 = partselect i4 @_ssdm_op_PartSelect.i4.i200.i32.i32, i200 %layer4_out_read, i32 56, i32 59

]]></Node>
<StgValue><ssdm name="trunc_ln52_41"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ReLUPackLoop.split_ifconv:27 %select_ln51_63 = select i1 %icmp_ln51_21, i8 %trunc_ln52_28, i8 0

]]></Node>
<StgValue><ssdm name="select_ln51_63"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split_ifconv:28 %select_ln51_64 = select i1 %icmp_ln51_21, i4 %trunc_ln52_41, i4 0

]]></Node>
<StgValue><ssdm name="select_ln51_64"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReLUPackLoop.split_ifconv:29 %icmp_ln51_22 = icmp_sgt  i20 %trunc_ln44_20, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_22"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:30 %trunc_ln52_29 = partselect i8 @_ssdm_op_PartSelect.i8.i200.i32.i32, i200 %layer4_out_read, i32 60, i32 67

]]></Node>
<StgValue><ssdm name="trunc_ln52_29"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:31 %trunc_ln52_42 = partselect i4 @_ssdm_op_PartSelect.i4.i200.i32.i32, i200 %layer4_out_read, i32 76, i32 79

]]></Node>
<StgValue><ssdm name="trunc_ln52_42"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ReLUPackLoop.split_ifconv:32 %select_ln51_65 = select i1 %icmp_ln51_22, i8 %trunc_ln52_29, i8 0

]]></Node>
<StgValue><ssdm name="select_ln51_65"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split_ifconv:33 %select_ln51_66 = select i1 %icmp_ln51_22, i4 %trunc_ln52_42, i4 0

]]></Node>
<StgValue><ssdm name="select_ln51_66"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReLUPackLoop.split_ifconv:34 %icmp_ln51_23 = icmp_sgt  i20 %trunc_ln44_21, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_23"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:35 %trunc_ln52_30 = partselect i8 @_ssdm_op_PartSelect.i8.i200.i32.i32, i200 %layer4_out_read, i32 80, i32 87

]]></Node>
<StgValue><ssdm name="trunc_ln52_30"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:36 %trunc_ln52_43 = partselect i4 @_ssdm_op_PartSelect.i4.i200.i32.i32, i200 %layer4_out_read, i32 96, i32 99

]]></Node>
<StgValue><ssdm name="trunc_ln52_43"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ReLUPackLoop.split_ifconv:37 %select_ln51_67 = select i1 %icmp_ln51_23, i8 %trunc_ln52_30, i8 0

]]></Node>
<StgValue><ssdm name="select_ln51_67"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split_ifconv:38 %select_ln51_68 = select i1 %icmp_ln51_23, i4 %trunc_ln52_43, i4 0

]]></Node>
<StgValue><ssdm name="select_ln51_68"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReLUPackLoop.split_ifconv:39 %icmp_ln51_24 = icmp_sgt  i20 %trunc_ln44_22, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_24"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:40 %trunc_ln52_31 = partselect i8 @_ssdm_op_PartSelect.i8.i200.i32.i32, i200 %layer4_out_read, i32 100, i32 107

]]></Node>
<StgValue><ssdm name="trunc_ln52_31"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:41 %trunc_ln52_44 = partselect i4 @_ssdm_op_PartSelect.i4.i200.i32.i32, i200 %layer4_out_read, i32 116, i32 119

]]></Node>
<StgValue><ssdm name="trunc_ln52_44"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ReLUPackLoop.split_ifconv:42 %select_ln51_69 = select i1 %icmp_ln51_24, i8 %trunc_ln52_31, i8 0

]]></Node>
<StgValue><ssdm name="select_ln51_69"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split_ifconv:43 %select_ln51_70 = select i1 %icmp_ln51_24, i4 %trunc_ln52_44, i4 0

]]></Node>
<StgValue><ssdm name="select_ln51_70"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReLUPackLoop.split_ifconv:44 %icmp_ln51_25 = icmp_sgt  i20 %trunc_ln44_23, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_25"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:45 %trunc_ln52_32 = partselect i8 @_ssdm_op_PartSelect.i8.i200.i32.i32, i200 %layer4_out_read, i32 120, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln52_32"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="4" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:46 %trunc_ln52_45 = partselect i4 @_ssdm_op_PartSelect.i4.i200.i32.i32, i200 %layer4_out_read, i32 136, i32 139

]]></Node>
<StgValue><ssdm name="trunc_ln52_45"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ReLUPackLoop.split_ifconv:47 %select_ln51_71 = select i1 %icmp_ln51_25, i8 %trunc_ln52_32, i8 0

]]></Node>
<StgValue><ssdm name="select_ln51_71"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split_ifconv:48 %select_ln51_72 = select i1 %icmp_ln51_25, i4 %trunc_ln52_45, i4 0

]]></Node>
<StgValue><ssdm name="select_ln51_72"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReLUPackLoop.split_ifconv:49 %icmp_ln51_26 = icmp_sgt  i20 %trunc_ln44_24, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_26"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:50 %trunc_ln52_33 = partselect i8 @_ssdm_op_PartSelect.i8.i200.i32.i32, i200 %layer4_out_read, i32 140, i32 147

]]></Node>
<StgValue><ssdm name="trunc_ln52_33"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:51 %trunc_ln52_46 = partselect i4 @_ssdm_op_PartSelect.i4.i200.i32.i32, i200 %layer4_out_read, i32 156, i32 159

]]></Node>
<StgValue><ssdm name="trunc_ln52_46"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ReLUPackLoop.split_ifconv:52 %select_ln51_73 = select i1 %icmp_ln51_26, i8 %trunc_ln52_33, i8 0

]]></Node>
<StgValue><ssdm name="select_ln51_73"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split_ifconv:53 %select_ln51_74 = select i1 %icmp_ln51_26, i4 %trunc_ln52_46, i4 0

]]></Node>
<StgValue><ssdm name="select_ln51_74"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReLUPackLoop.split_ifconv:54 %icmp_ln51_27 = icmp_sgt  i20 %trunc_ln44_25, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_27"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:55 %trunc_ln52_34 = partselect i8 @_ssdm_op_PartSelect.i8.i200.i32.i32, i200 %layer4_out_read, i32 160, i32 167

]]></Node>
<StgValue><ssdm name="trunc_ln52_34"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="4" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:56 %trunc_ln52_47 = partselect i4 @_ssdm_op_PartSelect.i4.i200.i32.i32, i200 %layer4_out_read, i32 176, i32 179

]]></Node>
<StgValue><ssdm name="trunc_ln52_47"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ReLUPackLoop.split_ifconv:57 %select_ln51_75 = select i1 %icmp_ln51_27, i8 %trunc_ln52_34, i8 0

]]></Node>
<StgValue><ssdm name="select_ln51_75"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split_ifconv:58 %select_ln51_76 = select i1 %icmp_ln51_27, i4 %trunc_ln52_47, i4 0

]]></Node>
<StgValue><ssdm name="select_ln51_76"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReLUPackLoop.split_ifconv:59 %icmp_ln51_28 = icmp_sgt  i20 %trunc_ln44_26, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_28"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:60 %trunc_ln52_48 = partselect i8 @_ssdm_op_PartSelect.i8.i200.i32.i32, i200 %layer4_out_read, i32 180, i32 187

]]></Node>
<StgValue><ssdm name="trunc_ln52_48"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="4" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:61 %trunc_ln52_49 = partselect i4 @_ssdm_op_PartSelect.i4.i200.i32.i32, i200 %layer4_out_read, i32 196, i32 199

]]></Node>
<StgValue><ssdm name="trunc_ln52_49"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ReLUPackLoop.split_ifconv:62 %select_ln51_77 = select i1 %icmp_ln51_28, i8 %trunc_ln52_48, i8 0

]]></Node>
<StgValue><ssdm name="select_ln51_77"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split_ifconv:63 %select_ln51_78 = select i1 %icmp_ln51_28, i4 %trunc_ln52_49, i4 0

]]></Node>
<StgValue><ssdm name="select_ln51_78"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:65 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i200.i32.i32, i200 %layer4_out_read, i32 188, i32 195

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ReLUPackLoop.split_ifconv:66 %select_ln51_79 = select i1 %icmp_ln51_28, i8 %tmp, i8 0

]]></Node>
<StgValue><ssdm name="select_ln51_79"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:67 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i200.i32.i32, i200 %layer4_out_read, i32 168, i32 175

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ReLUPackLoop.split_ifconv:68 %select_ln51_80 = select i1 %icmp_ln51_27, i8 %tmp_s, i8 0

]]></Node>
<StgValue><ssdm name="select_ln51_80"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:69 %tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i200.i32.i32, i200 %layer4_out_read, i32 148, i32 155

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ReLUPackLoop.split_ifconv:70 %select_ln51_81 = select i1 %icmp_ln51_26, i8 %tmp_19, i8 0

]]></Node>
<StgValue><ssdm name="select_ln51_81"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:71 %tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i200.i32.i32, i200 %layer4_out_read, i32 128, i32 135

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ReLUPackLoop.split_ifconv:72 %select_ln51_82 = select i1 %icmp_ln51_25, i8 %tmp_20, i8 0

]]></Node>
<StgValue><ssdm name="select_ln51_82"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:73 %tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i200.i32.i32, i200 %layer4_out_read, i32 108, i32 115

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ReLUPackLoop.split_ifconv:74 %select_ln51_83 = select i1 %icmp_ln51_24, i8 %tmp_21, i8 0

]]></Node>
<StgValue><ssdm name="select_ln51_83"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:75 %tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i200.i32.i32, i200 %layer4_out_read, i32 88, i32 95

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ReLUPackLoop.split_ifconv:76 %select_ln51_84 = select i1 %icmp_ln51_23, i8 %tmp_22, i8 0

]]></Node>
<StgValue><ssdm name="select_ln51_84"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:77 %tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i200.i32.i32, i200 %layer4_out_read, i32 68, i32 75

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ReLUPackLoop.split_ifconv:78 %select_ln51_85 = select i1 %icmp_ln51_22, i8 %tmp_23, i8 0

]]></Node>
<StgValue><ssdm name="select_ln51_85"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:79 %tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i200.i32.i32, i200 %layer4_out_read, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ReLUPackLoop.split_ifconv:80 %select_ln51_86 = select i1 %icmp_ln51_21, i8 %tmp_24, i8 0

]]></Node>
<StgValue><ssdm name="select_ln51_86"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:81 %tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i200.i32.i32, i200 %layer4_out_read, i32 28, i32 35

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ReLUPackLoop.split_ifconv:82 %select_ln51_87 = select i1 %icmp_ln51_20, i8 %tmp_25, i8 0

]]></Node>
<StgValue><ssdm name="select_ln51_87"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="200" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:83 %tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i200.i32.i32, i200 %layer4_out_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ReLUPackLoop.split_ifconv:84 %select_ln51_88 = select i1 %icmp_ln51, i8 %tmp_26, i8 0

]]></Node>
<StgValue><ssdm name="select_ln51_88"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0">
<![CDATA[
for.end14:0 %ret_ln59 = ret

]]></Node>
<StgValue><ssdm name="ret_ln59"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReLUPackLoop.split_ifconv:0 %specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReLUPackLoop.split_ifconv:1 %speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 238, i64 238, i64 238

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln41"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReLUPackLoop.split_ifconv:2 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="3">
<![CDATA[
ReLUPackLoop.split_ifconv:64 %zext_ln57 = zext i3 %select_ln51_60

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="200" op_0_bw="200" op_1_bw="4" op_2_bw="8" op_3_bw="8" op_4_bw="4" op_5_bw="8" op_6_bw="8" op_7_bw="4" op_8_bw="8" op_9_bw="8" op_10_bw="4" op_11_bw="8" op_12_bw="8" op_13_bw="4" op_14_bw="8" op_15_bw="8" op_16_bw="4" op_17_bw="8" op_18_bw="8" op_19_bw="4" op_20_bw="8" op_21_bw="8" op_22_bw="4" op_23_bw="8" op_24_bw="8" op_25_bw="4" op_26_bw="8" op_27_bw="8" op_28_bw="4" op_29_bw="8" op_30_bw="8">
<![CDATA[
ReLUPackLoop.split_ifconv:85 %or_ln57_s = bitconcatenate i200 @_ssdm_op_BitConcatenate.i200.i4.i8.i8.i4.i8.i8.i4.i8.i8.i4.i8.i8.i4.i8.i8.i4.i8.i8.i4.i8.i8.i4.i8.i8.i4.i8.i8.i4.i8.i8, i4 %select_ln51_78, i8 %select_ln51_79, i8 %select_ln51_77, i4 %select_ln51_76, i8 %select_ln51_80, i8 %select_ln51_75, i4 %select_ln51_74, i8 %select_ln51_81, i8 %select_ln51_73, i4 %select_ln51_72, i8 %select_ln51_82, i8 %select_ln51_71, i4 %select_ln51_70, i8 %select_ln51_83, i8 %select_ln51_69, i4 %select_ln51_68, i8 %select_ln51_84, i8 %select_ln51_67, i4 %select_ln51_66, i8 %select_ln51_85, i8 %select_ln51_65, i4 %select_ln51_64, i8 %select_ln51_86, i8 %select_ln51_63, i4 %select_ln51_62, i8 %select_ln51_87, i8 %select_ln51_61, i4 %zext_ln57, i8 %select_ln51_88, i8 %select_ln51

]]></Node>
<StgValue><ssdm name="or_ln57_s"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="200" op_2_bw="200">
<![CDATA[
ReLUPackLoop.split_ifconv:86 %write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i200P0A, i200 %layer5_out, i200 %or_ln57_s

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
ReLUPackLoop.split_ifconv:88 %br_ln41 = br void %ReLUPackLoop

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
