List of CLB Tiles
CLEL_L_X60Y145
CLEL_R_X60Y145
CLEL_L_X58Y152
CLEL_R_X58Y152
CLE_M_X70Y61
CLEL_R_X70Y61
CLE_M_X56Y151
CLEL_R_X56Y151
CLEL_L_X60Y151
CLEL_R_X60Y151
CLEL_L_X60Y172
CLEL_R_X60Y172
CLE_M_X61Y145
CLEL_R_X61Y145
CLEL_L_X60Y153
CLEL_R_X60Y153
CLEL_L_X58Y148
CLEL_R_X58Y148
CLEL_L_X58Y151
CLEL_R_X58Y151

List of Congested Nets
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_rd_vref_value[47]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_rd_vref_value[26]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/douta[2]
u_ddr4_0/inst/u_io_addr_sync/SYNC[11].sync_reg[1]
u_ddr4_0/inst/u_io_addr_sync/SYNC[10].sync_reg[1]
u_ddr4_0/inst/u_io_addr_sync/SYNC[9].sync_reg[1]
u_ddr4_0/inst/u_io_addr_sync/SYNC[8].sync_reg[1]
u_ddr4_0/inst/u_io_addr_sync/SYNC[7].sync_reg[1]
u_ddr4_0/inst/u_io_addr_sync/SYNC[6].sync_reg[1]
u_ddr4_0/inst/u_io_addr_sync/SYNC[4].sync_reg[1]
u_ddr4_0/inst/u_io_addr_sync/SYNC[3].sync_reg[1]
u_ddr4_0/inst/u_io_addr_sync/SYNC[2].sync_reg[1]
u_ddr4_0/inst/u_io_addr_sync/SYNC[1].sync_reg[1]
u_ddr4_0/inst/u_io_addr_sync/SYNC[0].sync_reg[1]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cas_uses_dm
u_ddr4_0/inst/u_io_addr_sync/SYNC[17].sync_reg[1]
u_ddr4_0/inst/u_io_addr_sync/SYNC[9].sync_reg_reg[1]_3
u_ddr4_0/inst/u_io_addr_sync/SYNC[20].sync_reg[1]
u_ddr4_0/inst/u_io_addr_sync/SYNC[22].sync_reg[1]
u_ddr4_0/inst/u_io_addr_sync/SYNC[21].sync_reg[1]
u_ddr4_0/inst/u_io_addr_sync/SYNC[23].sync_reg[1]
u_ddr4_0/inst/u_io_addr_sync/addr_dec_to_mb_data[2]_i_31_n_0
u_ddr4_0/inst/u_io_addr_sync/lrdimm_cmp_clr_i_3_n_0
u_ddr4_0/inst/u_io_addr_sync/SYNC[18].sync_reg[1]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1[48]
u_ddr4_0/inst/u_io_addr_sync/SYNC[12].sync_reg[1]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_CS_A_reg[5]_0[5]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_CS_A_reg_n_0_[6]
u_ddr4_0/inst/u_io_addr_sync/addr_dec_to_mb_data[5]_i_24_n_0
u_ddr4_0/inst/u_io_addr_sync/ub_ready_i_2_n_0
u_ddr4_0/inst/u_io_addr_sync/addr_dec_to_mb_data[15]_i_3_n_0
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1
u_ddr4_0/inst/u_io_addr_sync/SYNC[12].sync_reg_reg[1]_0
u_ddr4_0/inst/u_io_addr_sync/addr_dec_to_mb_data[9]_i_11_n_0
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_data_byte_103[42]
u_ddr4_0/inst/u_io_addr_sync/cal_ADR_B[31]_i_2_n_0
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ADR_A_reg[29]_0[3]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/ub_ready
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/a_b_cmd_sel
u_ddr4_0/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_10
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/SYNC[3].sync_reg_reg[1]_9
u_ddr4_0/inst/u_io_addr_sync/addr_dec_to_mb_data[5]_i_22_n_0
u_ddr4_0/inst/u_io_addr_sync/cal_DQPat_A[63]_i_2_n_0
u_ddr4_0/inst/u_io_addr_sync/cal_ADR_B[31]_i_4_n_0
u_ddr4_0/inst/u_io_addr_sync/cal_cmp_en[7]_i_2_n_0
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ADR_A_reg_n_0_[25]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/calDone_reg_rep_n_0
u_ddr4_0/inst/u_io_addr_sync/cal_ADR_A[31]_i_19_n_0
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_config_byte_select[1]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_config_byte_select[0]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg_n_0_[40]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg_n_0_[4]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL0_reg[45]_0[22]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL0_reg[45]_0[2]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg[45]_0[3]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg[45]_0[31]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg[45]_0[27]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg[45]_0[23]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg[45]_0[19]
u_ddr4_0/inst/u_io_write_strobe_sync/SYNC[0].sync_reg[1]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_err_log74[31]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/p_1_in17_in
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/p_2_in19_in
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg_n_0_[22]
u_ddr4_0/inst/u_io_addr_sync/addr_dec_to_mb_data[7]_i_10_n_0
u_ddr4_0/inst/u_io_addr_sync/addr_dec_to_mb_data[7]_i_15_n_0
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r1[23]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_timer_reg[6]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[31]_0[29]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL0_reg[45]_0[26]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL3_reg_n_0_[28]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301_reg_rep__1_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_dat_vld_head_301
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301_reg_rep_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_dat_acc_head_301[0]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rcp_dat_avl_3022[2]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rcp_dat_acc_302_reg[2]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rcp_dat_acc_302[5]_i_2_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rcp_dat_avl_302[7]_i_36__0_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_pkt_tot_301[6]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rcp_dat_avl_3022[6]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rcp_dat_acc_302[1]_i_2_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_pkt_tot_301[3]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rcp_dat_avl_3022[0]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rcp_dat_acc_302[9]_i_4_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_stall_302_i_3_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rcp_dat_acc_302[9]_i_5_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_stall_302_i_8_n_0
u_ddr4_0/inst/u_ddr_cal_riu/out[10]
u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]
i_softmc/i_iseq_disp/i_instr0_reg/mcWrCAS[0]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_0_mux_cal_reg[0]_0
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg_n_0_[19]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DMIn_bit_r1_reg[7]_0[4]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg_n_0_[211]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg_n_0_[147]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg_n_0_[305]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rd_vref_value_reg[46]_0
u_ddr4_0/inst/u_io_addr_sync/addr_dec_to_mb_data[5]_i_27_n_0
u_ddr4_0/inst/u_io_addr_sync/cal_DQPat_A[63]_i_4_n_0
u_ddr4_0/inst/u_io_addr_sync/addr_dec_to_mb_data[4]_i_47_n_0
u_ddr4_0/inst/u_io_addr_sync/cal_WE_A[7]_i_6_n_0
u_ddr4_0/inst/u_io_addr_sync/cal_CS_A[7]_i_4_n_0
u_ddr4_0/inst/u_io_addr_sync/cal_WE_A[7]_i_3_n_0
u_ddr4_0/inst/u_io_addr_sync/clb2phy_wrcs0_low[31]_i_5_n_0
u_ddr4_0/inst/u_io_addr_sync/clb2phy_wrcs0_low[31]_i_7_n_0
u_ddr4_0/inst/u_io_addr_sync/cal_RST_CKE_ODT_PAR[31]_i_6_n_0
u_ddr4_0/inst/u_io_addr_sync/cal_RST_CKE_ODT_PAR[31]_i_7_n_0
u_ddr4_0/inst/u_io_addr_sync/addr_dec_to_mb_data[0]_i_2_n_0
u_ddr4_0/inst/u_io_addr_sync/addr_dec_to_mb_data[0]_i_6_n_0

