domain_path: C:\Verilog-lab\AXI_UART_SW\AXI_UART_PLAT\zynq_fsbl\zynq_fsbl_bsp
app_src_dir: C:\Xilinx\Vitis\2024.1\data\embeddedsw\lib\sw_apps\zynq_fsbl
template: zynq_fsbl
