
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf1_readFilters18'.
Generating RTLIL representation for module `\td_fused_top_mux_416_16_1_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_mux_416_16_1_1
root of   1 design levels: td_fused_top_tdf1_readFilters18
Automatically selected td_fused_top_tdf1_readFilters18 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf1_readFilters18
Used module:     \td_fused_top_mux_416_16_1_1
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 16

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_mux_416_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1'.

2.4. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf1_readFilters18
Used module:     $paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1

2.5. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf1_readFilters18
Used module:     $paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1
Removing unused module `\td_fused_top_mux_416_16_1_1'.
Removed 1 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:337$21'.
Cleaned up 1 empty switch.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:625$254 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:617$248 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:609$244 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:601$238 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:593$234 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:585$228 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:577$224 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:569$218 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:561$214 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:553$205 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:545$198 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:537$194 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:529$190 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:521$186 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:513$182 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:505$180 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:497$174 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:489$168 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:481$160 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:473$156 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:465$154 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:457$148 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:449$144 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:395$96 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:387$82 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:379$66 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:371$50 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:363$36 in module td_fused_top_tdf1_readFilters18.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:351$25 in module td_fused_top_tdf1_readFilters18.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:337$21 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:327$18 in module td_fused_top_tdf1_readFilters18.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:315$7 in module td_fused_top_tdf1_readFilters18.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:303$3 in module td_fused_top_tdf1_readFilters18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:295$1 in module td_fused_top_tdf1_readFilters18.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 30 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:0$336'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:0$336'.
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:686$306'.
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:625$254'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:617$248'.
     1/1: $1\weight_vecs_3_we0[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:609$244'.
     1/1: $1\weight_vecs_3_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:601$238'.
     1/1: $1\weight_vecs_2_we0[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:593$234'.
     1/1: $1\weight_vecs_2_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:585$228'.
     1/1: $1\weight_vecs_1_we0[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:577$224'.
     1/1: $1\weight_vecs_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:569$218'.
     1/1: $1\weight_vecs_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:561$214'.
     1/1: $1\weight_vecs_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:553$205'.
     1/1: $1\input_indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:545$198'.
     1/1: $1\input_indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:537$194'.
     1/1: $1\filter_data_3_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:529$190'.
     1/1: $1\filter_data_2_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:521$186'.
     1/1: $1\filter_data_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:513$182'.
     1/1: $1\filter_data_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:505$180'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:497$174'.
     1/1: $1\ap_phi_mux_jj_phi_fu_247_p4[1:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:489$168'.
     1/1: $1\ap_phi_mux_ii_phi_fu_236_p4[1:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:481$160'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:473$156'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:465$154'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:457$148'.
     1/1: $1\ap_condition_pp0_flush_enable[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:449$144'.
     1/1: $1\ap_condition_pp0_exit_iter1_state3[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:443$142'.
     1/1: $0\sext_ln47_reg_602[5:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:435$136'.
     1/3: $0\trunc_ln55_16_reg_653[4:0]
     2/3: $0\trunc_ln55_reg_648[6:0]
     3/3: $0\select_ln48_reg_636[1:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:428$128'.
     1/2: $0\select_ln48_11_reg_642[1:0]
     2/2: $0\select_ln47_11_reg_629[1:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:422$122'.
     1/1: $0\icmp_ln48_reg_616[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:416$120'.
     1/1: $0\icmp_ln47_reg_612_pp0_iter2_reg[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:409$116'.
     1/2: $0\icmp_ln47_reg_612_pp0_iter1_reg[0:0]
     2/2: $0\icmp_ln47_reg_612[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:403$112'.
     1/1: $0\add_ln55_14_reg_683[4:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:395$96'.
     1/1: $0\kk_reg_254[1:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:387$82'.
     1/1: $0\jj_reg_243[1:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:379$66'.
     1/1: $0\indvar_flatten_reg_221[3:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:371$50'.
     1/1: $0\indvar_flatten13_reg_210[4:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:363$36'.
     1/1: $0\ii_reg_232[1:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:351$25'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:337$21'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:327$18'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:315$7'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:303$3'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:295$1'.
     1/1: $0\ap_CS_fsm[2:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\ap_block_state1' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:686$306'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\ap_NS_fsm' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:625$254'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\weight_vecs_3_we0' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:617$248'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\weight_vecs_3_ce0' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:609$244'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\weight_vecs_2_we0' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:601$238'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\weight_vecs_2_ce0' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:593$234'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\weight_vecs_1_we0' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:585$228'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\weight_vecs_1_ce0' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:577$224'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\weight_vecs_0_we0' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:569$218'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\weight_vecs_0_ce0' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:561$214'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\input_indices_23_read' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:553$205'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\input_indices_23_blk_n' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:545$198'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\filter_data_3_ce0' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:537$194'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\filter_data_2_ce0' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:529$190'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\filter_data_1_ce0' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:521$186'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\filter_data_0_ce0' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:513$182'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\ap_ready' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:505$180'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\ap_phi_mux_jj_phi_fu_247_p4' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:497$174'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\ap_phi_mux_ii_phi_fu_236_p4' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:489$168'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\ap_idle_pp0' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:481$160'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\ap_idle' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:473$156'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\ap_done' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:465$154'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\ap_condition_pp0_flush_enable' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:457$148'.
No latch inferred for signal `\td_fused_top_tdf1_readFilters18.\ap_condition_pp0_exit_iter1_state3' from process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:449$144'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_tdf1_readFilters18.\sext_ln47_reg_602' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:443$142'.
  created $dff cell `$procdff$532' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\select_ln48_reg_636' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:435$136'.
  created $dff cell `$procdff$533' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\trunc_ln55_reg_648' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:435$136'.
  created $dff cell `$procdff$534' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\trunc_ln55_16_reg_653' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:435$136'.
  created $dff cell `$procdff$535' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\select_ln47_11_reg_629' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:428$128'.
  created $dff cell `$procdff$536' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\select_ln48_11_reg_642' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:428$128'.
  created $dff cell `$procdff$537' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\icmp_ln48_reg_616' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:422$122'.
  created $dff cell `$procdff$538' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\icmp_ln47_reg_612_pp0_iter2_reg' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:416$120'.
  created $dff cell `$procdff$539' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\icmp_ln47_reg_612' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:409$116'.
  created $dff cell `$procdff$540' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\icmp_ln47_reg_612_pp0_iter1_reg' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:409$116'.
  created $dff cell `$procdff$541' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\add_ln55_14_reg_683' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:403$112'.
  created $dff cell `$procdff$542' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\kk_reg_254' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:395$96'.
  created $dff cell `$procdff$543' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\jj_reg_243' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:387$82'.
  created $dff cell `$procdff$544' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\indvar_flatten_reg_221' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:379$66'.
  created $dff cell `$procdff$545' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\indvar_flatten13_reg_210' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:371$50'.
  created $dff cell `$procdff$546' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\ii_reg_232' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:363$36'.
  created $dff cell `$procdff$547' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:351$25'.
  created $dff cell `$procdff$548' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:337$21'.
  created $dff cell `$procdff$549' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:327$18'.
  created $dff cell `$procdff$550' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:315$7'.
  created $dff cell `$procdff$551' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\ap_done_reg' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:303$3'.
  created $dff cell `$procdff$552' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_readFilters18.\ap_CS_fsm' using process `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:295$1'.
  created $dff cell `$procdff$553' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:0$336'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:686$306'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:625$254'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:625$254'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:617$248'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:617$248'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:609$244'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:609$244'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:601$238'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:601$238'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:593$234'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:593$234'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:585$228'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:585$228'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:577$224'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:577$224'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:569$218'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:569$218'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:561$214'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:561$214'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:553$205'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:553$205'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:545$198'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:545$198'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:537$194'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:537$194'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:529$190'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:529$190'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:521$186'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:521$186'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:513$182'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:513$182'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:505$180'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:505$180'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:497$174'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:497$174'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:489$168'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:489$168'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:481$160'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:481$160'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:473$156'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:473$156'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:465$154'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:465$154'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:457$148'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:457$148'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:449$144'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:449$144'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:443$142'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:443$142'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:435$136'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:435$136'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:428$128'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:428$128'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:422$122'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:422$122'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:416$120'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:416$120'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:409$116'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:409$116'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:403$112'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:403$112'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:395$96'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:395$96'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:387$82'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:387$82'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:379$66'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:379$66'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:371$50'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:371$50'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:363$36'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:363$36'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:351$25'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:351$25'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:337$21'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:337$21'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:327$18'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:327$18'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:315$7'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:315$7'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:303$3'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:303$3'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:295$1'.
Removing empty process `td_fused_top_tdf1_readFilters18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:295$1'.
Cleaned up 58 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1.
<suppressed ~6 debug messages>
Optimizing module td_fused_top_tdf1_readFilters18.
<suppressed ~226 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1.
Optimizing module td_fused_top_tdf1_readFilters18.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf1_readFilters18'.
<suppressed ~270 debug messages>
Removed a total of 91 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf1_readFilters18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$407.
    dead port 2/2 on $mux $procmux$407.
    dead port 1/2 on $mux $procmux$492.
    dead port 2/2 on $mux $procmux$492.
    dead port 1/2 on $mux $procmux$355.
    dead port 2/2 on $mux $procmux$357.
    dead port 2/2 on $mux $procmux$364.
    dead port 2/2 on $mux $procmux$372.
Removed 8 multiplexer ports.
<suppressed ~49 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1.
  Optimizing cells in module \td_fused_top_tdf1_readFilters18.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1'.
Finding identical cells in module `\td_fused_top_tdf1_readFilters18'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$547 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $procmux$490_Y, Q = \ii_reg_232).
Adding EN signal on $procdff$546 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $procmux$485_Y, Q = \indvar_flatten13_reg_210).
Adding EN signal on $procdff$545 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $procmux$480_Y, Q = \indvar_flatten_reg_221).
Adding EN signal on $procdff$544 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $procmux$475_Y, Q = \jj_reg_243).
Adding EN signal on $procdff$543 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $procmux$470_Y, Q = \kk_reg_254).
Adding EN signal on $procdff$540 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:708$314_Y, Q = \icmp_ln47_reg_612).
Adding EN signal on $procdff$538 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:710$316_Y, Q = \icmp_ln48_reg_616).
Adding EN signal on $procdff$537 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:724$325_Y, Q = \select_ln48_11_reg_642).
Adding EN signal on $procdff$536 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:720$321_Y, Q = \select_ln47_11_reg_629).
Adding EN signal on $procdff$534 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:662$300_Y [6:0], Q = \trunc_ln55_reg_648).
Adding EN signal on $procdff$533 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:728$329_Y, Q = \select_ln48_reg_636).
Adding SRST signal on $procdff$550 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $procmux$508_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $procdff$532 ($dff) from module td_fused_top_tdf1_readFilters18 (D = { 1'0 $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:746$334_Y }, Q = \sext_ln47_reg_602).
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$580 ($dffe) from module td_fused_top_tdf1_readFilters18.
Adding SRST signal on $procdff$549 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $procmux$503_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding SRST signal on $procdff$548 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $procmux$495_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding SRST signal on $procdff$551 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $procmux$513_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$584 ($sdff) from module td_fused_top_tdf1_readFilters18 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$553 ($dff) from module td_fused_top_tdf1_readFilters18 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$552 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $procmux$521_Y, Q = \ap_done_reg, rval = 1'0).
Adding EN signal on $procdff$535 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:662$300_Y [4:0], Q = \trunc_ln55_16_reg_653).
Adding EN signal on $procdff$542 ($dff) from module td_fused_top_tdf1_readFilters18 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v:668$303_Y, Q = \add_ln55_14_reg_683).
Adding EN signal on $procdff$541 ($dff) from module td_fused_top_tdf1_readFilters18 (D = \icmp_ln47_reg_612, Q = \icmp_ln47_reg_612_pp0_iter1_reg).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1..
Finding unused cells or wires in module \td_fused_top_tdf1_readFilters18..
Removed 31 unused cells and 468 unused wires.
<suppressed ~37 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1.
Optimizing module td_fused_top_tdf1_readFilters18.
<suppressed ~5 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf1_readFilters18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1.
  Optimizing cells in module \td_fused_top_tdf1_readFilters18.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1'.
Finding identical cells in module `\td_fused_top_tdf1_readFilters18'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1..
Finding unused cells or wires in module \td_fused_top_tdf1_readFilters18..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1.
Optimizing module td_fused_top_tdf1_readFilters18.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf1_readFilters18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1.
  Optimizing cells in module \td_fused_top_tdf1_readFilters18.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1'.
Finding identical cells in module `\td_fused_top_tdf1_readFilters18'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1..
Finding unused cells or wires in module \td_fused_top_tdf1_readFilters18..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1.
Optimizing module td_fused_top_tdf1_readFilters18.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1 ===

   Number of wires:                 24
   Number of wire bits:            384
   Number of public wires:          24
   Number of public wire bits:     384
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           48

=== td_fused_top_tdf1_readFilters18 ===

   Number of wires:                182
   Number of wire bits:           1036
   Number of public wires:         130
   Number of public wire bits:     960
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                117
     $add                          101
     $and                           17
     $dff                            1
     $dffe                          46
     $eq                            20
     $mux                           64
     $not                           12
     $or                             4
     $pmux                           3
     $reduce_bool                    6
     $reduce_or                      4
     $sdff                           7
     $sdffe                          1
     $sub                           84

=== design hierarchy ===

   td_fused_top_tdf1_readFilters18      1
     $paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1      0

   Number of wires:                182
   Number of wire bits:           1036
   Number of public wires:         130
   Number of public wire bits:     960
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                117
     $add                          101
     $and                           17
     $dff                            1
     $dffe                          46
     $eq                            20
     $mux                           64
     $not                           12
     $or                             4
     $pmux                           3
     $reduce_bool                    6
     $reduce_or                      4
     $sdff                           7
     $sdffe                          1
     $sub                           84

End of script. Logfile hash: 6b46016051, CPU: user 0.19s system 0.01s, MEM: 15.41 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 34% 2x read_verilog (0 sec), 27% 5x opt_expr (0 sec), ...
