|test_btn_memory
rst => ~NO_FANOUT~
clk => btn_led:u_btn.clk
clk => single_port_ram:u_RAM.clk
btn => btn_led:u_btn.btn
led <= btn_led:u_btn.led


|test_btn_memory|btn_led:u_btn
rst => tmp_ns_s[0].ACLR
rst => tmp_ns_s[1].ACLR
rst => tmp_ns_s[2].ACLR
rst => tmp_ns_s[3].ACLR
rst => tmp_ns_s[4].ACLR
rst => tmp_ns_s[5].ACLR
rst => tmp_ns_s[6].ACLR
rst => tmp_ns_s[7].ACLR
rst => tmp_ns_s[8].ACLR
rst => tmp_ns_s[9].ACLR
rst => tmp_ns_s[10].ACLR
rst => tmp_ns_s[11].ACLR
rst => tmp_ns_s[12].ACLR
rst => tmp_ns_s[13].ACLR
rst => tmp_ns_s[14].ACLR
rst => count_s[0].ACLR
rst => count_s[1].ACLR
rst => count_s[2].ACLR
rst => count_s[3].ACLR
rst => count_s[4].ACLR
rst => count_s[5].ACLR
rst => count_s[6].ACLR
rst => count_s[7].ACLR
rst => count_s[8].ACLR
rst => count_s[9].ACLR
rst => count_s[10].ACLR
rst => s_oldbtn.PRESET
rst => s_led.ACLR
rst => addr[7]~reg0.ENA
rst => addr[6]~reg0.ENA
rst => addr[5]~reg0.ENA
rst => addr[4]~reg0.ENA
rst => addr[3]~reg0.ENA
rst => addr[2]~reg0.ENA
rst => addr[1]~reg0.ENA
rst => addr[0]~reg0.ENA
rst => addr_s[7].ENA
rst => addr_s[6].ENA
rst => addr_s[5].ENA
rst => addr_s[4].ENA
rst => addr_s[3].ENA
rst => addr_s[2].ENA
rst => addr_s[1].ENA
rst => addr_s[0].ENA
rst => data[14]~reg0.ENA
rst => data[13]~reg0.ENA
rst => data[12]~reg0.ENA
rst => data[11]~reg0.ENA
rst => data[10]~reg0.ENA
rst => data[9]~reg0.ENA
rst => data[8]~reg0.ENA
rst => data[7]~reg0.ENA
rst => data[6]~reg0.ENA
rst => data[5]~reg0.ENA
rst => data[4]~reg0.ENA
rst => data[3]~reg0.ENA
rst => data[2]~reg0.ENA
rst => data[1]~reg0.ENA
rst => data[0]~reg0.ENA
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
clk => data[8]~reg0.CLK
clk => data[9]~reg0.CLK
clk => data[10]~reg0.CLK
clk => data[11]~reg0.CLK
clk => data[12]~reg0.CLK
clk => data[13]~reg0.CLK
clk => data[14]~reg0.CLK
clk => addr_s[0].CLK
clk => addr_s[1].CLK
clk => addr_s[2].CLK
clk => addr_s[3].CLK
clk => addr_s[4].CLK
clk => addr_s[5].CLK
clk => addr_s[6].CLK
clk => addr_s[7].CLK
clk => addr[0]~reg0.CLK
clk => addr[1]~reg0.CLK
clk => addr[2]~reg0.CLK
clk => addr[3]~reg0.CLK
clk => addr[4]~reg0.CLK
clk => addr[5]~reg0.CLK
clk => addr[6]~reg0.CLK
clk => addr[7]~reg0.CLK
clk => tmp_ns_s[0].CLK
clk => tmp_ns_s[1].CLK
clk => tmp_ns_s[2].CLK
clk => tmp_ns_s[3].CLK
clk => tmp_ns_s[4].CLK
clk => tmp_ns_s[5].CLK
clk => tmp_ns_s[6].CLK
clk => tmp_ns_s[7].CLK
clk => tmp_ns_s[8].CLK
clk => tmp_ns_s[9].CLK
clk => tmp_ns_s[10].CLK
clk => tmp_ns_s[11].CLK
clk => tmp_ns_s[12].CLK
clk => tmp_ns_s[13].CLK
clk => tmp_ns_s[14].CLK
clk => count_s[0].CLK
clk => count_s[1].CLK
clk => count_s[2].CLK
clk => count_s[3].CLK
clk => count_s[4].CLK
clk => count_s[5].CLK
clk => count_s[6].CLK
clk => count_s[7].CLK
clk => count_s[8].CLK
clk => count_s[9].CLK
clk => count_s[10].CLK
clk => s_oldbtn.CLK
clk => s_led.CLK
btn => s_oldbtn.OUTPUTSELECT
btn => process_0.IN1
led <= s_led.DB_MAX_OUTPUT_PORT_TYPE
addr[0] <= addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|test_btn_memory|single_port_ram:u_RAM
clk => ram~23.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => addr_reg[0].CLK
clk => addr_reg[1].CLK
clk => addr_reg[2].CLK
clk => addr_reg[3].CLK
clk => addr_reg[4].CLK
clk => addr_reg[5].CLK
clk => addr_reg[6].CLK
clk => addr_reg[7].CLK
clk => ram.CLK0
addr[0] => ram~7.DATAIN
addr[0] => addr_reg[0].DATAIN
addr[0] => ram.WADDR
addr[1] => ram~6.DATAIN
addr[1] => addr_reg[1].DATAIN
addr[1] => ram.WADDR1
addr[2] => ram~5.DATAIN
addr[2] => addr_reg[2].DATAIN
addr[2] => ram.WADDR2
addr[3] => ram~4.DATAIN
addr[3] => addr_reg[3].DATAIN
addr[3] => ram.WADDR3
addr[4] => ram~3.DATAIN
addr[4] => addr_reg[4].DATAIN
addr[4] => ram.WADDR4
addr[5] => ram~2.DATAIN
addr[5] => addr_reg[5].DATAIN
addr[5] => ram.WADDR5
addr[6] => ram~1.DATAIN
addr[6] => addr_reg[6].DATAIN
addr[6] => ram.WADDR6
addr[7] => ram~0.DATAIN
addr[7] => addr_reg[7].DATAIN
addr[7] => ram.WADDR7
data[0] => ram~22.DATAIN
data[0] => ram.DATAIN
data[1] => ram~21.DATAIN
data[1] => ram.DATAIN1
data[2] => ram~20.DATAIN
data[2] => ram.DATAIN2
data[3] => ram~19.DATAIN
data[3] => ram.DATAIN3
data[4] => ram~18.DATAIN
data[4] => ram.DATAIN4
data[5] => ram~17.DATAIN
data[5] => ram.DATAIN5
data[6] => ram~16.DATAIN
data[6] => ram.DATAIN6
data[7] => ram~15.DATAIN
data[7] => ram.DATAIN7
data[8] => ram~14.DATAIN
data[8] => ram.DATAIN8
data[9] => ram~13.DATAIN
data[9] => ram.DATAIN9
data[10] => ram~12.DATAIN
data[10] => ram.DATAIN10
data[11] => ram~11.DATAIN
data[11] => ram.DATAIN11
data[12] => ram~10.DATAIN
data[12] => ram.DATAIN12
data[13] => ram~9.DATAIN
data[13] => ram.DATAIN13
data[14] => ram~8.DATAIN
data[14] => ram.DATAIN14
we => ram~23.DATAIN
we => ram.WE
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14


