// Seed: 3087055258
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    output id_3,
    input id_4,
    input id_5,
    output id_6,
    output logic id_7
);
  always @(posedge id_4 - id_5) id_0 = id_4;
endmodule
