<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_LOOP_S_OUTER.entry25' to 'dataflow_in_loop_LOOP_S_OUTER_entry25'." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:20.358+0900" type="Warning"/>
        <logs message="WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc19 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:20.341+0900" type="Warning"/>
        <logs message="WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc18 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:20.338+0900" type="Warning"/>
        <logs message="WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc17 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:20.335+0900" type="Warning"/>
        <logs message="WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc16 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:20.333+0900" type="Warning"/>
        <logs message="WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:20.330+0900" type="Warning"/>
        <logs message="WARNING: [HLS 200-1449] Process dataflow_in_loop_LOOP_S_OUTER has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:20.328+0900" type="Warning"/>
        <logs message="WARNING: [HLS 200-1449] Process runDataL2toL1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:20.325+0900" type="Warning"/>
        <logs message="WARNING: [HLS 200-1449] Process runWeight2Reg has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:20.322+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1_local.0'." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:19.825+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1_local.1'." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:19.729+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1_local.2'." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:19.728+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1_local.3'." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:19.727+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]24'." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:19.727+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]23'." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:19.726+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]22'." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:19.725+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]21'." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:19.724+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data_reg[3][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:19.724+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data_reg[3][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:19.723+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data_reg[3][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:19.722+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data_reg[3][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:19.722+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data_reg[2][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:19.720+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data_reg[2][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:19.719+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data_reg[2][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:19.718+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data_reg[2][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:19.716+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data_reg[1][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:19.715+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data_reg[1][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:19.714+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data_reg[1][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:19.712+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data_reg[1][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:19.711+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data_reg[0][3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:19.710+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data_reg[0][2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:19.709+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data_reg[0][1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:19.708+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data_reg[0][0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:19.707+0900" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_S_INNER' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134:25) in function 'runSysArr' the outer loop is not a perfect loop.&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-960.html" projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:19.485+0900" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_int_ref.h:708: variable-indexed range selection may cause suboptimal QoR." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:18.550+0900" type="Warning"/>
        <logs message="WARNING: [HLS 207-5359] Only for/while/do support the pipeline  pragma: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:145:9" projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:13.842+0900" type="Warning"/>
        <logs message="WARNING: [HLS 207-5324] unused parameter 'bubble_w': Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:123:21" projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:11.928+0900" type="Warning"/>
        <logs message="WARNING: [HLS 207-5324] unused parameter 'bubble_h': Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:123:7" projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:11.927+0900" type="Warning"/>
        <logs message="WARNING: [HLS 207-1603] '#pragma HLS loop_tripcount' can only be applied inside loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:142:9" projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:11.926+0900" type="Warning"/>
        <logs message="WARNING: [HLS 207-5324] unused parameter 'TILESIZE_S': Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70:77" projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:11.925+0900" type="Warning"/>
        <logs message="WARNING: [HLS 207-5324] unused parameter 'TILESIZE_R': Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70:60" projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:11.924+0900" type="Warning"/>
        <logs message="WARNING: [HLS 200-471] Dataflow form checks found 31 issue(s) in file Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp&#xA;Resolution: For help on HLS 200-471 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-471.html" projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:11.922+0900" type="Warning"/>
        <logs message="WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262:8&#xA;Resolution: For help on HLS 214-114 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/214-114.html" projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:11.365+0900" type="Warning"/>
        <logs message="WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281:82&#xA;Resolution: For help on HLS 214-113 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/214-113.html" projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:11.365+0900" type="Warning"/>
        <logs message="WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281:78&#xA;Resolution: For help on HLS 214-113 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/214-113.html" projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:11.364+0900" type="Warning"/>
        <logs message="WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281:74&#xA;Resolution: For help on HLS 214-113 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/214-113.html" projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:11.364+0900" type="Warning"/>
        <logs message="WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281:70&#xA;Resolution: For help on HLS 214-113 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/214-113.html" projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:11.364+0900" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xA;## set conv_out_group [add_wave_group conv_out(fifo) -into $coutputgroup]&#xA;## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/conv_out_V_write -into $conv_out_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/conv_out_V_full_n -into $conv_out_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/conv_out_V_din -into $conv_out_group -radix hex&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xA;## set data_in_group [add_wave_group data_in(fifo) -into $cinputgroup]&#xA;## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/data_in_V_read -into $data_in_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/data_in_V_empty_n -into $data_in_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/data_in_V_dout -into $data_in_group -radix hex&#xA;## set weight_in_group [add_wave_group weight_in(fifo) -into $cinputgroup]&#xA;## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/weight_in_V_read -into $weight_in_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/weight_in_V_empty_n -into $weight_in_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/weight_in_V_dout -into $weight_in_group -radix hex&#xA;## set bias_in_group [add_wave_group bias_in(fifo) -into $cinputgroup]&#xA;## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/bias_in_V_read -into $bias_in_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/bias_in_V_empty_n -into $bias_in_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/bias_in_V_dout -into $bias_in_group -radix hex&#xA;## set param_in_group [add_wave_group param_in(fifo) -into $cinputgroup]&#xA;## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/param_in_V_read -into $param_in_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/param_in_V_empty_n -into $param_in_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/param_in_V_dout -into $param_in_group -radix hex&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xA;## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/ap_start -into $blocksiggroup&#xA;## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/ap_done -into $blocksiggroup&#xA;## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/ap_idle -into $blocksiggroup&#xA;## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/ap_ready -into $blocksiggroup&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xA;## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/ap_rst -into $resetgroup&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xA;## add_wave /apatb_Conv_sysarr_top/AESL_inst_Conv_sysarr/ap_clk -into $clockgroup&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xA;## add_wave /apatb_Conv_sysarr_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_Conv_sysarr_top/ready_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_Conv_sysarr_top/done_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_Conv_sysarr_top/LENGTH_param_in_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_Conv_sysarr_top/LENGTH_bias_in_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_Conv_sysarr_top/LENGTH_weight_in_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_Conv_sysarr_top/LENGTH_data_in_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_Conv_sysarr_top/LENGTH_conv_out_V -into $tb_portdepth_group -radix hex&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xA;## set tb_conv_out_group [add_wave_group conv_out(fifo) -into $tbcoutputgroup]&#xA;## add_wave /apatb_Conv_sysarr_top/conv_out_V_write -into $tb_conv_out_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_top/conv_out_V_full_n -into $tb_conv_out_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_top/conv_out_V_din -into $tb_conv_out_group -radix hex&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xA;## set tb_data_in_group [add_wave_group data_in(fifo) -into $tbcinputgroup]&#xA;## add_wave /apatb_Conv_sysarr_top/data_in_V_read -into $tb_data_in_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_top/data_in_V_empty_n -into $tb_data_in_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_top/data_in_V_dout -into $tb_data_in_group -radix hex&#xA;## set tb_weight_in_group [add_wave_group weight_in(fifo) -into $tbcinputgroup]&#xA;## add_wave /apatb_Conv_sysarr_top/weight_in_V_read -into $tb_weight_in_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_top/weight_in_V_empty_n -into $tb_weight_in_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_top/weight_in_V_dout -into $tb_weight_in_group -radix hex&#xA;## set tb_bias_in_group [add_wave_group bias_in(fifo) -into $tbcinputgroup]&#xA;## add_wave /apatb_Conv_sysarr_top/bias_in_V_read -into $tb_bias_in_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_top/bias_in_V_empty_n -into $tb_bias_in_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_top/bias_in_V_dout -into $tb_bias_in_group -radix hex&#xA;## set tb_param_in_group [add_wave_group param_in(fifo) -into $tbcinputgroup]&#xA;## add_wave /apatb_Conv_sysarr_top/param_in_V_read -into $tb_param_in_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_top/param_in_V_empty_n -into $tb_param_in_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_Conv_sysarr_top/param_in_V_dout -into $tb_param_in_group -radix hex&#xA;## save_wave_config Conv_sysarr.wcfg&#xA;## run all&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 4 [n/a] @ &quot;1125000&quot;&#xA;// RTL Simulation : 1 / 4 [n/a] @ &quot;28725000&quot;&#xA;// RTL Simulation : 2 / 4 [n/a] @ &quot;56315000&quot;&#xA;// RTL Simulation : 3 / 4 [n/a] @ &quot;83905000&quot;&#xA;// RTL Simulation : 4 / 4 [n/a] @ &quot;111495000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 111535 ns : File &quot;/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr.autotb.v&quot; Line 437&#xA;## quit" projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:54.895+0900" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-22T00:49:39.720+0900" type="Warning"/>
      </simLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
