-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30 : IN STD_LOGIC_VECTOR (15 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31 : IN STD_LOGIC_VECTOR (15 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32 : IN STD_LOGIC_VECTOR (15 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33 : IN STD_LOGIC_VECTOR (15 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34 : IN STD_LOGIC_VECTOR (15 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35 : IN STD_LOGIC_VECTOR (15 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36 : IN STD_LOGIC_VECTOR (15 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37 : IN STD_LOGIC_VECTOR (15 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38 : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_29 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_31 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_12 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010010";
    constant ap_const_lv16_FFEF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111101111";
    constant ap_const_lv16_FFF6 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111110110";
    constant ap_const_lv16_FFF2 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111110010";
    constant ap_const_lv16_9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001001";
    constant ap_const_lv16_FFEB : STD_LOGIC_VECTOR (15 downto 0) := "1111111111101011";
    constant ap_const_lv16_FFFC : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111100";
    constant ap_const_lv16_FFF7 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111110111";
    constant ap_const_lv16_FFFA : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111010";
    constant ap_const_lv16_B : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001011";
    constant ap_const_lv16_F : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001111";
    constant ap_const_lv16_FFF3 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111110011";
    constant ap_const_lv16_16 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010110";
    constant ap_const_lv16_10 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_const_lv16_D : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001101";
    constant ap_const_lv16_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000011";
    constant ap_const_lv16_E : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001110";
    constant ap_const_lv16_13 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010011";
    constant ap_const_lv16_FFFB : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111011";
    constant ap_const_lv16_FFFE : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111110";
    constant ap_const_lv16_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000101";
    constant ap_const_lv16_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000110";
    constant ap_const_lv16_FFEC : STD_LOGIC_VECTOR (15 downto 0) := "1111111111101100";
    constant ap_const_lv16_FFED : STD_LOGIC_VECTOR (15 downto 0) := "1111111111101101";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_8F : STD_LOGIC_VECTOR (7 downto 0) := "10001111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln129_fu_4476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal outidx_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal outidx_ce0 : STD_LOGIC;
    signal outidx_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal w3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal w3_ce0 : STD_LOGIC;
    signal w3_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal do_init_reg_182 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_index73_reg_198 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_123_reg_212 : STD_LOGIC_VECTOR (15 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_124_reg_226 : STD_LOGIC_VECTOR (15 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_125_reg_240 : STD_LOGIC_VECTOR (15 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_126_reg_254 : STD_LOGIC_VECTOR (15 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_127_reg_268 : STD_LOGIC_VECTOR (15 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_128_reg_282 : STD_LOGIC_VECTOR (15 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_129_reg_296 : STD_LOGIC_VECTOR (15 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_130_reg_310 : STD_LOGIC_VECTOR (15 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_131_reg_324 : STD_LOGIC_VECTOR (15 downto 0);
    signal in_index74_reg_338 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc72_reg_352 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_170_reg_366 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_268_reg_380 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_366_reg_394 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_464_reg_408 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_562_reg_422 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_660_reg_436 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_758_reg_450 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_856_reg_464 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_954_reg_478 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_1052_reg_492 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_1150_reg_506 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_1248_reg_520 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_1346_reg_534 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_1444_reg_548 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_1542_reg_562 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_1640_reg_576 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_1738_reg_590 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_1836_reg_604 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_1934_reg_618 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_2032_reg_632 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_2130_reg_646 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_2228_reg_660 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_2326_reg_674 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_2424_reg_688 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_2522_reg_702 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_2620_reg_716 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_2718_reg_730 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_2816_reg_744 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_2914_reg_758 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_3012_reg_772 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_3110_reg_786 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_do_init_phi_fu_186_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_index_fu_4470_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_index_reg_5007 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln129_reg_5012 : STD_LOGIC_VECTOR (0 downto 0);
    signal in_index_fu_4748_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_w_index73_phi_fu_202_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105_phi_fu_804_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106_phi_fu_816_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107_phi_fu_828_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108_phi_fu_840_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109_phi_fu_852_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110_phi_fu_864_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_phi_fu_876_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_phi_fu_888_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_phi_fu_900_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_phi_fu_2618_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_1_phi_fu_2564_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_2_phi_fu_2510_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_3_phi_fu_2456_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_4_phi_fu_2402_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_5_phi_fu_2348_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_6_phi_fu_2294_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_7_phi_fu_2240_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_8_phi_fu_2186_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_9_phi_fu_2132_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_10_phi_fu_2078_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_11_phi_fu_2024_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_12_phi_fu_1970_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_13_phi_fu_1916_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_14_phi_fu_1862_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_15_phi_fu_1808_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_16_phi_fu_4378_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_17_phi_fu_4324_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_18_phi_fu_4270_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_19_phi_fu_4216_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_20_phi_fu_4162_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_21_phi_fu_4108_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_22_phi_fu_4054_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_23_phi_fu_4000_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_24_phi_fu_3946_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_25_phi_fu_3892_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_26_phi_fu_3838_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_27_phi_fu_3784_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_28_phi_fu_3730_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_29_phi_fu_3676_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_30_phi_fu_3622_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_31_phi_fu_3568_p32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105_reg_800 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105_reg_800 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106_reg_812 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106_reg_812 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107_reg_824 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107_reg_824 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108_reg_836 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108_reg_836 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109_reg_848 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109_reg_848 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110_reg_860 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110_reg_860 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_reg_872 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_reg_872 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_reg_884 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_reg_884 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_reg_896 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_reg_896 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_47_phi_fu_911_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_47_reg_908 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln138_fu_4594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_acc_46_phi_fu_967_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_46_reg_964 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_45_phi_fu_1023_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_45_reg_1020 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_44_phi_fu_1079_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_44_reg_1076 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_43_phi_fu_1135_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_43_reg_1132 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_42_phi_fu_1191_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_42_reg_1188 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_41_phi_fu_1247_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_41_reg_1244 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_40_phi_fu_1303_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_40_reg_1300 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_39_phi_fu_1359_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_39_reg_1356 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_38_phi_fu_1415_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_38_reg_1412 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_37_phi_fu_1471_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_37_reg_1468 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_36_phi_fu_1527_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_36_reg_1524 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_35_phi_fu_1583_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_35_reg_1580 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_34_phi_fu_1639_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_34_reg_1636 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_33_phi_fu_1695_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_33_reg_1692 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_32_phi_fu_1751_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_32_reg_1748 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_48_fu_4600_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_15_reg_1804 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_14_reg_1858 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_13_reg_1912 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_12_reg_1966 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_11_reg_2020 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_10_reg_2074 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_9_reg_2128 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_8_reg_2182 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_7_reg_2236 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_6_reg_2290 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_5_reg_2344 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_4_reg_2398 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_3_reg_2452 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_2_reg_2506 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_1_reg_2560 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_reg_2614 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_64_phi_fu_2671_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_64_reg_2668 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln138_1_fu_4708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_acc_63_phi_fu_2727_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_63_reg_2724 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_62_phi_fu_2783_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_62_reg_2780 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_61_phi_fu_2839_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_61_reg_2836 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_60_phi_fu_2895_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_60_reg_2892 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_59_phi_fu_2951_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_59_reg_2948 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_58_phi_fu_3007_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_58_reg_3004 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_57_phi_fu_3063_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_57_reg_3060 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_56_phi_fu_3119_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_56_reg_3116 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_55_phi_fu_3175_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_55_reg_3172 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_54_phi_fu_3231_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_54_reg_3228 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_53_phi_fu_3287_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_53_reg_3284 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_52_phi_fu_3343_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_52_reg_3340 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_51_phi_fu_3399_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_51_reg_3396 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_50_phi_fu_3455_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_50_reg_3452 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_49_phi_fu_3511_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_49_reg_3508 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_31_reg_3564 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_65_fu_4714_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_30_reg_3618 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_29_reg_3672 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_28_reg_3726 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_27_reg_3780 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_26_reg_3834 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_25_reg_3888 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_24_reg_3942 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_23_reg_3996 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_22_reg_4050 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_21_reg_4104 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_20_reg_4158 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_19_reg_4212 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_18_reg_4266 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_17_reg_4320 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_acc_16_reg_4374 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln129_fu_4464_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal a_fu_4486_p10 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_fu_4510_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_fu_4486_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln138_fu_4526_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_i_fu_4542_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln_fu_4532_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln138_fu_4580_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln138_1_fu_4584_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln138_fu_4588_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_fu_4622_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln138_1_fu_4636_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln138_1_fu_4642_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_i_169_fu_4656_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln138_2_fu_4694_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln138_3_fu_4698_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln138_1_fu_4702_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln138_6_fu_4652_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal in_index_1_fu_4736_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln148_fu_4742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_4_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_5_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_6_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_7_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_8_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_9_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_10_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_11_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_12_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_13_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_14_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_15_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_16_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_17_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_18_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_19_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_20_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_21_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_22_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_23_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_24_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_25_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_26_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_27_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_28_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_29_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_30_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_31_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_380 : BOOLEAN;
    signal ap_condition_39 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component process_data_mux_9_4_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (15 downto 0);
        din9 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component process_data_mul_16s_16s_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component process_data_mux_16_4_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (15 downto 0);
        din9 : IN STD_LOGIC_VECTOR (15 downto 0);
        din10 : IN STD_LOGIC_VECTOR (15 downto 0);
        din11 : IN STD_LOGIC_VECTOR (15 downto 0);
        din12 : IN STD_LOGIC_VECTOR (15 downto 0);
        din13 : IN STD_LOGIC_VECTOR (15 downto 0);
        din14 : IN STD_LOGIC_VECTOR (15 downto 0);
        din15 : IN STD_LOGIC_VECTOR (15 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component process_data_mul_16s_9s_25_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_outidx_ncg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_w3_ROM_ocq IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;



begin
    outidx_U : component process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_outidx_ncg
    generic map (
        DataWidth => 4,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => outidx_address0,
        ce0 => outidx_ce0,
        q0 => outidx_q0);

    w3_U : component process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_w3_ROM_ocq
    generic map (
        DataWidth => 25,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w3_address0,
        ce0 => w3_ce0,
        q0 => w3_q0);

    mux_9_4_16_1_1_U378 : component process_data_mux_9_4_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_phi_fu_900_p4,
        din1 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_phi_fu_888_p4,
        din2 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_phi_fu_876_p4,
        din3 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110_phi_fu_864_p4,
        din4 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109_phi_fu_852_p4,
        din5 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108_phi_fu_840_p4,
        din6 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107_phi_fu_828_p4,
        din7 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106_phi_fu_816_p4,
        din8 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105_phi_fu_804_p4,
        din9 => a_fu_4486_p10,
        dout => a_fu_4486_p11);

    mul_16s_16s_26_1_1_U379 : component process_data_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_fu_4510_p1,
        din1 => a_fu_4486_p11,
        dout => mul_ln138_fu_4526_p2);

    mux_16_4_16_1_1_U380 : component process_data_mux_16_4_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => acc72_reg_352,
        din1 => acc_170_reg_366,
        din2 => acc_268_reg_380,
        din3 => acc_366_reg_394,
        din4 => acc_464_reg_408,
        din5 => acc_562_reg_422,
        din6 => acc_660_reg_436,
        din7 => acc_758_reg_450,
        din8 => acc_856_reg_464,
        din9 => acc_954_reg_478,
        din10 => acc_1052_reg_492,
        din11 => acc_1150_reg_506,
        din12 => acc_1248_reg_520,
        din13 => acc_1346_reg_534,
        din14 => acc_1444_reg_548,
        din15 => acc_1542_reg_562,
        din16 => outidx_q0,
        dout => tmp_i_fu_4542_p18);

    mul_16s_9s_25_1_1_U381 : component process_data_mul_16s_9s_25_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 25)
    port map (
        din0 => a_fu_4486_p11,
        din1 => tmp_fu_4622_p4,
        dout => mul_ln138_1_fu_4636_p2);

    mux_16_4_16_1_1_U382 : component process_data_mux_16_4_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => acc_1640_reg_576,
        din1 => acc_1738_reg_590,
        din2 => acc_1836_reg_604,
        din3 => acc_1934_reg_618,
        din4 => acc_2032_reg_632,
        din5 => acc_2130_reg_646,
        din6 => acc_2228_reg_660,
        din7 => acc_2326_reg_674,
        din8 => acc_2424_reg_688,
        din9 => acc_2522_reg_702,
        din10 => acc_2620_reg_716,
        din11 => acc_2718_reg_730,
        din12 => acc_2816_reg_744,
        din13 => acc_2914_reg_758,
        din14 => acc_3012_reg_772,
        din15 => acc_3110_reg_786,
        din16 => outidx_q0,
        dout => tmp_i_169_fu_4656_p18);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_0_preg <= ap_phi_mux_acc_phi_fu_2618_p32;
                end if; 
            end if;
        end if;
    end process;


    ap_return_10_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_10_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_10_preg <= ap_phi_mux_acc_10_phi_fu_2078_p32;
                end if; 
            end if;
        end if;
    end process;


    ap_return_11_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_11_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_11_preg <= ap_phi_mux_acc_11_phi_fu_2024_p32;
                end if; 
            end if;
        end if;
    end process;


    ap_return_12_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_12_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_12_preg <= ap_phi_mux_acc_12_phi_fu_1970_p32;
                end if; 
            end if;
        end if;
    end process;


    ap_return_13_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_13_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_13_preg <= ap_phi_mux_acc_13_phi_fu_1916_p32;
                end if; 
            end if;
        end if;
    end process;


    ap_return_14_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_14_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_14_preg <= ap_phi_mux_acc_14_phi_fu_1862_p32;
                end if; 
            end if;
        end if;
    end process;


    ap_return_15_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_15_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_15_preg <= ap_phi_mux_acc_15_phi_fu_1808_p32;
                end if; 
            end if;
        end if;
    end process;


    ap_return_16_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_16_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_16_preg <= ap_phi_mux_acc_16_phi_fu_4378_p32;
                end if; 
            end if;
        end if;
    end process;


    ap_return_17_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_17_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_17_preg <= ap_phi_mux_acc_17_phi_fu_4324_p32;
                end if; 
            end if;
        end if;
    end process;


    ap_return_18_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_18_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_18_preg <= ap_phi_mux_acc_18_phi_fu_4270_p32;
                end if; 
            end if;
        end if;
    end process;


    ap_return_19_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_19_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_19_preg <= ap_phi_mux_acc_19_phi_fu_4216_p32;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_1_preg <= ap_phi_mux_acc_1_phi_fu_2564_p32;
                end if; 
            end if;
        end if;
    end process;


    ap_return_20_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_20_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_20_preg <= ap_phi_mux_acc_20_phi_fu_4162_p32;
                end if; 
            end if;
        end if;
    end process;


    ap_return_21_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_21_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_21_preg <= ap_phi_mux_acc_21_phi_fu_4108_p32;
                end if; 
            end if;
        end if;
    end process;


    ap_return_22_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_22_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_22_preg <= ap_phi_mux_acc_22_phi_fu_4054_p32;
                end if; 
            end if;
        end if;
    end process;


    ap_return_23_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_23_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_23_preg <= ap_phi_mux_acc_23_phi_fu_4000_p32;
                end if; 
            end if;
        end if;
    end process;


    ap_return_24_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_24_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_24_preg <= ap_phi_mux_acc_24_phi_fu_3946_p32;
                end if; 
            end if;
        end if;
    end process;


    ap_return_25_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_25_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_25_preg <= ap_phi_mux_acc_25_phi_fu_3892_p32;
                end if; 
            end if;
        end if;
    end process;


    ap_return_26_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_26_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_26_preg <= ap_phi_mux_acc_26_phi_fu_3838_p32;
                end if; 
            end if;
        end if;
    end process;


    ap_return_27_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_27_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_27_preg <= ap_phi_mux_acc_27_phi_fu_3784_p32;
                end if; 
            end if;
        end if;
    end process;


    ap_return_28_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_28_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_28_preg <= ap_phi_mux_acc_28_phi_fu_3730_p32;
                end if; 
            end if;
        end if;
    end process;


    ap_return_29_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_29_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_29_preg <= ap_phi_mux_acc_29_phi_fu_3676_p32;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_2_preg <= ap_phi_mux_acc_2_phi_fu_2510_p32;
                end if; 
            end if;
        end if;
    end process;


    ap_return_30_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_30_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_30_preg <= ap_phi_mux_acc_30_phi_fu_3622_p32;
                end if; 
            end if;
        end if;
    end process;


    ap_return_31_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_31_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_31_preg <= ap_phi_mux_acc_31_phi_fu_3568_p32;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_3_preg <= ap_phi_mux_acc_3_phi_fu_2456_p32;
                end if; 
            end if;
        end if;
    end process;


    ap_return_4_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_4_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_4_preg <= ap_phi_mux_acc_4_phi_fu_2402_p32;
                end if; 
            end if;
        end if;
    end process;


    ap_return_5_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_5_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_5_preg <= ap_phi_mux_acc_5_phi_fu_2348_p32;
                end if; 
            end if;
        end if;
    end process;


    ap_return_6_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_6_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_6_preg <= ap_phi_mux_acc_6_phi_fu_2294_p32;
                end if; 
            end if;
        end if;
    end process;


    ap_return_7_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_7_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_7_preg <= ap_phi_mux_acc_7_phi_fu_2240_p32;
                end if; 
            end if;
        end if;
    end process;


    ap_return_8_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_8_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_8_preg <= ap_phi_mux_acc_8_phi_fu_2186_p32;
                end if; 
            end if;
        end if;
    end process;


    ap_return_9_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_9_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_return_9_preg <= ap_phi_mux_acc_9_phi_fu_2132_p32;
                end if; 
            end if;
        end if;
    end process;


    acc72_reg_352_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc72_reg_352 <= ap_phi_mux_acc_phi_fu_2618_p32;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc72_reg_352 <= ap_const_lv16_12;
            end if; 
        end if;
    end process;

    acc_1052_reg_492_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_1052_reg_492 <= ap_phi_mux_acc_10_phi_fu_2078_p32;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_1052_reg_492 <= ap_const_lv16_FFFA;
            end if; 
        end if;
    end process;

    acc_1150_reg_506_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_1150_reg_506 <= ap_phi_mux_acc_11_phi_fu_2024_p32;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_1150_reg_506 <= ap_const_lv16_B;
            end if; 
        end if;
    end process;

    acc_1248_reg_520_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_1248_reg_520 <= ap_phi_mux_acc_12_phi_fu_1970_p32;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_1248_reg_520 <= ap_const_lv16_F;
            end if; 
        end if;
    end process;

    acc_1346_reg_534_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_1346_reg_534 <= ap_phi_mux_acc_13_phi_fu_1916_p32;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_1346_reg_534 <= ap_const_lv16_FFF3;
            end if; 
        end if;
    end process;

    acc_1444_reg_548_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_1444_reg_548 <= ap_phi_mux_acc_14_phi_fu_1862_p32;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_1444_reg_548 <= ap_const_lv16_FFEB;
            end if; 
        end if;
    end process;

    acc_1542_reg_562_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_1542_reg_562 <= ap_phi_mux_acc_15_phi_fu_1808_p32;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_1542_reg_562 <= ap_const_lv16_FFEB;
            end if; 
        end if;
    end process;

    acc_1640_reg_576_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_1640_reg_576 <= ap_phi_mux_acc_16_phi_fu_4378_p32;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_1640_reg_576 <= ap_const_lv16_16;
            end if; 
        end if;
    end process;

    acc_170_reg_366_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_170_reg_366 <= ap_phi_mux_acc_1_phi_fu_2564_p32;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_170_reg_366 <= ap_const_lv16_FFEF;
            end if; 
        end if;
    end process;

    acc_1738_reg_590_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_1738_reg_590 <= ap_phi_mux_acc_17_phi_fu_4324_p32;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_1738_reg_590 <= ap_const_lv16_10;
            end if; 
        end if;
    end process;

    acc_1836_reg_604_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_1836_reg_604 <= ap_phi_mux_acc_18_phi_fu_4270_p32;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_1836_reg_604 <= ap_const_lv16_9;
            end if; 
        end if;
    end process;

    acc_1934_reg_618_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_1934_reg_618 <= ap_phi_mux_acc_19_phi_fu_4216_p32;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_1934_reg_618 <= ap_const_lv16_D;
            end if; 
        end if;
    end process;

    acc_2032_reg_632_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_2032_reg_632 <= ap_phi_mux_acc_20_phi_fu_4162_p32;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_2032_reg_632 <= ap_const_lv16_3;
            end if; 
        end if;
    end process;

    acc_2130_reg_646_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_2130_reg_646 <= ap_phi_mux_acc_21_phi_fu_4108_p32;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_2130_reg_646 <= ap_const_lv16_E;
            end if; 
        end if;
    end process;

    acc_2228_reg_660_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_2228_reg_660 <= ap_phi_mux_acc_22_phi_fu_4054_p32;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_2228_reg_660 <= ap_const_lv16_13;
            end if; 
        end if;
    end process;

    acc_2326_reg_674_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_2326_reg_674 <= ap_phi_mux_acc_23_phi_fu_4000_p32;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_2326_reg_674 <= ap_const_lv16_FFFB;
            end if; 
        end if;
    end process;

    acc_2424_reg_688_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_2424_reg_688 <= ap_phi_mux_acc_24_phi_fu_3946_p32;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_2424_reg_688 <= ap_const_lv16_FFFE;
            end if; 
        end if;
    end process;

    acc_2522_reg_702_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_2522_reg_702 <= ap_phi_mux_acc_25_phi_fu_3892_p32;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_2522_reg_702 <= ap_const_lv16_FFEB;
            end if; 
        end if;
    end process;

    acc_2620_reg_716_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_2620_reg_716 <= ap_phi_mux_acc_26_phi_fu_3838_p32;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_2620_reg_716 <= ap_const_lv16_FFF7;
            end if; 
        end if;
    end process;

    acc_268_reg_380_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_268_reg_380 <= ap_phi_mux_acc_2_phi_fu_2510_p32;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_268_reg_380 <= ap_const_lv16_FFF6;
            end if; 
        end if;
    end process;

    acc_2718_reg_730_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_2718_reg_730 <= ap_phi_mux_acc_27_phi_fu_3784_p32;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_2718_reg_730 <= ap_const_lv16_FFF3;
            end if; 
        end if;
    end process;

    acc_2816_reg_744_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_2816_reg_744 <= ap_phi_mux_acc_28_phi_fu_3730_p32;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_2816_reg_744 <= ap_const_lv16_5;
            end if; 
        end if;
    end process;

    acc_2914_reg_758_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_2914_reg_758 <= ap_phi_mux_acc_29_phi_fu_3676_p32;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_2914_reg_758 <= ap_const_lv16_6;
            end if; 
        end if;
    end process;

    acc_3012_reg_772_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_3012_reg_772 <= ap_phi_mux_acc_30_phi_fu_3622_p32;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_3012_reg_772 <= ap_const_lv16_FFEC;
            end if; 
        end if;
    end process;

    acc_3110_reg_786_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_3110_reg_786 <= ap_phi_mux_acc_31_phi_fu_3568_p32;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_3110_reg_786 <= ap_const_lv16_FFED;
            end if; 
        end if;
    end process;

    acc_366_reg_394_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_366_reg_394 <= ap_phi_mux_acc_3_phi_fu_2456_p32;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_366_reg_394 <= ap_const_lv16_FFF2;
            end if; 
        end if;
    end process;

    acc_464_reg_408_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_464_reg_408 <= ap_phi_mux_acc_4_phi_fu_2402_p32;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_464_reg_408 <= ap_const_lv16_FFF2;
            end if; 
        end if;
    end process;

    acc_562_reg_422_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_562_reg_422 <= ap_phi_mux_acc_5_phi_fu_2348_p32;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_562_reg_422 <= ap_const_lv16_9;
            end if; 
        end if;
    end process;

    acc_660_reg_436_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_660_reg_436 <= ap_phi_mux_acc_6_phi_fu_2294_p32;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_660_reg_436 <= ap_const_lv16_FFEB;
            end if; 
        end if;
    end process;

    acc_758_reg_450_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_758_reg_450 <= ap_phi_mux_acc_7_phi_fu_2240_p32;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_758_reg_450 <= ap_const_lv16_FFFC;
            end if; 
        end if;
    end process;

    acc_856_reg_464_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_856_reg_464 <= ap_phi_mux_acc_8_phi_fu_2186_p32;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_856_reg_464 <= ap_const_lv16_FFF7;
            end if; 
        end if;
    end process;

    acc_954_reg_478_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_954_reg_478 <= ap_phi_mux_acc_9_phi_fu_2132_p32;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_954_reg_478 <= ap_const_lv16_FFEB;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105_reg_800_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_39)) then
                if ((ap_phi_mux_do_init_phi_fu_186_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105_reg_800 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105_reg_800 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105_reg_800;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106_reg_812_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_39)) then
                if ((ap_phi_mux_do_init_phi_fu_186_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106_reg_812 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106_reg_812 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106_reg_812;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107_reg_824_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_39)) then
                if ((ap_phi_mux_do_init_phi_fu_186_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107_reg_824 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107_reg_824 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107_reg_824;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108_reg_836_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_39)) then
                if ((ap_phi_mux_do_init_phi_fu_186_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108_reg_836 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108_reg_836 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108_reg_836;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109_reg_848_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_39)) then
                if ((ap_phi_mux_do_init_phi_fu_186_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109_reg_848 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109_reg_848 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109_reg_848;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110_reg_860_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_39)) then
                if ((ap_phi_mux_do_init_phi_fu_186_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110_reg_860 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110_reg_860 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110_reg_860;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_reg_872_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_39)) then
                if ((ap_phi_mux_do_init_phi_fu_186_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_reg_872 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_reg_872 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_reg_872;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_reg_884_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_39)) then
                if ((ap_phi_mux_do_init_phi_fu_186_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_reg_884 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_reg_884 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_reg_884;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_reg_896_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_39)) then
                if ((ap_phi_mux_do_init_phi_fu_186_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_reg_896 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_reg_896 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_reg_896;
                end if;
            end if; 
        end if;
    end process;

    do_init_reg_182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                do_init_reg_182 <= ap_const_lv1_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                do_init_reg_182 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    in_index74_reg_338_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                in_index74_reg_338 <= in_index_fu_4748_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                in_index74_reg_338 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    w_index73_reg_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                w_index73_reg_198 <= w_index_reg_5007;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                w_index73_reg_198 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln129_reg_5012 <= icmp_ln129_fu_4476_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_123_reg_212 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105_phi_fu_804_p4;
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_124_reg_226 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106_phi_fu_816_p4;
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_125_reg_240 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107_phi_fu_828_p4;
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_126_reg_254 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108_phi_fu_840_p4;
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_127_reg_268 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109_phi_fu_852_p4;
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_128_reg_282 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110_phi_fu_864_p4;
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_129_reg_296 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_phi_fu_876_p4;
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_130_reg_310 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_phi_fu_888_p4;
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_131_reg_324 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_phi_fu_900_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                w_index_reg_5007 <= w_index_fu_4470_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_reset_idle_pp0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    a_fu_4486_p10 <= in_index74_reg_338(4 - 1 downto 0);
    acc_48_fu_4600_p2 <= std_logic_vector(signed(trunc_ln_fu_4532_p4) + signed(tmp_i_fu_4542_p18));
    acc_65_fu_4714_p2 <= std_logic_vector(signed(sext_ln138_6_fu_4652_p1) + signed(tmp_i_169_fu_4656_p18));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_380_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_380 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_39_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_39 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln129_reg_5012, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_acc_10_phi_fu_2078_p32_assign_proc : process(outidx_q0, ap_phi_mux_acc_42_phi_fu_1191_p34, acc_48_fu_4600_p2, ap_phi_reg_pp0_iter1_acc_10_reg_2074)
    begin
        if ((outidx_q0 = ap_const_lv4_A)) then 
            ap_phi_mux_acc_10_phi_fu_2078_p32 <= acc_48_fu_4600_p2;
        elsif (((outidx_q0 = ap_const_lv4_0) or (outidx_q0 = ap_const_lv4_1) or (outidx_q0 = ap_const_lv4_2) or (outidx_q0 = ap_const_lv4_3) or (outidx_q0 = ap_const_lv4_4) or (outidx_q0 = ap_const_lv4_5) or (outidx_q0 = ap_const_lv4_6) or (outidx_q0 = ap_const_lv4_7) or (outidx_q0 = ap_const_lv4_8) or (outidx_q0 = ap_const_lv4_9) or (outidx_q0 = ap_const_lv4_B) or (outidx_q0 = ap_const_lv4_C) or (outidx_q0 = ap_const_lv4_D) or (outidx_q0 = ap_const_lv4_E) or (outidx_q0 = ap_const_lv4_F))) then 
            ap_phi_mux_acc_10_phi_fu_2078_p32 <= ap_phi_mux_acc_42_phi_fu_1191_p34;
        else 
            ap_phi_mux_acc_10_phi_fu_2078_p32 <= ap_phi_reg_pp0_iter1_acc_10_reg_2074;
        end if; 
    end process;


    ap_phi_mux_acc_11_phi_fu_2024_p32_assign_proc : process(outidx_q0, ap_phi_mux_acc_43_phi_fu_1135_p34, acc_48_fu_4600_p2, ap_phi_reg_pp0_iter1_acc_11_reg_2020)
    begin
        if ((outidx_q0 = ap_const_lv4_B)) then 
            ap_phi_mux_acc_11_phi_fu_2024_p32 <= acc_48_fu_4600_p2;
        elsif (((outidx_q0 = ap_const_lv4_0) or (outidx_q0 = ap_const_lv4_1) or (outidx_q0 = ap_const_lv4_2) or (outidx_q0 = ap_const_lv4_3) or (outidx_q0 = ap_const_lv4_4) or (outidx_q0 = ap_const_lv4_5) or (outidx_q0 = ap_const_lv4_6) or (outidx_q0 = ap_const_lv4_7) or (outidx_q0 = ap_const_lv4_8) or (outidx_q0 = ap_const_lv4_9) or (outidx_q0 = ap_const_lv4_A) or (outidx_q0 = ap_const_lv4_C) or (outidx_q0 = ap_const_lv4_D) or (outidx_q0 = ap_const_lv4_E) or (outidx_q0 = ap_const_lv4_F))) then 
            ap_phi_mux_acc_11_phi_fu_2024_p32 <= ap_phi_mux_acc_43_phi_fu_1135_p34;
        else 
            ap_phi_mux_acc_11_phi_fu_2024_p32 <= ap_phi_reg_pp0_iter1_acc_11_reg_2020;
        end if; 
    end process;


    ap_phi_mux_acc_12_phi_fu_1970_p32_assign_proc : process(outidx_q0, ap_phi_mux_acc_44_phi_fu_1079_p34, acc_48_fu_4600_p2, ap_phi_reg_pp0_iter1_acc_12_reg_1966)
    begin
        if ((outidx_q0 = ap_const_lv4_C)) then 
            ap_phi_mux_acc_12_phi_fu_1970_p32 <= acc_48_fu_4600_p2;
        elsif (((outidx_q0 = ap_const_lv4_0) or (outidx_q0 = ap_const_lv4_1) or (outidx_q0 = ap_const_lv4_2) or (outidx_q0 = ap_const_lv4_3) or (outidx_q0 = ap_const_lv4_4) or (outidx_q0 = ap_const_lv4_5) or (outidx_q0 = ap_const_lv4_6) or (outidx_q0 = ap_const_lv4_7) or (outidx_q0 = ap_const_lv4_8) or (outidx_q0 = ap_const_lv4_9) or (outidx_q0 = ap_const_lv4_A) or (outidx_q0 = ap_const_lv4_B) or (outidx_q0 = ap_const_lv4_D) or (outidx_q0 = ap_const_lv4_E) or (outidx_q0 = ap_const_lv4_F))) then 
            ap_phi_mux_acc_12_phi_fu_1970_p32 <= ap_phi_mux_acc_44_phi_fu_1079_p34;
        else 
            ap_phi_mux_acc_12_phi_fu_1970_p32 <= ap_phi_reg_pp0_iter1_acc_12_reg_1966;
        end if; 
    end process;


    ap_phi_mux_acc_13_phi_fu_1916_p32_assign_proc : process(outidx_q0, ap_phi_mux_acc_45_phi_fu_1023_p34, acc_48_fu_4600_p2, ap_phi_reg_pp0_iter1_acc_13_reg_1912)
    begin
        if ((outidx_q0 = ap_const_lv4_D)) then 
            ap_phi_mux_acc_13_phi_fu_1916_p32 <= acc_48_fu_4600_p2;
        elsif (((outidx_q0 = ap_const_lv4_0) or (outidx_q0 = ap_const_lv4_1) or (outidx_q0 = ap_const_lv4_2) or (outidx_q0 = ap_const_lv4_3) or (outidx_q0 = ap_const_lv4_4) or (outidx_q0 = ap_const_lv4_5) or (outidx_q0 = ap_const_lv4_6) or (outidx_q0 = ap_const_lv4_7) or (outidx_q0 = ap_const_lv4_8) or (outidx_q0 = ap_const_lv4_9) or (outidx_q0 = ap_const_lv4_A) or (outidx_q0 = ap_const_lv4_B) or (outidx_q0 = ap_const_lv4_C) or (outidx_q0 = ap_const_lv4_E) or (outidx_q0 = ap_const_lv4_F))) then 
            ap_phi_mux_acc_13_phi_fu_1916_p32 <= ap_phi_mux_acc_45_phi_fu_1023_p34;
        else 
            ap_phi_mux_acc_13_phi_fu_1916_p32 <= ap_phi_reg_pp0_iter1_acc_13_reg_1912;
        end if; 
    end process;


    ap_phi_mux_acc_14_phi_fu_1862_p32_assign_proc : process(outidx_q0, ap_phi_mux_acc_46_phi_fu_967_p34, acc_48_fu_4600_p2, ap_phi_reg_pp0_iter1_acc_14_reg_1858)
    begin
        if ((outidx_q0 = ap_const_lv4_E)) then 
            ap_phi_mux_acc_14_phi_fu_1862_p32 <= acc_48_fu_4600_p2;
        elsif (((outidx_q0 = ap_const_lv4_0) or (outidx_q0 = ap_const_lv4_1) or (outidx_q0 = ap_const_lv4_2) or (outidx_q0 = ap_const_lv4_3) or (outidx_q0 = ap_const_lv4_4) or (outidx_q0 = ap_const_lv4_5) or (outidx_q0 = ap_const_lv4_6) or (outidx_q0 = ap_const_lv4_7) or (outidx_q0 = ap_const_lv4_8) or (outidx_q0 = ap_const_lv4_9) or (outidx_q0 = ap_const_lv4_A) or (outidx_q0 = ap_const_lv4_B) or (outidx_q0 = ap_const_lv4_C) or (outidx_q0 = ap_const_lv4_D) or (outidx_q0 = ap_const_lv4_F))) then 
            ap_phi_mux_acc_14_phi_fu_1862_p32 <= ap_phi_mux_acc_46_phi_fu_967_p34;
        else 
            ap_phi_mux_acc_14_phi_fu_1862_p32 <= ap_phi_reg_pp0_iter1_acc_14_reg_1858;
        end if; 
    end process;


    ap_phi_mux_acc_15_phi_fu_1808_p32_assign_proc : process(outidx_q0, ap_phi_mux_acc_47_phi_fu_911_p34, acc_48_fu_4600_p2, ap_phi_reg_pp0_iter1_acc_15_reg_1804)
    begin
        if (((outidx_q0 = ap_const_lv4_0) or (outidx_q0 = ap_const_lv4_1) or (outidx_q0 = ap_const_lv4_2) or (outidx_q0 = ap_const_lv4_3) or (outidx_q0 = ap_const_lv4_4) or (outidx_q0 = ap_const_lv4_5) or (outidx_q0 = ap_const_lv4_6) or (outidx_q0 = ap_const_lv4_7) or (outidx_q0 = ap_const_lv4_8) or (outidx_q0 = ap_const_lv4_9) or (outidx_q0 = ap_const_lv4_A) or (outidx_q0 = ap_const_lv4_B) or (outidx_q0 = ap_const_lv4_C) or (outidx_q0 = ap_const_lv4_D) or (outidx_q0 = ap_const_lv4_E))) then 
            ap_phi_mux_acc_15_phi_fu_1808_p32 <= ap_phi_mux_acc_47_phi_fu_911_p34;
        elsif ((outidx_q0 = ap_const_lv4_F)) then 
            ap_phi_mux_acc_15_phi_fu_1808_p32 <= acc_48_fu_4600_p2;
        else 
            ap_phi_mux_acc_15_phi_fu_1808_p32 <= ap_phi_reg_pp0_iter1_acc_15_reg_1804;
        end if; 
    end process;


    ap_phi_mux_acc_16_phi_fu_4378_p32_assign_proc : process(outidx_q0, ap_phi_mux_acc_49_phi_fu_3511_p34, acc_65_fu_4714_p2, ap_phi_reg_pp0_iter1_acc_16_reg_4374)
    begin
        if ((outidx_q0 = ap_const_lv4_0)) then 
            ap_phi_mux_acc_16_phi_fu_4378_p32 <= acc_65_fu_4714_p2;
        elsif (((outidx_q0 = ap_const_lv4_1) or (outidx_q0 = ap_const_lv4_2) or (outidx_q0 = ap_const_lv4_3) or (outidx_q0 = ap_const_lv4_4) or (outidx_q0 = ap_const_lv4_5) or (outidx_q0 = ap_const_lv4_6) or (outidx_q0 = ap_const_lv4_7) or (outidx_q0 = ap_const_lv4_8) or (outidx_q0 = ap_const_lv4_9) or (outidx_q0 = ap_const_lv4_A) or (outidx_q0 = ap_const_lv4_B) or (outidx_q0 = ap_const_lv4_C) or (outidx_q0 = ap_const_lv4_D) or (outidx_q0 = ap_const_lv4_E) or (outidx_q0 = ap_const_lv4_F))) then 
            ap_phi_mux_acc_16_phi_fu_4378_p32 <= ap_phi_mux_acc_49_phi_fu_3511_p34;
        else 
            ap_phi_mux_acc_16_phi_fu_4378_p32 <= ap_phi_reg_pp0_iter1_acc_16_reg_4374;
        end if; 
    end process;


    ap_phi_mux_acc_17_phi_fu_4324_p32_assign_proc : process(outidx_q0, ap_phi_mux_acc_50_phi_fu_3455_p34, acc_65_fu_4714_p2, ap_phi_reg_pp0_iter1_acc_17_reg_4320)
    begin
        if ((outidx_q0 = ap_const_lv4_1)) then 
            ap_phi_mux_acc_17_phi_fu_4324_p32 <= acc_65_fu_4714_p2;
        elsif (((outidx_q0 = ap_const_lv4_0) or (outidx_q0 = ap_const_lv4_2) or (outidx_q0 = ap_const_lv4_3) or (outidx_q0 = ap_const_lv4_4) or (outidx_q0 = ap_const_lv4_5) or (outidx_q0 = ap_const_lv4_6) or (outidx_q0 = ap_const_lv4_7) or (outidx_q0 = ap_const_lv4_8) or (outidx_q0 = ap_const_lv4_9) or (outidx_q0 = ap_const_lv4_A) or (outidx_q0 = ap_const_lv4_B) or (outidx_q0 = ap_const_lv4_C) or (outidx_q0 = ap_const_lv4_D) or (outidx_q0 = ap_const_lv4_E) or (outidx_q0 = ap_const_lv4_F))) then 
            ap_phi_mux_acc_17_phi_fu_4324_p32 <= ap_phi_mux_acc_50_phi_fu_3455_p34;
        else 
            ap_phi_mux_acc_17_phi_fu_4324_p32 <= ap_phi_reg_pp0_iter1_acc_17_reg_4320;
        end if; 
    end process;


    ap_phi_mux_acc_18_phi_fu_4270_p32_assign_proc : process(outidx_q0, ap_phi_mux_acc_51_phi_fu_3399_p34, acc_65_fu_4714_p2, ap_phi_reg_pp0_iter1_acc_18_reg_4266)
    begin
        if ((outidx_q0 = ap_const_lv4_2)) then 
            ap_phi_mux_acc_18_phi_fu_4270_p32 <= acc_65_fu_4714_p2;
        elsif (((outidx_q0 = ap_const_lv4_0) or (outidx_q0 = ap_const_lv4_1) or (outidx_q0 = ap_const_lv4_3) or (outidx_q0 = ap_const_lv4_4) or (outidx_q0 = ap_const_lv4_5) or (outidx_q0 = ap_const_lv4_6) or (outidx_q0 = ap_const_lv4_7) or (outidx_q0 = ap_const_lv4_8) or (outidx_q0 = ap_const_lv4_9) or (outidx_q0 = ap_const_lv4_A) or (outidx_q0 = ap_const_lv4_B) or (outidx_q0 = ap_const_lv4_C) or (outidx_q0 = ap_const_lv4_D) or (outidx_q0 = ap_const_lv4_E) or (outidx_q0 = ap_const_lv4_F))) then 
            ap_phi_mux_acc_18_phi_fu_4270_p32 <= ap_phi_mux_acc_51_phi_fu_3399_p34;
        else 
            ap_phi_mux_acc_18_phi_fu_4270_p32 <= ap_phi_reg_pp0_iter1_acc_18_reg_4266;
        end if; 
    end process;


    ap_phi_mux_acc_19_phi_fu_4216_p32_assign_proc : process(outidx_q0, ap_phi_mux_acc_52_phi_fu_3343_p34, acc_65_fu_4714_p2, ap_phi_reg_pp0_iter1_acc_19_reg_4212)
    begin
        if ((outidx_q0 = ap_const_lv4_3)) then 
            ap_phi_mux_acc_19_phi_fu_4216_p32 <= acc_65_fu_4714_p2;
        elsif (((outidx_q0 = ap_const_lv4_0) or (outidx_q0 = ap_const_lv4_1) or (outidx_q0 = ap_const_lv4_2) or (outidx_q0 = ap_const_lv4_4) or (outidx_q0 = ap_const_lv4_5) or (outidx_q0 = ap_const_lv4_6) or (outidx_q0 = ap_const_lv4_7) or (outidx_q0 = ap_const_lv4_8) or (outidx_q0 = ap_const_lv4_9) or (outidx_q0 = ap_const_lv4_A) or (outidx_q0 = ap_const_lv4_B) or (outidx_q0 = ap_const_lv4_C) or (outidx_q0 = ap_const_lv4_D) or (outidx_q0 = ap_const_lv4_E) or (outidx_q0 = ap_const_lv4_F))) then 
            ap_phi_mux_acc_19_phi_fu_4216_p32 <= ap_phi_mux_acc_52_phi_fu_3343_p34;
        else 
            ap_phi_mux_acc_19_phi_fu_4216_p32 <= ap_phi_reg_pp0_iter1_acc_19_reg_4212;
        end if; 
    end process;


    ap_phi_mux_acc_1_phi_fu_2564_p32_assign_proc : process(outidx_q0, ap_phi_mux_acc_33_phi_fu_1695_p34, acc_48_fu_4600_p2, ap_phi_reg_pp0_iter1_acc_1_reg_2560)
    begin
        if ((outidx_q0 = ap_const_lv4_1)) then 
            ap_phi_mux_acc_1_phi_fu_2564_p32 <= acc_48_fu_4600_p2;
        elsif (((outidx_q0 = ap_const_lv4_0) or (outidx_q0 = ap_const_lv4_2) or (outidx_q0 = ap_const_lv4_3) or (outidx_q0 = ap_const_lv4_4) or (outidx_q0 = ap_const_lv4_5) or (outidx_q0 = ap_const_lv4_6) or (outidx_q0 = ap_const_lv4_7) or (outidx_q0 = ap_const_lv4_8) or (outidx_q0 = ap_const_lv4_9) or (outidx_q0 = ap_const_lv4_A) or (outidx_q0 = ap_const_lv4_B) or (outidx_q0 = ap_const_lv4_C) or (outidx_q0 = ap_const_lv4_D) or (outidx_q0 = ap_const_lv4_E) or (outidx_q0 = ap_const_lv4_F))) then 
            ap_phi_mux_acc_1_phi_fu_2564_p32 <= ap_phi_mux_acc_33_phi_fu_1695_p34;
        else 
            ap_phi_mux_acc_1_phi_fu_2564_p32 <= ap_phi_reg_pp0_iter1_acc_1_reg_2560;
        end if; 
    end process;


    ap_phi_mux_acc_20_phi_fu_4162_p32_assign_proc : process(outidx_q0, ap_phi_mux_acc_53_phi_fu_3287_p34, acc_65_fu_4714_p2, ap_phi_reg_pp0_iter1_acc_20_reg_4158)
    begin
        if ((outidx_q0 = ap_const_lv4_4)) then 
            ap_phi_mux_acc_20_phi_fu_4162_p32 <= acc_65_fu_4714_p2;
        elsif (((outidx_q0 = ap_const_lv4_0) or (outidx_q0 = ap_const_lv4_1) or (outidx_q0 = ap_const_lv4_2) or (outidx_q0 = ap_const_lv4_3) or (outidx_q0 = ap_const_lv4_5) or (outidx_q0 = ap_const_lv4_6) or (outidx_q0 = ap_const_lv4_7) or (outidx_q0 = ap_const_lv4_8) or (outidx_q0 = ap_const_lv4_9) or (outidx_q0 = ap_const_lv4_A) or (outidx_q0 = ap_const_lv4_B) or (outidx_q0 = ap_const_lv4_C) or (outidx_q0 = ap_const_lv4_D) or (outidx_q0 = ap_const_lv4_E) or (outidx_q0 = ap_const_lv4_F))) then 
            ap_phi_mux_acc_20_phi_fu_4162_p32 <= ap_phi_mux_acc_53_phi_fu_3287_p34;
        else 
            ap_phi_mux_acc_20_phi_fu_4162_p32 <= ap_phi_reg_pp0_iter1_acc_20_reg_4158;
        end if; 
    end process;


    ap_phi_mux_acc_21_phi_fu_4108_p32_assign_proc : process(outidx_q0, ap_phi_mux_acc_54_phi_fu_3231_p34, acc_65_fu_4714_p2, ap_phi_reg_pp0_iter1_acc_21_reg_4104)
    begin
        if ((outidx_q0 = ap_const_lv4_5)) then 
            ap_phi_mux_acc_21_phi_fu_4108_p32 <= acc_65_fu_4714_p2;
        elsif (((outidx_q0 = ap_const_lv4_0) or (outidx_q0 = ap_const_lv4_1) or (outidx_q0 = ap_const_lv4_2) or (outidx_q0 = ap_const_lv4_3) or (outidx_q0 = ap_const_lv4_4) or (outidx_q0 = ap_const_lv4_6) or (outidx_q0 = ap_const_lv4_7) or (outidx_q0 = ap_const_lv4_8) or (outidx_q0 = ap_const_lv4_9) or (outidx_q0 = ap_const_lv4_A) or (outidx_q0 = ap_const_lv4_B) or (outidx_q0 = ap_const_lv4_C) or (outidx_q0 = ap_const_lv4_D) or (outidx_q0 = ap_const_lv4_E) or (outidx_q0 = ap_const_lv4_F))) then 
            ap_phi_mux_acc_21_phi_fu_4108_p32 <= ap_phi_mux_acc_54_phi_fu_3231_p34;
        else 
            ap_phi_mux_acc_21_phi_fu_4108_p32 <= ap_phi_reg_pp0_iter1_acc_21_reg_4104;
        end if; 
    end process;


    ap_phi_mux_acc_22_phi_fu_4054_p32_assign_proc : process(outidx_q0, ap_phi_mux_acc_55_phi_fu_3175_p34, acc_65_fu_4714_p2, ap_phi_reg_pp0_iter1_acc_22_reg_4050)
    begin
        if ((outidx_q0 = ap_const_lv4_6)) then 
            ap_phi_mux_acc_22_phi_fu_4054_p32 <= acc_65_fu_4714_p2;
        elsif (((outidx_q0 = ap_const_lv4_0) or (outidx_q0 = ap_const_lv4_1) or (outidx_q0 = ap_const_lv4_2) or (outidx_q0 = ap_const_lv4_3) or (outidx_q0 = ap_const_lv4_4) or (outidx_q0 = ap_const_lv4_5) or (outidx_q0 = ap_const_lv4_7) or (outidx_q0 = ap_const_lv4_8) or (outidx_q0 = ap_const_lv4_9) or (outidx_q0 = ap_const_lv4_A) or (outidx_q0 = ap_const_lv4_B) or (outidx_q0 = ap_const_lv4_C) or (outidx_q0 = ap_const_lv4_D) or (outidx_q0 = ap_const_lv4_E) or (outidx_q0 = ap_const_lv4_F))) then 
            ap_phi_mux_acc_22_phi_fu_4054_p32 <= ap_phi_mux_acc_55_phi_fu_3175_p34;
        else 
            ap_phi_mux_acc_22_phi_fu_4054_p32 <= ap_phi_reg_pp0_iter1_acc_22_reg_4050;
        end if; 
    end process;


    ap_phi_mux_acc_23_phi_fu_4000_p32_assign_proc : process(outidx_q0, ap_phi_mux_acc_56_phi_fu_3119_p34, acc_65_fu_4714_p2, ap_phi_reg_pp0_iter1_acc_23_reg_3996)
    begin
        if ((outidx_q0 = ap_const_lv4_7)) then 
            ap_phi_mux_acc_23_phi_fu_4000_p32 <= acc_65_fu_4714_p2;
        elsif (((outidx_q0 = ap_const_lv4_0) or (outidx_q0 = ap_const_lv4_1) or (outidx_q0 = ap_const_lv4_2) or (outidx_q0 = ap_const_lv4_3) or (outidx_q0 = ap_const_lv4_4) or (outidx_q0 = ap_const_lv4_5) or (outidx_q0 = ap_const_lv4_6) or (outidx_q0 = ap_const_lv4_8) or (outidx_q0 = ap_const_lv4_9) or (outidx_q0 = ap_const_lv4_A) or (outidx_q0 = ap_const_lv4_B) or (outidx_q0 = ap_const_lv4_C) or (outidx_q0 = ap_const_lv4_D) or (outidx_q0 = ap_const_lv4_E) or (outidx_q0 = ap_const_lv4_F))) then 
            ap_phi_mux_acc_23_phi_fu_4000_p32 <= ap_phi_mux_acc_56_phi_fu_3119_p34;
        else 
            ap_phi_mux_acc_23_phi_fu_4000_p32 <= ap_phi_reg_pp0_iter1_acc_23_reg_3996;
        end if; 
    end process;


    ap_phi_mux_acc_24_phi_fu_3946_p32_assign_proc : process(outidx_q0, ap_phi_mux_acc_57_phi_fu_3063_p34, acc_65_fu_4714_p2, ap_phi_reg_pp0_iter1_acc_24_reg_3942)
    begin
        if ((outidx_q0 = ap_const_lv4_8)) then 
            ap_phi_mux_acc_24_phi_fu_3946_p32 <= acc_65_fu_4714_p2;
        elsif (((outidx_q0 = ap_const_lv4_0) or (outidx_q0 = ap_const_lv4_1) or (outidx_q0 = ap_const_lv4_2) or (outidx_q0 = ap_const_lv4_3) or (outidx_q0 = ap_const_lv4_4) or (outidx_q0 = ap_const_lv4_5) or (outidx_q0 = ap_const_lv4_6) or (outidx_q0 = ap_const_lv4_7) or (outidx_q0 = ap_const_lv4_9) or (outidx_q0 = ap_const_lv4_A) or (outidx_q0 = ap_const_lv4_B) or (outidx_q0 = ap_const_lv4_C) or (outidx_q0 = ap_const_lv4_D) or (outidx_q0 = ap_const_lv4_E) or (outidx_q0 = ap_const_lv4_F))) then 
            ap_phi_mux_acc_24_phi_fu_3946_p32 <= ap_phi_mux_acc_57_phi_fu_3063_p34;
        else 
            ap_phi_mux_acc_24_phi_fu_3946_p32 <= ap_phi_reg_pp0_iter1_acc_24_reg_3942;
        end if; 
    end process;


    ap_phi_mux_acc_25_phi_fu_3892_p32_assign_proc : process(outidx_q0, ap_phi_mux_acc_58_phi_fu_3007_p34, acc_65_fu_4714_p2, ap_phi_reg_pp0_iter1_acc_25_reg_3888)
    begin
        if ((outidx_q0 = ap_const_lv4_9)) then 
            ap_phi_mux_acc_25_phi_fu_3892_p32 <= acc_65_fu_4714_p2;
        elsif (((outidx_q0 = ap_const_lv4_0) or (outidx_q0 = ap_const_lv4_1) or (outidx_q0 = ap_const_lv4_2) or (outidx_q0 = ap_const_lv4_3) or (outidx_q0 = ap_const_lv4_4) or (outidx_q0 = ap_const_lv4_5) or (outidx_q0 = ap_const_lv4_6) or (outidx_q0 = ap_const_lv4_7) or (outidx_q0 = ap_const_lv4_8) or (outidx_q0 = ap_const_lv4_A) or (outidx_q0 = ap_const_lv4_B) or (outidx_q0 = ap_const_lv4_C) or (outidx_q0 = ap_const_lv4_D) or (outidx_q0 = ap_const_lv4_E) or (outidx_q0 = ap_const_lv4_F))) then 
            ap_phi_mux_acc_25_phi_fu_3892_p32 <= ap_phi_mux_acc_58_phi_fu_3007_p34;
        else 
            ap_phi_mux_acc_25_phi_fu_3892_p32 <= ap_phi_reg_pp0_iter1_acc_25_reg_3888;
        end if; 
    end process;


    ap_phi_mux_acc_26_phi_fu_3838_p32_assign_proc : process(outidx_q0, ap_phi_mux_acc_59_phi_fu_2951_p34, acc_65_fu_4714_p2, ap_phi_reg_pp0_iter1_acc_26_reg_3834)
    begin
        if ((outidx_q0 = ap_const_lv4_A)) then 
            ap_phi_mux_acc_26_phi_fu_3838_p32 <= acc_65_fu_4714_p2;
        elsif (((outidx_q0 = ap_const_lv4_0) or (outidx_q0 = ap_const_lv4_1) or (outidx_q0 = ap_const_lv4_2) or (outidx_q0 = ap_const_lv4_3) or (outidx_q0 = ap_const_lv4_4) or (outidx_q0 = ap_const_lv4_5) or (outidx_q0 = ap_const_lv4_6) or (outidx_q0 = ap_const_lv4_7) or (outidx_q0 = ap_const_lv4_8) or (outidx_q0 = ap_const_lv4_9) or (outidx_q0 = ap_const_lv4_B) or (outidx_q0 = ap_const_lv4_C) or (outidx_q0 = ap_const_lv4_D) or (outidx_q0 = ap_const_lv4_E) or (outidx_q0 = ap_const_lv4_F))) then 
            ap_phi_mux_acc_26_phi_fu_3838_p32 <= ap_phi_mux_acc_59_phi_fu_2951_p34;
        else 
            ap_phi_mux_acc_26_phi_fu_3838_p32 <= ap_phi_reg_pp0_iter1_acc_26_reg_3834;
        end if; 
    end process;


    ap_phi_mux_acc_27_phi_fu_3784_p32_assign_proc : process(outidx_q0, ap_phi_mux_acc_60_phi_fu_2895_p34, acc_65_fu_4714_p2, ap_phi_reg_pp0_iter1_acc_27_reg_3780)
    begin
        if ((outidx_q0 = ap_const_lv4_B)) then 
            ap_phi_mux_acc_27_phi_fu_3784_p32 <= acc_65_fu_4714_p2;
        elsif (((outidx_q0 = ap_const_lv4_0) or (outidx_q0 = ap_const_lv4_1) or (outidx_q0 = ap_const_lv4_2) or (outidx_q0 = ap_const_lv4_3) or (outidx_q0 = ap_const_lv4_4) or (outidx_q0 = ap_const_lv4_5) or (outidx_q0 = ap_const_lv4_6) or (outidx_q0 = ap_const_lv4_7) or (outidx_q0 = ap_const_lv4_8) or (outidx_q0 = ap_const_lv4_9) or (outidx_q0 = ap_const_lv4_A) or (outidx_q0 = ap_const_lv4_C) or (outidx_q0 = ap_const_lv4_D) or (outidx_q0 = ap_const_lv4_E) or (outidx_q0 = ap_const_lv4_F))) then 
            ap_phi_mux_acc_27_phi_fu_3784_p32 <= ap_phi_mux_acc_60_phi_fu_2895_p34;
        else 
            ap_phi_mux_acc_27_phi_fu_3784_p32 <= ap_phi_reg_pp0_iter1_acc_27_reg_3780;
        end if; 
    end process;


    ap_phi_mux_acc_28_phi_fu_3730_p32_assign_proc : process(outidx_q0, ap_phi_mux_acc_61_phi_fu_2839_p34, acc_65_fu_4714_p2, ap_phi_reg_pp0_iter1_acc_28_reg_3726)
    begin
        if ((outidx_q0 = ap_const_lv4_C)) then 
            ap_phi_mux_acc_28_phi_fu_3730_p32 <= acc_65_fu_4714_p2;
        elsif (((outidx_q0 = ap_const_lv4_0) or (outidx_q0 = ap_const_lv4_1) or (outidx_q0 = ap_const_lv4_2) or (outidx_q0 = ap_const_lv4_3) or (outidx_q0 = ap_const_lv4_4) or (outidx_q0 = ap_const_lv4_5) or (outidx_q0 = ap_const_lv4_6) or (outidx_q0 = ap_const_lv4_7) or (outidx_q0 = ap_const_lv4_8) or (outidx_q0 = ap_const_lv4_9) or (outidx_q0 = ap_const_lv4_A) or (outidx_q0 = ap_const_lv4_B) or (outidx_q0 = ap_const_lv4_D) or (outidx_q0 = ap_const_lv4_E) or (outidx_q0 = ap_const_lv4_F))) then 
            ap_phi_mux_acc_28_phi_fu_3730_p32 <= ap_phi_mux_acc_61_phi_fu_2839_p34;
        else 
            ap_phi_mux_acc_28_phi_fu_3730_p32 <= ap_phi_reg_pp0_iter1_acc_28_reg_3726;
        end if; 
    end process;


    ap_phi_mux_acc_29_phi_fu_3676_p32_assign_proc : process(outidx_q0, ap_phi_mux_acc_62_phi_fu_2783_p34, acc_65_fu_4714_p2, ap_phi_reg_pp0_iter1_acc_29_reg_3672)
    begin
        if (((outidx_q0 = ap_const_lv4_0) or (outidx_q0 = ap_const_lv4_1) or (outidx_q0 = ap_const_lv4_2) or (outidx_q0 = ap_const_lv4_3) or (outidx_q0 = ap_const_lv4_4) or (outidx_q0 = ap_const_lv4_5) or (outidx_q0 = ap_const_lv4_6) or (outidx_q0 = ap_const_lv4_7) or (outidx_q0 = ap_const_lv4_8) or (outidx_q0 = ap_const_lv4_9) or (outidx_q0 = ap_const_lv4_A) or (outidx_q0 = ap_const_lv4_B) or (outidx_q0 = ap_const_lv4_C) or (outidx_q0 = ap_const_lv4_E) or (outidx_q0 = ap_const_lv4_F))) then 
            ap_phi_mux_acc_29_phi_fu_3676_p32 <= ap_phi_mux_acc_62_phi_fu_2783_p34;
        elsif ((outidx_q0 = ap_const_lv4_D)) then 
            ap_phi_mux_acc_29_phi_fu_3676_p32 <= acc_65_fu_4714_p2;
        else 
            ap_phi_mux_acc_29_phi_fu_3676_p32 <= ap_phi_reg_pp0_iter1_acc_29_reg_3672;
        end if; 
    end process;


    ap_phi_mux_acc_2_phi_fu_2510_p32_assign_proc : process(outidx_q0, ap_phi_mux_acc_34_phi_fu_1639_p34, acc_48_fu_4600_p2, ap_phi_reg_pp0_iter1_acc_2_reg_2506)
    begin
        if ((outidx_q0 = ap_const_lv4_2)) then 
            ap_phi_mux_acc_2_phi_fu_2510_p32 <= acc_48_fu_4600_p2;
        elsif (((outidx_q0 = ap_const_lv4_0) or (outidx_q0 = ap_const_lv4_1) or (outidx_q0 = ap_const_lv4_3) or (outidx_q0 = ap_const_lv4_4) or (outidx_q0 = ap_const_lv4_5) or (outidx_q0 = ap_const_lv4_6) or (outidx_q0 = ap_const_lv4_7) or (outidx_q0 = ap_const_lv4_8) or (outidx_q0 = ap_const_lv4_9) or (outidx_q0 = ap_const_lv4_A) or (outidx_q0 = ap_const_lv4_B) or (outidx_q0 = ap_const_lv4_C) or (outidx_q0 = ap_const_lv4_D) or (outidx_q0 = ap_const_lv4_E) or (outidx_q0 = ap_const_lv4_F))) then 
            ap_phi_mux_acc_2_phi_fu_2510_p32 <= ap_phi_mux_acc_34_phi_fu_1639_p34;
        else 
            ap_phi_mux_acc_2_phi_fu_2510_p32 <= ap_phi_reg_pp0_iter1_acc_2_reg_2506;
        end if; 
    end process;


    ap_phi_mux_acc_30_phi_fu_3622_p32_assign_proc : process(outidx_q0, ap_phi_mux_acc_63_phi_fu_2727_p34, acc_65_fu_4714_p2, ap_phi_reg_pp0_iter1_acc_30_reg_3618)
    begin
        if ((outidx_q0 = ap_const_lv4_E)) then 
            ap_phi_mux_acc_30_phi_fu_3622_p32 <= acc_65_fu_4714_p2;
        elsif (((outidx_q0 = ap_const_lv4_0) or (outidx_q0 = ap_const_lv4_1) or (outidx_q0 = ap_const_lv4_2) or (outidx_q0 = ap_const_lv4_3) or (outidx_q0 = ap_const_lv4_4) or (outidx_q0 = ap_const_lv4_5) or (outidx_q0 = ap_const_lv4_6) or (outidx_q0 = ap_const_lv4_7) or (outidx_q0 = ap_const_lv4_8) or (outidx_q0 = ap_const_lv4_9) or (outidx_q0 = ap_const_lv4_A) or (outidx_q0 = ap_const_lv4_B) or (outidx_q0 = ap_const_lv4_C) or (outidx_q0 = ap_const_lv4_D) or (outidx_q0 = ap_const_lv4_F))) then 
            ap_phi_mux_acc_30_phi_fu_3622_p32 <= ap_phi_mux_acc_63_phi_fu_2727_p34;
        else 
            ap_phi_mux_acc_30_phi_fu_3622_p32 <= ap_phi_reg_pp0_iter1_acc_30_reg_3618;
        end if; 
    end process;


    ap_phi_mux_acc_31_phi_fu_3568_p32_assign_proc : process(outidx_q0, ap_phi_mux_acc_64_phi_fu_2671_p34, ap_phi_reg_pp0_iter1_acc_31_reg_3564, acc_65_fu_4714_p2)
    begin
        if ((outidx_q0 = ap_const_lv4_F)) then 
            ap_phi_mux_acc_31_phi_fu_3568_p32 <= acc_65_fu_4714_p2;
        elsif (((outidx_q0 = ap_const_lv4_0) or (outidx_q0 = ap_const_lv4_1) or (outidx_q0 = ap_const_lv4_2) or (outidx_q0 = ap_const_lv4_3) or (outidx_q0 = ap_const_lv4_4) or (outidx_q0 = ap_const_lv4_5) or (outidx_q0 = ap_const_lv4_6) or (outidx_q0 = ap_const_lv4_7) or (outidx_q0 = ap_const_lv4_8) or (outidx_q0 = ap_const_lv4_9) or (outidx_q0 = ap_const_lv4_A) or (outidx_q0 = ap_const_lv4_B) or (outidx_q0 = ap_const_lv4_C) or (outidx_q0 = ap_const_lv4_D) or (outidx_q0 = ap_const_lv4_E))) then 
            ap_phi_mux_acc_31_phi_fu_3568_p32 <= ap_phi_mux_acc_64_phi_fu_2671_p34;
        else 
            ap_phi_mux_acc_31_phi_fu_3568_p32 <= ap_phi_reg_pp0_iter1_acc_31_reg_3564;
        end if; 
    end process;


    ap_phi_mux_acc_32_phi_fu_1751_p34_assign_proc : process(outidx_q0, acc72_reg_352, icmp_ln138_fu_4594_p2, ap_phi_reg_pp0_iter1_acc_32_reg_1748)
    begin
        if (((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_0))) then 
            ap_phi_mux_acc_32_phi_fu_1751_p34 <= ap_const_lv16_0;
        elsif (((icmp_ln138_fu_4594_p2 = ap_const_lv1_0) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_1)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_2)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_3)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_4)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_5)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_6)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_7)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_8)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_9)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_A)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_B)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_C)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) 
    and (outidx_q0 = ap_const_lv4_D)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_E)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_F)))) then 
            ap_phi_mux_acc_32_phi_fu_1751_p34 <= acc72_reg_352;
        else 
            ap_phi_mux_acc_32_phi_fu_1751_p34 <= ap_phi_reg_pp0_iter1_acc_32_reg_1748;
        end if; 
    end process;


    ap_phi_mux_acc_33_phi_fu_1695_p34_assign_proc : process(outidx_q0, acc_170_reg_366, icmp_ln138_fu_4594_p2, ap_phi_reg_pp0_iter1_acc_33_reg_1692)
    begin
        if (((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_1))) then 
            ap_phi_mux_acc_33_phi_fu_1695_p34 <= ap_const_lv16_0;
        elsif (((icmp_ln138_fu_4594_p2 = ap_const_lv1_0) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_0)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_2)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_3)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_4)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_5)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_6)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_7)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_8)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_9)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_A)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_B)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_C)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) 
    and (outidx_q0 = ap_const_lv4_D)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_E)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_F)))) then 
            ap_phi_mux_acc_33_phi_fu_1695_p34 <= acc_170_reg_366;
        else 
            ap_phi_mux_acc_33_phi_fu_1695_p34 <= ap_phi_reg_pp0_iter1_acc_33_reg_1692;
        end if; 
    end process;


    ap_phi_mux_acc_34_phi_fu_1639_p34_assign_proc : process(outidx_q0, acc_268_reg_380, icmp_ln138_fu_4594_p2, ap_phi_reg_pp0_iter1_acc_34_reg_1636)
    begin
        if (((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_2))) then 
            ap_phi_mux_acc_34_phi_fu_1639_p34 <= ap_const_lv16_0;
        elsif (((icmp_ln138_fu_4594_p2 = ap_const_lv1_0) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_0)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_1)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_3)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_4)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_5)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_6)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_7)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_8)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_9)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_A)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_B)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_C)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) 
    and (outidx_q0 = ap_const_lv4_D)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_E)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_F)))) then 
            ap_phi_mux_acc_34_phi_fu_1639_p34 <= acc_268_reg_380;
        else 
            ap_phi_mux_acc_34_phi_fu_1639_p34 <= ap_phi_reg_pp0_iter1_acc_34_reg_1636;
        end if; 
    end process;


    ap_phi_mux_acc_35_phi_fu_1583_p34_assign_proc : process(outidx_q0, acc_366_reg_394, icmp_ln138_fu_4594_p2, ap_phi_reg_pp0_iter1_acc_35_reg_1580)
    begin
        if (((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_3))) then 
            ap_phi_mux_acc_35_phi_fu_1583_p34 <= ap_const_lv16_0;
        elsif (((icmp_ln138_fu_4594_p2 = ap_const_lv1_0) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_0)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_1)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_2)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_4)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_5)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_6)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_7)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_8)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_9)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_A)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_B)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_C)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) 
    and (outidx_q0 = ap_const_lv4_D)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_E)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_F)))) then 
            ap_phi_mux_acc_35_phi_fu_1583_p34 <= acc_366_reg_394;
        else 
            ap_phi_mux_acc_35_phi_fu_1583_p34 <= ap_phi_reg_pp0_iter1_acc_35_reg_1580;
        end if; 
    end process;


    ap_phi_mux_acc_36_phi_fu_1527_p34_assign_proc : process(outidx_q0, acc_464_reg_408, icmp_ln138_fu_4594_p2, ap_phi_reg_pp0_iter1_acc_36_reg_1524)
    begin
        if (((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_4))) then 
            ap_phi_mux_acc_36_phi_fu_1527_p34 <= ap_const_lv16_0;
        elsif (((icmp_ln138_fu_4594_p2 = ap_const_lv1_0) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_0)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_1)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_2)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_3)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_5)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_6)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_7)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_8)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_9)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_A)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_B)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_C)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) 
    and (outidx_q0 = ap_const_lv4_D)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_E)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_F)))) then 
            ap_phi_mux_acc_36_phi_fu_1527_p34 <= acc_464_reg_408;
        else 
            ap_phi_mux_acc_36_phi_fu_1527_p34 <= ap_phi_reg_pp0_iter1_acc_36_reg_1524;
        end if; 
    end process;


    ap_phi_mux_acc_37_phi_fu_1471_p34_assign_proc : process(outidx_q0, acc_562_reg_422, icmp_ln138_fu_4594_p2, ap_phi_reg_pp0_iter1_acc_37_reg_1468)
    begin
        if (((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_5))) then 
            ap_phi_mux_acc_37_phi_fu_1471_p34 <= ap_const_lv16_0;
        elsif (((icmp_ln138_fu_4594_p2 = ap_const_lv1_0) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_0)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_1)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_2)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_3)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_4)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_6)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_7)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_8)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_9)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_A)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_B)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_C)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) 
    and (outidx_q0 = ap_const_lv4_D)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_E)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_F)))) then 
            ap_phi_mux_acc_37_phi_fu_1471_p34 <= acc_562_reg_422;
        else 
            ap_phi_mux_acc_37_phi_fu_1471_p34 <= ap_phi_reg_pp0_iter1_acc_37_reg_1468;
        end if; 
    end process;


    ap_phi_mux_acc_38_phi_fu_1415_p34_assign_proc : process(outidx_q0, acc_660_reg_436, icmp_ln138_fu_4594_p2, ap_phi_reg_pp0_iter1_acc_38_reg_1412)
    begin
        if (((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_6))) then 
            ap_phi_mux_acc_38_phi_fu_1415_p34 <= ap_const_lv16_0;
        elsif (((icmp_ln138_fu_4594_p2 = ap_const_lv1_0) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_0)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_1)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_2)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_3)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_4)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_5)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_7)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_8)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_9)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_A)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_B)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_C)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) 
    and (outidx_q0 = ap_const_lv4_D)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_E)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_F)))) then 
            ap_phi_mux_acc_38_phi_fu_1415_p34 <= acc_660_reg_436;
        else 
            ap_phi_mux_acc_38_phi_fu_1415_p34 <= ap_phi_reg_pp0_iter1_acc_38_reg_1412;
        end if; 
    end process;


    ap_phi_mux_acc_39_phi_fu_1359_p34_assign_proc : process(outidx_q0, acc_758_reg_450, icmp_ln138_fu_4594_p2, ap_phi_reg_pp0_iter1_acc_39_reg_1356)
    begin
        if (((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_7))) then 
            ap_phi_mux_acc_39_phi_fu_1359_p34 <= ap_const_lv16_0;
        elsif (((icmp_ln138_fu_4594_p2 = ap_const_lv1_0) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_0)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_1)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_2)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_3)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_4)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_5)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_6)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_8)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_9)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_A)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_B)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_C)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) 
    and (outidx_q0 = ap_const_lv4_D)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_E)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_F)))) then 
            ap_phi_mux_acc_39_phi_fu_1359_p34 <= acc_758_reg_450;
        else 
            ap_phi_mux_acc_39_phi_fu_1359_p34 <= ap_phi_reg_pp0_iter1_acc_39_reg_1356;
        end if; 
    end process;


    ap_phi_mux_acc_3_phi_fu_2456_p32_assign_proc : process(outidx_q0, ap_phi_mux_acc_35_phi_fu_1583_p34, acc_48_fu_4600_p2, ap_phi_reg_pp0_iter1_acc_3_reg_2452)
    begin
        if ((outidx_q0 = ap_const_lv4_3)) then 
            ap_phi_mux_acc_3_phi_fu_2456_p32 <= acc_48_fu_4600_p2;
        elsif (((outidx_q0 = ap_const_lv4_0) or (outidx_q0 = ap_const_lv4_1) or (outidx_q0 = ap_const_lv4_2) or (outidx_q0 = ap_const_lv4_4) or (outidx_q0 = ap_const_lv4_5) or (outidx_q0 = ap_const_lv4_6) or (outidx_q0 = ap_const_lv4_7) or (outidx_q0 = ap_const_lv4_8) or (outidx_q0 = ap_const_lv4_9) or (outidx_q0 = ap_const_lv4_A) or (outidx_q0 = ap_const_lv4_B) or (outidx_q0 = ap_const_lv4_C) or (outidx_q0 = ap_const_lv4_D) or (outidx_q0 = ap_const_lv4_E) or (outidx_q0 = ap_const_lv4_F))) then 
            ap_phi_mux_acc_3_phi_fu_2456_p32 <= ap_phi_mux_acc_35_phi_fu_1583_p34;
        else 
            ap_phi_mux_acc_3_phi_fu_2456_p32 <= ap_phi_reg_pp0_iter1_acc_3_reg_2452;
        end if; 
    end process;


    ap_phi_mux_acc_40_phi_fu_1303_p34_assign_proc : process(outidx_q0, acc_856_reg_464, icmp_ln138_fu_4594_p2, ap_phi_reg_pp0_iter1_acc_40_reg_1300)
    begin
        if (((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_8))) then 
            ap_phi_mux_acc_40_phi_fu_1303_p34 <= ap_const_lv16_0;
        elsif (((icmp_ln138_fu_4594_p2 = ap_const_lv1_0) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_0)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_1)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_2)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_3)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_4)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_5)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_6)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_7)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_9)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_A)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_B)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_C)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) 
    and (outidx_q0 = ap_const_lv4_D)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_E)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_F)))) then 
            ap_phi_mux_acc_40_phi_fu_1303_p34 <= acc_856_reg_464;
        else 
            ap_phi_mux_acc_40_phi_fu_1303_p34 <= ap_phi_reg_pp0_iter1_acc_40_reg_1300;
        end if; 
    end process;


    ap_phi_mux_acc_41_phi_fu_1247_p34_assign_proc : process(outidx_q0, acc_954_reg_478, icmp_ln138_fu_4594_p2, ap_phi_reg_pp0_iter1_acc_41_reg_1244)
    begin
        if (((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_9))) then 
            ap_phi_mux_acc_41_phi_fu_1247_p34 <= ap_const_lv16_0;
        elsif (((icmp_ln138_fu_4594_p2 = ap_const_lv1_0) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_0)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_1)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_2)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_3)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_4)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_5)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_6)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_7)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_8)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_A)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_B)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_C)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) 
    and (outidx_q0 = ap_const_lv4_D)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_E)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_F)))) then 
            ap_phi_mux_acc_41_phi_fu_1247_p34 <= acc_954_reg_478;
        else 
            ap_phi_mux_acc_41_phi_fu_1247_p34 <= ap_phi_reg_pp0_iter1_acc_41_reg_1244;
        end if; 
    end process;


    ap_phi_mux_acc_42_phi_fu_1191_p34_assign_proc : process(outidx_q0, acc_1052_reg_492, icmp_ln138_fu_4594_p2, ap_phi_reg_pp0_iter1_acc_42_reg_1188)
    begin
        if (((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_A))) then 
            ap_phi_mux_acc_42_phi_fu_1191_p34 <= ap_const_lv16_0;
        elsif (((icmp_ln138_fu_4594_p2 = ap_const_lv1_0) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_0)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_1)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_2)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_3)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_4)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_5)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_6)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_7)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_8)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_9)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_B)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_C)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) 
    and (outidx_q0 = ap_const_lv4_D)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_E)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_F)))) then 
            ap_phi_mux_acc_42_phi_fu_1191_p34 <= acc_1052_reg_492;
        else 
            ap_phi_mux_acc_42_phi_fu_1191_p34 <= ap_phi_reg_pp0_iter1_acc_42_reg_1188;
        end if; 
    end process;


    ap_phi_mux_acc_43_phi_fu_1135_p34_assign_proc : process(outidx_q0, acc_1150_reg_506, icmp_ln138_fu_4594_p2, ap_phi_reg_pp0_iter1_acc_43_reg_1132)
    begin
        if (((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_B))) then 
            ap_phi_mux_acc_43_phi_fu_1135_p34 <= ap_const_lv16_0;
        elsif (((icmp_ln138_fu_4594_p2 = ap_const_lv1_0) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_0)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_1)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_2)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_3)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_4)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_5)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_6)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_7)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_8)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_9)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_A)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_C)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) 
    and (outidx_q0 = ap_const_lv4_D)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_E)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_F)))) then 
            ap_phi_mux_acc_43_phi_fu_1135_p34 <= acc_1150_reg_506;
        else 
            ap_phi_mux_acc_43_phi_fu_1135_p34 <= ap_phi_reg_pp0_iter1_acc_43_reg_1132;
        end if; 
    end process;


    ap_phi_mux_acc_44_phi_fu_1079_p34_assign_proc : process(outidx_q0, acc_1248_reg_520, icmp_ln138_fu_4594_p2, ap_phi_reg_pp0_iter1_acc_44_reg_1076)
    begin
        if (((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_C))) then 
            ap_phi_mux_acc_44_phi_fu_1079_p34 <= ap_const_lv16_0;
        elsif (((icmp_ln138_fu_4594_p2 = ap_const_lv1_0) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_0)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_1)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_2)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_3)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_4)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_5)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_6)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_7)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_8)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_9)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_A)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_B)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) 
    and (outidx_q0 = ap_const_lv4_D)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_E)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_F)))) then 
            ap_phi_mux_acc_44_phi_fu_1079_p34 <= acc_1248_reg_520;
        else 
            ap_phi_mux_acc_44_phi_fu_1079_p34 <= ap_phi_reg_pp0_iter1_acc_44_reg_1076;
        end if; 
    end process;


    ap_phi_mux_acc_45_phi_fu_1023_p34_assign_proc : process(outidx_q0, acc_1346_reg_534, icmp_ln138_fu_4594_p2, ap_phi_reg_pp0_iter1_acc_45_reg_1020)
    begin
        if (((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_D))) then 
            ap_phi_mux_acc_45_phi_fu_1023_p34 <= ap_const_lv16_0;
        elsif (((icmp_ln138_fu_4594_p2 = ap_const_lv1_0) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_0)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_1)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_2)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_3)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_4)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_5)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_6)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_7)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_8)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_9)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_A)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_B)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) 
    and (outidx_q0 = ap_const_lv4_C)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_E)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_F)))) then 
            ap_phi_mux_acc_45_phi_fu_1023_p34 <= acc_1346_reg_534;
        else 
            ap_phi_mux_acc_45_phi_fu_1023_p34 <= ap_phi_reg_pp0_iter1_acc_45_reg_1020;
        end if; 
    end process;


    ap_phi_mux_acc_46_phi_fu_967_p34_assign_proc : process(outidx_q0, acc_1444_reg_548, icmp_ln138_fu_4594_p2, ap_phi_reg_pp0_iter1_acc_46_reg_964)
    begin
        if (((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_E))) then 
            ap_phi_mux_acc_46_phi_fu_967_p34 <= ap_const_lv16_0;
        elsif (((icmp_ln138_fu_4594_p2 = ap_const_lv1_0) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_0)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_1)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_2)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_3)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_4)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_5)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_6)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_7)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_8)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_9)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_A)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_B)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) 
    and (outidx_q0 = ap_const_lv4_C)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_D)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_F)))) then 
            ap_phi_mux_acc_46_phi_fu_967_p34 <= acc_1444_reg_548;
        else 
            ap_phi_mux_acc_46_phi_fu_967_p34 <= ap_phi_reg_pp0_iter1_acc_46_reg_964;
        end if; 
    end process;


    ap_phi_mux_acc_47_phi_fu_911_p34_assign_proc : process(outidx_q0, acc_1542_reg_562, ap_phi_reg_pp0_iter1_acc_47_reg_908, icmp_ln138_fu_4594_p2)
    begin
        if (((icmp_ln138_fu_4594_p2 = ap_const_lv1_0) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_0)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_1)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_2)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_3)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_4)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_5)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_6)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_7)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_8)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_9)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_A)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_B)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) 
    and (outidx_q0 = ap_const_lv4_C)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_D)) or ((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_E)))) then 
            ap_phi_mux_acc_47_phi_fu_911_p34 <= acc_1542_reg_562;
        elsif (((icmp_ln138_fu_4594_p2 = ap_const_lv1_1) and (outidx_q0 = ap_const_lv4_F))) then 
            ap_phi_mux_acc_47_phi_fu_911_p34 <= ap_const_lv16_0;
        else 
            ap_phi_mux_acc_47_phi_fu_911_p34 <= ap_phi_reg_pp0_iter1_acc_47_reg_908;
        end if; 
    end process;


    ap_phi_mux_acc_49_phi_fu_3511_p34_assign_proc : process(outidx_q0, acc_1640_reg_576, icmp_ln138_1_fu_4708_p2, ap_phi_reg_pp0_iter1_acc_49_reg_3508)
    begin
        if (((outidx_q0 = ap_const_lv4_0) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_acc_49_phi_fu_3511_p34 <= ap_const_lv16_0;
        elsif (((icmp_ln138_1_fu_4708_p2 = ap_const_lv1_0) or ((outidx_q0 = ap_const_lv4_1) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_2) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_3) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_4) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_5) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_6) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_7) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_8) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_9) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_A) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_B) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_C) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 
    = ap_const_lv4_D) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_E) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_F) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_acc_49_phi_fu_3511_p34 <= acc_1640_reg_576;
        else 
            ap_phi_mux_acc_49_phi_fu_3511_p34 <= ap_phi_reg_pp0_iter1_acc_49_reg_3508;
        end if; 
    end process;


    ap_phi_mux_acc_4_phi_fu_2402_p32_assign_proc : process(outidx_q0, ap_phi_mux_acc_36_phi_fu_1527_p34, acc_48_fu_4600_p2, ap_phi_reg_pp0_iter1_acc_4_reg_2398)
    begin
        if ((outidx_q0 = ap_const_lv4_4)) then 
            ap_phi_mux_acc_4_phi_fu_2402_p32 <= acc_48_fu_4600_p2;
        elsif (((outidx_q0 = ap_const_lv4_0) or (outidx_q0 = ap_const_lv4_1) or (outidx_q0 = ap_const_lv4_2) or (outidx_q0 = ap_const_lv4_3) or (outidx_q0 = ap_const_lv4_5) or (outidx_q0 = ap_const_lv4_6) or (outidx_q0 = ap_const_lv4_7) or (outidx_q0 = ap_const_lv4_8) or (outidx_q0 = ap_const_lv4_9) or (outidx_q0 = ap_const_lv4_A) or (outidx_q0 = ap_const_lv4_B) or (outidx_q0 = ap_const_lv4_C) or (outidx_q0 = ap_const_lv4_D) or (outidx_q0 = ap_const_lv4_E) or (outidx_q0 = ap_const_lv4_F))) then 
            ap_phi_mux_acc_4_phi_fu_2402_p32 <= ap_phi_mux_acc_36_phi_fu_1527_p34;
        else 
            ap_phi_mux_acc_4_phi_fu_2402_p32 <= ap_phi_reg_pp0_iter1_acc_4_reg_2398;
        end if; 
    end process;


    ap_phi_mux_acc_50_phi_fu_3455_p34_assign_proc : process(outidx_q0, acc_1738_reg_590, icmp_ln138_1_fu_4708_p2, ap_phi_reg_pp0_iter1_acc_50_reg_3452)
    begin
        if (((outidx_q0 = ap_const_lv4_1) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_acc_50_phi_fu_3455_p34 <= ap_const_lv16_0;
        elsif (((icmp_ln138_1_fu_4708_p2 = ap_const_lv1_0) or ((outidx_q0 = ap_const_lv4_0) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_2) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_3) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_4) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_5) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_6) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_7) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_8) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_9) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_A) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_B) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_C) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 
    = ap_const_lv4_D) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_E) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_F) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_acc_50_phi_fu_3455_p34 <= acc_1738_reg_590;
        else 
            ap_phi_mux_acc_50_phi_fu_3455_p34 <= ap_phi_reg_pp0_iter1_acc_50_reg_3452;
        end if; 
    end process;


    ap_phi_mux_acc_51_phi_fu_3399_p34_assign_proc : process(outidx_q0, acc_1836_reg_604, icmp_ln138_1_fu_4708_p2, ap_phi_reg_pp0_iter1_acc_51_reg_3396)
    begin
        if (((outidx_q0 = ap_const_lv4_2) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_acc_51_phi_fu_3399_p34 <= ap_const_lv16_0;
        elsif (((icmp_ln138_1_fu_4708_p2 = ap_const_lv1_0) or ((outidx_q0 = ap_const_lv4_0) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_1) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_3) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_4) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_5) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_6) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_7) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_8) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_9) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_A) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_B) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_C) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 
    = ap_const_lv4_D) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_E) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_F) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_acc_51_phi_fu_3399_p34 <= acc_1836_reg_604;
        else 
            ap_phi_mux_acc_51_phi_fu_3399_p34 <= ap_phi_reg_pp0_iter1_acc_51_reg_3396;
        end if; 
    end process;


    ap_phi_mux_acc_52_phi_fu_3343_p34_assign_proc : process(outidx_q0, acc_1934_reg_618, icmp_ln138_1_fu_4708_p2, ap_phi_reg_pp0_iter1_acc_52_reg_3340)
    begin
        if (((outidx_q0 = ap_const_lv4_3) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_acc_52_phi_fu_3343_p34 <= ap_const_lv16_0;
        elsif (((icmp_ln138_1_fu_4708_p2 = ap_const_lv1_0) or ((outidx_q0 = ap_const_lv4_0) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_1) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_2) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_4) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_5) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_6) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_7) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_8) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_9) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_A) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_B) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_C) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 
    = ap_const_lv4_D) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_E) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_F) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_acc_52_phi_fu_3343_p34 <= acc_1934_reg_618;
        else 
            ap_phi_mux_acc_52_phi_fu_3343_p34 <= ap_phi_reg_pp0_iter1_acc_52_reg_3340;
        end if; 
    end process;


    ap_phi_mux_acc_53_phi_fu_3287_p34_assign_proc : process(outidx_q0, acc_2032_reg_632, icmp_ln138_1_fu_4708_p2, ap_phi_reg_pp0_iter1_acc_53_reg_3284)
    begin
        if (((outidx_q0 = ap_const_lv4_4) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_acc_53_phi_fu_3287_p34 <= ap_const_lv16_0;
        elsif (((icmp_ln138_1_fu_4708_p2 = ap_const_lv1_0) or ((outidx_q0 = ap_const_lv4_0) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_1) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_2) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_3) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_5) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_6) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_7) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_8) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_9) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_A) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_B) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_C) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 
    = ap_const_lv4_D) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_E) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_F) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_acc_53_phi_fu_3287_p34 <= acc_2032_reg_632;
        else 
            ap_phi_mux_acc_53_phi_fu_3287_p34 <= ap_phi_reg_pp0_iter1_acc_53_reg_3284;
        end if; 
    end process;


    ap_phi_mux_acc_54_phi_fu_3231_p34_assign_proc : process(outidx_q0, acc_2130_reg_646, icmp_ln138_1_fu_4708_p2, ap_phi_reg_pp0_iter1_acc_54_reg_3228)
    begin
        if (((outidx_q0 = ap_const_lv4_5) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_acc_54_phi_fu_3231_p34 <= ap_const_lv16_0;
        elsif (((icmp_ln138_1_fu_4708_p2 = ap_const_lv1_0) or ((outidx_q0 = ap_const_lv4_0) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_1) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_2) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_3) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_4) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_6) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_7) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_8) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_9) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_A) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_B) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_C) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 
    = ap_const_lv4_D) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_E) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_F) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_acc_54_phi_fu_3231_p34 <= acc_2130_reg_646;
        else 
            ap_phi_mux_acc_54_phi_fu_3231_p34 <= ap_phi_reg_pp0_iter1_acc_54_reg_3228;
        end if; 
    end process;


    ap_phi_mux_acc_55_phi_fu_3175_p34_assign_proc : process(outidx_q0, acc_2228_reg_660, icmp_ln138_1_fu_4708_p2, ap_phi_reg_pp0_iter1_acc_55_reg_3172)
    begin
        if (((outidx_q0 = ap_const_lv4_6) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_acc_55_phi_fu_3175_p34 <= ap_const_lv16_0;
        elsif (((icmp_ln138_1_fu_4708_p2 = ap_const_lv1_0) or ((outidx_q0 = ap_const_lv4_0) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_1) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_2) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_3) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_4) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_5) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_7) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_8) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_9) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_A) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_B) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_C) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 
    = ap_const_lv4_D) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_E) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_F) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_acc_55_phi_fu_3175_p34 <= acc_2228_reg_660;
        else 
            ap_phi_mux_acc_55_phi_fu_3175_p34 <= ap_phi_reg_pp0_iter1_acc_55_reg_3172;
        end if; 
    end process;


    ap_phi_mux_acc_56_phi_fu_3119_p34_assign_proc : process(outidx_q0, acc_2326_reg_674, icmp_ln138_1_fu_4708_p2, ap_phi_reg_pp0_iter1_acc_56_reg_3116)
    begin
        if (((outidx_q0 = ap_const_lv4_7) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_acc_56_phi_fu_3119_p34 <= ap_const_lv16_0;
        elsif (((icmp_ln138_1_fu_4708_p2 = ap_const_lv1_0) or ((outidx_q0 = ap_const_lv4_0) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_1) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_2) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_3) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_4) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_5) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_6) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_8) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_9) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_A) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_B) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_C) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 
    = ap_const_lv4_D) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_E) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_F) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_acc_56_phi_fu_3119_p34 <= acc_2326_reg_674;
        else 
            ap_phi_mux_acc_56_phi_fu_3119_p34 <= ap_phi_reg_pp0_iter1_acc_56_reg_3116;
        end if; 
    end process;


    ap_phi_mux_acc_57_phi_fu_3063_p34_assign_proc : process(outidx_q0, acc_2424_reg_688, icmp_ln138_1_fu_4708_p2, ap_phi_reg_pp0_iter1_acc_57_reg_3060)
    begin
        if (((outidx_q0 = ap_const_lv4_8) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_acc_57_phi_fu_3063_p34 <= ap_const_lv16_0;
        elsif (((icmp_ln138_1_fu_4708_p2 = ap_const_lv1_0) or ((outidx_q0 = ap_const_lv4_0) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_1) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_2) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_3) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_4) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_5) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_6) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_7) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_9) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_A) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_B) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_C) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 
    = ap_const_lv4_D) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_E) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_F) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_acc_57_phi_fu_3063_p34 <= acc_2424_reg_688;
        else 
            ap_phi_mux_acc_57_phi_fu_3063_p34 <= ap_phi_reg_pp0_iter1_acc_57_reg_3060;
        end if; 
    end process;


    ap_phi_mux_acc_58_phi_fu_3007_p34_assign_proc : process(outidx_q0, acc_2522_reg_702, icmp_ln138_1_fu_4708_p2, ap_phi_reg_pp0_iter1_acc_58_reg_3004)
    begin
        if (((outidx_q0 = ap_const_lv4_9) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_acc_58_phi_fu_3007_p34 <= ap_const_lv16_0;
        elsif (((icmp_ln138_1_fu_4708_p2 = ap_const_lv1_0) or ((outidx_q0 = ap_const_lv4_0) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_1) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_2) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_3) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_4) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_5) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_6) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_7) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_8) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_A) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_B) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_C) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 
    = ap_const_lv4_D) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_E) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_F) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_acc_58_phi_fu_3007_p34 <= acc_2522_reg_702;
        else 
            ap_phi_mux_acc_58_phi_fu_3007_p34 <= ap_phi_reg_pp0_iter1_acc_58_reg_3004;
        end if; 
    end process;


    ap_phi_mux_acc_59_phi_fu_2951_p34_assign_proc : process(outidx_q0, acc_2620_reg_716, icmp_ln138_1_fu_4708_p2, ap_phi_reg_pp0_iter1_acc_59_reg_2948)
    begin
        if (((outidx_q0 = ap_const_lv4_A) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_acc_59_phi_fu_2951_p34 <= ap_const_lv16_0;
        elsif (((icmp_ln138_1_fu_4708_p2 = ap_const_lv1_0) or ((outidx_q0 = ap_const_lv4_0) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_1) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_2) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_3) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_4) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_5) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_6) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_7) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_8) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_9) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_B) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_C) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 
    = ap_const_lv4_D) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_E) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_F) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_acc_59_phi_fu_2951_p34 <= acc_2620_reg_716;
        else 
            ap_phi_mux_acc_59_phi_fu_2951_p34 <= ap_phi_reg_pp0_iter1_acc_59_reg_2948;
        end if; 
    end process;


    ap_phi_mux_acc_5_phi_fu_2348_p32_assign_proc : process(outidx_q0, ap_phi_mux_acc_37_phi_fu_1471_p34, acc_48_fu_4600_p2, ap_phi_reg_pp0_iter1_acc_5_reg_2344)
    begin
        if ((outidx_q0 = ap_const_lv4_5)) then 
            ap_phi_mux_acc_5_phi_fu_2348_p32 <= acc_48_fu_4600_p2;
        elsif (((outidx_q0 = ap_const_lv4_0) or (outidx_q0 = ap_const_lv4_1) or (outidx_q0 = ap_const_lv4_2) or (outidx_q0 = ap_const_lv4_3) or (outidx_q0 = ap_const_lv4_4) or (outidx_q0 = ap_const_lv4_6) or (outidx_q0 = ap_const_lv4_7) or (outidx_q0 = ap_const_lv4_8) or (outidx_q0 = ap_const_lv4_9) or (outidx_q0 = ap_const_lv4_A) or (outidx_q0 = ap_const_lv4_B) or (outidx_q0 = ap_const_lv4_C) or (outidx_q0 = ap_const_lv4_D) or (outidx_q0 = ap_const_lv4_E) or (outidx_q0 = ap_const_lv4_F))) then 
            ap_phi_mux_acc_5_phi_fu_2348_p32 <= ap_phi_mux_acc_37_phi_fu_1471_p34;
        else 
            ap_phi_mux_acc_5_phi_fu_2348_p32 <= ap_phi_reg_pp0_iter1_acc_5_reg_2344;
        end if; 
    end process;


    ap_phi_mux_acc_60_phi_fu_2895_p34_assign_proc : process(outidx_q0, acc_2718_reg_730, icmp_ln138_1_fu_4708_p2, ap_phi_reg_pp0_iter1_acc_60_reg_2892)
    begin
        if (((outidx_q0 = ap_const_lv4_B) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_acc_60_phi_fu_2895_p34 <= ap_const_lv16_0;
        elsif (((icmp_ln138_1_fu_4708_p2 = ap_const_lv1_0) or ((outidx_q0 = ap_const_lv4_0) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_1) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_2) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_3) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_4) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_5) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_6) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_7) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_8) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_9) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_A) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_C) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 
    = ap_const_lv4_D) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_E) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_F) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_acc_60_phi_fu_2895_p34 <= acc_2718_reg_730;
        else 
            ap_phi_mux_acc_60_phi_fu_2895_p34 <= ap_phi_reg_pp0_iter1_acc_60_reg_2892;
        end if; 
    end process;


    ap_phi_mux_acc_61_phi_fu_2839_p34_assign_proc : process(outidx_q0, acc_2816_reg_744, icmp_ln138_1_fu_4708_p2, ap_phi_reg_pp0_iter1_acc_61_reg_2836)
    begin
        if (((outidx_q0 = ap_const_lv4_C) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_acc_61_phi_fu_2839_p34 <= ap_const_lv16_0;
        elsif (((icmp_ln138_1_fu_4708_p2 = ap_const_lv1_0) or ((outidx_q0 = ap_const_lv4_0) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_1) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_2) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_3) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_4) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_5) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_6) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_7) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_8) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_9) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_A) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_B) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 
    = ap_const_lv4_D) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_E) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_F) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_acc_61_phi_fu_2839_p34 <= acc_2816_reg_744;
        else 
            ap_phi_mux_acc_61_phi_fu_2839_p34 <= ap_phi_reg_pp0_iter1_acc_61_reg_2836;
        end if; 
    end process;


    ap_phi_mux_acc_62_phi_fu_2783_p34_assign_proc : process(outidx_q0, acc_2914_reg_758, icmp_ln138_1_fu_4708_p2, ap_phi_reg_pp0_iter1_acc_62_reg_2780)
    begin
        if (((icmp_ln138_1_fu_4708_p2 = ap_const_lv1_0) or ((outidx_q0 = ap_const_lv4_0) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_1) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_2) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_3) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_4) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_5) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_6) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_7) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_8) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_9) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_A) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_B) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 
    = ap_const_lv4_C) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_E) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_F) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_acc_62_phi_fu_2783_p34 <= acc_2914_reg_758;
        elsif (((outidx_q0 = ap_const_lv4_D) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_acc_62_phi_fu_2783_p34 <= ap_const_lv16_0;
        else 
            ap_phi_mux_acc_62_phi_fu_2783_p34 <= ap_phi_reg_pp0_iter1_acc_62_reg_2780;
        end if; 
    end process;


    ap_phi_mux_acc_63_phi_fu_2727_p34_assign_proc : process(outidx_q0, acc_3012_reg_772, icmp_ln138_1_fu_4708_p2, ap_phi_reg_pp0_iter1_acc_63_reg_2724)
    begin
        if (((outidx_q0 = ap_const_lv4_E) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_acc_63_phi_fu_2727_p34 <= ap_const_lv16_0;
        elsif (((icmp_ln138_1_fu_4708_p2 = ap_const_lv1_0) or ((outidx_q0 = ap_const_lv4_0) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_1) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_2) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_3) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_4) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_5) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_6) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_7) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_8) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_9) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_A) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_B) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 
    = ap_const_lv4_C) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_D) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_F) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_acc_63_phi_fu_2727_p34 <= acc_3012_reg_772;
        else 
            ap_phi_mux_acc_63_phi_fu_2727_p34 <= ap_phi_reg_pp0_iter1_acc_63_reg_2724;
        end if; 
    end process;


    ap_phi_mux_acc_64_phi_fu_2671_p34_assign_proc : process(outidx_q0, acc_3110_reg_786, ap_phi_reg_pp0_iter1_acc_64_reg_2668, icmp_ln138_1_fu_4708_p2)
    begin
        if (((outidx_q0 = ap_const_lv4_F) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_acc_64_phi_fu_2671_p34 <= ap_const_lv16_0;
        elsif (((icmp_ln138_1_fu_4708_p2 = ap_const_lv1_0) or ((outidx_q0 = ap_const_lv4_0) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_1) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_2) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_3) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_4) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_5) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_6) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_7) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_8) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_9) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_A) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_B) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 
    = ap_const_lv4_C) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_D) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)) or ((outidx_q0 = ap_const_lv4_E) and (icmp_ln138_1_fu_4708_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_acc_64_phi_fu_2671_p34 <= acc_3110_reg_786;
        else 
            ap_phi_mux_acc_64_phi_fu_2671_p34 <= ap_phi_reg_pp0_iter1_acc_64_reg_2668;
        end if; 
    end process;


    ap_phi_mux_acc_6_phi_fu_2294_p32_assign_proc : process(outidx_q0, ap_phi_mux_acc_38_phi_fu_1415_p34, acc_48_fu_4600_p2, ap_phi_reg_pp0_iter1_acc_6_reg_2290)
    begin
        if ((outidx_q0 = ap_const_lv4_6)) then 
            ap_phi_mux_acc_6_phi_fu_2294_p32 <= acc_48_fu_4600_p2;
        elsif (((outidx_q0 = ap_const_lv4_0) or (outidx_q0 = ap_const_lv4_1) or (outidx_q0 = ap_const_lv4_2) or (outidx_q0 = ap_const_lv4_3) or (outidx_q0 = ap_const_lv4_4) or (outidx_q0 = ap_const_lv4_5) or (outidx_q0 = ap_const_lv4_7) or (outidx_q0 = ap_const_lv4_8) or (outidx_q0 = ap_const_lv4_9) or (outidx_q0 = ap_const_lv4_A) or (outidx_q0 = ap_const_lv4_B) or (outidx_q0 = ap_const_lv4_C) or (outidx_q0 = ap_const_lv4_D) or (outidx_q0 = ap_const_lv4_E) or (outidx_q0 = ap_const_lv4_F))) then 
            ap_phi_mux_acc_6_phi_fu_2294_p32 <= ap_phi_mux_acc_38_phi_fu_1415_p34;
        else 
            ap_phi_mux_acc_6_phi_fu_2294_p32 <= ap_phi_reg_pp0_iter1_acc_6_reg_2290;
        end if; 
    end process;


    ap_phi_mux_acc_7_phi_fu_2240_p32_assign_proc : process(outidx_q0, ap_phi_mux_acc_39_phi_fu_1359_p34, acc_48_fu_4600_p2, ap_phi_reg_pp0_iter1_acc_7_reg_2236)
    begin
        if ((outidx_q0 = ap_const_lv4_7)) then 
            ap_phi_mux_acc_7_phi_fu_2240_p32 <= acc_48_fu_4600_p2;
        elsif (((outidx_q0 = ap_const_lv4_0) or (outidx_q0 = ap_const_lv4_1) or (outidx_q0 = ap_const_lv4_2) or (outidx_q0 = ap_const_lv4_3) or (outidx_q0 = ap_const_lv4_4) or (outidx_q0 = ap_const_lv4_5) or (outidx_q0 = ap_const_lv4_6) or (outidx_q0 = ap_const_lv4_8) or (outidx_q0 = ap_const_lv4_9) or (outidx_q0 = ap_const_lv4_A) or (outidx_q0 = ap_const_lv4_B) or (outidx_q0 = ap_const_lv4_C) or (outidx_q0 = ap_const_lv4_D) or (outidx_q0 = ap_const_lv4_E) or (outidx_q0 = ap_const_lv4_F))) then 
            ap_phi_mux_acc_7_phi_fu_2240_p32 <= ap_phi_mux_acc_39_phi_fu_1359_p34;
        else 
            ap_phi_mux_acc_7_phi_fu_2240_p32 <= ap_phi_reg_pp0_iter1_acc_7_reg_2236;
        end if; 
    end process;


    ap_phi_mux_acc_8_phi_fu_2186_p32_assign_proc : process(outidx_q0, ap_phi_mux_acc_40_phi_fu_1303_p34, acc_48_fu_4600_p2, ap_phi_reg_pp0_iter1_acc_8_reg_2182)
    begin
        if ((outidx_q0 = ap_const_lv4_8)) then 
            ap_phi_mux_acc_8_phi_fu_2186_p32 <= acc_48_fu_4600_p2;
        elsif (((outidx_q0 = ap_const_lv4_0) or (outidx_q0 = ap_const_lv4_1) or (outidx_q0 = ap_const_lv4_2) or (outidx_q0 = ap_const_lv4_3) or (outidx_q0 = ap_const_lv4_4) or (outidx_q0 = ap_const_lv4_5) or (outidx_q0 = ap_const_lv4_6) or (outidx_q0 = ap_const_lv4_7) or (outidx_q0 = ap_const_lv4_9) or (outidx_q0 = ap_const_lv4_A) or (outidx_q0 = ap_const_lv4_B) or (outidx_q0 = ap_const_lv4_C) or (outidx_q0 = ap_const_lv4_D) or (outidx_q0 = ap_const_lv4_E) or (outidx_q0 = ap_const_lv4_F))) then 
            ap_phi_mux_acc_8_phi_fu_2186_p32 <= ap_phi_mux_acc_40_phi_fu_1303_p34;
        else 
            ap_phi_mux_acc_8_phi_fu_2186_p32 <= ap_phi_reg_pp0_iter1_acc_8_reg_2182;
        end if; 
    end process;


    ap_phi_mux_acc_9_phi_fu_2132_p32_assign_proc : process(outidx_q0, ap_phi_mux_acc_41_phi_fu_1247_p34, acc_48_fu_4600_p2, ap_phi_reg_pp0_iter1_acc_9_reg_2128)
    begin
        if ((outidx_q0 = ap_const_lv4_9)) then 
            ap_phi_mux_acc_9_phi_fu_2132_p32 <= acc_48_fu_4600_p2;
        elsif (((outidx_q0 = ap_const_lv4_0) or (outidx_q0 = ap_const_lv4_1) or (outidx_q0 = ap_const_lv4_2) or (outidx_q0 = ap_const_lv4_3) or (outidx_q0 = ap_const_lv4_4) or (outidx_q0 = ap_const_lv4_5) or (outidx_q0 = ap_const_lv4_6) or (outidx_q0 = ap_const_lv4_7) or (outidx_q0 = ap_const_lv4_8) or (outidx_q0 = ap_const_lv4_A) or (outidx_q0 = ap_const_lv4_B) or (outidx_q0 = ap_const_lv4_C) or (outidx_q0 = ap_const_lv4_D) or (outidx_q0 = ap_const_lv4_E) or (outidx_q0 = ap_const_lv4_F))) then 
            ap_phi_mux_acc_9_phi_fu_2132_p32 <= ap_phi_mux_acc_41_phi_fu_1247_p34;
        else 
            ap_phi_mux_acc_9_phi_fu_2132_p32 <= ap_phi_reg_pp0_iter1_acc_9_reg_2128;
        end if; 
    end process;


    ap_phi_mux_acc_phi_fu_2618_p32_assign_proc : process(outidx_q0, ap_phi_mux_acc_32_phi_fu_1751_p34, acc_48_fu_4600_p2, ap_phi_reg_pp0_iter1_acc_reg_2614)
    begin
        if ((outidx_q0 = ap_const_lv4_0)) then 
            ap_phi_mux_acc_phi_fu_2618_p32 <= acc_48_fu_4600_p2;
        elsif (((outidx_q0 = ap_const_lv4_1) or (outidx_q0 = ap_const_lv4_2) or (outidx_q0 = ap_const_lv4_3) or (outidx_q0 = ap_const_lv4_4) or (outidx_q0 = ap_const_lv4_5) or (outidx_q0 = ap_const_lv4_6) or (outidx_q0 = ap_const_lv4_7) or (outidx_q0 = ap_const_lv4_8) or (outidx_q0 = ap_const_lv4_9) or (outidx_q0 = ap_const_lv4_A) or (outidx_q0 = ap_const_lv4_B) or (outidx_q0 = ap_const_lv4_C) or (outidx_q0 = ap_const_lv4_D) or (outidx_q0 = ap_const_lv4_E) or (outidx_q0 = ap_const_lv4_F))) then 
            ap_phi_mux_acc_phi_fu_2618_p32 <= ap_phi_mux_acc_32_phi_fu_1751_p34;
        else 
            ap_phi_mux_acc_phi_fu_2618_p32 <= ap_phi_reg_pp0_iter1_acc_reg_2614;
        end if; 
    end process;


    ap_phi_mux_do_init_phi_fu_186_p6_assign_proc : process(do_init_reg_182, icmp_ln129_reg_5012, ap_condition_380)
    begin
        if ((ap_const_boolean_1 = ap_condition_380)) then
            if ((icmp_ln129_reg_5012 = ap_const_lv1_1)) then 
                ap_phi_mux_do_init_phi_fu_186_p6 <= ap_const_lv1_1;
            elsif ((icmp_ln129_reg_5012 = ap_const_lv1_0)) then 
                ap_phi_mux_do_init_phi_fu_186_p6 <= ap_const_lv1_0;
            else 
                ap_phi_mux_do_init_phi_fu_186_p6 <= do_init_reg_182;
            end if;
        else 
            ap_phi_mux_do_init_phi_fu_186_p6 <= do_init_reg_182;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105_phi_fu_804_p4_assign_proc : process(do_init_reg_182, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_123_reg_212, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105_reg_800)
    begin
        if ((do_init_reg_182 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105_phi_fu_804_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_123_reg_212;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105_phi_fu_804_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105_reg_800;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106_phi_fu_816_p4_assign_proc : process(do_init_reg_182, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_124_reg_226, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106_reg_812)
    begin
        if ((do_init_reg_182 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106_phi_fu_816_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_124_reg_226;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106_phi_fu_816_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106_reg_812;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107_phi_fu_828_p4_assign_proc : process(do_init_reg_182, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_125_reg_240, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107_reg_824)
    begin
        if ((do_init_reg_182 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107_phi_fu_828_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_125_reg_240;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107_phi_fu_828_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107_reg_824;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108_phi_fu_840_p4_assign_proc : process(do_init_reg_182, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_126_reg_254, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108_reg_836)
    begin
        if ((do_init_reg_182 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108_phi_fu_840_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_126_reg_254;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108_phi_fu_840_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108_reg_836;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109_phi_fu_852_p4_assign_proc : process(do_init_reg_182, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_127_reg_268, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109_reg_848)
    begin
        if ((do_init_reg_182 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109_phi_fu_852_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_127_reg_268;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109_phi_fu_852_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109_reg_848;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110_phi_fu_864_p4_assign_proc : process(do_init_reg_182, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_128_reg_282, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110_reg_860)
    begin
        if ((do_init_reg_182 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110_phi_fu_864_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_128_reg_282;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110_phi_fu_864_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110_reg_860;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_phi_fu_876_p4_assign_proc : process(do_init_reg_182, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_129_reg_296, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_reg_872)
    begin
        if ((do_init_reg_182 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_phi_fu_876_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_129_reg_296;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_phi_fu_876_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_reg_872;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_phi_fu_888_p4_assign_proc : process(do_init_reg_182, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_130_reg_310, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_reg_884)
    begin
        if ((do_init_reg_182 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_phi_fu_888_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_130_reg_310;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_phi_fu_888_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_reg_884;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_phi_fu_900_p4_assign_proc : process(do_init_reg_182, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_131_reg_324, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_reg_896)
    begin
        if ((do_init_reg_182 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_phi_fu_900_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_131_reg_324;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_phi_fu_900_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_reg_896;
        end if; 
    end process;


    ap_phi_mux_w_index73_phi_fu_202_p6_assign_proc : process(w_index73_reg_198, w_index_reg_5007, icmp_ln129_reg_5012, ap_condition_380)
    begin
        if ((ap_const_boolean_1 = ap_condition_380)) then
            if ((icmp_ln129_reg_5012 = ap_const_lv1_1)) then 
                ap_phi_mux_w_index73_phi_fu_202_p6 <= ap_const_lv8_0;
            elsif ((icmp_ln129_reg_5012 = ap_const_lv1_0)) then 
                ap_phi_mux_w_index73_phi_fu_202_p6 <= w_index_reg_5007;
            else 
                ap_phi_mux_w_index73_phi_fu_202_p6 <= w_index73_reg_198;
            end if;
        else 
            ap_phi_mux_w_index73_phi_fu_202_p6 <= w_index73_reg_198;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_105_reg_800 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_106_reg_812 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_107_reg_824 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_108_reg_836 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_109_reg_848 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_110_reg_860 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_111_reg_872 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_112_reg_884 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_113_reg_896 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_10_reg_2074 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_11_reg_2020 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_12_reg_1966 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_13_reg_1912 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_14_reg_1858 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_15_reg_1804 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_16_reg_4374 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_17_reg_4320 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_18_reg_4266 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_19_reg_4212 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_1_reg_2560 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_20_reg_4158 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_21_reg_4104 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_22_reg_4050 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_23_reg_3996 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_24_reg_3942 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_25_reg_3888 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_26_reg_3834 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_27_reg_3780 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_28_reg_3726 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_29_reg_3672 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_2_reg_2506 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_30_reg_3618 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_31_reg_3564 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_32_reg_1748 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_33_reg_1692 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_34_reg_1636 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_35_reg_1580 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_36_reg_1524 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_37_reg_1468 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_38_reg_1412 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_39_reg_1356 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_3_reg_2452 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_40_reg_1300 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_41_reg_1244 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_42_reg_1188 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_43_reg_1132 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_44_reg_1076 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_45_reg_1020 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_46_reg_964 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_47_reg_908 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_49_reg_3508 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_4_reg_2398 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_50_reg_3452 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_51_reg_3396 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_52_reg_3340 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_53_reg_3284 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_54_reg_3228 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_55_reg_3172 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_56_reg_3116 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_57_reg_3060 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_58_reg_3004 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_59_reg_2948 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_5_reg_2344 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_60_reg_2892 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_61_reg_2836 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_62_reg_2780 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_63_reg_2724 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_64_reg_2668 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_6_reg_2290 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_7_reg_2236 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_8_reg_2182 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_9_reg_2128 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_acc_reg_2614 <= "XXXXXXXXXXXXXXXX";

    ap_ready_assign_proc : process(icmp_ln129_fu_4476_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln129_fu_4476_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln129_reg_5012, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_phi_fu_2618_p32, ap_return_0_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_0 <= ap_phi_mux_acc_phi_fu_2618_p32;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln129_reg_5012, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_1_phi_fu_2564_p32, ap_return_1_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_1 <= ap_phi_mux_acc_1_phi_fu_2564_p32;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln129_reg_5012, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_10_phi_fu_2078_p32, ap_return_10_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_10 <= ap_phi_mux_acc_10_phi_fu_2078_p32;
        else 
            ap_return_10 <= ap_return_10_preg;
        end if; 
    end process;


    ap_return_11_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln129_reg_5012, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_11_phi_fu_2024_p32, ap_return_11_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_11 <= ap_phi_mux_acc_11_phi_fu_2024_p32;
        else 
            ap_return_11 <= ap_return_11_preg;
        end if; 
    end process;


    ap_return_12_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln129_reg_5012, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_12_phi_fu_1970_p32, ap_return_12_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_12 <= ap_phi_mux_acc_12_phi_fu_1970_p32;
        else 
            ap_return_12 <= ap_return_12_preg;
        end if; 
    end process;


    ap_return_13_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln129_reg_5012, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_13_phi_fu_1916_p32, ap_return_13_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_13 <= ap_phi_mux_acc_13_phi_fu_1916_p32;
        else 
            ap_return_13 <= ap_return_13_preg;
        end if; 
    end process;


    ap_return_14_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln129_reg_5012, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_14_phi_fu_1862_p32, ap_return_14_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_14 <= ap_phi_mux_acc_14_phi_fu_1862_p32;
        else 
            ap_return_14 <= ap_return_14_preg;
        end if; 
    end process;


    ap_return_15_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln129_reg_5012, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_15_phi_fu_1808_p32, ap_return_15_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_15 <= ap_phi_mux_acc_15_phi_fu_1808_p32;
        else 
            ap_return_15 <= ap_return_15_preg;
        end if; 
    end process;


    ap_return_16_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln129_reg_5012, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_16_phi_fu_4378_p32, ap_return_16_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_16 <= ap_phi_mux_acc_16_phi_fu_4378_p32;
        else 
            ap_return_16 <= ap_return_16_preg;
        end if; 
    end process;


    ap_return_17_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln129_reg_5012, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_17_phi_fu_4324_p32, ap_return_17_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_17 <= ap_phi_mux_acc_17_phi_fu_4324_p32;
        else 
            ap_return_17 <= ap_return_17_preg;
        end if; 
    end process;


    ap_return_18_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln129_reg_5012, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_18_phi_fu_4270_p32, ap_return_18_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_18 <= ap_phi_mux_acc_18_phi_fu_4270_p32;
        else 
            ap_return_18 <= ap_return_18_preg;
        end if; 
    end process;


    ap_return_19_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln129_reg_5012, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_19_phi_fu_4216_p32, ap_return_19_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_19 <= ap_phi_mux_acc_19_phi_fu_4216_p32;
        else 
            ap_return_19 <= ap_return_19_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln129_reg_5012, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_2_phi_fu_2510_p32, ap_return_2_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_2 <= ap_phi_mux_acc_2_phi_fu_2510_p32;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_20_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln129_reg_5012, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_20_phi_fu_4162_p32, ap_return_20_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_20 <= ap_phi_mux_acc_20_phi_fu_4162_p32;
        else 
            ap_return_20 <= ap_return_20_preg;
        end if; 
    end process;


    ap_return_21_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln129_reg_5012, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_21_phi_fu_4108_p32, ap_return_21_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_21 <= ap_phi_mux_acc_21_phi_fu_4108_p32;
        else 
            ap_return_21 <= ap_return_21_preg;
        end if; 
    end process;


    ap_return_22_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln129_reg_5012, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_22_phi_fu_4054_p32, ap_return_22_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_22 <= ap_phi_mux_acc_22_phi_fu_4054_p32;
        else 
            ap_return_22 <= ap_return_22_preg;
        end if; 
    end process;


    ap_return_23_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln129_reg_5012, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_23_phi_fu_4000_p32, ap_return_23_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_23 <= ap_phi_mux_acc_23_phi_fu_4000_p32;
        else 
            ap_return_23 <= ap_return_23_preg;
        end if; 
    end process;


    ap_return_24_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln129_reg_5012, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_24_phi_fu_3946_p32, ap_return_24_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_24 <= ap_phi_mux_acc_24_phi_fu_3946_p32;
        else 
            ap_return_24 <= ap_return_24_preg;
        end if; 
    end process;


    ap_return_25_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln129_reg_5012, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_25_phi_fu_3892_p32, ap_return_25_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_25 <= ap_phi_mux_acc_25_phi_fu_3892_p32;
        else 
            ap_return_25 <= ap_return_25_preg;
        end if; 
    end process;


    ap_return_26_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln129_reg_5012, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_26_phi_fu_3838_p32, ap_return_26_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_26 <= ap_phi_mux_acc_26_phi_fu_3838_p32;
        else 
            ap_return_26 <= ap_return_26_preg;
        end if; 
    end process;


    ap_return_27_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln129_reg_5012, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_27_phi_fu_3784_p32, ap_return_27_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_27 <= ap_phi_mux_acc_27_phi_fu_3784_p32;
        else 
            ap_return_27 <= ap_return_27_preg;
        end if; 
    end process;


    ap_return_28_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln129_reg_5012, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_28_phi_fu_3730_p32, ap_return_28_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_28 <= ap_phi_mux_acc_28_phi_fu_3730_p32;
        else 
            ap_return_28 <= ap_return_28_preg;
        end if; 
    end process;


    ap_return_29_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln129_reg_5012, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_29_phi_fu_3676_p32, ap_return_29_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_29 <= ap_phi_mux_acc_29_phi_fu_3676_p32;
        else 
            ap_return_29 <= ap_return_29_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln129_reg_5012, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_3_phi_fu_2456_p32, ap_return_3_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_3 <= ap_phi_mux_acc_3_phi_fu_2456_p32;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;


    ap_return_30_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln129_reg_5012, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_30_phi_fu_3622_p32, ap_return_30_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_30 <= ap_phi_mux_acc_30_phi_fu_3622_p32;
        else 
            ap_return_30 <= ap_return_30_preg;
        end if; 
    end process;


    ap_return_31_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln129_reg_5012, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_31_phi_fu_3568_p32, ap_return_31_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_31 <= ap_phi_mux_acc_31_phi_fu_3568_p32;
        else 
            ap_return_31 <= ap_return_31_preg;
        end if; 
    end process;


    ap_return_4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln129_reg_5012, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_4_phi_fu_2402_p32, ap_return_4_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_4 <= ap_phi_mux_acc_4_phi_fu_2402_p32;
        else 
            ap_return_4 <= ap_return_4_preg;
        end if; 
    end process;


    ap_return_5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln129_reg_5012, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_5_phi_fu_2348_p32, ap_return_5_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_5 <= ap_phi_mux_acc_5_phi_fu_2348_p32;
        else 
            ap_return_5 <= ap_return_5_preg;
        end if; 
    end process;


    ap_return_6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln129_reg_5012, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_6_phi_fu_2294_p32, ap_return_6_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_6 <= ap_phi_mux_acc_6_phi_fu_2294_p32;
        else 
            ap_return_6 <= ap_return_6_preg;
        end if; 
    end process;


    ap_return_7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln129_reg_5012, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_7_phi_fu_2240_p32, ap_return_7_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_7 <= ap_phi_mux_acc_7_phi_fu_2240_p32;
        else 
            ap_return_7 <= ap_return_7_preg;
        end if; 
    end process;


    ap_return_8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln129_reg_5012, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_8_phi_fu_2186_p32, ap_return_8_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_8 <= ap_phi_mux_acc_8_phi_fu_2186_p32;
        else 
            ap_return_8 <= ap_return_8_preg;
        end if; 
    end process;


    ap_return_9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln129_reg_5012, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_9_phi_fu_2132_p32, ap_return_9_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln129_reg_5012 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_return_9 <= ap_phi_mux_acc_9_phi_fu_2132_p32;
        else 
            ap_return_9 <= ap_return_9_preg;
        end if; 
    end process;

    icmp_ln129_fu_4476_p2 <= "1" when (ap_phi_mux_w_index73_phi_fu_202_p6 = ap_const_lv8_8F) else "0";
    icmp_ln138_1_fu_4708_p2 <= "1" when (sext_ln138_3_fu_4698_p1 = sub_ln138_1_fu_4702_p2) else "0";
    icmp_ln138_fu_4594_p2 <= "1" when (sext_ln138_1_fu_4584_p1 = sub_ln138_fu_4588_p2) else "0";
    icmp_ln148_fu_4742_p2 <= "1" when (signed(in_index_1_fu_4736_p2) > signed(ap_const_lv32_8)) else "0";
    in_index_1_fu_4736_p2 <= std_logic_vector(unsigned(in_index74_reg_338) + unsigned(ap_const_lv32_1));
    in_index_fu_4748_p3 <= 
        ap_const_lv32_0 when (icmp_ln148_fu_4742_p2(0) = '1') else 
        in_index_1_fu_4736_p2;
    outidx_address0 <= zext_ln129_fu_4464_p1(8 - 1 downto 0);

    outidx_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outidx_ce0 <= ap_const_logic_1;
        else 
            outidx_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln138_1_fu_4584_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_4532_p4),17));

        sext_ln138_2_fu_4694_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i_169_fu_4656_p18),17));

        sext_ln138_3_fu_4698_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln138_1_fu_4642_p4),17));

        sext_ln138_6_fu_4652_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln138_1_fu_4642_p4),16));

        sext_ln138_fu_4580_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i_fu_4542_p18),17));

    sub_ln138_1_fu_4702_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(sext_ln138_2_fu_4694_p1));
    sub_ln138_fu_4588_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(sext_ln138_fu_4580_p1));
    tmp_fu_4622_p4 <= w3_q0(24 downto 16);
    trunc_ln138_1_fu_4642_p4 <= mul_ln138_1_fu_4636_p2(24 downto 10);
    trunc_ln_fu_4532_p4 <= mul_ln138_fu_4526_p2(25 downto 10);
    w3_address0 <= zext_ln129_fu_4464_p1(8 - 1 downto 0);

    w3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            w3_ce0 <= ap_const_logic_1;
        else 
            w3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    w_fu_4510_p1 <= w3_q0(16 - 1 downto 0);
    w_index_fu_4470_p2 <= std_logic_vector(unsigned(ap_phi_mux_w_index73_phi_fu_202_p6) + unsigned(ap_const_lv8_1));
    zext_ln129_fu_4464_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_w_index73_phi_fu_202_p6),64));
end behav;
