{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750822077965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750822077965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 00:27:57 2025 " "Processing started: Wed Jun 25 00:27:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750822077965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750822077965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoSD1 -c ProjetoSD1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoSD1 -c ProjetoSD1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750822077965 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750822078175 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750822078175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x.bdf 1 1 " "Found 1 design units, including 1 entities, in source file x.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 X " "Found entity 1: X" {  } { { "X.bdf" "" { Schematic "C:/Users/JPere/ProjetoULA_SD/ProjetoSD1/Circuitos/CompMagnitude/X.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750822083307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750822083307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compmagnitude_m_a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file compmagnitude_m_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CompMagnitude_M_A " "Found entity 1: CompMagnitude_M_A" {  } { { "CompMagnitude_M_A.bdf" "" { Schematic "C:/Users/JPere/ProjetoULA_SD/ProjetoSD1/Circuitos/CompMagnitude/CompMagnitude_M_A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750822083307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750822083307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compmagnitude_m_b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file compmagnitude_m_b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CompMagnitude_M_B " "Found entity 1: CompMagnitude_M_B" {  } { { "CompMagnitude_M_B.bdf" "" { Schematic "C:/Users/JPere/ProjetoULA_SD/ProjetoSD1/Circuitos/CompMagnitude/CompMagnitude_M_B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750822083308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750822083308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file m_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 M_A " "Found entity 1: M_A" {  } { { "M_A.bdf" "" { Schematic "C:/Users/JPere/ProjetoULA_SD/ProjetoSD1/Circuitos/CompMagnitude/M_A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750822083309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750822083309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file m_b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 M_B " "Found entity 1: M_B" {  } { { "M_B.bdf" "" { Schematic "C:/Users/JPere/ProjetoULA_SD/ProjetoSD1/Circuitos/CompMagnitude/M_B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750822083310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750822083310 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "M_B " "Elaborating entity \"M_B\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750822083327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompMagnitude_M_A CompMagnitude_M_A:inst " "Elaborating entity \"CompMagnitude_M_A\" for hierarchy \"CompMagnitude_M_A:inst\"" {  } { { "M_B.bdf" "inst" { Schematic "C:/Users/JPere/ProjetoULA_SD/ProjetoSD1/Circuitos/CompMagnitude/M_B.bdf" { { 96 496 592 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750822083336 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "OUT1 AND5 inst20 " "Port \"OUT1\" does not exist in primitive \"AND5\" of instance \"inst20\"" {  } { { "CompMagnitude_M_A.bdf" "inst20" { Schematic "C:/Users/JPere/ProjetoULA_SD/ProjetoSD1/Circuitos/CompMagnitude/CompMagnitude_M_A.bdf" { { 672 1048 1152 784 "inst20" "" } } } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750822083338 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "CompMagnitude_M_A:inst " "Can't elaborate user hierarchy \"CompMagnitude_M_A:inst\"" {  } { { "M_B.bdf" "inst" { Schematic "C:/Users/JPere/ProjetoULA_SD/ProjetoSD1/Circuitos/CompMagnitude/M_B.bdf" { { 96 496 592 288 "inst" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750822083338 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750822083366 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 25 00:28:03 2025 " "Processing ended: Wed Jun 25 00:28:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750822083366 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750822083366 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750822083366 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750822083366 ""}
