# SCG (System Clock Generator) Driver

Driver ho√†n ch·ªânh cho SCG peripheral tr√™n S32K144.

## üìã T·ªïng Quan

SCG (System Clock Generator) l√† module ƒëi·ªÅu khi·ªÉn ƒë·ªìng h·ªì h·ªá th·ªëng tr√™n S32K144, cung c·∫•p:
- **4 ngu·ªìn clock**: SIRC, FIRC, SOSC, SPLL
- **3 ch·∫ø ƒë·ªô ho·∫°t ƒë·ªông**: RUN, VLPR, HSRUN
- **Clock dividers**: Core, Bus, Slow clocks
- **Qu·∫£n l√Ω clock linh ho·∫°t** cho c√°c ch·∫ø ƒë·ªô ti·∫øt ki·ªám ƒëi·ªán

## üîß T√≠nh NƒÉng

### Ngu·ªìn Clock H·ªó Tr·ª£

| Ngu·ªìn Clock | T·∫ßn S·ªë | M√¥ T·∫£ |
|------------|--------|-------|
| **SIRC** | 2 MHz / 8 MHz | Slow Internal RC oscillator |
| **FIRC** | 48/52/56/60 MHz | Fast Internal RC oscillator |
| **SOSC** | External | System Oscillator (c·∫ßn crystal) |
| **SPLL** | Configurable | System PLL (d√πng SOSC l√†m input) |

### Clock Dividers

M·ªói clock c√≥ th·ªÉ chia cho Core, Bus, v√† Slow clocks:
- **DIVCORE**: Chia cho core clock (CPU)
- **DIVBUS**: Chia cho bus clock (peripherals)
- **DIVSLOW**: Chia cho slow clock (flash, low-speed peripherals)
- **Gi√° tr·ªã chia**: 1-16

## üìÅ C·∫•u Tr√∫c File

```
lib/hal/scg/
‚îú‚îÄ‚îÄ scg_reg.h    # Register definitions
‚îú‚îÄ‚îÄ scg.h        # Driver API header
‚îî‚îÄ‚îÄ scg.c        # Driver implementation
```

## üöÄ C√°ch S·ª≠ D·ª•ng

### 1. Kh·ªüi T·∫°o FIRC (48 MHz)

```c
#include "scg.h"

/* Configure FIRC */
scg_firc_config_t fircConfig = {
    .range = SCG_FIRC_RANGE_48M,
    .enableInStop = false,
    .enableInLowPower = false,
    .regulator = true,
    .div1 = SCG_CLOCK_DIV_BY_1,  /* FIRCDIV1 = 48 MHz */
    .div2 = SCG_CLOCK_DIV_BY_2   /* FIRCDIV2 = 24 MHz */
};

if (SCG_InitFIRC(&fircConfig)) {
    /* FIRC initialized successfully */
}
```

### 2. Kh·ªüi T·∫°o SOSC (8 MHz External Crystal)

```c
/* Configure SOSC with 8 MHz crystal */
scg_sosc_config_t soscConfig = {
    .freq = 8000000U,              /* 8 MHz crystal */
    .range = SCG_SOSC_RANGE_MID,   /* 1-8 MHz range */
    .enableInStop = false,
    .enableInLowPower = false,
    .useExternalRef = false,       /* Crystal mode */
    .highGainOsc = false
};

if (SCG_InitSOSC(&soscConfig)) {
    /* SOSC initialized successfully */
}
```

### 3. Kh·ªüi T·∫°o SPLL (160 MHz t·ª´ 8 MHz SOSC)

```c
/* Configure SPLL: (8 MHz / 1) * 40 = 160 MHz */
scg_spll_config_t spllConfig = {
    .prediv = 0,                   /* Divide by (0+1) = 1 */
    .mult = 24,                    /* Multiply by (24+16) = 40 */
    .enableInStop = false,
    .div1 = SCG_CLOCK_DIV_BY_2,    /* SPLLDIV1 = 80 MHz */
    .div2 = SCG_CLOCK_DIV_BY_2     /* SPLLDIV2 = 80 MHz */
};

if (SCG_InitSPLL(&spllConfig)) {
    /* SPLL locked successfully */
    /* Output: 8MHz / 1 * 40 = 320 MHz VCO / 2 = 160 MHz */
}
```

### 4. C·∫•u H√¨nh System Clock (80 MHz t·ª´ SPLL)

```c
/* Configure system clock: SPLL 160MHz -> Core 80MHz */
scg_system_clock_config_t sysClkConfig = {
    .source = SCG_CLOCK_SRC_SPLL,
    .divCore = SCG_CLOCK_DIV_BY_2,  /* 160/2 = 80 MHz */
    .divBus  = SCG_CLOCK_DIV_BY_2,  /* 160/2 = 80 MHz */
    .divSlow = SCG_CLOCK_DIV_BY_3   /* 160/3 = 53 MHz */
};

if (SCG_SetSystemClockConfig(SCG_SYSTEM_CLOCK_MODE_RUN, &sysClkConfig)) {
    /* System clock switched to SPLL successfully */
}
```

### 5. ƒê·ªçc T·∫ßn S·ªë Clock

```c
/* Get all clock frequencies */
scg_clock_frequencies_t freqs;
if (SCG_GetClockFrequencies(&freqs)) {
    printf("Core Clock: %lu Hz\n", freqs.coreClk);
    printf("Bus Clock:  %lu Hz\n", freqs.busClk);
    printf("Slow Clock: %lu Hz\n", freqs.slowClk);
}

/* Or get individual frequencies */
uint32_t coreFreq = SCG_GetCoreClockFreq();
uint32_t busFreq  = SCG_GetBusClockFreq();
```

## üìä V√≠ D·ª• Ho√†n Ch·ªânh

### C·∫•u H√¨nh RUN Mode 80 MHz

```c
#include "scg.h"

void Clock_Init_80MHz(void)
{
    /* 1. Initialize SOSC (8 MHz external crystal) */
    scg_sosc_config_t soscConfig = {
        .freq = 8000000U,
        .range = SCG_SOSC_RANGE_MID,
        .enableInStop = false,
        .enableInLowPower = false,
        .useExternalRef = false,
        .highGainOsc = false
    };
    SCG_InitSOSC(&soscConfig);
    
    /* 2. Initialize SPLL (160 MHz) */
    scg_spll_config_t spllConfig = {
        .prediv = 0,                /* Divide by 1 */
        .mult = 24,                 /* Multiply by 40 */
        .enableInStop = false,
        .div1 = SCG_CLOCK_DIV_BY_2,
        .div2 = SCG_CLOCK_DIV_BY_2
    };
    SCG_InitSPLL(&spllConfig);
    
    /* 3. Switch system clock to SPLL (80 MHz core) */
    scg_system_clock_config_t sysConfig = {
        .source = SCG_CLOCK_SRC_SPLL,
        .divCore = SCG_CLOCK_DIV_BY_2,  /* 80 MHz */
        .divBus  = SCG_CLOCK_DIV_BY_2,  /* 80 MHz */
        .divSlow = SCG_CLOCK_DIV_BY_3   /* 53 MHz */
    };
    SCG_SetSystemClockConfig(SCG_SYSTEM_CLOCK_MODE_RUN, &sysConfig);
}
```

## üîç API Reference

### Kh·ªüi T·∫°o Clock Sources

```c
bool SCG_InitSIRC(const scg_sirc_config_t *config);
bool SCG_InitFIRC(const scg_firc_config_t *config);
bool SCG_InitSOSC(const scg_sosc_config_t *config);
bool SCG_InitSPLL(const scg_spll_config_t *config);
```

### C·∫•u H√¨nh System Clock

```c
bool SCG_SetSystemClockConfig(scg_system_clock_mode_t mode, 
                               const scg_system_clock_config_t *config);
bool SCG_GetSystemClockConfig(scg_system_clock_mode_t mode, 
                               scg_system_clock_config_t *config);
```

### Qu·∫£n L√Ω Clock

```c
bool SCG_EnableClock(scg_clock_source_t source);
bool SCG_DisableClock(scg_clock_source_t source);
bool SCG_IsClockValid(scg_clock_source_t source);
scg_clock_source_t SCG_GetSystemClockSource(void);
```

### ƒê·ªçc T·∫ßn S·ªë

```c
bool SCG_GetClockFrequencies(scg_clock_frequencies_t *freqs);
uint32_t SCG_GetCoreClockFreq(void);
uint32_t SCG_GetBusClockFreq(void);
uint32_t SCG_GetSlowClockFreq(void);
```

## ‚ö†Ô∏è L∆∞u √ù Quan Tr·ªçng

1. **SPLL y√™u c·∫ßu SOSC**: Ph·∫£i kh·ªüi t·∫°o SOSC tr∆∞·ªõc khi s·ª≠ d·ª•ng SPLL
2. **Clock switching**: Kh√¥ng th·ªÉ t·∫Øt clock source ƒëang ƒë∆∞·ª£c s·ª≠ d·ª•ng
3. **FIRC default**: Sau reset, h·ªá th·ªëng d√πng FIRC l√†m clock m·∫∑c ƒë·ªãnh
4. **Timeout**: C√°c h√†m c√≥ timeout ƒë·ªÉ tr√°nh treo n·∫øu clock kh√¥ng valid

## üìà C√°c C·∫•u H√¨nh Clock Ph·ªï Bi·∫øn

| C·∫•u H√¨nh | Core | Bus | Slow | Ngu·ªìn |
|----------|------|-----|------|-------|
| **Default (Reset)** | 48 MHz | 48 MHz | 24 MHz | FIRC |
| **RUN 80MHz** | 80 MHz | 40 MHz | 26 MHz | SPLL |
| **RUN 112MHz** | 112 MHz | 56 MHz | 28 MHz | SPLL |
| **HSRUN 120MHz** | 120 MHz | 60 MHz | 30 MHz | SPLL |
| **VLPR Low Power** | 8 MHz | 8 MHz | 4 MHz | SIRC |

## üîó Li√™n Quan

- **PCC Driver**: S·ª≠ d·ª•ng SCG ƒë·ªÉ cung c·∫•p clock cho peripherals
- **Reference Manual**: S32K1XXRM Rev. 12.1, Chapter 28

---

**T√°c gi·∫£:** PhucPH32  
**Ng√†y:** 18/12/2025  
**Version:** 1.0
