// Seed: 3861701389
module module_0 ();
  assign id_1[1'b0] = 1;
endmodule
module module_1 (
    output wire id_0,
    input tri id_1,
    input tri id_2,
    input wire id_3,
    input wand id_4,
    output wand id_5,
    input wand id_6,
    input supply0 id_7,
    input tri0 id_8
);
  assign id_0 = id_4;
  module_0();
endmodule
module module_2 (
    output tri1 id_0,
    output wire id_1,
    output supply0 id_2,
    input wire id_3,
    output wor id_4,
    input wire id_5,
    output tri id_6,
    output supply1 id_7,
    output supply0 id_8,
    output supply0 id_9,
    output wire id_10,
    output supply1 id_11,
    input uwire id_12,
    output supply1 id_13,
    input wand id_14,
    input tri1 id_15,
    input uwire id_16
);
  module_0();
endmodule
