{"vcs1":{"timestamp_begin":1731214208.677366156, "rt":1.56, "ut":0.47, "st":0.20}}
{"vcselab":{"timestamp_begin":1731214210.294943631, "rt":1.24, "ut":0.26, "st":0.11}}
{"link":{"timestamp_begin":1731214211.586893714, "rt":0.27, "ut":0.12, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731214208.159470049}
{"VCS_COMP_START_TIME": 1731214208.159470049}
{"VCS_COMP_END_TIME": 1731214213.229625291}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 330792}}
{"stitch_vcselab": {"peak_mem": 231548}}
