\hypertarget{struct_l_t_d_c___type_def}{}\doxysection{Referencia de la Estructura L\+T\+D\+C\+\_\+\+Type\+Def}
\label{struct_l_t_d_c___type_def}\index{LTDC\_TypeDef@{LTDC\_TypeDef}}


L\+C\+D-\/\+T\+FT Display Controller.  




{\ttfamily \#include $<$stm32f429xx.\+h$>$}

\doxysubsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_a8be676577db129a84a9a2689519a8502}{R\+E\+S\+E\+R\+V\+E\+D0}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_a3aa8cb3b286c630b9fa126616a1f6498}{S\+S\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_ab954c16d70935a24b62aad461a664878}{B\+P\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_a2277d6936f88a3bbb0b7fd1481b2c2c5}{A\+W\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_ace97ea64f6db802fc5488601bb8558ab}{T\+W\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_aae092d9d07574afe1fbc79c8bf7f7c19}{G\+CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_a28d88d9a08aab1adbebea61c42ef901e}{R\+E\+S\+E\+R\+V\+E\+D1}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_a92af0fef30467bfce8d1408f81cfda6d}{S\+R\+CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_a032c71ff46a97d2398e5c15a1b4fa50d}{R\+E\+S\+E\+R\+V\+E\+D2}} \mbox{[}1\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_a7a7c554d0c2d78d8b044a699602e37e1}{B\+C\+CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_ad4a213d23b6c7413d93b180984c5542c}{R\+E\+S\+E\+R\+V\+E\+D3}} \mbox{[}1\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{I\+ER}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{I\+SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{I\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_a7d311d182e9cb4a5acd25f6bb3e1422d}{L\+I\+P\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_a140588a82bafbf0bf0c983111aadb351}{C\+P\+SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_a5e235993884b3f8d42db5f51d9bd1942}{C\+D\+SR}}
\end{DoxyCompactItemize}


\doxysubsection{Descripción detallada}
L\+C\+D-\/\+T\+FT Display Controller. 

\doxysubsection{Documentación de los campos}
\mbox{\Hypertarget{struct_l_t_d_c___type_def_a2277d6936f88a3bbb0b7fd1481b2c2c5}\label{struct_l_t_d_c___type_def_a2277d6936f88a3bbb0b7fd1481b2c2c5}} 
\index{LTDC\_TypeDef@{LTDC\_TypeDef}!AWCR@{AWCR}}
\index{AWCR@{AWCR}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AWCR}{AWCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+W\+CR}

L\+T\+DC Active Width Configuration Register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_l_t_d_c___type_def_a7a7c554d0c2d78d8b044a699602e37e1}\label{struct_l_t_d_c___type_def_a7a7c554d0c2d78d8b044a699602e37e1}} 
\index{LTDC\_TypeDef@{LTDC\_TypeDef}!BCCR@{BCCR}}
\index{BCCR@{BCCR}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BCCR}{BCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+C\+CR}

L\+T\+DC Background Color Configuration Register, Address offset\+: 0x2C \mbox{\Hypertarget{struct_l_t_d_c___type_def_ab954c16d70935a24b62aad461a664878}\label{struct_l_t_d_c___type_def_ab954c16d70935a24b62aad461a664878}} 
\index{LTDC\_TypeDef@{LTDC\_TypeDef}!BPCR@{BPCR}}
\index{BPCR@{BPCR}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BPCR}{BPCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+P\+CR}

L\+T\+DC Back Porch Configuration Register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_l_t_d_c___type_def_a5e235993884b3f8d42db5f51d9bd1942}\label{struct_l_t_d_c___type_def_a5e235993884b3f8d42db5f51d9bd1942}} 
\index{LTDC\_TypeDef@{LTDC\_TypeDef}!CDSR@{CDSR}}
\index{CDSR@{CDSR}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CDSR}{CDSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+D\+SR}

L\+T\+DC Current Display Status Register, Address offset\+: 0x48 \mbox{\Hypertarget{struct_l_t_d_c___type_def_a140588a82bafbf0bf0c983111aadb351}\label{struct_l_t_d_c___type_def_a140588a82bafbf0bf0c983111aadb351}} 
\index{LTDC\_TypeDef@{LTDC\_TypeDef}!CPSR@{CPSR}}
\index{CPSR@{CPSR}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CPSR}{CPSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+P\+SR}

L\+T\+DC Current Position Status Register, Address offset\+: 0x44 \mbox{\Hypertarget{struct_l_t_d_c___type_def_aae092d9d07574afe1fbc79c8bf7f7c19}\label{struct_l_t_d_c___type_def_aae092d9d07574afe1fbc79c8bf7f7c19}} 
\index{LTDC\_TypeDef@{LTDC\_TypeDef}!GCR@{GCR}}
\index{GCR@{GCR}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{GCR}{GCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t G\+CR}

L\+T\+DC Global Control Register, Address offset\+: 0x18 \mbox{\Hypertarget{struct_l_t_d_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}\label{struct_l_t_d_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}} 
\index{LTDC\_TypeDef@{LTDC\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICR}{ICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+CR}

L\+T\+DC Interrupt Clear Register, Address offset\+: 0x3C \mbox{\Hypertarget{struct_l_t_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}\label{struct_l_t_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}} 
\index{LTDC\_TypeDef@{LTDC\_TypeDef}!IER@{IER}}
\index{IER@{IER}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+ER}

L\+T\+DC Interrupt Enable Register, Address offset\+: 0x34 \mbox{\Hypertarget{struct_l_t_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}\label{struct_l_t_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}} 
\index{LTDC\_TypeDef@{LTDC\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+SR}

L\+T\+DC Interrupt Status Register, Address offset\+: 0x38 \mbox{\Hypertarget{struct_l_t_d_c___type_def_a7d311d182e9cb4a5acd25f6bb3e1422d}\label{struct_l_t_d_c___type_def_a7d311d182e9cb4a5acd25f6bb3e1422d}} 
\index{LTDC\_TypeDef@{LTDC\_TypeDef}!LIPCR@{LIPCR}}
\index{LIPCR@{LIPCR}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LIPCR}{LIPCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t L\+I\+P\+CR}

L\+T\+DC Line Interrupt Position Configuration Register, Address offset\+: 0x40 \mbox{\Hypertarget{struct_l_t_d_c___type_def_a8be676577db129a84a9a2689519a8502}\label{struct_l_t_d_c___type_def_a8be676577db129a84a9a2689519a8502}} 
\index{LTDC\_TypeDef@{LTDC\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}2\mbox{]}}

Reserved, 0x00-\/0x04 ~\newline
 \mbox{\Hypertarget{struct_l_t_d_c___type_def_a28d88d9a08aab1adbebea61c42ef901e}\label{struct_l_t_d_c___type_def_a28d88d9a08aab1adbebea61c42ef901e}} 
\index{LTDC\_TypeDef@{LTDC\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1\mbox{[}2\mbox{]}}

Reserved, 0x1\+C-\/0x20 ~\newline
 \mbox{\Hypertarget{struct_l_t_d_c___type_def_a032c71ff46a97d2398e5c15a1b4fa50d}\label{struct_l_t_d_c___type_def_a032c71ff46a97d2398e5c15a1b4fa50d}} 
\index{LTDC\_TypeDef@{LTDC\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2\mbox{[}1\mbox{]}}

Reserved, 0x28 ~\newline
 \mbox{\Hypertarget{struct_l_t_d_c___type_def_ad4a213d23b6c7413d93b180984c5542c}\label{struct_l_t_d_c___type_def_ad4a213d23b6c7413d93b180984c5542c}} 
\index{LTDC\_TypeDef@{LTDC\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D3\mbox{[}1\mbox{]}}

Reserved, 0x30 ~\newline
 \mbox{\Hypertarget{struct_l_t_d_c___type_def_a92af0fef30467bfce8d1408f81cfda6d}\label{struct_l_t_d_c___type_def_a92af0fef30467bfce8d1408f81cfda6d}} 
\index{LTDC\_TypeDef@{LTDC\_TypeDef}!SRCR@{SRCR}}
\index{SRCR@{SRCR}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SRCR}{SRCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+R\+CR}

L\+T\+DC Shadow Reload Configuration Register, Address offset\+: 0x24 \mbox{\Hypertarget{struct_l_t_d_c___type_def_a3aa8cb3b286c630b9fa126616a1f6498}\label{struct_l_t_d_c___type_def_a3aa8cb3b286c630b9fa126616a1f6498}} 
\index{LTDC\_TypeDef@{LTDC\_TypeDef}!SSCR@{SSCR}}
\index{SSCR@{SSCR}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SSCR}{SSCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+S\+CR}

L\+T\+DC Synchronization Size Configuration Register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_l_t_d_c___type_def_ace97ea64f6db802fc5488601bb8558ab}\label{struct_l_t_d_c___type_def_ace97ea64f6db802fc5488601bb8558ab}} 
\index{LTDC\_TypeDef@{LTDC\_TypeDef}!TWCR@{TWCR}}
\index{TWCR@{TWCR}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TWCR}{TWCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+W\+CR}

L\+T\+DC Total Width Configuration Register, Address offset\+: 0x14 

La documentación para esta estructura fue generada a partir del siguiente fichero\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F4xx/\+Include/\mbox{\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}}\end{DoxyCompactItemize}
