/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [3:0] celloutsig_0_9z;
  wire [28:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [19:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = celloutsig_0_1z[7] ? celloutsig_0_0z : in_data[4];
  assign celloutsig_0_11z = !(celloutsig_0_1z[8] ? celloutsig_0_0z : celloutsig_0_2z);
  assign celloutsig_1_2z = ~(celloutsig_1_0z[2] | celloutsig_1_1z);
  assign celloutsig_0_4z = celloutsig_0_2z | ~(celloutsig_0_2z);
  assign celloutsig_0_8z = { celloutsig_0_1z[7:2], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z } === celloutsig_0_7z;
  assign celloutsig_1_1z = celloutsig_1_0z[6:2] >= celloutsig_1_0z[23:19];
  assign celloutsig_1_5z = { in_data[130], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z } >= { celloutsig_1_0z[5:3], celloutsig_1_3z };
  assign celloutsig_0_5z = ! { celloutsig_0_3z[2:1], celloutsig_0_0z };
  assign celloutsig_1_4z = { in_data[172:155], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z } < { in_data[151:130], celloutsig_1_2z };
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z } < in_data[135:132];
  assign celloutsig_1_0z = in_data[164:136] % { 1'h1, in_data[148:121] };
  assign celloutsig_1_19z = celloutsig_1_8z[13:11] % { 1'h1, celloutsig_1_1z, celloutsig_1_10z };
  assign celloutsig_0_12z = { celloutsig_0_6z[9:3], celloutsig_0_11z } != { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[61:56] !== in_data[77:72];
  assign celloutsig_1_3z = & { celloutsig_1_2z, celloutsig_1_0z[23:22] };
  assign celloutsig_1_10z = ^ { in_data[174:154], celloutsig_1_1z };
  assign celloutsig_1_18z = ^ celloutsig_1_8z[7:3];
  assign celloutsig_0_7z = in_data[23:15] >> in_data[92:84];
  assign celloutsig_0_3z = in_data[18:13] >>> celloutsig_0_1z[8:3];
  assign celloutsig_0_1z = in_data[16:8] - { in_data[65:58], celloutsig_0_0z };
  assign celloutsig_1_8z = { celloutsig_1_0z[16:0], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_6z } - in_data[134:115];
  assign celloutsig_0_6z = { celloutsig_0_3z[1], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z } ~^ { celloutsig_0_3z[5:1], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_13z = { celloutsig_0_6z[8:6], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_5z } ~^ { celloutsig_0_1z, celloutsig_0_4z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_9z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_9z = in_data[63:60];
  assign { out_data[128], out_data[98:96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
