Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Oct 15 16:26:40 2019
| Host         : LAPTOP-DK3JDSV0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a12ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             177 |           42 |
| No           | No                    | Yes                    |              25 |            8 |
| No           | Yes                   | No                     |              37 |           26 |
| Yes          | No                    | No                     |             200 |          101 |
| Yes          | No                    | Yes                    |              27 |            6 |
| Yes          | Yes                   | No                     |              56 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------------------------+-------------------------------------+------------------+----------------+
|     Clock Signal     |                   Enable Signal                   |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------------+---------------------------------------------------+-------------------------------------+------------------+----------------+
|  CLK_undiv_IBUF_BUFG | UART1/uart_tx_data                                | Wrapper1/ARM1/ProgramCounter1/RESET |                1 |              1 |
|  CLK_undiv_IBUF_BUFG | UART1/oversample_baud_tick_reg_n_0                | Wrapper1/ARM1/ProgramCounter1/RESET |                1 |              4 |
|  CLK_undiv_IBUF_BUFG | UART1/uart_rx_sync_clock_0                        | Wrapper1/ARM1/ProgramCounter1/RESET |                1 |              4 |
|  LED_OBUF_BUFG[7]    | RESET_IBUF                                        |                                     |                2 |              4 |
|  CLK_undiv_IBUF_BUFG | UART1/uart_tx_data_block[6]_i_1_n_0               | Wrapper1/ARM1/ProgramCounter1/RESET |                1 |              7 |
|  CLK_undiv_IBUF_BUFG | UART1/E[0]                                        | Wrapper1/ARM1/ProgramCounter1/RESET |                3 |              8 |
|  CLK_undiv_IBUF_BUFG | Wrapper1/E[0]                                     | Wrapper1/ARM1/ProgramCounter1/RESET |                1 |              8 |
|  LED_OBUF_BUFG[7]    | Wrapper1/ARM1/ProgramCounter1/LED_OUT[7]_i_7_0[0] | Wrapper1/ARM1/ProgramCounter1/RESET |                3 |              8 |
|  LED_OBUF_BUFG[7]    | Wrapper1/ARM1/ProgramCounter1/E[0]                |                                     |                1 |              8 |
|  CLK_undiv_IBUF_BUFG | UART1/uart_rx_data_block                          | Wrapper1/ARM1/ProgramCounter1/RESET |                2 |             11 |
|  CLK_undiv_IBUF_BUFG | sel                                               |                                     |                8 |             28 |
|  CLK_undiv_IBUF_BUFG |                                                   | Wrapper1/ARM1/ProgramCounter1/RESET |               10 |             30 |
|  LED_OBUF_BUFG[7]    |                                                   | Wrapper1/ARM1/ProgramCounter1/RESET |               24 |             32 |
|  LED_OBUF_BUFG[7]    | Wrapper1/ARM1/MCycle/state_reg_0                  | Wrapper1/ARM1/ProgramCounter1/RESET |                9 |             32 |
|  LED_OBUF_BUFG[7]    | Wrapper1/ARM1/ProgramCounter1/PC_reg[4]_13[0]     |                                     |               16 |             32 |
|  LED_OBUF_BUFG[7]    | Wrapper1/ARM1/ProgramCounter1/PC_reg[4]_14[0]     |                                     |               19 |             32 |
|  LED_OBUF_BUFG[7]    | Wrapper1/ARM1/ProgramCounter1/PC_reg[4]_12[0]     |                                     |               14 |             32 |
|  LED_OBUF_BUFG[7]    | Wrapper1/ARM1/ProgramCounter1/PC_reg[4]_11[0]     |                                     |               18 |             32 |
|  LED_OBUF_BUFG[7]    | Wrapper1/ARM1/ProgramCounter1/Z_reg[0]            |                                     |               23 |             32 |
|  CLK_undiv_IBUF_BUFG |                                                   |                                     |               10 |             38 |
|  LED_OBUF_BUFG[7]    | Wrapper1/ARM1/ProgramCounter1/p_1_in              |                                     |               16 |             64 |
|  LED_OBUF_BUFG[7]    |                                                   |                                     |               32 |            139 |
+----------------------+---------------------------------------------------+-------------------------------------+------------------+----------------+


