

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               683cddcc5458217ec6137791fb87fd59  /home/pli11/Desktop/re_test/ProgPow/progpow_search/ep_c_wt/main
Extracting PTX file and ptxas options    1: main.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/ep_c_wt/main
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/ep_c_wt/main
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/ep_c_wt/main
Running md5sum using "md5sum /home/pli11/Desktop/re_test/ProgPow/progpow_search/ep_c_wt/main "
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/ep_c_wt/main
Extracting specific PTX file named main.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb : hostFun 0x0x412913, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing main.1.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "keccakf_rndc" from 0x100 to 0x160 (global memory space) 1
GPGPU-Sim PTX: allocating shared region for "_ZZ14progpow_searchm8hash32_tmPK5dag_tP14search_resultsbE5c_dag" from 0x0 to 0x4000 (shared memory space)
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file main.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from main.1.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' : regs=56, lmem=0, smem=16384, cmem=425
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x41cb00; deviceAddress = keccakf_rndc; deviceName = keccakf_rndc
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 96 bytes
GPGPU-Sim PTX registering constant keccakf_rndc (96 bytes) to name mapping
Set Device to current
Resetting device
Generating mining buffers
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc387a7128..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc387a71e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc387a7118..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc387a7110..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc387a7108..
GPGPU-Sim PTX: Setting up arguments for 1 bytes starting at 0x7ffc387a7104..

GPGPU-Sim PTX: cudaLaunch for 0x0x412913 (mode=performance simulation) on stream 2
GPGPU-Sim PTX: finding reconvergence points for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding dominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding postdominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: reconvergence points for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (main.1.sm_70.ptx:41) @%p1 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (main.1.sm_70.ptx:62) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0b8 (main.1.sm_70.ptx:59) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (main.1.sm_70.ptx:62) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12b8 (main.1.sm_70.ptx:644) @%p5 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (main.1.sm_70.ptx:1480) mov.u32 %r1230, 4127;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12c0 (main.1.sm_70.ptx:645) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa0 (main.1.sm_70.ptx:1064) mov.u32 %r1228, 4127;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a90 (main.1.sm_70.ptx:1059) @%p9 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a98 (main.1.sm_70.ptx:1060) bra.uni BB0_7;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1a98 (main.1.sm_70.ptx:1060) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (main.1.sm_70.ptx:1480) mov.u32 %r1230, 4127;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2278 (main.1.sm_70.ptx:1476) @%p7 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (main.1.sm_70.ptx:1480) mov.u32 %r1230, 4127;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2280 (main.1.sm_70.ptx:1477) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa0 (main.1.sm_70.ptx:1064) mov.u32 %r1228, 4127;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2660 (main.1.sm_70.ptx:1603) @%p26 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26a8 (main.1.sm_70.ptx:1615) add.s32 %r1245, %r1245, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x26b8 (main.1.sm_70.ptx:1617) @%p27 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26c0 (main.1.sm_70.ptx:1619) ld.param.u64 %rd30, [_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb_param_2];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x26d0 (main.1.sm_70.ptx:1621) @%p28 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27c8 (main.1.sm_70.ptx:1676) ret;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x26f8 (main.1.sm_70.ptx:1627) @%p29 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27c8 (main.1.sm_70.ptx:1676) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'.
GPGPU-Sim PTX: pushing kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' to stream 2, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 2 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
Destroy streams for kernel 1: size 0
kernel_name = _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
kernel_launch_uid = 1 
gpu_sim_cycle = 1525293
gpu_sim_insn = 276727808
gpu_ipc =     181.4260
gpu_tot_sim_cycle = 1525293
gpu_tot_sim_insn = 276727808
gpu_tot_ipc =     181.4260
gpu_tot_issued_cta = 4
gpu_occupancy = 12.4924% 
gpu_tot_occupancy = 12.4924% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0081
partiton_level_parallism_total  =       0.0081
partiton_level_parallism_util =       2.2289
partiton_level_parallism_util_total  =       2.2289
L2_BW  =       0.2918 GB/Sec
L2_BW_total  =       0.2918 GB/Sec
gpu_total_sim_rate=71193

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 273408
	L1D_total_cache_misses = 11264
	L1D_total_cache_miss_rate = 0.0412
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 264192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9216

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
267312, 267312, 267312, 267312, 267312, 267312, 267312, 267312, 
gpgpu_n_tot_thrd_icount = 276873216
gpgpu_n_tot_w_icount = 8652288
gpgpu_n_stall_shd_mem = 738880
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3072
gpgpu_n_mem_write_global = 9216
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1053696
gpgpu_n_store_insn = 9216
gpgpu_n_shmem_insn = 11550720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 497664
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 240224
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3055	W0_Idle:35366	W0_Scoreboard:15728871	W1:0	W2:4096	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8549888
single_issue_nums: WS0:2138496	WS1:2138496	WS2:2138496	WS3:2138496	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16384 {8:2048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 368640 {40:9216,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40960 {40:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 73728 {8:9216,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40960 {40:1024,}
maxmflatency = 1251 
max_icnt2mem_latency = 357 
maxmrqlatency = 40 
max_icnt2sh_latency = 591 
averagemflatency = 750 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 38 
mrq_lat_table:2764 	2990 	2437 	1183 	210 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	390 	2090 	9725 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	206 	145 	67 	4523 	4386 	2522 	286 	153 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3110 	1249 	1632 	2236 	2046 	1513 	225 	207 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	5 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:   1515860   1515799         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:   1515883   1516501         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:   1516135   1516757         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:   1516156   1516778         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:   1516065   1516875         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:   1516345   1516898         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:   1516250   1516803         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:   1516273   1516825         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:   1516181   1516736         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:   1516466   1516880         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:   1516364   1516614         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:   1516385   1516638         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:   1516406   1516658         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:   1516430   1516647         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:   1516883   1516727         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:   1516904   1516752         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:   1516275   1515630         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:   1516298   1515656         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:   1516614   1515916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:   1516634   1515941         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:   1516538   1515844         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:   1516562   1515871         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:   1516471   1515775         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:   1517056   1515800         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:   1516478   1515715         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:   1516502   1515740         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:   1516240   1515481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:   1516266   1515507         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:   1516290   1515534         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:   1516314   1515558         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:   1516398   1515643         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:   1516423   1515668         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 99.500000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 68.500000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 9728/128 = 76.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:       191       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       129       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 9216
min_bank_accesses = 0!
chip skew: 320/256 = 1.25
average mf latency per bank:
dram[0]:       2936       921    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        891       969    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        858       992    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        855       958    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        859       964    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        873       963    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        880       957    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        876       934    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        884       964    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        879       950    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        922       955    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        926       941    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        945       942    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        929       959    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        939       971    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        935       929    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        914       894    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        908       882    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        925       882    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        920       881    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        920       887    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        915       895    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        909       878    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        948       869    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        915       885    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        907       873    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        917       882    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        906       879    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        916       896    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        914       870    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        921       872    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        927       871    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1251       953         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        844      1025         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        887      1078         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        891      1004         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        890       992         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        894      1025         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        888       996         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        892       951         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        891      1031         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        887       963         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        902       970         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        900       946         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        910       943         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        918       985         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        921       998         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        923       979         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        899       904         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        899       879         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        938       868         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        927       875         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        912       867         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        905       923         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        904       856         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        989       859         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        900       889         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        905       856         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        899       863         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        899       866         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        902       904         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        941       859         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        945       852         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        975       839         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145317 n_nop=1144976 n_act=4 n_pre=2 n_ref_event=0 n_req=335 n_rd=16 n_rd_L2_A=0 n_write=319 n_wr_bk=0 bw_util=0.0002925
n_activity=975 dram_eff=0.3436
bk0: 8a 1145121i bk1: 8a 1145180i bk2: 0a 1145317i bk3: 0a 1145317i bk4: 0a 1145317i bk5: 0a 1145317i bk6: 0a 1145317i bk7: 0a 1145317i bk8: 0a 1145317i bk9: 0a 1145317i bk10: 0a 1145317i bk11: 0a 1145317i bk12: 0a 1145317i bk13: 0a 1145317i bk14: 0a 1145317i bk15: 0a 1145317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988060
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993730
Bank_Level_Parallism = 1.006024
Bank_Level_Parallism_Col = 1.006289
Bank_Level_Parallism_Ready = 1.008955
write_to_read_ratio_blp_rw_average = 0.918239
GrpLevelPara = 1.006289 

BW Util details:
bwutil = 0.000292 
total_CMD = 1145317 
util_bw = 335 
Wasted_Col = 305 
Wasted_Row = 24 
Idle = 1144653 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 263 
rwq = 0 
CCDLc_limit_alone = 263 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145317 
n_nop = 1144976 
Read = 16 
Write = 319 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 335 
total_req = 335 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 335 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000292 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000663572
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145317 n_nop=1144976 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002934
n_activity=924 dram_eff=0.3636
bk0: 8a 1145124i bk1: 8a 1145176i bk2: 0a 1145317i bk3: 0a 1145317i bk4: 0a 1145317i bk5: 0a 1145317i bk6: 0a 1145317i bk7: 0a 1145317i bk8: 0a 1145317i bk9: 0a 1145317i bk10: 0a 1145317i bk11: 0a 1145317i bk12: 0a 1145317i bk13: 0a 1145317i bk14: 0a 1145317i bk15: 0a 1145317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.019787
Bank_Level_Parallism_Col = 1.019048
Bank_Level_Parallism_Ready = 1.011905
write_to_read_ratio_blp_rw_average = 0.917460
GrpLevelPara = 1.019048 

BW Util details:
bwutil = 0.000293 
total_CMD = 1145317 
util_bw = 336 
Wasted_Col = 298 
Wasted_Row = 23 
Idle = 1144660 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 256 
rwq = 0 
CCDLc_limit_alone = 256 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145317 
n_nop = 1144976 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002933 
queue_avg = 0.000857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000856531
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145317 n_nop=1144976 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002934
n_activity=938 dram_eff=0.3582
bk0: 8a 1145128i bk1: 8a 1145177i bk2: 0a 1145317i bk3: 0a 1145317i bk4: 0a 1145317i bk5: 0a 1145317i bk6: 0a 1145317i bk7: 0a 1145317i bk8: 0a 1145317i bk9: 0a 1145317i bk10: 0a 1145317i bk11: 0a 1145317i bk12: 0a 1145317i bk13: 0a 1145317i bk14: 0a 1145317i bk15: 0a 1145317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.037441
Bank_Level_Parallism_Col = 1.024116
Bank_Level_Parallism_Ready = 1.017857
write_to_read_ratio_blp_rw_average = 0.916399
GrpLevelPara = 1.024116 

BW Util details:
bwutil = 0.000293 
total_CMD = 1145317 
util_bw = 336 
Wasted_Col = 290 
Wasted_Row = 15 
Idle = 1144676 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 251 
rwq = 0 
CCDLc_limit_alone = 251 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145317 
n_nop = 1144976 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002933 
queue_avg = 0.000858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000858278
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145317 n_nop=1144976 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002934
n_activity=933 dram_eff=0.3601
bk0: 8a 1145123i bk1: 8a 1145177i bk2: 0a 1145317i bk3: 0a 1145317i bk4: 0a 1145317i bk5: 0a 1145317i bk6: 0a 1145317i bk7: 0a 1145317i bk8: 0a 1145317i bk9: 0a 1145317i bk10: 0a 1145317i bk11: 0a 1145317i bk12: 0a 1145317i bk13: 0a 1145317i bk14: 0a 1145317i bk15: 0a 1145317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.033951
Bank_Level_Parallism_Col = 1.020668
Bank_Level_Parallism_Ready = 1.008929
write_to_read_ratio_blp_rw_average = 0.917329
GrpLevelPara = 1.020668 

BW Util details:
bwutil = 0.000293 
total_CMD = 1145317 
util_bw = 336 
Wasted_Col = 297 
Wasted_Row = 15 
Idle = 1144669 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 255 
rwq = 0 
CCDLc_limit_alone = 255 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145317 
n_nop = 1144976 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002933 
queue_avg = 0.000814 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000813749
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145317 n_nop=1144975 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002934
n_activity=1001 dram_eff=0.3357
bk0: 8a 1145139i bk1: 8a 1145191i bk2: 0a 1145317i bk3: 0a 1145317i bk4: 0a 1145317i bk5: 0a 1145317i bk6: 0a 1145317i bk7: 0a 1145317i bk8: 0a 1145317i bk9: 0a 1145317i bk10: 0a 1145317i bk11: 0a 1145317i bk12: 0a 1145317i bk13: 0a 1145317i bk14: 0a 1145317i bk15: 0a 1145317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.006289
Bank_Level_Parallism_Col = 1.006579
Bank_Level_Parallism_Ready = 1.002976
write_to_read_ratio_blp_rw_average = 0.914474
GrpLevelPara = 1.006579 

BW Util details:
bwutil = 0.000293 
total_CMD = 1145317 
util_bw = 336 
Wasted_Col = 276 
Wasted_Row = 24 
Idle = 1144681 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 234 
rwq = 0 
CCDLc_limit_alone = 234 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145317 
n_nop = 1144975 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000579752
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145317 n_nop=1144975 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002934
n_activity=914 dram_eff=0.3676
bk0: 8a 1145132i bk1: 8a 1145184i bk2: 0a 1145317i bk3: 0a 1145317i bk4: 0a 1145317i bk5: 0a 1145317i bk6: 0a 1145317i bk7: 0a 1145317i bk8: 0a 1145317i bk9: 0a 1145317i bk10: 0a 1145317i bk11: 0a 1145317i bk12: 0a 1145317i bk13: 0a 1145317i bk14: 0a 1145317i bk15: 0a 1145317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.033175
Bank_Level_Parallism_Col = 1.029605
Bank_Level_Parallism_Ready = 1.011905
write_to_read_ratio_blp_rw_average = 0.914474
GrpLevelPara = 1.029605 

BW Util details:
bwutil = 0.000293 
total_CMD = 1145317 
util_bw = 336 
Wasted_Col = 276 
Wasted_Row = 21 
Idle = 1144684 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 15 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 239 
rwq = 0 
CCDLc_limit_alone = 239 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145317 
n_nop = 1144975 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000817241
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145317 n_nop=1144976 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002934
n_activity=906 dram_eff=0.3709
bk0: 8a 1145137i bk1: 8a 1145184i bk2: 0a 1145317i bk3: 0a 1145317i bk4: 0a 1145317i bk5: 0a 1145317i bk6: 0a 1145317i bk7: 0a 1145317i bk8: 0a 1145317i bk9: 0a 1145317i bk10: 0a 1145317i bk11: 0a 1145317i bk12: 0a 1145317i bk13: 0a 1145317i bk14: 0a 1145317i bk15: 0a 1145317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.040064
Bank_Level_Parallism_Col = 1.033278
Bank_Level_Parallism_Ready = 1.011905
write_to_read_ratio_blp_rw_average = 0.913478
GrpLevelPara = 1.033278 

BW Util details:
bwutil = 0.000293 
total_CMD = 1145317 
util_bw = 336 
Wasted_Col = 269 
Wasted_Row = 19 
Idle = 1144693 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 228 
rwq = 0 
CCDLc_limit_alone = 228 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145317 
n_nop = 1144976 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002933 
queue_avg = 0.000794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000793667
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145317 n_nop=1144976 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002934
n_activity=925 dram_eff=0.3632
bk0: 8a 1145121i bk1: 8a 1145179i bk2: 0a 1145317i bk3: 0a 1145317i bk4: 0a 1145317i bk5: 0a 1145317i bk6: 0a 1145317i bk7: 0a 1145317i bk8: 0a 1145317i bk9: 0a 1145317i bk10: 0a 1145317i bk11: 0a 1145317i bk12: 0a 1145317i bk13: 0a 1145317i bk14: 0a 1145317i bk15: 0a 1145317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.022901
Bank_Level_Parallism_Col = 1.015823
Bank_Level_Parallism_Ready = 1.008929
write_to_read_ratio_blp_rw_average = 0.917722
GrpLevelPara = 1.015823 

BW Util details:
bwutil = 0.000293 
total_CMD = 1145317 
util_bw = 336 
Wasted_Col = 300 
Wasted_Row = 19 
Idle = 1144662 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 259 
rwq = 0 
CCDLc_limit_alone = 259 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145317 
n_nop = 1144976 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002933 
queue_avg = 0.000880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000880106
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145317 n_nop=1144975 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002934
n_activity=954 dram_eff=0.3522
bk0: 8a 1145118i bk1: 8a 1145175i bk2: 0a 1145317i bk3: 0a 1145317i bk4: 0a 1145317i bk5: 0a 1145317i bk6: 0a 1145317i bk7: 0a 1145317i bk8: 0a 1145317i bk9: 0a 1145317i bk10: 0a 1145317i bk11: 0a 1145317i bk12: 0a 1145317i bk13: 0a 1145317i bk14: 0a 1145317i bk15: 0a 1145317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.019578
Bank_Level_Parallism_Col = 1.015649
Bank_Level_Parallism_Ready = 1.014881
write_to_read_ratio_blp_rw_average = 0.918623
GrpLevelPara = 1.015649 

BW Util details:
bwutil = 0.000293 
total_CMD = 1145317 
util_bw = 336 
Wasted_Col = 307 
Wasted_Row = 21 
Idle = 1144653 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 265 
rwq = 0 
CCDLc_limit_alone = 265 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145317 
n_nop = 1144975 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000761361
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145317 n_nop=1144975 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002934
n_activity=974 dram_eff=0.345
bk0: 8a 1145133i bk1: 8a 1145171i bk2: 0a 1145317i bk3: 0a 1145317i bk4: 0a 1145317i bk5: 0a 1145317i bk6: 0a 1145317i bk7: 0a 1145317i bk8: 0a 1145317i bk9: 0a 1145317i bk10: 0a 1145317i bk11: 0a 1145317i bk12: 0a 1145317i bk13: 0a 1145317i bk14: 0a 1145317i bk15: 0a 1145317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.029366
Bank_Level_Parallism_Col = 1.030695
Bank_Level_Parallism_Ready = 1.017857
write_to_read_ratio_blp_rw_average = 0.915994
GrpLevelPara = 1.030695 

BW Util details:
bwutil = 0.000293 
total_CMD = 1145317 
util_bw = 336 
Wasted_Col = 287 
Wasted_Row = 24 
Idle = 1144670 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 15 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 251 
rwq = 0 
CCDLc_limit_alone = 251 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145317 
n_nop = 1144975 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000648729
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145317 n_nop=1144976 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002934
n_activity=928 dram_eff=0.3621
bk0: 8a 1145121i bk1: 8a 1145175i bk2: 0a 1145317i bk3: 0a 1145317i bk4: 0a 1145317i bk5: 0a 1145317i bk6: 0a 1145317i bk7: 0a 1145317i bk8: 0a 1145317i bk9: 0a 1145317i bk10: 0a 1145317i bk11: 0a 1145317i bk12: 0a 1145317i bk13: 0a 1145317i bk14: 0a 1145317i bk15: 0a 1145317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.022762
Bank_Level_Parallism_Col = 1.022152
Bank_Level_Parallism_Ready = 1.008929
write_to_read_ratio_blp_rw_average = 0.917722
GrpLevelPara = 1.022152 

BW Util details:
bwutil = 0.000293 
total_CMD = 1145317 
util_bw = 336 
Wasted_Col = 300 
Wasted_Row = 23 
Idle = 1144658 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 260 
rwq = 0 
CCDLc_limit_alone = 260 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145317 
n_nop = 1144976 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002933 
queue_avg = 0.000894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000894076
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145317 n_nop=1144975 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002934
n_activity=948 dram_eff=0.3544
bk0: 8a 1145135i bk1: 8a 1145176i bk2: 0a 1145317i bk3: 0a 1145317i bk4: 0a 1145317i bk5: 0a 1145317i bk6: 0a 1145317i bk7: 0a 1145317i bk8: 0a 1145317i bk9: 0a 1145317i bk10: 0a 1145317i bk11: 0a 1145317i bk12: 0a 1145317i bk13: 0a 1145317i bk14: 0a 1145317i bk15: 0a 1145317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.024883
Bank_Level_Parallism_Col = 1.026016
Bank_Level_Parallism_Ready = 1.017857
write_to_read_ratio_blp_rw_average = 0.915447
GrpLevelPara = 1.026016 

BW Util details:
bwutil = 0.000293 
total_CMD = 1145317 
util_bw = 336 
Wasted_Col = 283 
Wasted_Row = 24 
Idle = 1144674 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 242 
rwq = 0 
CCDLc_limit_alone = 242 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145317 
n_nop = 1144975 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000829465
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145317 n_nop=1144975 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002934
n_activity=941 dram_eff=0.3571
bk0: 8a 1145128i bk1: 8a 1145182i bk2: 0a 1145317i bk3: 0a 1145317i bk4: 0a 1145317i bk5: 0a 1145317i bk6: 0a 1145317i bk7: 0a 1145317i bk8: 0a 1145317i bk9: 0a 1145317i bk10: 0a 1145317i bk11: 0a 1145317i bk12: 0a 1145317i bk13: 0a 1145317i bk14: 0a 1145317i bk15: 0a 1145317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.012270
Bank_Level_Parallism_Col = 1.012820
Bank_Level_Parallism_Ready = 1.008929
write_to_read_ratio_blp_rw_average = 0.916667
GrpLevelPara = 1.012820 

BW Util details:
bwutil = 0.000293 
total_CMD = 1145317 
util_bw = 336 
Wasted_Col = 292 
Wasted_Row = 24 
Idle = 1144665 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 250 
rwq = 0 
CCDLc_limit_alone = 250 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145317 
n_nop = 1144975 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000865263
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145317 n_nop=1144976 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002934
n_activity=1010 dram_eff=0.3327
bk0: 8a 1145136i bk1: 8a 1145173i bk2: 0a 1145317i bk3: 0a 1145317i bk4: 0a 1145317i bk5: 0a 1145317i bk6: 0a 1145317i bk7: 0a 1145317i bk8: 0a 1145317i bk9: 0a 1145317i bk10: 0a 1145317i bk11: 0a 1145317i bk12: 0a 1145317i bk13: 0a 1145317i bk14: 0a 1145317i bk15: 0a 1145317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.010703
Bank_Level_Parallism_Col = 1.003170
Bank_Level_Parallism_Ready = 1.002976
write_to_read_ratio_blp_rw_average = 0.917591
GrpLevelPara = 1.003170 

BW Util details:
bwutil = 0.000293 
total_CMD = 1145317 
util_bw = 336 
Wasted_Col = 299 
Wasted_Row = 19 
Idle = 1144663 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 257 
rwq = 0 
CCDLc_limit_alone = 257 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145317 
n_nop = 1144976 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002933 
queue_avg = 0.000688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000688019
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145317 n_nop=1144975 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002934
n_activity=985 dram_eff=0.3411
bk0: 8a 1145127i bk1: 8a 1145175i bk2: 0a 1145317i bk3: 0a 1145317i bk4: 0a 1145317i bk5: 0a 1145317i bk6: 0a 1145317i bk7: 0a 1145317i bk8: 0a 1145317i bk9: 0a 1145317i bk10: 0a 1145317i bk11: 0a 1145317i bk12: 0a 1145317i bk13: 0a 1145317i bk14: 0a 1145317i bk15: 0a 1145317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.918750
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000293 
total_CMD = 1145317 
util_bw = 336 
Wasted_Col = 308 
Wasted_Row = 24 
Idle = 1144649 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 266 
rwq = 0 
CCDLc_limit_alone = 266 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145317 
n_nop = 1144975 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0008478
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145317 n_nop=1144976 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002934
n_activity=958 dram_eff=0.3507
bk0: 8a 1145126i bk1: 8a 1145175i bk2: 0a 1145317i bk3: 0a 1145317i bk4: 0a 1145317i bk5: 0a 1145317i bk6: 0a 1145317i bk7: 0a 1145317i bk8: 0a 1145317i bk9: 0a 1145317i bk10: 0a 1145317i bk11: 0a 1145317i bk12: 0a 1145317i bk13: 0a 1145317i bk14: 0a 1145317i bk15: 0a 1145317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.015175
Bank_Level_Parallism_Col = 1.014241
Bank_Level_Parallism_Ready = 1.008929
write_to_read_ratio_blp_rw_average = 0.917722
GrpLevelPara = 1.014241 

BW Util details:
bwutil = 0.000293 
total_CMD = 1145317 
util_bw = 336 
Wasted_Col = 300 
Wasted_Row = 23 
Idle = 1144658 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 258 
rwq = 0 
CCDLc_limit_alone = 258 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145317 
n_nop = 1144976 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002933 
queue_avg = 0.000843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000843435
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145317 n_nop=1145038 n_act=4 n_pre=2 n_ref_event=0 n_req=273 n_rd=16 n_rd_L2_A=0 n_write=257 n_wr_bk=0 bw_util=0.0002384
n_activity=829 dram_eff=0.3293
bk0: 8a 1145176i bk1: 8a 1145189i bk2: 0a 1145317i bk3: 0a 1145317i bk4: 0a 1145317i bk5: 0a 1145317i bk6: 0a 1145317i bk7: 0a 1145317i bk8: 0a 1145317i bk9: 0a 1145317i bk10: 0a 1145317i bk11: 0a 1145317i bk12: 0a 1145317i bk13: 0a 1145317i bk14: 0a 1145317i bk15: 0a 1145317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985348
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992218
Bank_Level_Parallism = 1.046332
Bank_Level_Parallism_Col = 1.048980
Bank_Level_Parallism_Ready = 1.014652
write_to_read_ratio_blp_rw_average = 0.893878
GrpLevelPara = 1.048980 

BW Util details:
bwutil = 0.000238 
total_CMD = 1145317 
util_bw = 273 
Wasted_Col = 221 
Wasted_Row = 24 
Idle = 1144799 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 15 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 185 
rwq = 0 
CCDLc_limit_alone = 185 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145317 
n_nop = 1145038 
Read = 16 
Write = 257 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 273 
total_req = 273 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 273 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000502044
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145317 n_nop=1145040 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002375
n_activity=836 dram_eff=0.3254
bk0: 8a 1145178i bk1: 8a 1145190i bk2: 0a 1145317i bk3: 0a 1145317i bk4: 0a 1145317i bk5: 0a 1145317i bk6: 0a 1145317i bk7: 0a 1145317i bk8: 0a 1145317i bk9: 0a 1145317i bk10: 0a 1145317i bk11: 0a 1145317i bk12: 0a 1145317i bk13: 0a 1145317i bk14: 0a 1145317i bk15: 0a 1145317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.040619
Bank_Level_Parallism_Col = 1.040816
Bank_Level_Parallism_Ready = 1.014706
write_to_read_ratio_blp_rw_average = 0.893878
GrpLevelPara = 1.040816 

BW Util details:
bwutil = 0.000237 
total_CMD = 1145317 
util_bw = 272 
Wasted_Col = 221 
Wasted_Row = 24 
Idle = 1144800 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 13 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 188 
rwq = 0 
CCDLc_limit_alone = 188 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145317 
n_nop = 1145040 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.003610 
queue_avg = 0.000485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000485455
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145317 n_nop=1145039 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002375
n_activity=796 dram_eff=0.3417
bk0: 8a 1145182i bk1: 8a 1145186i bk2: 0a 1145317i bk3: 0a 1145317i bk4: 0a 1145317i bk5: 0a 1145317i bk6: 0a 1145317i bk7: 0a 1145317i bk8: 0a 1145317i bk9: 0a 1145317i bk10: 0a 1145317i bk11: 0a 1145317i bk12: 0a 1145317i bk13: 0a 1145317i bk14: 0a 1145317i bk15: 0a 1145317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.042636
Bank_Level_Parallism_Col = 1.036585
Bank_Level_Parallism_Ready = 1.022059
write_to_read_ratio_blp_rw_average = 0.894309
GrpLevelPara = 1.036585 

BW Util details:
bwutil = 0.000237 
total_CMD = 1145317 
util_bw = 272 
Wasted_Col = 223 
Wasted_Row = 21 
Idle = 1144801 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 190 
rwq = 0 
CCDLc_limit_alone = 190 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145317 
n_nop = 1145039 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00059023
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145317 n_nop=1145040 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002375
n_activity=765 dram_eff=0.3556
bk0: 8a 1145180i bk1: 8a 1145176i bk2: 0a 1145317i bk3: 0a 1145317i bk4: 0a 1145317i bk5: 0a 1145317i bk6: 0a 1145317i bk7: 0a 1145317i bk8: 0a 1145317i bk9: 0a 1145317i bk10: 0a 1145317i bk11: 0a 1145317i bk12: 0a 1145317i bk13: 0a 1145317i bk14: 0a 1145317i bk15: 0a 1145317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.057692
Bank_Level_Parallism_Col = 1.046092
Bank_Level_Parallism_Ready = 1.018382
write_to_read_ratio_blp_rw_average = 0.895792
GrpLevelPara = 1.046092 

BW Util details:
bwutil = 0.000237 
total_CMD = 1145317 
util_bw = 272 
Wasted_Col = 230 
Wasted_Row = 18 
Idle = 1144797 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 195 
rwq = 0 
CCDLc_limit_alone = 195 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145317 
n_nop = 1145040 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.003610 
queue_avg = 0.000611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000611185
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145317 n_nop=1145040 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002375
n_activity=759 dram_eff=0.3584
bk0: 8a 1145181i bk1: 8a 1145179i bk2: 0a 1145317i bk3: 0a 1145317i bk4: 0a 1145317i bk5: 0a 1145317i bk6: 0a 1145317i bk7: 0a 1145317i bk8: 0a 1145317i bk9: 0a 1145317i bk10: 0a 1145317i bk11: 0a 1145317i bk12: 0a 1145317i bk13: 0a 1145317i bk14: 0a 1145317i bk15: 0a 1145317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.066406
Bank_Level_Parallism_Col = 1.050710
Bank_Level_Parallism_Ready = 1.018382
write_to_read_ratio_blp_rw_average = 0.894523
GrpLevelPara = 1.050710 

BW Util details:
bwutil = 0.000237 
total_CMD = 1145317 
util_bw = 272 
Wasted_Col = 224 
Wasted_Row = 16 
Idle = 1144805 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 15 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 187 
rwq = 0 
CCDLc_limit_alone = 187 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145317 
n_nop = 1145040 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.003610 
queue_avg = 0.000609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000608565
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145317 n_nop=1145040 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002375
n_activity=766 dram_eff=0.3551
bk0: 8a 1145183i bk1: 8a 1145176i bk2: 0a 1145317i bk3: 0a 1145317i bk4: 0a 1145317i bk5: 0a 1145317i bk6: 0a 1145317i bk7: 0a 1145317i bk8: 0a 1145317i bk9: 0a 1145317i bk10: 0a 1145317i bk11: 0a 1145317i bk12: 0a 1145317i bk13: 0a 1145317i bk14: 0a 1145317i bk15: 0a 1145317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.039924
Bank_Level_Parallism_Col = 1.023669
Bank_Level_Parallism_Ready = 1.025735
write_to_read_ratio_blp_rw_average = 0.897436
GrpLevelPara = 1.023669 

BW Util details:
bwutil = 0.000237 
total_CMD = 1145317 
util_bw = 272 
Wasted_Col = 238 
Wasted_Row = 16 
Idle = 1144791 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 199 
rwq = 0 
CCDLc_limit_alone = 199 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145317 
n_nop = 1145040 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.003610 
queue_avg = 0.000595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000594595
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145317 n_nop=1145040 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002375
n_activity=766 dram_eff=0.3551
bk0: 8a 1145194i bk1: 8a 1145185i bk2: 0a 1145317i bk3: 0a 1145317i bk4: 0a 1145317i bk5: 0a 1145317i bk6: 0a 1145317i bk7: 0a 1145317i bk8: 0a 1145317i bk9: 0a 1145317i bk10: 0a 1145317i bk11: 0a 1145317i bk12: 0a 1145317i bk13: 0a 1145317i bk14: 0a 1145317i bk15: 0a 1145317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.041502
Bank_Level_Parallism_Col = 1.033126
Bank_Level_Parallism_Ready = 1.036765
write_to_read_ratio_blp_rw_average = 0.892340
GrpLevelPara = 1.033126 

BW Util details:
bwutil = 0.000237 
total_CMD = 1145317 
util_bw = 272 
Wasted_Col = 214 
Wasted_Row = 20 
Idle = 1144811 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 173 
rwq = 0 
CCDLc_limit_alone = 173 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145317 
n_nop = 1145040 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.003610 
queue_avg = 0.000499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000499425
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145317 n_nop=1145040 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002375
n_activity=723 dram_eff=0.3762
bk0: 8a 1145183i bk1: 8a 1145184i bk2: 0a 1145317i bk3: 0a 1145317i bk4: 0a 1145317i bk5: 0a 1145317i bk6: 0a 1145317i bk7: 0a 1145317i bk8: 0a 1145317i bk9: 0a 1145317i bk10: 0a 1145317i bk11: 0a 1145317i bk12: 0a 1145317i bk13: 0a 1145317i bk14: 0a 1145317i bk15: 0a 1145317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.067327
Bank_Level_Parallism_Col = 1.062370
Bank_Level_Parallism_Ready = 1.036765
write_to_read_ratio_blp_rw_average = 0.891892
GrpLevelPara = 1.062370 

BW Util details:
bwutil = 0.000237 
total_CMD = 1145317 
util_bw = 272 
Wasted_Col = 212 
Wasted_Row = 21 
Idle = 1144812 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 173 
rwq = 0 
CCDLc_limit_alone = 173 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145317 
n_nop = 1145040 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.003610 
queue_avg = 0.000702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000701989
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145317 n_nop=1145039 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002375
n_activity=812 dram_eff=0.335
bk0: 8a 1145196i bk1: 8a 1145184i bk2: 0a 1145317i bk3: 0a 1145317i bk4: 0a 1145317i bk5: 0a 1145317i bk6: 0a 1145317i bk7: 0a 1145317i bk8: 0a 1145317i bk9: 0a 1145317i bk10: 0a 1145317i bk11: 0a 1145317i bk12: 0a 1145317i bk13: 0a 1145317i bk14: 0a 1145317i bk15: 0a 1145317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.035433
Bank_Level_Parallism_Col = 1.037500
Bank_Level_Parallism_Ready = 1.033088
write_to_read_ratio_blp_rw_average = 0.891667
GrpLevelPara = 1.037500 

BW Util details:
bwutil = 0.000237 
total_CMD = 1145317 
util_bw = 272 
Wasted_Col = 212 
Wasted_Row = 24 
Idle = 1144809 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 170 
rwq = 0 
CCDLc_limit_alone = 170 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145317 
n_nop = 1145039 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000479343
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145317 n_nop=1145039 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002375
n_activity=828 dram_eff=0.3285
bk0: 8a 1145196i bk1: 8a 1145202i bk2: 0a 1145317i bk3: 0a 1145317i bk4: 0a 1145317i bk5: 0a 1145317i bk6: 0a 1145317i bk7: 0a 1145317i bk8: 0a 1145317i bk9: 0a 1145317i bk10: 0a 1145317i bk11: 0a 1145317i bk12: 0a 1145317i bk13: 0a 1145317i bk14: 0a 1145317i bk15: 0a 1145317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.024194
Bank_Level_Parallism_Col = 1.025641
Bank_Level_Parallism_Ready = 1.025735
write_to_read_ratio_blp_rw_average = 0.888889
GrpLevelPara = 1.025641 

BW Util details:
bwutil = 0.000237 
total_CMD = 1145317 
util_bw = 272 
Wasted_Col = 200 
Wasted_Row = 24 
Idle = 1144821 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 158 
rwq = 0 
CCDLc_limit_alone = 158 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145317 
n_nop = 1145039 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000339644
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145317 n_nop=1145039 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002375
n_activity=842 dram_eff=0.323
bk0: 8a 1145191i bk1: 8a 1145193i bk2: 0a 1145317i bk3: 0a 1145317i bk4: 0a 1145317i bk5: 0a 1145317i bk6: 0a 1145317i bk7: 0a 1145317i bk8: 0a 1145317i bk9: 0a 1145317i bk10: 0a 1145317i bk11: 0a 1145317i bk12: 0a 1145317i bk13: 0a 1145317i bk14: 0a 1145317i bk15: 0a 1145317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.013592
Bank_Level_Parallism_Col = 1.014374
Bank_Level_Parallism_Ready = 1.011029
write_to_read_ratio_blp_rw_average = 0.893224
GrpLevelPara = 1.014374 

BW Util details:
bwutil = 0.000237 
total_CMD = 1145317 
util_bw = 272 
Wasted_Col = 219 
Wasted_Row = 24 
Idle = 1144802 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145317 
n_nop = 1145039 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000385046
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145317 n_nop=1145039 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002375
n_activity=831 dram_eff=0.3273
bk0: 8a 1145195i bk1: 8a 1145196i bk2: 0a 1145317i bk3: 0a 1145317i bk4: 0a 1145317i bk5: 0a 1145317i bk6: 0a 1145317i bk7: 0a 1145317i bk8: 0a 1145317i bk9: 0a 1145317i bk10: 0a 1145317i bk11: 0a 1145317i bk12: 0a 1145317i bk13: 0a 1145317i bk14: 0a 1145317i bk15: 0a 1145317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.021825
Bank_Level_Parallism_Col = 1.023109
Bank_Level_Parallism_Ready = 1.014706
write_to_read_ratio_blp_rw_average = 0.890756
GrpLevelPara = 1.023109 

BW Util details:
bwutil = 0.000237 
total_CMD = 1145317 
util_bw = 272 
Wasted_Col = 208 
Wasted_Row = 24 
Idle = 1144813 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 166 
rwq = 0 
CCDLc_limit_alone = 166 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145317 
n_nop = 1145039 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000326547
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145317 n_nop=1145039 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002375
n_activity=826 dram_eff=0.3293
bk0: 8a 1145194i bk1: 8a 1145196i bk2: 0a 1145317i bk3: 0a 1145317i bk4: 0a 1145317i bk5: 0a 1145317i bk6: 0a 1145317i bk7: 0a 1145317i bk8: 0a 1145317i bk9: 0a 1145317i bk10: 0a 1145317i bk11: 0a 1145317i bk12: 0a 1145317i bk13: 0a 1145317i bk14: 0a 1145317i bk15: 0a 1145317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.013752
Bank_Level_Parallism_Col = 1.014553
Bank_Level_Parallism_Ready = 1.018382
write_to_read_ratio_blp_rw_average = 0.891892
GrpLevelPara = 1.014553 

BW Util details:
bwutil = 0.000237 
total_CMD = 1145317 
util_bw = 272 
Wasted_Col = 213 
Wasted_Row = 24 
Idle = 1144808 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 171 
rwq = 0 
CCDLc_limit_alone = 171 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145317 
n_nop = 1145039 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000376315
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145317 n_nop=1145039 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002375
n_activity=805 dram_eff=0.3379
bk0: 8a 1145201i bk1: 8a 1145181i bk2: 0a 1145317i bk3: 0a 1145317i bk4: 0a 1145317i bk5: 0a 1145317i bk6: 0a 1145317i bk7: 0a 1145317i bk8: 0a 1145317i bk9: 0a 1145317i bk10: 0a 1145317i bk11: 0a 1145317i bk12: 0a 1145317i bk13: 0a 1145317i bk14: 0a 1145317i bk15: 0a 1145317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.052209
Bank_Level_Parallism_Col = 1.055319
Bank_Level_Parallism_Ready = 1.036765
write_to_read_ratio_blp_rw_average = 0.889362
GrpLevelPara = 1.055319 

BW Util details:
bwutil = 0.000237 
total_CMD = 1145317 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 1144819 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 160 
rwq = 0 
CCDLc_limit_alone = 160 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145317 
n_nop = 1145039 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000419098
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145317 n_nop=1145039 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002375
n_activity=851 dram_eff=0.3196
bk0: 8a 1145197i bk1: 8a 1145185i bk2: 0a 1145317i bk3: 0a 1145317i bk4: 0a 1145317i bk5: 0a 1145317i bk6: 0a 1145317i bk7: 0a 1145317i bk8: 0a 1145317i bk9: 0a 1145317i bk10: 0a 1145317i bk11: 0a 1145317i bk12: 0a 1145317i bk13: 0a 1145317i bk14: 0a 1145317i bk15: 0a 1145317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.015504
Bank_Level_Parallism_Col = 1.016393
Bank_Level_Parallism_Ready = 1.018382
write_to_read_ratio_blp_rw_average = 0.893443
GrpLevelPara = 1.016393 

BW Util details:
bwutil = 0.000237 
total_CMD = 1145317 
util_bw = 272 
Wasted_Col = 220 
Wasted_Row = 24 
Idle = 1144801 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 178 
rwq = 0 
CCDLc_limit_alone = 178 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145317 
n_nop = 1145039 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000338771
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1145317 n_nop=1145039 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002375
n_activity=815 dram_eff=0.3337
bk0: 8a 1145189i bk1: 8a 1145168i bk2: 0a 1145317i bk3: 0a 1145317i bk4: 0a 1145317i bk5: 0a 1145317i bk6: 0a 1145317i bk7: 0a 1145317i bk8: 0a 1145317i bk9: 0a 1145317i bk10: 0a 1145317i bk11: 0a 1145317i bk12: 0a 1145317i bk13: 0a 1145317i bk14: 0a 1145317i bk15: 0a 1145317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.012915
Bank_Level_Parallism_Col = 1.013619
Bank_Level_Parallism_Ready = 1.007353
write_to_read_ratio_blp_rw_average = 0.898833
GrpLevelPara = 1.013619 

BW Util details:
bwutil = 0.000237 
total_CMD = 1145317 
util_bw = 272 
Wasted_Col = 246 
Wasted_Row = 24 
Idle = 1144775 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 204 
rwq = 0 
CCDLc_limit_alone = 204 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1145317 
n_nop = 1145039 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000237 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00049244

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1247, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[18]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[20]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[26]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[30]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[31]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[32]: Access = 161, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[33]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[34]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[35]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[36]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[37]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[38]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[39]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[40]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[41]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[42]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[44]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[47]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[48]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[52]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[53]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[54]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[55]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[56]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[57]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[58]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[59]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[60]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[61]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[62]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[63]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 12288
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.0417
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9216
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=12288
icnt_total_pkts_simt_to_mem=12288
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 12288
Req_Network_cycles = 1525293
Req_Network_injected_packets_per_cycle =       0.0081 
Req_Network_conflicts_per_cycle =       0.0041
Req_Network_conflicts_per_cycle_util =       1.1342
Req_Bank_Level_Parallism =       2.2289
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0032
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 12288
Reply_Network_cycles = 1525293
Reply_Network_injected_packets_per_cycle =        0.0081
Reply_Network_conflicts_per_cycle =        0.0332
Reply_Network_conflicts_per_cycle_util =       8.9724
Reply_Bank_Level_Parallism =       2.1772
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0044
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 4 min, 47 sec (3887 sec)
gpgpu_simulation_rate = 71193 (inst/sec)
gpgpu_simulation_rate = 392 (cycle/sec)
gpgpu_silicon_slowdown = 2887755x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc387a7128..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc387a71e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc387a7118..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc387a7110..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc387a7108..
GPGPU-Sim PTX: Setting up arguments for 1 bytes starting at 0x7ffc387a7104..

GPGPU-Sim PTX: cudaLaunch for 0x0x412913 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
GPGPU-Sim PTX: pushing kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
Destroy streams for kernel 2: size 0
kernel_name = _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
kernel_launch_uid = 2 
gpu_sim_cycle = 1524805
gpu_sim_insn = 276727808
gpu_ipc =     181.4841
gpu_tot_sim_cycle = 3050098
gpu_tot_sim_insn = 553455616
gpu_tot_ipc =     181.4550
gpu_tot_issued_cta = 8
gpu_occupancy = 12.4924% 
gpu_tot_occupancy = 12.4924% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0081
partiton_level_parallism_total  =       0.0081
partiton_level_parallism_util =       2.2440
partiton_level_parallism_util_total  =       2.2364
L2_BW  =       0.2919 GB/Sec
L2_BW_total  =       0.2919 GB/Sec
gpu_total_sim_rate=68218

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 546816
	L1D_total_cache_misses = 22528
	L1D_total_cache_miss_rate = 0.0412
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 524288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 528384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18432

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
267312, 267312, 267312, 267312, 267312, 267312, 267312, 267312, 
gpgpu_n_tot_thrd_icount = 553746432
gpgpu_n_tot_w_icount = 17304576
gpgpu_n_stall_shd_mem = 1477760
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6144
gpgpu_n_mem_write_global = 18432
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2107392
gpgpu_n_store_insn = 18432
gpgpu_n_shmem_insn = 23101440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10240
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 995328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 480448
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1984
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6366	W0_Idle:70871	W0_Scoreboard:31449975	W1:0	W2:8192	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17099776
single_issue_nums: WS0:4276992	WS1:4276992	WS2:4276992	WS3:4276992	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32768 {8:4096,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 737280 {40:18432,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 163840 {40:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 147456 {8:18432,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 81920 {40:2048,}
maxmflatency = 1306 
max_icnt2mem_latency = 357 
maxmrqlatency = 40 
max_icnt2sh_latency = 591 
averagemflatency = 746 
avg_icnt2mem_latency = 71 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 35 
mrq_lat_table:5606 	6071 	4830 	1952 	341 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	914 	4440 	19001 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	387 	163 	149 	8743 	6767 	4207 	3854 	306 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6431 	2580 	3531 	4700 	4119 	2294 	377 	418 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	10 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:   1515860   1515799         0         0   1522477   1522153         0         0         0         0         0         0         0         0         0         0 
dram[1]:   1515883   1516501         0         0   1521155   1522149         0         0         0         0         0         0         0         0         0         0 
dram[2]:   1516135   1516757         0         0   1521147   1522148         0         0         0         0         0         0         0         0         0         0 
dram[3]:   1516156   1516778         0         0   1521141   1522814         0         0         0         0         0         0         0         0         0         0 
dram[4]:   1516065   1516875         0         0   1521134   1522807         0         0         0         0         0         0         0         0         0         0 
dram[5]:   1516345   1516898         0         0   1521131   1522988         0         0         0         0         0         0         0         0         0         0 
dram[6]:   1516250   1516803         0         0   1521381   1522981         0         0         0         0         0         0         0         0         0         0 
dram[7]:   1516273   1516825         0         0   1521373   1522975         0         0         0         0         0         0         0         0         0         0 
dram[8]:   1516181   1516736         0         0   1521366   1522967         0         0         0         0         0         0         0         0         0         0 
dram[9]:   1516466   1516880         0         0   1521358   1522964         0         0         0         0         0         0         0         0         0         0 
dram[10]:   1516364   1516614         0         0   1521615   1523016         0         0         0         0         0         0         0         0         0         0 
dram[11]:   1516385   1516638         0         0   1521771   1523008         0         0         0         0         0         0         0         0         0         0 
dram[12]:   1516406   1516658         0         0   1521764   1523003         0         0         0         0         0         0         0         0         0         0 
dram[13]:   1516430   1516647         0         0   1521756   1522996         0         0         0         0         0         0         0         0         0         0 
dram[14]:   1516883   1516727         0         0   1521755   1523093         0         0         0         0         0         0         0         0         0         0 
dram[15]:   1516904   1516752         0         0   1522105   1523036         0         0         0         0         0         0         0         0         0         0 
dram[16]:   1516275   1515630         0         0   1522100   1523032         0         0         0         0         0         0         0         0         0         0 
dram[17]:   1516298   1515656         0         0   1522092   1522550         0         0         0         0         0         0         0         0         0         0 
dram[18]:   1516614   1515916         0         0   1522085   1522546         0         0         0         0         0         0         0         0         0         0 
dram[19]:   1516634   1515941         0         0   1522141   1522542         0         0         0         0         0         0         0         0         0         0 
dram[20]:   1516538   1515844         0         0   1522133   1522538         0         0         0         0         0         0         0         0         0         0 
dram[21]:   1516562   1515871         0         0   1522125   1522534         0         0         0         0         0         0         0         0         0         0 
dram[22]:   1516471   1515775         0         0   1522120   1522533         0         0         0         0         0         0         0         0         0         0 
dram[23]:   1517056   1515800         0         0   1522116   1522502         0         0         0         0         0         0         0         0         0         0 
dram[24]:   1516478   1515715         0         0   1522671   1522497         0         0         0         0         0         0         0         0         0         0 
dram[25]:   1516502   1515740         0         0   1522177   1522494         0         0         0         0         0         0         0         0         0         0 
dram[26]:   1516240   1515481         0         0   1522176   1522493         0         0         0         0         0         0         0         0         0         0 
dram[27]:   1516266   1515507         0         0   1522172   1522490         0         0         0         0         0         0         0         0         0         0 
dram[28]:   1516290   1515534         0         0   1522168   1522489         0         0         0         0         0         0         0         0         0         0 
dram[29]:   1516314   1515558         0         0   1522164   1522486         0         0         0         0         0         0         0         0         0         0 
dram[30]:   1516398   1515643         0         0   1522160   1522482         0         0         0         0         0         0         0         0         0         0 
dram[31]:   1516423   1515668         0         0   1522157   1522481         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 99.500000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 100.000000 68.000000      -nan      -nan 191.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 68.500000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 68.000000 68.000000      -nan      -nan 129.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 18944/192 = 98.666664
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:       191       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[1]:       192       128         0         0       191       128         0         0         0         0         0         0         0         0         0         0 
dram[2]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[3]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[4]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[5]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[6]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[7]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[8]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[9]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[10]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[11]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[12]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[13]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[14]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[15]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[16]:       129       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[17]:       128       128         0         0       129       128         0         0         0         0         0         0         0         0         0         0 
dram[18]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[19]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[20]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[21]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[22]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[23]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[24]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[25]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[26]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[27]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[28]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[29]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[30]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[31]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
total dram writes = 18432
min_bank_accesses = 0!
chip skew: 640/512 = 1.25
average mf latency per bank:
dram[0]:       3005      1011    none      none         823       897    none      none      none      none      none      none      none      none      none      none  
dram[1]:        956      1055    none      none        2919       892    none      none      none      none      none      none      none      none      none      none  
dram[2]:        893      1082    none      none         818       892    none      none      none      none      none      none      none      none      none      none  
dram[3]:        887      1043    none      none         823       936    none      none      none      none      none      none      none      none      none      none  
dram[4]:        901      1054    none      none         824       899    none      none      none      none      none      none      none      none      none      none  
dram[5]:        912      1048    none      none         823       921    none      none      none      none      none      none      none      none      none      none  
dram[6]:        929      1047    none      none         851       909    none      none      none      none      none      none      none      none      none      none  
dram[7]:        921      1019    none      none         853       905    none      none      none      none      none      none      none      none      none      none  
dram[8]:        939      1054    none      none         843       905    none      none      none      none      none      none      none      none      none      none  
dram[9]:        930      1035    none      none         841       895    none      none      none      none      none      none      none      none      none      none  
dram[10]:       1004      1045    none      none         843       925    none      none      none      none      none      none      none      none      none      none  
dram[11]:       1004      1026    none      none         854       935    none      none      none      none      none      none      none      none      none      none  
dram[12]:       1020      1032    none      none         854       916    none      none      none      none      none      none      none      none      none      none  
dram[13]:       1000      1045    none      none         848       916    none      none      none      none      none      none      none      none      none      none  
dram[14]:       1001      1061    none      none         840       909    none      none      none      none      none      none      none      none      none      none  
dram[15]:        993      1015    none      none         863       881    none      none      none      none      none      none      none      none      none      none  
dram[16]:       1003       984    none      none         857       872    none      none      none      none      none      none      none      none      none      none  
dram[17]:        993       967    none      none         886       863    none      none      none      none      none      none      none      none      none      none  
dram[18]:       1015       972    none      none         886       856    none      none      none      none      none      none      none      none      none      none  
dram[19]:       1005       966    none      none         901       839    none      none      none      none      none      none      none      none      none      none  
dram[20]:       1010       976    none      none         892       827    none      none      none      none      none      none      none      none      none      none  
dram[21]:       1000       979    none      none         889       830    none      none      none      none      none      none      none      none      none      none  
dram[22]:        998       968    none      none         884       832    none      none      none      none      none      none      none      none      none      none  
dram[23]:       1033       954    none      none         880       829    none      none      none      none      none      none      none      none      none      none  
dram[24]:       1005       975    none      none         910       820    none      none      none      none      none      none      none      none      none      none  
dram[25]:        992       957    none      none         882       818    none      none      none      none      none      none      none      none      none      none  
dram[26]:       1007       972    none      none         880       823    none      none      none      none      none      none      none      none      none      none  
dram[27]:        991       964    none      none         886       831    none      none      none      none      none      none      none      none      none      none  
dram[28]:       1006       986    none      none         880       826    none      none      none      none      none      none      none      none      none      none  
dram[29]:        999       955    none      none         884       832    none      none      none      none      none      none      none      none      none      none  
dram[30]:       1011       962    none      none         888       824    none      none      none      none      none      none      none      none      none      none  
dram[31]:       1013       956    none      none         894       824    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1251       953         0         0       880      1009         0         0         0         0         0         0         0         0         0         0
dram[1]:        844      1025         0         0      1306       995         0         0         0         0         0         0         0         0         0         0
dram[2]:        887      1078         0         0       878      1006         0         0         0         0         0         0         0         0         0         0
dram[3]:        891      1004         0         0       908      1099         0         0         0         0         0         0         0         0         0         0
dram[4]:        890       992         0         0       912      1015         0         0         0         0         0         0         0         0         0         0
dram[5]:        894      1025         0         0       901      1043         0         0         0         0         0         0         0         0         0         0
dram[6]:        888       996         0         0       984      1024         0         0         0         0         0         0         0         0         0         0
dram[7]:        892       951         0         0      1016      1011         0         0         0         0         0         0         0         0         0         0
dram[8]:        891      1031         0         0       940      1014         0         0         0         0         0         0         0         0         0         0
dram[9]:        887       963         0         0       943       990         0         0         0         0         0         0         0         0         0         0
dram[10]:        902       970         0         0       922      1046         0         0         0         0         0         0         0         0         0         0
dram[11]:        900       946         0         0       944      1056         0         0         0         0         0         0         0         0         0         0
dram[12]:        910       943         0         0       971      1034         0         0         0         0         0         0         0         0         0         0
dram[13]:        918       985         0         0       965      1037         0         0         0         0         0         0         0         0         0         0
dram[14]:        921       998         0         0       965      1022         0         0         0         0         0         0         0         0         0         0
dram[15]:        923       979         0         0       999      1007         0         0         0         0         0         0         0         0         0         0
dram[16]:        899       904         0         0       967       998         0         0         0         0         0         0         0         0         0         0
dram[17]:        899       879         0         0       983       974         0         0         0         0         0         0         0         0         0         0
dram[18]:        938       868         0         0       964       964         0         0         0         0         0         0         0         0         0         0
dram[19]:        927       875         0         0      1031       951         0         0         0         0         0         0         0         0         0         0
dram[20]:        912       867         0         0       986       871         0         0         0         0         0         0         0         0         0         0
dram[21]:        905       923         0         0       990       885         0         0         0         0         0         0         0         0         0         0
dram[22]:        904       856         0         0       966       885         0         0         0         0         0         0         0         0         0         0
dram[23]:        989       859         0         0       969       880         0         0         0         0         0         0         0         0         0         0
dram[24]:        900       889         0         0       991       886         0         0         0         0         0         0         0         0         0         0
dram[25]:        905       856         0         0       983       884         0         0         0         0         0         0         0         0         0         0
dram[26]:        899       863         0         0       999       880         0         0         0         0         0         0         0         0         0         0
dram[27]:        899       866         0         0       981       883         0         0         0         0         0         0         0         0         0         0
dram[28]:        902       904         0         0       993       879         0         0         0         0         0         0         0         0         0         0
dram[29]:        941       859         0         0       977       888         0         0         0         0         0         0         0         0         0         0
dram[30]:        945       852         0         0       993       883         0         0         0         0         0         0         0         0         0         0
dram[31]:        975       839         0         0      1008       886         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290267 n_nop=2289668 n_act=6 n_pre=2 n_ref_event=0 n_req=591 n_rd=16 n_rd_L2_A=0 n_write=575 n_wr_bk=0 bw_util=0.000258
n_activity=1685 dram_eff=0.3507
bk0: 8a 2290071i bk1: 8a 2290130i bk2: 0a 2290267i bk3: 0a 2290267i bk4: 0a 2290158i bk5: 0a 2290168i bk6: 0a 2290267i bk7: 0a 2290267i bk8: 0a 2290267i bk9: 0a 2290267i bk10: 0a 2290267i bk11: 0a 2290267i bk12: 0a 2290267i bk13: 0a 2290267i bk14: 0a 2290267i bk15: 0a 2290267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989848
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993043
Bank_Level_Parallism = 1.021661
Bank_Level_Parallism_Col = 1.022263
Bank_Level_Parallism_Ready = 1.010152
write_to_read_ratio_blp_rw_average = 0.951763
GrpLevelPara = 1.022263 

BW Util details:
bwutil = 0.000258 
total_CMD = 2290267 
util_bw = 591 
Wasted_Col = 493 
Wasted_Row = 24 
Idle = 2289159 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 433 
rwq = 0 
CCDLc_limit_alone = 433 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290267 
n_nop = 2289668 
Read = 16 
Write = 575 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 591 
total_req = 591 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 591 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000258 
Either_Row_CoL_Bus_Util = 0.000262 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000474181
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290267 n_nop=2289605 n_act=6 n_pre=2 n_ref_event=0 n_req=655 n_rd=16 n_rd_L2_A=0 n_write=639 n_wr_bk=0 bw_util=0.000286
n_activity=1774 dram_eff=0.3692
bk0: 8a 2290074i bk1: 8a 2290126i bk2: 0a 2290267i bk3: 0a 2290267i bk4: 0a 2290103i bk5: 0a 2290165i bk6: 0a 2290267i bk7: 0a 2290267i bk8: 0a 2290267i bk9: 0a 2290267i bk10: 0a 2290267i bk11: 0a 2290267i bk12: 0a 2290267i bk13: 0a 2290267i bk14: 0a 2290267i bk15: 0a 2290267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990840
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993740
Bank_Level_Parallism = 1.030378
Bank_Level_Parallism_Col = 1.030277
Bank_Level_Parallism_Ready = 1.015267
write_to_read_ratio_blp_rw_average = 0.956266
GrpLevelPara = 1.030277 

BW Util details:
bwutil = 0.000286 
total_CMD = 2290267 
util_bw = 655 
Wasted_Col = 540 
Wasted_Row = 23 
Idle = 2289049 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290267 
n_nop = 2289605 
Read = 16 
Write = 639 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 655 
total_req = 655 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 655 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001511 
queue_avg = 0.000649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000648833
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290267 n_nop=2289604 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002864
n_activity=1796 dram_eff=0.3653
bk0: 8a 2290078i bk1: 8a 2290127i bk2: 0a 2290267i bk3: 0a 2290267i bk4: 0a 2290096i bk5: 0a 2290161i bk6: 0a 2290267i bk7: 0a 2290267i bk8: 0a 2290267i bk9: 0a 2290267i bk10: 0a 2290267i bk11: 0a 2290267i bk12: 0a 2290267i bk13: 0a 2290267i bk14: 0a 2290267i bk15: 0a 2290267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.036125
Bank_Level_Parallism_Col = 1.029240
Bank_Level_Parallism_Ready = 1.015244
write_to_read_ratio_blp_rw_average = 0.956558
GrpLevelPara = 1.029240 

BW Util details:
bwutil = 0.000286 
total_CMD = 2290267 
util_bw = 656 
Wasted_Col = 547 
Wasted_Row = 15 
Idle = 2289049 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 34 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 490 
rwq = 0 
CCDLc_limit_alone = 490 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290267 
n_nop = 2289604 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001508 
queue_avg = 0.000689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000688566
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290267 n_nop=2289604 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002864
n_activity=1786 dram_eff=0.3673
bk0: 8a 2290073i bk1: 8a 2290127i bk2: 0a 2290267i bk3: 0a 2290267i bk4: 0a 2290109i bk5: 0a 2290152i bk6: 0a 2290267i bk7: 0a 2290267i bk8: 0a 2290267i bk9: 0a 2290267i bk10: 0a 2290267i bk11: 0a 2290267i bk12: 0a 2290267i bk13: 0a 2290267i bk14: 0a 2290267i bk15: 0a 2290267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.031863
Bank_Level_Parallism_Col = 1.024938
Bank_Level_Parallism_Ready = 1.010671
write_to_read_ratio_blp_rw_average = 0.956775
GrpLevelPara = 1.024938 

BW Util details:
bwutil = 0.000286 
total_CMD = 2290267 
util_bw = 656 
Wasted_Col = 553 
Wasted_Row = 15 
Idle = 2289043 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 35 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 495 
rwq = 0 
CCDLc_limit_alone = 495 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290267 
n_nop = 2289604 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001508 
queue_avg = 0.000676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00067634
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290267 n_nop=2289603 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002864
n_activity=1850 dram_eff=0.3546
bk0: 8a 2290089i bk1: 8a 2290141i bk2: 0a 2290267i bk3: 0a 2290267i bk4: 0a 2290116i bk5: 0a 2290152i bk6: 0a 2290267i bk7: 0a 2290267i bk8: 0a 2290267i bk9: 0a 2290267i bk10: 0a 2290267i bk11: 0a 2290267i bk12: 0a 2290267i bk13: 0a 2290267i bk14: 0a 2290267i bk15: 0a 2290267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.007395
Bank_Level_Parallism_Col = 1.007582
Bank_Level_Parallism_Ready = 1.007622
write_to_read_ratio_blp_rw_average = 0.956192
GrpLevelPara = 1.007582 

BW Util details:
bwutil = 0.000286 
total_CMD = 2290267 
util_bw = 656 
Wasted_Col = 537 
Wasted_Row = 24 
Idle = 2289050 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 477 
rwq = 0 
CCDLc_limit_alone = 477 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290267 
n_nop = 2289603 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000560197
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290267 n_nop=2289604 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002864
n_activity=1803 dram_eff=0.3638
bk0: 8a 2290082i bk1: 8a 2290134i bk2: 0a 2290267i bk3: 0a 2290267i bk4: 0a 2290133i bk5: 0a 2290155i bk6: 0a 2290267i bk7: 0a 2290267i bk8: 0a 2290267i bk9: 0a 2290267i bk10: 0a 2290267i bk11: 0a 2290267i bk12: 0a 2290267i bk13: 0a 2290267i bk14: 0a 2290267i bk15: 0a 2290267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.033898
Bank_Level_Parallism_Col = 1.031196
Bank_Level_Parallism_Ready = 1.012195
write_to_read_ratio_blp_rw_average = 0.954939
GrpLevelPara = 1.031196 

BW Util details:
bwutil = 0.000286 
total_CMD = 2290267 
util_bw = 656 
Wasted_Col = 503 
Wasted_Row = 21 
Idle = 2289087 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 31 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 451 
rwq = 0 
CCDLc_limit_alone = 451 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290267 
n_nop = 2289604 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001508 
queue_avg = 0.000615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000615212
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290267 n_nop=2289605 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002864
n_activity=1693 dram_eff=0.3875
bk0: 8a 2290087i bk1: 8a 2290134i bk2: 0a 2290267i bk3: 0a 2290267i bk4: 0a 2290101i bk5: 0a 2290152i bk6: 0a 2290267i bk7: 0a 2290267i bk8: 0a 2290267i bk9: 0a 2290267i bk10: 0a 2290267i bk11: 0a 2290267i bk12: 0a 2290267i bk13: 0a 2290267i bk14: 0a 2290267i bk15: 0a 2290267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.050420
Bank_Level_Parallism_Col = 1.046312
Bank_Level_Parallism_Ready = 1.013720
write_to_read_ratio_blp_rw_average = 0.955403
GrpLevelPara = 1.046312 

BW Util details:
bwutil = 0.000286 
total_CMD = 2290267 
util_bw = 656 
Wasted_Col = 515 
Wasted_Row = 19 
Idle = 2289077 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 30 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 465 
rwq = 0 
CCDLc_limit_alone = 465 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290267 
n_nop = 2289605 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.003021 
queue_avg = 0.000686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00068551
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290267 n_nop=2289604 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002864
n_activity=1710 dram_eff=0.3836
bk0: 8a 2290071i bk1: 8a 2290129i bk2: 0a 2290267i bk3: 0a 2290267i bk4: 0a 2290110i bk5: 0a 2290158i bk6: 0a 2290267i bk7: 0a 2290267i bk8: 0a 2290267i bk9: 0a 2290267i bk10: 0a 2290267i bk11: 0a 2290267i bk12: 0a 2290267i bk13: 0a 2290267i bk14: 0a 2290267i bk15: 0a 2290267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.042324
Bank_Level_Parallism_Col = 1.038983
Bank_Level_Parallism_Ready = 1.015244
write_to_read_ratio_blp_rw_average = 0.955932
GrpLevelPara = 1.038983 

BW Util details:
bwutil = 0.000286 
total_CMD = 2290267 
util_bw = 656 
Wasted_Col = 530 
Wasted_Row = 19 
Idle = 2289062 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 31 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 475 
rwq = 0 
CCDLc_limit_alone = 475 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290267 
n_nop = 2289604 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001508 
queue_avg = 0.000694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000694242
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290267 n_nop=2289603 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002864
n_activity=1729 dram_eff=0.3794
bk0: 8a 2290068i bk1: 8a 2290125i bk2: 0a 2290267i bk3: 0a 2290267i bk4: 0a 2290115i bk5: 0a 2290165i bk6: 0a 2290267i bk7: 0a 2290267i bk8: 0a 2290267i bk9: 0a 2290267i bk10: 0a 2290267i bk11: 0a 2290267i bk12: 0a 2290267i bk13: 0a 2290267i bk14: 0a 2290267i bk15: 0a 2290267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.033884
Bank_Level_Parallism_Col = 1.032122
Bank_Level_Parallism_Ready = 1.013720
write_to_read_ratio_blp_rw_average = 0.956044
GrpLevelPara = 1.032122 

BW Util details:
bwutil = 0.000286 
total_CMD = 2290267 
util_bw = 656 
Wasted_Col = 533 
Wasted_Row = 21 
Idle = 2289057 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 33 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290267 
n_nop = 2289603 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000641847
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290267 n_nop=2289603 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002864
n_activity=1770 dram_eff=0.3706
bk0: 8a 2290083i bk1: 8a 2290121i bk2: 0a 2290267i bk3: 0a 2290267i bk4: 0a 2290112i bk5: 0a 2290164i bk6: 0a 2290267i bk7: 0a 2290267i bk8: 0a 2290267i bk9: 0a 2290267i bk10: 0a 2290267i bk11: 0a 2290267i bk12: 0a 2290267i bk13: 0a 2290267i bk14: 0a 2290267i bk15: 0a 2290267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.054237
Bank_Level_Parallism_Col = 1.055652
Bank_Level_Parallism_Ready = 1.019817
write_to_read_ratio_blp_rw_average = 0.954783
GrpLevelPara = 1.055652 

BW Util details:
bwutil = 0.000286 
total_CMD = 2290267 
util_bw = 656 
Wasted_Col = 500 
Wasted_Row = 24 
Idle = 2289087 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 30 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 452 
rwq = 0 
CCDLc_limit_alone = 452 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290267 
n_nop = 2289603 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000528323
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290267 n_nop=2289604 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002864
n_activity=1737 dram_eff=0.3777
bk0: 8a 2290071i bk1: 8a 2290125i bk2: 0a 2290267i bk3: 0a 2290267i bk4: 0a 2290107i bk5: 0a 2290158i bk6: 0a 2290267i bk7: 0a 2290267i bk8: 0a 2290267i bk9: 0a 2290267i bk10: 0a 2290267i bk11: 0a 2290267i bk12: 0a 2290267i bk13: 0a 2290267i bk14: 0a 2290267i bk15: 0a 2290267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.047264
Bank_Level_Parallism_Col = 1.047579
Bank_Level_Parallism_Ready = 1.013720
write_to_read_ratio_blp_rw_average = 0.955820
GrpLevelPara = 1.047579 

BW Util details:
bwutil = 0.000286 
total_CMD = 2290267 
util_bw = 656 
Wasted_Col = 527 
Wasted_Row = 23 
Idle = 2289061 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 33 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 470 
rwq = 0 
CCDLc_limit_alone = 470 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290267 
n_nop = 2289604 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001508 
queue_avg = 0.000710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000709961
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290267 n_nop=2289604 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002864
n_activity=1728 dram_eff=0.3796
bk0: 8a 2290085i bk1: 8a 2290126i bk2: 0a 2290267i bk3: 0a 2290267i bk4: 0a 2290100i bk5: 0a 2290152i bk6: 0a 2290267i bk7: 0a 2290267i bk8: 0a 2290267i bk9: 0a 2290267i bk10: 0a 2290267i bk11: 0a 2290267i bk12: 0a 2290267i bk13: 0a 2290267i bk14: 0a 2290267i bk15: 0a 2290267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.045605
Bank_Level_Parallism_Col = 1.045879
Bank_Level_Parallism_Ready = 1.018293
write_to_read_ratio_blp_rw_average = 0.955820
GrpLevelPara = 1.045879 

BW Util details:
bwutil = 0.000286 
total_CMD = 2290267 
util_bw = 656 
Wasted_Col = 526 
Wasted_Row = 24 
Idle = 2289061 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 34 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290267 
n_nop = 2289604 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001508 
queue_avg = 0.000737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000736595
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290267 n_nop=2289603 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002864
n_activity=1803 dram_eff=0.3638
bk0: 8a 2290078i bk1: 8a 2290132i bk2: 0a 2290267i bk3: 0a 2290267i bk4: 0a 2290119i bk5: 0a 2290160i bk6: 0a 2290267i bk7: 0a 2290267i bk8: 0a 2290267i bk9: 0a 2290267i bk10: 0a 2290267i bk11: 0a 2290267i bk12: 0a 2290267i bk13: 0a 2290267i bk14: 0a 2290267i bk15: 0a 2290267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.011466
Bank_Level_Parallism_Col = 1.011755
Bank_Level_Parallism_Ready = 1.007622
write_to_read_ratio_blp_rw_average = 0.956339
GrpLevelPara = 1.011755 

BW Util details:
bwutil = 0.000286 
total_CMD = 2290267 
util_bw = 656 
Wasted_Col = 541 
Wasted_Row = 24 
Idle = 2289046 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 481 
rwq = 0 
CCDLc_limit_alone = 481 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290267 
n_nop = 2289603 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00067896
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290267 n_nop=2289605 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002864
n_activity=1866 dram_eff=0.3516
bk0: 8a 2290086i bk1: 8a 2290123i bk2: 0a 2290267i bk3: 0a 2290267i bk4: 0a 2290109i bk5: 0a 2290155i bk6: 0a 2290267i bk7: 0a 2290267i bk8: 0a 2290267i bk9: 0a 2290267i bk10: 0a 2290267i bk11: 0a 2290267i bk12: 0a 2290267i bk13: 0a 2290267i bk14: 0a 2290267i bk15: 0a 2290267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.007246
Bank_Level_Parallism_Col = 1.002463
Bank_Level_Parallism_Ready = 1.003049
write_to_read_ratio_blp_rw_average = 0.957307
GrpLevelPara = 1.002463 

BW Util details:
bwutil = 0.000286 
total_CMD = 2290267 
util_bw = 656 
Wasted_Col = 567 
Wasted_Row = 19 
Idle = 2289025 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 35 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 508 
rwq = 0 
CCDLc_limit_alone = 508 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290267 
n_nop = 2289605 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.003021 
queue_avg = 0.000637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00063748
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290267 n_nop=2289604 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002864
n_activity=1900 dram_eff=0.3453
bk0: 8a 2290077i bk1: 8a 2290125i bk2: 0a 2290267i bk3: 0a 2290267i bk4: 0a 2290117i bk5: 0a 2290162i bk6: 0a 2290267i bk7: 0a 2290267i bk8: 0a 2290267i bk9: 0a 2290267i bk10: 0a 2290267i bk11: 0a 2290267i bk12: 0a 2290267i bk13: 0a 2290267i bk14: 0a 2290267i bk15: 0a 2290267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.006478
Bank_Level_Parallism_Col = 1.005804
Bank_Level_Parallism_Ready = 1.001524
write_to_read_ratio_blp_rw_average = 0.956882
GrpLevelPara = 1.005804 

BW Util details:
bwutil = 0.000286 
total_CMD = 2290267 
util_bw = 656 
Wasted_Col = 555 
Wasted_Row = 24 
Idle = 2289032 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 35 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 496 
rwq = 0 
CCDLc_limit_alone = 496 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290267 
n_nop = 2289604 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001508 
queue_avg = 0.000624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000624381
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290267 n_nop=2289604 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002864
n_activity=1832 dram_eff=0.3581
bk0: 8a 2290076i bk1: 8a 2290125i bk2: 0a 2290267i bk3: 0a 2290267i bk4: 0a 2290104i bk5: 0a 2290167i bk6: 0a 2290267i bk7: 0a 2290267i bk8: 0a 2290267i bk9: 0a 2290267i bk10: 0a 2290267i bk11: 0a 2290267i bk12: 0a 2290267i bk13: 0a 2290267i bk14: 0a 2290267i bk15: 0a 2290267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.016234
Bank_Level_Parallism_Col = 1.015794
Bank_Level_Parallism_Ready = 1.010671
write_to_read_ratio_blp_rw_average = 0.956775
GrpLevelPara = 1.015794 

BW Util details:
bwutil = 0.000286 
total_CMD = 2290267 
util_bw = 656 
Wasted_Col = 553 
Wasted_Row = 23 
Idle = 2289035 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 493 
rwq = 0 
CCDLc_limit_alone = 493 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290267 
n_nop = 2289604 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001508 
queue_avg = 0.000663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000663241
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290267 n_nop=2289666 n_act=6 n_pre=2 n_ref_event=0 n_req=593 n_rd=16 n_rd_L2_A=0 n_write=577 n_wr_bk=0 bw_util=0.0002589
n_activity=1700 dram_eff=0.3488
bk0: 8a 2290126i bk1: 8a 2290139i bk2: 0a 2290267i bk3: 0a 2290267i bk4: 0a 2290108i bk5: 0a 2290170i bk6: 0a 2290267i bk7: 0a 2290267i bk8: 0a 2290267i bk9: 0a 2290267i bk10: 0a 2290267i bk11: 0a 2290267i bk12: 0a 2290267i bk13: 0a 2290267i bk14: 0a 2290267i bk15: 0a 2290267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989882
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993068
Bank_Level_Parallism = 1.030415
Bank_Level_Parallism_Col = 1.031280
Bank_Level_Parallism_Ready = 1.013491
write_to_read_ratio_blp_rw_average = 0.950711
GrpLevelPara = 1.031280 

BW Util details:
bwutil = 0.000259 
total_CMD = 2290267 
util_bw = 593 
Wasted_Col = 468 
Wasted_Row = 24 
Idle = 2289182 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 33 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 414 
rwq = 0 
CCDLc_limit_alone = 414 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290267 
n_nop = 2289666 
Read = 16 
Write = 577 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 593 
total_req = 593 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 593 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000262 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000523956
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290267 n_nop=2289732 n_act=6 n_pre=2 n_ref_event=0 n_req=529 n_rd=16 n_rd_L2_A=0 n_write=513 n_wr_bk=0 bw_util=0.000231
n_activity=1539 dram_eff=0.3437
bk0: 8a 2290128i bk1: 8a 2290140i bk2: 0a 2290267i bk3: 0a 2290267i bk4: 0a 2290161i bk5: 0a 2290164i bk6: 0a 2290267i bk7: 0a 2290267i bk8: 0a 2290267i bk9: 0a 2290267i bk10: 0a 2290267i bk11: 0a 2290267i bk12: 0a 2290267i bk13: 0a 2290267i bk14: 0a 2290267i bk15: 0a 2290267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988658
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992203
Bank_Level_Parallism = 1.040414
Bank_Level_Parallism_Col = 1.039488
Bank_Level_Parallism_Ready = 1.011342
write_to_read_ratio_blp_rw_average = 0.944504
GrpLevelPara = 1.039488 

BW Util details:
bwutil = 0.000231 
total_CMD = 2290267 
util_bw = 529 
Wasted_Col = 412 
Wasted_Row = 24 
Idle = 2289302 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 30 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 362 
rwq = 0 
CCDLc_limit_alone = 362 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290267 
n_nop = 2289732 
Read = 16 
Write = 513 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 529 
total_req = 529 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 529 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000231 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.003738 
queue_avg = 0.000432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000431827
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290267 n_nop=2289731 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002305
n_activity=1498 dram_eff=0.3525
bk0: 8a 2290132i bk1: 8a 2290136i bk2: 0a 2290267i bk3: 0a 2290267i bk4: 0a 2290167i bk5: 0a 2290183i bk6: 0a 2290267i bk7: 0a 2290267i bk8: 0a 2290267i bk9: 0a 2290267i bk10: 0a 2290267i bk11: 0a 2290267i bk12: 0a 2290267i bk13: 0a 2290267i bk14: 0a 2290267i bk15: 0a 2290267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.031646
Bank_Level_Parallism_Col = 1.028200
Bank_Level_Parallism_Ready = 1.013258
write_to_read_ratio_blp_rw_average = 0.943601
GrpLevelPara = 1.028200 

BW Util details:
bwutil = 0.000231 
total_CMD = 2290267 
util_bw = 528 
Wasted_Col = 399 
Wasted_Row = 21 
Idle = 2289319 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 32 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 348 
rwq = 0 
CCDLc_limit_alone = 348 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290267 
n_nop = 2289731 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000231 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000439687
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290267 n_nop=2289732 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002305
n_activity=1446 dram_eff=0.3651
bk0: 8a 2290130i bk1: 8a 2290126i bk2: 0a 2290267i bk3: 0a 2290267i bk4: 0a 2290177i bk5: 0a 2290185i bk6: 0a 2290267i bk7: 0a 2290267i bk8: 0a 2290267i bk9: 0a 2290267i bk10: 0a 2290267i bk11: 0a 2290267i bk12: 0a 2290267i bk13: 0a 2290267i bk14: 0a 2290267i bk15: 0a 2290267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.036017
Bank_Level_Parallism_Col = 1.029316
Bank_Level_Parallism_Ready = 1.017045
write_to_read_ratio_blp_rw_average = 0.943540
GrpLevelPara = 1.029316 

BW Util details:
bwutil = 0.000231 
total_CMD = 2290267 
util_bw = 528 
Wasted_Col = 398 
Wasted_Row = 18 
Idle = 2289323 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 32 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 345 
rwq = 0 
CCDLc_limit_alone = 345 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290267 
n_nop = 2289732 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000231 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001869 
queue_avg = 0.000465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000464575
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290267 n_nop=2289732 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002305
n_activity=1408 dram_eff=0.375
bk0: 8a 2290131i bk1: 8a 2290129i bk2: 0a 2290267i bk3: 0a 2290267i bk4: 0a 2290173i bk5: 0a 2290180i bk6: 0a 2290267i bk7: 0a 2290267i bk8: 0a 2290267i bk9: 0a 2290267i bk10: 0a 2290267i bk11: 0a 2290267i bk12: 0a 2290267i bk13: 0a 2290267i bk14: 0a 2290267i bk15: 0a 2290267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.040212
Bank_Level_Parallism_Col = 1.031385
Bank_Level_Parallism_Ready = 1.015152
write_to_read_ratio_blp_rw_average = 0.943723
GrpLevelPara = 1.031385 

BW Util details:
bwutil = 0.000231 
total_CMD = 2290267 
util_bw = 528 
Wasted_Col = 401 
Wasted_Row = 16 
Idle = 2289322 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 33 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 346 
rwq = 0 
CCDLc_limit_alone = 346 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290267 
n_nop = 2289732 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000231 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001869 
queue_avg = 0.000497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000497322
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290267 n_nop=2289732 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002305
n_activity=1426 dram_eff=0.3703
bk0: 8a 2290133i bk1: 8a 2290126i bk2: 0a 2290267i bk3: 0a 2290267i bk4: 0a 2290164i bk5: 0a 2290161i bk6: 0a 2290267i bk7: 0a 2290267i bk8: 0a 2290267i bk9: 0a 2290267i bk10: 0a 2290267i bk11: 0a 2290267i bk12: 0a 2290267i bk13: 0a 2290267i bk14: 0a 2290267i bk15: 0a 2290267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.048705
Bank_Level_Parallism_Col = 1.040254
Bank_Level_Parallism_Ready = 1.030303
write_to_read_ratio_blp_rw_average = 0.944915
GrpLevelPara = 1.040254 

BW Util details:
bwutil = 0.000231 
total_CMD = 2290267 
util_bw = 528 
Wasted_Col = 421 
Wasted_Row = 16 
Idle = 2289302 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 34 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 364 
rwq = 0 
CCDLc_limit_alone = 364 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290267 
n_nop = 2289732 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000231 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001869 
queue_avg = 0.000505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000505181
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290267 n_nop=2289732 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002305
n_activity=1421 dram_eff=0.3716
bk0: 8a 2290144i bk1: 8a 2290135i bk2: 0a 2290267i bk3: 0a 2290267i bk4: 0a 2290166i bk5: 0a 2290169i bk6: 0a 2290267i bk7: 0a 2290267i bk8: 0a 2290267i bk9: 0a 2290267i bk10: 0a 2290267i bk11: 0a 2290267i bk12: 0a 2290267i bk13: 0a 2290267i bk14: 0a 2290267i bk15: 0a 2290267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.048026
Bank_Level_Parallism_Col = 1.043860
Bank_Level_Parallism_Ready = 1.028409
write_to_read_ratio_blp_rw_average = 0.942982
GrpLevelPara = 1.043860 

BW Util details:
bwutil = 0.000231 
total_CMD = 2290267 
util_bw = 528 
Wasted_Col = 389 
Wasted_Row = 20 
Idle = 2289330 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 35 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 330 
rwq = 0 
CCDLc_limit_alone = 330 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290267 
n_nop = 2289732 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000231 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001869 
queue_avg = 0.000419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000418728
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290267 n_nop=2289733 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002305
n_activity=1416 dram_eff=0.3729
bk0: 8a 2290133i bk1: 8a 2290134i bk2: 0a 2290267i bk3: 0a 2290267i bk4: 0a 2290179i bk5: 0a 2290173i bk6: 0a 2290267i bk7: 0a 2290267i bk8: 0a 2290267i bk9: 0a 2290267i bk10: 0a 2290267i bk11: 0a 2290267i bk12: 0a 2290267i bk13: 0a 2290267i bk14: 0a 2290267i bk15: 0a 2290267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.077178
Bank_Level_Parallism_Col = 1.073696
Bank_Level_Parallism_Ready = 1.034091
write_to_read_ratio_blp_rw_average = 0.941043
GrpLevelPara = 1.073696 

BW Util details:
bwutil = 0.000231 
total_CMD = 2290267 
util_bw = 528 
Wasted_Col = 358 
Wasted_Row = 21 
Idle = 2289360 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 33 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 302 
rwq = 0 
CCDLc_limit_alone = 302 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290267 
n_nop = 2289733 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000231 
Either_Row_CoL_Bus_Util = 0.000233 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.003745 
queue_avg = 0.000450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000449729
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290267 n_nop=2289731 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002305
n_activity=1438 dram_eff=0.3672
bk0: 8a 2290146i bk1: 8a 2290134i bk2: 0a 2290267i bk3: 0a 2290267i bk4: 0a 2290167i bk5: 0a 2290169i bk6: 0a 2290267i bk7: 0a 2290267i bk8: 0a 2290267i bk9: 0a 2290267i bk10: 0a 2290267i bk11: 0a 2290267i bk12: 0a 2290267i bk13: 0a 2290267i bk14: 0a 2290267i bk15: 0a 2290267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.050375
Bank_Level_Parallism_Col = 1.052049
Bank_Level_Parallism_Ready = 1.030303
write_to_read_ratio_blp_rw_average = 0.942414
GrpLevelPara = 1.052049 

BW Util details:
bwutil = 0.000231 
total_CMD = 2290267 
util_bw = 528 
Wasted_Col = 381 
Wasted_Row = 24 
Idle = 2289334 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 321 
rwq = 0 
CCDLc_limit_alone = 321 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290267 
n_nop = 2289731 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000231 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000415235
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290267 n_nop=2289731 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002305
n_activity=1534 dram_eff=0.3442
bk0: 8a 2290146i bk1: 8a 2290152i bk2: 0a 2290267i bk3: 0a 2290267i bk4: 0a 2290177i bk5: 0a 2290171i bk6: 0a 2290267i bk7: 0a 2290267i bk8: 0a 2290267i bk9: 0a 2290267i bk10: 0a 2290267i bk11: 0a 2290267i bk12: 0a 2290267i bk13: 0a 2290267i bk14: 0a 2290267i bk15: 0a 2290267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.040526
Bank_Level_Parallism_Col = 1.041903
Bank_Level_Parallism_Ready = 1.026515
write_to_read_ratio_blp_rw_average = 0.941110
GrpLevelPara = 1.041903 

BW Util details:
bwutil = 0.000231 
total_CMD = 2290267 
util_bw = 528 
Wasted_Col = 361 
Wasted_Row = 24 
Idle = 2289354 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 301 
rwq = 0 
CCDLc_limit_alone = 301 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290267 
n_nop = 2289731 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000231 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000286866
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290267 n_nop=2289731 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002305
n_activity=1562 dram_eff=0.338
bk0: 8a 2290141i bk1: 8a 2290143i bk2: 0a 2290267i bk3: 0a 2290267i bk4: 0a 2290188i bk5: 0a 2290187i bk6: 0a 2290267i bk7: 0a 2290267i bk8: 0a 2290267i bk9: 0a 2290267i bk10: 0a 2290267i bk11: 0a 2290267i bk12: 0a 2290267i bk13: 0a 2290267i bk14: 0a 2290267i bk15: 0a 2290267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.024044
Bank_Level_Parallism_Col = 1.024859
Bank_Level_Parallism_Ready = 1.015152
write_to_read_ratio_blp_rw_average = 0.941243
GrpLevelPara = 1.024859 

BW Util details:
bwutil = 0.000231 
total_CMD = 2290267 
util_bw = 528 
Wasted_Col = 363 
Wasted_Row = 24 
Idle = 2289352 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 303 
rwq = 0 
CCDLc_limit_alone = 303 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290267 
n_nop = 2289731 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000231 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000257612
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290267 n_nop=2289731 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002305
n_activity=1545 dram_eff=0.3417
bk0: 8a 2290145i bk1: 8a 2290146i bk2: 0a 2290267i bk3: 0a 2290267i bk4: 0a 2290183i bk5: 0a 2290175i bk6: 0a 2290267i bk7: 0a 2290267i bk8: 0a 2290267i bk9: 0a 2290267i bk10: 0a 2290267i bk11: 0a 2290267i bk12: 0a 2290267i bk13: 0a 2290267i bk14: 0a 2290267i bk15: 0a 2290267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.027115
Bank_Level_Parallism_Col = 1.028027
Bank_Level_Parallism_Ready = 1.026515
write_to_read_ratio_blp_rw_average = 0.941704
GrpLevelPara = 1.028027 

BW Util details:
bwutil = 0.000231 
total_CMD = 2290267 
util_bw = 528 
Wasted_Col = 370 
Wasted_Row = 24 
Idle = 2289345 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 310 
rwq = 0 
CCDLc_limit_alone = 310 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290267 
n_nop = 2289731 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000231 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000273767
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290267 n_nop=2289731 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002305
n_activity=1545 dram_eff=0.3417
bk0: 8a 2290144i bk1: 8a 2290146i bk2: 0a 2290267i bk3: 0a 2290267i bk4: 0a 2290171i bk5: 0a 2290168i bk6: 0a 2290267i bk7: 0a 2290267i bk8: 0a 2290267i bk9: 0a 2290267i bk10: 0a 2290267i bk11: 0a 2290267i bk12: 0a 2290267i bk13: 0a 2290267i bk14: 0a 2290267i bk15: 0a 2290267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.039785
Bank_Level_Parallism_Col = 1.041111
Bank_Level_Parallism_Ready = 1.026515
write_to_read_ratio_blp_rw_average = 0.942222
GrpLevelPara = 1.041111 

BW Util details:
bwutil = 0.000231 
total_CMD = 2290267 
util_bw = 528 
Wasted_Col = 378 
Wasted_Row = 24 
Idle = 2289337 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 318 
rwq = 0 
CCDLc_limit_alone = 318 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290267 
n_nop = 2289731 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000231 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000309571
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290267 n_nop=2289731 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002305
n_activity=1514 dram_eff=0.3487
bk0: 8a 2290151i bk1: 8a 2290131i bk2: 0a 2290267i bk3: 0a 2290267i bk4: 0a 2290170i bk5: 0a 2290160i bk6: 0a 2290267i bk7: 0a 2290267i bk8: 0a 2290267i bk9: 0a 2290267i bk10: 0a 2290267i bk11: 0a 2290267i bk12: 0a 2290267i bk13: 0a 2290267i bk14: 0a 2290267i bk15: 0a 2290267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.055794
Bank_Level_Parallism_Col = 1.057650
Bank_Level_Parallism_Ready = 1.035985
write_to_read_ratio_blp_rw_average = 0.942350
GrpLevelPara = 1.057650 

BW Util details:
bwutil = 0.000231 
total_CMD = 2290267 
util_bw = 528 
Wasted_Col = 380 
Wasted_Row = 24 
Idle = 2289335 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 320 
rwq = 0 
CCDLc_limit_alone = 320 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290267 
n_nop = 2289731 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000231 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00035891
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290267 n_nop=2289731 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002305
n_activity=1573 dram_eff=0.3357
bk0: 8a 2290147i bk1: 8a 2290135i bk2: 0a 2290267i bk3: 0a 2290267i bk4: 0a 2290179i bk5: 0a 2290154i bk6: 0a 2290267i bk7: 0a 2290267i bk8: 0a 2290267i bk9: 0a 2290267i bk10: 0a 2290267i bk11: 0a 2290267i bk12: 0a 2290267i bk13: 0a 2290267i bk14: 0a 2290267i bk15: 0a 2290267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.030462
Bank_Level_Parallism_Col = 1.031453
Bank_Level_Parallism_Ready = 1.028409
write_to_read_ratio_blp_rw_average = 0.943601
GrpLevelPara = 1.031453 

BW Util details:
bwutil = 0.000231 
total_CMD = 2290267 
util_bw = 528 
Wasted_Col = 400 
Wasted_Row = 24 
Idle = 2289315 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 340 
rwq = 0 
CCDLc_limit_alone = 340 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290267 
n_nop = 2289731 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000231 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000308261
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2290267 n_nop=2289731 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002305
n_activity=1537 dram_eff=0.3435
bk0: 8a 2290139i bk1: 8a 2290118i bk2: 0a 2290267i bk3: 0a 2290267i bk4: 0a 2290177i bk5: 0a 2290161i bk6: 0a 2290267i bk7: 0a 2290267i bk8: 0a 2290267i bk9: 0a 2290267i bk10: 0a 2290267i bk11: 0a 2290267i bk12: 0a 2290267i bk13: 0a 2290267i bk14: 0a 2290267i bk15: 0a 2290267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.012133
Bank_Level_Parallism_Col = 1.012513
Bank_Level_Parallism_Ready = 1.009470
write_to_read_ratio_blp_rw_average = 0.945777
GrpLevelPara = 1.012513 

BW Util details:
bwutil = 0.000231 
total_CMD = 2290267 
util_bw = 528 
Wasted_Col = 437 
Wasted_Row = 24 
Idle = 2289278 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 377 
rwq = 0 
CCDLc_limit_alone = 377 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2290267 
n_nop = 2289731 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000231 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000392967

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1407, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 1471, Miss = 8, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[18]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[20]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[26]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[30]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[31]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[32]: Access = 385, Miss = 8, Miss_rate = 0.021, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[33]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[34]: Access = 321, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[35]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[36]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[37]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[38]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[39]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[40]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[41]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[42]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[44]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[47]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[48]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[52]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[53]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[54]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[55]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[56]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[57]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[58]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[59]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[60]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[61]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[62]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[63]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 24576
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.0208
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18432
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18432
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=24576
icnt_total_pkts_simt_to_mem=24576
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 24576
Req_Network_cycles = 3050098
Req_Network_injected_packets_per_cycle =       0.0081 
Req_Network_conflicts_per_cycle =       0.0041
Req_Network_conflicts_per_cycle_util =       1.1515
Req_Bank_Level_Parallism =       2.2364
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0049
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 24576
Reply_Network_cycles = 3050098
Reply_Network_injected_packets_per_cycle =        0.0081
Reply_Network_conflicts_per_cycle =        0.0327
Reply_Network_conflicts_per_cycle_util =       8.8580
Reply_Bank_Level_Parallism =       2.1836
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0041
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 15 min, 13 sec (8113 sec)
gpgpu_simulation_rate = 68218 (inst/sec)
gpgpu_simulation_rate = 375 (cycle/sec)
gpgpu_silicon_slowdown = 3018666x
GPGPU-Sim: detected inactive GPU simulation thread
Digest = c58f7b5fc58f7b5f9f8c7b5dc58f7b5fcd977611c58f7b5fcd977611a794760f
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc387a7128..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc387a71e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc387a7118..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc387a7110..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc387a7108..
GPGPU-Sim PTX: Setting up arguments for 1 bytes starting at 0x7ffc387a7104..

GPGPU-Sim PTX: cudaLaunch for 0x0x412913 (mode=performance simulation) on stream 2
GPGPU-Sim PTX: PDOM analysis already done for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
GPGPU-Sim PTX: pushing kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' to stream 2, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 2 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
Destroy streams for kernel 3: size 0
kernel_name = _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
kernel_launch_uid = 3 
gpu_sim_cycle = 1524805
gpu_sim_insn = 276727808
gpu_ipc =     181.4841
gpu_tot_sim_cycle = 4574903
gpu_tot_sim_insn = 830183424
gpu_tot_ipc =     181.4647
gpu_tot_issued_cta = 12
gpu_occupancy = 12.4924% 
gpu_tot_occupancy = 12.4924% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0081
partiton_level_parallism_total  =       0.0081
partiton_level_parallism_util =       2.2440
partiton_level_parallism_util_total  =       2.2389
L2_BW  =       0.2919 GB/Sec
L2_BW_total  =       0.2919 GB/Sec
gpu_total_sim_rate=67112

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 820224
	L1D_total_cache_misses = 33792
	L1D_total_cache_miss_rate = 0.0412
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 786432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 792576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27648

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
267312, 267312, 267312, 267312, 267312, 267312, 267312, 267312, 
gpgpu_n_tot_thrd_icount = 830619648
gpgpu_n_tot_w_icount = 25956864
gpgpu_n_stall_shd_mem = 2216640
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9216
gpgpu_n_mem_write_global = 27648
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3161088
gpgpu_n_store_insn = 27648
gpgpu_n_shmem_insn = 34652160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1492992
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 720672
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2976
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9677	W0_Idle:106376	W0_Scoreboard:47171079	W1:0	W2:12288	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25649664
single_issue_nums: WS0:6415488	WS1:6415488	WS2:6415488	WS3:6415488	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49152 {8:6144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1105920 {40:27648,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 122880 {40:3072,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 245760 {40:6144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 221184 {8:27648,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 122880 {40:3072,}
maxmflatency = 1306 
max_icnt2mem_latency = 357 
maxmrqlatency = 40 
max_icnt2sh_latency = 591 
averagemflatency = 745 
avg_icnt2mem_latency = 77 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 33 
mrq_lat_table:8452 	9150 	7221 	2721 	472 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1438 	6790 	28277 	359 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	568 	181 	231 	12954 	9157 	5892 	7422 	459 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9743 	3918 	5430 	7171 	6187 	3075 	529 	629 	182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	15 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:   1515860   1515799         0         0   1522477   1522153         0         0   1522481   1522157         0         0         0         0         0         0 
dram[1]:   1515883   1516501         0         0   1521155   1522149         0         0   1522477   1522153         0         0         0         0         0         0 
dram[2]:   1516135   1516757         0         0   1521147   1522148         0         0   1521155   1522149         0         0         0         0         0         0 
dram[3]:   1516156   1516778         0         0   1521141   1522814         0         0   1521147   1522148         0         0         0         0         0         0 
dram[4]:   1516065   1516875         0         0   1521134   1522807         0         0   1521141   1522814         0         0         0         0         0         0 
dram[5]:   1516345   1516898         0         0   1521131   1522988         0         0   1521134   1522807         0         0         0         0         0         0 
dram[6]:   1516250   1516803         0         0   1521381   1522981         0         0   1521131   1522988         0         0         0         0         0         0 
dram[7]:   1516273   1516825         0         0   1521373   1522975         0         0   1521381   1522981         0         0         0         0         0         0 
dram[8]:   1516181   1516736         0         0   1521366   1522967         0         0   1521373   1522975         0         0         0         0         0         0 
dram[9]:   1516466   1516880         0         0   1521358   1522964         0         0   1521366   1522967         0         0         0         0         0         0 
dram[10]:   1516364   1516614         0         0   1521615   1523016         0         0   1521358   1522964         0         0         0         0         0         0 
dram[11]:   1516385   1516638         0         0   1521771   1523008         0         0   1521615   1523016         0         0         0         0         0         0 
dram[12]:   1516406   1516658         0         0   1521764   1523003         0         0   1521771   1523008         0         0         0         0         0         0 
dram[13]:   1516430   1516647         0         0   1521756   1522996         0         0   1521764   1523003         0         0         0         0         0         0 
dram[14]:   1516883   1516727         0         0   1521755   1523093         0         0   1521756   1522996         0         0         0         0         0         0 
dram[15]:   1516904   1516752         0         0   1522105   1523036         0         0   1521755   1523093         0         0         0         0         0         0 
dram[16]:   1516275   1515630         0         0   1522100   1523032         0         0   1522105   1523036         0         0         0         0         0         0 
dram[17]:   1516298   1515656         0         0   1522092   1522550         0         0   1522100   1523032         0         0         0         0         0         0 
dram[18]:   1516614   1515916         0         0   1522085   1522546         0         0   1522092   1522550         0         0         0         0         0         0 
dram[19]:   1516634   1515941         0         0   1522141   1522542         0         0   1522085   1522546         0         0         0         0         0         0 
dram[20]:   1516538   1515844         0         0   1522133   1522538         0         0   1522141   1522542         0         0         0         0         0         0 
dram[21]:   1516562   1515871         0         0   1522125   1522534         0         0   1522133   1522538         0         0         0         0         0         0 
dram[22]:   1516471   1515775         0         0   1522120   1522533         0         0   1522125   1522534         0         0         0         0         0         0 
dram[23]:   1517056   1515800         0         0   1522116   1522502         0         0   1522120   1522533         0         0         0         0         0         0 
dram[24]:   1516478   1515715         0         0   1522671   1522497         0         0   1522116   1522502         0         0         0         0         0         0 
dram[25]:   1516502   1515740         0         0   1522177   1522494         0         0   1522671   1522497         0         0         0         0         0         0 
dram[26]:   1516240   1515481         0         0   1522176   1522493         0         0   1522177   1522494         0         0         0         0         0         0 
dram[27]:   1516266   1515507         0         0   1522172   1522490         0         0   1522176   1522493         0         0         0         0         0         0 
dram[28]:   1516290   1515534         0         0   1522168   1522489         0         0   1522172   1522490         0         0         0         0         0         0 
dram[29]:   1516314   1515558         0         0   1522164   1522486         0         0   1522168   1522489         0         0         0         0         0         0 
dram[30]:   1516398   1515643         0         0   1522160   1522482         0         0   1522164   1522486         0         0         0         0         0         0 
dram[31]:   1516423   1515668         0         0   1522157   1522481         0         0   1522160   1522482         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 99.500000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 100.000000 68.000000      -nan      -nan 191.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 191.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 68.500000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 68.000000 68.000000      -nan      -nan 129.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 129.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 28160/256 = 110.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:       191       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[1]:       192       128         0         0       191       128         0         0       128       128         0         0         0         0         0         0 
dram[2]:       192       128         0         0       192       128         0         0       191       128         0         0         0         0         0         0 
dram[3]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[4]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[5]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[6]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[7]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[8]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[9]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[10]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[11]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[12]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[13]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[14]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[15]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[16]:       129       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[17]:       128       128         0         0       129       128         0         0       192       128         0         0         0         0         0         0 
dram[18]:       128       128         0         0       128       128         0         0       129       128         0         0         0         0         0         0 
dram[19]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[20]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[21]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[22]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[23]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[24]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[25]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[26]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[27]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[28]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[29]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[30]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[31]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
total dram writes = 27648
min_bank_accesses = 0!
chip skew: 960/768 = 1.25
average mf latency per bank:
dram[0]:       3073      1101    none      none         823       897    none      none         825       894    none      none      none      none      none      none  
dram[1]:       1020      1140    none      none        2919       892    none      none         823       897    none      none      none      none      none      none  
dram[2]:        929      1172    none      none         818       892    none      none        2919       893    none      none      none      none      none      none  
dram[3]:        919      1128    none      none         823       936    none      none         818       892    none      none      none      none      none      none  
dram[4]:        942      1144    none      none         824       899    none      none         823       936    none      none      none      none      none      none  
dram[5]:        950      1133    none      none         823       921    none      none         824       899    none      none      none      none      none      none  
dram[6]:        977      1137    none      none         851       909    none      none         823       921    none      none      none      none      none      none  
dram[7]:        966      1104    none      none         853       905    none      none         851       909    none      none      none      none      none      none  
dram[8]:        994      1144    none      none         843       905    none      none         853       905    none      none      none      none      none      none  
dram[9]:        982      1120    none      none         841       895    none      none         843       905    none      none      none      none      none      none  
dram[10]:       1085      1135    none      none         843       925    none      none         841       895    none      none      none      none      none      none  
dram[11]:       1082      1111    none      none         854       935    none      none         843       925    none      none      none      none      none      none  
dram[12]:       1095      1123    none      none         854       916    none      none         854       935    none      none      none      none      none      none  
dram[13]:       1072      1130    none      none         848       916    none      none         854       916    none      none      none      none      none      none  
dram[14]:       1062      1151    none      none         840       909    none      none         848       916    none      none      none      none      none      none  
dram[15]:       1051      1100    none      none         863       881    none      none         840       909    none      none      none      none      none      none  
dram[16]:       1093      1073    none      none         857       872    none      none         863       881    none      none      none      none      none      none  
dram[17]:       1077      1052    none      none         886       863    none      none         857       872    none      none      none      none      none      none  
dram[18]:       1105      1061    none      none         886       856    none      none         886       863    none      none      none      none      none      none  
dram[19]:       1089      1051    none      none         901       839    none      none         886       856    none      none      none      none      none      none  
dram[20]:       1100      1066    none      none         892       827    none      none         901       839    none      none      none      none      none      none  
dram[21]:       1084      1064    none      none         889       830    none      none         892       827    none      none      none      none      none      none  
dram[22]:       1088      1058    none      none         884       832    none      none         889       830    none      none      none      none      none      none  
dram[23]:       1118      1039    none      none         880       829    none      none         884       832    none      none      none      none      none      none  
dram[24]:       1095      1065    none      none         910       820    none      none         880       829    none      none      none      none      none      none  
dram[25]:       1076      1042    none      none         882       818    none      none         910       820    none      none      none      none      none      none  
dram[26]:       1096      1062    none      none         880       823    none      none         882       818    none      none      none      none      none      none  
dram[27]:       1075      1049    none      none         886       831    none      none         880       823    none      none      none      none      none      none  
dram[28]:       1096      1076    none      none         880       826    none      none         886       831    none      none      none      none      none      none  
dram[29]:       1084      1040    none      none         884       832    none      none         879       826    none      none      none      none      none      none  
dram[30]:       1101      1052    none      none         888       824    none      none         884       831    none      none      none      none      none      none  
dram[31]:       1098      1041    none      none         894       824    none      none         888       825    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1251       953         0         0       880      1009         0         0       893      1008         0         0         0         0         0         0
dram[1]:        844      1025         0         0      1306       995         0         0       880      1009         0         0         0         0         0         0
dram[2]:        887      1078         0         0       878      1006         0         0      1306       995         0         0         0         0         0         0
dram[3]:        891      1004         0         0       908      1099         0         0       878      1006         0         0         0         0         0         0
dram[4]:        890       992         0         0       912      1015         0         0       908      1099         0         0         0         0         0         0
dram[5]:        894      1025         0         0       901      1043         0         0       912      1015         0         0         0         0         0         0
dram[6]:        888       996         0         0       984      1024         0         0       901      1043         0         0         0         0         0         0
dram[7]:        892       951         0         0      1016      1011         0         0       984      1024         0         0         0         0         0         0
dram[8]:        891      1031         0         0       940      1014         0         0      1016      1011         0         0         0         0         0         0
dram[9]:        887       963         0         0       943       990         0         0       940      1014         0         0         0         0         0         0
dram[10]:        902       970         0         0       922      1046         0         0       943       990         0         0         0         0         0         0
dram[11]:        900       946         0         0       944      1056         0         0       922      1046         0         0         0         0         0         0
dram[12]:        910       943         0         0       971      1034         0         0       944      1056         0         0         0         0         0         0
dram[13]:        918       985         0         0       965      1037         0         0       971      1034         0         0         0         0         0         0
dram[14]:        921       998         0         0       965      1022         0         0       965      1037         0         0         0         0         0         0
dram[15]:        923       979         0         0       999      1007         0         0       965      1022         0         0         0         0         0         0
dram[16]:        899       904         0         0       967       998         0         0       999      1007         0         0         0         0         0         0
dram[17]:        899       879         0         0       983       974         0         0       967       998         0         0         0         0         0         0
dram[18]:        938       868         0         0       964       964         0         0       983       974         0         0         0         0         0         0
dram[19]:        927       875         0         0      1031       951         0         0       964       964         0         0         0         0         0         0
dram[20]:        912       867         0         0       986       871         0         0      1031       951         0         0         0         0         0         0
dram[21]:        905       923         0         0       990       885         0         0       986       871         0         0         0         0         0         0
dram[22]:        904       856         0         0       966       885         0         0       990       885         0         0         0         0         0         0
dram[23]:        989       859         0         0       969       880         0         0       966       885         0         0         0         0         0         0
dram[24]:        900       889         0         0       991       886         0         0       969       880         0         0         0         0         0         0
dram[25]:        905       856         0         0       983       884         0         0       991       886         0         0         0         0         0         0
dram[26]:        899       863         0         0       999       880         0         0       983       884         0         0         0         0         0         0
dram[27]:        899       866         0         0       981       883         0         0       999       880         0         0         0         0         0         0
dram[28]:        902       904         0         0       993       879         0         0       981       883         0         0         0         0         0         0
dram[29]:        941       859         0         0       977       888         0         0       993       880         0         0         0         0         0         0
dram[30]:        945       852         0         0       993       883         0         0       977       879         0         0         0         0         0         0
dram[31]:        975       839         0         0      1008       886         0         0       993       883         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435217 n_nop=3434360 n_act=8 n_pre=2 n_ref_event=0 n_req=847 n_rd=16 n_rd_L2_A=0 n_write=831 n_wr_bk=0 bw_util=0.0002466
n_activity=2404 dram_eff=0.3523
bk0: 8a 3435021i bk1: 8a 3435080i bk2: 0a 3435217i bk3: 0a 3435217i bk4: 0a 3435108i bk5: 0a 3435118i bk6: 0a 3435217i bk7: 0a 3435217i bk8: 0a 3435112i bk9: 0a 3435126i bk10: 0a 3435217i bk11: 0a 3435217i bk12: 0a 3435217i bk13: 0a 3435217i bk14: 0a 3435217i bk15: 0a 3435217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990555
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992780
Bank_Level_Parallism = 1.021277
Bank_Level_Parallism_Col = 1.021725
Bank_Level_Parallism_Ready = 1.010626
write_to_read_ratio_blp_rw_average = 0.965767
GrpLevelPara = 1.021725 

BW Util details:
bwutil = 0.000247 
total_CMD = 3435217 
util_bw = 847 
Wasted_Col = 680 
Wasted_Row = 24 
Idle = 3433666 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 602 
rwq = 0 
CCDLc_limit_alone = 602 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435217 
n_nop = 3434360 
Read = 16 
Write = 831 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 847 
total_req = 847 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 847 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000247 
Either_Row_CoL_Bus_Util = 0.000249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000411037
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435217 n_nop=3434297 n_act=8 n_pre=2 n_ref_event=0 n_req=911 n_rd=16 n_rd_L2_A=0 n_write=895 n_wr_bk=0 bw_util=0.0002652
n_activity=2484 dram_eff=0.3667
bk0: 8a 3435024i bk1: 8a 3435076i bk2: 0a 3435217i bk3: 0a 3435217i bk4: 0a 3435053i bk5: 0a 3435115i bk6: 0a 3435217i bk7: 0a 3435217i bk8: 0a 3435108i bk9: 0a 3435118i bk10: 0a 3435217i bk11: 0a 3435217i bk12: 0a 3435217i bk13: 0a 3435217i bk14: 0a 3435217i bk15: 0a 3435217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991218
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993296
Bank_Level_Parallism = 1.034296
Bank_Level_Parallism_Col = 1.034335
Bank_Level_Parallism_Ready = 1.014270
write_to_read_ratio_blp_rw_average = 0.968118
GrpLevelPara = 1.034335 

BW Util details:
bwutil = 0.000265 
total_CMD = 3435217 
util_bw = 911 
Wasted_Col = 728 
Wasted_Row = 23 
Idle = 3433555 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 650 
rwq = 0 
CCDLc_limit_alone = 650 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435217 
n_nop = 3434297 
Read = 16 
Write = 895 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 911 
total_req = 911 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 911 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000265 
Either_Row_CoL_Bus_Util = 0.000268 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001087 
queue_avg = 0.000527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000527478
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435217 n_nop=3434233 n_act=8 n_pre=2 n_ref_event=0 n_req=975 n_rd=16 n_rd_L2_A=0 n_write=959 n_wr_bk=0 bw_util=0.0002838
n_activity=2646 dram_eff=0.3685
bk0: 8a 3435028i bk1: 8a 3435077i bk2: 0a 3435217i bk3: 0a 3435217i bk4: 0a 3435046i bk5: 0a 3435111i bk6: 0a 3435217i bk7: 0a 3435217i bk8: 0a 3435053i bk9: 0a 3435115i bk10: 0a 3435217i bk11: 0a 3435217i bk12: 0a 3435217i bk13: 0a 3435217i bk14: 0a 3435217i bk15: 0a 3435217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991795
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993743
Bank_Level_Parallism = 1.038224
Bank_Level_Parallism_Col = 1.033599
Bank_Level_Parallism_Ready = 1.016410
write_to_read_ratio_blp_rw_average = 0.970387
GrpLevelPara = 1.033599 

BW Util details:
bwutil = 0.000284 
total_CMD = 3435217 
util_bw = 975 
Wasted_Col = 789 
Wasted_Row = 15 
Idle = 3433438 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 52 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 714 
rwq = 0 
CCDLc_limit_alone = 714 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435217 
n_nop = 3434233 
Read = 16 
Write = 959 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 975 
total_req = 975 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 975 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001016 
queue_avg = 0.000606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000606075
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435217 n_nop=3434232 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002841
n_activity=2644 dram_eff=0.3691
bk0: 8a 3435023i bk1: 8a 3435077i bk2: 0a 3435217i bk3: 0a 3435217i bk4: 0a 3435059i bk5: 0a 3435102i bk6: 0a 3435217i bk7: 0a 3435217i bk8: 0a 3435046i bk9: 0a 3435111i bk10: 0a 3435217i bk11: 0a 3435217i bk12: 0a 3435217i bk13: 0a 3435217i bk14: 0a 3435217i bk15: 0a 3435217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.032760
Bank_Level_Parallism_Col = 1.028121
Bank_Level_Parallism_Ready = 1.011271
write_to_read_ratio_blp_rw_average = 0.970754
GrpLevelPara = 1.028121 

BW Util details:
bwutil = 0.000284 
total_CMD = 3435217 
util_bw = 976 
Wasted_Col = 810 
Wasted_Row = 15 
Idle = 3433416 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 53 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 734 
rwq = 0 
CCDLc_limit_alone = 734 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435217 
n_nop = 3434232 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001015 
queue_avg = 0.000624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000623833
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435217 n_nop=3434231 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002841
n_activity=2703 dram_eff=0.3611
bk0: 8a 3435039i bk1: 8a 3435091i bk2: 0a 3435217i bk3: 0a 3435217i bk4: 0a 3435066i bk5: 0a 3435102i bk6: 0a 3435217i bk7: 0a 3435217i bk8: 0a 3435059i bk9: 0a 3435102i bk10: 0a 3435217i bk11: 0a 3435217i bk12: 0a 3435217i bk13: 0a 3435217i bk14: 0a 3435217i bk15: 0a 3435217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.014501
Bank_Level_Parallism_Col = 1.014764
Bank_Level_Parallism_Ready = 1.009221
write_to_read_ratio_blp_rw_average = 0.970471
GrpLevelPara = 1.014764 

BW Util details:
bwutil = 0.000284 
total_CMD = 3435217 
util_bw = 976 
Wasted_Col = 793 
Wasted_Row = 24 
Idle = 3433424 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 53 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 717 
rwq = 0 
CCDLc_limit_alone = 717 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435217 
n_nop = 3434231 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000553095
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435217 n_nop=3434232 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002841
n_activity=2652 dram_eff=0.368
bk0: 8a 3435032i bk1: 8a 3435084i bk2: 0a 3435217i bk3: 0a 3435217i bk4: 0a 3435083i bk5: 0a 3435105i bk6: 0a 3435217i bk7: 0a 3435217i bk8: 0a 3435066i bk9: 0a 3435102i bk10: 0a 3435217i bk11: 0a 3435217i bk12: 0a 3435217i bk13: 0a 3435217i bk14: 0a 3435217i bk15: 0a 3435217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.025554
Bank_Level_Parallism_Col = 1.023658
Bank_Level_Parallism_Ready = 1.012295
write_to_read_ratio_blp_rw_average = 0.969994
GrpLevelPara = 1.023658 

BW Util details:
bwutil = 0.000284 
total_CMD = 3435217 
util_bw = 976 
Wasted_Col = 764 
Wasted_Row = 21 
Idle = 3433456 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 49 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 694 
rwq = 0 
CCDLc_limit_alone = 694 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435217 
n_nop = 3434232 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001015 
queue_avg = 0.000590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000590356
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435217 n_nop=3434234 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002841
n_activity=2582 dram_eff=0.378
bk0: 8a 3435037i bk1: 8a 3435084i bk2: 0a 3435217i bk3: 0a 3435217i bk4: 0a 3435051i bk5: 0a 3435102i bk6: 0a 3435217i bk7: 0a 3435217i bk8: 0a 3435083i bk9: 0a 3435105i bk10: 0a 3435217i bk11: 0a 3435217i bk12: 0a 3435217i bk13: 0a 3435217i bk14: 0a 3435217i bk15: 0a 3435217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.045481
Bank_Level_Parallism_Col = 1.042056
Bank_Level_Parallism_Ready = 1.013320
write_to_read_ratio_blp_rw_average = 0.969626
GrpLevelPara = 1.042056 

BW Util details:
bwutil = 0.000284 
total_CMD = 3435217 
util_bw = 976 
Wasted_Col = 742 
Wasted_Row = 19 
Idle = 3433480 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 46 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 677 
rwq = 0 
CCDLc_limit_alone = 677 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435217 
n_nop = 3434234 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.003052 
queue_avg = 0.000595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000594722
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435217 n_nop=3434233 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002841
n_activity=2497 dram_eff=0.3909
bk0: 8a 3435021i bk1: 8a 3435079i bk2: 0a 3435217i bk3: 0a 3435217i bk4: 0a 3435060i bk5: 0a 3435108i bk6: 0a 3435217i bk7: 0a 3435217i bk8: 0a 3435051i bk9: 0a 3435102i bk10: 0a 3435217i bk11: 0a 3435217i bk12: 0a 3435217i bk13: 0a 3435217i bk14: 0a 3435217i bk15: 0a 3435217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.048560
Bank_Level_Parallism_Col = 1.045845
Bank_Level_Parallism_Ready = 1.015369
write_to_read_ratio_blp_rw_average = 0.970201
GrpLevelPara = 1.045845 

BW Util details:
bwutil = 0.000284 
total_CMD = 3435217 
util_bw = 976 
Wasted_Col = 776 
Wasted_Row = 19 
Idle = 3433446 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 44 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 712 
rwq = 0 
CCDLc_limit_alone = 712 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435217 
n_nop = 3434233 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002033 
queue_avg = 0.000655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000655272
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435217 n_nop=3434231 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002841
n_activity=2514 dram_eff=0.3882
bk0: 8a 3435018i bk1: 8a 3435075i bk2: 0a 3435217i bk3: 0a 3435217i bk4: 0a 3435065i bk5: 0a 3435115i bk6: 0a 3435217i bk7: 0a 3435217i bk8: 0a 3435060i bk9: 0a 3435108i bk10: 0a 3435217i bk11: 0a 3435217i bk12: 0a 3435217i bk13: 0a 3435217i bk14: 0a 3435217i bk15: 0a 3435217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.043750
Bank_Level_Parallism_Col = 1.042750
Bank_Level_Parallism_Ready = 1.016393
write_to_read_ratio_blp_rw_average = 0.969960
GrpLevelPara = 1.042750 

BW Util details:
bwutil = 0.000284 
total_CMD = 3435217 
util_bw = 976 
Wasted_Col = 763 
Wasted_Row = 21 
Idle = 3433457 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 47 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 692 
rwq = 0 
CCDLc_limit_alone = 692 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435217 
n_nop = 3434231 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000597342
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435217 n_nop=3434231 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002841
n_activity=2545 dram_eff=0.3835
bk0: 8a 3435033i bk1: 8a 3435071i bk2: 0a 3435217i bk3: 0a 3435217i bk4: 0a 3435062i bk5: 0a 3435114i bk6: 0a 3435217i bk7: 0a 3435217i bk8: 0a 3435065i bk9: 0a 3435115i bk10: 0a 3435217i bk11: 0a 3435217i bk12: 0a 3435217i bk13: 0a 3435217i bk14: 0a 3435217i bk15: 0a 3435217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.053302
Bank_Level_Parallism_Col = 1.054309
Bank_Level_Parallism_Ready = 1.017418
write_to_read_ratio_blp_rw_average = 0.969303
GrpLevelPara = 1.054309 

BW Util details:
bwutil = 0.000284 
total_CMD = 3435217 
util_bw = 976 
Wasted_Col = 726 
Wasted_Row = 24 
Idle = 3433491 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 45 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 663 
rwq = 0 
CCDLc_limit_alone = 663 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435217 
n_nop = 3434231 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000526313
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435217 n_nop=3434232 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002841
n_activity=2533 dram_eff=0.3853
bk0: 8a 3435021i bk1: 8a 3435075i bk2: 0a 3435217i bk3: 0a 3435217i bk4: 0a 3435057i bk5: 0a 3435108i bk6: 0a 3435217i bk7: 0a 3435217i bk8: 0a 3435062i bk9: 0a 3435114i bk10: 0a 3435217i bk11: 0a 3435217i bk12: 0a 3435217i bk13: 0a 3435217i bk14: 0a 3435217i bk15: 0a 3435217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.058654
Bank_Level_Parallism_Col = 1.059134
Bank_Level_Parallism_Ready = 1.016393
write_to_read_ratio_blp_rw_average = 0.969555
GrpLevelPara = 1.059134 

BW Util details:
bwutil = 0.000284 
total_CMD = 3435217 
util_bw = 976 
Wasted_Col = 740 
Wasted_Row = 23 
Idle = 3433478 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 48 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 671 
rwq = 0 
CCDLc_limit_alone = 671 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435217 
n_nop = 3434232 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001015 
queue_avg = 0.000609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000609277
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435217 n_nop=3434232 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002841
n_activity=2537 dram_eff=0.3847
bk0: 8a 3435035i bk1: 8a 3435076i bk2: 0a 3435217i bk3: 0a 3435217i bk4: 0a 3435050i bk5: 0a 3435102i bk6: 0a 3435217i bk7: 0a 3435217i bk8: 0a 3435057i bk9: 0a 3435108i bk10: 0a 3435217i bk11: 0a 3435217i bk12: 0a 3435217i bk13: 0a 3435217i bk14: 0a 3435217i bk15: 0a 3435217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.055334
Bank_Level_Parallism_Col = 1.055749
Bank_Level_Parallism_Ready = 1.018443
write_to_read_ratio_blp_rw_average = 0.969803
GrpLevelPara = 1.055749 

BW Util details:
bwutil = 0.000284 
total_CMD = 3435217 
util_bw = 976 
Wasted_Col = 753 
Wasted_Row = 24 
Idle = 3433464 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 51 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 678 
rwq = 0 
CCDLc_limit_alone = 678 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435217 
n_nop = 3434232 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001015 
queue_avg = 0.000666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000666333
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435217 n_nop=3434232 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002841
n_activity=2583 dram_eff=0.3779
bk0: 8a 3435028i bk1: 8a 3435082i bk2: 0a 3435217i bk3: 0a 3435217i bk4: 0a 3435069i bk5: 0a 3435110i bk6: 0a 3435217i bk7: 0a 3435217i bk8: 0a 3435050i bk9: 0a 3435102i bk10: 0a 3435217i bk11: 0a 3435217i bk12: 0a 3435217i bk13: 0a 3435217i bk14: 0a 3435217i bk15: 0a 3435217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.029709
Bank_Level_Parallism_Col = 1.029663
Bank_Level_Parallism_Ready = 1.011271
write_to_read_ratio_blp_rw_average = 0.970337
GrpLevelPara = 1.029663 

BW Util details:
bwutil = 0.000284 
total_CMD = 3435217 
util_bw = 976 
Wasted_Col = 784 
Wasted_Row = 24 
Idle = 3433433 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 53 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 707 
rwq = 0 
CCDLc_limit_alone = 707 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435217 
n_nop = 3434232 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001015 
queue_avg = 0.000667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000667207
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435217 n_nop=3434233 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002841
n_activity=2728 dram_eff=0.3578
bk0: 8a 3435036i bk1: 8a 3435073i bk2: 0a 3435217i bk3: 0a 3435217i bk4: 0a 3435059i bk5: 0a 3435105i bk6: 0a 3435217i bk7: 0a 3435217i bk8: 0a 3435069i bk9: 0a 3435110i bk10: 0a 3435217i bk11: 0a 3435217i bk12: 0a 3435217i bk13: 0a 3435217i bk14: 0a 3435217i bk15: 0a 3435217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.008283
Bank_Level_Parallism_Col = 1.005042
Bank_Level_Parallism_Ready = 1.004098
write_to_read_ratio_blp_rw_average = 0.970868
GrpLevelPara = 1.005042 

BW Util details:
bwutil = 0.000284 
total_CMD = 3435217 
util_bw = 976 
Wasted_Col = 816 
Wasted_Row = 19 
Idle = 3433406 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 53 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 739 
rwq = 0 
CCDLc_limit_alone = 739 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435217 
n_nop = 3434233 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002033 
queue_avg = 0.000589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000589191
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435217 n_nop=3434233 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002841
n_activity=2756 dram_eff=0.3541
bk0: 8a 3435027i bk1: 8a 3435075i bk2: 0a 3435217i bk3: 0a 3435217i bk4: 0a 3435067i bk5: 0a 3435112i bk6: 0a 3435217i bk7: 0a 3435217i bk8: 0a 3435059i bk9: 0a 3435105i bk10: 0a 3435217i bk11: 0a 3435217i bk12: 0a 3435217i bk13: 0a 3435217i bk14: 0a 3435217i bk15: 0a 3435217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.005485
Bank_Level_Parallism_Col = 1.004462
Bank_Level_Parallism_Ready = 1.002049
write_to_read_ratio_blp_rw_average = 0.970998
GrpLevelPara = 1.004462 

BW Util details:
bwutil = 0.000284 
total_CMD = 3435217 
util_bw = 976 
Wasted_Col = 823 
Wasted_Row = 24 
Idle = 3433394 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 52 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 747 
rwq = 0 
CCDLc_limit_alone = 747 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435217 
n_nop = 3434233 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002033 
queue_avg = 0.000612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000611897
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435217 n_nop=3434233 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002841
n_activity=2747 dram_eff=0.3553
bk0: 8a 3435026i bk1: 8a 3435075i bk2: 0a 3435217i bk3: 0a 3435217i bk4: 0a 3435054i bk5: 0a 3435117i bk6: 0a 3435217i bk7: 0a 3435217i bk8: 0a 3435067i bk9: 0a 3435112i bk10: 0a 3435217i bk11: 0a 3435217i bk12: 0a 3435217i bk13: 0a 3435217i bk14: 0a 3435217i bk15: 0a 3435217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.015564
Bank_Level_Parallism_Col = 1.014698
Bank_Level_Parallism_Ready = 1.008197
write_to_read_ratio_blp_rw_average = 0.970605
GrpLevelPara = 1.014698 

BW Util details:
bwutil = 0.000284 
total_CMD = 3435217 
util_bw = 976 
Wasted_Col = 800 
Wasted_Row = 23 
Idle = 3433418 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 53 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 723 
rwq = 0 
CCDLc_limit_alone = 723 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435217 
n_nop = 3434233 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002033 
queue_avg = 0.000576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000575801
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435217 n_nop=3434294 n_act=8 n_pre=2 n_ref_event=0 n_req=913 n_rd=16 n_rd_L2_A=0 n_write=897 n_wr_bk=0 bw_util=0.0002658
n_activity=2574 dram_eff=0.3547
bk0: 8a 3435076i bk1: 8a 3435089i bk2: 0a 3435217i bk3: 0a 3435217i bk4: 0a 3435058i bk5: 0a 3435120i bk6: 0a 3435217i bk7: 0a 3435217i bk8: 0a 3435054i bk9: 0a 3435117i bk10: 0a 3435217i bk11: 0a 3435217i bk12: 0a 3435217i bk13: 0a 3435217i bk14: 0a 3435217i bk15: 0a 3435217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991238
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993311
Bank_Level_Parallism = 1.025935
Bank_Level_Parallism_Col = 1.026445
Bank_Level_Parallism_Ready = 1.013144
write_to_read_ratio_blp_rw_average = 0.968020
GrpLevelPara = 1.026445 

BW Util details:
bwutil = 0.000266 
total_CMD = 3435217 
util_bw = 913 
Wasted_Col = 721 
Wasted_Row = 24 
Idle = 3433559 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 51 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 649 
rwq = 0 
CCDLc_limit_alone = 649 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435217 
n_nop = 3434294 
Read = 16 
Write = 897 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 913 
total_req = 913 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 913 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000510303
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435217 n_nop=3434360 n_act=8 n_pre=2 n_ref_event=0 n_req=849 n_rd=16 n_rd_L2_A=0 n_write=833 n_wr_bk=0 bw_util=0.0002471
n_activity=2410 dram_eff=0.3523
bk0: 8a 3435078i bk1: 8a 3435090i bk2: 0a 3435217i bk3: 0a 3435217i bk4: 0a 3435111i bk5: 0a 3435114i bk6: 0a 3435217i bk7: 0a 3435217i bk8: 0a 3435058i bk9: 0a 3435120i bk10: 0a 3435217i bk11: 0a 3435217i bk12: 0a 3435217i bk13: 0a 3435217i bk14: 0a 3435217i bk15: 0a 3435217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990577
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992797
Bank_Level_Parallism = 1.031332
Bank_Level_Parallism_Col = 1.030626
Bank_Level_Parallism_Ready = 1.011779
write_to_read_ratio_blp_rw_average = 0.965379
GrpLevelPara = 1.030626 

BW Util details:
bwutil = 0.000247 
total_CMD = 3435217 
util_bw = 849 
Wasted_Col = 659 
Wasted_Row = 24 
Idle = 3433685 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 48 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 591 
rwq = 0 
CCDLc_limit_alone = 591 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435217 
n_nop = 3434360 
Read = 16 
Write = 833 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 849 
total_req = 849 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 849 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000247 
Either_Row_CoL_Bus_Util = 0.000249 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002334 
queue_avg = 0.000470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000469839
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435217 n_nop=3434423 n_act=8 n_pre=2 n_ref_event=0 n_req=785 n_rd=16 n_rd_L2_A=0 n_write=769 n_wr_bk=0 bw_util=0.0002285
n_activity=2201 dram_eff=0.3567
bk0: 8a 3435082i bk1: 8a 3435086i bk2: 0a 3435217i bk3: 0a 3435217i bk4: 0a 3435117i bk5: 0a 3435133i bk6: 0a 3435217i bk7: 0a 3435217i bk8: 0a 3435111i bk9: 0a 3435114i bk10: 0a 3435217i bk11: 0a 3435217i bk12: 0a 3435217i bk13: 0a 3435217i bk14: 0a 3435217i bk15: 0a 3435217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989809
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992198
Bank_Level_Parallism = 1.034384
Bank_Level_Parallism_Col = 1.031410
Bank_Level_Parallism_Ready = 1.011465
write_to_read_ratio_blp_rw_average = 0.962016
GrpLevelPara = 1.031410 

BW Util details:
bwutil = 0.000229 
total_CMD = 3435217 
util_bw = 785 
Wasted_Col = 590 
Wasted_Row = 21 
Idle = 3433821 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 49 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 522 
rwq = 0 
CCDLc_limit_alone = 522 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435217 
n_nop = 3434423 
Read = 16 
Write = 769 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 785 
total_req = 785 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 785 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000229 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001259 
queue_avg = 0.000419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000419188
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435217 n_nop=3434424 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002282
n_activity=2148 dram_eff=0.365
bk0: 8a 3435080i bk1: 8a 3435076i bk2: 0a 3435217i bk3: 0a 3435217i bk4: 0a 3435127i bk5: 0a 3435135i bk6: 0a 3435217i bk7: 0a 3435217i bk8: 0a 3435117i bk9: 0a 3435133i bk10: 0a 3435217i bk11: 0a 3435217i bk12: 0a 3435217i bk13: 0a 3435217i bk14: 0a 3435217i bk15: 0a 3435217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.030523
Bank_Level_Parallism_Col = 1.025907
Bank_Level_Parallism_Ready = 1.012755
write_to_read_ratio_blp_rw_average = 0.961510
GrpLevelPara = 1.025907 

BW Util details:
bwutil = 0.000228 
total_CMD = 3435217 
util_bw = 784 
Wasted_Col = 574 
Wasted_Row = 18 
Idle = 3433841 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 50 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 503 
rwq = 0 
CCDLc_limit_alone = 503 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435217 
n_nop = 3434424 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001261 
queue_avg = 0.000406 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000406088
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435217 n_nop=3434424 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002282
n_activity=2089 dram_eff=0.3753
bk0: 8a 3435081i bk1: 8a 3435079i bk2: 0a 3435217i bk3: 0a 3435217i bk4: 0a 3435123i bk5: 0a 3435130i bk6: 0a 3435217i bk7: 0a 3435217i bk8: 0a 3435127i bk9: 0a 3435135i bk10: 0a 3435217i bk11: 0a 3435217i bk12: 0a 3435217i bk13: 0a 3435217i bk14: 0a 3435217i bk15: 0a 3435217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.030679
Bank_Level_Parallism_Col = 1.024517
Bank_Level_Parallism_Ready = 1.015306
write_to_read_ratio_blp_rw_average = 0.961367
GrpLevelPara = 1.024517 

BW Util details:
bwutil = 0.000228 
total_CMD = 3435217 
util_bw = 784 
Wasted_Col = 569 
Wasted_Row = 16 
Idle = 3433848 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 51 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 496 
rwq = 0 
CCDLc_limit_alone = 496 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435217 
n_nop = 3434424 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001261 
queue_avg = 0.000438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000437527
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435217 n_nop=3434424 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002282
n_activity=2075 dram_eff=0.3778
bk0: 8a 3435083i bk1: 8a 3435076i bk2: 0a 3435217i bk3: 0a 3435217i bk4: 0a 3435114i bk5: 0a 3435111i bk6: 0a 3435217i bk7: 0a 3435217i bk8: 0a 3435123i bk9: 0a 3435130i bk10: 0a 3435217i bk11: 0a 3435217i bk12: 0a 3435217i bk13: 0a 3435217i bk14: 0a 3435217i bk15: 0a 3435217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.036481
Bank_Level_Parallism_Col = 1.030545
Bank_Level_Parallism_Ready = 1.024235
write_to_read_ratio_blp_rw_average = 0.962182
GrpLevelPara = 1.030545 

BW Util details:
bwutil = 0.000228 
total_CMD = 3435217 
util_bw = 784 
Wasted_Col = 598 
Wasted_Row = 16 
Idle = 3433819 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 52 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 523 
rwq = 0 
CCDLc_limit_alone = 523 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435217 
n_nop = 3434424 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001261 
queue_avg = 0.000465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000465473
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435217 n_nop=3434424 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002282
n_activity=2081 dram_eff=0.3767
bk0: 8a 3435094i bk1: 8a 3435085i bk2: 0a 3435217i bk3: 0a 3435217i bk4: 0a 3435116i bk5: 0a 3435119i bk6: 0a 3435217i bk7: 0a 3435217i bk8: 0a 3435114i bk9: 0a 3435111i bk10: 0a 3435217i bk11: 0a 3435217i bk12: 0a 3435217i bk13: 0a 3435217i bk14: 0a 3435217i bk15: 0a 3435217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.051599
Bank_Level_Parallism_Col = 1.048925
Bank_Level_Parallism_Ready = 1.030612
write_to_read_ratio_blp_rw_average = 0.961453
GrpLevelPara = 1.048925 

BW Util details:
bwutil = 0.000228 
total_CMD = 3435217 
util_bw = 784 
Wasted_Col = 572 
Wasted_Row = 20 
Idle = 3433841 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 53 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 495 
rwq = 0 
CCDLc_limit_alone = 495 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435217 
n_nop = 3434424 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001261 
queue_avg = 0.000418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000417732
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435217 n_nop=3434425 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002282
n_activity=2071 dram_eff=0.3786
bk0: 8a 3435083i bk1: 8a 3435084i bk2: 0a 3435217i bk3: 0a 3435217i bk4: 0a 3435129i bk5: 0a 3435123i bk6: 0a 3435217i bk7: 0a 3435217i bk8: 0a 3435116i bk9: 0a 3435119i bk10: 0a 3435217i bk11: 0a 3435217i bk12: 0a 3435217i bk13: 0a 3435217i bk14: 0a 3435217i bk15: 0a 3435217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.070254
Bank_Level_Parallism_Col = 1.067887
Bank_Level_Parallism_Ready = 1.029337
write_to_read_ratio_blp_rw_average = 0.960336
GrpLevelPara = 1.067887 

BW Util details:
bwutil = 0.000228 
total_CMD = 3435217 
util_bw = 784 
Wasted_Col = 533 
Wasted_Row = 21 
Idle = 3433879 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 51 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 459 
rwq = 0 
CCDLc_limit_alone = 459 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435217 
n_nop = 3434425 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002525 
queue_avg = 0.000412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000412492
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435217 n_nop=3434424 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002282
n_activity=2131 dram_eff=0.3679
bk0: 8a 3435096i bk1: 8a 3435084i bk2: 0a 3435217i bk3: 0a 3435217i bk4: 0a 3435117i bk5: 0a 3435119i bk6: 0a 3435217i bk7: 0a 3435217i bk8: 0a 3435129i bk9: 0a 3435123i bk10: 0a 3435217i bk11: 0a 3435217i bk12: 0a 3435217i bk13: 0a 3435217i bk14: 0a 3435217i bk15: 0a 3435217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.062172
Bank_Level_Parallism_Col = 1.062883
Bank_Level_Parallism_Ready = 1.030612
write_to_read_ratio_blp_rw_average = 0.960123
GrpLevelPara = 1.062883 

BW Util details:
bwutil = 0.000228 
total_CMD = 3435217 
util_bw = 784 
Wasted_Col = 527 
Wasted_Row = 24 
Idle = 3433882 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 53 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 450 
rwq = 0 
CCDLc_limit_alone = 450 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435217 
n_nop = 3434424 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001261 
queue_avg = 0.000343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000342628
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435217 n_nop=3434423 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002282
n_activity=2160 dram_eff=0.363
bk0: 8a 3435096i bk1: 8a 3435102i bk2: 0a 3435217i bk3: 0a 3435217i bk4: 0a 3435127i bk5: 0a 3435121i bk6: 0a 3435217i bk7: 0a 3435217i bk8: 0a 3435117i bk9: 0a 3435119i bk10: 0a 3435217i bk11: 0a 3435217i bk12: 0a 3435217i bk13: 0a 3435217i bk14: 0a 3435217i bk15: 0a 3435217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.049327
Bank_Level_Parallism_Col = 1.050536
Bank_Level_Parallism_Ready = 1.026786
write_to_read_ratio_blp_rw_average = 0.960184
GrpLevelPara = 1.050536 

BW Util details:
bwutil = 0.000228 
total_CMD = 3435217 
util_bw = 784 
Wasted_Col = 530 
Wasted_Row = 24 
Idle = 3433879 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 452 
rwq = 0 
CCDLc_limit_alone = 452 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435217 
n_nop = 3434423 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000308277
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435217 n_nop=3434423 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002282
n_activity=2268 dram_eff=0.3457
bk0: 8a 3435091i bk1: 8a 3435093i bk2: 0a 3435217i bk3: 0a 3435217i bk4: 0a 3435138i bk5: 0a 3435137i bk6: 0a 3435217i bk7: 0a 3435217i bk8: 0a 3435127i bk9: 0a 3435121i bk10: 0a 3435217i bk11: 0a 3435217i bk12: 0a 3435217i bk13: 0a 3435217i bk14: 0a 3435217i bk15: 0a 3435217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.035285
Bank_Level_Parallism_Col = 1.036154
Bank_Level_Parallism_Ready = 1.019133
write_to_read_ratio_blp_rw_average = 0.960000
GrpLevelPara = 1.036154 

BW Util details:
bwutil = 0.000228 
total_CMD = 3435217 
util_bw = 784 
Wasted_Col = 524 
Wasted_Row = 24 
Idle = 3433885 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 446 
rwq = 0 
CCDLc_limit_alone = 446 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435217 
n_nop = 3434423 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000249766
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435217 n_nop=3434423 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002282
n_activity=2265 dram_eff=0.3461
bk0: 8a 3435095i bk1: 8a 3435096i bk2: 0a 3435217i bk3: 0a 3435217i bk4: 0a 3435133i bk5: 0a 3435125i bk6: 0a 3435217i bk7: 0a 3435217i bk8: 0a 3435138i bk9: 0a 3435137i bk10: 0a 3435217i bk11: 0a 3435217i bk12: 0a 3435217i bk13: 0a 3435217i bk14: 0a 3435217i bk15: 0a 3435217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.030257
Bank_Level_Parallism_Col = 1.031008
Bank_Level_Parallism_Ready = 1.024235
write_to_read_ratio_blp_rw_average = 0.959690
GrpLevelPara = 1.031008 

BW Util details:
bwutil = 0.000228 
total_CMD = 3435217 
util_bw = 784 
Wasted_Col = 514 
Wasted_Row = 24 
Idle = 3433895 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 436 
rwq = 0 
CCDLc_limit_alone = 436 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435217 
n_nop = 3434423 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000225895
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435217 n_nop=3434423 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002282
n_activity=2259 dram_eff=0.3471
bk0: 8a 3435094i bk1: 8a 3435096i bk2: 0a 3435217i bk3: 0a 3435217i bk4: 0a 3435121i bk5: 0a 3435118i bk6: 0a 3435217i bk7: 0a 3435217i bk8: 0a 3435133i bk9: 0a 3435125i bk10: 0a 3435217i bk11: 0a 3435217i bk12: 0a 3435217i bk13: 0a 3435217i bk14: 0a 3435217i bk15: 0a 3435217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.037834
Bank_Level_Parallism_Col = 1.038754
Bank_Level_Parallism_Ready = 1.030612
write_to_read_ratio_blp_rw_average = 0.960486
GrpLevelPara = 1.038754 

BW Util details:
bwutil = 0.000228 
total_CMD = 3435217 
util_bw = 784 
Wasted_Col = 540 
Wasted_Row = 24 
Idle = 3433869 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 462 
rwq = 0 
CCDLc_limit_alone = 462 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435217 
n_nop = 3434423 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000280041
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435217 n_nop=3434423 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002282
n_activity=2233 dram_eff=0.3511
bk0: 8a 3435101i bk1: 8a 3435081i bk2: 0a 3435217i bk3: 0a 3435217i bk4: 0a 3435120i bk5: 0a 3435110i bk6: 0a 3435217i bk7: 0a 3435217i bk8: 0a 3435121i bk9: 0a 3435118i bk10: 0a 3435217i bk11: 0a 3435217i bk12: 0a 3435217i bk13: 0a 3435217i bk14: 0a 3435217i bk15: 0a 3435217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.060606
Bank_Level_Parallism_Col = 1.062074
Bank_Level_Parallism_Ready = 1.035714
write_to_read_ratio_blp_rw_average = 0.960636
GrpLevelPara = 1.062074 

BW Util details:
bwutil = 0.000228 
total_CMD = 3435217 
util_bw = 784 
Wasted_Col = 545 
Wasted_Row = 24 
Idle = 3433864 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 467 
rwq = 0 
CCDLc_limit_alone = 467 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435217 
n_nop = 3434423 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000320213
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435217 n_nop=3434423 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002282
n_activity=2282 dram_eff=0.3436
bk0: 8a 3435097i bk1: 8a 3435085i bk2: 0a 3435217i bk3: 0a 3435217i bk4: 0a 3435129i bk5: 0a 3435104i bk6: 0a 3435217i bk7: 0a 3435217i bk8: 0a 3435120i bk9: 0a 3435110i bk10: 0a 3435217i bk11: 0a 3435217i bk12: 0a 3435217i bk13: 0a 3435217i bk14: 0a 3435217i bk15: 0a 3435217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.039683
Bank_Level_Parallism_Col = 1.040620
Bank_Level_Parallism_Ready = 1.030612
write_to_read_ratio_blp_rw_average = 0.961595
GrpLevelPara = 1.040620 

BW Util details:
bwutil = 0.000228 
total_CMD = 3435217 
util_bw = 784 
Wasted_Col = 578 
Wasted_Row = 24 
Idle = 3433831 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 500 
rwq = 0 
CCDLc_limit_alone = 500 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435217 
n_nop = 3434423 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000305075
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3435217 n_nop=3434423 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002282
n_activity=2259 dram_eff=0.3471
bk0: 8a 3435089i bk1: 8a 3435068i bk2: 0a 3435217i bk3: 0a 3435217i bk4: 0a 3435127i bk5: 0a 3435111i bk6: 0a 3435217i bk7: 0a 3435217i bk8: 0a 3435129i bk9: 0a 3435104i bk10: 0a 3435217i bk11: 0a 3435217i bk12: 0a 3435217i bk13: 0a 3435217i bk14: 0a 3435217i bk15: 0a 3435217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.023158
Bank_Level_Parallism_Col = 1.023690
Bank_Level_Parallism_Ready = 1.019133
write_to_read_ratio_blp_rw_average = 0.962670
GrpLevelPara = 1.023690 

BW Util details:
bwutil = 0.000228 
total_CMD = 3435217 
util_bw = 784 
Wasted_Col = 617 
Wasted_Row = 24 
Idle = 3433792 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 539 
rwq = 0 
CCDLc_limit_alone = 539 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3435217 
n_nop = 3434423 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000354563

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1567, Miss = 8, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 1631, Miss = 8, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 1695, Miss = 8, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[18]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[20]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[26]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[30]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[31]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[32]: Access = 609, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[33]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[34]: Access = 545, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[35]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[36]: Access = 481, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[37]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[38]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[39]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[40]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[41]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[42]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[44]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[47]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[48]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[52]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[53]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[54]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[55]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[56]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[57]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[58]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[59]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[60]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[61]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[62]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[63]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 36864
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.0139
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27648
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27648
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=36864
icnt_total_pkts_simt_to_mem=36864
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 36864
Req_Network_cycles = 4574903
Req_Network_injected_packets_per_cycle =       0.0081 
Req_Network_conflicts_per_cycle =       0.0042
Req_Network_conflicts_per_cycle_util =       1.1574
Req_Bank_Level_Parallism =       2.2389
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0055
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 36864
Reply_Network_cycles = 4574903
Reply_Network_injected_packets_per_cycle =        0.0081
Reply_Network_conflicts_per_cycle =        0.0325
Reply_Network_conflicts_per_cycle_util =       8.8206
Reply_Bank_Level_Parallism =       2.1857
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0039
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 26 min, 10 sec (12370 sec)
gpgpu_simulation_rate = 67112 (inst/sec)
gpgpu_simulation_rate = 369 (cycle/sec)
gpgpu_silicon_slowdown = 3067750x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
