Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Dec  5 03:19:14 2024
| Host         : JOHNHOFMEYRA870 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mipi_to_hdmi_top_control_sets_placed.rpt
| Design       : mipi_to_hdmi_top
| Device       : xcku3p
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    42 |
|    Minimum number of control sets                        |    42 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    42 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             160 |           47 |
| No           | No                    | Yes                    |             101 |           21 |
| No           | Yes                   | No                     |              43 |           14 |
| Yes          | No                    | No                     |             492 |           95 |
| Yes          | No                    | Yes                    |              49 |           12 |
| Yes          | Yes                   | No                     |              84 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                          Enable Signal                                          |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|  ref_clock                                      |                                                                                                 |                                                    |                1 |              2 |         2.00 |
|  video_clk/inst/clk_148_5m                      | mipi/vout/output_timing/p_3_in                                                                  |                                                    |                1 |              2 |         2.00 |
|  video_clk/inst/clk_148_5m                      | video_clk/inst/locked                                                                           | pixel_combine/AR[0]                                |                1 |              2 |         2.00 |
|  video_clk/inst/clk_27m                         | hdmi/i2c_config/i2c_master_top_m0/E[0]                                                          | hdmi/reset_power_on_i2c/rst_reg_reg_0              |                2 |              2 |         1.00 |
|  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst_0 | mipi/link/clkdet/count_value                                                                    | mipi/link/clkdet/count_value[1]_i_3_n_0            |                1 |              2 |         2.00 |
|  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst_0 | mipi/vout/csi_frame_started2_out                                                                | mipi/depacket/csi_odd_line                         |                1 |              2 |         2.00 |
|  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst_0 | video_clk/inst/locked                                                                           | pixel_combine/AR[0]                                |                1 |              2 |         2.00 |
|  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst_0 | mipi/depacket/FSM_sequential_state[2]_i_1_n_0                                                   | mipi/link/clkdet/Q[0]                              |                1 |              3 |         3.00 |
|  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst_0 | mipi/link/gen_bytealign[0].ba/data_offs                                                         |                                                    |                2 |              3 |         1.50 |
|  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst_0 | mipi/link/gen_bytealign[1].ba/data_offs                                                         |                                                    |                3 |              3 |         1.00 |
|  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst_0 | mipi/link/gen_bytealign[2].ba/data_offs                                                         |                                                    |                3 |              3 |         1.00 |
|  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst_0 | mipi/link/gen_bytealign[3].ba/data_offs                                                         |                                                    |                2 |              3 |         1.50 |
|  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst_0 | video_clk/inst/locked                                                                           | mipi/depacket/SR[0]                                |                1 |              3 |         3.00 |
|  video_clk/inst/clk_27m                         | hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA                           | hdmi/reset_power_on_i2c/rst_reg_reg_0              |                2 |              6 |         3.00 |
|  video_clk/inst/clk_27m                         | hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_1_n_0                 |                                                    |                2 |              7 |         3.50 |
|  video_clk/inst/clk_27m                         | hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/E[0]                           |                                                    |                3 |              7 |         2.33 |
|  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst_0 |                                                                                                 | mipi/link/clkdet/Q[0]                              |                4 |              7 |         1.75 |
|  ref_clock                                      | mipi/link/clkdet/clk_fail_count[7]_i_2_n_0                                                      | mipi/link/clkdet/clear                             |                2 |              8 |         4.00 |
|  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst_0 | mipi/depacket/count_value_reg[1]                                                                | mipi/depacket/FSM_sequential_state_reg[1]_1        |                4 |              8 |         2.00 |
|  video_clk/inst/clk_148_5m                      |                                                                                                 | mipi/white_balance/output_data_odd_reg[7]_i_1_n_4  |                2 |              8 |         4.00 |
|  video_clk/inst/clk_148_5m                      |                                                                                                 | mipi/white_balance/p_0_in0                         |                2 |              8 |         4.00 |
|  video_clk/inst/clk_148_5m                      |                                                                                                 | mipi/white_balance/output_data_odd_reg[23]_i_1_n_4 |                2 |              8 |         4.00 |
|  video_clk/inst/clk_148_5m                      |                                                                                                 | mipi/white_balance/channel_mul0[13]                |                2 |              8 |         4.00 |
|  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst_0 |                                                                                                 |                                                    |                6 |             10 |         1.67 |
|  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst_0 | mipi/unpack10/dout_valid_reg_0[0]                                                               | mipi/depacket/in_frame_d_reg_0[0]                  |                2 |             10 |         5.00 |
|  video_clk/inst/clk_27m                         | hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[1]_1[0]                              | hdmi/reset_power_on_i2c/rst_reg_reg_0              |                4 |             10 |         2.50 |
|  video_clk/inst/clk_27m                         | hdmi/i2c_config/i2c_master_top_m0/byte_controller/dcnt                                          |                                                    |                2 |             11 |         5.50 |
|  video_clk/inst/clk_148_5m                      | mipi/vout/output_timing/v_pos[11]_i_1_n_0                                                       | pixel_combine/AR[0]                                |                2 |             12 |         6.00 |
|  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst_0 | mipi/depacket/bytes_read[13]_i_1_n_0                                                            |                                                    |                3 |             12 |         4.00 |
|  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst_0 | mipi/depacket/packet_len_q[15]_i_1_n_0                                                          |                                                    |                5 |             16 |         3.20 |
|  video_clk/inst/clk_27m                         | hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_1_n_0 |                                                    |                6 |             18 |         3.00 |
|  video_clk/inst/clk_148_5m                      | mipi/vout/E[0]                                                                                  |                                                    |                5 |             20 |         4.00 |
|  video_clk/inst/clk_27m                         |                                                                                                 | hdmi/reset_power_on_i2c/rst_reg_reg_0              |                9 |             21 |         2.33 |
|  video_clk/inst/clk_27m                         | hdmi/reset_power_on_i2c/cnt[22]_i_1_n_0                                                         | pixel_combine/AR[0]                                |                4 |             23 |         5.75 |
|  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst_0 | mipi/depacket/count_value_reg[1]                                                                |                                                    |               12 |             24 |         2.00 |
|  video_clk/inst/clk_297m                        |                                                                                                 | pixel_combine/AR[0]                                |                7 |             25 |         3.57 |
|  video_clk/inst/clk_27m                         |                                                                                                 |                                                    |               12 |             28 |         2.33 |
|  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst_0 | mipi/depacket/E[0]                                                                              | mipi/link/clkdet/Q[0]                              |               17 |             40 |         2.35 |
|  video_clk/inst/clk_148_5m                      | mipi/vout/video_hsync_i_1_n_0                                                                   |                                                    |               11 |             44 |         4.00 |
|  video_clk/inst/clk_148_5m                      |                                                                                                 | pixel_combine/AR[0]                                |               12 |             59 |         4.92 |
|  video_clk/inst/clk_148_5m                      |                                                                                                 |                                                    |               28 |            123 |         4.39 |
|  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst_0 | mipi/link/clkdet/E[0]                                                                           |                                                    |               58 |            319 |         5.50 |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+


