<!doctype html><html lang=en-us><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1,user-scalable=no"><title>'spv' Dialect - MLIR</title><meta name=description content="Multi-Level IR Compiler Framework"><meta name=generator content="Hugo 0.64.1"><link href=https://mlir.llvm.org/index.xml rel=alternate type=application/rss+xml><link rel=canonical href=https://mlir.llvm.org/docs/Dialects/SPIR-V/><link rel=stylesheet href=https://mlir.llvm.org/css/theme.css><script src=https://use.fontawesome.com/releases/v5.0.6/js/all.js></script><link rel=stylesheet href=https://mlir.llvm.org/css/chroma.min.css><script src=https://cdn.jsdelivr.net/npm/jquery@3.3.1/dist/jquery.min.js></script><script src=https://cdn.jsdelivr.net/npm/jquery.easing@1.4.1/jquery.easing.min.js></script><script src=https://mlir.llvm.org/js/bundle.js></script><style>:root{}</style></head><body><div class=container><header><h1><div><img src=https://mlir.llvm.org//mlir-logo.png width=40px align=absmiddle>
MLIR</div></h1><p class=description>Multi-Level IR Compiler Framework</p></header><div class=global-menu><nav><ul><li class=parent><a href>Community<i class="fas fa-angle-right"></i></a><ul class=sub-menu><li class=child><a href=https://llvm.discourse.group/c/mlir/31>Forums</a></li><li class=child><a href=https://discord.gg/xS7Z362>Chat</a></li></ul></li><li><a href=/getting_started/Debugging/>Debugging</a></li><li><a href=/getting_started/Faq/>FAQ</a></li><li class=parent><a href=https://github.com/llvm/llvm-project/tree/master/mlir>Source<i class="fas fa-angle-right"></i></a><ul class=sub-menu><li class=child><a href=doxygen/>Doxygen</a></li><li class=child><a href=https://github.com/llvm/llvm-project/tree/master/mlir>GitHub</a></li></ul></li><li><a href="https://bugs.llvm.org/buglist.cgi?bug_status=__open__&list_id=177877&order=changeddate%20DESC%2Cpriority%2Cbug_severity&product=MLIR&query_format=specific">Bugs</a></li></ul></nav></div><div class=content-container><main><h1>'spv' Dialect</h1><p>This document describes the design of the SPIR-V dialect in MLIR. It lists
various design choices we made for modeling different SPIR-V mechanisms, and
their rationale.</p><p>This document also explains in a high-level manner how different components are
organized and implemented in the code and gives steps to follow for extending
them.</p><p>This document assumes familiarity with SPIR-V.
<a href=https://www.khronos.org/registry/spir-v/>SPIR-V</a>
is the Khronos
Group’s binary intermediate language for representing graphics shaders and
compute kernels. It is adopted by multiple Khronos Group’s APIs, including
Vulkan and OpenCL. It is fully defined in a
<a href=https://www.khronos.org/registry/spir-v/specs/unified1/SPIRV.html>human-readable specification</a>
; the syntax of various SPIR-V
instructions are encoded in a
<a href=https://raw.githubusercontent.com/KhronosGroup/SPIRV-Headers/master/include/spirv/unified1/spirv.core.grammar.json>machine-readable grammar</a>
.</p><p><nav id=TableOfContents><ul><li><a href=#design-guidelines>Design Guidelines</a><ul><li><a href=#dialect-design-principles>Dialect design principles</a></li><li><a href=#dialect-scopes>Dialect scopes</a></li></ul></li><li><a href=#conventions>Conventions</a></li><li><a href=#module>Module</a><ul><li><a href=#module-level-operations>Module-level operations</a></li><li><a href=#model-entry-points-and-execution-models-as-normal-ops>Model entry points and execution models as normal ops</a></li></ul></li><li><a href=#decorations>Decorations</a></li><li><a href=#types>Types</a><ul><li><a href=#array-type>Array type</a></li><li><a href=#image-type>Image type</a></li><li><a href=#pointer-type>Pointer type</a></li><li><a href=#runtime-array-type>Runtime array type</a></li><li><a href=#struct-type>Struct type</a></li></ul></li><li><a href=#function>Function</a></li><li><a href=#operations>Operations</a><ul><li><a href=#ops-from-extended-instruction-sets>Ops from extended instruction sets</a></li></ul></li><li><a href=#control-flow>Control Flow</a><ul><li><a href=#selection>Selection</a></li><li><a href=#loop>Loop</a></li><li><a href=#block-argument-for-phi>Block argument for Phi</a></li></ul></li><li><a href=#target-environment>Target environment</a></li><li><a href=#shader-interface-abi>Shader interface (ABI)</a><ul><li><a href=#shader-interface-attributes>Shader interface attributes</a></li></ul></li><li><a href=#serialization-and-deserialization>Serialization and deserialization</a></li><li><a href=#conversions>Conversions</a><ul><li><a href=#spirvconversiontarget>SPIRVConversionTarget</a></li><li><a href=#spirvtypeconverter>SPIRVTypeConverter</a></li><li><a href=#spirvoplowering>SPIRVOpLowering</a></li><li><a href=#utility-functions-for-lowering>Utility functions for lowering</a></li><li><a href=#current-conversions-to-spir-v>Current conversions to SPIR-V</a></li></ul></li><li><a href=#code-organization>Code organization</a><ul><li><a href=#the-dialect>The dialect</a></li><li><a href=#op-definitions>Op definitions</a></li><li><a href=#dialect-conversions>Dialect conversions</a></li></ul></li><li><a href=#contribution>Contribution</a><ul><li><a href=#automated-development-flow>Automated development flow</a></li><li><a href=#add-a-new-op>Add a new op</a></li><li><a href=#add-a-new-enum>Add a new enum</a></li><li><a href=#add-a-new-custom-type>Add a new custom type</a></li><li><a href=#add-a-new-conversion>Add a new conversion</a></li></ul></li><li><a href=#operation-definitions>Operation definitions</a><ul><li><a href=#spvaccesschain-spirvaccesschainop>spv.AccessChain (spirv::AccessChainOp)</a></li><li><a href=#spv_address_of-spirvaddressofop>spv._address_of (spirv::AddressOfOp)</a></li><li><a href=#spvatomicand-spirvatomicandop>spv.AtomicAnd (spirv::AtomicAndOp)</a></li><li><a href=#spvatomiccompareexchangeweak-spirvatomiccompareexchangeweakop>spv.AtomicCompareExchangeWeak (spirv::AtomicCompareExchangeWeakOp)</a></li><li><a href=#spvatomiciadd-spirvatomiciaddop>spv.AtomicIAdd (spirv::AtomicIAddOp)</a></li><li><a href=#spvatomicidecrement-spirvatomicidecrementop>spv.AtomicIDecrement (spirv::AtomicIDecrementOp)</a></li><li><a href=#spvatomiciincrement-spirvatomiciincrementop>spv.AtomicIIncrement (spirv::AtomicIIncrementOp)</a></li><li><a href=#spvatomicisub-spirvatomicisubop>spv.AtomicISub (spirv::AtomicISubOp)</a></li><li><a href=#spvatomicor-spirvatomicorop>spv.AtomicOr (spirv::AtomicOrOp)</a></li><li><a href=#spvatomicsmax-spirvatomicsmaxop>spv.AtomicSMax (spirv::AtomicSMaxOp)</a></li><li><a href=#spvatomicsmin-spirvatomicsminop>spv.AtomicSMin (spirv::AtomicSMinOp)</a></li><li><a href=#spvatomicumax-spirvatomicumaxop>spv.AtomicUMax (spirv::AtomicUMaxOp)</a></li><li><a href=#spvatomicumin-spirvatomicuminop>spv.AtomicUMin (spirv::AtomicUMinOp)</a></li><li><a href=#spvatomicxor-spirvatomicxorop>spv.AtomicXor (spirv::AtomicXorOp)</a></li><li><a href=#spvbitcount-spirvbitcountop>spv.BitCount (spirv::BitCountOp)</a></li><li><a href=#spvbitfieldinsert-spirvbitfieldinsertop>spv.BitFieldInsert (spirv::BitFieldInsertOp)</a></li><li><a href=#spvbitfieldsextract-spirvbitfieldsextractop>spv.BitFieldSExtract (spirv::BitFieldSExtractOp)</a></li><li><a href=#spvbitfielduextract-spirvbitfielduextractop>spv.BitFieldUExtract (spirv::BitFieldUExtractOp)</a></li><li><a href=#spvbitreverse-spirvbitreverseop>spv.BitReverse (spirv::BitReverseOp)</a></li><li><a href=#spvbitcast-spirvbitcastop>spv.Bitcast (spirv::BitcastOp)</a></li><li><a href=#spvbitwiseand-spirvbitwiseandop>spv.BitwiseAnd (spirv::BitwiseAndOp)</a></li><li><a href=#spvbitwiseor-spirvbitwiseorop>spv.BitwiseOr (spirv::BitwiseOrOp)</a></li><li><a href=#spvbitwisexor-spirvbitwisexorop>spv.BitwiseXor (spirv::BitwiseXorOp)</a></li><li><a href=#spvbranchconditional-spirvbranchconditionalop>spv.BranchConditional (spirv::BranchConditionalOp)</a></li><li><a href=#spvbranch-spirvbranchop>spv.Branch (spirv::BranchOp)</a></li><li><a href=#spvcompositeconstruct-spirvcompositeconstructop>spv.CompositeConstruct (spirv::CompositeConstructOp)</a></li><li><a href=#spvcompositeextract-spirvcompositeextractop>spv.CompositeExtract (spirv::CompositeExtractOp)</a></li><li><a href=#spvcompositeinsert-spirvcompositeinsertop>spv.CompositeInsert (spirv::CompositeInsertOp)</a></li><li><a href=#spvconstant-spirvconstantop>spv.constant (spirv::ConstantOp)</a></li><li><a href=#spvcontrolbarrier-spirvcontrolbarrierop>spv.ControlBarrier (spirv::ControlBarrierOp)</a></li><li><a href=#spvconvertftos-spirvconvertftosop>spv.ConvertFToS (spirv::ConvertFToSOp)</a></li><li><a href=#spvconvertftou-spirvconvertftouop>spv.ConvertFToU (spirv::ConvertFToUOp)</a></li><li><a href=#spvconvertstof-spirvconvertstofop>spv.ConvertSToF (spirv::ConvertSToFOp)</a></li><li><a href=#spvconvertutof-spirvconvertutofop>spv.ConvertUToF (spirv::ConvertUToFOp)</a></li><li><a href=#spventrypoint-spirventrypointop>spv.EntryPoint (spirv::EntryPointOp)</a></li><li><a href=#spvexecutionmode-spirvexecutionmodeop>spv.ExecutionMode (spirv::ExecutionModeOp)</a></li><li><a href=#spvfadd-spirvfaddop>spv.FAdd (spirv::FAddOp)</a></li><li><a href=#spvfconvert-spirvfconvertop>spv.FConvert (spirv::FConvertOp)</a></li><li><a href=#spvfdiv-spirvfdivop>spv.FDiv (spirv::FDivOp)</a></li><li><a href=#spvfmod-spirvfmodop>spv.FMod (spirv::FModOp)</a></li><li><a href=#spvfmul-spirvfmulop>spv.FMul (spirv::FMulOp)</a></li><li><a href=#spvfnegate-spirvfnegateop>spv.FNegate (spirv::FNegateOp)</a></li><li><a href=#spvfordequal-spirvfordequalop>spv.FOrdEqual (spirv::FOrdEqualOp)</a></li><li><a href=#spvfordgreaterthanequal-spirvfordgreaterthanequalop>spv.FOrdGreaterThanEqual (spirv::FOrdGreaterThanEqualOp)</a></li><li><a href=#spvfordgreaterthan-spirvfordgreaterthanop>spv.FOrdGreaterThan (spirv::FOrdGreaterThanOp)</a></li><li><a href=#spvfordlessthanequal-spirvfordlessthanequalop>spv.FOrdLessThanEqual (spirv::FOrdLessThanEqualOp)</a></li><li><a href=#spvfordlessthan-spirvfordlessthanop>spv.FOrdLessThan (spirv::FOrdLessThanOp)</a></li><li><a href=#spvfordnotequal-spirvfordnotequalop>spv.FOrdNotEqual (spirv::FOrdNotEqualOp)</a></li><li><a href=#spvfrem-spirvfremop>spv.FRem (spirv::FRemOp)</a></li><li><a href=#spvfsub-spirvfsubop>spv.FSub (spirv::FSubOp)</a></li><li><a href=#spvfunordequal-spirvfunordequalop>spv.FUnordEqual (spirv::FUnordEqualOp)</a></li><li><a href=#spvfunordgreaterthanequal-spirvfunordgreaterthanequalop>spv.FUnordGreaterThanEqual (spirv::FUnordGreaterThanEqualOp)</a></li><li><a href=#spvfunordgreaterthan-spirvfunordgreaterthanop>spv.FUnordGreaterThan (spirv::FUnordGreaterThanOp)</a></li><li><a href=#spvfunordlessthanequal-spirvfunordlessthanequalop>spv.FUnordLessThanEqual (spirv::FUnordLessThanEqualOp)</a></li><li><a href=#spvfunordlessthan-spirvfunordlessthanop>spv.FUnordLessThan (spirv::FUnordLessThanOp)</a></li><li><a href=#spvfunordnotequal-spirvfunordnotequalop>spv.FUnordNotEqual (spirv::FUnordNotEqualOp)</a></li><li><a href=#spvfunc-spirvfuncop>spv.func (spirv::FuncOp)</a></li><li><a href=#spvfunctioncall-spirvfunctioncallop>spv.FunctionCall (spirv::FunctionCallOp)</a></li><li><a href=#spvglslceil-spirvglslceilop>spv.GLSL.Ceil (spirv::GLSLCeilOp)</a></li><li><a href=#spvglslcos-spirvglslcosop>spv.GLSL.Cos (spirv::GLSLCosOp)</a></li><li><a href=#spvglslexp-spirvglslexpop>spv.GLSL.Exp (spirv::GLSLExpOp)</a></li><li><a href=#spvglslfabs-spirvglslfabsop>spv.GLSL.FAbs (spirv::GLSLFAbsOp)</a></li><li><a href=#spvglslfmax-spirvglslfmaxop>spv.GLSL.FMax (spirv::GLSLFMaxOp)</a></li><li><a href=#spvglslfmin-spirvglslfminop>spv.GLSL.FMin (spirv::GLSLFMinOp)</a></li><li><a href=#spvglslfsign-spirvglslfsignop>spv.GLSL.FSign (spirv::GLSLFSignOp)</a></li><li><a href=#spvglslfloor-spirvglslfloorop>spv.GLSL.Floor (spirv::GLSLFloorOp)</a></li><li><a href=#spvglslinversesqrt-spirvglslinversesqrtop>spv.GLSL.InverseSqrt (spirv::GLSLInverseSqrtOp)</a></li><li><a href=#spvglsllog-spirvglsllogop>spv.GLSL.Log (spirv::GLSLLogOp)</a></li><li><a href=#spvglslsabs-spirvglslsabsop>spv.GLSL.SAbs (spirv::GLSLSAbsOp)</a></li><li><a href=#spvglslsmax-spirvglslsmaxop>spv.GLSL.SMax (spirv::GLSLSMaxOp)</a></li><li><a href=#spvglslsmin-spirvglslsminop>spv.GLSL.SMin (spirv::GLSLSMinOp)</a></li><li><a href=#spvglslssign-spirvglslssignop>spv.GLSL.SSign (spirv::GLSLSSignOp)</a></li><li><a href=#spvglslsin-spirvglslsinop>spv.GLSL.Sin (spirv::GLSLSinOp)</a></li><li><a href=#spvglslsqrt-spirvglslsqrtop>spv.GLSL.Sqrt (spirv::GLSLSqrtOp)</a></li><li><a href=#spvglsltanh-spirvglsltanhop>spv.GLSL.Tanh (spirv::GLSLTanhOp)</a></li><li><a href=#spvglobalvariable-spirvglobalvariableop>spv.globalVariable (spirv::GlobalVariableOp)</a></li><li><a href=#spvgroupnonuniformballot-spirvgroupnonuniformballotop>spv.GroupNonUniformBallot (spirv::GroupNonUniformBallotOp)</a></li><li><a href=#spvgroupnonuniformelect-spirvgroupnonuniformelectop>spv.GroupNonUniformElect (spirv::GroupNonUniformElectOp)</a></li><li><a href=#spvgroupnonuniformfadd-spirvgroupnonuniformfaddop>spv.GroupNonUniformFAdd (spirv::GroupNonUniformFAddOp)</a></li><li><a href=#spvgroupnonuniformfmax-spirvgroupnonuniformfmaxop>spv.GroupNonUniformFMax (spirv::GroupNonUniformFMaxOp)</a></li><li><a href=#spvgroupnonuniformfmin-spirvgroupnonuniformfminop>spv.GroupNonUniformFMin (spirv::GroupNonUniformFMinOp)</a></li><li><a href=#spvgroupnonuniformfmul-spirvgroupnonuniformfmulop>spv.GroupNonUniformFMul (spirv::GroupNonUniformFMulOp)</a></li><li><a href=#spvgroupnonuniformiadd-spirvgroupnonuniformiaddop>spv.GroupNonUniformIAdd (spirv::GroupNonUniformIAddOp)</a></li><li><a href=#spvgroupnonuniformimul-spirvgroupnonuniformimulop>spv.GroupNonUniformIMul (spirv::GroupNonUniformIMulOp)</a></li><li><a href=#spvgroupnonuniformsmax-spirvgroupnonuniformsmaxop>spv.GroupNonUniformSMax (spirv::GroupNonUniformSMaxOp)</a></li><li><a href=#spvgroupnonuniformsmin-spirvgroupnonuniformsminop>spv.GroupNonUniformSMin (spirv::GroupNonUniformSMinOp)</a></li><li><a href=#spvgroupnonuniformumax-spirvgroupnonuniformumaxop>spv.GroupNonUniformUMax (spirv::GroupNonUniformUMaxOp)</a></li><li><a href=#spvgroupnonuniformumin-spirvgroupnonuniformuminop>spv.GroupNonUniformUMin (spirv::GroupNonUniformUMinOp)</a></li><li><a href=#spviadd-spirviaddop>spv.IAdd (spirv::IAddOp)</a></li><li><a href=#spviequal-spirviequalop>spv.IEqual (spirv::IEqualOp)</a></li><li><a href=#spvimul-spirvimulop>spv.IMul (spirv::IMulOp)</a></li><li><a href=#spvinotequal-spirvinotequalop>spv.INotEqual (spirv::INotEqualOp)</a></li><li><a href=#spvisub-spirvisubop>spv.ISub (spirv::ISubOp)</a></li><li><a href=#spvload-spirvloadop>spv.Load (spirv::LoadOp)</a></li><li><a href=#spvlogicaland-spirvlogicalandop>spv.LogicalAnd (spirv::LogicalAndOp)</a></li><li><a href=#spvlogicalequal-spirvlogicalequalop>spv.LogicalEqual (spirv::LogicalEqualOp)</a></li><li><a href=#spvlogicalnotequal-spirvlogicalnotequalop>spv.LogicalNotEqual (spirv::LogicalNotEqualOp)</a></li><li><a href=#spvlogicalnot-spirvlogicalnotop>spv.LogicalNot (spirv::LogicalNotOp)</a></li><li><a href=#spvlogicalor-spirvlogicalorop>spv.LogicalOr (spirv::LogicalOrOp)</a></li><li><a href=#spvloop-spirvloopop>spv.loop (spirv::LoopOp)</a></li><li><a href=#spvmemorybarrier-spirvmemorybarrierop>spv.MemoryBarrier (spirv::MemoryBarrierOp)</a></li><li><a href=#spv_merge-spirvmergeop>spv._merge (spirv::MergeOp)</a></li><li><a href=#spv_module_end-spirvmoduleendop>spv._module_end (spirv::ModuleEndOp)</a></li><li><a href=#spvmodule-spirvmoduleop>spv.module (spirv::ModuleOp)</a></li><li><a href=#spvnot-spirvnotop>spv.Not (spirv::NotOp)</a></li><li><a href=#spv_reference_of-spirvreferenceofop>spv._reference_of (spirv::ReferenceOfOp)</a></li><li><a href=#spvreturn-spirvreturnop>spv.Return (spirv::ReturnOp)</a></li><li><a href=#spvreturnvalue-spirvreturnvalueop>spv.ReturnValue (spirv::ReturnValueOp)</a></li><li><a href=#spvsconvert-spirvsconvertop>spv.SConvert (spirv::SConvertOp)</a></li><li><a href=#spvsdiv-spirvsdivop>spv.SDiv (spirv::SDivOp)</a></li><li><a href=#spvsgreaterthanequal-spirvsgreaterthanequalop>spv.SGreaterThanEqual (spirv::SGreaterThanEqualOp)</a></li><li><a href=#spvsgreaterthan-spirvsgreaterthanop>spv.SGreaterThan (spirv::SGreaterThanOp)</a></li><li><a href=#spvslessthanequal-spirvslessthanequalop>spv.SLessThanEqual (spirv::SLessThanEqualOp)</a></li><li><a href=#spvslessthan-spirvslessthanop>spv.SLessThan (spirv::SLessThanOp)</a></li><li><a href=#spvsmod-spirvsmodop>spv.SMod (spirv::SModOp)</a></li><li><a href=#spvsrem-spirvsremop>spv.SRem (spirv::SRemOp)</a></li><li><a href=#spvselect-spirvselectop>spv.Select (spirv::SelectOp)</a></li><li><a href=#spvselection-spirvselectionop>spv.selection (spirv::SelectionOp)</a></li><li><a href=#spvshiftleftlogical-spirvshiftleftlogicalop>spv.ShiftLeftLogical (spirv::ShiftLeftLogicalOp)</a></li><li><a href=#spvshiftrightarithmetic-spirvshiftrightarithmeticop>spv.ShiftRightArithmetic (spirv::ShiftRightArithmeticOp)</a></li><li><a href=#spvshiftrightlogical-spirvshiftrightlogicalop>spv.ShiftRightLogical (spirv::ShiftRightLogicalOp)</a></li><li><a href=#spvspecconstant-spirvspecconstantop>spv.specConstant (spirv::SpecConstantOp)</a></li><li><a href=#spvstore-spirvstoreop>spv.Store (spirv::StoreOp)</a></li><li><a href=#spvsubgroupballotkhr-spirvsubgroupballotkhrop>spv.SubgroupBallotKHR (spirv::SubgroupBallotKHROp)</a></li><li><a href=#spvuconvert-spirvuconvertop>spv.UConvert (spirv::UConvertOp)</a></li><li><a href=#spvudiv-spirvudivop>spv.UDiv (spirv::UDivOp)</a></li><li><a href=#spvugreaterthanequal-spirvugreaterthanequalop>spv.UGreaterThanEqual (spirv::UGreaterThanEqualOp)</a></li><li><a href=#spvugreaterthan-spirvugreaterthanop>spv.UGreaterThan (spirv::UGreaterThanOp)</a></li><li><a href=#spvulessthanequal-spirvulessthanequalop>spv.ULessThanEqual (spirv::ULessThanEqualOp)</a></li><li><a href=#spvulessthan-spirvulessthanop>spv.ULessThan (spirv::ULessThanOp)</a></li><li><a href=#spvumod-spirvumodop>spv.UMod (spirv::UModOp)</a></li><li><a href=#spvundef-spirvundefop>spv.undef (spirv::UndefOp)</a></li><li><a href=#spvunreachable-spirvunreachableop>spv.Unreachable (spirv::UnreachableOp)</a></li><li><a href=#spvvariable-spirvvariableop>spv.Variable (spirv::VariableOp)</a></li></ul></li></ul></nav><h2 id=design-guidelines>Design Guidelines</h2><p>SPIR-V is a binary intermediate language that serves dual purpose: on one side,
it is an intermediate language to represent graphics shaders and compute kernels
for high-level languages to target; on the other side, it defines a stable
binary format for hardware driver consumption. As a result, SPIR-V has design
principles pertain to not only intermediate language, but also binary format.
For example, regularity is one of the design goals of SPIR-V. All concepts are
represented as SPIR-V instructions, including declaring extensions and
capabilities, defining types and constants, defining functions, attaching
additional properties to computation results, etc. This way favors binary
encoding and decoding for driver consumption but not necessarily compiler
transformations.</p><h3 id=dialect-design-principles>Dialect design principles</h3><p>The main objective of the SPIR-V dialect is to be a proper intermediate
representation (IR) to facilitate compiler transformations. While we still aim
to support serializing to and deserializing from the binary format for various
good reasons, the binary format and its concerns play less a role in the design
of the SPIR-V dialect: when there is a trade-off to be made between favoring IR
and supporting binary format, we lean towards the former.</p><p>On the IR aspect, the SPIR-V dialect aims to model SPIR-V at the same semantic
level. It is not intended to be a higher level or lower level abstraction than
the SPIR-V specification. Those abstractions are easily outside the domain of
SPIR-V and should be modeled with other proper dialects so they can be shared
among various compilation paths. Because of the dual purpose of SPIR-V, SPIR-V
dialect staying at the same semantic level as the SPIR-V specification also
means we can still have straightforward serialization and deserialization for
the majority of functionalities.</p><p>To summarize, the SPIR-V dialect follows the following design principles:</p><ul><li>Stay as the same semantic level as the SPIR-V specification by having
one-to-one mapping for most concepts and entities.</li><li>Adopt SPIR-V specification&rsquo;s syntax if possible, but deviate intentionally
to utilize MLIR mechanisms if it results in better representation and
benefits transformation.</li><li>Be straightforward to serialize into and deserialize from the SPIR-V binary
format.</li></ul><p>SPIR-V is designed to be consumed by hardware drivers, so its representation is
quite clear, yet verbose for some cases. Allowing representational deviation
gives us the flexibility to reduce the verbosity by using MLIR mechanisms.</p><h3 id=dialect-scopes>Dialect scopes</h3><p>SPIR-V supports multiple execution environments, specified by client APIs.
Notable adopters include Vulkan and OpenCL. It follows that the SPIR-V dialect
should support multiple execution environments if to be a proper proxy of SPIR-V
in MLIR systems. The SPIR-V dialect is designed with these considerations: it
has proper support for versions, extensions, and capabilities and is as
extensible as SPIR-V specification.</p><h2 id=conventions>Conventions</h2><p>The SPIR-V dialect adopts the following conventions for IR:</p><ul><li>The prefix for all SPIR-V types and operations are <code>spv.</code>.</li><li>All instructions in an extended instruction set are further qualified with
the extended instruction set&rsquo;s prefix. For example, all operations in the
GLSL extended instruction set is has the prefix of <code>spv.GLSL.</code>.</li><li>Ops that directly mirror instructions in the specification have <code>CamelCase</code>
names that are the same as the instruction opnames (without the <code>Op</code>
prefix). For example, <code>spv.FMul</code> is a direct mirror of <code>OpFMul</code> in the
specification. Such an op will be serialized into and deserialized from one
SPIR-V instruction.</li><li>Ops with <code>snake_case</code> names are those that have different representation
from corresponding instructions (or concepts) in the specification. These
ops are mostly for defining the SPIR-V structure. For example, <code>spv.module</code>
and <code>spv.constant</code>. They may correspond to one or more instructions during
(de)serialization.</li><li>Ops with <code>_snake_case</code> names are those that have no corresponding
instructions (or concepts) in the binary format. They are introduced to
satisfy MLIR structural requirements. For example, <code>spv._module_end</code> and
<code>spv._merge</code>. They maps to no instructions during (de)serialization.</li></ul><p>(TODO: consider merging the last two cases and adopting <code>spv.mlir.</code> prefix for
them.)</p><h2 id=module>Module</h2><p>A SPIR-V module is defined via the <code>spv.module</code> op, which has one region that
contains one block. Model-level instructions, including function definitions,
are all placed inside the block. Functions are defined using the builtin <code>func</code>
op.</p><p>We choose to model a SPIR-V module with a dedicated <code>spv.module</code> op based on the
following considerations:</p><ul><li>It maps cleanly to a SPIR-V module in the specification.</li><li>We can enforce SPIR-V specific verification that is suitable to be performed
at the module-level.</li><li>We can attach additional model-level attributes.</li><li>We can control custom assembly form.</li></ul><p>The <code>spv.module</code> op&rsquo;s region cannot capture SSA values from outside, neither
implicitly nor explicitly. The <code>spv.module</code> op&rsquo;s region is closed as to what ops
can appear inside: apart from the builtin <code>func</code> op, it can only contain ops
from the SPIR-V dialect. The <code>spv.module</code> op&rsquo;s verifier enforces this rule. This
meaningfully guarantees that a <code>spv.module</code> can be the entry point and boundary
for serialization.</p><h3 id=module-level-operations>Module-level operations</h3><p>SPIR-V binary format defines the following
<a href=https://www.khronos.org/registry/spir-v/specs/unified1/SPIRV.html#_a_id_logicallayout_a_logical_layout_of_a_module>sections</a>
:</p><ol><li>Capabilities required by the module.</li><li>Extensions required by the module.</li><li>Extended instructions sets required by the module.</li><li>Addressing and memory model specification.</li><li>Entry point specifications.</li><li>Execution mode declarations.</li><li>Debug instructions.</li><li>Annotation/decoration instructions.</li><li>Type, constant, global variables.</li><li>Function declarations.</li><li>Function definitions.</li></ol><p>Basically, a SPIR-V binary module contains multiple module-level instructions
followed by a list of functions. Those module-level instructions are essential
and they can generate result ids referenced by functions, notably, declaring
resource variables to interact with the execution environment.</p><p>Compared to the binary format, we adjust how these module-level SPIR-V
instructions are represented in the SPIR-V dialect:</p><h4 id=use-mlir-attributes-for-metadata>Use MLIR attributes for metadata</h4><ul><li>Requirements for capabilities, extensions, extended instruction sets,
addressing model, and memory model is conveyed using <code>spv.module</code>
attributes. This is considered better because these information are for the
execution environment. It&rsquo;s easier to probe them if on the module op itself.</li><li>Annotations/decoration instructions are &ldquo;folded&rdquo; into the instructions they
decorate and represented as attributes on those ops. This eliminates
potential forward references of SSA values, improves IR readability, and
makes querying the annotations more direct. More discussions can be found in
the
<a href=#decorations><code>Decorations</code></a>
section.</li></ul><h4 id=model-types-with-mlir-custom-types>Model types with MLIR custom types</h4><ul><li>Types are represented using MLIR standard types and SPIR-V dialect specific
types. There are no type declaration ops in the SPIR-V dialect. More
discussions can be found in the
<a href=#types>Types</a>
section later.</li></ul><h4 id=unify-and-localize-constants>Unify and localize constants</h4><ul><li>Various normal constant instructions are represented by the same
<code>spv.constant</code> op. Those instructions are just for constants of different
types; using one op to represent them reduces IR verbosity and makes
transformations less tedious.</li><li>Normal constants are not placed in <code>spv.module</code>'s region; they are localized
into functions. This is to make functions in the SPIR-V dialect to be
isolated and explicit capturing. Constants are cheap to duplicate given
attributes are uniqued in <code>MLIRContext</code>.</li></ul><h4 id=adopt-symbol-based-global-variables-and-specialization-constant>Adopt symbol-based global variables and specialization constant</h4><ul><li>Global variables are defined with the <code>spv.globalVariable</code> op. They do not
generate SSA values. Instead they have symbols and should be referenced via
symbols. To use a global variables in a function block, <code>spv._address_of</code> is
needed to turn the symbol into a SSA value.</li><li>Specialization constants are defined with the <code>spv.specConstant</code> op. Similar
to global variables, they do not generate SSA values and have symbols for
reference, too. <code>spv._reference_of</code> is needed to turn the symbol into a SSA
value for use in a function block.</li></ul><p>The above choices enables functions in the SPIR-V dialect to be isolated and
explicit capturing.</p><h4 id=disallow-implicit-capturing-in-functions>Disallow implicit capturing in functions</h4><ul><li>In SPIR-V specification, functions support implicit capturing: they can
reference SSA values defined in modules. In the SPIR-V dialect functions are
defined with <code>func</code> op, which disallows implicit capturing. This is more
friendly to compiler analyses and transformations. More discussions can be
found in the
<a href=#function>Function</a>
section later.</li></ul><h3 id=model-entry-points-and-execution-models-as-normal-ops>Model entry points and execution models as normal ops</h3><ul><li>A SPIR-V module can have multiple entry points. And these entry points refer
to the function and interface variables. It’s not suitable to model them as
<code>spv.module</code> op attributes. We can model them as normal ops of using symbol
references.</li><li>Similarly for execution modes, which are coupled with entry points, we can
model them as normal ops in <code>spv.module</code>'s region.</li></ul><h2 id=decorations>Decorations</h2><p>Annotations/decorations provide additional information on result ids. In SPIR-V,
all instructions can generate result ids, including value-computing and
type-defining ones.</p><p>For decorations on value result ids, we can just have a corresponding attribute
attached to the operation generating the SSA value. For example, for the
following SPIR-V:</p><pre><code class=language-spirv data-lang=spirv>OpDecorate %v1 RelaxedPrecision
OpDecorate %v2 NoContraction
...
%v1 = OpFMul %float %0 %0
%v2 = OpFMul %float %1 %1
</code></pre><p>We can represent them in the SPIR-V dialect as:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%v1</span> <span class=p>=</span> <span class=s>&#34;spv.FMul&#34;</span><span class=p>(</span><span class=nv>%0</span><span class=p>,</span> <span class=nv>%0</span><span class=p>)</span> <span class=p>{</span>RelaxedPrecision<span class=p>:</span> unit<span class=p>}</span> <span class=p>:</span> <span class=p>(</span><span class=k>f32</span><span class=p>,</span> <span class=k>f32</span><span class=p>)</span> <span class=p>-&gt;</span> <span class=p>(</span><span class=k>f32</span><span class=p>)</span>
<span class=nv>%v2</span> <span class=p>=</span> <span class=s>&#34;spv.FMul&#34;</span><span class=p>(</span><span class=nv>%1</span><span class=p>,</span> <span class=nv>%1</span><span class=p>)</span> <span class=p>{</span>NoContraction<span class=p>:</span> unit<span class=p>}</span> <span class=p>:</span> <span class=p>(</span><span class=k>f32</span><span class=p>,</span> <span class=k>f32</span><span class=p>)</span> <span class=p>-&gt;</span> <span class=p>(</span><span class=k>f32</span><span class=p>)</span>
</code></pre></div><p>This approach benefits transformations. Essentially those decorations are just
additional properties of the result ids (and thus their defining instructions).
In SPIR-V binary format, they are just represented as instructions. Literally
following SPIR-V binary format means we need to through def-use chains to find
the decoration instructions and query information from them.</p><p>For decorations on type result ids, notice that practically, only result ids
generated from composite types (e.g., <code>OpTypeArray</code>, <code>OpTypeStruct</code>) need to be
decorated for memory layouting purpose (e.g., <code>ArrayStride</code>, <code>Offset</code>, etc.);
scalar/vector types are required to be uniqued in SPIR-V. Therefore, we can just
encode them directly in the dialect-specific type.</p><h2 id=types>Types</h2><p>Theoretically we can define all SPIR-V types using MLIR extensible type system,
but other than representational purity, it does not buy us more. Instead, we
need to maintain the code and invest in pretty printing them. So we prefer to
use builtin/standard types if possible.</p><p>The SPIR-V dialect reuses standard integer, float, and vector types:</p><table><thead><tr><th align=center>Specification</th><th align=center>Dialect</th></tr></thead><tbody><tr><td align=center><code>OpTypeBool</code></td><td align=center><code>i1</code></td></tr><tr><td align=center><code>OpTypeFloat &lt;bitwidth></code></td><td align=center><code>f&lt;bitwidth></code></td></tr><tr><td align=center><code>OpTypeVector &lt;scalar-type> &lt;count></code></td><td align=center><code>vector&lt;&lt;count> x &lt;scalar-type>></code></td></tr></tbody></table><p>For integer types, the SPIR-V dialect supports all signedness semantics
(signless, signed, unsigned) in order to ease transformations from higher level
dialects. However, SPIR-V spec only defines two signedness semantics state: 0
indicates unsigned, or no signedness semantics, 1 indicates signed semantics. So
both <code>iN</code> and <code>uiN</code> are serialized into the same <code>OpTypeInt N 0</code>. For
deserialization, we always treat <code>OpTypeInt N 0</code> as <code>iN</code>.</p><p><code>mlir::NoneType</code> is used for SPIR-V <code>OpTypeVoid</code>; builtin function types are
used for SPIR-V <code>OpTypeFunction</code> types.</p><p>The SPIR-V dialect and defines the following dialect-specific types:</p><pre><code>spirv-type ::= array-type
             | image-type
             | pointer-type
             | runtime-array-type
             | struct-type
</code></pre><h3 id=array-type>Array type</h3><p>This corresponds to SPIR-V
<a href=https://www.khronos.org/registry/spir-v/specs/unified1/SPIRV.html#OpTypeArray>array type</a>
. Its syntax is</p><pre><code>element-type ::= integer-type
               | floating-point-type
               | vector-type
               | spirv-type

array-type ::= `!spv.array&lt;` integer-literal `x` element-type `&gt;`
</code></pre><p>For example,</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=p>!</span>spv<span class=p>.</span>array<span class=p>&lt;</span><span class=m>4 x</span> <span class=k>i32</span><span class=p>&gt;</span>
<span class=p>!</span>spv<span class=p>.</span>array<span class=p>&lt;</span><span class=m>16 x</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4 x</span> <span class=k>f32</span><span class=p>&gt;</span><span class=p>&gt;</span>
</code></pre></div><h3 id=image-type>Image type</h3><p>This corresponds to SPIR-V
<a href=https://www.khronos.org/registry/spir-v/specs/unified1/SPIRV.html#OpTypeImage>image type</a>
. Its syntax is</p><pre><code>dim ::= `1D` | `2D` | `3D` | `Cube` | &lt;and other SPIR-V Dim specifiers...&gt;

depth-info ::= `NoDepth` | `IsDepth` | `DepthUnknown`

arrayed-info ::= `NonArrayed` | `Arrayed`

sampling-info ::= `SingleSampled` | `MultiSampled`

sampler-use-info ::= `SamplerUnknown` | `NeedSampler` | `NoSampler`

format ::= `Unknown` | `Rgba32f` | &lt;and other SPIR-V Image Formats...&gt;

image-type ::= `!spv.image&lt;` element-type `,` dim `,` depth-info `,`
                           arrayed-info `,` sampling-info `,`
                           sampler-use-info `,` format `&gt;`
</code></pre><p>For example,</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=p>!</span>spv<span class=p>.</span>image<span class=p>&lt;</span><span class=k>f32</span><span class=p>,</span> <span class=m>1</span>D<span class=p>,</span> NoDepth<span class=p>,</span> NonArrayed<span class=p>,</span> SingleSampled<span class=p>,</span> SamplerUnknown<span class=p>,</span> Unknown<span class=p>&gt;</span>
<span class=p>!</span>spv<span class=p>.</span>image<span class=p>&lt;</span><span class=k>f32</span><span class=p>,</span> Cube<span class=p>,</span> IsDepth<span class=p>,</span> Arrayed<span class=p>,</span> MultiSampled<span class=p>,</span> NeedSampler<span class=p>,</span> Rgba32f<span class=p>&gt;</span>
</code></pre></div><h3 id=pointer-type>Pointer type</h3><p>This corresponds to SPIR-V
<a href=https://www.khronos.org/registry/spir-v/specs/unified1/SPIRV.html#OpTypePointer>pointer type</a>
. Its syntax is</p><pre><code>storage-class ::= `UniformConstant`
                | `Uniform`
                | `Workgroup`
                | &lt;and other storage classes...&gt;

pointer-type ::= `!spv.ptr&lt;` element-type `,` storage-class `&gt;`
</code></pre><p>For example,</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=k>i32</span><span class=p>,</span> Function<span class=p>&gt;</span>
<span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=kt>vector</span><span class=p>&lt;</span><span class=m>4 x</span> <span class=k>f32</span><span class=p>&gt;</span><span class=p>,</span> Uniform<span class=p>&gt;</span>
</code></pre></div><h3 id=runtime-array-type>Runtime array type</h3><p>This corresponds to SPIR-V
<a href=https://www.khronos.org/registry/spir-v/specs/unified1/SPIRV.html#OpTypeRuntimeArray>runtime array type</a>
. Its syntax is</p><pre><code>runtime-array-type ::= `!spv.rtarray&lt;` element-type `&gt;`
</code></pre><p>For example,</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=p>!</span>spv<span class=p>.</span>rtarray<span class=p>&lt;</span><span class=k>i32</span><span class=p>&gt;</span>
<span class=p>!</span>spv<span class=p>.</span>rtarray<span class=p>&lt;</span><span class=kt>vector</span><span class=p>&lt;</span><span class=m>4 x</span> <span class=k>f32</span><span class=p>&gt;</span><span class=p>&gt;</span>
</code></pre></div><h3 id=struct-type>Struct type</h3><p>This corresponds to SPIR-V
<a href=https://www.khronos.org/registry/spir-v/specs/unified1/SPIRV.html#Structure>struct type</a>
. Its syntax is</p><pre><code>struct-member-decoration ::= integer-literal? spirv-decoration*
struct-type ::= `!spv.struct&lt;` spirv-type (`[` struct-member-decoration `]`)?
                     (`, ` spirv-type (`[` struct-member-decoration `]`)?
</code></pre><p>For Example,</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=p>!</span>spv<span class=p>.</span>struct<span class=p>&lt;</span><span class=k>f32</span><span class=p>&gt;</span>
<span class=p>!</span>spv<span class=p>.</span>struct<span class=p>&lt;</span><span class=k>f32</span> <span class=p>[</span><span class=m>0</span><span class=p>]</span><span class=p>&gt;</span>
<span class=p>!</span>spv<span class=p>.</span>struct<span class=p>&lt;</span><span class=k>f32</span><span class=p>,</span> <span class=p>!</span>spv<span class=p>.</span>image<span class=p>&lt;</span><span class=k>f32</span><span class=p>,</span> <span class=m>1</span>D<span class=p>,</span> NoDepth<span class=p>,</span> NonArrayed<span class=p>,</span> SingleSampled<span class=p>,</span> SamplerUnknown<span class=p>,</span> Unknown<span class=p>&gt;</span><span class=p>&gt;</span>
<span class=p>!</span>spv<span class=p>.</span>struct<span class=p>&lt;</span><span class=k>f32</span> <span class=p>[</span><span class=m>0</span><span class=p>]</span><span class=p>,</span> <span class=k>i32</span> <span class=p>[</span><span class=m>4</span><span class=p>]</span><span class=p>&gt;</span>
</code></pre></div><h2 id=function>Function</h2><p>In SPIR-V, a function construct consists of multiple instructions involving
<code>OpFunction</code>, <code>OpFunctionParameter</code>, <code>OpLabel</code>, <code>OpFunctionEnd</code>.</p><pre><code class=language-spirv data-lang=spirv>// int f(int v) { return v; }
%1 = OpTypeInt 32 0
%2 = OpTypeFunction %1 %1
%3 = OpFunction %1 %2
%4 = OpFunctionParameter %1
%5 = OpLabel
%6 = OpReturnValue %4
     OpFunctionEnd
</code></pre><p>This construct is very clear yet quite verbose. It is intended for driver
consumption. There is little benefit to literally replicate this construct in
the SPIR-V dialect. Instead, we reuse the builtin <code>func</code> op to express functions
more concisely:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=kt>func</span> <span class=nf>@f</span><span class=p>(</span><span class=nv>%arg</span><span class=p>:</span> <span class=k>i32</span><span class=p>)</span> <span class=p>-&gt;</span> <span class=k>i32</span> <span class=p>{</span>
  <span class=s>&#34;spv.ReturnValue&#34;</span><span class=p>(</span><span class=nv>%arg</span><span class=p>)</span> <span class=p>:</span> <span class=p>(</span><span class=k>i32</span><span class=p>)</span> <span class=p>-&gt;</span> <span class=p>(</span><span class=k>i32</span><span class=p>)</span>
<span class=p>}</span>
</code></pre></div><p>A SPIR-V function can have at most one result. It cannot contain nested
functions or non-SPIR-V operations. <code>spv.module</code> verifies these requirements.</p><p>A major difference between the SPIR-V dialect and the SPIR-V specification for
functions is that the former are isolated and require explicit capturing, while
the latter allow implicit capturing. In SPIR-V specification, functions can
refer to SSA values (generated by constants, global variables, etc.) defined in
modules. The SPIR-V dialect adjusted how constants and global variables are
modeled to enable isolated functions. Isolated functions are more friendly to
compiler analyses and transformations. This also enables the SPIR-V dialect to
better utilize core infrastructure: many functionalities in the core
infrastructure requires ops to be isolated, e.g., the
<a href=https://github.com/llvm/llvm-project/blob/master/mlir/lib/Transforms/Utils/GreedyPatternRewriteDriver.cpp>greedy pattern rewriter</a>
can only act on ops isolated
from above.</p><p>(TODO: create a dedicated <code>spv.fn</code> op for SPIR-V functions.)</p><h2 id=operations>Operations</h2><p>In SPIR-V, instruction is a generalized concept; a SPIR-V module is just a
sequence of instructions. Declaring types, expressing computations, annotating
result ids, expressing control flows and others are all in the form of
instructions.</p><p>We only discuss instructions expressing computations here, which can be
represented via SPIR-V dialect ops. Module-level instructions for declarations
and definitions are represented differently in the SPIR-V dialect as explained
earlier in the
<a href=#module-level-operations>Module-level operations</a>
section.</p><p>An instruction computes zero or one result from zero or more operands. The
result is a new result id. An operand can be a result id generated by a previous
instruction, an immediate value, or a case of an enum type. We can model result
id operands and results with MLIR SSA values; for immediate value and enum
cases, we can model them with MLIR attributes.</p><p>For example,</p><pre><code class=language-spirv data-lang=spirv>%i32 = OpTypeInt 32 0
%c42 = OpConstant %i32 42
...
%3 = OpVariable %i32 Function 42
%4 = OpIAdd %i32 %c42 %c42
</code></pre><p>can be represented in the dialect as</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> <span class=s>&#34;spv.constant&#34;</span><span class=p>(</span><span class=p>)</span> <span class=p>{</span> <span class=nl>value =</span> <span class=m>42</span> <span class=p>:</span> <span class=k>i32</span> <span class=p>}</span> <span class=p>:</span> <span class=p>(</span><span class=p>)</span> <span class=p>-&gt;</span> <span class=k>i32</span>
<span class=nv>%1</span> <span class=p>=</span> <span class=s>&#34;spv.Variable&#34;</span><span class=p>(</span><span class=nv>%0</span><span class=p>)</span> <span class=p>{</span> <span class=nl>storage_class =</span> <span class=s>&#34;Function&#34;</span> <span class=p>}</span> <span class=p>:</span> <span class=p>(</span><span class=k>i32</span><span class=p>)</span> <span class=p>-&gt;</span> <span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=k>i32</span><span class=p>,</span> Function<span class=p>&gt;</span>
<span class=nv>%2</span> <span class=p>=</span> <span class=s>&#34;spv.IAdd&#34;</span><span class=p>(</span><span class=nv>%0</span><span class=p>,</span> <span class=nv>%0</span><span class=p>)</span> <span class=p>:</span> <span class=p>(</span><span class=k>i32</span><span class=p>,</span> <span class=k>i32</span><span class=p>)</span> <span class=p>-&gt;</span> <span class=k>i32</span>
</code></pre></div><p>Operation documentation is written in each op&rsquo;s Op Definition Spec using
TableGen. A markdown version of the doc can be generated using
<code>mlir-tblgen -gen-doc</code> and is attached in the
<a href=#operation-definitions>Operation definitions</a>
section.</p><h3 id=ops-from-extended-instruction-sets>Ops from extended instruction sets</h3><p>Analogically extended instruction set is a mechanism to import SPIR-V
instructions within another namespace.
<a href=https://www.khronos.org/registry/spir-v/specs/1.0/GLSL.std.450.html><code>GLSL.std.450</code></a>
is an
extended instruction set that provides common mathematical routines that should
be supported. Instead of modeling <code>OpExtInstImport</code> as a separate op and use a
single op to model <code>OpExtInst</code> for all extended instructions, we model each
SPIR-V instruction in an extended instruction set as a separate op with the
proper name prefix. For example, for</p><pre><code class=language-spirv data-lang=spirv>%glsl = OpExtInstImport &quot;GLSL.std.450&quot;

%f32 = OpTypeFloat 32
%cst = OpConstant %f32 ...

%1 = OpExtInst %f32 %glsl 28 %cst
%2 = OpExtInst %f32 %glsl 31 %cst
</code></pre><p>we can have</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%1</span> <span class=p>=</span> <span class=s>&#34;spv.GLSL.Log&#34;</span><span class=p>(</span><span class=nv>%cst</span><span class=p>)</span> <span class=p>:</span> <span class=p>(</span><span class=k>f32</span><span class=p>)</span> <span class=p>-&gt;</span> <span class=p>(</span><span class=k>f32</span><span class=p>)</span>
<span class=nv>%2</span> <span class=p>=</span> <span class=s>&#34;spv.GLSL.Sqrt&#34;</span><span class=p>(</span><span class=nv>%cst</span><span class=p>)</span> <span class=p>:</span> <span class=p>(</span><span class=k>f32</span><span class=p>)</span> <span class=p>-&gt;</span> <span class=p>(</span><span class=k>f32</span><span class=p>)</span>
</code></pre></div><h2 id=control-flow>Control Flow</h2><p>SPIR-V binary format uses merge instructions (<code>OpSelectionMerge</code> and
<code>OpLoopMerge</code>) to declare structured control flow. They explicitly declare a
header block before the control flow diverges and a merge block where control
flow subsequently converges. These blocks delimit constructs that must nest, and
can only be entered and exited in structured ways.</p><p>In the SPIR-V dialect, we use regions to mark the boundary of a structured
control flow construct. With this approach, it&rsquo;s easier to discover all blocks
belonging to a structured control flow construct. It is also more idiomatic to
MLIR system.</p><p>We introduce a <code>spv.selection</code> and <code>spv.loop</code> op for structured selections and
loops, respectively. The merge targets are the next ops following them. Inside
their regions, a special terminator, <code>spv._merge</code> is introduced for branching to
the merge target.</p><h3 id=selection>Selection</h3><p><code>spv.selection</code> defines a selection construct. It contains one region. The
region should contain at least two blocks: one selection header block and one
merge block.</p><ul><li>The selection header block should be the first block. It should contain the
<code>spv.BranchConditional</code> or <code>spv.Switch</code> op.</li><li>The merge block should be the last block. The merge block should only
contain a <code>spv._merge</code> op. Any block can branch to the merge block for early
exit.</li></ul><pre><code>               +--------------+
               | header block |                 (may have multiple outgoing branches)
               +--------------+
                    / | \
                     ...


   +---------+   +---------+   +---------+
   | case #0 |   | case #1 |   | case #2 |  ... (may have branches between each other)
   +---------+   +---------+   +---------+


                     ...
                    \ | /
                      v
               +-------------+
               | merge block |                  (may have multiple incoming branches)
               +-------------+
</code></pre><p>For example, for the given function</p><div class=highlight><pre class=chroma><code class=language-c++ data-lang=c++><span class=kt>void</span> <span class=nf>loop</span><span class=p>(</span><span class=kt>bool</span> <span class=n>cond</span><span class=p>)</span> <span class=p>{</span>
  <span class=kt>int</span> <span class=n>x</span> <span class=o>=</span> <span class=mi>0</span><span class=p>;</span>
  <span class=k>if</span> <span class=p>(</span><span class=n>cond</span><span class=p>)</span> <span class=p>{</span>
    <span class=n>x</span> <span class=o>=</span> <span class=mi>1</span><span class=p>;</span>
  <span class=p>}</span> <span class=k>else</span> <span class=p>{</span>
    <span class=n>x</span> <span class=o>=</span> <span class=mi>2</span><span class=p>;</span>
  <span class=p>}</span>
  <span class=c1>// ...
</span><span class=c1></span><span class=p>}</span>
</code></pre></div><p>It will be represented as</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=kt>func</span> <span class=nf>@selection</span><span class=p>(</span><span class=nv>%cond</span><span class=p>:</span> <span class=k>i1</span><span class=p>)</span> <span class=p>-&gt;</span> <span class=p>(</span><span class=p>)</span> <span class=p>{</span>
  <span class=nv>%zero</span> <span class=p>=</span> spv<span class=p>.</span><span class=kt>constant</span> <span class=m>0</span><span class=p>:</span> <span class=k>i32</span>
  <span class=nv>%one</span> <span class=p>=</span> spv<span class=p>.</span><span class=kt>constant</span> <span class=m>1</span><span class=p>:</span> <span class=k>i32</span>
  <span class=nv>%two</span> <span class=p>=</span> spv<span class=p>.</span><span class=kt>constant</span> <span class=m>2</span><span class=p>:</span> <span class=k>i32</span>
  <span class=nv>%x</span> <span class=p>=</span> spv<span class=p>.</span>Variable init<span class=p>(</span><span class=nv>%zero</span><span class=p>)</span> <span class=p>:</span> <span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=k>i32</span><span class=p>,</span> Function<span class=p>&gt;</span>

  spv<span class=p>.</span>selection <span class=p>{</span>
    spv<span class=p>.</span>BranchConditional <span class=nv>%cond</span><span class=p>,</span> <span class=nl>^then</span><span class=p>,</span> <span class=nl>^else
</span><span class=nl>
</span><span class=nl>  </span><span class=nl>^then</span><span class=p>:</span>
    spv<span class=p>.</span>Store <span class=s>&#34;Function&#34;</span> <span class=nv>%x</span><span class=p>,</span> <span class=nv>%one</span> <span class=p>:</span> <span class=k>i32</span>
    spv<span class=p>.</span>Branch <span class=nl>^merge
</span><span class=nl>
</span><span class=nl>  </span><span class=nl>^else</span><span class=p>:</span>
    spv<span class=p>.</span>Store <span class=s>&#34;Function&#34;</span> <span class=nv>%x</span><span class=p>,</span> <span class=nv>%two</span> <span class=p>:</span> <span class=k>i32</span>
    spv<span class=p>.</span>Branch <span class=nl>^merge
</span><span class=nl>
</span><span class=nl>  </span><span class=nl>^merge</span><span class=p>:</span>
    spv<span class=p>.</span>_merge
  <span class=p>}</span>

  <span class=c>// ...
</span><span class=c></span><span class=p>}</span>

</code></pre></div><h3 id=loop>Loop</h3><p><code>spv.loop</code> defines a loop construct. It contains one region. The region should
contain at least four blocks: one entry block, one loop header block, one loop
continue block, one merge block.</p><ul><li>The entry block should be the first block and it should jump to the loop
header block, which is the second block.</li><li>The merge block should be the last block. The merge block should only
contain a <code>spv._merge</code> op. Any block except the entry block can branch to
the merge block for early exit.</li><li>The continue block should be the second to last block and it should have a
branch to the loop header block.</li><li>The loop continue block should be the only block, except the entry block,
branching to the loop header block.</li></ul><pre><code>    +-------------+
    | entry block |           (one outgoing branch)
    +-------------+
           |
           v
    +-------------+           (two incoming branches)
    | loop header | &lt;-----+   (may have one or two outgoing branches)
    +-------------+       |
                          |
          ...             |
         \ | /            |
           v              |
   +---------------+      |   (may have multiple incoming branches)
   | loop continue | -----+   (may have one or two outgoing branches)
   +---------------+

          ...
         \ | /
           v
    +-------------+           (may have multiple incoming branches)
    | merge block |
    +-------------+
</code></pre><p>The reason to have another entry block instead of directly using the loop header
block as the entry block is to satisfy region&rsquo;s requirement: entry block of
region may not have predecessors. We have a merge block so that branch ops can
reference it as successors. The loop continue block here corresponds to
&ldquo;continue construct&rdquo; using SPIR-V spec&rsquo;s term; it does not mean the &ldquo;continue
block&rdquo; as defined in the SPIR-V spec, which is &ldquo;a block containing a branch to
an OpLoopMerge instruction’s Continue Target.&rdquo;</p><p>For example, for the given function</p><div class=highlight><pre class=chroma><code class=language-c++ data-lang=c++><span class=kt>void</span> <span class=nf>loop</span><span class=p>(</span><span class=kt>int</span> <span class=n>count</span><span class=p>)</span> <span class=p>{</span>
  <span class=k>for</span> <span class=p>(</span><span class=kt>int</span> <span class=n>i</span> <span class=o>=</span> <span class=mi>0</span><span class=p>;</span> <span class=n>i</span> <span class=o>&lt;</span> <span class=n>count</span><span class=p>;</span> <span class=o>+</span><span class=o>+</span><span class=n>i</span><span class=p>)</span> <span class=p>{</span>
    <span class=c1>// ...
</span><span class=c1></span>  <span class=p>}</span>
<span class=p>}</span>
</code></pre></div><p>It will be represented as</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=kt>func</span> <span class=nf>@loop</span><span class=p>(</span><span class=nv>%count</span> <span class=p>:</span> <span class=k>i32</span><span class=p>)</span> <span class=p>-&gt;</span> <span class=p>(</span><span class=p>)</span> <span class=p>{</span>
  <span class=nv>%zero</span> <span class=p>=</span> spv<span class=p>.</span><span class=kt>constant</span> <span class=m>0</span><span class=p>:</span> <span class=k>i32</span>
  <span class=nv>%one</span> <span class=p>=</span> spv<span class=p>.</span><span class=kt>constant</span> <span class=m>1</span><span class=p>:</span> <span class=k>i32</span>
  <span class=nv>%var</span> <span class=p>=</span> spv<span class=p>.</span>Variable init<span class=p>(</span><span class=nv>%zero</span><span class=p>)</span> <span class=p>:</span> <span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=k>i32</span><span class=p>,</span> Function<span class=p>&gt;</span>

  spv<span class=p>.</span>loop <span class=p>{</span>
    spv<span class=p>.</span>Branch <span class=nl>^header
</span><span class=nl>
</span><span class=nl>  </span><span class=nl>^header</span><span class=p>:</span>
    <span class=nv>%val0</span> <span class=p>=</span> spv<span class=p>.</span>Load <span class=s>&#34;Function&#34;</span> <span class=nv>%var</span> <span class=p>:</span> <span class=k>i32</span>
    <span class=nv>%cmp</span> <span class=p>=</span> spv<span class=p>.</span>SLessThan <span class=nv>%val0</span><span class=p>,</span> <span class=nv>%count</span> <span class=p>:</span> <span class=k>i32</span>
    spv<span class=p>.</span>BranchConditional <span class=nv>%cmp</span><span class=p>,</span> <span class=nl>^body</span><span class=p>,</span> <span class=nl>^merge
</span><span class=nl>
</span><span class=nl>  </span><span class=nl>^body</span><span class=p>:</span>
    <span class=c>// ...
</span><span class=c></span>    spv<span class=p>.</span>Branch <span class=nl>^continue
</span><span class=nl>
</span><span class=nl>  </span><span class=nl>^continue</span><span class=p>:</span>
    <span class=nv>%val1</span> <span class=p>=</span> spv<span class=p>.</span>Load <span class=s>&#34;Function&#34;</span> <span class=nv>%var</span> <span class=p>:</span> <span class=k>i32</span>
    <span class=nv>%add</span> <span class=p>=</span> spv<span class=p>.</span>IAdd <span class=nv>%val1</span><span class=p>,</span> <span class=nv>%one</span> <span class=p>:</span> <span class=k>i32</span>
    spv<span class=p>.</span>Store <span class=s>&#34;Function&#34;</span> <span class=nv>%var</span><span class=p>,</span> <span class=nv>%add</span> <span class=p>:</span> <span class=k>i32</span>
    spv<span class=p>.</span>Branch <span class=nl>^header
</span><span class=nl>
</span><span class=nl>  </span><span class=nl>^merge</span><span class=p>:</span>
    spv<span class=p>.</span>_merge
  <span class=p>}</span>
  <span class=kt>return</span>
<span class=p>}</span>
</code></pre></div><h3 id=block-argument-for-phi>Block argument for Phi</h3><p>There are no direct Phi operations in the SPIR-V dialect; SPIR-V <code>OpPhi</code>
instructions are modelled as block arguments in the SPIR-V dialect. (See the
<a href=/docs/Rationale/#block-arguments-vs-phi-nodes>Rationale</a>
doc for &ldquo;Block Arguments vs Phi nodes&rdquo;.) Each block
argument corresponds to one <code>OpPhi</code> instruction in the SPIR-V binary format. For
example, for the following SPIR-V function <code>foo</code>:</p><pre><code class=language-spirv data-lang=spirv>  %foo = OpFunction %void None ...
%entry = OpLabel
  %var = OpVariable %_ptr_Function_int Function
         OpSelectionMerge %merge None
         OpBranchConditional %true %true %false
 %true = OpLabel
         OpBranch %phi
%false = OpLabel
         OpBranch %phi
  %phi = OpLabel
  %val = OpPhi %int %int_1 %false %int_0 %true
         OpStore %var %val
         OpReturn
%merge = OpLabel
         OpReturn
         OpFunctionEnd
</code></pre><p>It will be represented as:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=kt>func</span> <span class=nf>@foo</span><span class=p>(</span><span class=p>)</span> <span class=p>-&gt;</span> <span class=p>(</span><span class=p>)</span> <span class=p>{</span>
  <span class=nv>%var</span> <span class=p>=</span> spv<span class=p>.</span>Variable <span class=p>:</span> <span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=k>i32</span><span class=p>,</span> Function<span class=p>&gt;</span>

  spv<span class=p>.</span>selection <span class=p>{</span>
    <span class=nv>%true</span> <span class=p>=</span> spv<span class=p>.</span><span class=kt>constant</span> true
    spv<span class=p>.</span>BranchConditional <span class=nv>%true</span><span class=p>,</span> <span class=nl>^true</span><span class=p>,</span> <span class=nl>^false
</span><span class=nl>
</span><span class=nl>  </span><span class=nl>^true</span><span class=p>:</span>
    <span class=nv>%zero</span> <span class=p>=</span> spv<span class=p>.</span><span class=kt>constant</span> <span class=m>0</span> <span class=p>:</span> <span class=k>i32</span>
    spv<span class=p>.</span>Branch <span class=nl>^phi</span><span class=p>(</span><span class=nv>%zero</span><span class=p>:</span> <span class=k>i32</span><span class=p>)</span>

  <span class=nl>^false</span><span class=p>:</span>
    <span class=nv>%one</span> <span class=p>=</span> spv<span class=p>.</span><span class=kt>constant</span> <span class=m>1</span> <span class=p>:</span> <span class=k>i32</span>
    spv<span class=p>.</span>Branch <span class=nl>^phi</span><span class=p>(</span><span class=nv>%one</span><span class=p>:</span> <span class=k>i32</span><span class=p>)</span>

  <span class=nl>^phi</span><span class=p>(</span><span class=nv>%arg</span><span class=p>:</span> <span class=k>i32</span><span class=p>)</span><span class=p>:</span>
    spv<span class=p>.</span>Store <span class=s>&#34;Function&#34;</span> <span class=nv>%var</span><span class=p>,</span> <span class=nv>%arg</span> <span class=p>:</span> <span class=k>i32</span>
    spv<span class=p>.</span>Return

  <span class=nl>^merge</span><span class=p>:</span>
    spv<span class=p>.</span>_merge
  <span class=p>}</span>
  spv<span class=p>.</span>Return
<span class=p>}</span>
</code></pre></div><h2 id=target-environment>Target environment</h2><p>SPIR-V aims to support multiple execution environments as specified by client
APIs. These execution environments affect the availability of certain SPIR-V
features. For example, a
<a href=https://renderdoc.org/vkspec_chunked/chap40.html#spirvenv>Vulkan 1.1</a>
implementation must support
the 1.0, 1.1, 1.2, and 1.3 versions of SPIR-V and the 1.0 version of the SPIR-V
extended instructions for GLSL. Further Vulkan extensions may enable more SPIR-V
instructions.</p><p>SPIR-V compilation should also take into consideration of the execution
environment, so we generate SPIR-V modules valid for the target environment.
This is conveyed by the <code>spv.target_env</code> (<code>spirv::TargetEnvAttr</code>) attribute. It
should be of <code>#spv.target_env</code> attribute kind, which is defined as:</p><pre><code>spirv-version    ::= `v1.0` | `v1.1` | ...
spirv-extension  ::= `SPV_KHR_16bit_storage` | `SPV_EXT_physical_storage_buffer` | ...
spirv-capability ::= `Shader` | `Kernel` | `GroupNonUniform` | ...

spirv-extension-list     ::= `[` (spirv-extension-elements)? `]`
spirv-extension-elements ::= spirv-extension (`,` spirv-extension)*

spirv-capability-list     ::= `[` (spirv-capability-elements)? `]`
spirv-capability-elements ::= spirv-capability (`,` spirv-capability)*

spirv-resource-limits ::= dictionary-attribute

spirv-vce-attribute ::= `#` `spv.vce` `&lt;`
                            spirv-version `,`
                            spirv-capability-list `,`
                            spirv-extensions-list `&gt;`

spirv-target-env-attribute ::= `#` `spv.target_env` `&lt;`
                                  spirv-vce-attribute,
                                  spirv-resource-limits `&gt;`
</code></pre><p>The attribute has a few fields:</p><ul><li>A <code>#spv.vce</code> (<code>spirv::VerCapExtAttr</code>) attribute:<ul><li>The target SPIR-V version.</li><li>A list of SPIR-V extensions for the target.</li><li>A list of SPIR-V capabilities for the target.</li></ul></li><li>A dictionary of target resource limits (see the
<a href=https://renderdoc.org/vkspec_chunked/chap36.html#limits>Vulkan spec</a>
for explanation):<ul><li><code>max_compute_workgroup_invocations</code></li><li><code>max_compute_workgroup_size</code></li></ul></li></ul><p>For example,</p><pre><code>module attributes {
spv.target_env = #spv.target_env&lt;
    #spv.vce&lt;v1.3, [Shader, GroupNonUniform], [SPV_KHR_8bit_storage]&gt;,
    {
      max_compute_workgroup_invocations = 128 : i32,
      max_compute_workgroup_size = dense&lt;[128, 128, 64]&gt; : vector&lt;3xi32&gt;
    }&gt;
} { ... }
</code></pre><p>Dialect conversion framework will utilize the information in <code>spv.target_env</code> to
properly filter out patterns and ops not available in the target execution
environment. When targeting SPIR-V, one needs to create a
<a href=#spirvconversiontarget><code>SPIRVConversionTarget</code></a>
by providing such an
attribute.</p><h2 id=shader-interface-abi>Shader interface (ABI)</h2><p>SPIR-V itself is just expressing computation happening on GPU device. SPIR-V
programs themselves are not enough for running workloads on GPU; a companion
host application is needed to manage the resources referenced by SPIR-V programs
and dispatch the workload. For the Vulkan execution environment, the host
application will be written using Vulkan API. Unlike CUDA, the SPIR-V program
and the Vulkan application are typically authored with different front-end
languages, which isolates these two worlds. Yet they still need to match
<em>interfaces</em>: the variables declared in a SPIR-V program for referencing
resources need to match with the actual resources managed by the application
regarding their parameters.</p><p>Still using Vulkan as an example execution environment, there are two primary
resource types in Vulkan: buffers and images. They are used to back various uses
that may differ regarding the classes of operations (load, store, atomic) to be
performed. These uses are differentiated via descriptor types. (For example,
uniform storage buffer descriptors can only support load operations while
storage buffer descriptors can support load, store, and atomic operations.)
Vulkan uses a binding model for resources. Resources are associated with
descriptors and descriptors are further grouped into sets. Each descriptor thus
has a set number and a binding number. Descriptors in the application
corresponds to variables in the SPIR-V program. Their parameters must match,
including but not limited to set and binding numbers.</p><p>Apart from buffers and images, there is other data that is set up by Vulkan and
referenced inside the SPIR-V program, for example, push constants. They also
have parameters that require matching between the two worlds.</p><p>The interface requirements are external information to the SPIR-V compilation
path in MLIR. Besides, each Vulkan application may want to handle resources
differently. To avoid duplication and to share common utilities, a SPIR-V shader
interface specification needs to be defined to provide the external requirements
to and guide the SPIR-V compilation path.</p><h3 id=shader-interface-attributes>Shader interface attributes</h3><p>The SPIR-V dialect defines
<a href=https://github.com/llvm/llvm-project/blob/master/mlir/include/mlir/Dialect/SPIRV/SPIRVLowering.td>a few attributes</a>
for specifying these
interfaces:</p><ul><li><code>spv.entry_point_abi</code> is a struct attribute that should be attached to the
entry function. It contains:<ul><li><code>local_size</code> for specifying the local work group size for the dispatch.</li></ul></li><li><code>spv.interface_var_abi</code> is a struct attribute that should be attached to
each operand and result of the entry function. It contains:<ul><li><code>descriptor_set</code> for specifying the descriptor set number for the
corresponding resource variable.</li><li><code>binding</code> for specifying the binding number for the corresponding
resource variable.</li><li><code>storage_class</code> for specifying the storage class for the corresponding
resource variable.</li></ul></li></ul><p>The SPIR-V dialect provides a
<a href=https://github.com/llvm/llvm-project/blob/master/mlir/include/mlir/Dialect/SPIRV/Passes.h><code>LowerABIAttributesPass</code></a>
for
consuming these attributes and create SPIR-V module complying with the
interface.</p><h2 id=serialization-and-deserialization>Serialization and deserialization</h2><p>Although the main objective of the SPIR-V dialect is to act as a proper IR for
compiler transformations, being able to serialize to and deserialize from the
binary format is still very valuable for many good reasons. Serialization
enables the artifacts of SPIR-V compilation to be consumed by a execution
environment; deserialization allows us to import SPIR-V binary modules and run
transformations on them. So serialization and deserialization is supported from
the very beginning of the development of the SPIR-V dialect.</p><p>The serialization library provides two entry points, <code>mlir::spirv::serialize()</code>
and <code>mlir::spirv::deserialize()</code>, for converting a MLIR SPIR-V module to binary
format and back. The
<a href=#code-organization>Code organization</a>
explains more about
this.</p><p>Given that the focus is transformations, which inevitably means changes to the
binary module; so serialization is not designed to be a general tool for
investigating the SPIR-V binary module and does not guarantee roundtrip
equivalence (at least for now). For the latter, please use the
assembler/disassembler in the
<a href=https://github.com/KhronosGroup/SPIRV-Tools>SPIRV-Tools</a>
project.</p><p>A few transformations are performed in the process of serialization because of
the representational differences between SPIR-V dialect and binary format:</p><ul><li>Attributes on <code>spv.module</code> are emitted as their corresponding SPIR-V
instructions.</li><li>Types are serialized into <code>OpType*</code> instructions in the SPIR-V binary module
section for types, constants, and global variables.</li><li><code>spv.constant</code>s are unified and placed in the SPIR-V binary module section
for types, constants, and global variables.</li><li>Attributes on ops, if not part of the op&rsquo;s binary encoding, are emitted as
<code>OpDecorate*</code> instructions in the SPIR-V binary module section for
decorations.</li><li><code>spv.selection</code>s and <code>spv.loop</code>s are emitted as basic blocks with <code>Op*Merge</code>
instructions in the header block as required by the binary format.</li><li>Block arguments are materialized as <code>OpPhi</code> instructions at the beginning of
the corresponding blocks.</li></ul><p>Similarly, a few transformations are performed during deserialization:</p><ul><li>Instructions for execution environment requirements (extensions,
capabilities, extended instruction sets, etc.) will be placed as attributes
on <code>spv.module</code>.</li><li><code>OpType*</code> instructions will be converted into proper <code>mlir::Type</code>s.</li><li><code>OpConstant*</code> instructions are materialized as <code>spv.constant</code> at each use
site.</li><li><code>OpVariable</code> instructions will be converted to <code>spv.globalVariable</code> ops if
in module-level; otherwise they will be converted into <code>spv.Variable</code> ops.</li><li>Every use of a module-level <code>OpVariable</code> instruction will materialize a
<code>spv._address_of</code> op to turn the symbol of the corresponding
<code>spv.globalVariable</code> into an SSA value.</li><li>Every use of a <code>OpSpecConstant</code> instruction will materialize a
<code>spv._reference_of</code> op to turn the symbol of the corresponding
<code>spv.specConstant</code> into an SSA value.</li><li><code>OpPhi</code> instructions are converted to block arguments.</li><li>Structured control flow are placed inside <code>spv.selection</code> and <code>spv.loop</code>.</li></ul><h2 id=conversions>Conversions</h2><p>One of the main features of MLIR is the ability to progressively lower from
dialects that capture programmer abstraction into dialects that are closer to a
machine representation, like SPIR-V dialect. This progressive lowering through
multiple dialects is enabled through the use of the
<a href=/docs/DialectConversion/>DialectConversion</a>
framework in MLIR. To simplify
targeting SPIR-V dialect using the Dialect Conversion framework, two utility
classes are provided.</p><p>(<strong>Note</strong> : While SPIR-V has some
<a href=https://www.khronos.org/registry/spir-v/specs/unified1/SPIRV.html#_a_id_shadervalidation_a_validation_rules_for_shader_a_href_capability_capabilities_a>validation rules</a>
,
additional rules are imposed by
<a href=https://renderdoc.org/vkspec_chunked/chap40.html#spirvenv>Vulkan execution environment</a>
. The
lowering described below implements both these requirements.)</p><h3 id=spirvconversiontarget><code>SPIRVConversionTarget</code></h3><p>The <code>mlir::spirv::SPIRVConversionTarget</code> class derives from the
<code>mlir::ConversionTarget</code> class and serves as a utility to define a conversion
target satisfying a given
<a href=#target-environment><code>spv.target_env</code></a>
. It registers
proper hooks to check the dynamic legality of SPIR-V ops. Users can further
register other legality constraints into the returned <code>SPIRVConversionTarget</code>.</p><p><code>spirv::lookupTargetEnvOrDefault()</code> is a handy utility function to query an
<code>spv.target_env</code> attached in the input IR or use the default to construct a
<code>SPIRVConversionTarget</code>.</p><h3 id=spirvtypeconverter><code>SPIRVTypeConverter</code></h3><p>The <code>mlir::SPIRVTypeConverter</code> derives from <code>mlir::TypeConverter</code> and provides
type conversion for standard types to SPIR-V types:</p><ul><li><a href=/docs/LangRef/#integer-type>Standard Integer</a>
-> Standard Integer</li><li><a href=/docs/LangRef/#floating-point-types>Standard Float</a>
-> Standard Float</li><li><a href=/docs/LangRef/#vector-type>Vector Type</a>
-> Vector Type</li><li><a href=/docs/LangRef/#memref-type>Memref Type</a>
with static shape and stride -> <code>spv.array</code>
with number of elements obtained from the layout specification of the
<code>memref</code>, and same element type.</li></ul><p>(TODO: Generate the conversion matrix from comments automatically)</p><p><a href=/docs/LangRef/#index-type>Index Type</a>
need special handling since they are not directly
supported in SPIR-V. Currently the <code>index</code> type is converted to <code>i32</code>.</p><p>(TODO: Allow for configuring the integer width to use for <code>index</code> types in the
SPIR-V dialect)</p><h3 id=spirvoplowering><code>SPIRVOpLowering</code></h3><p><code>mlir::SPIRVOpLowering</code> is a base class that can be used to define the patterns
used for implementing the lowering. For now this only provides derived classes
access to an instance of <code>mlir::SPIRVTypeLowering</code> class.</p><h3 id=utility-functions-for-lowering>Utility functions for lowering</h3><h4 id=setting-shader-interface>Setting shader interface</h4><p>The method <code>mlir::spirv::setABIAttrs</code> allows setting the
<a href=#shader-interface-abi>shader interface
attributes</a>
for a function that is to be an entry
point function within the <code>spv.module</code> on lowering. A later pass
<code>mlir::spirv::LowerABIAttributesPass</code> uses this information to lower the entry
point function and its ABI consistent with the Vulkan validation
rules. Specifically,</p><ul><li>Creates <code>spv.globalVariable</code>s for the arguments, and replaces all uses of
the argument with this variable. The SSA value used for replacement is
obtained using the <code>spv._address_of</code> operation.</li><li>Adds the <code>spv.EntryPoint</code> and <code>spv.ExecutionMode</code> operations into the
<code>spv.module</code> for the entry function.</li></ul><h4 id=setting-layout-for-shader-interface-variables>Setting layout for shader interface variables</h4><p>SPIR-V validation rules for shaders require composite objects to be explicitly
laid out. If a <code>spv.globalVariable</code> is not explicitly laid out, the utility
method <code>mlir::spirv::decorateType</code> implements a layout consistent with
the
<a href=https://renderdoc.org/vkspec_chunked/chap14.html#interfaces-resources>Vulkan shader requirements</a>
.</p><h4 id=creating-builtin-variables>Creating builtin variables</h4><p>In SPIR-V dialect, builtins are represented using <code>spv.globalVariable</code>s, with
<code>spv._address_of</code> used to get a handle to the builtin as an SSA value. The
method <code>mlir::spirv::getBuiltinVariableValue</code> creates a <code>spv.globalVariable</code> for
the builtin in the current <code>spv.module</code> if it does not exist already, and
returns an SSA value generated from an <code>spv._address_of</code> operation.</p><h3 id=current-conversions-to-spir-v>Current conversions to SPIR-V</h3><p>Using the above infrastructure, conversion are implemented from</p><ul><li><a href=/docs/Dialects/Standard/>Standard Dialect</a>
: Only arithmetic and logical
operations conversions are implemented.</li><li><a href=/docs/Dialects/GPU/>GPU Dialect</a>
: A module with the attribute
<code>gpu.kernel_module</code> is converted to a <code>spv.module</code>. A function within this
module with the attribute <code>gpu.kernel</code> is lowered as an entry function.</li></ul><h2 id=code-organization>Code organization</h2><p>We aim to provide multiple libraries with clear dependencies for SPIR-V related
functionalities in MLIR so developers can just choose the needed components
without pulling in the whole world.</p><h3 id=the-dialect>The dialect</h3><p>The code for the SPIR-V dialect resides in a few places:</p><ul><li>Public headers are placed in
<a href=https://github.com/llvm/llvm-project/tree/master/mlir/include/mlir/Dialect/SPIRV>include/mlir/Dialect/SPIRV</a>
.</li><li>Libraries are placed in
<a href=https://github.com/llvm/llvm-project/tree/master/mlir/lib/Dialect/SPIRV>lib/Dialect/SPIRV</a>
.</li><li>IR tests are placed in
<a href=https://github.com/llvm/llvm-project/tree/master/mlir/test/Dialect/SPIRV>test/Dialect/SPIRV</a>
.</li><li>Unit tests are placed in
<a href=https://github.com/llvm/llvm-project/tree/master/mlir/unittests/Dialect/SPIRV>unittests/Dialect/SPIRV</a>
.</li></ul><p>The whole SPIR-V dialect is exposed via multiple headers for better
organization:</p><ul><li><a href=https://github.com/llvm/llvm-project/blob/master/mlir/include/mlir/Dialect/SPIRV/SPIRVDialect.h>SPIRVDialect.h</a>
defines the SPIR-V dialect.</li><li><a href=https://github.com/llvm/llvm-project/blob/master/mlir/include/mlir/Dialect/SPIRV/SPIRVTypes.h>SPIRVTypes.h</a>
defines all SPIR-V specific types.</li><li><a href=https://github.com/llvm/llvm-project/blob/master/mlir/include/mlir/Dialect/SPIRV/SPIRVOps.h>SPIRVOps.h</a>
defines all SPIR-V operations.</li><li><a href=https://github.com/llvm/llvm-project/blob/master/mlir/include/mlir/Dialect/SPIRV/Serialization.h>Serialization.h</a>
defines the entry points for
serialization and deserialization.</li></ul><p>The dialect itself, including all types and ops, is in the <code>MLIRSPIRV</code> library.
Serialization functionalities are in the <code>MLIRSPIRVSerialization</code> library.</p><h3 id=op-definitions>Op definitions</h3><p>We use
<a href=/docs/OpDefinitions/>Op Definition Spec</a>
to define all SPIR-V ops. They are written in
TableGen syntax and placed in various <code>*Ops.td</code> files in the header directory.
Those <code>*Ops.td</code> files are organized according to the instruction categories used
in the SPIR-V specification, for example, an op belonging to the &ldquo;Atomics
Instructions&rdquo; section is put in the <code>SPIRVAtomicOps.td</code> file.</p><p><code>SPIRVOps.td</code> serves as the master op definition file that includes all files
for specific categories.</p><p><code>SPIRVBase.td</code> defines common classes and utilities used by various op
definitions. It contains the TableGen SPIR-V dialect definition, SPIR-V
versions, known extensions, various SPIR-V enums, TableGen SPIR-V types, and
base op classes, etc.</p><p>Many of the contents in <code>SPIRVBase.td</code>, e.g., the opcodes and various enums, and
all <code>*Ops.td</code> files can be automatically updated via a Python script, which
queries the SPIR-V specification and grammar. This greatly reduces the burden of
supporting new ops and keeping updated with the SPIR-V spec. More details on
this automated development can be found in the
<a href=#automated-development-flow>Automated development flow</a>
section.</p><h3 id=dialect-conversions>Dialect conversions</h3><p>The code for conversions from other dialects to the SPIR-V dialect also resides
in a few places:</p><ul><li>From GPU dialect: headers are at
<a href=https://github.com/llvm/llvm-project/tree/master/mlir/include/mlir/Conversion/GPUToSPIRV>include/mlir/Conversion/GPUTOSPIRV</a>
; libraries are
at
<a href=https://github.com/llvm/llvm-project/tree/master/mlir/lib/Conversion/GPUToSPIRV>lib/Conversion/GPUToSPIRV</a>
.</li><li>From standard dialect: headers are at
<a href=https://github.com/llvm/llvm-project/tree/master/mlir/include/mlir/Conversion/StandardToSPIRV>include/mlir/Conversion/StandardTOSPIRV</a>
; libraries
are at
<a href=https://github.com/llvm/llvm-project/tree/master/mlir/lib/Conversion/StandardToSPIRV>lib/Conversion/StandardToSPIRV</a>
.</li></ul><p>These dialect to dialect conversions have their dedicated libraries,
<code>MLIRGPUToSPIRVTransforms</code> and <code>MLIRStandardToSPIRVTransforms</code>, respectively.</p><p>There are also common utilities when targeting SPIR-V from any dialect:</p><ul><li><a href=https://github.com/llvm/llvm-project/blob/master/mlir/include/mlir/Dialect/SPIRV/Passes.h>include/mlir/Dialect/SPIRV/Passes.h</a>
contains SPIR-V
specific analyses and transformations.</li><li><a href=https://github.com/llvm/llvm-project/blob/master/mlir/include/mlir/Dialect/SPIRV/SPIRVLowering.h>include/mlir/Dialect/SPIRV/SPIRVLowering.h</a>
contains
type converters and other utility functions.</li></ul><p>These common utilities are implemented in the <code>MLIRSPIRVTransforms</code> library.</p><h2 id=contribution>Contribution</h2><p>All kinds of contributions are highly appreciated! :) We have GitHub issues for
tracking the
<a href=https://github.com/tensorflow/mlir/issues/302>dialect</a>
and
<a href=https://github.com/tensorflow/mlir/issues/303>lowering</a>
development. You can find todo tasks there.
The
<a href=#code-organization>Code organization</a>
section gives an overview of how
SPIR-V related functionalities are implemented in MLIR. This section gives more
concrete steps on how to contribute.</p><h3 id=automated-development-flow>Automated development flow</h3><p>One of the goals of SPIR-V dialect development is to leverage both the SPIR-V
<a href=https://www.khronos.org/registry/spir-v/specs/unified1/SPIRV.html>human-readable specification</a>
and
<a href=https://raw.githubusercontent.com/KhronosGroup/SPIRV-Headers/master/include/spirv/unified1/spirv.core.grammar.json>machine-readable grammar</a>
to auto-generate as much contents as
possible. Specifically, the following tasks can be automated (partially or
fully):</p><ul><li>Adding support for a new operation.</li><li>Adding support for a new SPIR-V enum.</li><li>Serialization and deserialization of a new operation.</li></ul><p>We achieve this using the Python script
<a href=https://github.com/llvm/llvm-project/blob/master/mlir/utils/spirv/gen_spirv_dialect.py><code>gen_spirv_dialect.py</code></a>
. It fetches the human-readable
specification and machine-readable grammar directly from the Internet and
updates various SPIR-V <code>*.td</code> files in place. The script gives us an automated
flow for adding support for new ops or enums.</p><p>Afterwards, we have SPIR-V specific <code>mlir-tblgen</code> backends for reading the Op
Definition Spec and generate various components, including (de)serialization
logic for ops. Together with standard <code>mlir-tblgen</code> backends, we auto-generate
all op classes, enum classes, etc.</p><p>In the following subsections, we list the detailed steps to follow for common
tasks.</p><h3 id=add-a-new-op>Add a new op</h3><p>To add a new op, invoke the <code>define_inst.sh</code> script wrapper in utils/spirv.
<code>define_inst.sh</code> requires a few parameters:</p><div class=highlight><pre class=chroma><code class=language-sh data-lang=sh>./define_inst.sh &lt;filename&gt; &lt;base-class-name&gt; &lt;opname&gt;
</code></pre></div><p>For example, to define the op for <code>OpIAdd</code>, invoke</p><div class=highlight><pre class=chroma><code class=language-sh data-lang=sh>./define_inst.sh SPIRVArithmeticOps.td ArithmeticBinaryOp OpIAdd
</code></pre></div><p>where <code>SPIRVArithmeticOps.td</code> is the filename for hosting the new op and
<code>ArithmeticBinaryOp</code> is the direct base class the newly defined op will derive
from.</p><p>Similarly, to define the op for <code>OpAtomicAnd</code>,</p><div class=highlight><pre class=chroma><code class=language-sh data-lang=sh>./define_inst.sh SPIRVAtomicOps.td AtomicUpdateWithValueOp OpAtomicAnd
</code></pre></div><p>Note that the generated SPIR-V op definition is just a best-effort template; it
is still expected to be updated to have more accurate traits, arguments, and
results.</p><p>It is also expected that a custom assembly form is defined for the new op,
which will require providing the parser and printer. The EBNF form of the
custom assembly should be described in the op&rsquo;s description and the parser
and printer should be placed in
<a href=https://github.com/llvm/llvm-project/blob/master/mlir/lib/Dialect/SPIRV/SPIRVOps.cpp><code>SPIRVOps.cpp</code></a>
with the
following signatures:</p><div class=highlight><pre class=chroma><code class=language-c++ data-lang=c++><span class=k>static</span> <span class=n>ParseResult</span> <span class=n>parse</span><span class=o>&lt;</span><span class=n>spirv</span><span class=o>-</span><span class=n>op</span><span class=o>-</span><span class=n>symbol</span><span class=o>&gt;</span><span class=n>Op</span><span class=p>(</span><span class=n>OpAsmParser</span> <span class=o>&amp;</span><span class=n>parser</span><span class=p>,</span>
                                            <span class=n>OperationState</span> <span class=o>&amp;</span><span class=n>state</span><span class=p>)</span><span class=p>;</span>
<span class=k>static</span> <span class=kt>void</span> <span class=nf>print</span><span class=p>(</span><span class=n>spirv</span><span class=o>:</span><span class=o>:</span><span class=o>&lt;</span><span class=n>spirv</span><span class=o>-</span><span class=n>op</span><span class=o>-</span><span class=n>symbol</span><span class=o>&gt;</span><span class=n>Op</span> <span class=n>op</span><span class=p>,</span> <span class=n>OpAsmPrinter</span> <span class=o>&amp;</span><span class=n>printer</span><span class=p>)</span><span class=p>;</span>
</code></pre></div><p>See any existing op as an example.</p><p>Verification should be provided for the new op to cover all the rules described
in the SPIR-V specification. Choosing the proper ODS types and attribute kinds,
which can be found in
<a href=https://github.com/llvm/llvm-project/blob/master/mlir/include/mlir/Dialect/SPIRV/SPIRVBase.td><code>SPIRVBase.td</code></a>
, can help here. Still
sometimes we need to manually write additional verification logic in
<a href=https://github.com/llvm/llvm-project/blob/master/mlir/lib/Dialect/SPIRV/SPIRVOps.cpp><code>SPIRVOps.cpp</code></a>
in a function with the following signature:</p><div class=highlight><pre class=chroma><code class=language-c++ data-lang=c++><span class=k>static</span> <span class=n>LogicalResult</span> <span class=nf>verify</span><span class=p>(</span><span class=n>spirv</span><span class=o>:</span><span class=o>:</span><span class=o>&lt;</span><span class=n>spirv</span><span class=o>-</span><span class=n>op</span><span class=o>-</span><span class=n>symbol</span><span class=o>&gt;</span><span class=n>Op</span> <span class=n>op</span><span class=p>)</span><span class=p>;</span>
</code></pre></div><p>See any such function in
<a href=https://github.com/llvm/llvm-project/blob/master/mlir/lib/Dialect/SPIRV/SPIRVOps.cpp><code>SPIRVOps.cpp</code></a>
as an example.</p><p>If no additional verification is needed, one need to add the following to
the op&rsquo;s Op Definition Spec:</p><pre><code>let verifier = [{ return success(); }];
</code></pre><p>To suppress the requirement of the above C++ verification function.</p><p>Tests for the op&rsquo;s custom assembly form and verification should be added to
the proper file in test/Dialect/SPIRV/.</p><p>The generated op will automatically gain the logic for (de)serialization.
However, tests still need to be coupled with the change to make sure no
surprises. Serialization tests live in test/Dialect/SPIRV/Serialization.</p><h3 id=add-a-new-enum>Add a new enum</h3><p>To add a new enum, invoke the <code>define_enum.sh</code> script wrapper in utils/spirv.
<code>define_enum.sh</code> expects the following parameters:</p><div class=highlight><pre class=chroma><code class=language-sh data-lang=sh>./define_enum.sh &lt;enum-class-name&gt;
</code></pre></div><p>For example, to add the definition for SPIR-V storage class in to
<code>SPIRVBase.td</code>:</p><div class=highlight><pre class=chroma><code class=language-sh data-lang=sh>./define_enum.sh StorageClass
</code></pre></div><h3 id=add-a-new-custom-type>Add a new custom type</h3><p>SPIR-V specific types are defined in
<a href=https://github.com/llvm/llvm-project/blob/master/mlir/include/mlir/Dialect/SPIRV/SPIRVTypes.h><code>SPIRVTypes.h</code></a>
. See
examples there and the
<a href=/docs/DefiningAttributesAndTypes/>tutorial</a>
for defining new
custom types.</p><h3 id=add-a-new-conversion>Add a new conversion</h3><p>To add conversion for a type update the <code>mlir::spirv::SPIRVTypeConverter</code> to
return the converted type (must be a valid SPIR-V type). See
<a href=/docs/DialectConversion/#type-converter>Type
Conversion</a>
for more details.</p><p>To lower an operation into SPIR-V dialect, implement a
<a href=/docs/DialectConversion/#conversion-patterns>conversion
pattern</a>
. If the conversion requires type
conversion as well, the pattern must inherit from the
<code>mlir::spirv::SPIRVOpLowering</code> class to get access to
<code>mlir::spirv::SPIRVTypeConverter</code>. If the operation has a region,
<a href=/docs/DialectConversion/#region-signature-conversion>signature
conversion</a>
might be needed as well.</p><p><strong>Note</strong>: The current validation rules of <code>spv.module</code> require that all
operations contained within its region are valid operations in the SPIR-V
dialect.</p><h2 id=operation-definitions>Operation definitions</h2><h3 id=spvaccesschain-spirvaccesschainop><code>spv.AccessChain</code> (spirv::AccessChainOp)</h3><pre><code>Create a pointer into a composite object that can be used with OpLoad
and OpStore.
</code></pre><p>Result Type must be an OpTypePointer. Its Type operand must be the type
reached by walking the Base’s type hierarchy down to the last provided
index in Indexes, and its Storage Class operand must be the same as the
Storage Class of Base.</p><p>Base must be a pointer, pointing to the base of a composite object.</p><p>Indexes walk the type hierarchy to the desired depth, potentially down
to scalar granularity. The first index in Indexes will select the top-
level member/element/component/element of the base composite. All
composite constituents use zero-based numbering, as described by their
OpType… instruction. The second index will apply similarly to that
result, and so on. Once any non-composite type is reached, there must be
no remaining (unused) indexes.</p><p>Each index in Indexes</p><ul><li><p>must be a scalar integer type,</p></li><li><p>is treated as a signed count, and</p></li><li><p>must be an OpConstant when indexing into a structure.</p></li></ul><pre><code>access-chain-op ::= ssa-id `=` `spv.AccessChain` ssa-use
                    `[` ssa-use (',' ssa-use)* `]`
                    `:` pointer-type
</code></pre><h4 id=example>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> <span class=s>&#34;spv.constant&#34;</span><span class=p>(</span><span class=p>)</span> <span class=p>{</span> <span class=nl>value =</span> <span class=m>1</span><span class=p>:</span> <span class=k>i32</span><span class=p>}</span> <span class=p>:</span> <span class=p>(</span><span class=p>)</span> <span class=p>-&gt;</span> <span class=k>i32</span>
<span class=nv>%1</span> <span class=p>=</span> spv<span class=p>.</span>Variable <span class=p>:</span> <span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=p>!</span>spv<span class=p>.</span>struct<span class=p>&lt;</span><span class=k>f32</span><span class=p>,</span> <span class=p>!</span>spv<span class=p>.</span>array<span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span><span class=p>&gt;</span><span class=p>,</span> Function<span class=p>&gt;</span>
<span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>AccessChain <span class=nv>%1</span><span class=p>[</span><span class=nv>%0</span><span class=p>]</span> <span class=p>:</span> <span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=p>!</span>spv<span class=p>.</span>struct<span class=p>&lt;</span><span class=k>f32</span><span class=p>,</span> <span class=p>!</span>spv<span class=p>.</span>array<span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span><span class=p>&gt;</span><span class=p>,</span> Function<span class=p>&gt;</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>Load <span class=s>&#34;Function&#34;</span> <span class=nv>%2</span> <span class=p>[</span><span class=s>&#34;Volatile&#34;</span><span class=p>]</span> <span class=p>:</span> <span class=p>!</span>spv<span class=p>.</span>array<span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>base_ptr</code></td><td>any SPIR-V pointer type</td></tr><tr><td align=center><code>indices</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h4 id=results>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>component_ptr</code></td><td>any SPIR-V pointer type</td></tr></tbody></table><h3 id=spv_address_of-spirvaddressofop><code>spv._address_of</code> (spirv::AddressOfOp)</h3><p>Get the address of a global variable.</p><p>Syntax:</p><pre><code>operation ::= `spv._address_of` $variable attr-dict `:` type($pointer)
</code></pre><p>Variables in module scope are defined using symbol names. This op generates
an SSA value that can be used to refer to the symbol within function scope
for use in ops that expect an SSA value. This operation has no corresponding
SPIR-V instruction; it&rsquo;s merely used for modelling purpose in the SPIR-V
dialect. Since variables in module scope in SPIR-V dialect are of pointer
type, this op returns a pointer type as well, and the type is the same as
the variable referenced.</p><pre><code>spv-address-of-op ::= ssa-id `=` `spv._address_of` symbol-ref-id
                                 `:` spirv-pointer-type
</code></pre><h4 id=example-1>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>_address_of <span class=nf>@global_var</span> <span class=p>:</span> <span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=k>f32</span><span class=p>,</span> Input<span class=p>&gt;</span>
</code></pre></div><h4 id=attributes>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>variable</code></td><td align=center>FlatSymbolRefAttr</td><td>flat symbol reference attribute</td></tr></tbody></table><h4 id=results-1>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>pointer</code></td><td>any SPIR-V pointer type</td></tr></tbody></table><h3 id=spvatomicand-spirvatomicandop><code>spv.AtomicAnd</code> (spirv::AtomicAndOp)</h3><pre><code>Perform the following steps atomically with respect to any other atomic
accesses within Scope to the same location:
</code></pre><ol><li><p>load through Pointer to get an Original Value,</p></li><li><p>get a New Value by the bitwise AND of Original Value and Value, and</p></li><li><p>store the New Value back through Pointer.</p></li></ol><p>The instruction’s result is the Original Value.</p><p>Result Type must be an integer type scalar.</p><p>The type of Value must be the same as Result Type. The type of the
value pointed to by Pointer must be the same as Result Type.</p><p>Memory must be a valid memory Scope.</p><pre><code>scope ::= `&quot;CrossDevice&quot;` | `&quot;Device&quot;` | `&quot;Workgroup&quot;` | ...

memory-semantics ::= `&quot;None&quot;` | `&quot;Acquire&quot;` | &quot;Release&quot;` | ...

atomic-and-op ::=
    `spv.AtomicAnd` scope memory-semantics
                    ssa-use `,` ssa-use `:` spv-pointer-type
</code></pre><h4 id=example-2>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>AtomicAnd <span class=s>&#34;Device&#34;</span> <span class=s>&#34;None&#34;</span> <span class=nv>%pointer</span><span class=p>,</span> <span class=nv>%value</span> <span class=p>:</span>
                   <span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=k>i32</span><span class=p>,</span> StorageBuffer<span class=p>&gt;</span>
</code></pre></div><h4 id=attributes-1>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>memory_scope</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V Scope</td></tr><tr><td align=center><code>semantics</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V MemorySemantics</td></tr></tbody></table><h4 id=operands-1>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>pointer</code></td><td>any SPIR-V pointer type</td></tr><tr><td align=center><code>value</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h4 id=results-2>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h3 id=spvatomiccompareexchangeweak-spirvatomiccompareexchangeweakop><code>spv.AtomicCompareExchangeWeak</code> (spirv::AtomicCompareExchangeWeakOp)</h3><p>Deprecated (use OpAtomicCompareExchange).</p><p>Has the same semantics as OpAtomicCompareExchange.</p><p>Memory must be a valid memory Scope.</p><pre><code>atomic-compare-exchange-weak-op ::=
    `spv.AtomicCompareExchangeWeak` scope memory-semantics memory-semantics
                                    ssa-use `,` ssa-use `,` ssa-use
                                    `:` spv-pointer-type
</code></pre><h4 id=example-3>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>AtomicCompareExchangeWeak <span class=s>&#34;Workgroup&#34;</span> <span class=s>&#34;Acquire&#34;</span> <span class=s>&#34;None&#34;</span>
                                   <span class=nv>%pointer</span><span class=p>,</span> <span class=nv>%value</span><span class=p>,</span> <span class=nv>%comparator</span>
                                   <span class=p>:</span> <span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=k>i32</span><span class=p>,</span> WorkGroup<span class=p>&gt;</span>
</code></pre></div><h4 id=attributes-2>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>memory_scope</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V Scope</td></tr><tr><td align=center><code>equal_semantics</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V MemorySemantics</td></tr><tr><td align=center><code>unequal_semantics</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V MemorySemantics</td></tr></tbody></table><h4 id=operands-2>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>pointer</code></td><td>any SPIR-V pointer type</td></tr><tr><td align=center><code>value</code></td><td>8/16/32/64-bit integer</td></tr><tr><td align=center><code>comparator</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h4 id=results-3>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h3 id=spvatomiciadd-spirvatomiciaddop><code>spv.AtomicIAdd</code> (spirv::AtomicIAddOp)</h3><pre><code>Perform the following steps atomically with respect to any other atomic
accesses within Scope to the same location:
</code></pre><ol><li><p>load through Pointer to get an Original Value,</p></li><li><p>get a New Value by integer addition of Original Value and Value, and</p></li><li><p>store the New Value back through Pointer.</p></li></ol><p>The instruction’s result is the Original Value.</p><p>Result Type must be an integer type scalar.</p><p>The type of Value must be the same as Result Type. The type of the
value pointed to by Pointer must be the same as Result Type.</p><p>Memory must be a valid memory Scope.</p><pre><code>atomic-iadd-op ::=
    `spv.AtomicIAdd` scope memory-semantics
                     ssa-use `,` ssa-use `:` spv-pointer-type
</code></pre><h4 id=example-4>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>AtomicIAdd <span class=s>&#34;Device&#34;</span> <span class=s>&#34;None&#34;</span> <span class=nv>%pointer</span><span class=p>,</span> <span class=nv>%value</span> <span class=p>:</span>
                    <span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=k>i32</span><span class=p>,</span> StorageBuffer<span class=p>&gt;</span>
</code></pre></div><h4 id=attributes-3>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>memory_scope</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V Scope</td></tr><tr><td align=center><code>semantics</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V MemorySemantics</td></tr></tbody></table><h4 id=operands-3>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>pointer</code></td><td>any SPIR-V pointer type</td></tr><tr><td align=center><code>value</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h4 id=results-4>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h3 id=spvatomicidecrement-spirvatomicidecrementop><code>spv.AtomicIDecrement</code> (spirv::AtomicIDecrementOp)</h3><pre><code>Perform the following steps atomically with respect to any other atomic
accesses within Scope to the same location:
</code></pre><ol><li><p>load through Pointer to get an Original Value,</p></li><li><p>get a New Value through integer subtraction of 1 from Original Value,
and</p></li><li><p>store the New Value back through Pointer.</p></li></ol><p>The instruction’s result is the Original Value.</p><p>Result Type must be an integer type scalar. The type of the value
pointed to by Pointer must be the same as Result Type.</p><p>Memory must be a valid memory Scope.</p><pre><code>atomic-idecrement-op ::=
    `spv.AtomicIDecrement` scope memory-semantics ssa-use
                           `:` spv-pointer-type
</code></pre><h4 id=example-5>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>AtomicIDecrement <span class=s>&#34;Device&#34;</span> <span class=s>&#34;None&#34;</span> <span class=nv>%pointer</span> <span class=p>:</span>
                          <span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=k>i32</span><span class=p>,</span> StorageBuffer<span class=p>&gt;</span>
</code></pre></div><h4 id=attributes-4>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>memory_scope</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V Scope</td></tr><tr><td align=center><code>semantics</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V MemorySemantics</td></tr></tbody></table><h4 id=operands-4>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>pointer</code></td><td>any SPIR-V pointer type</td></tr></tbody></table><h4 id=results-5>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h3 id=spvatomiciincrement-spirvatomiciincrementop><code>spv.AtomicIIncrement</code> (spirv::AtomicIIncrementOp)</h3><pre><code>Perform the following steps atomically with respect to any other atomic
accesses within Scope to the same location:
</code></pre><ol><li><p>load through Pointer to get an Original Value,</p></li><li><p>get a New Value through integer addition of 1 to Original Value, and</p></li><li><p>store the New Value back through Pointer.</p></li></ol><p>The instruction’s result is the Original Value.</p><p>Result Type must be an integer type scalar. The type of the value
pointed to by Pointer must be the same as Result Type.</p><p>Memory must be a valid memory Scope.</p><pre><code>atomic-iincrement-op ::=
    `spv.AtomicIIncrement` scope memory-semantics ssa-use
                           `:` spv-pointer-type
</code></pre><h4 id=example-6>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>AtomicIncrement <span class=s>&#34;Device&#34;</span> <span class=s>&#34;None&#34;</span> <span class=nv>%pointer</span> <span class=p>:</span>
                         <span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=k>i32</span><span class=p>,</span> StorageBuffer<span class=p>&gt;</span>
</code></pre></div><h4 id=attributes-5>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>memory_scope</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V Scope</td></tr><tr><td align=center><code>semantics</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V MemorySemantics</td></tr></tbody></table><h4 id=operands-5>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>pointer</code></td><td>any SPIR-V pointer type</td></tr></tbody></table><h4 id=results-6>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h3 id=spvatomicisub-spirvatomicisubop><code>spv.AtomicISub</code> (spirv::AtomicISubOp)</h3><pre><code>Perform the following steps atomically with respect to any other atomic
accesses within Scope to the same location:
</code></pre><ol><li><p>load through Pointer to get an Original Value,</p></li><li><p>get a New Value by integer subtraction of Value from Original Value,
and</p></li><li><p>store the New Value back through Pointer.</p></li></ol><p>The instruction’s result is the Original Value.</p><p>Result Type must be an integer type scalar.</p><p>The type of Value must be the same as Result Type. The type of the
value pointed to by Pointer must be the same as Result Type.</p><p>Memory must be a valid memory Scope.</p><pre><code>atomic-isub-op ::=
    `spv.AtomicISub` scope memory-semantics
                     ssa-use `,` ssa-use `:` spv-pointer-type
</code></pre><h4 id=example-7>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>AtomicISub <span class=s>&#34;Device&#34;</span> <span class=s>&#34;None&#34;</span> <span class=nv>%pointer</span><span class=p>,</span> <span class=nv>%value</span> <span class=p>:</span>
                    <span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=k>i32</span><span class=p>,</span> StorageBuffer<span class=p>&gt;</span>
</code></pre></div><h4 id=attributes-6>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>memory_scope</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V Scope</td></tr><tr><td align=center><code>semantics</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V MemorySemantics</td></tr></tbody></table><h4 id=operands-6>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>pointer</code></td><td>any SPIR-V pointer type</td></tr><tr><td align=center><code>value</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h4 id=results-7>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h3 id=spvatomicor-spirvatomicorop><code>spv.AtomicOr</code> (spirv::AtomicOrOp)</h3><pre><code>Perform the following steps atomically with respect to any other atomic
accesses within Scope to the same location:
</code></pre><ol><li><p>load through Pointer to get an Original Value,</p></li><li><p>get a New Value by the bitwise OR of Original Value and Value, and</p></li><li><p>store the New Value back through Pointer.</p></li></ol><p>The instruction’s result is the Original Value.</p><p>Result Type must be an integer type scalar.</p><p>The type of Value must be the same as Result Type. The type of the
value pointed to by Pointer must be the same as Result Type.</p><p>Memory must be a valid memory Scope.</p><pre><code>atomic-or-op ::=
    `spv.AtomicOr` scope memory-semantics
                   ssa-use `,` ssa-use `:` spv-pointer-type
</code></pre><h4 id=example-8>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>AtomicOr <span class=s>&#34;Device&#34;</span> <span class=s>&#34;None&#34;</span> <span class=nv>%pointer</span><span class=p>,</span> <span class=nv>%value</span> <span class=p>:</span>
                  <span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=k>i32</span><span class=p>,</span> StorageBuffer<span class=p>&gt;</span>
</code></pre></div><h4 id=attributes-7>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>memory_scope</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V Scope</td></tr><tr><td align=center><code>semantics</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V MemorySemantics</td></tr></tbody></table><h4 id=operands-7>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>pointer</code></td><td>any SPIR-V pointer type</td></tr><tr><td align=center><code>value</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h4 id=results-8>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h3 id=spvatomicsmax-spirvatomicsmaxop><code>spv.AtomicSMax</code> (spirv::AtomicSMaxOp)</h3><pre><code>Perform the following steps atomically with respect to any other atomic
accesses within Scope to the same location:
</code></pre><ol><li><p>load through Pointer to get an Original Value,</p></li><li><p>get a New Value by finding the largest signed integer of Original
Value and Value, and</p></li><li><p>store the New Value back through Pointer.</p></li></ol><p>The instruction’s result is the Original Value.</p><p>Result Type must be an integer type scalar.</p><p>The type of Value must be the same as Result Type. The type of the
value pointed to by Pointer must be the same as Result Type.</p><p>Memory must be a valid memory Scope.</p><pre><code>atomic-smax-op ::=
    `spv.AtomicSMax` scope memory-semantics
                     ssa-use `,` ssa-use `:` spv-pointer-type
</code></pre><h4 id=example-9>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>AtomicSMax <span class=s>&#34;Device&#34;</span> <span class=s>&#34;None&#34;</span> <span class=nv>%pointer</span><span class=p>,</span> <span class=nv>%value</span> <span class=p>:</span>
                    <span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=k>i32</span><span class=p>,</span> StorageBuffer<span class=p>&gt;</span>
</code></pre></div><h4 id=attributes-8>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>memory_scope</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V Scope</td></tr><tr><td align=center><code>semantics</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V MemorySemantics</td></tr></tbody></table><h4 id=operands-8>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>pointer</code></td><td>any SPIR-V pointer type</td></tr><tr><td align=center><code>value</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h4 id=results-9>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h3 id=spvatomicsmin-spirvatomicsminop><code>spv.AtomicSMin</code> (spirv::AtomicSMinOp)</h3><pre><code>Perform the following steps atomically with respect to any other atomic
accesses within Scope to the same location:
</code></pre><ol><li><p>load through Pointer to get an Original Value,</p></li><li><p>get a New Value by finding the smallest signed integer of Original
Value and Value, and</p></li><li><p>store the New Value back through Pointer.</p></li></ol><p>The instruction’s result is the Original Value.</p><p>Result Type must be an integer type scalar.</p><p>The type of Value must be the same as Result Type. The type of the
value pointed to by Pointer must be the same as Result Type.</p><p>Memory must be a valid memory Scope.</p><pre><code>atomic-smin-op ::=
    `spv.AtomicSMin` scope memory-semantics
                     ssa-use `,` ssa-use `:` spv-pointer-type
</code></pre><h4 id=example-10>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>AtomicSMin <span class=s>&#34;Device&#34;</span> <span class=s>&#34;None&#34;</span> <span class=nv>%pointer</span><span class=p>,</span> <span class=nv>%value</span> <span class=p>:</span>
                    <span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=k>i32</span><span class=p>,</span> StorageBuffer<span class=p>&gt;</span>
</code></pre></div><h4 id=attributes-9>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>memory_scope</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V Scope</td></tr><tr><td align=center><code>semantics</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V MemorySemantics</td></tr></tbody></table><h4 id=operands-9>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>pointer</code></td><td>any SPIR-V pointer type</td></tr><tr><td align=center><code>value</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h4 id=results-10>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h3 id=spvatomicumax-spirvatomicumaxop><code>spv.AtomicUMax</code> (spirv::AtomicUMaxOp)</h3><pre><code>Perform the following steps atomically with respect to any other atomic
accesses within Scope to the same location:
</code></pre><ol><li><p>load through Pointer to get an Original Value,</p></li><li><p>get a New Value by finding the largest unsigned integer of Original
Value and Value, and</p></li><li><p>store the New Value back through Pointer.</p></li></ol><p>The instruction’s result is the Original Value.</p><p>Result Type must be an integer type scalar.</p><p>The type of Value must be the same as Result Type. The type of the
value pointed to by Pointer must be the same as Result Type.</p><p>Memory must be a valid memory Scope.</p><pre><code>atomic-umax-op ::=
    `spv.AtomicUMax` scope memory-semantics
                     ssa-use `,` ssa-use `:` spv-pointer-type
</code></pre><h4 id=example-11>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>AtomicUMax <span class=s>&#34;Device&#34;</span> <span class=s>&#34;None&#34;</span> <span class=nv>%pointer</span><span class=p>,</span> <span class=nv>%value</span> <span class=p>:</span>
                    <span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=k>i32</span><span class=p>,</span> StorageBuffer<span class=p>&gt;</span>
</code></pre></div><h4 id=attributes-10>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>memory_scope</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V Scope</td></tr><tr><td align=center><code>semantics</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V MemorySemantics</td></tr></tbody></table><h4 id=operands-10>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>pointer</code></td><td>any SPIR-V pointer type</td></tr><tr><td align=center><code>value</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h4 id=results-11>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h3 id=spvatomicumin-spirvatomicuminop><code>spv.AtomicUMin</code> (spirv::AtomicUMinOp)</h3><pre><code>Perform the following steps atomically with respect to any other atomic
accesses within Scope to the same location:
</code></pre><ol><li><p>load through Pointer to get an Original Value,</p></li><li><p>get a New Value by finding the smallest unsigned integer of Original
Value and Value, and</p></li><li><p>store the New Value back through Pointer.</p></li></ol><p>The instruction’s result is the Original Value.</p><p>Result Type must be an integer type scalar.</p><p>The type of Value must be the same as Result Type. The type of the
value pointed to by Pointer must be the same as Result Type.</p><p>Memory must be a valid memory Scope.</p><pre><code>atomic-umin-op ::=
    `spv.AtomicUMin` scope memory-semantics
                     ssa-use `,` ssa-use `:` spv-pointer-type
</code></pre><h4 id=example-12>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>AtomicUMin <span class=s>&#34;Device&#34;</span> <span class=s>&#34;None&#34;</span> <span class=nv>%pointer</span><span class=p>,</span> <span class=nv>%value</span> <span class=p>:</span>
                    <span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=k>i32</span><span class=p>,</span> StorageBuffer<span class=p>&gt;</span>
</code></pre></div><h4 id=attributes-11>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>memory_scope</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V Scope</td></tr><tr><td align=center><code>semantics</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V MemorySemantics</td></tr></tbody></table><h4 id=operands-11>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>pointer</code></td><td>any SPIR-V pointer type</td></tr><tr><td align=center><code>value</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h4 id=results-12>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h3 id=spvatomicxor-spirvatomicxorop><code>spv.AtomicXor</code> (spirv::AtomicXorOp)</h3><pre><code>Perform the following steps atomically with respect to any other atomic
accesses within Scope to the same location:
</code></pre><ol><li><p>load through Pointer to get an Original Value,</p></li><li><p>get a New Value by the bitwise exclusive OR of Original Value and
Value, and</p></li><li><p>store the New Value back through Pointer.</p></li></ol><p>The instruction’s result is the Original Value.</p><p>Result Type must be an integer type scalar.</p><p>The type of Value must be the same as Result Type. The type of the
value pointed to by Pointer must be the same as Result Type.</p><p>Memory must be a valid memory Scope.</p><pre><code>atomic-xor-op ::=
    `spv.AtomicXor` scope memory-semantics
                    ssa-use `,` ssa-use `:` spv-pointer-type
</code></pre><h4 id=example-13>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>AtomicXor <span class=s>&#34;Device&#34;</span> <span class=s>&#34;None&#34;</span> <span class=nv>%pointer</span><span class=p>,</span> <span class=nv>%value</span> <span class=p>:</span>
                   <span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=k>i32</span><span class=p>,</span> StorageBuffer<span class=p>&gt;</span>
</code></pre></div><h4 id=attributes-12>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>memory_scope</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V Scope</td></tr><tr><td align=center><code>semantics</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V MemorySemantics</td></tr></tbody></table><h4 id=operands-12>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>pointer</code></td><td>any SPIR-V pointer type</td></tr><tr><td align=center><code>value</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h4 id=results-13>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h3 id=spvbitcount-spirvbitcountop><code>spv.BitCount</code> (spirv::BitCountOp)</h3><p>Count the number of set bits in an object.</p><p>Results are computed per component.</p><p>Result Type must be a scalar or vector of integer type. The components
must be wide enough to hold the unsigned Width of Base as an unsigned
value. That is, no sign bit is needed or counted when checking for a
wide enough result width.</p><p>Base must be a scalar or vector of integer type. It must have the same
number of components as Result Type.</p><p>The result is the unsigned value that is the number of bits in Base that
are 1.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                              `vector&lt;` integer-literal `x` integer-type `&gt;`
bitcount-op ::= ssa-id `=` `spv.BitCount` ssa-use
                           `:` integer-scalar-vector-type
</code></pre><h4 id=example-14>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>BitCount <span class=nv>%0</span><span class=p>:</span> <span class=k>i32</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>BitCount <span class=nv>%1</span><span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-13>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-14>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spvbitfieldinsert-spirvbitfieldinsertop><code>spv.BitFieldInsert</code> (spirv::BitFieldInsertOp)</h3><pre><code>Make a copy of an object, with a modified bit field that comes from
another object.
</code></pre><p>Syntax:</p><pre><code>operation ::= `spv.BitFieldInsert` operands attr-dict `:` type($base) `,` type($offset) `,` type($count)
</code></pre><p>Results are computed per component.</p><p>Result Type must be a scalar or vector of integer type.</p><p>The type of Base and Insert must be the same as Result Type.</p><p>Any result bits numbered outside [Offset, Offset + Count - 1]
(inclusive) will come from the corresponding bits in Base.</p><p>Any result bits numbered in [Offset, Offset + Count - 1] come, in
order, from the bits numbered [0, Count - 1] of Insert.</p><p>Count must be an integer type scalar. Count is the number of bits taken
from Insert. It will be consumed as an unsigned value. Count can be 0,
in which case the result will be Base.</p><p>Offset must be an integer type scalar. Offset is the lowest-order bit
of the bit field. It will be consumed as an unsigned value.</p><p>The resulting value is undefined if Count or Offset or their sum is
greater than the number of bits in the result.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                              `vector&lt;` integer-literal `x` integer-type `&gt;`
bitfield-insert-op ::= ssa-id `=` `spv.BitFieldInsert` ssa-use `,` ssa-use
                                  `,` ssa-use `,` ssa-use
                                  `:` integer-scalar-vector-type
                                  `,` integer-type `,` integer-type
</code></pre><h4 id=example-15>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>BitFieldInsert <span class=nv>%base</span><span class=p>,</span> <span class=nv>%insert</span><span class=p>,</span> <span class=nv>%offset</span><span class=p>,</span> <span class=nv>%count</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>i32</span><span class=p>&gt;</span><span class=p>,</span> <span class=k>i8</span><span class=p>,</span> <span class=k>i8</span>
</code></pre></div><h4 id=operands-14>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>base</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>insert</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>offset</code></td><td>8/16/32/64-bit integer</td></tr><tr><td align=center><code>count</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h4 id=results-15>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spvbitfieldsextract-spirvbitfieldsextractop><code>spv.BitFieldSExtract</code> (spirv::BitFieldSExtractOp)</h3><p>Extract a bit field from an object, with sign extension.</p><p>Syntax:</p><pre><code>operation ::= `spv.BitFieldSExtract` operands attr-dict `:` type($base) `,` type($offset) `,` type($count)
</code></pre><p>Results are computed per component.</p><p>Result Type must be a scalar or vector of integer type.</p><p>The type of Base must be the same as Result Type.</p><p>If Count is greater than 0: The bits of Base numbered in [Offset, Offset</p><ul><li>Count - 1] (inclusive) become the bits numbered [0, Count - 1] of the
result. The remaining bits of the result will all be the same as bit
Offset + Count - 1 of Base.</li></ul><p>Count must be an integer type scalar. Count is the number of bits
extracted from Base. It will be consumed as an unsigned value. Count can
be 0, in which case the result will be 0.</p><p>Offset must be an integer type scalar. Offset is the lowest-order bit
of the bit field to extract from Base. It will be consumed as an
unsigned value.</p><p>The resulting value is undefined if Count or Offset or their sum is
greater than the number of bits in the result.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                              `vector&lt;` integer-literal `x` integer-type `&gt;`
bitfield-extract-s-op ::= ssa-id `=` `spv.BitFieldSExtract` ssa-use
                                     `,` ssa-use `,` ssa-use
                                     `:` integer-scalar-vector-type
                                     `,` integer-type `,` integer-type
</code></pre><h4 id=example-16>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>BitFieldSExtract <span class=nv>%base</span><span class=p>,</span> <span class=nv>%offset</span><span class=p>,</span> <span class=nv>%count</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>i32</span><span class=p>&gt;</span><span class=p>,</span> <span class=k>i8</span><span class=p>,</span> <span class=k>i8</span>
</code></pre></div><h4 id=operands-15>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>base</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>offset</code></td><td>8/16/32/64-bit integer</td></tr><tr><td align=center><code>count</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h4 id=results-16>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spvbitfielduextract-spirvbitfielduextractop><code>spv.BitFieldUExtract</code> (spirv::BitFieldUExtractOp)</h3><p>Extract a bit field from an object, without sign extension.</p><p>Syntax:</p><pre><code>operation ::= `spv.BitFieldUExtract` operands attr-dict `:` type($base) `,` type($offset) `,` type($count)
</code></pre><p>The semantics are the same as with OpBitFieldSExtract with the exception
that there is no sign extension. The remaining bits of the result will
all be 0.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                              `vector&lt;` integer-literal `x` integer-type `&gt;`
bitfield-extract-u-op ::= ssa-id `=` `spv.BitFieldUExtract` ssa-use
                                     `,` ssa-use `,` ssa-use
                                     `:` integer-scalar-vector-type
                                     `,` integer-type `,` integer-type
</code></pre><h4 id=example-17>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>BitFieldUExtract <span class=nv>%base</span><span class=p>,</span> <span class=nv>%offset</span><span class=p>,</span> <span class=nv>%count</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>i32</span><span class=p>&gt;</span><span class=p>,</span> <span class=k>i8</span><span class=p>,</span> <span class=k>i8</span>
</code></pre></div><h4 id=operands-16>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>base</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>offset</code></td><td>8/16/32/64-bit integer</td></tr><tr><td align=center><code>count</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h4 id=results-17>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spvbitreverse-spirvbitreverseop><code>spv.BitReverse</code> (spirv::BitReverseOp)</h3><p>Reverse the bits in an object.</p><p>Results are computed per component.</p><p>Result Type must be a scalar or vector of integer type.</p><p>The type of Base must be the same as Result Type.</p><p>The bit-number n of the result will be taken from bit-number Width - 1 -
n of Base, where Width is the OpTypeInt operand of the Result Type.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                               `vector&lt;` integer-literal `x` integer-type `&gt;`
bitreverse-op ::= ssa-id `=` `spv.BitReverse` ssa-use
                             `:` integer-scalar-vector-type
</code></pre><h4 id=example-18>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>BitReverse <span class=nv>%0</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>BitReverse <span class=nv>%1</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-17>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-18>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spvbitcast-spirvbitcastop><code>spv.Bitcast</code> (spirv::BitcastOp)</h3><p>Bit pattern-preserving type conversion.</p><p>Result Type must be an OpTypePointer, or a scalar or vector of
numerical-type.</p><p>Operand must have a type of OpTypePointer, or a scalar or vector of
numerical-type. It must be a different type than Result Type.</p><p>If either Result Type or Operand is a pointer, the other must be a
pointer (diverges from the SPIR-V spec).</p><p>If Result Type has a different number of components than Operand, the
total number of bits in Result Type must equal the total number of bits
in Operand. Let L be the type, either Result Type or Operand’s type,
that has the larger number of components. Let S be the other type, with
the smaller number of components. The number of components in L must be
an integer multiple of the number of components in S. The first
component (that is, the only or lowest-numbered component) of S maps to
the first components of L, and so on, up to the last component of S
mapping to the last components of L. Within this mapping, any single
component of S (mapping to multiple components of L) maps its lower-
ordered bits to the lower-numbered components of L.</p><pre><code>bitcast-op ::= ssa-id `=` `spv.Bitcast` ssa-use
               `:` operand-type `to` result-type
</code></pre><h4 id=example-19>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%1</span> <span class=p>=</span> spv<span class=p>.</span>Bitcast <span class=nv>%0</span> <span class=p>:</span> <span class=k>f32</span> to <span class=k>i32</span>
<span class=nv>%1</span> <span class=p>=</span> spv<span class=p>.</span>Bitcast <span class=nv>%0</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>2x</span><span class=k>f32</span><span class=p>&gt;</span> to <span class=k>i64</span>
<span class=nv>%1</span> <span class=p>=</span> spv<span class=p>.</span>Bitcast <span class=nv>%0</span> <span class=p>:</span> <span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=k>f32</span><span class=p>,</span> Function<span class=p>&gt;</span> to <span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=k>i32</span><span class=p>,</span> Function<span class=p>&gt;</span>
</code></pre></div><h4 id=operands-18>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand</code></td><td>8/16/32/64-bit integer or 16/32/64-bit float or bool or vector of bool or 8/16/32/64-bit integer or 16/32/64-bit float values of length 2/3/4 or any SPIR-V pointer type</td></tr></tbody></table><h4 id=results-19>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or 16/32/64-bit float or bool or vector of bool or 8/16/32/64-bit integer or 16/32/64-bit float values of length 2/3/4 or any SPIR-V pointer type</td></tr></tbody></table><h3 id=spvbitwiseand-spirvbitwiseandop><code>spv.BitwiseAnd</code> (spirv::BitwiseAndOp)</h3><pre><code>Result is 1 if both Operand 1 and Operand 2 are 1. Result is 0 if either
Operand 1 or Operand 2 are 0.
</code></pre><p>Results are computed per component, and within each component, per bit.</p><p>Result Type must be a scalar or vector of integer type. The type of
Operand 1 and Operand 2 must be a scalar or vector of integer type.
They must have the same number of components as Result Type. They must
have the same component width as Result Type.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                              `vector&lt;` integer-literal `x` integer-type `&gt;`
bitwise-and-op ::= ssa-id `=` `spv.BitwiseAnd` ssa-use, ssa-use
                              `:` integer-scalar-vector-type
</code></pre><h4 id=example-20>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>BitwiseAnd <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>BitwiseAnd <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-19>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-20>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spvbitwiseor-spirvbitwiseorop><code>spv.BitwiseOr</code> (spirv::BitwiseOrOp)</h3><pre><code>Result is 1 if either Operand 1 or Operand 2 is 1. Result is 0 if both
Operand 1 and Operand 2 are 0.
</code></pre><p>Results are computed per component, and within each component, per bit.</p><p>Result Type must be a scalar or vector of integer type. The type of
Operand 1 and Operand 2 must be a scalar or vector of integer type.
They must have the same number of components as Result Type. They must
have the same component width as Result Type.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                              `vector&lt;` integer-literal `x` integer-type `&gt;`
bitwise-or-op ::= ssa-id `=` `spv.BitwiseOr` ssa-use, ssa-use
                              `:` integer-scalar-vector-type
</code></pre><h4 id=example-21>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>BitwiseOr <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>BitwiseOr <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-20>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-21>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spvbitwisexor-spirvbitwisexorop><code>spv.BitwiseXor</code> (spirv::BitwiseXorOp)</h3><pre><code>Result is 1 if exactly one of Operand 1 or Operand 2 is 1. Result is 0
if Operand 1 and Operand 2 have the same value.
</code></pre><p>Results are computed per component, and within each component, per bit.</p><p>Result Type must be a scalar or vector of integer type. The type of
Operand 1 and Operand 2 must be a scalar or vector of integer type.
They must have the same number of components as Result Type. They must
have the same component width as Result Type.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                              `vector&lt;` integer-literal `x` integer-type `&gt;`
bitwise-xor-op ::= ssa-id `=` `spv.BitwiseXor` ssa-use, ssa-use
                              `:` integer-scalar-vector-type
</code></pre><h4 id=example-22>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>BitwiseXor <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>BitwiseXor <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-21>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-22>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spvbranchconditional-spirvbranchconditionalop><code>spv.BranchConditional</code> (spirv::BranchConditionalOp)</h3><pre><code>If Condition is true, branch to true block, otherwise branch to false
block.
</code></pre><p>Condition must be a Boolean type scalar.</p><p>Branch weights are unsigned 32-bit integer literals. There must be
either no Branch Weights or exactly two branch weights. If present, the
first is the weight for branching to True Label, and the second is the
weight for branching to False Label. The implied probability that a
branch is taken is its weight divided by the sum of the two Branch
weights. At least one weight must be non-zero. A weight of zero does not
imply a branch is dead or permit its removal; branch weights are only
hints. The two weights must not overflow a 32-bit unsigned integer when
added together.</p><p>This instruction must be the last instruction in a block.</p><pre><code>branch-conditional-op ::= `spv.BranchConditional` ssa-use
                          (`[` integer-literal, integer-literal `]`)?
                          `,` successor `,` successor
successor ::= bb-id branch-use-list?
branch-use-list ::= `(` ssa-use-list `:` type-list-no-parens `)`
</code></pre><h4 id=example-23>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir>spv<span class=p>.</span>BranchConditional <span class=nv>%condition</span><span class=p>,</span> <span class=nl>^true_branch</span><span class=p>,</span> <span class=nl>^false_branch
</span><span class=nl></span>spv<span class=p>.</span>BranchConditional <span class=nv>%condition</span><span class=p>,</span> <span class=nl>^true_branch</span><span class=p>(</span><span class=nv>%0</span><span class=p>:</span> <span class=k>i32</span><span class=p>)</span><span class=p>,</span> <span class=nl>^false_branch</span><span class=p>(</span><span class=nv>%1</span><span class=p>:</span> <span class=k>i32</span><span class=p>)</span>
</code></pre></div><h4 id=attributes-13>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>branch_weights</code></td><td align=center>ArrayAttr</td><td>32-bit integer array attribute</td></tr></tbody></table><h4 id=operands-22>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>condition</code></td><td>bool</td></tr><tr><td align=center><code>trueTargetOperands</code></td><td>void or bool or 8/16/32/64-bit integer or 16/32/64-bit float or vector of bool or 8/16/32/64-bit integer or 16/32/64-bit float values of length 2/3/4 or any SPIR-V pointer type or any SPIR-V array type or any SPIR-V runtime array type or any SPIR-V struct type</td></tr><tr><td align=center><code>falseTargetOperands</code></td><td>void or bool or 8/16/32/64-bit integer or 16/32/64-bit float or vector of bool or 8/16/32/64-bit integer or 16/32/64-bit float values of length 2/3/4 or any SPIR-V pointer type or any SPIR-V array type or any SPIR-V runtime array type or any SPIR-V struct type</td></tr></tbody></table><h4 id=successors>Successors:</h4><table><thead><tr><th align=center>Successor</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>trueTarget</code></td><td>any successor</td></tr><tr><td align=center><code>falseTarget</code></td><td>any successor</td></tr></tbody></table><h3 id=spvbranch-spirvbranchop><code>spv.Branch</code> (spirv::BranchOp)</h3><p>Unconditional branch to target block.</p><p>Syntax:</p><pre><code>operation ::= `spv.Branch` $target (`(` $targetOperands^ `:` type($targetOperands) `)`)? attr-dict
</code></pre><p>This instruction must be the last instruction in a block.</p><pre><code>branch-op ::= `spv.Branch` successor
successor ::= bb-id branch-use-list?
branch-use-list ::= `(` ssa-use-list `:` type-list-no-parens `)`
</code></pre><h4 id=example-24>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir>spv<span class=p>.</span>Branch <span class=nl>^target
</span><span class=nl></span>spv<span class=p>.</span>Branch <span class=nl>^target</span><span class=p>(</span><span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span><span class=p>:</span> <span class=k>i32</span><span class=p>,</span> <span class=k>f32</span><span class=p>)</span>
</code></pre></div><h4 id=operands-23>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>targetOperands</code></td><td>void or bool or 8/16/32/64-bit integer or 16/32/64-bit float or vector of bool or 8/16/32/64-bit integer or 16/32/64-bit float values of length 2/3/4 or any SPIR-V pointer type or any SPIR-V array type or any SPIR-V runtime array type or any SPIR-V struct type</td></tr></tbody></table><h4 id=successors-1>Successors:</h4><table><thead><tr><th align=center>Successor</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>target</code></td><td>any successor</td></tr></tbody></table><h3 id=spvcompositeconstruct-spirvcompositeconstructop><code>spv.CompositeConstruct</code> (spirv::CompositeConstructOp)</h3><pre><code>Construct a new composite object from a set of constituent objects that
will fully form it.
</code></pre><p>Result Type must be a composite type, whose top-level
members/elements/components/columns have the same type as the types of
the operands, with one exception. The exception is that for constructing
a vector, the operands may also be vectors with the same component type
as the Result Type component type. When constructing a vector, the total
number of components in all the operands must equal the number of
components in Result Type.</p><p>Constituents will become members of a structure, or elements of an
array, or components of a vector, or columns of a matrix. There must be
exactly one Constituent for each top-level
member/element/component/column of the result, with one exception. The
exception is that for constructing a vector, a contiguous subset of the
scalars consumed can be represented by a vector operand instead. The
Constituents must appear in the order needed by the definition of the
type of the result. When constructing a vector, there must be at least
two Constituent operands.</p><pre><code>composite-construct-op ::= ssa-id `=` `spv.CompositeConstruct`
                           (ssa-use (`,` ssa-use)* )? `:` composite-type
</code></pre><h4 id=example-25>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>CompositeConstruct <span class=nv>%1</span><span class=p>,</span> <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>f32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-24>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>constituents</code></td><td>void or bool or 8/16/32/64-bit integer or 16/32/64-bit float or vector of bool or 8/16/32/64-bit integer or 16/32/64-bit float values of length 2/3/4 or any SPIR-V pointer type or any SPIR-V array type or any SPIR-V runtime array type or any SPIR-V struct type</td></tr></tbody></table><h4 id=results-23>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>vector of bool or 8/16/32/64-bit integer or 16/32/64-bit float values of length 2/3/4 or any SPIR-V array type or any SPIR-V runtime array type or any SPIR-V struct type</td></tr></tbody></table><h3 id=spvcompositeextract-spirvcompositeextractop><code>spv.CompositeExtract</code> (spirv::CompositeExtractOp)</h3><p>Extract a part of a composite object.</p><p>Result Type must be the type of object selected by the last provided
index. The instruction result is the extracted object.</p><p>Composite is the composite to extract from.</p><p>Indexes walk the type hierarchy, potentially down to component
granularity, to select the part to extract. All indexes must be in
bounds. All composite constituents use zero-based numbering, as
described by their OpType… instruction.</p><pre><code>composite-extract-op ::= ssa-id `=` `spv.CompositeExtract` ssa-use
                         `[` integer-literal (',' integer-literal)* `]`
                         `:` composite-type
</code></pre><h4 id=example-26>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>Variable <span class=p>:</span> <span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=p>!</span>spv<span class=p>.</span>array<span class=p>&lt;</span><span class=m>4x</span><span class=p>!</span>spv<span class=p>.</span>array<span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span><span class=p>&gt;</span><span class=p>,</span> Function<span class=p>&gt;</span>
<span class=nv>%1</span> <span class=p>=</span> spv<span class=p>.</span>Load <span class=s>&#34;Function&#34;</span> <span class=nv>%0</span> <span class=p>[</span><span class=s>&#34;Volatile&#34;</span><span class=p>]</span> <span class=p>:</span> <span class=p>!</span>spv<span class=p>.</span>array<span class=p>&lt;</span><span class=m>4x</span><span class=p>!</span>spv<span class=p>.</span>array<span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span><span class=p>&gt;</span>
<span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>CompositeExtract <span class=nv>%1</span><span class=p>[</span><span class=m>1</span> <span class=p>:</span> <span class=k>i32</span><span class=p>]</span> <span class=p>:</span> <span class=p>!</span>spv<span class=p>.</span>array<span class=p>&lt;</span><span class=m>4x</span><span class=p>!</span>spv<span class=p>.</span>array<span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span><span class=p>&gt;</span>
</code></pre></div><h4 id=attributes-14>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>indices</code></td><td align=center>ArrayAttr</td><td>32-bit integer array attribute</td></tr></tbody></table><h4 id=operands-25>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>composite</code></td><td>vector of bool or 8/16/32/64-bit integer or 16/32/64-bit float values of length 2/3/4 or any SPIR-V array type or any SPIR-V runtime array type or any SPIR-V struct type</td></tr></tbody></table><h4 id=results-24>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>component</code></td><td>void or bool or 8/16/32/64-bit integer or 16/32/64-bit float or vector of bool or 8/16/32/64-bit integer or 16/32/64-bit float values of length 2/3/4 or any SPIR-V pointer type or any SPIR-V array type or any SPIR-V runtime array type or any SPIR-V struct type</td></tr></tbody></table><h3 id=spvcompositeinsert-spirvcompositeinsertop><code>spv.CompositeInsert</code> (spirv::CompositeInsertOp)</h3><pre><code>Make a copy of a composite object, while modifying one part of it.
</code></pre><p>Result Type must be the same type as Composite.</p><p>Object is the object to use as the modified part.</p><p>Composite is the composite to copy all but the modified part from.</p><p>Indexes walk the type hierarchy of Composite to the desired depth,
potentially down to component granularity, to select the part to modify.
All indexes must be in bounds. All composite constituents use zero-based
numbering, as described by their OpType… instruction. The type of the
part selected to modify must match the type of Object.</p><pre><code>composite-insert-op ::= ssa-id `=` `spv.CompositeInsert` ssa-use, ssa-use
                        `[` integer-literal (',' integer-literal)* `]`
                        `:` object-type `into` composite-type
</code></pre><h4 id=example-27>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>CompositeInsert <span class=nv>%object</span><span class=p>,</span> <span class=nv>%composite</span><span class=p>[</span><span class=m>1</span> <span class=p>:</span> <span class=k>i32</span><span class=p>]</span> <span class=p>:</span> <span class=k>f32</span> into <span class=p>!</span>spv<span class=p>.</span>array<span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=attributes-15>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>indices</code></td><td align=center>ArrayAttr</td><td>32-bit integer array attribute</td></tr></tbody></table><h4 id=operands-26>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>object</code></td><td>void or bool or 8/16/32/64-bit integer or 16/32/64-bit float or vector of bool or 8/16/32/64-bit integer or 16/32/64-bit float values of length 2/3/4 or any SPIR-V pointer type or any SPIR-V array type or any SPIR-V runtime array type or any SPIR-V struct type</td></tr><tr><td align=center><code>composite</code></td><td>vector of bool or 8/16/32/64-bit integer or 16/32/64-bit float values of length 2/3/4 or any SPIR-V array type or any SPIR-V runtime array type or any SPIR-V struct type</td></tr></tbody></table><h4 id=results-25>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>vector of bool or 8/16/32/64-bit integer or 16/32/64-bit float values of length 2/3/4 or any SPIR-V array type or any SPIR-V runtime array type or any SPIR-V struct type</td></tr></tbody></table><h3 id=spvconstant-spirvconstantop><code>spv.constant</code> (spirv::ConstantOp)</h3><p>The op that declares a SPIR-V normal constant</p><p>This op declares a SPIR-V normal constant. SPIR-V has multiple constant
instructions covering different constant types:</p><ul><li><code>OpConstantTrue</code> and <code>OpConstantFalse</code> for boolean constants</li><li><code>OpConstant</code> for scalar constants</li><li><code>OpConstantComposite</code> for composite constants</li><li><code>OpConstantNull</code> for null constants</li><li>&mldr;</li></ul><p>Having such a plethora of constant instructions renders IR transformations
more tedious. Therefore, we use a single <code>spv.constant</code> op to represent
them all. Note that conversion between those SPIR-V constant instructions
and this op is purely mechanical; so it can be scoped to the binary
(de)serialization process.</p><pre><code>spv-constant-op ::= ssa-id `=` `spv.constant` attribute-value
                    (`:` spirv-type)?
</code></pre><h4 id=example-28>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span><span class=kt>constant</span> true
<span class=nv>%1</span> <span class=p>=</span> spv<span class=p>.</span><span class=kt>constant</span> dense<span class=p>&lt;</span><span class=p>[</span><span class=m>2</span><span class=p>,</span> <span class=m>3</span><span class=p>]</span><span class=p>&gt;</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>2x</span><span class=k>f32</span><span class=p>&gt;</span>
<span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span><span class=kt>constant</span> <span class=p>[</span>dense<span class=p>&lt;</span><span class=m>3.0</span><span class=p>&gt;</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>2x</span><span class=k>f32</span><span class=p>&gt;</span><span class=p>]</span> <span class=p>:</span> <span class=p>!</span>spv<span class=p>.</span>array<span class=p>&lt;</span><span class=m>1x</span><span class=kt>vector</span><span class=p>&lt;</span><span class=m>2x</span><span class=k>f32</span><span class=p>&gt;</span><span class=p>&gt;</span>
</code></pre></div><p>TODO(antiagainst): support constant structs</p><h4 id=attributes-16>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>value</code></td><td align=center>Attribute</td><td>any attribute</td></tr></tbody></table><h4 id=results-26>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>constant</code></td><td>void or bool or 8/16/32/64-bit integer or 16/32/64-bit float or vector of bool or 8/16/32/64-bit integer or 16/32/64-bit float values of length 2/3/4 or any SPIR-V pointer type or any SPIR-V array type or any SPIR-V runtime array type or any SPIR-V struct type</td></tr></tbody></table><h3 id=spvcontrolbarrier-spirvcontrolbarrierop><code>spv.ControlBarrier</code> (spirv::ControlBarrierOp)</h3><pre><code>Wait for other invocations of this module to reach the current point of
execution.
</code></pre><p>Syntax:</p><pre><code>operation ::= `spv.ControlBarrier` $execution_scope `,` $memory_scope `,` $memory_semantics attr-dict
</code></pre><p>All invocations of this module within Execution scope must reach this
point of execution before any invocation will proceed beyond it.</p><p>When Execution is Workgroup or larger, behavior is undefined if this
instruction is used in control flow that is non-uniform within
Execution. When Execution is Subgroup or Invocation, the behavior of
this instruction in non-uniform control flow is defined by the client
API.</p><p>If Semantics is not None, this instruction also serves as an
OpMemoryBarrier instruction, and must also perform and adhere to the
description and semantics of an OpMemoryBarrier instruction with the
same Memory and Semantics operands. This allows atomically specifying
both a control barrier and a memory barrier (that is, without needing
two instructions). If Semantics is None, Memory is ignored.</p><p>Before version 1.3, it is only valid to use this instruction with
TessellationControl, GLCompute, or Kernel execution models. There is no
such restriction starting with version 1.3.</p><p>When used with the TessellationControl execution model, it also
implicitly synchronizes the Output Storage Class: Writes to Output
variables performed by any invocation executed prior to a
OpControlBarrier will be visible to any other invocation after return
from that OpControlBarrier.</p><pre><code>scope ::= `&quot;CrossDevice&quot;` | `&quot;Device&quot;` | `&quot;Workgroup&quot;` | ...

memory-semantics ::= `&quot;None&quot;` | `&quot;Acquire&quot;` | &quot;Release&quot;` | ...

control-barrier-op ::= `spv.ControlBarrier` scope, scope, memory-semantics
</code></pre><h4 id=example-29>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir>spv<span class=p>.</span>ControlBarrier <span class=s>&#34;Workgroup&#34;</span><span class=p>,</span> <span class=s>&#34;Device&#34;</span><span class=p>,</span> <span class=s>&#34;Acquire|UniformMemory&#34;</span>

</code></pre></div><h4 id=attributes-17>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>execution_scope</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V Scope</td></tr><tr><td align=center><code>memory_scope</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V Scope</td></tr><tr><td align=center><code>memory_semantics</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V MemorySemantics</td></tr></tbody></table><h3 id=spvconvertftos-spirvconvertftosop><code>spv.ConvertFToS</code> (spirv::ConvertFToSOp)</h3><pre><code>Convert value numerically from floating point to signed integer, with
round toward 0.0.
</code></pre><p>Result Type must be a scalar or vector of integer type.</p><p>Float Value must be a scalar or vector of floating-point type. It must
have the same number of components as Result Type.</p><p>Results are computed per component.</p><pre><code>convert-f-to-s-op ::= ssa-id `=` `spv.ConvertFToSOp` ssa-use
                      `:` operand-type `to` result-type
</code></pre><h4 id=example-30>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%1</span> <span class=p>=</span> spv<span class=p>.</span>ConvertFToS <span class=nv>%0</span> <span class=p>:</span> <span class=k>f32</span> to <span class=k>i32</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>ConvertFToS <span class=nv>%2</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>f32</span><span class=p>&gt;</span> to <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>i32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-27>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-27>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spvconvertftou-spirvconvertftouop><code>spv.ConvertFToU</code> (spirv::ConvertFToUOp)</h3><pre><code>Convert value numerically from floating point to unsigned integer, with
round toward 0.0.
</code></pre><p>Result Type must be a scalar or vector of integer type, whose Signedness
operand is 0.</p><p>Float Value must be a scalar or vector of floating-point type. It must
have the same number of components as Result Type.</p><p>Results are computed per component.</p><pre><code>convert-f-to-u-op ::= ssa-id `=` `spv.ConvertFToUOp` ssa-use
                      `:` operand-type `to` result-type
</code></pre><h4 id=example-31>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%1</span> <span class=p>=</span> spv<span class=p>.</span>ConvertFToU <span class=nv>%0</span> <span class=p>:</span> <span class=k>f32</span> to <span class=k>i32</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>ConvertFToU <span class=nv>%2</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>f32</span><span class=p>&gt;</span> to <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>i32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-28>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-28>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spvconvertstof-spirvconvertstofop><code>spv.ConvertSToF</code> (spirv::ConvertSToFOp)</h3><pre><code>Convert value numerically from signed integer to floating point.
</code></pre><p>Result Type must be a scalar or vector of floating-point type.</p><p>Signed Value must be a scalar or vector of integer type. It must have
the same number of components as Result Type.</p><p>Results are computed per component.</p><pre><code>convert-s-to-f-op ::= ssa-id `=` `spv.ConvertSToFOp` ssa-use
                      `:` operand-type `to` result-type
</code></pre><h4 id=example-32>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%1</span> <span class=p>=</span> spv<span class=p>.</span>ConvertSToF <span class=nv>%0</span> <span class=p>:</span> <span class=k>i32</span> to <span class=k>f32</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>ConvertSToF <span class=nv>%2</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>i32</span><span class=p>&gt;</span> to <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>f32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-29>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-29>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h3 id=spvconvertutof-spirvconvertutofop><code>spv.ConvertUToF</code> (spirv::ConvertUToFOp)</h3><pre><code>Convert value numerically from unsigned integer to floating point.
</code></pre><p>Result Type must be a scalar or vector of floating-point type.</p><p>Unsigned Value must be a scalar or vector of integer type. It must have
the same number of components as Result Type.</p><p>Results are computed per component.</p><pre><code>convert-u-to-f-op ::= ssa-id `=` `spv.ConvertUToFOp` ssa-use
                      `:` operand-type `to` result-type
</code></pre><h4 id=example-33>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%1</span> <span class=p>=</span> spv<span class=p>.</span>ConvertUToF <span class=nv>%0</span> <span class=p>:</span> <span class=k>i32</span> to <span class=k>f32</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>ConvertUToF <span class=nv>%2</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>i32</span><span class=p>&gt;</span> to <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>f32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-30>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-30>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h3 id=spventrypoint-spirventrypointop><code>spv.EntryPoint</code> (spirv::EntryPointOp)</h3><pre><code>Declare an entry point, its execution model, and its interface.
</code></pre><p>Execution Model is the execution model for the entry point and its
static call tree. See Execution Model.</p><p>Entry Point must be the Result <id>of an OpFunction instruction.</p><p>Name is a name string for the entry point. A module cannot have two
OpEntryPoint instructions with the same Execution Model and the same
Name string.</p><p>Interface is a list of symbol references to <code>spv.globalVariable</code>
operations. These declare the set of global variables from a
module that form the interface of this entry point. The set of
Interface symbols must be equal to or a superset of the
<code>spv.globalVariable</code>s referenced by the entry point’s static call
tree, within the interface’s storage classes. Before version 1.4,
the interface’s storage classes are limited to the Input and
Output storage classes. Starting with version 1.4, the interface’s
storage classes are all storage classes used in declaring all
global variables referenced by the entry point’s call tree.</p><pre><code>execution-model ::= &quot;Vertex&quot; | &quot;TesellationControl&quot; |
                    &lt;and other SPIR-V execution models...&gt;

entry-point-op ::= ssa-id `=` `spv.EntryPoint` execution-model
                   symbol-reference (`, ` symbol-reference)*
</code></pre><h4 id=example-34>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir>spv<span class=p>.</span>EntryPoint <span class=s>&#34;GLCompute&#34;</span> <span class=nf>@foo</span>
spv<span class=p>.</span>EntryPoint <span class=s>&#34;Kernel&#34;</span> <span class=nf>@foo</span><span class=p>,</span> <span class=nf>@var1</span><span class=p>,</span> <span class=nf>@var2</span>

</code></pre></div><h4 id=attributes-18>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>execution_model</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V ExecutionModel</td></tr><tr><td align=center><code>fn</code></td><td align=center>FlatSymbolRefAttr</td><td>flat symbol reference attribute</td></tr><tr><td align=center><code>interface</code></td><td align=center>ArrayAttr</td><td>symbol ref array attribute</td></tr></tbody></table><h3 id=spvexecutionmode-spirvexecutionmodeop><code>spv.ExecutionMode</code> (spirv::ExecutionModeOp)</h3><p>Declare an execution mode for an entry point.</p><p>Entry Point must be the Entry Point <id>operand of an OpEntryPoint
instruction.</p><p>Mode is the execution mode. See Execution Mode.</p><p>This instruction is only valid when the Mode operand is an execution
mode that takes no Extra Operands, or takes Extra Operands that are not
<id>operands.</p><pre><code>execution-mode ::= &quot;Invocations&quot; | &quot;SpacingEqual&quot; |
                   &lt;and other SPIR-V execution modes...&gt;

execution-mode-op ::= `spv.ExecutionMode ` ssa-use execution-mode
                      (integer-literal (`, ` integer-literal)* )?
</code></pre><h4 id=example-35>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir>spv<span class=p>.</span>ExecutionMode <span class=nf>@foo</span> <span class=s>&#34;ContractionOff&#34;</span>
spv<span class=p>.</span>ExecutionMode <span class=nf>@bar</span> <span class=s>&#34;LocalSizeHint&#34;</span><span class=p>,</span> <span class=m>3</span><span class=p>,</span> <span class=m>4</span><span class=p>,</span> <span class=m>5</span>
</code></pre></div><h4 id=attributes-19>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>fn</code></td><td align=center>FlatSymbolRefAttr</td><td>flat symbol reference attribute</td></tr><tr><td align=center><code>execution_mode</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V ExecutionMode</td></tr><tr><td align=center><code>values</code></td><td align=center>ArrayAttr</td><td>32-bit integer array attribute</td></tr></tbody></table><h3 id=spvfadd-spirvfaddop><code>spv.FAdd</code> (spirv::FAddOp)</h3><p>Floating-point addition of Operand 1 and Operand 2.</p><p>Result Type must be a scalar or vector of floating-point type.</p><p>The types of Operand 1 and Operand 2 both must be the same as Result
Type.</p><p>Results are computed per component.</p><pre><code>float-scalar-vector-type ::= float-type |
                             `vector&lt;` integer-literal `x` float-type `&gt;`
fadd-op ::= ssa-id `=` `spv.FAdd` ssa-use, ssa-use
                      `:` float-scalar-vector-type
</code></pre><h4 id=example-36>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>FAdd <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>FAdd <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-31>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-31>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h3 id=spvfconvert-spirvfconvertop><code>spv.FConvert</code> (spirv::FConvertOp)</h3><pre><code>Convert value numerically from one floating-point width to another
width.
</code></pre><p>Result Type must be a scalar or vector of floating-point type.</p><p>Float Value must be a scalar or vector of floating-point type. It must
have the same number of components as Result Type. The component width
cannot equal the component width in Result Type.</p><p>Results are computed per component.</p><pre><code>f-convert-op ::= ssa-id `=` `spv.FConvertOp` ssa-use
                 `:` operand-type `to` result-type
</code></pre><h4 id=example-37>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%1</span> <span class=p>=</span> spv<span class=p>.</span>FConvertOp <span class=nv>%0</span> <span class=p>:</span> <span class=k>f32</span> to <span class=k>f64</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>FConvertOp <span class=nv>%2</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>f32</span><span class=p>&gt;</span> to <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>f64</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-32>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-32>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h3 id=spvfdiv-spirvfdivop><code>spv.FDiv</code> (spirv::FDivOp)</h3><p>Floating-point division of Operand 1 divided by Operand 2.</p><p>Result Type must be a scalar or vector of floating-point type.</p><p>The types of Operand 1 and Operand 2 both must be the same as Result
Type.</p><p>Results are computed per component. The resulting value is undefined
if Operand 2 is 0.</p><pre><code>float-scalar-vector-type ::= float-type |
                             `vector&lt;` integer-literal `x` float-type `&gt;`
fdiv-op ::= ssa-id `=` `spv.FDiv` ssa-use, ssa-use
                      `:` float-scalar-vector-type
</code></pre><h4 id=example-38>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>FDiv <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>FDiv <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-33>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-33>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h3 id=spvfmod-spirvfmodop><code>spv.FMod</code> (spirv::FModOp)</h3><pre><code>The floating-point remainder whose sign matches the sign of Operand 2.
</code></pre><p>Result Type must be a scalar or vector of floating-point type.</p><p>The types of Operand 1 and Operand 2 both must be the same as Result
Type.</p><p>Results are computed per component. The resulting value is undefined
if Operand 2 is 0. Otherwise, the result is the remainder r of Operand
1 divided by Operand 2 where if r ≠ 0, the sign of r is the same as the
sign of Operand 2.</p><pre><code>float-scalar-vector-type ::= float-type |
                             `vector&lt;` integer-literal `x` float-type `&gt;`
fmod-op ::= ssa-id `=` `spv.FMod` ssa-use, ssa-use
                      `:` float-scalar-vector-type
</code></pre><h4 id=example-39>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>FMod <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>FMod <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-34>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-34>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h3 id=spvfmul-spirvfmulop><code>spv.FMul</code> (spirv::FMulOp)</h3><p>Floating-point multiplication of Operand 1 and Operand 2.</p><p>Result Type must be a scalar or vector of floating-point type.</p><p>The types of Operand 1 and Operand 2 both must be the same as Result
Type.</p><p>Results are computed per component.</p><pre><code>float-scalar-vector-type ::= float-type |
                             `vector&lt;` integer-literal `x` float-type `&gt;`
fmul-op ::= `spv.FMul` ssa-use, ssa-use
                      `:` float-scalar-vector-type
</code></pre><h4 id=example-40>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>FMul <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>FMul <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-35>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-35>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h3 id=spvfnegate-spirvfnegateop><code>spv.FNegate</code> (spirv::FNegateOp)</h3><pre><code>Inverts the sign bit of Operand. (Note, however, that OpFNegate is still
considered a floating-point instruction, and so is subject to the
general floating-point rules regarding, for example, subnormals and NaN
propagation).
</code></pre><p>Result Type must be a scalar or vector of floating-point type.</p><p>The type of Operand must be the same as Result Type.</p><p>Results are computed per component.</p><pre><code>float-scalar-vector-type ::= float-type |
                             `vector&lt;` integer-literal `x` float-type `&gt;`
fmul-op ::= `spv.FNegate` ssa-use `:` float-scalar-vector-type
</code></pre><h4 id=example-41>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%1</span> <span class=p>=</span> spv<span class=p>.</span>FNegate <span class=nv>%0</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>FNegate <span class=nv>%2</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-36>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-36>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h3 id=spvfordequal-spirvfordequalop><code>spv.FOrdEqual</code> (spirv::FOrdEqualOp)</h3><p>Floating-point comparison for being ordered and equal.</p><p>Result Type must be a scalar or vector of Boolean type.</p><p>The type of Operand 1 and Operand 2 must be a scalar or vector of
floating-point type. They must have the same type, and they must have
the same number of components as Result Type.</p><p>Results are computed per component.</p><pre><code>float-scalar-vector-type ::= float-type |
                             `vector&lt;` integer-literal `x` float-type `&gt;`
fordequal-op ::= ssa-id `=` `spv.FOrdEqual` ssa-use, ssa-use
</code></pre><h4 id=example-42>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>FOrdEqual <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>FOrdEqual <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-37>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-37>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>bool or vector of bool values of length 2/3/4</td></tr></tbody></table><h3 id=spvfordgreaterthanequal-spirvfordgreaterthanequalop><code>spv.FOrdGreaterThanEqual</code> (spirv::FOrdGreaterThanEqualOp)</h3><pre><code>Floating-point comparison if operands are ordered and Operand 1 is
greater than or equal to Operand 2.
</code></pre><p>Result Type must be a scalar or vector of Boolean type.</p><p>The type of Operand 1 and Operand 2 must be a scalar or vector of
floating-point type. They must have the same type, and they must have
the same number of components as Result Type.</p><p>Results are computed per component.</p><pre><code>float-scalar-vector-type ::= float-type |
                             `vector&lt;` integer-literal `x` float-type `&gt;`
fordgte-op ::= ssa-id `=` `spv.FOrdGreaterThanEqual` ssa-use, ssa-use
</code></pre><h4 id=example-43>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>FOrdGreaterThanEqual <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>FOrdGreaterThanEqual <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-38>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-38>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>bool or vector of bool values of length 2/3/4</td></tr></tbody></table><h3 id=spvfordgreaterthan-spirvfordgreaterthanop><code>spv.FOrdGreaterThan</code> (spirv::FOrdGreaterThanOp)</h3><pre><code>Floating-point comparison if operands are ordered and Operand 1 is
greater than  Operand 2.
</code></pre><p>Result Type must be a scalar or vector of Boolean type.</p><p>The type of Operand 1 and Operand 2 must be a scalar or vector of
floating-point type. They must have the same type, and they must have
the same number of components as Result Type.</p><p>Results are computed per component.</p><pre><code>float-scalar-vector-type ::= float-type |
                             `vector&lt;` integer-literal `x` float-type `&gt;`
fordgt-op ::= ssa-id `=` `spv.FOrdGreaterThan` ssa-use, ssa-use
</code></pre><h4 id=example-44>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>FOrdGreaterThan <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>FOrdGreaterThan <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-39>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-39>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>bool or vector of bool values of length 2/3/4</td></tr></tbody></table><h3 id=spvfordlessthanequal-spirvfordlessthanequalop><code>spv.FOrdLessThanEqual</code> (spirv::FOrdLessThanEqualOp)</h3><pre><code>Floating-point comparison if operands are ordered and Operand 1 is less
than or equal to Operand 2.
</code></pre><p>Result Type must be a scalar or vector of Boolean type.</p><p>The type of Operand 1 and Operand 2 must be a scalar or vector of
floating-point type. They must have the same type, and they must have
the same number of components as Result Type.</p><p>Results are computed per component.</p><pre><code>float-scalar-vector-type ::= float-type |
                             `vector&lt;` integer-literal `x` float-type `&gt;`
fordlte-op ::= ssa-id `=` `spv.FOrdLessThanEqual` ssa-use, ssa-use
</code></pre><h4 id=example-45>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>FOrdLessThanEqual <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>FOrdLessThanEqual <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-40>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-40>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>bool or vector of bool values of length 2/3/4</td></tr></tbody></table><h3 id=spvfordlessthan-spirvfordlessthanop><code>spv.FOrdLessThan</code> (spirv::FOrdLessThanOp)</h3><pre><code>Floating-point comparison if operands are ordered and Operand 1 is less
than Operand 2.
</code></pre><p>Result Type must be a scalar or vector of Boolean type.</p><p>The type of Operand 1 and Operand 2 must be a scalar or vector of
floating-point type. They must have the same type, and they must have
the same number of components as Result Type.</p><p>Results are computed per component.</p><pre><code>float-scalar-vector-type ::= float-type |
                             `vector&lt;` integer-literal `x` float-type `&gt;`
fordlt-op ::= ssa-id `=` `spv.FOrdLessThan` ssa-use, ssa-use
</code></pre><h4 id=example-46>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>FOrdLessThan <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>FOrdLessThan <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-41>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-41>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>bool or vector of bool values of length 2/3/4</td></tr></tbody></table><h3 id=spvfordnotequal-spirvfordnotequalop><code>spv.FOrdNotEqual</code> (spirv::FOrdNotEqualOp)</h3><p>Floating-point comparison for being ordered and not equal.</p><p>Result Type must be a scalar or vector of Boolean type.</p><p>The type of Operand 1 and Operand 2 must be a scalar or vector of
floating-point type. They must have the same type, and they must have
the same number of components as Result Type.</p><p>Results are computed per component.</p><pre><code>float-scalar-vector-type ::= float-type |
                             `vector&lt;` integer-literal `x` float-type `&gt;`
fordneq-op ::= ssa-id `=` `spv.FOrdNotEqual` ssa-use, ssa-use
</code></pre><h4 id=example-47>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>FOrdNotEqual <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>FOrdNotEqual <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-42>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-42>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>bool or vector of bool values of length 2/3/4</td></tr></tbody></table><h3 id=spvfrem-spirvfremop><code>spv.FRem</code> (spirv::FRemOp)</h3><pre><code>The floating-point remainder whose sign matches the sign of Operand 1.
</code></pre><p>Result Type must be a scalar or vector of floating-point type.</p><p>The types of Operand 1 and Operand 2 both must be the same as Result
Type.</p><p>Results are computed per component. The resulting value is undefined
if Operand 2 is 0. Otherwise, the result is the remainder r of Operand
1 divided by Operand 2 where if r ≠ 0, the sign of r is the same as the
sign of Operand 1.</p><pre><code>float-scalar-vector-type ::= float-type |
                             `vector&lt;` integer-literal `x` float-type `&gt;`
frem-op ::= ssa-id `=` `spv.FRemOp` ssa-use, ssa-use
                      `:` float-scalar-vector-type
</code></pre><h4 id=example-48>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>FRemOp <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>FRemOp <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-43>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-43>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h3 id=spvfsub-spirvfsubop><code>spv.FSub</code> (spirv::FSubOp)</h3><p>Floating-point subtraction of Operand 2 from Operand 1.</p><p>Result Type must be a scalar or vector of floating-point type.</p><p>The types of Operand 1 and Operand 2 both must be the same as Result
Type.</p><p>Results are computed per component.</p><pre><code>float-scalar-vector-type ::= float-type |
                             `vector&lt;` integer-literal `x` float-type `&gt;`
fsub-op ::= ssa-id `=` `spv.FRemOp` ssa-use, ssa-use
                      `:` float-scalar-vector-type
</code></pre><h4 id=example-49>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>FRemOp <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>FRemOp <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-44>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-44>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h3 id=spvfunordequal-spirvfunordequalop><code>spv.FUnordEqual</code> (spirv::FUnordEqualOp)</h3><p>Floating-point comparison for being unordered or equal.</p><p>Result Type must be a scalar or vector of Boolean type.</p><p>The type of Operand 1 and Operand 2 must be a scalar or vector of
floating-point type. They must have the same type, and they must have
the same number of components as Result Type.</p><p>Results are computed per component.</p><pre><code>float-scalar-vector-type ::= float-type |
                             `vector&lt;` integer-literal `x` float-type `&gt;`
funordequal-op ::= ssa-id `=` `spv.FUnordEqual` ssa-use, ssa-use
</code></pre><h4 id=example-50>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>FUnordEqual <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>FUnordEqual <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-45>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-45>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>bool or vector of bool values of length 2/3/4</td></tr></tbody></table><h3 id=spvfunordgreaterthanequal-spirvfunordgreaterthanequalop><code>spv.FUnordGreaterThanEqual</code> (spirv::FUnordGreaterThanEqualOp)</h3><pre><code>Floating-point comparison if operands are unordered or Operand 1 is
greater than or equal to Operand 2.
</code></pre><p>Result Type must be a scalar or vector of Boolean type.</p><p>The type of Operand 1 and Operand 2 must be a scalar or vector of
floating-point type. They must have the same type, and they must have
the same number of components as Result Type.</p><p>Results are computed per component.</p><pre><code>float-scalar-vector-type ::= float-type |
                             `vector&lt;` integer-literal `x` float-type `&gt;`
funordgte-op ::= ssa-id `=` `spv.FUnordGreaterThanEqual` ssa-use, ssa-use
</code></pre><h4 id=example-51>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>FUnordGreaterThanEqual <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>FUnordGreaterThanEqual <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-46>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-46>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>bool or vector of bool values of length 2/3/4</td></tr></tbody></table><h3 id=spvfunordgreaterthan-spirvfunordgreaterthanop><code>spv.FUnordGreaterThan</code> (spirv::FUnordGreaterThanOp)</h3><pre><code>Floating-point comparison if operands are unordered or Operand 1 is
greater than  Operand 2.
</code></pre><p>Result Type must be a scalar or vector of Boolean type.</p><p>The type of Operand 1 and Operand 2 must be a scalar or vector of
floating-point type. They must have the same type, and they must have
the same number of components as Result Type.</p><p>Results are computed per component.</p><pre><code>float-scalar-vector-type ::= float-type |
                             `vector&lt;` integer-literal `x` float-type `&gt;`
funordgt-op ::= ssa-id `=` `spv.FUnordGreaterThan` ssa-use, ssa-use
</code></pre><h4 id=example-52>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>FUnordGreaterThan <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>FUnordGreaterThan <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-47>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-47>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>bool or vector of bool values of length 2/3/4</td></tr></tbody></table><h3 id=spvfunordlessthanequal-spirvfunordlessthanequalop><code>spv.FUnordLessThanEqual</code> (spirv::FUnordLessThanEqualOp)</h3><pre><code>Floating-point comparison if operands are unordered or Operand 1 is less
than or equal to Operand 2.
</code></pre><p>Result Type must be a scalar or vector of Boolean type.</p><p>The type of Operand 1 and Operand 2 must be a scalar or vector of
floating-point type. They must have the same type, and they must have
the same number of components as Result Type.</p><p>Results are computed per component.</p><pre><code>float-scalar-vector-type ::= float-type |
                             `vector&lt;` integer-literal `x` float-type `&gt;`
funordlte-op ::= ssa-id `=` `spv.FUnordLessThanEqual` ssa-use, ssa-use
</code></pre><h4 id=example-53>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>FUnordLessThanEqual <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>FUnordLessThanEqual <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-48>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-48>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>bool or vector of bool values of length 2/3/4</td></tr></tbody></table><h3 id=spvfunordlessthan-spirvfunordlessthanop><code>spv.FUnordLessThan</code> (spirv::FUnordLessThanOp)</h3><pre><code>Floating-point comparison if operands are unordered or Operand 1 is less
than Operand 2.
</code></pre><p>Result Type must be a scalar or vector of Boolean type.</p><p>The type of Operand 1 and Operand 2 must be a scalar or vector of
floating-point type. They must have the same type, and they must have
the same number of components as Result Type.</p><p>Results are computed per component.</p><pre><code>float-scalar-vector-type ::= float-type |
                             `vector&lt;` integer-literal `x` float-type `&gt;`
funordlt-op ::= ssa-id `=` `spv.FUnordLessThan` ssa-use, ssa-use
</code></pre><h4 id=example-54>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>FUnordLessThan <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>FUnordLessThan <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-49>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-49>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>bool or vector of bool values of length 2/3/4</td></tr></tbody></table><h3 id=spvfunordnotequal-spirvfunordnotequalop><code>spv.FUnordNotEqual</code> (spirv::FUnordNotEqualOp)</h3><p>Floating-point comparison for being unordered or not equal.</p><p>Result Type must be a scalar or vector of Boolean type.</p><p>The type of Operand 1 and Operand 2 must be a scalar or vector of
floating-point type. They must have the same type, and they must have
the same number of components as Result Type.</p><p>Results are computed per component.</p><pre><code>float-scalar-vector-type ::= float-type |
                             `vector&lt;` integer-literal `x` float-type `&gt;`
funordneq-op ::= ssa-id `=` `spv.FUnordNotEqual` ssa-use, ssa-use
</code></pre><h4 id=example-55>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>FUnordNotEqual <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>FUnordNotEqual <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-50>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-50>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>bool or vector of bool values of length 2/3/4</td></tr></tbody></table><h3 id=spvfunc-spirvfuncop><code>spv.func</code> (spirv::FuncOp)</h3><p>Declare or define a function</p><p>This op declares or defines a SPIR-V function using one region, which
contains one or more blocks.</p><p>Different from the SPIR-V binary format, this op is not allowed to
implicitly capture global values, and all external references must use
function arguments or symbol references. This op itself defines a symbol
that is unique in the enclosing module op.</p><p>This op itself takes no operands and generates no results. Its region
can take zero or more arguments and return zero or one values.</p><pre><code>spv-function-control ::= &quot;None&quot; | &quot;Inline&quot; | &quot;DontInline&quot; | ...
spv-function-op ::= `spv.func` function-signature
                     spv-function-control region
</code></pre><h4 id=example-56>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir>spv<span class=p>.</span><span class=kt>func</span> <span class=nf>@foo</span><span class=p>(</span><span class=p>)</span> <span class=p>-&gt;</span> <span class=p>(</span><span class=p>)</span> <span class=s>&#34;None&#34;</span> <span class=p>{</span> <span class=p>.</span><span class=p>.</span><span class=p>.</span> <span class=p>}</span>
spv<span class=p>.</span><span class=kt>func</span> <span class=nf>@bar</span><span class=p>(</span><span class=p>)</span> <span class=p>-&gt;</span> <span class=p>(</span><span class=p>)</span> <span class=s>&#34;Inline|Pure&#34;</span> <span class=p>{</span> <span class=p>.</span><span class=p>.</span><span class=p>.</span> <span class=p>}</span>
</code></pre></div><h4 id=attributes-20>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>type</code></td><td align=center>TypeAttr</td><td>any type attribute</td></tr><tr><td align=center><code>sym_name</code></td><td align=center>StringAttr</td><td>string attribute</td></tr><tr><td align=center><code>function_control</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V FunctionControl</td></tr></tbody></table><h3 id=spvfunctioncall-spirvfunctioncallop><code>spv.FunctionCall</code> (spirv::FunctionCallOp)</h3><p>Call a function.</p><p>Syntax:</p><pre><code>operation ::= `spv.FunctionCall` $callee `(` $arguments `)` attr-dict `:`
              functional-type($arguments, results)
</code></pre><p>Result Type is the type of the return value of the function. It must be
the same as the Return Type operand of the Function Type operand of the
Function operand.</p><p>Function is an OpFunction instruction. This could be a forward
reference.</p><p>Argument N is the object to copy to parameter N of Function.</p><p>Note: A forward call is possible because there is no missing type
information: Result Type must match the Return Type of the function, and
the calling argument types must match the formal parameter types.</p><pre><code>function-call-op ::= `spv.FunctionCall` function-id `(` ssa-use-list `)`
                 `:` function-type
</code></pre><h4 id=example-57>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir>spv<span class=p>.</span>FunctionCall <span class=nf>@f_void</span><span class=p>(</span><span class=nv>%arg0</span><span class=p>)</span> <span class=p>:</span> <span class=p>(</span><span class=k>i32</span><span class=p>)</span> <span class=p>-&gt;</span>  <span class=p>(</span><span class=p>)</span>
<span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>FunctionCall <span class=nf>@f_iadd</span><span class=p>(</span><span class=nv>%arg0</span><span class=p>,</span> <span class=nv>%arg1</span><span class=p>)</span> <span class=p>:</span> <span class=p>(</span><span class=k>i32</span><span class=p>,</span> <span class=k>i32</span><span class=p>)</span> <span class=p>-&gt;</span> <span class=k>i32</span>
</code></pre></div><h4 id=attributes-21>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>callee</code></td><td align=center>FlatSymbolRefAttr</td><td>flat symbol reference attribute</td></tr></tbody></table><h4 id=operands-51>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>arguments</code></td><td>void or bool or 8/16/32/64-bit integer or 16/32/64-bit float or vector of bool or 8/16/32/64-bit integer or 16/32/64-bit float values of length 2/3/4 or any SPIR-V pointer type or any SPIR-V array type or any SPIR-V runtime array type or any SPIR-V struct type</td></tr></tbody></table><h4 id=results-51>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>void or bool or 8/16/32/64-bit integer or 16/32/64-bit float or vector of bool or 8/16/32/64-bit integer or 16/32/64-bit float values of length 2/3/4 or any SPIR-V pointer type or any SPIR-V array type or any SPIR-V runtime array type or any SPIR-V struct type</td></tr></tbody></table><h3 id=spvglslceil-spirvglslceilop><code>spv.GLSL.Ceil</code> (spirv::GLSLCeilOp)</h3><p>Rounds up to the next whole number</p><p>Result is the value equal to the nearest whole number that is greater than
or equal to x.</p><p>The operand x must be a scalar or vector whose component type is
floating-point.</p><p>Result Type and the type of x must be the same type. Results are computed
per component.</p><pre><code>float-scalar-vector-type ::= float-type |
                             `vector&lt;` integer-literal `x` float-type `&gt;`
ceil-op ::= ssa-id `=` `spv.GLSL.Ceil` ssa-use `:`
            float-scalar-vector-type
</code></pre><h4 id=example-58>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>Ceil <span class=nv>%0</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>Ceil <span class=nv>%1</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>f16</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-52>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-52>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h3 id=spvglslcos-spirvglslcosop><code>spv.GLSL.Cos</code> (spirv::GLSLCosOp)</h3><p>Cosine of operand in radians</p><p>The standard trigonometric cosine of x radians.</p><p>The operand x must be a scalar or vector whose component type is 16-bit or
32-bit floating-point.</p><p>Result Type and the type of x must be the same type. Results are computed
per component.</p><pre><code>restricted-float-scalar-type ::=  `f16` | `f32`
restricted-float-scalar-vector-type ::=
  restricted-float-scalar-type |
  `vector&lt;` integer-literal `x` restricted-float-scalar-type `&gt;`
cos-op ::= ssa-id `=` `spv.GLSL.Cos` ssa-use `:`
           restricted-float-scalar-vector-type
</code></pre><h4 id=example-59>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>Cos <span class=nv>%0</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>Cos <span class=nv>%1</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>f16</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-53>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand</code></td><td>16/32-bit float or vector of 16/32-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-53>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>16/32-bit float or vector of 16/32-bit float values of length 2/3/4</td></tr></tbody></table><h3 id=spvglslexp-spirvglslexpop><code>spv.GLSL.Exp</code> (spirv::GLSLExpOp)</h3><p>Exponentiation of Operand 1</p><p>Result is the natural exponentiation of x; e^x.</p><p>The operand x must be a scalar or vector whose component type is
16-bit or 32-bit floating-point.</p><p>Result Type and the type of x must be the same type. Results are
computed per component.";</p><pre><code>restricted-float-scalar-type ::=  `f16` | `f32`
restricted-float-scalar-vector-type ::=
  restricted-float-scalar-type |
  `vector&lt;` integer-literal `x` restricted-float-scalar-type `&gt;`
exp-op ::= ssa-id `=` `spv.GLSL.Exp` ssa-use `:`
           restricted-float-scalar-vector-type
</code></pre><h4 id=example-60>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>Exp <span class=nv>%0</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>Exp <span class=nv>%1</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>f16</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-54>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand</code></td><td>16/32-bit float or vector of 16/32-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-54>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>16/32-bit float or vector of 16/32-bit float values of length 2/3/4</td></tr></tbody></table><h3 id=spvglslfabs-spirvglslfabsop><code>spv.GLSL.FAbs</code> (spirv::GLSLFAbsOp)</h3><p>Absolute value of operand</p><p>Result is x if x >= 0; otherwise result is -x.</p><p>The operand x must be a scalar or vector whose component type is
floating-point.</p><p>Result Type and the type of x must be the same type. Results are computed
per component.</p><pre><code>float-scalar-vector-type ::= float-type |
                             `vector&lt;` integer-literal `x` float-type `&gt;`
abs-op ::= ssa-id `=` `spv.GLSL.FAbs` ssa-use `:`
           float-scalar-vector-type
</code></pre><h4 id=example-61>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>FAbs <span class=nv>%0</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>FAbs <span class=nv>%1</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>f16</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-55>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-55>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h3 id=spvglslfmax-spirvglslfmaxop><code>spv.GLSL.FMax</code> (spirv::GLSLFMaxOp)</h3><p>Return maximum of two floating-point operands</p><p>Result is y if x &lt; y; otherwise result is x. Which operand is the
result is undefined if one of the operands is a NaN.</p><p>The operands must all be a scalar or vector whose component type
is floating-point.</p><p>Result Type and the type of all operands must be the same
type. Results are computed per component.</p><pre><code>float-scalar-vector-type ::= float-type |
                             `vector&lt;` integer-literal `x` float-type `&gt;`
fmax-op ::= ssa-id `=` `spv.GLSL.FMax` ssa-use `:`
            float-scalar-vector-type
</code></pre><h4 id=example-62>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>FMax <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>FMax <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>f16</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-56>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>lhs</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr><tr><td align=center><code>rhs</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-56>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h3 id=spvglslfmin-spirvglslfminop><code>spv.GLSL.FMin</code> (spirv::GLSLFMinOp)</h3><p>Return minimum of two floating-point operands</p><p>Result is y if y &lt; x; otherwise result is x. Which operand is the result is
undefined if one of the operands is a NaN.</p><p>The operands must all be a scalar or vector whose component type is
floating-point.</p><p>Result Type and the type of all operands must be the same type. Results are
computed per component.</p><pre><code>float-scalar-vector-type ::= float-type |
                             `vector&lt;` integer-literal `x` float-type `&gt;`
fmin-op ::= ssa-id `=` `spv.GLSL.FMin` ssa-use `:`
            float-scalar-vector-type
</code></pre><h4 id=example-63>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>FMin <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>FMin <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>f16</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-57>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>lhs</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr><tr><td align=center><code>rhs</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-57>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h3 id=spvglslfsign-spirvglslfsignop><code>spv.GLSL.FSign</code> (spirv::GLSLFSignOp)</h3><p>Returns the sign of the operand</p><p>Result is 1.0 if x > 0, 0.0 if x = 0, or -1.0 if x &lt; 0.</p><p>The operand x must be a scalar or vector whose component type is
floating-point.</p><p>Result Type and the type of x must be the same type. Results are computed
per component.</p><pre><code>float-scalar-vector-type ::= float-type |
                             `vector&lt;` integer-literal `x` float-type `&gt;`
sign-op ::= ssa-id `=` `spv.GLSL.FSign` ssa-use `:`
            float-scalar-vector-type
</code></pre><h4 id=example-64>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>FSign <span class=nv>%0</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>FSign <span class=nv>%1</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>f16</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-58>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-58>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h3 id=spvglslfloor-spirvglslfloorop><code>spv.GLSL.Floor</code> (spirv::GLSLFloorOp)</h3><p>Rounds down to the next whole number</p><p>Result is the value equal to the nearest whole number that is less than or
equal to x.</p><p>The operand x must be a scalar or vector whose component type is
floating-point.</p><p>Result Type and the type of x must be the same type. Results are computed
per component.</p><pre><code>float-scalar-vector-type ::= float-type |
                             `vector&lt;` integer-literal `x` float-type `&gt;`
floor-op ::= ssa-id `=` `spv.GLSL.Floor` ssa-use `:`
            float-scalar-vector-type
</code></pre><h4 id=example-65>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>Floor <span class=nv>%0</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>Floor <span class=nv>%1</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>f16</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-59>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-59>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h3 id=spvglslinversesqrt-spirvglslinversesqrtop><code>spv.GLSL.InverseSqrt</code> (spirv::GLSLInverseSqrtOp)</h3><p>Reciprocal of sqrt(operand)</p><p>Result is the reciprocal of sqrt x. Result is undefined if x &lt;= 0.</p><p>The operand x must be a scalar or vector whose component type is
floating-point.</p><p>Result Type and the type of x must be the same type. Results are computed
per component.</p><pre><code>float-scalar-vector-type ::= float-type |
                             `vector&lt;` integer-literal `x` float-type `&gt;`
rsqrt-op ::= ssa-id `=` `spv.GLSL.InverseSqrt` ssa-use `:`
             float-scalar-vector-type
</code></pre><h4 id=example-66>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>InverseSqrt <span class=nv>%0</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>InverseSqrt <span class=nv>%1</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>f16</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-60>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-60>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h3 id=spvglsllog-spirvglsllogop><code>spv.GLSL.Log</code> (spirv::GLSLLogOp)</h3><p>Natural logarithm of the operand</p><p>Result is the natural logarithm of x, i.e., the value y which satisfies the
equation x = ey. Result is undefined if x &lt;= 0.</p><p>The operand x must be a scalar or vector whose component type is 16-bit or
32-bit floating-point.</p><p>Result Type and the type of x must be the same type. Results are computed
per component.</p><pre><code>restricted-float-scalar-type ::=  `f16` | `f32`
restricted-float-scalar-vector-type ::=
  restricted-float-scalar-type |
  `vector&lt;` integer-literal `x` restricted-float-scalar-type `&gt;`
log-op ::= ssa-id `=` `spv.GLSL.Log` ssa-use `:`
           restricted-float-scalar-vector-type
</code></pre><h4 id=example-67>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>Log <span class=nv>%0</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>Log <span class=nv>%1</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>f16</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-61>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand</code></td><td>16/32-bit float or vector of 16/32-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-61>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>16/32-bit float or vector of 16/32-bit float values of length 2/3/4</td></tr></tbody></table><h3 id=spvglslsabs-spirvglslsabsop><code>spv.GLSL.SAbs</code> (spirv::GLSLSAbsOp)</h3><p>Absolute value of operand</p><p>Result is x if x ≥ 0; otherwise result is -x, where x is interpreted as a
signed integer.</p><p>Result Type and the type of x must both be integer scalar or integer vector
types. Result Type and operand types must have the same number of components
with the same component width. Results are computed per component.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                               `vector&lt;` integer-literal `x` integer-type `&gt;`
abs-op ::= ssa-id `=` `spv.GLSL.SAbs` ssa-use `:`
           integer-scalar-vector-type
</code></pre><h4 id=example-68>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>SAbs <span class=nv>%0</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>SAbs <span class=nv>%1</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>i16</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-62>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-62>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spvglslsmax-spirvglslsmaxop><code>spv.GLSL.SMax</code> (spirv::GLSLSMaxOp)</h3><p>Return maximum of two signed integer operands</p><p>Result is y if x &lt; y; otherwise result is x, where x and y are interpreted
as signed integers.</p><p>Result Type and the type of x and y must both be integer scalar or integer
vector types. Result Type and operand types must have the same number of
components with the same component width. Results are computed per
component.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                               `vector&lt;` integer-literal `x` integer-type `&gt;`
smax-op ::= ssa-id `=` `spv.GLSL.SMax` ssa-use `:`
            integer-scalar-vector-type
</code></pre><h4 id=example-69>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>SMax <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>SMax <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>i16</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-63>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>lhs</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>rhs</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-63>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spvglslsmin-spirvglslsminop><code>spv.GLSL.SMin</code> (spirv::GLSLSMinOp)</h3><p>Return minimum of two signed integer operands</p><p>Result is y if y &lt; x; otherwise result is x, where x and y are interpreted
as signed integers.</p><p>Result Type and the type of x and y must both be integer scalar or integer
vector types. Result Type and operand types must have the same number of
components with the same component width. Results are computed per
component.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                               `vector&lt;` integer-literal `x` integer-type `&gt;`
smin-op ::= ssa-id `=` `spv.GLSL.SMin` ssa-use `:`
            integer-scalar-vector-type
</code></pre><h4 id=example-70>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>SMin <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>SMin <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>i16</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-64>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>lhs</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>rhs</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-64>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spvglslssign-spirvglslssignop><code>spv.GLSL.SSign</code> (spirv::GLSLSSignOp)</h3><p>Returns the sign of the operand</p><p>Result is 1 if x > 0, 0 if x = 0, or -1 if x &lt; 0, where x is interpreted as
a signed integer.</p><p>Result Type and the type of x must both be integer scalar or integer vector
types. Result Type and operand types must have the same number of components
with the same component width. Results are computed per component.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                               `vector&lt;` integer-literal `x` integer-type `&gt;`
sign-op ::= ssa-id `=` `spv.GLSL.SSign` ssa-use `:`
            integer-scalar-vector-type
</code></pre><h4 id=example-71>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>SSign <span class=nv>%0</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>SSign <span class=nv>%1</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>i16</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-65>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-65>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spvglslsin-spirvglslsinop><code>spv.GLSL.Sin</code> (spirv::GLSLSinOp)</h3><p>Sine of operand in radians</p><p>The standard trigonometric sine of x radians.</p><p>The operand x must be a scalar or vector whose component type is 16-bit or
32-bit floating-point.</p><p>Result Type and the type of x must be the same type. Results are computed
per component.</p><pre><code>restricted-float-scalar-type ::=  `f16` | `f32`
restricted-float-scalar-vector-type ::=
  restricted-float-scalar-type |
  `vector&lt;` integer-literal `x` restricted-float-scalar-type `&gt;`
sin-op ::= ssa-id `=` `spv.GLSL.Sin` ssa-use `:`
           restricted-float-scalar-vector-type
</code></pre><h4 id=example-72>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>Sin <span class=nv>%0</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>Sin <span class=nv>%1</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>f16</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-66>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand</code></td><td>16/32-bit float or vector of 16/32-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-66>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>16/32-bit float or vector of 16/32-bit float values of length 2/3/4</td></tr></tbody></table><h3 id=spvglslsqrt-spirvglslsqrtop><code>spv.GLSL.Sqrt</code> (spirv::GLSLSqrtOp)</h3><p>Returns the square root of the operand</p><p>Result is the square root of x. Result is undefined if x &lt; 0.</p><p>The operand x must be a scalar or vector whose component type is
floating-point.</p><p>Result Type and the type of x must be the same type. Results are computed
per component.</p><pre><code>float-scalar-vector-type ::= float-type |
                             `vector&lt;` integer-literal `x` float-type `&gt;`
sqrt-op ::= ssa-id `=` `spv.GLSL.Sqrt` ssa-use `:`
            float-scalar-vector-type
</code></pre><h4 id=example-73>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>Sqrt <span class=nv>%0</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>Sqrt <span class=nv>%1</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>f16</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-67>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-67>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h3 id=spvglsltanh-spirvglsltanhop><code>spv.GLSL.Tanh</code> (spirv::GLSLTanhOp)</h3><p>Hyperbolic tangent of operand in radians</p><p>Hyperbolic tangent of x radians.</p><p>The operand x must be a scalar or vector whose component type is 16-bit or
32-bit floating-point.</p><p>Result Type and the type of x must be the same type. Results are computed
per component.</p><pre><code>restricted-float-scalar-type ::=  `f16` | `f32`
restricted-float-scalar-vector-type ::=
  restricted-float-scalar-type |
  `vector&lt;` integer-literal `x` restricted-float-scalar-type `&gt;`
tanh-op ::= ssa-id `=` `spv.GLSL.Tanh` ssa-use `:`
            restricted-float-scalar-vector-type
</code></pre><h4 id=example-74>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>Tanh <span class=nv>%0</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>GLSL<span class=p>.</span>Tanh <span class=nv>%1</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>f16</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-68>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand</code></td><td>16/32-bit float or vector of 16/32-bit float values of length 2/3/4</td></tr></tbody></table><h4 id=results-68>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>16/32-bit float or vector of 16/32-bit float values of length 2/3/4</td></tr></tbody></table><h3 id=spvglobalvariable-spirvglobalvariableop><code>spv.globalVariable</code> (spirv::GlobalVariableOp)</h3><pre><code>Allocate an object in memory at module scope. The object is
referenced using a symbol name.
</code></pre><p>The variable type must be an OpTypePointer. Its type operand is the type of
object in memory.</p><p>Storage Class is the Storage Class of the memory holding the object. It
cannot be Generic. It must be the same as the Storage Class operand of
the variable types. Only those storage classes that are valid at module
scope (like Input, Output, StorageBuffer, etc.) are valid.</p><p>Initializer is optional. If Initializer is present, it will be
the initial value of the variable’s memory content. Initializer
must be an symbol defined from a constant instruction or other
<code>spv.globalVariable</code> operation in module scope. Initializer must
have the same type as the type of the defined symbol.</p><pre><code>variable-op ::= `spv.globalVariable` spirv-type symbol-ref-id
                (`initializer(` symbol-ref-id `)`)?
                (`bind(` integer-literal, integer-literal `)`)?
                (`built_in(` string-literal `)`)?
                attribute-dict?
</code></pre><p>where <code>initializer</code> specifies initializer and <code>bind</code> specifies the
descriptor set and binding number. <code>built_in</code> specifies SPIR-V
BuiltIn decoration associated with the op.</p><h4 id=example-75>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir>spv<span class=p>.</span>globalVariable <span class=nf>@var0</span> <span class=p>:</span> <span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=k>f32</span><span class=p>,</span> Input<span class=p>&gt;</span> <span class=nf>@var0</span>
spv<span class=p>.</span>globalVariable <span class=nf>@var1</span> initializer<span class=p>(</span><span class=nf>@var0</span><span class=p>)</span> <span class=p>:</span> <span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=k>f32</span><span class=p>,</span> Output<span class=p>&gt;</span>
spv<span class=p>.</span>globalVariable <span class=nf>@var2</span> bind<span class=p>(</span><span class=m>1</span><span class=p>,</span> <span class=m>2</span><span class=p>)</span> <span class=p>:</span> <span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=k>f32</span><span class=p>,</span> Uniform<span class=p>&gt;</span>
spv<span class=p>.</span>globalVariable <span class=nf>@var3</span> built_in<span class=p>(</span><span class=s>&#34;GlobalInvocationId&#34;</span><span class=p>)</span> <span class=p>:</span> <span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>i32</span><span class=p>&gt;</span><span class=p>,</span> Input<span class=p>&gt;</span>
</code></pre></div><h4 id=attributes-22>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>type</code></td><td align=center>TypeAttr</td><td>any type attribute</td></tr><tr><td align=center><code>sym_name</code></td><td align=center>StringAttr</td><td>string attribute</td></tr><tr><td align=center><code>initializer</code></td><td align=center>FlatSymbolRefAttr</td><td>flat symbol reference attribute</td></tr></tbody></table><h3 id=spvgroupnonuniformballot-spirvgroupnonuniformballotop><code>spv.GroupNonUniformBallot</code> (spirv::GroupNonUniformBallotOp)</h3><pre><code>Returns a bitfield value combining the Predicate value from all
invocations in the group that execute the same dynamic instance of this
instruction. The bit is set to one if the corresponding invocation is
active and the Predicate for that invocation evaluated to true;
otherwise, it is set to zero.
</code></pre><p>Syntax:</p><pre><code>operation ::= `spv.GroupNonUniformBallot` $execution_scope $predicate attr-dict `:` type($result)
</code></pre><p>Result Type must be a vector of four components of integer type scalar,
whose Signedness operand is 0.</p><p>Result is a set of bitfields where the first invocation is represented
in the lowest bit of the first vector component and the last (up to the
size of the group) is the higher bit number of the last bitmask needed
to represent all bits of the group invocations.</p><p>Execution must be Workgroup or Subgroup Scope.</p><p>Predicate must be a Boolean type.</p><pre><code>scope ::= `&quot;Workgroup&quot;` | `&quot;Subgroup&quot;`
non-uniform-ballot-op ::= ssa-id `=` `spv.GroupNonUniformBallot` scope
                          ssa-use `:` `vector` `&lt;` 4 `x` `integer-type` `&gt;`
</code></pre><h4 id=example-76>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>GroupNonUniformBallot <span class=s>&#34;SubGroup&#34;</span> <span class=nv>%predicate</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=attributes-23>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>execution_scope</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V Scope</td></tr></tbody></table><h4 id=operands-69>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>predicate</code></td><td>bool</td></tr></tbody></table><h4 id=results-69>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>vector of 8/16/32/64-bit signless/unsigned integer values of length 4</td></tr></tbody></table><h3 id=spvgroupnonuniformelect-spirvgroupnonuniformelectop><code>spv.GroupNonUniformElect</code> (spirv::GroupNonUniformElectOp)</h3><pre><code>Result is true only in the active invocation with the lowest id in the
group, otherwise result is false.
</code></pre><p>Syntax:</p><pre><code>operation ::= `spv.GroupNonUniformElect` $execution_scope attr-dict `:` type($result)
</code></pre><p>Result Type must be a Boolean type.</p><p>Execution must be Workgroup or Subgroup Scope.</p><pre><code>scope ::= `&quot;Workgroup&quot;` | `&quot;Subgroup&quot;`
non-uniform-elect-op ::= ssa-id `=` `spv.GroupNonUniformElect` scope
                         `:` `i1`
</code></pre><h4 id=example-77>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>GroupNonUniformElect <span class=p>:</span> <span class=k>i1</span>
</code></pre></div><h4 id=attributes-24>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>execution_scope</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V Scope</td></tr></tbody></table><h4 id=results-70>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>bool</td></tr></tbody></table><h3 id=spvgroupnonuniformfadd-spirvgroupnonuniformfaddop><code>spv.GroupNonUniformFAdd</code> (spirv::GroupNonUniformFAddOp)</h3><pre><code>A floating point add group operation of all Value operands contributed
by active invocations in the group.
</code></pre><p>Result Type must be a scalar or vector of floating-point type.</p><p>Execution must be Workgroup or Subgroup Scope.</p><p>The identity I for Operation is 0. If Operation is ClusteredReduce,
ClusterSize must be specified.</p><p>The type of Value must be the same as Result Type. The method used to
perform the group operation on the contributed Value(s) from active
invocations is implementation defined.</p><p>ClusterSize is the size of cluster to use. ClusterSize must be a scalar
of integer type, whose Signedness operand is 0. ClusterSize must come
from a constant instruction. ClusterSize must be at least 1, and must be
a power of 2. If ClusterSize is greater than the declared SubGroupSize,
executing this instruction results in undefined behavior.</p><pre><code>scope ::= `&quot;Workgroup&quot;` | `&quot;Subgroup&quot;`
operation ::= `&quot;Reduce&quot;` | `&quot;InclusiveScan&quot;` | `&quot;ExclusiveScan&quot;` | ...
float-scalar-vector-type ::= float-type |
                             `vector&lt;` integer-literal `x` float-type `&gt;`
non-uniform-fadd-op ::= ssa-id `=` `spv.GroupNonUniformFAdd` scope operation
                        ssa-use ( `cluster_size` `(` ssa_use `)` )?
                        `:` float-scalar-vector-type
</code></pre><h4 id=example-78>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%four</span> <span class=p>=</span> spv<span class=p>.</span><span class=kt>constant</span> <span class=m>4</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%scalar</span> <span class=p>=</span> <span class=p>.</span><span class=p>.</span><span class=p>.</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%vector</span> <span class=p>=</span> <span class=p>.</span><span class=p>.</span><span class=p>.</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>
<span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>GroupNonUniformFAdd <span class=s>&#34;Workgroup&#34;</span> <span class=s>&#34;Reduce&#34;</span> <span class=nv>%scalar</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%1</span> <span class=p>=</span> spv<span class=p>.</span>GroupNonUniformFAdd <span class=s>&#34;Subgroup&#34;</span> <span class=s>&#34;ClusteredReduce&#34;</span> <span class=nv>%vector</span> cluster_size<span class=p>(</span><span class=nv>%four</span><span class=p>)</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=attributes-25>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>execution_scope</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V Scope</td></tr><tr><td align=center><code>group_operation</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V GroupOperation</td></tr></tbody></table><h4 id=operands-70>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>value</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr><tr><td align=center><code>cluster_size</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h4 id=results-71>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h3 id=spvgroupnonuniformfmax-spirvgroupnonuniformfmaxop><code>spv.GroupNonUniformFMax</code> (spirv::GroupNonUniformFMaxOp)</h3><pre><code>A floating point maximum group operation of all Value operands
contributed by active invocations in by group.
</code></pre><p>Result Type must be a scalar or vector of floating-point type.</p><p>Execution must be Workgroup or Subgroup Scope.</p><p>The identity I for Operation is -INF. If Operation is ClusteredReduce,
ClusterSize must be specified.</p><p>The type of Value must be the same as Result Type. The method used to
perform the group operation on the contributed Value(s) from active
invocations is implementation defined. From the set of Value(s) provided
by active invocations within a subgroup, if for any two Values one of
them is a NaN, the other is chosen. If all Value(s) that are used by the
current invocation are NaN, then the result is an undefined value.</p><p>ClusterSize is the size of cluster to use. ClusterSize must be a scalar
of integer type, whose Signedness operand is 0. ClusterSize must come
from a constant instruction. ClusterSize must be at least 1, and must be
a power of 2. If ClusterSize is greater than the declared SubGroupSize,
executing this instruction results in undefined behavior.</p><pre><code>scope ::= `&quot;Workgroup&quot;` | `&quot;Subgroup&quot;`
operation ::= `&quot;Reduce&quot;` | `&quot;InclusiveScan&quot;` | `&quot;ExclusiveScan&quot;` | ...
float-scalar-vector-type ::= float-type |
                             `vector&lt;` integer-literal `x` float-type `&gt;`
non-uniform-fmax-op ::= ssa-id `=` `spv.GroupNonUniformFMax` scope operation
                        ssa-use ( `cluster_size` `(` ssa_use `)` )?
                        `:` float-scalar-vector-type
</code></pre><h4 id=example-79>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%four</span> <span class=p>=</span> spv<span class=p>.</span><span class=kt>constant</span> <span class=m>4</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%scalar</span> <span class=p>=</span> <span class=p>.</span><span class=p>.</span><span class=p>.</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%vector</span> <span class=p>=</span> <span class=p>.</span><span class=p>.</span><span class=p>.</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>
<span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>GroupNonUniformFMax <span class=s>&#34;Workgroup&#34;</span> <span class=s>&#34;Reduce&#34;</span> <span class=nv>%scalar</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%1</span> <span class=p>=</span> spv<span class=p>.</span>GroupNonUniformFMax <span class=s>&#34;Subgroup&#34;</span> <span class=s>&#34;ClusteredReduce&#34;</span> <span class=nv>%vector</span> cluster_size<span class=p>(</span><span class=nv>%four</span><span class=p>)</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=attributes-26>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>execution_scope</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V Scope</td></tr><tr><td align=center><code>group_operation</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V GroupOperation</td></tr></tbody></table><h4 id=operands-71>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>value</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr><tr><td align=center><code>cluster_size</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h4 id=results-72>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h3 id=spvgroupnonuniformfmin-spirvgroupnonuniformfminop><code>spv.GroupNonUniformFMin</code> (spirv::GroupNonUniformFMinOp)</h3><pre><code>A floating point minimum group operation of all Value operands
contributed by active invocations in the group.
</code></pre><p>Result Type must be a scalar or vector of floating-point type.</p><p>Execution must be Workgroup or Subgroup Scope.</p><p>The identity I for Operation is +INF. If Operation is ClusteredReduce,
ClusterSize must be specified.</p><p>The type of Value must be the same as Result Type. The method used to
perform the group operation on the contributed Value(s) from active
invocations is implementation defined. From the set of Value(s) provided
by active invocations within a subgroup, if for any two Values one of
them is a NaN, the other is chosen. If all Value(s) that are used by the
current invocation are NaN, then the result is an undefined value.</p><p>ClusterSize is the size of cluster to use. ClusterSize must be a scalar
of integer type, whose Signedness operand is 0. ClusterSize must come
from a constant instruction. ClusterSize must be at least 1, and must be
a power of 2. If ClusterSize is greater than the declared SubGroupSize,
executing this instruction results in undefined behavior.</p><pre><code>scope ::= `&quot;Workgroup&quot;` | `&quot;Subgroup&quot;`
operation ::= `&quot;Reduce&quot;` | `&quot;InclusiveScan&quot;` | `&quot;ExclusiveScan&quot;` | ...
float-scalar-vector-type ::= float-type |
                             `vector&lt;` integer-literal `x` float-type `&gt;`
non-uniform-fmin-op ::= ssa-id `=` `spv.GroupNonUniformFMin` scope operation
                        ssa-use ( `cluster_size` `(` ssa_use `)` )?
                        `:` float-scalar-vector-type
</code></pre><h4 id=example-80>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%four</span> <span class=p>=</span> spv<span class=p>.</span><span class=kt>constant</span> <span class=m>4</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%scalar</span> <span class=p>=</span> <span class=p>.</span><span class=p>.</span><span class=p>.</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%vector</span> <span class=p>=</span> <span class=p>.</span><span class=p>.</span><span class=p>.</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>
<span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>GroupNonUniformFMin <span class=s>&#34;Workgroup&#34;</span> <span class=s>&#34;Reduce&#34;</span> <span class=nv>%scalar</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%1</span> <span class=p>=</span> spv<span class=p>.</span>GroupNonUniformFMin <span class=s>&#34;Subgroup&#34;</span> <span class=s>&#34;ClusteredReduce&#34;</span> <span class=nv>%vector</span> cluster_size<span class=p>(</span><span class=nv>%four</span><span class=p>)</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=attributes-27>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>execution_scope</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V Scope</td></tr><tr><td align=center><code>group_operation</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V GroupOperation</td></tr></tbody></table><h4 id=operands-72>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>value</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr><tr><td align=center><code>cluster_size</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h4 id=results-73>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h3 id=spvgroupnonuniformfmul-spirvgroupnonuniformfmulop><code>spv.GroupNonUniformFMul</code> (spirv::GroupNonUniformFMulOp)</h3><pre><code>A floating point multiply group operation of all Value operands
contributed by active invocations in the group.
</code></pre><p>Result Type must be a scalar or vector of floating-point type.</p><p>Execution must be Workgroup or Subgroup Scope.</p><p>The identity I for Operation is 1. If Operation is ClusteredReduce,
ClusterSize must be specified.</p><p>The type of Value must be the same as Result Type. The method used to
perform the group operation on the contributed Value(s) from active
invocations is implementation defined.</p><p>ClusterSize is the size of cluster to use. ClusterSize must be a scalar
of integer type, whose Signedness operand is 0. ClusterSize must come
from a constant instruction. ClusterSize must be at least 1, and must be
a power of 2. If ClusterSize is greater than the declared SubGroupSize,
executing this instruction results in undefined behavior.</p><pre><code>scope ::= `&quot;Workgroup&quot;` | `&quot;Subgroup&quot;`
operation ::= `&quot;Reduce&quot;` | `&quot;InclusiveScan&quot;` | `&quot;ExclusiveScan&quot;` | ...
float-scalar-vector-type ::= float-type |
                             `vector&lt;` integer-literal `x` float-type `&gt;`
non-uniform-fmul-op ::= ssa-id `=` `spv.GroupNonUniformFMul` scope operation
                        ssa-use ( `cluster_size` `(` ssa_use `)` )?
                        `:` float-scalar-vector-type
</code></pre><h4 id=example-81>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%four</span> <span class=p>=</span> spv<span class=p>.</span><span class=kt>constant</span> <span class=m>4</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%scalar</span> <span class=p>=</span> <span class=p>.</span><span class=p>.</span><span class=p>.</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%vector</span> <span class=p>=</span> <span class=p>.</span><span class=p>.</span><span class=p>.</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>
<span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>GroupNonUniformFMul <span class=s>&#34;Workgroup&#34;</span> <span class=s>&#34;Reduce&#34;</span> <span class=nv>%scalar</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%1</span> <span class=p>=</span> spv<span class=p>.</span>GroupNonUniformFMul <span class=s>&#34;Subgroup&#34;</span> <span class=s>&#34;ClusteredReduce&#34;</span> <span class=nv>%vector</span> cluster_size<span class=p>(</span><span class=nv>%four</span><span class=p>)</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=attributes-28>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>execution_scope</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V Scope</td></tr><tr><td align=center><code>group_operation</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V GroupOperation</td></tr></tbody></table><h4 id=operands-73>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>value</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr><tr><td align=center><code>cluster_size</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h4 id=results-74>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>16/32/64-bit float or vector of 16/32/64-bit float values of length 2/3/4</td></tr></tbody></table><h3 id=spvgroupnonuniformiadd-spirvgroupnonuniformiaddop><code>spv.GroupNonUniformIAdd</code> (spirv::GroupNonUniformIAddOp)</h3><pre><code>An integer add group operation of all Value operands contributed active
by invocations in the group.
</code></pre><p>Result Type must be a scalar or vector of integer type.</p><p>Execution must be Workgroup or Subgroup Scope.</p><p>The identity I for Operation is 0. If Operation is ClusteredReduce,
ClusterSize must be specified.</p><p>The type of Value must be the same as Result Type.</p><p>ClusterSize is the size of cluster to use. ClusterSize must be a scalar
of integer type, whose Signedness operand is 0. ClusterSize must come
from a constant instruction. ClusterSize must be at least 1, and must be
a power of 2. If ClusterSize is greater than the declared SubGroupSize,
executing this instruction results in undefined behavior.</p><pre><code>scope ::= `&quot;Workgroup&quot;` | `&quot;Subgroup&quot;`
operation ::= `&quot;Reduce&quot;` | `&quot;InclusiveScan&quot;` | `&quot;ExclusiveScan&quot;` | ...
integer-scalar-vector-type ::= integer-type |
                             `vector&lt;` integer-literal `x` integer-type `&gt;`
non-uniform-iadd-op ::= ssa-id `=` `spv.GroupNonUniformIAdd` scope operation
                        ssa-use ( `cluster_size` `(` ssa_use `)` )?
                        `:` integer-scalar-vector-type
</code></pre><h4 id=example-82>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%four</span> <span class=p>=</span> spv<span class=p>.</span><span class=kt>constant</span> <span class=m>4</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%scalar</span> <span class=p>=</span> <span class=p>.</span><span class=p>.</span><span class=p>.</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%vector</span> <span class=p>=</span> <span class=p>.</span><span class=p>.</span><span class=p>.</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>
<span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>GroupNonUniformIAdd <span class=s>&#34;Workgroup&#34;</span> <span class=s>&#34;Reduce&#34;</span> <span class=nv>%scalar</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%1</span> <span class=p>=</span> spv<span class=p>.</span>GroupNonUniformIAdd <span class=s>&#34;Subgroup&#34;</span> <span class=s>&#34;ClusteredReduce&#34;</span> <span class=nv>%vector</span> cluster_size<span class=p>(</span><span class=nv>%four</span><span class=p>)</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=attributes-29>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>execution_scope</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V Scope</td></tr><tr><td align=center><code>group_operation</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V GroupOperation</td></tr></tbody></table><h4 id=operands-74>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>value</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>cluster_size</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h4 id=results-75>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spvgroupnonuniformimul-spirvgroupnonuniformimulop><code>spv.GroupNonUniformIMul</code> (spirv::GroupNonUniformIMulOp)</h3><pre><code>An integer multiply group operation of all Value operands contributed by
active invocations in the group.
</code></pre><p>Result Type must be a scalar or vector of integer type.</p><p>Execution must be Workgroup or Subgroup Scope.</p><p>The identity I for Operation is 1. If Operation is ClusteredReduce,
ClusterSize must be specified.</p><p>The type of Value must be the same as Result Type.</p><p>ClusterSize is the size of cluster to use. ClusterSize must be a scalar
of integer type, whose Signedness operand is 0. ClusterSize must come
from a constant instruction. ClusterSize must be at least 1, and must be
a power of 2. If ClusterSize is greater than the declared SubGroupSize,
executing this instruction results in undefined behavior.</p><pre><code>scope ::= `&quot;Workgroup&quot;` | `&quot;Subgroup&quot;`
operation ::= `&quot;Reduce&quot;` | `&quot;InclusiveScan&quot;` | `&quot;ExclusiveScan&quot;` | ...
integer-scalar-vector-type ::= integer-type |
                             `vector&lt;` integer-literal `x` integer-type `&gt;`
non-uniform-imul-op ::= ssa-id `=` `spv.GroupNonUniformIMul` scope operation
                        ssa-use ( `cluster_size` `(` ssa_use `)` )?
                        `:` integer-scalar-vector-type
</code></pre><h4 id=example-83>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%four</span> <span class=p>=</span> spv<span class=p>.</span><span class=kt>constant</span> <span class=m>4</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%scalar</span> <span class=p>=</span> <span class=p>.</span><span class=p>.</span><span class=p>.</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%vector</span> <span class=p>=</span> <span class=p>.</span><span class=p>.</span><span class=p>.</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>
<span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>GroupNonUniformIMul <span class=s>&#34;Workgroup&#34;</span> <span class=s>&#34;Reduce&#34;</span> <span class=nv>%scalar</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%1</span> <span class=p>=</span> spv<span class=p>.</span>GroupNonUniformIMul <span class=s>&#34;Subgroup&#34;</span> <span class=s>&#34;ClusteredReduce&#34;</span> <span class=nv>%vector</span> cluster_size<span class=p>(</span><span class=nv>%four</span><span class=p>)</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=attributes-30>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>execution_scope</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V Scope</td></tr><tr><td align=center><code>group_operation</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V GroupOperation</td></tr></tbody></table><h4 id=operands-75>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>value</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>cluster_size</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h4 id=results-76>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spvgroupnonuniformsmax-spirvgroupnonuniformsmaxop><code>spv.GroupNonUniformSMax</code> (spirv::GroupNonUniformSMaxOp)</h3><pre><code>A signed integer maximum group operation of all Value operands
contributed by active invocations in the group.
</code></pre><p>Result Type must be a scalar or vector of integer type.</p><p>Execution must be Workgroup or Subgroup Scope.</p><p>The identity I for Operation is INT_MIN. If Operation is
ClusteredReduce, ClusterSize must be specified.</p><p>The type of Value must be the same as Result Type.</p><p>ClusterSize is the size of cluster to use. ClusterSize must be a scalar
of integer type, whose Signedness operand is 0. ClusterSize must come
from a constant instruction. ClusterSize must be at least 1, and must be
a power of 2. If ClusterSize is greater than the declared SubGroupSize,
executing this instruction results in undefined behavior.</p><pre><code>scope ::= `&quot;Workgroup&quot;` | `&quot;Subgroup&quot;`
operation ::= `&quot;Reduce&quot;` | `&quot;InclusiveScan&quot;` | `&quot;ExclusiveScan&quot;` | ...
integer-scalar-vector-type ::= integer-type |
                             `vector&lt;` integer-literal `x` integer-type `&gt;`
non-uniform-smax-op ::= ssa-id `=` `spv.GroupNonUniformSMax` scope operation
                        ssa-use ( `cluster_size` `(` ssa_use `)` )?
                        `:` integer-scalar-vector-type
</code></pre><h4 id=example-84>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%four</span> <span class=p>=</span> spv<span class=p>.</span><span class=kt>constant</span> <span class=m>4</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%scalar</span> <span class=p>=</span> <span class=p>.</span><span class=p>.</span><span class=p>.</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%vector</span> <span class=p>=</span> <span class=p>.</span><span class=p>.</span><span class=p>.</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>
<span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>GroupNonUniformSMax <span class=s>&#34;Workgroup&#34;</span> <span class=s>&#34;Reduce&#34;</span> <span class=nv>%scalar</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%1</span> <span class=p>=</span> spv<span class=p>.</span>GroupNonUniformSMax <span class=s>&#34;Subgroup&#34;</span> <span class=s>&#34;ClusteredReduce&#34;</span> <span class=nv>%vector</span> cluster_size<span class=p>(</span><span class=nv>%four</span><span class=p>)</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=attributes-31>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>execution_scope</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V Scope</td></tr><tr><td align=center><code>group_operation</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V GroupOperation</td></tr></tbody></table><h4 id=operands-76>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>value</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>cluster_size</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h4 id=results-77>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spvgroupnonuniformsmin-spirvgroupnonuniformsminop><code>spv.GroupNonUniformSMin</code> (spirv::GroupNonUniformSMinOp)</h3><pre><code>A signed integer minimum group operation of all Value operands
contributed by active invocations in the group.
</code></pre><p>Result Type must be a scalar or vector of integer type.</p><p>Execution must be Workgroup or Subgroup Scope.</p><p>The identity I for Operation is INT_MAX. If Operation is
ClusteredReduce, ClusterSize must be specified.</p><p>The type of Value must be the same as Result Type.</p><p>ClusterSize is the size of cluster to use. ClusterSize must be a scalar
of integer type, whose Signedness operand is 0. ClusterSize must come
from a constant instruction. ClusterSize must be at least 1, and must be
a power of 2. If ClusterSize is greater than the declared SubGroupSize,
executing this instruction results in undefined behavior.</p><pre><code>scope ::= `&quot;Workgroup&quot;` | `&quot;Subgroup&quot;`
operation ::= `&quot;Reduce&quot;` | `&quot;InclusiveScan&quot;` | `&quot;ExclusiveScan&quot;` | ...
integer-scalar-vector-type ::= integer-type |
                             `vector&lt;` integer-literal `x` integer-type `&gt;`
non-uniform-smin-op ::= ssa-id `=` `spv.GroupNonUniformSMin` scope operation
                        ssa-use ( `cluster_size` `(` ssa_use `)` )?
                        `:` integer-scalar-vector-type
</code></pre><h4 id=example-85>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%four</span> <span class=p>=</span> spv<span class=p>.</span><span class=kt>constant</span> <span class=m>4</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%scalar</span> <span class=p>=</span> <span class=p>.</span><span class=p>.</span><span class=p>.</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%vector</span> <span class=p>=</span> <span class=p>.</span><span class=p>.</span><span class=p>.</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>
<span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>GroupNonUniformSMin <span class=s>&#34;Workgroup&#34;</span> <span class=s>&#34;Reduce&#34;</span> <span class=nv>%scalar</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%1</span> <span class=p>=</span> spv<span class=p>.</span>GroupNonUniformSMin <span class=s>&#34;Subgroup&#34;</span> <span class=s>&#34;ClusteredReduce&#34;</span> <span class=nv>%vector</span> cluster_size<span class=p>(</span><span class=nv>%four</span><span class=p>)</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=attributes-32>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>execution_scope</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V Scope</td></tr><tr><td align=center><code>group_operation</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V GroupOperation</td></tr></tbody></table><h4 id=operands-77>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>value</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>cluster_size</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h4 id=results-78>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spvgroupnonuniformumax-spirvgroupnonuniformumaxop><code>spv.GroupNonUniformUMax</code> (spirv::GroupNonUniformUMaxOp)</h3><pre><code>An unsigned integer maximum group operation of all Value operands
contributed by active invocations in the group.
</code></pre><p>Result Type must be a scalar or vector of integer type, whose
Signedness operand is 0.</p><p>Execution must be Workgroup or Subgroup Scope.</p><p>The identity I for Operation is 0. If Operation is ClusteredReduce,
ClusterSize must be specified.</p><p>The type of Value must be the same as Result Type.</p><p>ClusterSize is the size of cluster to use. ClusterSize must be a scalar
of integer type, whose Signedness operand is 0. ClusterSize must come
from a constant instruction. ClusterSize must be at least 1, and must be
a power of 2. If ClusterSize is greater than the declared SubGroupSize,
executing this instruction results in undefined behavior.</p><pre><code>scope ::= `&quot;Workgroup&quot;` | `&quot;Subgroup&quot;`
operation ::= `&quot;Reduce&quot;` | `&quot;InclusiveScan&quot;` | `&quot;ExclusiveScan&quot;` | ...
integer-scalar-vector-type ::= integer-type |
                             `vector&lt;` integer-literal `x` integer-type `&gt;`
non-uniform-umax-op ::= ssa-id `=` `spv.GroupNonUniformUMax` scope operation
                        ssa-use ( `cluster_size` `(` ssa_use `)` )?
                        `:` integer-scalar-vector-type
</code></pre><h4 id=example-86>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%four</span> <span class=p>=</span> spv<span class=p>.</span><span class=kt>constant</span> <span class=m>4</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%scalar</span> <span class=p>=</span> <span class=p>.</span><span class=p>.</span><span class=p>.</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%vector</span> <span class=p>=</span> <span class=p>.</span><span class=p>.</span><span class=p>.</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>
<span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>GroupNonUniformUMax <span class=s>&#34;Workgroup&#34;</span> <span class=s>&#34;Reduce&#34;</span> <span class=nv>%scalar</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%1</span> <span class=p>=</span> spv<span class=p>.</span>GroupNonUniformUMax <span class=s>&#34;Subgroup&#34;</span> <span class=s>&#34;ClusteredReduce&#34;</span> <span class=nv>%vector</span> cluster_size<span class=p>(</span><span class=nv>%four</span><span class=p>)</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=attributes-33>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>execution_scope</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V Scope</td></tr><tr><td align=center><code>group_operation</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V GroupOperation</td></tr></tbody></table><h4 id=operands-78>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>value</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>cluster_size</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h4 id=results-79>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spvgroupnonuniformumin-spirvgroupnonuniformuminop><code>spv.GroupNonUniformUMin</code> (spirv::GroupNonUniformUMinOp)</h3><pre><code>An unsigned integer minimum group operation of all Value operands
contributed by active invocations in the group.
</code></pre><p>Result Type must be a scalar or vector of integer type, whose
Signedness operand is 0.</p><p>Execution must be Workgroup or Subgroup Scope.</p><p>The identity I for Operation is UINT_MAX. If Operation is
ClusteredReduce, ClusterSize must be specified.</p><p>The type of Value must be the same as Result Type.</p><p>ClusterSize is the size of cluster to use. ClusterSize must be a scalar
of integer type, whose Signedness operand is 0. ClusterSize must come
from a constant instruction. ClusterSize must be at least 1, and must be
a power of 2. If ClusterSize is greater than the declared SubGroupSize,
executing this instruction results in undefined behavior.</p><pre><code>scope ::= `&quot;Workgroup&quot;` | `&quot;Subgroup&quot;`
operation ::= `&quot;Reduce&quot;` | `&quot;InclusiveScan&quot;` | `&quot;ExclusiveScan&quot;` | ...
integer-scalar-vector-type ::= integer-type |
                             `vector&lt;` integer-literal `x` integer-type `&gt;`
non-uniform-umin-op ::= ssa-id `=` `spv.GroupNonUniformUMin` scope operation
                        ssa-use ( `cluster_size` `(` ssa_use `)` )?
                        `:` integer-scalar-vector-type
</code></pre><h4 id=example-87>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%four</span> <span class=p>=</span> spv<span class=p>.</span><span class=kt>constant</span> <span class=m>4</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%scalar</span> <span class=p>=</span> <span class=p>.</span><span class=p>.</span><span class=p>.</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%vector</span> <span class=p>=</span> <span class=p>.</span><span class=p>.</span><span class=p>.</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>
<span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>GroupNonUniformUMin <span class=s>&#34;Workgroup&#34;</span> <span class=s>&#34;Reduce&#34;</span> <span class=nv>%scalar</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%1</span> <span class=p>=</span> spv<span class=p>.</span>GroupNonUniformUMin <span class=s>&#34;Subgroup&#34;</span> <span class=s>&#34;ClusteredReduce&#34;</span> <span class=nv>%vector</span> cluster_size<span class=p>(</span><span class=nv>%four</span><span class=p>)</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=attributes-34>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>execution_scope</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V Scope</td></tr><tr><td align=center><code>group_operation</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V GroupOperation</td></tr></tbody></table><h4 id=operands-79>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>value</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>cluster_size</code></td><td>8/16/32/64-bit integer</td></tr></tbody></table><h4 id=results-80>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spviadd-spirviaddop><code>spv.IAdd</code> (spirv::IAddOp)</h3><p>Integer addition of Operand 1 and Operand 2.</p><p>Result Type must be a scalar or vector of integer type.</p><p>The type of Operand 1 and Operand 2 must be a scalar or vector of
integer type. They must have the same number of components as Result
Type. They must have the same component width as Result Type.</p><p>The resulting value will equal the low-order N bits of the correct
result R, where N is the component width and R is computed with enough
precision to avoid overflow and underflow.</p><p>Results are computed per component.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                             `vector&lt;` integer-literal `x` integer-type `&gt;`
iadd-op ::= ssa-id `=` `spv.IAdd` ssa-use, ssa-use
                      `:` integer-scalar-vector-type
</code></pre><h4 id=example-88>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>IAdd <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>IAdd <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>

</code></pre></div><h4 id=operands-80>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-81>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spviequal-spirviequalop><code>spv.IEqual</code> (spirv::IEqualOp)</h3><p>Integer comparison for equality.</p><p>Result Type must be a scalar or vector of Boolean type.</p><p>The type of Operand 1 and Operand 2 must be a scalar or vector of
integer type. They must have the same component width, and they must
have the same number of components as Result Type.</p><p>Results are computed per component.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                             `vector&lt;` integer-literal `x` integer-type `&gt;`
iequal-op ::= ssa-id `=` `spv.IEqual` ssa-use, ssa-use
                         `:` integer-scalar-vector-type
</code></pre><h4 id=example-89>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>IEqual <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>IEqual <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>

</code></pre></div><h4 id=operands-81>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-82>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>bool or vector of bool values of length 2/3/4</td></tr></tbody></table><h3 id=spvimul-spirvimulop><code>spv.IMul</code> (spirv::IMulOp)</h3><p>Integer multiplication of Operand 1 and Operand 2.</p><p>Result Type must be a scalar or vector of integer type.</p><p>The type of Operand 1 and Operand 2 must be a scalar or vector of
integer type. They must have the same number of components as Result
Type. They must have the same component width as Result Type.</p><p>The resulting value will equal the low-order N bits of the correct
result R, where N is the component width and R is computed with enough
precision to avoid overflow and underflow.</p><p>Results are computed per component.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                             `vector&lt;` integer-literal `x` integer-type `&gt;`
imul-op ::= ssa-id `=` `spv.IMul` ssa-use, ssa-use
                      `:` integer-scalar-vector-type
</code></pre><h4 id=example-90>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>IMul <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>IMul <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>

</code></pre></div><h4 id=operands-82>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-83>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spvinotequal-spirvinotequalop><code>spv.INotEqual</code> (spirv::INotEqualOp)</h3><p>Integer comparison for inequality.</p><p>Result Type must be a scalar or vector of Boolean type.</p><p>The type of Operand 1 and Operand 2 must be a scalar or vector of
integer type. They must have the same component width, and they must
have the same number of components as Result Type.</p><p>Results are computed per component.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                             `vector&lt;` integer-literal `x` integer-type `&gt;`
inot-equal-op ::= ssa-id `=` `spv.INotEqual` ssa-use, ssa-use
                             `:` integer-scalar-vector-type
</code></pre><h4 id=example-91>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>INotEqual <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>INotEqual <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>

</code></pre></div><h4 id=operands-83>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-84>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>bool or vector of bool values of length 2/3/4</td></tr></tbody></table><h3 id=spvisub-spirvisubop><code>spv.ISub</code> (spirv::ISubOp)</h3><p>Integer subtraction of Operand 2 from Operand 1.</p><p>Result Type must be a scalar or vector of integer type.</p><p>The type of Operand 1 and Operand 2 must be a scalar or vector of
integer type. They must have the same number of components as Result
Type. They must have the same component width as Result Type.</p><p>The resulting value will equal the low-order N bits of the correct
result R, where N is the component width and R is computed with enough
precision to avoid overflow and underflow.</p><p>Results are computed per component.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                             `vector&lt;` integer-literal `x` integer-type `&gt;`
isub-op ::= `spv.ISub` ssa-use, ssa-use
                      `:` integer-scalar-vector-type
</code></pre><h4 id=example-92>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>ISub <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>ISub <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>

</code></pre></div><h4 id=operands-84>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-85>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spvload-spirvloadop><code>spv.Load</code> (spirv::LoadOp)</h3><p>Load through a pointer.</p><p>Result Type is the type of the loaded object. It must be a type with
fixed size; i.e., it cannot be, nor include, any OpTypeRuntimeArray
types.</p><p>Pointer is the pointer to load through. Its type must be an
OpTypePointer whose Type operand is the same as Result Type.</p><p>If present, any Memory Operands must begin with a memory operand
literal. If not present, it is the same as specifying the memory operand
None.</p><pre><code>memory-access ::= `&quot;None&quot;` | `&quot;Volatile&quot;` | `&quot;Aligned&quot;, ` integer-literal
                | `&quot;NonTemporal&quot;`

load-op ::= ssa-id ` = spv.Load ` storage-class ssa-use
            (`[` memory-access `]`)? ` : ` spirv-element-type
</code></pre><h4 id=example-93>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>Variable <span class=p>:</span> <span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=k>f32</span><span class=p>,</span> Function<span class=p>&gt;</span>
<span class=nv>%1</span> <span class=p>=</span> spv<span class=p>.</span>Load <span class=s>&#34;Function&#34;</span> <span class=nv>%0</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>Load <span class=s>&#34;Function&#34;</span> <span class=nv>%0</span> <span class=p>[</span><span class=s>&#34;Volatile&#34;</span><span class=p>]</span> <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>Load <span class=s>&#34;Function&#34;</span> <span class=nv>%0</span> <span class=p>[</span><span class=s>&#34;Aligned&#34;</span><span class=p>,</span> <span class=m>4</span><span class=p>]</span> <span class=p>:</span> <span class=k>f32</span>
</code></pre></div><h4 id=attributes-35>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>memory_access</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V MemoryAccess</td></tr><tr><td align=center><code>alignment</code></td><td align=center>IntegerAttr</td><td>32-bit signless integer attribute</td></tr></tbody></table><h4 id=operands-85>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>ptr</code></td><td>any SPIR-V pointer type</td></tr></tbody></table><h4 id=results-86>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>value</code></td><td>void or bool or 8/16/32/64-bit integer or 16/32/64-bit float or vector of bool or 8/16/32/64-bit integer or 16/32/64-bit float values of length 2/3/4 or any SPIR-V pointer type or any SPIR-V array type or any SPIR-V runtime array type or any SPIR-V struct type</td></tr></tbody></table><h3 id=spvlogicaland-spirvlogicalandop><code>spv.LogicalAnd</code> (spirv::LogicalAndOp)</h3><pre><code>Result is true if both Operand 1 and Operand 2 are true. Result is false
if either Operand 1 or Operand 2 are false.
</code></pre><p>Result Type must be a scalar or vector of Boolean type.</p><p>The type of Operand 1 must be the same as Result Type.</p><p>The type of Operand 2 must be the same as Result Type.</p><p>Results are computed per component.</p><pre><code>logical-and ::= `spv.LogicalAnd` ssa-use `,` ssa-use
                `:` operand-type
</code></pre><h4 id=example-94>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>LogicalAnd <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>i1</span>
<span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>LogicalAnd <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i1</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-86>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>bool or vector of bool values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>bool or vector of bool values of length 2/3/4</td></tr></tbody></table><h4 id=results-87>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>bool or vector of bool values of length 2/3/4</td></tr></tbody></table><h3 id=spvlogicalequal-spirvlogicalequalop><code>spv.LogicalEqual</code> (spirv::LogicalEqualOp)</h3><pre><code>Result is true if Operand 1 and Operand 2 have the same value. Result is
false if Operand 1 and Operand 2 have different values.
</code></pre><p>Result Type must be a scalar or vector of Boolean type.</p><p>The type of Operand 1 must be the same as Result Type.</p><p>The type of Operand 2 must be the same as Result Type.</p><p>Results are computed per component.</p><pre><code>logical-equal ::= `spv.LogicalEqual` ssa-use `,` ssa-use
                  `:` operand-type
</code></pre><h4 id=example-95>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>LogicalEqual <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>i1</span>
<span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>LogicalEqual <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i1</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-87>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>bool or vector of bool values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>bool or vector of bool values of length 2/3/4</td></tr></tbody></table><h4 id=results-88>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>bool or vector of bool values of length 2/3/4</td></tr></tbody></table><h3 id=spvlogicalnotequal-spirvlogicalnotequalop><code>spv.LogicalNotEqual</code> (spirv::LogicalNotEqualOp)</h3><pre><code>Result is true if Operand 1 and Operand 2 have different values. Result
is false if Operand 1 and Operand 2 have the same value.
</code></pre><p>Result Type must be a scalar or vector of Boolean type.</p><p>The type of Operand 1 must be the same as Result Type.</p><p>The type of Operand 2 must be the same as Result Type.</p><p>Results are computed per component.</p><pre><code>logical-not-equal ::= `spv.LogicalNotEqual` ssa-use `,` ssa-use
                      `:` operand-type
</code></pre><h4 id=example-96>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>LogicalNotEqual <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>i1</span>
<span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>LogicalNotEqual <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i1</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-88>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>bool or vector of bool values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>bool or vector of bool values of length 2/3/4</td></tr></tbody></table><h4 id=results-89>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>bool or vector of bool values of length 2/3/4</td></tr></tbody></table><h3 id=spvlogicalnot-spirvlogicalnotop><code>spv.LogicalNot</code> (spirv::LogicalNotOp)</h3><pre><code>Result is true if Operand is false.  Result is false if Operand is true.
</code></pre><p>Result Type must be a scalar or vector of Boolean type.</p><p>The type of Operand must be the same as Result Type.</p><p>Results are computed per component.</p><pre><code>logical-not ::= `spv.LogicalNot` ssa-use `:` operand-type
</code></pre><h4 id=example-97>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>LogicalNot <span class=nv>%0</span> <span class=p>:</span> <span class=k>i1</span>
<span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>LogicalNot <span class=nv>%0</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i1</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-89>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand</code></td><td>bool or vector of bool values of length 2/3/4</td></tr></tbody></table><h4 id=results-90>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>bool or vector of bool values of length 2/3/4</td></tr></tbody></table><h3 id=spvlogicalor-spirvlogicalorop><code>spv.LogicalOr</code> (spirv::LogicalOrOp)</h3><pre><code>Result is true if either Operand 1 or Operand 2 is true. Result is false
if both Operand 1 and Operand 2 are false.
</code></pre><p>Result Type must be a scalar or vector of Boolean type.</p><p>The type of Operand 1 must be the same as Result Type.</p><p>The type of Operand 2 must be the same as Result Type.</p><p>Results are computed per component.</p><pre><code>logical-or ::= `spv.LogicalOr` ssa-use `,` ssa-use
                `:` operand-type
</code></pre><h4 id=example-98>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>LogicalOr <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>i1</span>
<span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>LogicalOr <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i1</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-90>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>bool or vector of bool values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>bool or vector of bool values of length 2/3/4</td></tr></tbody></table><h4 id=results-91>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>bool or vector of bool values of length 2/3/4</td></tr></tbody></table><h3 id=spvloop-spirvloopop><code>spv.loop</code> (spirv::LoopOp)</h3><p>Define a structured loop.</p><p>SPIR-V can explicitly declare structured control-flow constructs using merge
instructions. These explicitly declare a header block before the control
flow diverges and a merge block where control flow subsequently converges.
These blocks delimit constructs that must nest, and can only be entered
and exited in structured ways. See &ldquo;2.11. Structured Control Flow&rdquo; of the
SPIR-V spec for more details.</p><p>Instead of having a <code>spv.LoopMerge</code> op to directly model loop merge
instruction for indicating the merge and continue target, we use regions
to delimit the boundary of the loop: the merge target is the next op
following the <code>spv.loop</code> op and the continue target is the block that
has a back-edge pointing to the entry block inside the <code>spv.loop</code>'s region.
This way it&rsquo;s easier to discover all blocks belonging to a construct and
it plays nicer with the MLIR system.</p><p>The <code>spv.loop</code> region should contain at least four blocks: one entry block,
one loop header block, one loop continue block, one loop merge block.
The entry block should be the first block and it should jump to the loop
header block, which is the second block. The loop merge block should be the
last block. The merge block should only contain a <code>spv._merge</code> op.
The continue block should be the second to last block and it should have a
branch to the loop header block. The loop continue block should be the only
block, except the entry block, branching to the header block.</p><h4 id=attributes-36>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>loop_control</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V LoopControl</td></tr></tbody></table><h3 id=spvmemorybarrier-spirvmemorybarrierop><code>spv.MemoryBarrier</code> (spirv::MemoryBarrierOp)</h3><p>Control the order that memory accesses are observed.</p><p>Syntax:</p><pre><code>operation ::= `spv.MemoryBarrier` $memory_scope `,` $memory_semantics attr-dict
</code></pre><p>Ensures that memory accesses issued before this instruction will be
observed before memory accesses issued after this instruction. This
control is ensured only for memory accesses issued by this invocation
and observed by another invocation executing within Memory scope. If the
Vulkan memory model is declared, this ordering only applies to memory
accesses that use the NonPrivatePointer memory operand or
NonPrivateTexel image operand.</p><p>Semantics declares what kind of memory is being controlled and what kind
of control to apply.</p><p>To execute both a memory barrier and a control barrier, see
OpControlBarrier.</p><pre><code>scope ::= `&quot;CrossDevice&quot;` | `&quot;Device&quot;` | `&quot;Workgroup&quot;` | ...

memory-semantics ::= `&quot;None&quot;` | `&quot;Acquire&quot;` | `&quot;Release&quot;` | ...

memory-barrier-op ::= `spv.MemoryBarrier` scope, memory-semantics
</code></pre><h4 id=example-99>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir>spv<span class=p>.</span>MemoryBarrier <span class=s>&#34;Device&#34;</span><span class=p>,</span> <span class=s>&#34;Acquire|UniformMemory&#34;</span>

</code></pre></div><h4 id=attributes-37>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>memory_scope</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V Scope</td></tr><tr><td align=center><code>memory_semantics</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V MemorySemantics</td></tr></tbody></table><h3 id=spv_merge-spirvmergeop><code>spv._merge</code> (spirv::MergeOp)</h3><p>A special terminator for merging a structured selection/loop.</p><p>Syntax:</p><pre><code>operation ::= `spv._merge` attr-dict
</code></pre><p>We use <code>spv.selection</code>/<code>spv.loop</code> for modelling structured selection/loop.
This op is a terminator used inside their regions to mean jumping to the
merge point, which is the next op following the <code>spv.selection</code> or
<code>spv.loop</code> op. This op does not have a corresponding instruction in the
SPIR-V binary format; it&rsquo;s solely for structural purpose.</p><h3 id=spv_module_end-spirvmoduleendop><code>spv._module_end</code> (spirv::ModuleEndOp)</h3><p>The pseudo op that ends a SPIR-V module</p><p>Syntax:</p><pre><code>operation ::= `spv._module_end` attr-dict
</code></pre><p>This op terminates the only block inside a <code>spv.module</code>'s only region.
This op does not have a corresponding SPIR-V instruction and thus will
not be serialized into the binary format; it is used solely to satisfy
the structual requirement that an block must be ended with a terminator.</p><h3 id=spvmodule-spirvmoduleop><code>spv.module</code> (spirv::ModuleOp)</h3><p>The top-level op that defines a SPIR-V module</p><p>This op defines a SPIR-V module using a MLIR region. The region contains
one block. Module-level operations, including functions definitions,
are all placed in this block.</p><p>Using an op with a region to define a SPIR-V module enables &ldquo;embedding&rdquo;
SPIR-V modules in other dialects in a clean manner: this op guarantees
the validity and serializability of a SPIR-V module and thus serves as
a clear-cut boundary.</p><p>This op takes no operands and generates no results. This op should not
implicitly capture values from the enclosing environment.</p><p>This op has only one region, which only contains one block. The block
must be terminated via the <code>spv._module_end</code> op.</p><pre><code>addressing-model ::= `Logical` | `Physical32` | `Physical64` | ...
memory-model ::= `Simple` | `GLSL450` | `OpenCL` | `Vulkan` | ...
spv-module-op ::= `spv.module` addressing-model memory-model
                  (requires  spirv-vce-attribute)?
                  (`attributes` attribute-dict)?
                  region
</code></pre><h4 id=example-100>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir>spv<span class=p>.</span>module Logical GLSL450  <span class=p>{</span><span class=p>}</span>

spv<span class=p>.</span>module Logical Vulkan
    requires <span class=nv>#spv.vce</span><span class=p>&lt;</span>v1<span class=p>.</span><span class=m>0</span><span class=p>,</span> <span class=p>[</span>Shader<span class=p>]</span><span class=p>,</span> <span class=p>[</span>SPV_KHR_vulkan_memory_model<span class=p>]</span><span class=p>&gt;</span>
    attributes <span class=p>{</span> <span class=nl>some_additional_attr =</span> <span class=p>.</span><span class=p>.</span><span class=p>.</span> <span class=p>}</span> <span class=p>{</span>
  spv<span class=p>.</span><span class=kt>func</span> <span class=nf>@do_nothing</span><span class=p>(</span><span class=p>)</span> <span class=p>-&gt;</span> <span class=p>(</span><span class=p>)</span> <span class=p>{</span>
    spv<span class=p>.</span>Return
  <span class=p>}</span>
<span class=p>}</span>
</code></pre></div><h4 id=attributes-38>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>addressing_model</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V AddressingModel</td></tr><tr><td align=center><code>memory_model</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V MemoryModel</td></tr><tr><td align=center><code>vce_triple</code></td><td align=center>::mlir::spirv::VerCapExtAttr</td><td>version-capability-extension attribute</td></tr></tbody></table><h3 id=spvnot-spirvnotop><code>spv.Not</code> (spirv::NotOp)</h3><p>Complement the bits of Operand.</p><p>Results are computed per component, and within each component, per bit.</p><p>Result Type must be a scalar or vector of integer type.</p><p>Operand’s type must be a scalar or vector of integer type. It must
have the same number of components as Result Type. The component width
must equal the component width in Result Type.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                              `vector&lt;` integer-literal `x` integer-type `&gt;`
not-op ::= ssa-id `=` `spv.BitNot` ssa-use `:` integer-scalar-vector-type
</code></pre><h4 id=example-101>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>Not <span class=nv>%0</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>Not <span class=nv>%1</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-91>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-92>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spv_reference_of-spirvreferenceofop><code>spv._reference_of</code> (spirv::ReferenceOfOp)</h3><p>Reference a specialization constant.</p><p>Syntax:</p><pre><code>operation ::= `spv._reference_of` $spec_const attr-dict `:` type($reference)
</code></pre><p>Specialization constant in module scope are defined using symbol names.
This op generates an SSA value that can be used to refer to the symbol
within function scope for use in ops that expect an SSA value.
This operation has no corresponding SPIR-V instruction; it&rsquo;s merely used
for modelling purpose in the SPIR-V dialect. This op&rsquo;s return type is
the same as the specialization constant.</p><pre><code>spv-reference-of-op ::= ssa-id `=` `spv._reference_of` symbol-ref-id
                                   `:` spirv-scalar-type
</code></pre><h4 id=example-102>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>_reference_of <span class=nf>@spec_const</span> <span class=p>:</span> <span class=k>f32</span>
</code></pre></div><h4 id=attributes-39>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>spec_const</code></td><td align=center>FlatSymbolRefAttr</td><td>flat symbol reference attribute</td></tr></tbody></table><h4 id=results-93>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>reference</code></td><td>void or bool or 8/16/32/64-bit integer or 16/32/64-bit float or vector of bool or 8/16/32/64-bit integer or 16/32/64-bit float values of length 2/3/4 or any SPIR-V pointer type or any SPIR-V array type or any SPIR-V runtime array type or any SPIR-V struct type</td></tr></tbody></table><h3 id=spvreturn-spirvreturnop><code>spv.Return</code> (spirv::ReturnOp)</h3><p>Return with no value from a function with void return type.</p><p>Syntax:</p><pre><code>operation ::= `spv.Return` attr-dict
</code></pre><p>This instruction must be the last instruction in a block.</p><pre><code>return-op ::= `spv.Return`
</code></pre><h3 id=spvreturnvalue-spirvreturnvalueop><code>spv.ReturnValue</code> (spirv::ReturnValueOp)</h3><p>Return a value from a function.</p><p>Syntax:</p><pre><code>operation ::= `spv.ReturnValue` $value attr-dict `:` type($value)
</code></pre><p>Value is the value returned, by copy, and must match the Return Type
operand of the OpTypeFunction type of the OpFunction body this return
instruction is in.</p><p>This instruction must be the last instruction in a block.</p><pre><code>return-value-op ::= `spv.ReturnValue` ssa-use `:` spirv-type
</code></pre><h4 id=example-103>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir>spv<span class=p>.</span>ReturnValue <span class=nv>%0</span> <span class=p>:</span> <span class=k>f32</span>
</code></pre></div><h4 id=operands-92>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>value</code></td><td>void or bool or 8/16/32/64-bit integer or 16/32/64-bit float or vector of bool or 8/16/32/64-bit integer or 16/32/64-bit float values of length 2/3/4 or any SPIR-V pointer type or any SPIR-V array type or any SPIR-V runtime array type or any SPIR-V struct type</td></tr></tbody></table><h3 id=spvsconvert-spirvsconvertop><code>spv.SConvert</code> (spirv::SConvertOp)</h3><pre><code>Convert signed width.  This is either a truncate or a sign extend.
</code></pre><p>Result Type must be a scalar or vector of integer type.</p><p>Signed Value must be a scalar or vector of integer type. It must have
the same number of components as Result Type. The component width
cannot equal the component width in Result Type.</p><p>Results are computed per component.</p><pre><code>s-convert-op ::= ssa-id `=` `spv.SConvertOp` ssa-use
                 `:` operand-type `to` result-type
</code></pre><h4 id=example-104>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%1</span> <span class=p>=</span> spv<span class=p>.</span>SConvertOp <span class=nv>%0</span> <span class=p>:</span> <span class=k>i32</span> to <span class=k>i64</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>SConvertOp <span class=nv>%2</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>i32</span><span class=p>&gt;</span> to <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>i64</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-93>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-94>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spvsdiv-spirvsdivop><code>spv.SDiv</code> (spirv::SDivOp)</h3><p>Signed-integer division of Operand 1 divided by Operand 2.</p><p>Result Type must be a scalar or vector of integer type.</p><p>The type of Operand 1 and Operand 2 must be a scalar or vector of
integer type. They must have the same number of components as Result
Type. They must have the same component width as Result Type.</p><p>Results are computed per component. The resulting value is undefined
if Operand 2 is 0.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                             `vector&lt;` integer-literal `x` integer-type `&gt;`
sdiv-op ::= ssa-id `=` `spv.SDiv` ssa-use, ssa-use
                       `:` integer-scalar-vector-type
</code></pre><h4 id=example-105>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>SDiv <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>SDiv <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>

</code></pre></div><h4 id=operands-94>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-95>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spvsgreaterthanequal-spirvsgreaterthanequalop><code>spv.SGreaterThanEqual</code> (spirv::SGreaterThanEqualOp)</h3><pre><code>Signed-integer comparison if Operand 1 is greater than or equal to
Operand 2.
</code></pre><p>Result Type must be a scalar or vector of Boolean type.</p><p>The type of Operand 1 and Operand 2 must be a scalar or vector of
integer type. They must have the same component width, and they must
have the same number of components as Result Type.</p><p>Results are computed per component.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                             `vector&lt;` integer-literal `x` integer-type `&gt;`
sgreater-than-equal-op ::= ssa-id `=` `spv.SGreaterThanEqual` ssa-use, ssa-use
                                      `:` integer-scalar-vector-type
</code></pre><h4 id=example-106>Example:</h4><pre><code>%4 = spv.SGreaterThanEqual %0, %1 : i32
%5 = spv.SGreaterThanEqual %2, %3 : vector&lt;4xi32&gt;

</code></pre><h4 id=operands-95>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-96>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>bool or vector of bool values of length 2/3/4</td></tr></tbody></table><h3 id=spvsgreaterthan-spirvsgreaterthanop><code>spv.SGreaterThan</code> (spirv::SGreaterThanOp)</h3><pre><code>Signed-integer comparison if Operand 1 is greater than  Operand 2.
</code></pre><p>Result Type must be a scalar or vector of Boolean type.</p><p>The type of Operand 1 and Operand 2 must be a scalar or vector of
integer type. They must have the same component width, and they must
have the same number of components as Result Type.</p><p>Results are computed per component.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                             `vector&lt;` integer-literal `x` integer-type `&gt;`
sgreater-than-op ::= ssa-id `=` `spv.SGreaterThan` ssa-use, ssa-use
                                `:` integer-scalar-vector-type
</code></pre><h4 id=example-107>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>SGreaterThan <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>SGreaterThan <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>

</code></pre></div><h4 id=operands-96>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-97>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>bool or vector of bool values of length 2/3/4</td></tr></tbody></table><h3 id=spvslessthanequal-spirvslessthanequalop><code>spv.SLessThanEqual</code> (spirv::SLessThanEqualOp)</h3><pre><code>Signed-integer comparison if Operand 1 is less than or equal to Operand
2.
</code></pre><p>Result Type must be a scalar or vector of Boolean type.</p><p>The type of Operand 1 and Operand 2 must be a scalar or vector of
integer type. They must have the same component width, and they must
have the same number of components as Result Type.</p><p>Results are computed per component.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                             `vector&lt;` integer-literal `x` integer-type `&gt;`
sless-than-equal-op ::= ssa-id `=` `spv.SLessThanEqual` ssa-use, ssa-use
                                   `:` integer-scalar-vector-type
</code></pre><h4 id=example-108>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>SLessThanEqual <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>SLessThanEqual <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>

</code></pre></div><h4 id=operands-97>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-98>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>bool or vector of bool values of length 2/3/4</td></tr></tbody></table><h3 id=spvslessthan-spirvslessthanop><code>spv.SLessThan</code> (spirv::SLessThanOp)</h3><pre><code>Signed-integer comparison if Operand 1 is less than Operand 2.
</code></pre><p>Result Type must be a scalar or vector of Boolean type.</p><p>The type of Operand 1 and Operand 2 must be a scalar or vector of
integer type. They must have the same component width, and they must
have the same number of components as Result Type.</p><p>Results are computed per component.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                             `vector&lt;` integer-literal `x` integer-type `&gt;`
sless-than-op ::= ssa-id `=` `spv.SLessThan` ssa-use, ssa-use
                             `:` integer-scalar-vector-type
</code></pre><h4 id=example-109>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>SLessThan <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>SLessThan <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>

</code></pre></div><h4 id=operands-98>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-99>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>bool or vector of bool values of length 2/3/4</td></tr></tbody></table><h3 id=spvsmod-spirvsmodop><code>spv.SMod</code> (spirv::SModOp)</h3><pre><code>Signed remainder operation for the remainder whose sign matches the sign
of Operand 2.
</code></pre><p>Result Type must be a scalar or vector of integer type.</p><p>The type of Operand 1 and Operand 2 must be a scalar or vector of
integer type. They must have the same number of components as Result
Type. They must have the same component width as Result Type.</p><p>Results are computed per component. The resulting value is undefined
if Operand 2 is 0. Otherwise, the result is the remainder r of Operand
1 divided by Operand 2 where if r ≠ 0, the sign of r is the same as the
sign of Operand 2.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                             `vector&lt;` integer-literal `x` integer-type `&gt;`
smod-op ::= ssa-id `=` `spv.SMod` ssa-use, ssa-use
                       `:` integer-scalar-vector-type
</code></pre><h4 id=example-110>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>SMod <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>SMod <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>

</code></pre></div><h4 id=operands-99>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-100>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spvsrem-spirvsremop><code>spv.SRem</code> (spirv::SRemOp)</h3><pre><code>Signed remainder operation for the remainder whose sign matches the sign
of Operand 1.
</code></pre><p>Result Type must be a scalar or vector of integer type.</p><p>The type of Operand 1 and Operand 2 must be a scalar or vector of
integer type. They must have the same number of components as Result
Type. They must have the same component width as Result Type.</p><p>Results are computed per component. The resulting value is undefined
if Operand 2 is 0. Otherwise, the result is the remainder r of Operand
1 divided by Operand 2 where if r ≠ 0, the sign of r is the same as the
sign of Operand 1.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                             `vector&lt;` integer-literal `x` integer-type `&gt;`
srem-op ::= ssa-id `=` `spv.SRem` ssa-use, ssa-use
                       `:` integer-scalar-vector-type
</code></pre><h4 id=example-111>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>SRem <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>SRem <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>

</code></pre></div><h4 id=operands-100>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-101>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spvselect-spirvselectop><code>spv.Select</code> (spirv::SelectOp)</h3><pre><code>Select between two objects. Before version 1.4, results are only
computed per component.
</code></pre><p>Syntax:</p><pre><code>operation ::= `spv.Select` operands attr-dict `:` type($condition) `,` type($result)
</code></pre><p>Before version 1.4, Result Type must be a pointer, scalar, or vector.</p><p>The types of Object 1 and Object 2 must be the same as Result Type.</p><p>Condition must be a scalar or vector of Boolean type.</p><p>If Condition is a scalar and true, the result is Object 1. If Condition
is a scalar and false, the result is Object 2.</p><p>If Condition is a vector, Result Type must be a vector with the same
number of components as Condition and the result is a mix of Object 1
and Object 2: When a component of Condition is true, the corresponding
component in the result is taken from Object 1, otherwise it is taken
from Object 2.</p><pre><code>scalar-type ::= integer-type | float-type | boolean-type
select-object-type ::= scalar-type
                       | `vector&lt;` integer-literal `x` scalar-type `&gt;`
                       | pointer-type
select-condition-type ::= boolean-type
                          | `vector&lt;` integer-literal `x` boolean-type `&gt;`
select-op ::= ssa-id `=` `spv.Select` ssa-use, ssa-use, ssa-use
              `:` select-condition-type `,` select-object-type
</code></pre><h4 id=example-112>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>Select <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span><span class=p>,</span> <span class=nv>%2</span> <span class=p>:</span> <span class=k>i1</span><span class=p>,</span> <span class=k>f32</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>Select <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span><span class=p>,</span> <span class=nv>%2</span> <span class=p>:</span> <span class=k>i1</span><span class=p>,</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>i32</span><span class=p>&gt;</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>Select <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span><span class=p>,</span> <span class=nv>%2</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>i1</span><span class=p>&gt;</span><span class=p>,</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>f32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-101>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>condition</code></td><td>bool or vector of bool values of length 2/3/4</td></tr><tr><td align=center><code>true_value</code></td><td>8/16/32/64-bit integer or 16/32/64-bit float or bool or vector of bool or 8/16/32/64-bit integer or 16/32/64-bit float values of length 2/3/4 or any SPIR-V pointer type</td></tr><tr><td align=center><code>false_value</code></td><td>8/16/32/64-bit integer or 16/32/64-bit float or bool or vector of bool or 8/16/32/64-bit integer or 16/32/64-bit float values of length 2/3/4 or any SPIR-V pointer type</td></tr></tbody></table><h4 id=results-102>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or 16/32/64-bit float or bool or vector of bool or 8/16/32/64-bit integer or 16/32/64-bit float values of length 2/3/4 or any SPIR-V pointer type</td></tr></tbody></table><h3 id=spvselection-spirvselectionop><code>spv.selection</code> (spirv::SelectionOp)</h3><p>Define a structured selection.</p><p>SPIR-V can explicitly declare structured control-flow constructs using merge
instructions. These explicitly declare a header block before the control
flow diverges and a merge block where control flow subsequently converges.
These blocks delimit constructs that must nest, and can only be entered
and exited in structured ways. See &ldquo;2.11. Structured Control Flow&rdquo; of the
SPIR-V spec for more details.</p><p>Instead of having a <code>spv.SelectionMerge</code> op to directly model selection
merge instruction for indicating the merge target, we use regions to delimit
the boundary of the selection: the merge target is the next op following the
<code>spv.selection</code> op. This way it&rsquo;s easier to discover all blocks belonging to
the selection and it plays nicer with the MLIR system.</p><p>The <code>spv.selection</code> region should contain at least two blocks: one selection
header block, and one selection merge. The selection header block should be
the first block. The selection merge block should be the last block.
The merge block should only contain a <code>spv._merge</code> op.</p><h4 id=attributes-40>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>selection_control</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V SelectionControl</td></tr></tbody></table><h3 id=spvshiftleftlogical-spirvshiftleftlogicalop><code>spv.ShiftLeftLogical</code> (spirv::ShiftLeftLogicalOp)</h3><pre><code>Shift the bits in Base left by the number of bits specified in Shift.
The least-significant bits will be zero filled.
</code></pre><p>Result Type must be a scalar or vector of integer type.</p><p>The type of each Base and Shift must be a scalar or vector of integer
type. Base and Shift must have the same number of components. The
number of components and bit width of the type of Base must be the same
as in Result Type.</p><p>Shift is treated as unsigned. The result is undefined if Shift is
greater than or equal to the bit width of the components of Base.</p><p>The number of components and bit width of Result Type must match those
Base type. All types must be integer types.</p><p>Results are computed per component.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                              `vector&lt;` integer-literal `x` integer-type `&gt;`
shift-left-logical-op ::= ssa-id `=` `spv.ShiftLeftLogical`
                                      ssa-use `,` ssa-use `:`
                                      integer-scalar-vector-type `,`
                                      integer-scalar-vector-type
</code></pre><h4 id=example-113>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>ShiftLeftLogical <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>i32</span><span class=p>,</span> <span class=k>i16</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>ShiftLeftLogical <span class=nv>%3</span><span class=p>,</span> <span class=nv>%4</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>i32</span><span class=p>&gt;</span><span class=p>,</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>i16</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-102>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-103>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spvshiftrightarithmetic-spirvshiftrightarithmeticop><code>spv.ShiftRightArithmetic</code> (spirv::ShiftRightArithmeticOp)</h3><pre><code>Shift the bits in Base right by the number of bits specified in Shift.
The most-significant bits will be filled with the sign bit from Base.
</code></pre><p>Result Type must be a scalar or vector of integer type.</p><p>The type of each Base and Shift must be a scalar or vector of integer
type. Base and Shift must have the same number of components. The
number of components and bit width of the type of Base must be the same
as in Result Type.</p><p>Shift is treated as unsigned. The result is undefined if Shift is
greater than or equal to the bit width of the components of Base.</p><p>Results are computed per component.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                              `vector&lt;` integer-literal `x` integer-type `&gt;`
shift-right-arithmetic-op ::= ssa-id `=` `spv.ShiftRightArithmetic`
                                          ssa-use `,` ssa-use `:`
                                          integer-scalar-vector-type `,`
                                          integer-scalar-vector-type
</code></pre><h4 id=example-114>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>ShiftRightArithmetic <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>i32</span><span class=p>,</span> <span class=k>i16</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>ShiftRightArithmetic <span class=nv>%3</span><span class=p>,</span> <span class=nv>%4</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>i32</span><span class=p>&gt;</span><span class=p>,</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>i16</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-103>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-104>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spvshiftrightlogical-spirvshiftrightlogicalop><code>spv.ShiftRightLogical</code> (spirv::ShiftRightLogicalOp)</h3><pre><code>Shift the bits in Base right by the number of bits specified in Shift.
The most-significant bits will be zero filled.
</code></pre><p>Result Type must be a scalar or vector of integer type.</p><p>The type of each Base and Shift must be a scalar or vector of integer
type. Base and Shift must have the same number of components. The
number of components and bit width of the type of Base must be the same
as in Result Type.</p><p>Shift is consumed as an unsigned integer. The result is undefined if
Shift is greater than or equal to the bit width of the components of
Base.</p><p>Results are computed per component.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                              `vector&lt;` integer-literal `x` integer-type `&gt;`
shift-right-logical-op ::= ssa-id `=` `spv.ShiftRightLogical`
                                       ssa-use `,` ssa-use `:`
                                       integer-scalar-vector-type `,`
                                       integer-scalar-vector-type
</code></pre><h4 id=example-115>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>ShiftRightLogical <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>i32</span><span class=p>,</span> <span class=k>i16</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>ShiftRightLogical <span class=nv>%3</span><span class=p>,</span> <span class=nv>%4</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>i32</span><span class=p>&gt;</span><span class=p>,</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>i16</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-104>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-105>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spvspecconstant-spirvspecconstantop><code>spv.specConstant</code> (spirv::SpecConstantOp)</h3><p>The op that declares a SPIR-V specialization constant</p><p>This op declares a SPIR-V scalar specialization constant. SPIR-V has
multiple constant instructions covering different scalar types:</p><ul><li><code>OpSpecConstantTrue</code> and <code>OpSpecConstantFalse</code> for boolean constants</li><li><code>OpSpecConstant</code> for scalar constants</li></ul><p>Similar as <code>spv.constant</code>, this op represents all of the above cases.
<code>OpSpecConstantComposite</code> and <code>OpSpecConstantOp</code> are modelled with
separate ops.</p><pre><code>spv-spec-constant-op ::= `spv.specConstant` symbol-ref-id
                         `spec_id(` integer `)`
                         `=` attribute-value (`:` spirv-type)?
</code></pre><p>where <code>spec_id</code> specifies the SPIR-V SpecId decoration associated with
the op.</p><h4 id=example-116>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir>spv<span class=p>.</span>specConstant <span class=nf>@spec_const1</span> <span class=p>=</span> true
spv<span class=p>.</span>specConstant <span class=nf>@spec_const2</span> spec_id<span class=p>(</span><span class=m>5</span><span class=p>)</span> <span class=p>=</span> <span class=m>42</span> <span class=p>:</span> <span class=k>i32</span>
</code></pre></div><p>TODO(antiagainst): support composite spec constants with another op</p><h4 id=attributes-41>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>sym_name</code></td><td align=center>StringAttr</td><td>string attribute</td></tr><tr><td align=center><code>default_value</code></td><td align=center>Attribute</td><td>any attribute</td></tr></tbody></table><h3 id=spvstore-spirvstoreop><code>spv.Store</code> (spirv::StoreOp)</h3><p>Store through a pointer.</p><p>Pointer is the pointer to store through. Its type must be an
OpTypePointer whose Type operand is the same as the type of Object.</p><p>Object is the object to store.</p><p>If present, any Memory Operands must begin with a memory operand
literal. If not present, it is the same as specifying the memory operand
None.</p><pre><code>store-op ::= `spv.Store ` storage-class ssa-use `, ` ssa-use `, `
              (`[` memory-access `]`)? `:` spirv-element-type
</code></pre><h4 id=example-117>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>Variable <span class=p>:</span> <span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=k>f32</span><span class=p>,</span> Function<span class=p>&gt;</span>
<span class=nv>%1</span> <span class=p>=</span> spv<span class=p>.</span>FMul <span class=p>.</span><span class=p>.</span><span class=p>.</span> <span class=p>:</span> <span class=k>f32</span>
spv<span class=p>.</span>Store <span class=s>&#34;Function&#34;</span> <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>f32</span>
spv<span class=p>.</span>Store <span class=s>&#34;Function&#34;</span> <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>[</span><span class=s>&#34;Volatile&#34;</span><span class=p>]</span> <span class=p>:</span> <span class=k>f32</span>
spv<span class=p>.</span>Store <span class=s>&#34;Function&#34;</span> <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>[</span><span class=s>&#34;Aligned&#34;</span><span class=p>,</span> <span class=m>4</span><span class=p>]</span> <span class=p>:</span> <span class=k>f32</span>
</code></pre></div><h4 id=attributes-42>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>memory_access</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V MemoryAccess</td></tr><tr><td align=center><code>alignment</code></td><td align=center>IntegerAttr</td><td>32-bit signless integer attribute</td></tr></tbody></table><h4 id=operands-105>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>ptr</code></td><td>any SPIR-V pointer type</td></tr><tr><td align=center><code>value</code></td><td>void or bool or 8/16/32/64-bit integer or 16/32/64-bit float or vector of bool or 8/16/32/64-bit integer or 16/32/64-bit float values of length 2/3/4 or any SPIR-V pointer type or any SPIR-V array type or any SPIR-V runtime array type or any SPIR-V struct type</td></tr></tbody></table><h3 id=spvsubgroupballotkhr-spirvsubgroupballotkhrop><code>spv.SubgroupBallotKHR</code> (spirv::SubgroupBallotKHROp)</h3><p>See extension SPV_KHR_shader_ballot</p><p>Syntax:</p><pre><code>operation ::= `spv.SubgroupBallotKHR` $predicate attr-dict `:` type($result)
</code></pre><p>Computes a bitfield value combining the Predicate value from all invocations
in the current Subgroup that execute the same dynamic instance of this
instruction. The bit is set to one if the corresponding invocation is active
and the predicate is evaluated to true; otherwise, it is set to zero.</p><p>Predicate must be a Boolean type.</p><p>Result Type must be a 4 component vector of 32 bit integer types.</p><p>Result is a set of bitfields where the first invocation is represented in bit
0 of the first vector component and the last (up to SubgroupSize) is the
higher bit number of the last bitmask needed to represent all bits of the
subgroup invocations.</p><pre><code>subgroup-ballot-op ::= ssa-id `=` `spv.SubgroupBallotKHR`
                            ssa-use `:` `vector` `&lt;` 4 `x` `i32` `&gt;`
</code></pre><h4 id=example-118>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>SubgroupBallotKHR <span class=nv>%predicate</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-106>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>predicate</code></td><td>bool</td></tr></tbody></table><h4 id=results-106>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>vector of 32-bit integer values of length 4</td></tr></tbody></table><h3 id=spvuconvert-spirvuconvertop><code>spv.UConvert</code> (spirv::UConvertOp)</h3><pre><code>Convert unsigned width. This is either a truncate or a zero extend.
</code></pre><p>Result Type must be a scalar or vector of integer type, whose Signedness
operand is 0.</p><p>Unsigned Value must be a scalar or vector of integer type. It must have
the same number of components as Result Type. The component width
cannot equal the component width in Result Type.</p><p>Results are computed per component.</p><pre><code>u-convert-op ::= ssa-id `=` `spv.UConvertOp` ssa-use
             `:` operand-type `to` result-type
</code></pre><h4 id=example-119>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%1</span> <span class=p>=</span> spv<span class=p>.</span>UConvertOp <span class=nv>%0</span> <span class=p>:</span> <span class=k>i32</span> to <span class=k>i64</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>UConvertOp <span class=nv>%2</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>i32</span><span class=p>&gt;</span> to <span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>i64</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-107>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-107>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spvudiv-spirvudivop><code>spv.UDiv</code> (spirv::UDivOp)</h3><p>Unsigned-integer division of Operand 1 divided by Operand 2.</p><p>Result Type must be a scalar or vector of integer type, whose Signedness
operand is 0.</p><p>The types of Operand 1 and Operand 2 both must be the same as Result
Type.</p><p>Results are computed per component. The resulting value is undefined
if Operand 2 is 0.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                             `vector&lt;` integer-literal `x` integer-type `&gt;`
udiv-op ::= ssa-id `=` `spv.UDiv` ssa-use, ssa-use
                       `:` integer-scalar-vector-type
</code></pre><h4 id=example-120>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>UDiv <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>UDiv <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>

</code></pre></div><h4 id=operands-108>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-108>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spvugreaterthanequal-spirvugreaterthanequalop><code>spv.UGreaterThanEqual</code> (spirv::UGreaterThanEqualOp)</h3><pre><code>Unsigned-integer comparison if Operand 1 is greater than or equal to
Operand 2.
</code></pre><p>Result Type must be a scalar or vector of Boolean type.</p><p>The type of Operand 1 and Operand 2 must be a scalar or vector of
integer type. They must have the same component width, and they must
have the same number of components as Result Type.</p><p>Results are computed per component.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                             `vector&lt;` integer-literal `x` integer-type `&gt;`
ugreater-than-equal-op ::= ssa-id `=` `spv.UGreaterThanEqual` ssa-use, ssa-use
                                      `:` integer-scalar-vector-type
</code></pre><h4 id=example-121>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>UGreaterThanEqual <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>UGreaterThanEqual <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>

</code></pre></div><h4 id=operands-109>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-109>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>bool or vector of bool values of length 2/3/4</td></tr></tbody></table><h3 id=spvugreaterthan-spirvugreaterthanop><code>spv.UGreaterThan</code> (spirv::UGreaterThanOp)</h3><pre><code>Unsigned-integer comparison if Operand 1 is greater than  Operand 2.
</code></pre><p>Result Type must be a scalar or vector of Boolean type.</p><p>The type of Operand 1 and Operand 2 must be a scalar or vector of
integer type. They must have the same component width, and they must
have the same number of components as Result Type.</p><p>Results are computed per component.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                             `vector&lt;` integer-literal `x` integer-type `&gt;`
ugreater-than-op ::= ssa-id `=` `spv.UGreaterThan` ssa-use, ssa-use
                                `:` integer-scalar-vector-type
</code></pre><h4 id=example-122>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>UGreaterThan <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>UGreaterThan <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>

</code></pre></div><h4 id=operands-110>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-110>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>bool or vector of bool values of length 2/3/4</td></tr></tbody></table><h3 id=spvulessthanequal-spirvulessthanequalop><code>spv.ULessThanEqual</code> (spirv::ULessThanEqualOp)</h3><pre><code>Unsigned-integer comparison if Operand 1 is less than or equal to
Operand 2.
</code></pre><p>Result Type must be a scalar or vector of Boolean type.</p><p>The type of Operand 1 and Operand 2 must be a scalar or vector of
integer type. They must have the same component width, and they must
have the same number of components as Result Type.</p><p>Results are computed per component.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                             `vector&lt;` integer-literal `x` integer-type `&gt;`
uless-than-equal-op ::= ssa-id `=` `spv.ULessThanEqual` ssa-use, ssa-use
                                   `:` integer-scalar-vector-type
</code></pre><h4 id=example-123>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>ULessThanEqual <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>ULessThanEqual <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>

</code></pre></div><h4 id=operands-111>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-111>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>bool or vector of bool values of length 2/3/4</td></tr></tbody></table><h3 id=spvulessthan-spirvulessthanop><code>spv.ULessThan</code> (spirv::ULessThanOp)</h3><pre><code>Unsigned-integer comparison if Operand 1 is less than Operand 2.
</code></pre><p>Result Type must be a scalar or vector of Boolean type.</p><p>The type of Operand 1 and Operand 2 must be a scalar or vector of
integer type. They must have the same component width, and they must
have the same number of components as Result Type.</p><p>Results are computed per component.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                             `vector&lt;` integer-literal `x` integer-type `&gt;`
uless-than-op ::= ssa-id `=` `spv.ULessThan` ssa-use, ssa-use
                             `:` integer-scalar-vector-type
</code></pre><h4 id=example-124>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>ULessThan <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>ULessThan <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>

</code></pre></div><h4 id=operands-112>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-112>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>bool or vector of bool values of length 2/3/4</td></tr></tbody></table><h3 id=spvumod-spirvumodop><code>spv.UMod</code> (spirv::UModOp)</h3><p>Unsigned modulo operation of Operand 1 modulo Operand 2.</p><p>Result Type must be a scalar or vector of integer type, whose Signedness
operand is 0.</p><p>The types of Operand 1 and Operand 2 both must be the same as Result
Type.</p><p>Results are computed per component. The resulting value is undefined
if Operand 2 is 0.</p><pre><code>integer-scalar-vector-type ::= integer-type |
                             `vector&lt;` integer-literal `x` integer-type `&gt;`
umod-op ::= ssa-id `=` `spv.UMod` ssa-use, ssa-use
                       `:` integer-scalar-vector-type
</code></pre><h4 id=example-125>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%4</span> <span class=p>=</span> spv<span class=p>.</span>UMod <span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span> <span class=p>:</span> <span class=k>i32</span>
<span class=nv>%5</span> <span class=p>=</span> spv<span class=p>.</span>UMod <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span>

</code></pre></div><h4 id=operands-113>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>operand1</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr><tr><td align=center><code>operand2</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h4 id=results-113>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>8/16/32/64-bit integer or vector of 8/16/32/64-bit integer values of length 2/3/4</td></tr></tbody></table><h3 id=spvundef-spirvundefop><code>spv.undef</code> (spirv::UndefOp)</h3><p>Make an intermediate object whose value is undefined.</p><p>Syntax:</p><pre><code>operation ::= `spv.undef` attr-dict `:` type($result)
</code></pre><p>Result Type is the type of object to make.</p><p>Each consumption of Result <id>yields an arbitrary, possibly different
bit pattern or abstract value resulting in possibly different concrete,
abstract, or opaque values.</p><pre><code>undef-op ::= `spv.undef` `:` spirv-type
</code></pre><h4 id=example-126>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span>undef <span class=p>:</span> <span class=k>f32</span>
<span class=nv>%1</span> <span class=p>=</span> spv<span class=p>.</span>undef <span class=p>:</span> <span class=p>!</span>spv<span class=p>.</span>struct<span class=p>&lt;</span><span class=p>!</span>spv<span class=p>.</span>array<span class=p>&lt;</span><span class=m>4 x</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>i32</span><span class=p>&gt;</span><span class=p>&gt;</span><span class=p>&gt;</span>
</code></pre></div><h4 id=results-114>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>result</code></td><td>void or bool or 8/16/32/64-bit integer or 16/32/64-bit float or vector of bool or 8/16/32/64-bit integer or 16/32/64-bit float values of length 2/3/4 or any SPIR-V pointer type or any SPIR-V array type or any SPIR-V runtime array type or any SPIR-V struct type</td></tr></tbody></table><h3 id=spvunreachable-spirvunreachableop><code>spv.Unreachable</code> (spirv::UnreachableOp)</h3><p>Declares that this block is not reachable in the CFG.</p><p>Syntax:</p><pre><code>operation ::= `spv.Unreachable` attr-dict
</code></pre><p>This instruction must be the last instruction in a block.</p><pre><code>unreachable-op ::= `spv.Unreachable`
</code></pre><h3 id=spvvariable-spirvvariableop><code>spv.Variable</code> (spirv::VariableOp)</h3><pre><code>Allocate an object in memory, resulting in a pointer to it, which can be
used with OpLoad and OpStore.
</code></pre><p>Result Type must be an OpTypePointer. Its Type operand is the type of
object in memory.</p><p>Storage Class is the Storage Class of the memory holding the object. It
cannot be Generic. It must be the same as the Storage Class operand of
the Result Type.</p><p>Initializer is optional. If Initializer is present, it will be the
initial value of the variable’s memory content. Initializer must be an
<id>from a constant instruction or a global (module scope) OpVariable
instruction. Initializer must have the same type as the type pointed to
by Result Type.</p><pre><code>variable-op ::= ssa-id `=` `spv.Variable` (`init(` ssa-use `)`)?
                (`bind(` integer-literal, integer-literal `)`)?
                (`built_in(` string-literal `)`)?
                attribute-dict? `:` spirv-pointer-type
</code></pre><p>where <code>init</code> specifies initializer and <code>bind</code> specifies the
descriptor set and binding number. <code>built_in</code> specifies SPIR-V
BuiltIn decoration associated with the op.</p><h4 id=example-127>Example:</h4><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> spv<span class=p>.</span><span class=kt>constant</span> <span class=p>.</span><span class=p>.</span><span class=p>.</span>

<span class=nv>%1</span> <span class=p>=</span> spv<span class=p>.</span>Variable <span class=p>:</span> <span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=k>f32</span><span class=p>,</span> Function<span class=p>&gt;</span>
<span class=nv>%2</span> <span class=p>=</span> spv<span class=p>.</span>Variable init<span class=p>(</span><span class=nv>%0</span><span class=p>)</span><span class=p>:</span> <span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=k>f32</span><span class=p>,</span> Private<span class=p>&gt;</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>Variable init<span class=p>(</span><span class=nv>%0</span><span class=p>)</span> bind<span class=p>(</span><span class=m>1</span><span class=p>,</span> <span class=m>2</span><span class=p>)</span><span class=p>:</span> <span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=k>f32</span><span class=p>,</span> Uniform<span class=p>&gt;</span>
<span class=nv>%3</span> <span class=p>=</span> spv<span class=p>.</span>Variable built_in<span class=p>(</span><span class=s>&#34;GlobalInvocationID&#34;</span><span class=p>)</span> <span class=p>:</span> <span class=p>!</span>spv<span class=p>.</span>ptr<span class=p>&lt;</span><span class=kt>vector</span><span class=p>&lt;</span><span class=m>3x</span><span class=k>i32</span><span class=p>&gt;</span><span class=p>,</span> Uniform<span class=p>&gt;</span>
</code></pre></div><h4 id=attributes-43>Attributes:</h4><table><thead><tr><th align=center>Attribute</th><th align=center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>storage_class</code></td><td align=center>IntegerAttr</td><td>valid SPIR-V StorageClass</td></tr></tbody></table><h4 id=operands-114>Operands:</h4><table><thead><tr><th align=center>Operand</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>initializer</code></td><td>any type</td></tr></tbody></table><h4 id=results-115>Results:</h4><table><thead><tr><th align=center>Result</th><th>Description</th></tr></thead><tbody><tr><td align=center><code>pointer</code></td><td>any SPIR-V pointer type</td></tr></tbody></table><div class=edit-meta><br></div><nav class=pagination><a class="nav nav-prev" href=/docs/Dialects/ShapeDialect/ title="'shape' Dialect"><i class="fas fa-arrow-left" aria-hidden=true></i>Prev - 'shape' Dialect</a>
<a class="nav nav-next" href=/docs/Dialects/Standard/ title="'std' Dialect">Next - 'std' Dialect <i class="fas fa-arrow-right" aria-hidden=true></i></a></nav><footer><p class=powered>Powered by <a href=https://gohugo.io>Hugo</a>. Theme by <a href=https://themes.gohugo.io/hugo-theme-techdoc/>TechDoc</a>. Designed by <a href=https://github.com/thingsym/hugo-theme-techdoc>Thingsym</a>.</p></footer></main><div class=sidebar><nav class=slide-menu><ul><li><a href=https://mlir.llvm.org/>Home</a></li><li><a href=/talks/>Talks and Related Publications</a></li><li><a href=/users/>Users of MLIR</a></li><li class=has-sub-menu><a href=/getting_started/>Getting Started<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/getting_started/Debugging/>Debugging</a></li><li><a href=/getting_started/Faq/>FAQ</a></li><li><a href=/getting_started/Contributing/>How to Contribute</a></li><li><a href=/getting_started/DeveloperGuide/>Developer Guide</a></li><li><a href=/getting_started/openprojects/>Open Projects</a></li><li><a href=/getting_started/Glossary/>Glossary</a></li><li><a href=/getting_started/TestingGuide/>Testing Guide</a></li></ul></li><li class="parent has-sub-menu"><a href=/docs/>Code Documentation<span class="mark opened">-</span></a><ul class=sub-menu><li class="parent has-sub-menu"><a href=/docs/Dialects/>Dialects<span class="mark opened">-</span></a><ul class=sub-menu><li><a href=/docs/Dialects/Affine/>'affine' Dialect</a></li><li><a href=/docs/Dialects/FxpMathDialect/>'fxpmath' Dialect</a></li><li><a href=/docs/Dialects/GPU/>'gpu' Dialect</a></li><li><a href=/docs/Dialects/Linalg/>'linalg' Dialect</a></li><li><a href=/docs/Dialects/LLVM/>'llvm' Dialect</a></li><li><a href=/docs/Dialects/LoopDialect/>'loop' Dialect</a></li><li><a href=/docs/Dialects/NVVMDialect/>'nvvm' Dialect</a></li><li><a href=/docs/Dialects/OpenMPDialect/>'omp' Dialect</a></li><li><a href=/docs/Dialects/QuantDialect/>'quant' Dialect</a></li><li><a href=/docs/Dialects/ROCDLDialect/>'rocdl' Dialect</a></li><li><a href=/docs/Dialects/ShapeDialect/>'shape' Dialect</a></li><li class=active><a href=/docs/Dialects/SPIR-V/>'spv' Dialect</a></li><li><a href=/docs/Dialects/Standard/>'std' Dialect</a></li><li><a href=/docs/Dialects/Vector/>'vector' Dialect</a></li></ul></li><li class=has-sub-menu><a href=/docs/Tutorials/Toy/>Toy<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/docs/Tutorials/Toy/Ch-1/>Chapter 1: Toy Tutorial Introduction</a></li><li><a href=/docs/Tutorials/Toy/Ch-2/>Chapter 2: Emitting Basic MLIR</a></li><li><a href=/docs/Tutorials/Toy/Ch-3/>Chapter 3: High-level Language-Specific Analysis and Transformation</a></li><li><a href=/docs/Tutorials/Toy/Ch-4/>Chapter 4: Enabling Generic Transformation with Interfaces</a></li><li><a href=/docs/Tutorials/Toy/Ch-5/>Chapter 5: Partial Lowering to Lower-Level Dialects for Optimization</a></li><li><a href=/docs/Tutorials/Toy/Ch-6/>Chapter 6: Lowering to LLVM and CodeGeneration</a></li><li><a href=/docs/Tutorials/Toy/Ch-7/>Chapter 7: Adding a Composite Type to Toy</a></li></ul></li><li><a href=/docs/EDSC/>Background: declarative builders API</a></li><li><a href=/docs/ConversionToLLVMDialect/>Conversion to the LLVM Dialect</a></li><li><a href=/docs/CreatingADialect/>Creating a Dialect</a></li><li><a href=/docs/DialectConversion/>Dialect Conversion</a></li><li><a href=/docs/Diagnostics/>Introduction and Usage Guide to MLIR's Diagnostics Infrastructure</a></li><li><a href=/docs/Interfaces/>Introduction to MLIR Interfaces</a></li><li><a href=/docs/Traits/>Introduction to MLIR Operation Traits</a></li><li><a href=/docs/RationaleLinalgDialect/>Linalg Dialect Rationale: The Case For Compiler-Friendly Custom Operations</a></li><li><a href=/docs/GenericDAGRewriter/>MLIR Generic DAG Rewriter Infrastructure</a></li><li><a href=/docs/Passes/>MLIR Passes</a></li><li><a href=/docs/Quantization/>MLIR Quantization</a></li><li><a href=/docs/Rationale/>MLIR Rationale</a></li><li><a href=/docs/LangRef/>MLIR Specification</a></li><li><a href=/docs/MLIRForGraphAlgorithms/>MLIR: Incremental Application to Graph Algorithms in ML Frameworks</a></li><li><a href=/docs/RationaleSimplifiedPolyhedralForm/>MLIR: The case for a simplified polyhedral form</a></li><li><a href=/docs/Canonicalization/>Operation Canonicalization</a></li><li><a href=/docs/QuickstartRewrites/>Quickstart tutorial to adding MLIR graph rewrite</a></li><li><a href=/docs/DefiningAttributesAndTypes/>Quickstart tutorial to defining custom dialect attributes and types</a></li><li><a href=/docs/ShapeInference/>Shape inference</a></li><li><a href=/docs/SymbolsAndSymbolTables/>Symbols and Symbol Tables</a></li><li><a href=/docs/DeclarativeRewrites/>Table-driven Declarative Rewrite Rule (DRR)</a></li><li><a href=/docs/OpDefinitions/>Table-driven Operation Definition Specification (ODS)</a></li><li><a href=/docs/UsageOfConst/>Usage of 'Const' in MLIR, for core IR types</a></li><li><a href=/docs/WritingAPass/>Writing a Pass</a></li></ul></li></ul></nav><div class=sidebar-footer></div></div></div><a href=# id=backtothetop-fixed class=backtothetop data-backtothetop-duration=600 data-backtothetop-easing=easeOutQuart data-backtothetop-fixed-fadein=1000 data-backtothetop-fixed-fadeout=1000 data-backtothetop-fixed-bottom=10 data-backtothetop-fixed-right=20><span class="fa-layers fa-fw"><i class="fas fa-circle"></i><i class="fas fa-arrow-circle-up"></i></span></a></div></body></html>