set  _ENDIAN little
set _TAP_TYPE 1234

if { [info exists CPUTAPID] } {
   set _CPUTAPID $CPUTAPID
} else {
  # set useful default
   set _CPUTAPID 0x10001fff 
}

adapter_khz 100000
adapter_nsrst_delay 260
ftdi_tdo_sample_edge falling
jtag_ntrst_delay 250

set _CHIPNAME fpga_spinal
jtag newtap $_CHIPNAME bridge -expected-id $_CPUTAPID -irlen 4 -ircapture 0x1 -irmask 0xF 

target create $_CHIPNAME.cpu0 vexriscv -endian $_ENDIAN -chain-position $_CHIPNAME.bridge -coreid 0 -dbgbase 0xF00F0000
vexriscv readWaitCycles 12
vexriscv cpuConfigFile $CPU0_YAML

poll_period 50


init
#echo "Halting processor"
soft_reset_halt
sleep 1000


load_image ../SaxonSoc.git/software/standalone/sdramInit/build/sdramInit.bin 0x20000000
reg pc 0x20000000
resume
sleep 200
halt

set linuxPath ../buildroot/output/images/
load_image ../SaxonSoc.git/software/standalone/machineModeSbi/build/machineModeSbi.bin 0x81FF0000
load_image ${linuxPath}dtb 0x80BF0000
load_image ${linuxPath}Image 0x80000000
load_image ${linuxPath}rootfs.cpio 0x80C00000

dump_image dumpDtb 0x80BF0000 816 
#dump_image dumpImage 0x80400000 2890012 
#dump_image dumpRootfs.cpio 0x80C00000 4967424 

#dump_image dumpImage 0x80400000 100000 
#sleep 20000
#dump_image dumpImage2 0x80400000 100000 
#sleep 20000
#dump_image dumpImage3 0x80400000 100000 
#sleep 20000
#dump_image dumpImage4 0x80400000 100000 

#dump_image dumpImage 0x80400000 2890012 
#dump_image dumpImage2 0x80400000 2890012 
#dump_image dumpImage3 0x80400000 2890012 
#sleep 20000
#dump_image dumpImage4 0x80400000 2890012 
#exit
#dump_image dumpRootfs.cpio 0x80C00000 4967424  

sleep 20
reg pc 0x81FF0000
sleep 20
resume
exit
