5 18 101 7 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (sbit_sel1.vcd) 2 -o (sbit_sel1.cdd) 2 -v (sbit_sel1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 sbit_sel1.v 1 33 1
2 1 0 7 d000d 6 1008 0 0 32 48 1 0
2 2 23 7 b000e 6 100c 0 1 1 18 0 1 0 0 0 0 z
2 3 1 7 70007 0 1410 0 0 1 1 a
2 4 35 7 7000e 5 e 2 3
2 5 0 8 d000d 6 1008 0 0 32 48 2 0
2 6 23 8 b000e 6 1004 0 5 1 18 0 1 0 0 0 0 z
2 7 1 8 70007 0 1410 0 0 1 1 b
2 8 35 8 7000e 3 6 6 7
2 9 0 9 d000d 6 1008 0 0 32 48 3 0
2 10 23 9 b000e 6 100c 0 9 1 18 0 1 0 0 0 0 z
2 11 1 9 70007 0 1410 0 0 1 1 c
2 12 35 9 7000e 5 e 10 11
2 13 0 10 d000d 6 1008 0 0 32 48 4 0
2 14 23 10 b000e 6 100c 0 13 1 18 0 1 0 0 0 0 z
2 15 1 10 70007 0 1410 0 0 1 1 d
2 16 35 10 7000e 5 e 14 15
2 17 0 11 110011 1 1008 0 0 32 48 1 0
2 18 1 11 d000f 2 100c 0 0 3 1 sel
2 19 6 11 d0011 6 1288 17 18 32 18 0 ffffffff fffffffe 1 2 0
2 20 23 11 b0012 6 100c 0 19 1 18 0 1 0 0 0 0 z
2 21 1 11 70007 0 1410 0 0 1 1 e
2 22 35 11 70012 5 e 20 21
1 sel 1 3 7000b 1 0 2 0 3 17 0 7 0 0 2 0
1 z 2 4 70011 1 0 4 1 4 17 0 f 0 d d 0
1 a 3 5 60011 1 0 0 0 1 17 1 1 0 1 1 0
1 b 4 5 60014 1 0 0 0 1 17 1 1 0 0 0 0
1 c 5 5 60017 1 0 0 0 1 17 1 1 0 1 1 0
1 d 6 5 6001a 1 0 0 0 1 17 1 1 0 1 1 0
1 e 7 5 6001d 1 0 0 0 1 17 1 1 0 1 1 0
4 4 7 7 f 4 4 4
4 8 8 7 f 8 8 8
4 12 9 7 f 12 12 12
4 16 10 7 f 16 16 16
4 22 11 7 f 22 22 22
3 1 main.$u0 "main.$u0" 0 sbit_sel1.v 0 31 1
