# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom registerfile_generic.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:38:22 on Apr 23,2021
# vcom -reportprogress 300 registerfile_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity registerfile_generic
# -- Compiling architecture behavioural of registerfile_generic
# End time: 15:38:22 on Apr 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom tb_registerfile_generic.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:38:23 on Apr 23,2021
# vcom -reportprogress 300 tb_registerfile_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_registerfile_generic
# -- Compiling architecture testbench of tb_registerfile_generic
# End time: 15:38:23 on Apr 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 10ps work.tb_registerfile_generic
# vsim -t 10ps work.tb_registerfile_generic 
# Start time: 15:38:34 on Apr 23,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_registerfile_generic(testbench)#1
add wave *
run 5 ns
run 50 ns
vcom tb_registerfile_generic.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:50:01 on Apr 23,2021
# vcom -reportprogress 300 tb_registerfile_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_registerfile_generic
# -- Compiling architecture testbench of tb_registerfile_generic
# End time: 15:50:01 on Apr 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_registerfile_generic(testbench)#1
run 20 ns
run 20 ns
# End time: 15:53:37 on Apr 23,2021, Elapsed time: 0:15:03
# Errors: 0, Warnings: 0
