fifo_x.v,verilog,xil_defaultlib,../../../../Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/sim/fifo_x.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
