
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002748                       # Number of seconds simulated
sim_ticks                                  2748426000                       # Number of ticks simulated
final_tick                                 2748426000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  62557                       # Simulator instruction rate (inst/s)
host_op_rate                                   102019                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               57443582                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670484                       # Number of bytes of host memory used
host_seconds                                    47.85                       # Real time elapsed on the host
sim_insts                                     2993062                       # Number of instructions simulated
sim_ops                                       4881169                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2748426000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          52928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         161024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             213952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        52928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52928                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             827                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3343                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          19257568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          58587715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              77845283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     19257568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19257568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         19257568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         58587715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             77845283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       827.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7050                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3343                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3343                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 213952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  213952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2748314000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3343                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          872                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    243.743119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   166.788975                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   265.070245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          195     22.36%     22.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          485     55.62%     77.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           44      5.05%     83.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           33      3.78%     86.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           17      1.95%     88.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           19      2.18%     90.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      0.80%     91.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      1.03%     92.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           63      7.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          872                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        52928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       161024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 19257567.786071009934                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 58587715.295954845846                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          827                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2516                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27733000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     98380000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33534.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39101.75                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                     63431750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               126113000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16715000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18974.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37724.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        77.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     77.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2461                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     822110.08                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  3934140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2075865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                14615580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         167182080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             55404000                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              6720000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       681173940                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       190181760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        159378660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1280666025                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            465.963437                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2609262000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     10041000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      70720000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    620361000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    495257750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      58193500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1493852750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2363340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1233375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 9253440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         74371440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             29563050                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2503200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       283264350                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        97817280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        437246160                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              937615635                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            341.146400                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2677008000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3203000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      31460000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1801149750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    254750750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      36690750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    621171750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2748426000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1393226                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1393226                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            121374                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               825065                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   20440                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3695                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          825065                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             409698                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           415367                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        47043                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2748426000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      568113                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      399424                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           502                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            86                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2748426000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2748426000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      372356                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           113                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2748426000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2748427                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             449655                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7983084                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1393226                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             430138                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2141614                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  242904                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        112                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           288                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           23                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    372315                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 20515                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2713177                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.672136                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.614197                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   840211     30.97%     30.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   113990      4.20%     35.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    37689      1.39%     36.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    79278      2.92%     39.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   113431      4.18%     43.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    58028      2.14%     45.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    97077      3.58%     49.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    64979      2.39%     51.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1308494     48.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2713177                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.506918                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.904601                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   434208                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                626469                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1371037                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                160011                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 121452                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               11471953                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 121452                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   535543                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  569086                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1952                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1386745                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 98399                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10762386                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3097                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   7610                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    389                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  42485                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            13639617                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              25719166                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         15787606                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             58680                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               6107409                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  7532208                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 93                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             62                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    411525                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               712278                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              582671                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             66110                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            44871                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    9308927                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  77                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7789260                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            234025                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         4427834                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5488907                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             50                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2713177                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.870900                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.878673                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1167724     43.04%     43.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               74239      2.74%     45.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              123129      4.54%     50.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              146289      5.39%     55.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              250097      9.22%     64.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              139333      5.14%     70.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              488622     18.01%     88.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              188841      6.96%     95.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              134903      4.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2713177                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  472981     99.70%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     12      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    670      0.14%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   445      0.09%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               148      0.03%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              117      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             50833      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6703659     86.06%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   25      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1148      0.01%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 183      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  396      0.01%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  796      0.01%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  980      0.01%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 604      0.01%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                214      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               547632      7.03%     93.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              395796      5.08%     98.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           45168      0.58%     99.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41820      0.54%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7789260                       # Type of FU issued
system.cpu.iq.rate                           2.834079                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      474390                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.060903                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           18819255                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          13627661                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7417934                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              180857                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             109260                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        87047                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8122289                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   90528                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            28504                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       292875                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          135                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           87                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       274133                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           194                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 121452                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  538513                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3779                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             9309004                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              8214                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                712278                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               582671                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 58                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    588                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2950                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             87                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          48791                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        89987                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               138778                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7591662                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                568082                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            197598                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       967503                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   781585                       # Number of branches executed
system.cpu.iew.exec_stores                     399421                       # Number of stores executed
system.cpu.iew.exec_rate                     2.762184                       # Inst execution rate
system.cpu.iew.wb_sent                        7556691                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7504981                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5465551                       # num instructions producing a value
system.cpu.iew.wb_consumers                   8017033                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.730646                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.681742                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         4427896                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            121391                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2084698                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.341427                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.933736                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       929586     44.59%     44.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       257110     12.33%     56.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       184794      8.86%     65.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       150032      7.20%     72.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        85584      4.11%     77.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        57445      2.76%     79.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        62732      3.01%     82.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        60898      2.92%     85.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       296517     14.22%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2084698                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2993062                       # Number of instructions committed
system.cpu.commit.committedOps                4881169                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         727941                       # Number of memory references committed
system.cpu.commit.loads                        419403                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     542927                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      84924                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4862924                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 8778                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        16513      0.34%      0.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4133662     84.69%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.02%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.01%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.01%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     85.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          377781      7.74%     92.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         267242      5.47%     98.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        41622      0.85%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        41296      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4881169                       # Class of committed instruction
system.cpu.commit.bw_lim_events                296517                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11097246                       # The number of ROB reads
system.cpu.rob.rob_writes                    19255061                       # The number of ROB writes
system.cpu.timesIdled                             490                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           35250                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2993062                       # Number of Instructions Simulated
system.cpu.committedOps                       4881169                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.918266                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.918266                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.089009                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.089009                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 10335793                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6283988                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     48280                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    45970                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3577490                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3256660                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2672619                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2748426000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1000.401312                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              840489                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3636                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            231.157591                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            227000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1000.401312                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.976954                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.976954                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          279                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          309                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13564004                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13564004                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2748426000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       529752                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          529752                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       307101                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         307101                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       836853                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           836853                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       836853                       # number of overall hits
system.cpu.dcache.overall_hits::total          836853                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9233                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9233                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1437                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1437                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        10670                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10670                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        10670                       # number of overall misses
system.cpu.dcache.overall_misses::total         10670                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    632513000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    632513000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    124983000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    124983000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    757496000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    757496000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    757496000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    757496000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       538985                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       538985                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       308538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       308538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       847523                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       847523                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       847523                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       847523                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017130                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017130                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004657                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004657                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012590                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012590                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012590                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012590                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68505.686126                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68505.686126                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 86974.947808                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86974.947808                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70993.064667                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70993.064667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70993.064667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70993.064667                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7263                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               175                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.502857                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1646                       # number of writebacks
system.cpu.dcache.writebacks::total              1646                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         7029                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7029                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         7034                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7034                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7034                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7034                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2204                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2204                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1432                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1432                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3636                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3636                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3636                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3636                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    190692000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    190692000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    121793000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    121793000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    312485000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    312485000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    312485000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    312485000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004641                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004641                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004290                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004290                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004290                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004290                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 86520.871143                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86520.871143                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85050.977654                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85050.977654                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 85941.969197                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85941.969197                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 85941.969197                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 85941.969197                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2612                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2748426000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2748426000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2748426000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           692.611857                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              372015                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               839                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            443.402861                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   692.611857                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.676379                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.676379                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          734                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          684                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            745469                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           745469                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2748426000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       371176                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          371176                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       371176                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           371176                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       371176                       # number of overall hits
system.cpu.icache.overall_hits::total          371176                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1139                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1139                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1139                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1139                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1139                       # number of overall misses
system.cpu.icache.overall_misses::total          1139                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    114127999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    114127999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    114127999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    114127999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    114127999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    114127999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       372315                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       372315                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       372315                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       372315                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       372315                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       372315                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003059                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003059                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003059                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003059                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003059                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003059                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100200.174715                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100200.174715                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100200.174715                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100200.174715                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100200.174715                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100200.174715                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          535                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          107                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          105                       # number of writebacks
system.cpu.icache.writebacks::total               105                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          300                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          300                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          300                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          300                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          300                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          300                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          839                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          839                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          839                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          839                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          839                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          839                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     89490999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     89490999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     89490999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     89490999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     89490999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     89490999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002253                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002253                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002253                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002253                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002253                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002253                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 106663.884386                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 106663.884386                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 106663.884386                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 106663.884386                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 106663.884386                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 106663.884386                       # average overall mshr miss latency
system.cpu.icache.replacements                    105                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2748426000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2748426000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   2748426000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2730.741778                       # Cycle average of tags in use
system.l2.tags.total_refs                        7183                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3343                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.148669                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       759.144353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1971.597425                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.023167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.060168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.083336                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3343                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          331                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2955                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.102020                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     60807                       # Number of tag accesses
system.l2.tags.data_accesses                    60807                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   2748426000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks         1646                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1646                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          103                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              103                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data               508                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   508                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           612                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               612                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1120                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1132                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data                1120                       # number of overall hits
system.l2.overall_hits::total                    1132                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             924                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 924                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          827                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              827                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1592                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1592                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                827                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2516                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3343                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               827                       # number of overall misses
system.l2.overall_misses::.cpu.data              2516                       # number of overall misses
system.l2.overall_misses::total                  3343                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data    106781000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     106781000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     86707000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     86707000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    171121000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    171121000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     86707000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    277902000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        364609000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     86707000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    277902000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       364609000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks         1646                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1646                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          103                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          103                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data          1432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          839                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            839                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data         2204                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2204                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              839                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             3636                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4475                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             839                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            3636                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4475                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.645251                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.645251                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985697                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985697                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.722323                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.722323                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.985697                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.691969                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.747039                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985697                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.691969                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.747039                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 115563.852814                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115563.852814                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104845.223700                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104845.223700                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 107488.065327                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107488.065327                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 104845.223700                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 110453.895072                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109066.407418                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104845.223700                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 110453.895072                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109066.407418                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          924                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            924                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          827                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          827                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1592                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1592                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           827                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2516                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3343                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2516                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3343                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     88301000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     88301000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     70167000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     70167000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    139281000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    139281000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     70167000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    227582000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    297749000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     70167000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    227582000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    297749000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.645251                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.645251                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985697                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985697                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.722323                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.722323                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.691969                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.747039                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.691969                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.747039                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 95563.852814                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95563.852814                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84845.223700                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84845.223700                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87488.065327                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87488.065327                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84845.223700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90453.895072                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89066.407418                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84845.223700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90453.895072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89066.407418                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          3343                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2748426000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2419                       # Transaction distribution
system.membus.trans_dist::ReadExReq               924                       # Transaction distribution
system.membus.trans_dist::ReadExResp              924                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2419                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       213952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       213952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  213952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3343                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3343    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3343                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3343000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17770500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         7192                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         2717                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   2748426000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3043                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1646                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          105                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             966                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1432                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1432                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           839                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2204                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1783                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         9884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 11667                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        60416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       338048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 398464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4475                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002011                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.044806                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4466     99.80%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      9      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4475                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           10694000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2517999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          10908000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
