
f407IGT6-can.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004fc0  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009ec  08005148  08005148  00006148  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005b34  08005b34  000070b4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005b34  08005b34  00006b34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005b3c  08005b3c  000070b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005b3c  08005b3c  00006b3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005b40  08005b40  00006b40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b4  20000000  08005b44  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000070b4  2**0
                  CONTENTS
 10 .bss          0000067c  200000b4  200000b4  000070b4  2**2
                  ALLOC
 11 ._user_heap_stack 00000c00  20000730  20000730  000070b4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000070b4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ca92  00000000  00000000  000070e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000028d0  00000000  00000000  00013b76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b38  00000000  00000000  00016448  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000854  00000000  00000000  00016f80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023365  00000000  00000000  000177d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000fa6c  00000000  00000000  0003ab39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d2311  00000000  00000000  0004a5a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011c8b6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002c78  00000000  00000000  0011c8fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000069  00000000  00000000  0011f574  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000b4 	.word	0x200000b4
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005130 	.word	0x08005130

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000b8 	.word	0x200000b8
 80001c4:	08005130 	.word	0x08005130

080001c8 <strcmp>:
 80001c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d0:	2a01      	cmp	r2, #1
 80001d2:	bf28      	it	cs
 80001d4:	429a      	cmpcs	r2, r3
 80001d6:	d0f7      	beq.n	80001c8 <strcmp>
 80001d8:	1ad0      	subs	r0, r2, r3
 80001da:	4770      	bx	lr

080001dc <__aeabi_uldivmod>:
 80001dc:	b953      	cbnz	r3, 80001f4 <__aeabi_uldivmod+0x18>
 80001de:	b94a      	cbnz	r2, 80001f4 <__aeabi_uldivmod+0x18>
 80001e0:	2900      	cmp	r1, #0
 80001e2:	bf08      	it	eq
 80001e4:	2800      	cmpeq	r0, #0
 80001e6:	bf1c      	itt	ne
 80001e8:	f04f 31ff 	movne.w	r1, #4294967295
 80001ec:	f04f 30ff 	movne.w	r0, #4294967295
 80001f0:	f000 b988 	b.w	8000504 <__aeabi_idiv0>
 80001f4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001fc:	f000 f806 	bl	800020c <__udivmoddi4>
 8000200:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000204:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000208:	b004      	add	sp, #16
 800020a:	4770      	bx	lr

0800020c <__udivmoddi4>:
 800020c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000210:	9d08      	ldr	r5, [sp, #32]
 8000212:	468e      	mov	lr, r1
 8000214:	4604      	mov	r4, r0
 8000216:	4688      	mov	r8, r1
 8000218:	2b00      	cmp	r3, #0
 800021a:	d14a      	bne.n	80002b2 <__udivmoddi4+0xa6>
 800021c:	428a      	cmp	r2, r1
 800021e:	4617      	mov	r7, r2
 8000220:	d962      	bls.n	80002e8 <__udivmoddi4+0xdc>
 8000222:	fab2 f682 	clz	r6, r2
 8000226:	b14e      	cbz	r6, 800023c <__udivmoddi4+0x30>
 8000228:	f1c6 0320 	rsb	r3, r6, #32
 800022c:	fa01 f806 	lsl.w	r8, r1, r6
 8000230:	fa20 f303 	lsr.w	r3, r0, r3
 8000234:	40b7      	lsls	r7, r6
 8000236:	ea43 0808 	orr.w	r8, r3, r8
 800023a:	40b4      	lsls	r4, r6
 800023c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000240:	fa1f fc87 	uxth.w	ip, r7
 8000244:	fbb8 f1fe 	udiv	r1, r8, lr
 8000248:	0c23      	lsrs	r3, r4, #16
 800024a:	fb0e 8811 	mls	r8, lr, r1, r8
 800024e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000252:	fb01 f20c 	mul.w	r2, r1, ip
 8000256:	429a      	cmp	r2, r3
 8000258:	d909      	bls.n	800026e <__udivmoddi4+0x62>
 800025a:	18fb      	adds	r3, r7, r3
 800025c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000260:	f080 80ea 	bcs.w	8000438 <__udivmoddi4+0x22c>
 8000264:	429a      	cmp	r2, r3
 8000266:	f240 80e7 	bls.w	8000438 <__udivmoddi4+0x22c>
 800026a:	3902      	subs	r1, #2
 800026c:	443b      	add	r3, r7
 800026e:	1a9a      	subs	r2, r3, r2
 8000270:	b2a3      	uxth	r3, r4
 8000272:	fbb2 f0fe 	udiv	r0, r2, lr
 8000276:	fb0e 2210 	mls	r2, lr, r0, r2
 800027a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800027e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000282:	459c      	cmp	ip, r3
 8000284:	d909      	bls.n	800029a <__udivmoddi4+0x8e>
 8000286:	18fb      	adds	r3, r7, r3
 8000288:	f100 32ff 	add.w	r2, r0, #4294967295
 800028c:	f080 80d6 	bcs.w	800043c <__udivmoddi4+0x230>
 8000290:	459c      	cmp	ip, r3
 8000292:	f240 80d3 	bls.w	800043c <__udivmoddi4+0x230>
 8000296:	443b      	add	r3, r7
 8000298:	3802      	subs	r0, #2
 800029a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029e:	eba3 030c 	sub.w	r3, r3, ip
 80002a2:	2100      	movs	r1, #0
 80002a4:	b11d      	cbz	r5, 80002ae <__udivmoddi4+0xa2>
 80002a6:	40f3      	lsrs	r3, r6
 80002a8:	2200      	movs	r2, #0
 80002aa:	e9c5 3200 	strd	r3, r2, [r5]
 80002ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b2:	428b      	cmp	r3, r1
 80002b4:	d905      	bls.n	80002c2 <__udivmoddi4+0xb6>
 80002b6:	b10d      	cbz	r5, 80002bc <__udivmoddi4+0xb0>
 80002b8:	e9c5 0100 	strd	r0, r1, [r5]
 80002bc:	2100      	movs	r1, #0
 80002be:	4608      	mov	r0, r1
 80002c0:	e7f5      	b.n	80002ae <__udivmoddi4+0xa2>
 80002c2:	fab3 f183 	clz	r1, r3
 80002c6:	2900      	cmp	r1, #0
 80002c8:	d146      	bne.n	8000358 <__udivmoddi4+0x14c>
 80002ca:	4573      	cmp	r3, lr
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xc8>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 8105 	bhi.w	80004de <__udivmoddi4+0x2d2>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	4690      	mov	r8, r2
 80002de:	2d00      	cmp	r5, #0
 80002e0:	d0e5      	beq.n	80002ae <__udivmoddi4+0xa2>
 80002e2:	e9c5 4800 	strd	r4, r8, [r5]
 80002e6:	e7e2      	b.n	80002ae <__udivmoddi4+0xa2>
 80002e8:	2a00      	cmp	r2, #0
 80002ea:	f000 8090 	beq.w	800040e <__udivmoddi4+0x202>
 80002ee:	fab2 f682 	clz	r6, r2
 80002f2:	2e00      	cmp	r6, #0
 80002f4:	f040 80a4 	bne.w	8000440 <__udivmoddi4+0x234>
 80002f8:	1a8a      	subs	r2, r1, r2
 80002fa:	0c03      	lsrs	r3, r0, #16
 80002fc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000300:	b280      	uxth	r0, r0
 8000302:	b2bc      	uxth	r4, r7
 8000304:	2101      	movs	r1, #1
 8000306:	fbb2 fcfe 	udiv	ip, r2, lr
 800030a:	fb0e 221c 	mls	r2, lr, ip, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb04 f20c 	mul.w	r2, r4, ip
 8000316:	429a      	cmp	r2, r3
 8000318:	d907      	bls.n	800032a <__udivmoddi4+0x11e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000320:	d202      	bcs.n	8000328 <__udivmoddi4+0x11c>
 8000322:	429a      	cmp	r2, r3
 8000324:	f200 80e0 	bhi.w	80004e8 <__udivmoddi4+0x2dc>
 8000328:	46c4      	mov	ip, r8
 800032a:	1a9b      	subs	r3, r3, r2
 800032c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000330:	fb0e 3312 	mls	r3, lr, r2, r3
 8000334:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000338:	fb02 f404 	mul.w	r4, r2, r4
 800033c:	429c      	cmp	r4, r3
 800033e:	d907      	bls.n	8000350 <__udivmoddi4+0x144>
 8000340:	18fb      	adds	r3, r7, r3
 8000342:	f102 30ff 	add.w	r0, r2, #4294967295
 8000346:	d202      	bcs.n	800034e <__udivmoddi4+0x142>
 8000348:	429c      	cmp	r4, r3
 800034a:	f200 80ca 	bhi.w	80004e2 <__udivmoddi4+0x2d6>
 800034e:	4602      	mov	r2, r0
 8000350:	1b1b      	subs	r3, r3, r4
 8000352:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000356:	e7a5      	b.n	80002a4 <__udivmoddi4+0x98>
 8000358:	f1c1 0620 	rsb	r6, r1, #32
 800035c:	408b      	lsls	r3, r1
 800035e:	fa22 f706 	lsr.w	r7, r2, r6
 8000362:	431f      	orrs	r7, r3
 8000364:	fa0e f401 	lsl.w	r4, lr, r1
 8000368:	fa20 f306 	lsr.w	r3, r0, r6
 800036c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000370:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000374:	4323      	orrs	r3, r4
 8000376:	fa00 f801 	lsl.w	r8, r0, r1
 800037a:	fa1f fc87 	uxth.w	ip, r7
 800037e:	fbbe f0f9 	udiv	r0, lr, r9
 8000382:	0c1c      	lsrs	r4, r3, #16
 8000384:	fb09 ee10 	mls	lr, r9, r0, lr
 8000388:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800038c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000390:	45a6      	cmp	lr, r4
 8000392:	fa02 f201 	lsl.w	r2, r2, r1
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x1a0>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f100 3aff 	add.w	sl, r0, #4294967295
 800039e:	f080 809c 	bcs.w	80004da <__udivmoddi4+0x2ce>
 80003a2:	45a6      	cmp	lr, r4
 80003a4:	f240 8099 	bls.w	80004da <__udivmoddi4+0x2ce>
 80003a8:	3802      	subs	r0, #2
 80003aa:	443c      	add	r4, r7
 80003ac:	eba4 040e 	sub.w	r4, r4, lr
 80003b0:	fa1f fe83 	uxth.w	lr, r3
 80003b4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b8:	fb09 4413 	mls	r4, r9, r3, r4
 80003bc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003c0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c4:	45a4      	cmp	ip, r4
 80003c6:	d908      	bls.n	80003da <__udivmoddi4+0x1ce>
 80003c8:	193c      	adds	r4, r7, r4
 80003ca:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ce:	f080 8082 	bcs.w	80004d6 <__udivmoddi4+0x2ca>
 80003d2:	45a4      	cmp	ip, r4
 80003d4:	d97f      	bls.n	80004d6 <__udivmoddi4+0x2ca>
 80003d6:	3b02      	subs	r3, #2
 80003d8:	443c      	add	r4, r7
 80003da:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003de:	eba4 040c 	sub.w	r4, r4, ip
 80003e2:	fba0 ec02 	umull	lr, ip, r0, r2
 80003e6:	4564      	cmp	r4, ip
 80003e8:	4673      	mov	r3, lr
 80003ea:	46e1      	mov	r9, ip
 80003ec:	d362      	bcc.n	80004b4 <__udivmoddi4+0x2a8>
 80003ee:	d05f      	beq.n	80004b0 <__udivmoddi4+0x2a4>
 80003f0:	b15d      	cbz	r5, 800040a <__udivmoddi4+0x1fe>
 80003f2:	ebb8 0203 	subs.w	r2, r8, r3
 80003f6:	eb64 0409 	sbc.w	r4, r4, r9
 80003fa:	fa04 f606 	lsl.w	r6, r4, r6
 80003fe:	fa22 f301 	lsr.w	r3, r2, r1
 8000402:	431e      	orrs	r6, r3
 8000404:	40cc      	lsrs	r4, r1
 8000406:	e9c5 6400 	strd	r6, r4, [r5]
 800040a:	2100      	movs	r1, #0
 800040c:	e74f      	b.n	80002ae <__udivmoddi4+0xa2>
 800040e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000412:	0c01      	lsrs	r1, r0, #16
 8000414:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000418:	b280      	uxth	r0, r0
 800041a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800041e:	463b      	mov	r3, r7
 8000420:	4638      	mov	r0, r7
 8000422:	463c      	mov	r4, r7
 8000424:	46b8      	mov	r8, r7
 8000426:	46be      	mov	lr, r7
 8000428:	2620      	movs	r6, #32
 800042a:	fbb1 f1f7 	udiv	r1, r1, r7
 800042e:	eba2 0208 	sub.w	r2, r2, r8
 8000432:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000436:	e766      	b.n	8000306 <__udivmoddi4+0xfa>
 8000438:	4601      	mov	r1, r0
 800043a:	e718      	b.n	800026e <__udivmoddi4+0x62>
 800043c:	4610      	mov	r0, r2
 800043e:	e72c      	b.n	800029a <__udivmoddi4+0x8e>
 8000440:	f1c6 0220 	rsb	r2, r6, #32
 8000444:	fa2e f302 	lsr.w	r3, lr, r2
 8000448:	40b7      	lsls	r7, r6
 800044a:	40b1      	lsls	r1, r6
 800044c:	fa20 f202 	lsr.w	r2, r0, r2
 8000450:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000454:	430a      	orrs	r2, r1
 8000456:	fbb3 f8fe 	udiv	r8, r3, lr
 800045a:	b2bc      	uxth	r4, r7
 800045c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000460:	0c11      	lsrs	r1, r2, #16
 8000462:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000466:	fb08 f904 	mul.w	r9, r8, r4
 800046a:	40b0      	lsls	r0, r6
 800046c:	4589      	cmp	r9, r1
 800046e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000472:	b280      	uxth	r0, r0
 8000474:	d93e      	bls.n	80004f4 <__udivmoddi4+0x2e8>
 8000476:	1879      	adds	r1, r7, r1
 8000478:	f108 3cff 	add.w	ip, r8, #4294967295
 800047c:	d201      	bcs.n	8000482 <__udivmoddi4+0x276>
 800047e:	4589      	cmp	r9, r1
 8000480:	d81f      	bhi.n	80004c2 <__udivmoddi4+0x2b6>
 8000482:	eba1 0109 	sub.w	r1, r1, r9
 8000486:	fbb1 f9fe 	udiv	r9, r1, lr
 800048a:	fb09 f804 	mul.w	r8, r9, r4
 800048e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000492:	b292      	uxth	r2, r2
 8000494:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000498:	4542      	cmp	r2, r8
 800049a:	d229      	bcs.n	80004f0 <__udivmoddi4+0x2e4>
 800049c:	18ba      	adds	r2, r7, r2
 800049e:	f109 31ff 	add.w	r1, r9, #4294967295
 80004a2:	d2c4      	bcs.n	800042e <__udivmoddi4+0x222>
 80004a4:	4542      	cmp	r2, r8
 80004a6:	d2c2      	bcs.n	800042e <__udivmoddi4+0x222>
 80004a8:	f1a9 0102 	sub.w	r1, r9, #2
 80004ac:	443a      	add	r2, r7
 80004ae:	e7be      	b.n	800042e <__udivmoddi4+0x222>
 80004b0:	45f0      	cmp	r8, lr
 80004b2:	d29d      	bcs.n	80003f0 <__udivmoddi4+0x1e4>
 80004b4:	ebbe 0302 	subs.w	r3, lr, r2
 80004b8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004bc:	3801      	subs	r0, #1
 80004be:	46e1      	mov	r9, ip
 80004c0:	e796      	b.n	80003f0 <__udivmoddi4+0x1e4>
 80004c2:	eba7 0909 	sub.w	r9, r7, r9
 80004c6:	4449      	add	r1, r9
 80004c8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004cc:	fbb1 f9fe 	udiv	r9, r1, lr
 80004d0:	fb09 f804 	mul.w	r8, r9, r4
 80004d4:	e7db      	b.n	800048e <__udivmoddi4+0x282>
 80004d6:	4673      	mov	r3, lr
 80004d8:	e77f      	b.n	80003da <__udivmoddi4+0x1ce>
 80004da:	4650      	mov	r0, sl
 80004dc:	e766      	b.n	80003ac <__udivmoddi4+0x1a0>
 80004de:	4608      	mov	r0, r1
 80004e0:	e6fd      	b.n	80002de <__udivmoddi4+0xd2>
 80004e2:	443b      	add	r3, r7
 80004e4:	3a02      	subs	r2, #2
 80004e6:	e733      	b.n	8000350 <__udivmoddi4+0x144>
 80004e8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004ec:	443b      	add	r3, r7
 80004ee:	e71c      	b.n	800032a <__udivmoddi4+0x11e>
 80004f0:	4649      	mov	r1, r9
 80004f2:	e79c      	b.n	800042e <__udivmoddi4+0x222>
 80004f4:	eba1 0109 	sub.w	r1, r1, r9
 80004f8:	46c4      	mov	ip, r8
 80004fa:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fe:	fb09 f804 	mul.w	r8, r9, r4
 8000502:	e7c4      	b.n	800048e <__udivmoddi4+0x282>

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b084      	sub	sp, #16
 800050c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800050e:	463b      	mov	r3, r7
 8000510:	2200      	movs	r2, #0
 8000512:	601a      	str	r2, [r3, #0]
 8000514:	605a      	str	r2, [r3, #4]
 8000516:	609a      	str	r2, [r3, #8]
 8000518:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800051a:	4b21      	ldr	r3, [pc, #132]	@ (80005a0 <MX_ADC1_Init+0x98>)
 800051c:	4a21      	ldr	r2, [pc, #132]	@ (80005a4 <MX_ADC1_Init+0x9c>)
 800051e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000520:	4b1f      	ldr	r3, [pc, #124]	@ (80005a0 <MX_ADC1_Init+0x98>)
 8000522:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000526:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000528:	4b1d      	ldr	r3, [pc, #116]	@ (80005a0 <MX_ADC1_Init+0x98>)
 800052a:	2200      	movs	r2, #0
 800052c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800052e:	4b1c      	ldr	r3, [pc, #112]	@ (80005a0 <MX_ADC1_Init+0x98>)
 8000530:	2200      	movs	r2, #0
 8000532:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000534:	4b1a      	ldr	r3, [pc, #104]	@ (80005a0 <MX_ADC1_Init+0x98>)
 8000536:	2200      	movs	r2, #0
 8000538:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800053a:	4b19      	ldr	r3, [pc, #100]	@ (80005a0 <MX_ADC1_Init+0x98>)
 800053c:	2200      	movs	r2, #0
 800053e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000542:	4b17      	ldr	r3, [pc, #92]	@ (80005a0 <MX_ADC1_Init+0x98>)
 8000544:	2200      	movs	r2, #0
 8000546:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000548:	4b15      	ldr	r3, [pc, #84]	@ (80005a0 <MX_ADC1_Init+0x98>)
 800054a:	4a17      	ldr	r2, [pc, #92]	@ (80005a8 <MX_ADC1_Init+0xa0>)
 800054c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800054e:	4b14      	ldr	r3, [pc, #80]	@ (80005a0 <MX_ADC1_Init+0x98>)
 8000550:	2200      	movs	r2, #0
 8000552:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000554:	4b12      	ldr	r3, [pc, #72]	@ (80005a0 <MX_ADC1_Init+0x98>)
 8000556:	2201      	movs	r2, #1
 8000558:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800055a:	4b11      	ldr	r3, [pc, #68]	@ (80005a0 <MX_ADC1_Init+0x98>)
 800055c:	2200      	movs	r2, #0
 800055e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000562:	4b0f      	ldr	r3, [pc, #60]	@ (80005a0 <MX_ADC1_Init+0x98>)
 8000564:	2201      	movs	r2, #1
 8000566:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000568:	480d      	ldr	r0, [pc, #52]	@ (80005a0 <MX_ADC1_Init+0x98>)
 800056a:	f001 fd23 	bl	8001fb4 <HAL_ADC_Init>
 800056e:	4603      	mov	r3, r0
 8000570:	2b00      	cmp	r3, #0
 8000572:	d001      	beq.n	8000578 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000574:	f000 fe60 	bl	8001238 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000578:	2306      	movs	r3, #6
 800057a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800057c:	2301      	movs	r3, #1
 800057e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000580:	2307      	movs	r3, #7
 8000582:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000584:	463b      	mov	r3, r7
 8000586:	4619      	mov	r1, r3
 8000588:	4805      	ldr	r0, [pc, #20]	@ (80005a0 <MX_ADC1_Init+0x98>)
 800058a:	f001 ff67 	bl	800245c <HAL_ADC_ConfigChannel>
 800058e:	4603      	mov	r3, r0
 8000590:	2b00      	cmp	r3, #0
 8000592:	d001      	beq.n	8000598 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000594:	f000 fe50 	bl	8001238 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000598:	bf00      	nop
 800059a:	3710      	adds	r7, #16
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}
 80005a0:	200000d4 	.word	0x200000d4
 80005a4:	40012000 	.word	0x40012000
 80005a8:	0f000001 	.word	0x0f000001

080005ac <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b08a      	sub	sp, #40	@ 0x28
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005b4:	f107 0314 	add.w	r3, r7, #20
 80005b8:	2200      	movs	r2, #0
 80005ba:	601a      	str	r2, [r3, #0]
 80005bc:	605a      	str	r2, [r3, #4]
 80005be:	609a      	str	r2, [r3, #8]
 80005c0:	60da      	str	r2, [r3, #12]
 80005c2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	4a1b      	ldr	r2, [pc, #108]	@ (8000638 <HAL_ADC_MspInit+0x8c>)
 80005ca:	4293      	cmp	r3, r2
 80005cc:	d12f      	bne.n	800062e <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80005ce:	2300      	movs	r3, #0
 80005d0:	613b      	str	r3, [r7, #16]
 80005d2:	4b1a      	ldr	r3, [pc, #104]	@ (800063c <HAL_ADC_MspInit+0x90>)
 80005d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80005d6:	4a19      	ldr	r2, [pc, #100]	@ (800063c <HAL_ADC_MspInit+0x90>)
 80005d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80005dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80005de:	4b17      	ldr	r3, [pc, #92]	@ (800063c <HAL_ADC_MspInit+0x90>)
 80005e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80005e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80005e6:	613b      	str	r3, [r7, #16]
 80005e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ea:	2300      	movs	r3, #0
 80005ec:	60fb      	str	r3, [r7, #12]
 80005ee:	4b13      	ldr	r3, [pc, #76]	@ (800063c <HAL_ADC_MspInit+0x90>)
 80005f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005f2:	4a12      	ldr	r2, [pc, #72]	@ (800063c <HAL_ADC_MspInit+0x90>)
 80005f4:	f043 0301 	orr.w	r3, r3, #1
 80005f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80005fa:	4b10      	ldr	r3, [pc, #64]	@ (800063c <HAL_ADC_MspInit+0x90>)
 80005fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005fe:	f003 0301 	and.w	r3, r3, #1
 8000602:	60fb      	str	r3, [r7, #12]
 8000604:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000606:	2340      	movs	r3, #64	@ 0x40
 8000608:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800060a:	2303      	movs	r3, #3
 800060c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800060e:	2300      	movs	r3, #0
 8000610:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000612:	f107 0314 	add.w	r3, r7, #20
 8000616:	4619      	mov	r1, r3
 8000618:	4809      	ldr	r0, [pc, #36]	@ (8000640 <HAL_ADC_MspInit+0x94>)
 800061a:	f003 f899 	bl	8003750 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800061e:	2200      	movs	r2, #0
 8000620:	2100      	movs	r1, #0
 8000622:	2012      	movs	r0, #18
 8000624:	f003 f85d 	bl	80036e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000628:	2012      	movs	r0, #18
 800062a:	f003 f876 	bl	800371a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800062e:	bf00      	nop
 8000630:	3728      	adds	r7, #40	@ 0x28
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	40012000 	.word	0x40012000
 800063c:	40023800 	.word	0x40023800
 8000640:	40020000 	.word	0x40020000

08000644 <Power_TxandStart>:
函数功能：启动检测电量并上传数据
入口参数：无
返回  值：无
**************************************************************************/
void Power_TxandStart(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b082      	sub	sp, #8
 8000648:	af00      	add	r7, sp, #0
	if(ADC_BeginFlag == 1)
 800064a:	4b29      	ldr	r3, [pc, #164]	@ (80006f0 <Power_TxandStart+0xac>)
 800064c:	781b      	ldrb	r3, [r3, #0]
 800064e:	2b01      	cmp	r3, #1
 8000650:	d146      	bne.n	80006e0 <Power_TxandStart+0x9c>
	{
		ADC_BeginFlag = 0;
 8000652:	4b27      	ldr	r3, [pc, #156]	@ (80006f0 <Power_TxandStart+0xac>)
 8000654:	2200      	movs	r2, #0
 8000656:	701a      	strb	r2, [r3, #0]

		ADC_Data = (Pa*ADC_Data); // 电量计算方法
 8000658:	4b26      	ldr	r3, [pc, #152]	@ (80006f4 <Power_TxandStart+0xb0>)
 800065a:	881b      	ldrh	r3, [r3, #0]
 800065c:	ee07 3a90 	vmov	s15, r3
 8000660:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000664:	4b24      	ldr	r3, [pc, #144]	@ (80006f8 <Power_TxandStart+0xb4>)
 8000666:	edd3 7a00 	vldr	s15, [r3]
 800066a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800066e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000672:	ee17 3a90 	vmov	r3, s15
 8000676:	b29a      	uxth	r2, r3
 8000678:	4b1e      	ldr	r3, [pc, #120]	@ (80006f4 <Power_TxandStart+0xb0>)
 800067a:	801a      	strh	r2, [r3, #0]
		if(ADC_Data < Pb)
 800067c:	4b1d      	ldr	r3, [pc, #116]	@ (80006f4 <Power_TxandStart+0xb0>)
 800067e:	881b      	ldrh	r3, [r3, #0]
 8000680:	ee07 3a90 	vmov	s15, r3
 8000684:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000688:	4b1c      	ldr	r3, [pc, #112]	@ (80006fc <Power_TxandStart+0xb8>)
 800068a:	edd3 7a00 	vldr	s15, [r3]
 800068e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000692:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000696:	d503      	bpl.n	80006a0 <Power_TxandStart+0x5c>
		{
			Power =0;
 8000698:	4b19      	ldr	r3, [pc, #100]	@ (8000700 <Power_TxandStart+0xbc>)
 800069a:	2200      	movs	r2, #0
 800069c:	701a      	strb	r2, [r3, #0]
 800069e:	e019      	b.n	80006d4 <Power_TxandStart+0x90>
		}
		else
		{
			Power = (uint8_t)(ADC_Data - Pb);
 80006a0:	4b14      	ldr	r3, [pc, #80]	@ (80006f4 <Power_TxandStart+0xb0>)
 80006a2:	881b      	ldrh	r3, [r3, #0]
 80006a4:	ee07 3a90 	vmov	s15, r3
 80006a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80006ac:	4b13      	ldr	r3, [pc, #76]	@ (80006fc <Power_TxandStart+0xb8>)
 80006ae:	edd3 7a00 	vldr	s15, [r3]
 80006b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80006b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80006ba:	edc7 7a01 	vstr	s15, [r7, #4]
 80006be:	793b      	ldrb	r3, [r7, #4]
 80006c0:	b2da      	uxtb	r2, r3
 80006c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000700 <Power_TxandStart+0xbc>)
 80006c4:	701a      	strb	r2, [r3, #0]
			if(Power > 100){Power =100;}
 80006c6:	4b0e      	ldr	r3, [pc, #56]	@ (8000700 <Power_TxandStart+0xbc>)
 80006c8:	781b      	ldrb	r3, [r3, #0]
 80006ca:	2b64      	cmp	r3, #100	@ 0x64
 80006cc:	d902      	bls.n	80006d4 <Power_TxandStart+0x90>
 80006ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000700 <Power_TxandStart+0xbc>)
 80006d0:	2264      	movs	r2, #100	@ 0x64
 80006d2:	701a      	strb	r2, [r3, #0]
		}
		CAN_TxtoPower(1, Power);
 80006d4:	4b0a      	ldr	r3, [pc, #40]	@ (8000700 <Power_TxandStart+0xbc>)
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	4619      	mov	r1, r3
 80006da:	2001      	movs	r0, #1
 80006dc:	f004 fb30 	bl	8004d40 <CAN_TxtoPower>

	}
	HAL_ADC_Start_IT(&hadc1);
 80006e0:	4808      	ldr	r0, [pc, #32]	@ (8000704 <Power_TxandStart+0xc0>)
 80006e2:	f001 fcab 	bl	800203c <HAL_ADC_Start_IT>
}
 80006e6:	bf00      	nop
 80006e8:	3708      	adds	r7, #8
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	200000d2 	.word	0x200000d2
 80006f4:	200000d0 	.word	0x200000d0
 80006f8:	20000000 	.word	0x20000000
 80006fc:	20000004 	.word	0x20000004
 8000700:	200000d3 	.word	0x200000d3
 8000704:	200000d4 	.word	0x200000d4

08000708 <HAL_ADC_ConvCpltCallback>:
函数功能：ADC-转换完成中断
入口参数：无
返回  值：无
**************************************************************************/
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
	if(hadc == &hadc1)
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	4a08      	ldr	r2, [pc, #32]	@ (8000734 <HAL_ADC_ConvCpltCallback+0x2c>)
 8000714:	4293      	cmp	r3, r2
 8000716:	d109      	bne.n	800072c <HAL_ADC_ConvCpltCallback+0x24>
	{
		ADC_Data = HAL_ADC_GetValue(hadc);
 8000718:	6878      	ldr	r0, [r7, #4]
 800071a:	f001 fe7d 	bl	8002418 <HAL_ADC_GetValue>
 800071e:	4603      	mov	r3, r0
 8000720:	b29a      	uxth	r2, r3
 8000722:	4b05      	ldr	r3, [pc, #20]	@ (8000738 <HAL_ADC_ConvCpltCallback+0x30>)
 8000724:	801a      	strh	r2, [r3, #0]
		ADC_BeginFlag = 1;
 8000726:	4b05      	ldr	r3, [pc, #20]	@ (800073c <HAL_ADC_ConvCpltCallback+0x34>)
 8000728:	2201      	movs	r2, #1
 800072a:	701a      	strb	r2, [r3, #0]
	}

}
 800072c:	bf00      	nop
 800072e:	3708      	adds	r7, #8
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}
 8000734:	200000d4 	.word	0x200000d4
 8000738:	200000d0 	.word	0x200000d0
 800073c:	200000d2 	.word	0x200000d2

08000740 <Hard_Can_SpeedMode>:
函数功能：设置CAN模块的模式
入口参数：0-高速模式，1-待机只接受不发送
返回  值：无
**************************************************************************/
void Hard_Can_SpeedMode(uint8_t f)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b082      	sub	sp, #8
 8000744:	af00      	add	r7, sp, #0
 8000746:	4603      	mov	r3, r0
 8000748:	71fb      	strb	r3, [r7, #7]
      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_10, (GPIO_PinState)f);
 800074a:	79fb      	ldrb	r3, [r7, #7]
 800074c:	461a      	mov	r2, r3
 800074e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000752:	4803      	ldr	r0, [pc, #12]	@ (8000760 <Hard_Can_SpeedMode+0x20>)
 8000754:	f003 f9b0 	bl	8003ab8 <HAL_GPIO_WritePin>
}
 8000758:	bf00      	nop
 800075a:	3708      	adds	r7, #8
 800075c:	46bd      	mov	sp, r7
 800075e:	bd80      	pop	{r7, pc}
 8000760:	40021400 	.word	0x40021400

08000764 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b08c      	sub	sp, #48	@ 0x30
 8000768:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800076a:	4b3c      	ldr	r3, [pc, #240]	@ (800085c <MX_CAN1_Init+0xf8>)
 800076c:	4a3c      	ldr	r2, [pc, #240]	@ (8000860 <MX_CAN1_Init+0xfc>)
 800076e:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8000770:	4b3a      	ldr	r3, [pc, #232]	@ (800085c <MX_CAN1_Init+0xf8>)
 8000772:	2203      	movs	r2, #3
 8000774:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_SILENT_LOOPBACK;
 8000776:	4b39      	ldr	r3, [pc, #228]	@ (800085c <MX_CAN1_Init+0xf8>)
 8000778:	f04f 4240 	mov.w	r2, #3221225472	@ 0xc0000000
 800077c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800077e:	4b37      	ldr	r3, [pc, #220]	@ (800085c <MX_CAN1_Init+0xf8>)
 8000780:	2200      	movs	r2, #0
 8000782:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_10TQ;
 8000784:	4b35      	ldr	r3, [pc, #212]	@ (800085c <MX_CAN1_Init+0xf8>)
 8000786:	f44f 2210 	mov.w	r2, #589824	@ 0x90000
 800078a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 800078c:	4b33      	ldr	r3, [pc, #204]	@ (800085c <MX_CAN1_Init+0xf8>)
 800078e:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000792:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000794:	4b31      	ldr	r3, [pc, #196]	@ (800085c <MX_CAN1_Init+0xf8>)
 8000796:	2200      	movs	r2, #0
 8000798:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 800079a:	4b30      	ldr	r3, [pc, #192]	@ (800085c <MX_CAN1_Init+0xf8>)
 800079c:	2201      	movs	r2, #1
 800079e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80007a0:	4b2e      	ldr	r3, [pc, #184]	@ (800085c <MX_CAN1_Init+0xf8>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 80007a6:	4b2d      	ldr	r3, [pc, #180]	@ (800085c <MX_CAN1_Init+0xf8>)
 80007a8:	2201      	movs	r2, #1
 80007aa:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80007ac:	4b2b      	ldr	r3, [pc, #172]	@ (800085c <MX_CAN1_Init+0xf8>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 80007b2:	4b2a      	ldr	r3, [pc, #168]	@ (800085c <MX_CAN1_Init+0xf8>)
 80007b4:	2201      	movs	r2, #1
 80007b6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80007b8:	4828      	ldr	r0, [pc, #160]	@ (800085c <MX_CAN1_Init+0xf8>)
 80007ba:	f002 f877 	bl	80028ac <HAL_CAN_Init>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <MX_CAN1_Init+0x64>
  {
    Error_Handler();
 80007c4:	f000 fd38 	bl	8001238 <Error_Handler>

  /**************************************************************************
   *  用户-配置和初始化滤波器
   *  注意:SFilterArry结构体数组要为偶数倍(奇数倍麻烦不写)
   **************************************************************************/
  for(uint8_t i=0;i < (sizeof(SFilterArry)/sizeof(Can_Filter_Struct));i+=2)
 80007c8:	2300      	movs	r3, #0
 80007ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80007ce:	e037      	b.n	8000840 <MX_CAN1_Init+0xdc>
  {
	  CAN_FilterTypeDef SFilterConfig;
	  SFilterConfig.FilterBank = i/2;                     			/*使用过滤器组*/
 80007d0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	b2db      	uxtb	r3, r3
 80007d8:	61bb      	str	r3, [r7, #24]
	  SFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK; 			/*使用掩码模式*/
 80007da:	2300      	movs	r3, #0
 80007dc:	61fb      	str	r3, [r7, #28]
	  SFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT; 			/*16位宽*/
 80007de:	2300      	movs	r3, #0
 80007e0:	623b      	str	r3, [r7, #32]

	  SFilterConfig.FilterIdLow = SFilterArry[i].sid_id;             /*验证码ID低16位*/
 80007e2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80007e6:	4a1f      	ldr	r2, [pc, #124]	@ (8000864 <MX_CAN1_Init+0x100>)
 80007e8:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 80007ec:	60bb      	str	r3, [r7, #8]
	  SFilterConfig.FilterMaskIdLow = SFilterArry[i].sid_mask;       /*屏蔽码低16位 (0表示不关心该位)*/
 80007ee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80007f2:	4a1c      	ldr	r2, [pc, #112]	@ (8000864 <MX_CAN1_Init+0x100>)
 80007f4:	009b      	lsls	r3, r3, #2
 80007f6:	4413      	add	r3, r2
 80007f8:	885b      	ldrh	r3, [r3, #2]
 80007fa:	613b      	str	r3, [r7, #16]

	  SFilterConfig.FilterIdHigh = SFilterArry[i+1].sid_id;          /*验证码ID高16位*/
 80007fc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000800:	3301      	adds	r3, #1
 8000802:	4a18      	ldr	r2, [pc, #96]	@ (8000864 <MX_CAN1_Init+0x100>)
 8000804:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8000808:	607b      	str	r3, [r7, #4]
	  SFilterConfig.FilterMaskIdHigh = SFilterArry[i+1].sid_mask;      /*屏蔽码高16位 (0表示不关心该位)*/
 800080a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800080e:	3301      	adds	r3, #1
 8000810:	4a14      	ldr	r2, [pc, #80]	@ (8000864 <MX_CAN1_Init+0x100>)
 8000812:	009b      	lsls	r3, r3, #2
 8000814:	4413      	add	r3, r2
 8000816:	885b      	ldrh	r3, [r3, #2]
 8000818:	60fb      	str	r3, [r7, #12]

	  SFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0; 		 /*匹配的报文放入FIFO0*/
 800081a:	2300      	movs	r3, #0
 800081c:	617b      	str	r3, [r7, #20]
	  SFilterConfig.FilterActivation = CAN_FILTER_ENABLE;          	 /*使能该过滤器*/
 800081e:	2301      	movs	r3, #1
 8000820:	627b      	str	r3, [r7, #36]	@ 0x24
	  if (HAL_CAN_ConfigFilter(&hcan1, &SFilterConfig) != HAL_OK)
 8000822:	1d3b      	adds	r3, r7, #4
 8000824:	4619      	mov	r1, r3
 8000826:	480d      	ldr	r0, [pc, #52]	@ (800085c <MX_CAN1_Init+0xf8>)
 8000828:	f002 f93c 	bl	8002aa4 <HAL_CAN_ConfigFilter>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <MX_CAN1_Init+0xd2>
	  {
	      Error_Handler();
 8000832:	f000 fd01 	bl	8001238 <Error_Handler>
  for(uint8_t i=0;i < (sizeof(SFilterArry)/sizeof(Can_Filter_Struct));i+=2)
 8000836:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800083a:	3302      	adds	r3, #2
 800083c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000840:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000844:	2b07      	cmp	r3, #7
 8000846:	d9c3      	bls.n	80007d0 <MX_CAN1_Init+0x6c>
	  }

  }

  /*配置高速模式*/
  Hard_Can_SpeedMode(0);
 8000848:	2000      	movs	r0, #0
 800084a:	f7ff ff79 	bl	8000740 <Hard_Can_SpeedMode>


  /**************************************************************************
   *对命令CAN_CMD_Tx结构体进行初始化
   **************************************************************************/
  Can_CmdStruct_Init();
 800084e:	f004 f983 	bl	8004b58 <Can_CmdStruct_Init>


  /* USER CODE END CAN1_Init 2 */

}
 8000852:	bf00      	nop
 8000854:	3730      	adds	r7, #48	@ 0x30
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	20000150 	.word	0x20000150
 8000860:	40006400 	.word	0x40006400
 8000864:	080051d4 	.word	0x080051d4

08000868 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b08a      	sub	sp, #40	@ 0x28
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000870:	f107 0314 	add.w	r3, r7, #20
 8000874:	2200      	movs	r2, #0
 8000876:	601a      	str	r2, [r3, #0]
 8000878:	605a      	str	r2, [r3, #4]
 800087a:	609a      	str	r2, [r3, #8]
 800087c:	60da      	str	r2, [r3, #12]
 800087e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	4a1d      	ldr	r2, [pc, #116]	@ (80008fc <HAL_CAN_MspInit+0x94>)
 8000886:	4293      	cmp	r3, r2
 8000888:	d134      	bne.n	80008f4 <HAL_CAN_MspInit+0x8c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800088a:	2300      	movs	r3, #0
 800088c:	613b      	str	r3, [r7, #16]
 800088e:	4b1c      	ldr	r3, [pc, #112]	@ (8000900 <HAL_CAN_MspInit+0x98>)
 8000890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000892:	4a1b      	ldr	r2, [pc, #108]	@ (8000900 <HAL_CAN_MspInit+0x98>)
 8000894:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000898:	6413      	str	r3, [r2, #64]	@ 0x40
 800089a:	4b19      	ldr	r3, [pc, #100]	@ (8000900 <HAL_CAN_MspInit+0x98>)
 800089c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800089e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80008a2:	613b      	str	r3, [r7, #16]
 80008a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008a6:	2300      	movs	r3, #0
 80008a8:	60fb      	str	r3, [r7, #12]
 80008aa:	4b15      	ldr	r3, [pc, #84]	@ (8000900 <HAL_CAN_MspInit+0x98>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ae:	4a14      	ldr	r2, [pc, #80]	@ (8000900 <HAL_CAN_MspInit+0x98>)
 80008b0:	f043 0301 	orr.w	r3, r3, #1
 80008b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008b6:	4b12      	ldr	r3, [pc, #72]	@ (8000900 <HAL_CAN_MspInit+0x98>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ba:	f003 0301 	and.w	r3, r3, #1
 80008be:	60fb      	str	r3, [r7, #12]
 80008c0:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80008c2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80008c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c8:	2302      	movs	r3, #2
 80008ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008cc:	2300      	movs	r3, #0
 80008ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008d0:	2303      	movs	r3, #3
 80008d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80008d4:	2309      	movs	r3, #9
 80008d6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d8:	f107 0314 	add.w	r3, r7, #20
 80008dc:	4619      	mov	r1, r3
 80008de:	4809      	ldr	r0, [pc, #36]	@ (8000904 <HAL_CAN_MspInit+0x9c>)
 80008e0:	f002 ff36 	bl	8003750 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80008e4:	2200      	movs	r2, #0
 80008e6:	2100      	movs	r1, #0
 80008e8:	2014      	movs	r0, #20
 80008ea:	f002 fefa 	bl	80036e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80008ee:	2014      	movs	r0, #20
 80008f0:	f002 ff13 	bl	800371a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80008f4:	bf00      	nop
 80008f6:	3728      	adds	r7, #40	@ 0x28
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	40006400 	.word	0x40006400
 8000900:	40023800 	.word	0x40023800
 8000904:	40020000 	.word	0x40020000

08000908 <MyCAN_Transmit>:
入口参数：TxMessage:发送结构体CAN_TxHeaderTypeDef Data:发送数据
返回 值：HAL_OK:发送成功 HAL_TIMEOUT:发送超时
注   意:这里使用超时判断为滴答定时器，注意中断优先级，在中断调用该函数需注意
**************************************************************************/
HAL_StatusTypeDef MyCAN_Transmit(CAN_TxHeaderTypeDef *TxMessage, uint8_t *Data)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b084      	sub	sp, #16
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
 8000910:	6039      	str	r1, [r7, #0]
	uint32_t Used_pTxMailbox;
	uint32_t Timeout=1000;		/*重试次数*/
 8000912:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000916:	60fb      	str	r3, [r7, #12]


	while(HAL_CAN_AddTxMessage(&hcan1, TxMessage, Data, &Used_pTxMailbox) != HAL_OK)
 8000918:	e007      	b.n	800092a <MyCAN_Transmit+0x22>
	{
		Timeout--;
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	3b01      	subs	r3, #1
 800091e:	60fb      	str	r3, [r7, #12]
		if(Timeout == 0){return HAL_TIMEOUT;}
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	2b00      	cmp	r3, #0
 8000924:	d101      	bne.n	800092a <MyCAN_Transmit+0x22>
 8000926:	2303      	movs	r3, #3
 8000928:	e00a      	b.n	8000940 <MyCAN_Transmit+0x38>
	while(HAL_CAN_AddTxMessage(&hcan1, TxMessage, Data, &Used_pTxMailbox) != HAL_OK)
 800092a:	f107 0308 	add.w	r3, r7, #8
 800092e:	683a      	ldr	r2, [r7, #0]
 8000930:	6879      	ldr	r1, [r7, #4]
 8000932:	4805      	ldr	r0, [pc, #20]	@ (8000948 <MyCAN_Transmit+0x40>)
 8000934:	f002 f9d8 	bl	8002ce8 <HAL_CAN_AddTxMessage>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d1ed      	bne.n	800091a <MyCAN_Transmit+0x12>

	}
	return HAL_OK;
 800093e:	2300      	movs	r3, #0
}
 8000940:	4618      	mov	r0, r3
 8000942:	3710      	adds	r7, #16
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}
 8000948:	20000150 	.word	0x20000150

0800094c <HAL_CAN_RxFifo0MsgPendingCallback>:
函数功能：CAN-FIFO0邮箱有数据-回调中断函数
入口参数：无
返回  值：无
**************************************************************************/
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
	if(HAL_CAN_GetRxMessage(&hcan1, CAN_FILTER_FIFO0, &RxMsgArray, RxData)  == HAL_OK)	/*中断中接收*/
 8000954:	4b07      	ldr	r3, [pc, #28]	@ (8000974 <HAL_CAN_RxFifo0MsgPendingCallback+0x28>)
 8000956:	4a08      	ldr	r2, [pc, #32]	@ (8000978 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 8000958:	2100      	movs	r1, #0
 800095a:	4808      	ldr	r0, [pc, #32]	@ (800097c <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 800095c:	f002 fa94 	bl	8002e88 <HAL_CAN_GetRxMessage>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d102      	bne.n	800096c <HAL_CAN_RxFifo0MsgPendingCallback+0x20>
	{
		MyCAN_RxFlag = 1;	/*接收后标志位置1*/
 8000966:	4b06      	ldr	r3, [pc, #24]	@ (8000980 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8000968:	2201      	movs	r2, #1
 800096a:	701a      	strb	r2, [r3, #0]
	}
}
 800096c:	bf00      	nop
 800096e:	3708      	adds	r7, #8
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}
 8000974:	20000138 	.word	0x20000138
 8000978:	2000011c 	.word	0x2000011c
 800097c:	20000150 	.word	0x20000150
 8000980:	2000014c 	.word	0x2000014c

08000984 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b08a      	sub	sp, #40	@ 0x28
 8000988:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800098a:	f107 0314 	add.w	r3, r7, #20
 800098e:	2200      	movs	r2, #0
 8000990:	601a      	str	r2, [r3, #0]
 8000992:	605a      	str	r2, [r3, #4]
 8000994:	609a      	str	r2, [r3, #8]
 8000996:	60da      	str	r2, [r3, #12]
 8000998:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800099a:	2300      	movs	r3, #0
 800099c:	613b      	str	r3, [r7, #16]
 800099e:	4b3e      	ldr	r3, [pc, #248]	@ (8000a98 <MX_GPIO_Init+0x114>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a2:	4a3d      	ldr	r2, [pc, #244]	@ (8000a98 <MX_GPIO_Init+0x114>)
 80009a4:	f043 0304 	orr.w	r3, r3, #4
 80009a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009aa:	4b3b      	ldr	r3, [pc, #236]	@ (8000a98 <MX_GPIO_Init+0x114>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ae:	f003 0304 	and.w	r3, r3, #4
 80009b2:	613b      	str	r3, [r7, #16]
 80009b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009b6:	2300      	movs	r3, #0
 80009b8:	60fb      	str	r3, [r7, #12]
 80009ba:	4b37      	ldr	r3, [pc, #220]	@ (8000a98 <MX_GPIO_Init+0x114>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009be:	4a36      	ldr	r2, [pc, #216]	@ (8000a98 <MX_GPIO_Init+0x114>)
 80009c0:	f043 0320 	orr.w	r3, r3, #32
 80009c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009c6:	4b34      	ldr	r3, [pc, #208]	@ (8000a98 <MX_GPIO_Init+0x114>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ca:	f003 0320 	and.w	r3, r3, #32
 80009ce:	60fb      	str	r3, [r7, #12]
 80009d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009d2:	2300      	movs	r3, #0
 80009d4:	60bb      	str	r3, [r7, #8]
 80009d6:	4b30      	ldr	r3, [pc, #192]	@ (8000a98 <MX_GPIO_Init+0x114>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009da:	4a2f      	ldr	r2, [pc, #188]	@ (8000a98 <MX_GPIO_Init+0x114>)
 80009dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009e2:	4b2d      	ldr	r3, [pc, #180]	@ (8000a98 <MX_GPIO_Init+0x114>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009ea:	60bb      	str	r3, [r7, #8]
 80009ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ee:	2300      	movs	r3, #0
 80009f0:	607b      	str	r3, [r7, #4]
 80009f2:	4b29      	ldr	r3, [pc, #164]	@ (8000a98 <MX_GPIO_Init+0x114>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009f6:	4a28      	ldr	r2, [pc, #160]	@ (8000a98 <MX_GPIO_Init+0x114>)
 80009f8:	f043 0301 	orr.w	r3, r3, #1
 80009fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80009fe:	4b26      	ldr	r3, [pc, #152]	@ (8000a98 <MX_GPIO_Init+0x114>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a02:	f003 0301 	and.w	r3, r3, #1
 8000a06:	607b      	str	r3, [r7, #4]
 8000a08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN_Select_GPIO_Port, CAN_Select_Pin, GPIO_PIN_RESET);
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a10:	4822      	ldr	r0, [pc, #136]	@ (8000a9c <MX_GPIO_Init+0x118>)
 8000a12:	f003 f851 	bl	8003ab8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, res_Pin|GPIO_PIN_5, GPIO_PIN_RESET);
 8000a16:	2200      	movs	r2, #0
 8000a18:	2130      	movs	r1, #48	@ 0x30
 8000a1a:	4821      	ldr	r0, [pc, #132]	@ (8000aa0 <MX_GPIO_Init+0x11c>)
 8000a1c:	f003 f84c 	bl	8003ab8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CAN_Select_Pin */
  GPIO_InitStruct.Pin = CAN_Select_Pin;
 8000a20:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a26:	2301      	movs	r3, #1
 8000a28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000a2e:	2301      	movs	r3, #1
 8000a30:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CAN_Select_GPIO_Port, &GPIO_InitStruct);
 8000a32:	f107 0314 	add.w	r3, r7, #20
 8000a36:	4619      	mov	r1, r3
 8000a38:	4818      	ldr	r0, [pc, #96]	@ (8000a9c <MX_GPIO_Init+0x118>)
 8000a3a:	f002 fe89 	bl	8003750 <HAL_GPIO_Init>

  /*Configure GPIO pin : res_Pin */
  GPIO_InitStruct.Pin = res_Pin;
 8000a3e:	2310      	movs	r3, #16
 8000a40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a42:	2301      	movs	r3, #1
 8000a44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a46:	2301      	movs	r3, #1
 8000a48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(res_GPIO_Port, &GPIO_InitStruct);
 8000a4e:	f107 0314 	add.w	r3, r7, #20
 8000a52:	4619      	mov	r1, r3
 8000a54:	4812      	ldr	r0, [pc, #72]	@ (8000aa0 <MX_GPIO_Init+0x11c>)
 8000a56:	f002 fe7b 	bl	8003750 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000a5a:	2320      	movs	r3, #32
 8000a5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a5e:	2301      	movs	r3, #1
 8000a60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a62:	2300      	movs	r3, #0
 8000a64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a66:	2300      	movs	r3, #0
 8000a68:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a6a:	f107 0314 	add.w	r3, r7, #20
 8000a6e:	4619      	mov	r1, r3
 8000a70:	480b      	ldr	r0, [pc, #44]	@ (8000aa0 <MX_GPIO_Init+0x11c>)
 8000a72:	f002 fe6d 	bl	8003750 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000a76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000a7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a80:	2301      	movs	r3, #1
 8000a82:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a84:	f107 0314 	add.w	r3, r7, #20
 8000a88:	4619      	mov	r1, r3
 8000a8a:	4806      	ldr	r0, [pc, #24]	@ (8000aa4 <MX_GPIO_Init+0x120>)
 8000a8c:	f002 fe60 	bl	8003750 <HAL_GPIO_Init>

}
 8000a90:	bf00      	nop
 8000a92:	3728      	adds	r7, #40	@ 0x28
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bd80      	pop	{r7, pc}
 8000a98:	40023800 	.word	0x40023800
 8000a9c:	40021400 	.word	0x40021400
 8000aa0:	40020800 	.word	0x40020800
 8000aa4:	40020000 	.word	0x40020000

08000aa8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b09a      	sub	sp, #104	@ 0x68
 8000aac:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000aae:	f001 f9eb 	bl	8001e88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ab2:	f000 fb57 	bl	8001164 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ab6:	f7ff ff65 	bl	8000984 <MX_GPIO_Init>
  MX_CAN1_Init();
 8000aba:	f7ff fe53 	bl	8000764 <MX_CAN1_Init>
  MX_SPI1_Init();
 8000abe:	f001 f8bd 	bl	8001c3c <MX_SPI1_Init>
  MX_ADC1_Init();
 8000ac2:	f7ff fd21 	bl	8000508 <MX_ADC1_Init>
//	{0x100, 0x00000000, CAN_ID_STD, CAN_RTR_DATA,   8,},
//	{0x1E0, 0x00000000, CAN_ID_STD, CAN_RTR_DATA,   8,},
//	{0x1B3, 0x00000000, CAN_ID_STD, CAN_RTR_DATA,   8,}
//  };

  uint8_t index=0;/*发送数组的索引*/
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  uint8_t TxData[][8]={ /*发送can数据数组 -测试*/
 8000acc:	4a68      	ldr	r2, [pc, #416]	@ (8000c70 <main+0x1c8>)
 8000ace:	463b      	mov	r3, r7
 8000ad0:	4611      	mov	r1, r2
 8000ad2:	2250      	movs	r2, #80	@ 0x50
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f004 fb1d 	bl	8005114 <memcpy>
		  {0xAA, 0xAA, 0xAA, 0xAA, 0xAA, 0xAA, 0xAA, 0xAA}
  };


  /*键值*/
  uint8_t KeyNum=0;
 8000ada:	2300      	movs	r3, #0
 8000adc:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e

  /*启动CAN1*/
  __HAL_CAN_ENABLE_IT(&hcan1,CAN_IT_RX_FIFO0_MSG_PENDING);
 8000ae0:	4b64      	ldr	r3, [pc, #400]	@ (8000c74 <main+0x1cc>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	695a      	ldr	r2, [r3, #20]
 8000ae6:	4b63      	ldr	r3, [pc, #396]	@ (8000c74 <main+0x1cc>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	f042 0202 	orr.w	r2, r2, #2
 8000aee:	615a      	str	r2, [r3, #20]
  uint8_t error = HAL_CAN_Start(&hcan1);
 8000af0:	4860      	ldr	r0, [pc, #384]	@ (8000c74 <main+0x1cc>)
 8000af2:	f002 f8b5 	bl	8002c60 <HAL_CAN_Start>
 8000af6:	4603      	mov	r3, r0
 8000af8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

  /*OLED初始化*/
  OLED_Init();
 8000afc:	f000 fbf0 	bl	80012e0 <OLED_Init>
  OLED_ShowNum(0, 0, error, 2, OLED_6X8);
 8000b00:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8000b04:	2306      	movs	r3, #6
 8000b06:	9300      	str	r3, [sp, #0]
 8000b08:	2302      	movs	r3, #2
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	2000      	movs	r0, #0
 8000b0e:	f000 ff11 	bl	8001934 <OLED_ShowNum>

  OLED_ShowString(0, 0, "Info:", OLED_6X8);
 8000b12:	2306      	movs	r3, #6
 8000b14:	4a58      	ldr	r2, [pc, #352]	@ (8000c78 <main+0x1d0>)
 8000b16:	2100      	movs	r1, #0
 8000b18:	2000      	movs	r0, #0
 8000b1a:	f000 fdc9 	bl	80016b0 <OLED_ShowString>
  OLED_ShowString(0, 9, "WifiRx:", OLED_6X8);
 8000b1e:	2306      	movs	r3, #6
 8000b20:	4a56      	ldr	r2, [pc, #344]	@ (8000c7c <main+0x1d4>)
 8000b22:	2109      	movs	r1, #9
 8000b24:	2000      	movs	r0, #0
 8000b26:	f000 fdc3 	bl	80016b0 <OLED_ShowString>
  OLED_ShowString(0, 18, "ZigbRx:", OLED_6X8);
 8000b2a:	2306      	movs	r3, #6
 8000b2c:	4a54      	ldr	r2, [pc, #336]	@ (8000c80 <main+0x1d8>)
 8000b2e:	2112      	movs	r1, #18
 8000b30:	2000      	movs	r0, #0
 8000b32:	f000 fdbd 	bl	80016b0 <OLED_ShowString>
  OLED_ShowString(0, 27, "Track:", OLED_6X8);
 8000b36:	2306      	movs	r3, #6
 8000b38:	4a52      	ldr	r2, [pc, #328]	@ (8000c84 <main+0x1dc>)
 8000b3a:	211b      	movs	r1, #27
 8000b3c:	2000      	movs	r0, #0
 8000b3e:	f000 fdb7 	bl	80016b0 <OLED_ShowString>
  OLED_ShowString(0, 36, "Navig:", OLED_6X8);
 8000b42:	2306      	movs	r3, #6
 8000b44:	4a50      	ldr	r2, [pc, #320]	@ (8000c88 <main+0x1e0>)
 8000b46:	2124      	movs	r1, #36	@ 0x24
 8000b48:	2000      	movs	r0, #0
 8000b4a:	f000 fdb1 	bl	80016b0 <OLED_ShowString>
  OLED_ShowString(0, 45, "HOST", OLED_6X8);
 8000b4e:	2306      	movs	r3, #6
 8000b50:	4a4e      	ldr	r2, [pc, #312]	@ (8000c8c <main+0x1e4>)
 8000b52:	212d      	movs	r1, #45	@ 0x2d
 8000b54:	2000      	movs	r0, #0
 8000b56:	f000 fdab 	bl	80016b0 <OLED_ShowString>
  OLED_ShowString(0, 54, "Anything", OLED_6X8);
 8000b5a:	2306      	movs	r3, #6
 8000b5c:	4a4c      	ldr	r2, [pc, #304]	@ (8000c90 <main+0x1e8>)
 8000b5e:	2136      	movs	r1, #54	@ 0x36
 8000b60:	2000      	movs	r0, #0
 8000b62:	f000 fda5 	bl	80016b0 <OLED_ShowString>

  OLED_UpDate();
 8000b66:	f000 fc67 	bl	8001438 <OLED_UpDate>


  /*任务切片时间-ms*/
  uint32_t ADC_TaskTime=50,ADC_LastTime=0;
 8000b6a:	2332      	movs	r3, #50	@ 0x32
 8000b6c:	653b      	str	r3, [r7, #80]	@ 0x50
 8000b6e:	2300      	movs	r3, #0
 8000b70:	65bb      	str	r3, [r7, #88]	@ 0x58

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) == GPIO_PIN_RESET)
 8000b72:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b76:	4847      	ldr	r0, [pc, #284]	@ (8000c94 <main+0x1ec>)
 8000b78:	f002 ff86 	bl	8003a88 <HAL_GPIO_ReadPin>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d111      	bne.n	8000ba6 <main+0xfe>
	  {
		 HAL_Delay(10);
 8000b82:	200a      	movs	r0, #10
 8000b84:	f001 f9f2 	bl	8001f6c <HAL_Delay>
		 while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) == GPIO_PIN_RESET);
 8000b88:	bf00      	nop
 8000b8a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b8e:	4841      	ldr	r0, [pc, #260]	@ (8000c94 <main+0x1ec>)
 8000b90:	f002 ff7a 	bl	8003a88 <HAL_GPIO_ReadPin>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d0f7      	beq.n	8000b8a <main+0xe2>
		 HAL_Delay(10);
 8000b9a:	200a      	movs	r0, #10
 8000b9c:	f001 f9e6 	bl	8001f6c <HAL_Delay>
		 KeyNum = 1;
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
	  }

	  if(KeyNum == 1)
 8000ba6:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8000baa:	2b01      	cmp	r3, #1
 8000bac:	f040 8084 	bne.w	8000cb8 <main+0x210>
	  {
		  OLED_ShowNum(0, 10, index, 2, OLED_6X8);
 8000bb0:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 8000bb4:	2306      	movs	r3, #6
 8000bb6:	9300      	str	r3, [sp, #0]
 8000bb8:	2302      	movs	r3, #2
 8000bba:	210a      	movs	r1, #10
 8000bbc:	2000      	movs	r0, #0
 8000bbe:	f000 feb9 	bl	8001934 <OLED_ShowNum>
		  OLED_UpDate();
 8000bc2:	f000 fc39 	bl	8001438 <OLED_UpDate>
		  KeyNum=0;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
		  switch(index)
 8000bcc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8000bd0:	2b09      	cmp	r3, #9
 8000bd2:	d865      	bhi.n	8000ca0 <main+0x1f8>
 8000bd4:	a201      	add	r2, pc, #4	@ (adr r2, 8000bdc <main+0x134>)
 8000bd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bda:	bf00      	nop
 8000bdc:	08000c05 	.word	0x08000c05
 8000be0:	08000c19 	.word	0x08000c19
 8000be4:	08000c2d 	.word	0x08000c2d
 8000be8:	08000c41 	.word	0x08000c41
 8000bec:	08000ca1 	.word	0x08000ca1
 8000bf0:	08000c4b 	.word	0x08000c4b
 8000bf4:	08000c53 	.word	0x08000c53
 8000bf8:	08000c5d 	.word	0x08000c5d
 8000bfc:	08000c65 	.word	0x08000c65
 8000c00:	08000c99 	.word	0x08000c99
		  {
		  	  case 0:
		  		CAN_TxtoWifi(TxData[index], 8);
 8000c04:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8000c08:	463a      	mov	r2, r7
 8000c0a:	00db      	lsls	r3, r3, #3
 8000c0c:	4413      	add	r3, r2
 8000c0e:	2108      	movs	r1, #8
 8000c10:	4618      	mov	r0, r3
 8000c12:	f003 fff1 	bl	8004bf8 <CAN_TxtoWifi>
		  		break;
 8000c16:	e043      	b.n	8000ca0 <main+0x1f8>
		  	  case 1:
		  		CAN_TxtoZigbee(TxData[index], 8);
 8000c18:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8000c1c:	463a      	mov	r2, r7
 8000c1e:	00db      	lsls	r3, r3, #3
 8000c20:	4413      	add	r3, r2
 8000c22:	2108      	movs	r1, #8
 8000c24:	4618      	mov	r0, r3
 8000c26:	f004 f807 	bl	8004c38 <CAN_TxtoZigbee>
		  		break;
 8000c2a:	e039      	b.n	8000ca0 <main+0x1f8>
		  	  case 2:
		  		CAN_TxtoDisplay(TxData[index], 8);
 8000c2c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8000c30:	463a      	mov	r2, r7
 8000c32:	00db      	lsls	r3, r3, #3
 8000c34:	4413      	add	r3, r2
 8000c36:	2108      	movs	r1, #8
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f004 f81d 	bl	8004c78 <CAN_TxtoDisplay>
		  		break;
 8000c3e:	e02f      	b.n	8000ca0 <main+0x1f8>
		  	  case 3:
		  		CAN_TxtoMotor(12, 34);
 8000c40:	2122      	movs	r1, #34	@ 0x22
 8000c42:	200c      	movs	r0, #12
 8000c44:	f004 f838 	bl	8004cb8 <CAN_TxtoMotor>
		  		break;
 8000c48:	e02a      	b.n	8000ca0 <main+0x1f8>

		  	  case 5:
		  		CAN_TxtoNV(2);
 8000c4a:	2002      	movs	r0, #2
 8000c4c:	f004 f858 	bl	8004d00 <CAN_TxtoNV>
		  		break;
 8000c50:	e026      	b.n	8000ca0 <main+0x1f8>
		  	  case 6:
		  		CAN_TxtoPower(45, 67);
 8000c52:	2143      	movs	r1, #67	@ 0x43
 8000c54:	202d      	movs	r0, #45	@ 0x2d
 8000c56:	f004 f873 	bl	8004d40 <CAN_TxtoPower>
		  		break;
 8000c5a:	e021      	b.n	8000ca0 <main+0x1f8>
		  	  case 7:
		  		CAN_TxtoT0(8);
 8000c5c:	2008      	movs	r0, #8
 8000c5e:	f004 f895 	bl	8004d8c <CAN_TxtoT0>
		  		break;
 8000c62:	e01d      	b.n	8000ca0 <main+0x1f8>
		  	  case 8:
		  		CAN_TxtoT1(11, 11);
 8000c64:	210b      	movs	r1, #11
 8000c66:	200b      	movs	r0, #11
 8000c68:	f004 f8b8 	bl	8004ddc <CAN_TxtoT1>
		  		break;
 8000c6c:	e018      	b.n	8000ca0 <main+0x1f8>
 8000c6e:	bf00      	nop
 8000c70:	08005184 	.word	0x08005184
 8000c74:	20000150 	.word	0x20000150
 8000c78:	08005148 	.word	0x08005148
 8000c7c:	08005150 	.word	0x08005150
 8000c80:	08005158 	.word	0x08005158
 8000c84:	08005160 	.word	0x08005160
 8000c88:	08005168 	.word	0x08005168
 8000c8c:	08005170 	.word	0x08005170
 8000c90:	08005178 	.word	0x08005178
 8000c94:	40020000 	.word	0x40020000
		  	  case 9:
		  		CAN_TxtoT2(100);
 8000c98:	2064      	movs	r0, #100	@ 0x64
 8000c9a:	f004 f8c5 	bl	8004e28 <CAN_TxtoT2>
		  		break;
 8000c9e:	bf00      	nop
		  }
		  index++;
 8000ca0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		  if(index >9){index = 0;}
 8000caa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8000cae:	2b09      	cmp	r3, #9
 8000cb0:	d902      	bls.n	8000cb8 <main+0x210>
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	  }
	  CanRx_Loop();
 8000cb8:	f003 fe26 	bl	8004908 <CanRx_Loop>
	  CAN_TxLoop();
 8000cbc:	f004 f904 	bl	8004ec8 <CAN_TxLoop>

	  if( (HAL_GetTick() - ADC_LastTime) > ADC_TaskTime)
 8000cc0:	f001 f948 	bl	8001f54 <HAL_GetTick>
 8000cc4:	4602      	mov	r2, r0
 8000cc6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000cc8:	1ad3      	subs	r3, r2, r3
 8000cca:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000ccc:	429a      	cmp	r2, r3
 8000cce:	d204      	bcs.n	8000cda <main+0x232>
	  {
		  Power_TxandStart();
 8000cd0:	f7ff fcb8 	bl	8000644 <Power_TxandStart>
		  ADC_LastTime = HAL_GetTick();
 8000cd4:	f001 f93e 	bl	8001f54 <HAL_GetTick>
 8000cd8:	65b8      	str	r0, [r7, #88]	@ 0x58
	  }


	  OLED_ShowHexNum(40, 0,  FifoBuf_Info[0], 2, OLED_6X8); //1
 8000cda:	4bc3      	ldr	r3, [pc, #780]	@ (8000fe8 <main+0x540>)
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	461a      	mov	r2, r3
 8000ce0:	2306      	movs	r3, #6
 8000ce2:	9300      	str	r3, [sp, #0]
 8000ce4:	2302      	movs	r3, #2
 8000ce6:	2100      	movs	r1, #0
 8000ce8:	2028      	movs	r0, #40	@ 0x28
 8000cea:	f000 fe6b 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(52, 0,  FifoBuf_Info[1], 2,  OLED_6X8);
 8000cee:	4bbe      	ldr	r3, [pc, #760]	@ (8000fe8 <main+0x540>)
 8000cf0:	785b      	ldrb	r3, [r3, #1]
 8000cf2:	461a      	mov	r2, r3
 8000cf4:	2306      	movs	r3, #6
 8000cf6:	9300      	str	r3, [sp, #0]
 8000cf8:	2302      	movs	r3, #2
 8000cfa:	2100      	movs	r1, #0
 8000cfc:	2034      	movs	r0, #52	@ 0x34
 8000cfe:	f000 fe61 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(64, 0,  FifoBuf_Info[2], 2,  OLED_6X8);
 8000d02:	4bb9      	ldr	r3, [pc, #740]	@ (8000fe8 <main+0x540>)
 8000d04:	789b      	ldrb	r3, [r3, #2]
 8000d06:	461a      	mov	r2, r3
 8000d08:	2306      	movs	r3, #6
 8000d0a:	9300      	str	r3, [sp, #0]
 8000d0c:	2302      	movs	r3, #2
 8000d0e:	2100      	movs	r1, #0
 8000d10:	2040      	movs	r0, #64	@ 0x40
 8000d12:	f000 fe57 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(76, 0,  FifoBuf_Info[3], 2, OLED_6X8);
 8000d16:	4bb4      	ldr	r3, [pc, #720]	@ (8000fe8 <main+0x540>)
 8000d18:	78db      	ldrb	r3, [r3, #3]
 8000d1a:	461a      	mov	r2, r3
 8000d1c:	2306      	movs	r3, #6
 8000d1e:	9300      	str	r3, [sp, #0]
 8000d20:	2302      	movs	r3, #2
 8000d22:	2100      	movs	r1, #0
 8000d24:	204c      	movs	r0, #76	@ 0x4c
 8000d26:	f000 fe4d 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(88, 0,  FifoBuf_Info[4], 2, OLED_6X8); //1
 8000d2a:	4baf      	ldr	r3, [pc, #700]	@ (8000fe8 <main+0x540>)
 8000d2c:	791b      	ldrb	r3, [r3, #4]
 8000d2e:	461a      	mov	r2, r3
 8000d30:	2306      	movs	r3, #6
 8000d32:	9300      	str	r3, [sp, #0]
 8000d34:	2302      	movs	r3, #2
 8000d36:	2100      	movs	r1, #0
 8000d38:	2058      	movs	r0, #88	@ 0x58
 8000d3a:	f000 fe43 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(100, 0,  FifoBuf_Info[5], 2,  OLED_6X8);
 8000d3e:	4baa      	ldr	r3, [pc, #680]	@ (8000fe8 <main+0x540>)
 8000d40:	795b      	ldrb	r3, [r3, #5]
 8000d42:	461a      	mov	r2, r3
 8000d44:	2306      	movs	r3, #6
 8000d46:	9300      	str	r3, [sp, #0]
 8000d48:	2302      	movs	r3, #2
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	2064      	movs	r0, #100	@ 0x64
 8000d4e:	f000 fe39 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(112, 0,  FifoBuf_Info[6], 2,  OLED_6X8);
 8000d52:	4ba5      	ldr	r3, [pc, #660]	@ (8000fe8 <main+0x540>)
 8000d54:	799b      	ldrb	r3, [r3, #6]
 8000d56:	461a      	mov	r2, r3
 8000d58:	2306      	movs	r3, #6
 8000d5a:	9300      	str	r3, [sp, #0]
 8000d5c:	2302      	movs	r3, #2
 8000d5e:	2100      	movs	r1, #0
 8000d60:	2070      	movs	r0, #112	@ 0x70
 8000d62:	f000 fe2f 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(124, 0,  FifoBuf_Info[7], 2, OLED_6X8);
 8000d66:	4ba0      	ldr	r3, [pc, #640]	@ (8000fe8 <main+0x540>)
 8000d68:	79db      	ldrb	r3, [r3, #7]
 8000d6a:	461a      	mov	r2, r3
 8000d6c:	2306      	movs	r3, #6
 8000d6e:	9300      	str	r3, [sp, #0]
 8000d70:	2302      	movs	r3, #2
 8000d72:	2100      	movs	r1, #0
 8000d74:	207c      	movs	r0, #124	@ 0x7c
 8000d76:	f000 fe25 	bl	80019c4 <OLED_ShowHexNum>


	  OLED_ShowHexNum(40, 9,  FifoBuf_WifiRx[0], 2, OLED_6X8); //2
 8000d7a:	4b9c      	ldr	r3, [pc, #624]	@ (8000fec <main+0x544>)
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	461a      	mov	r2, r3
 8000d80:	2306      	movs	r3, #6
 8000d82:	9300      	str	r3, [sp, #0]
 8000d84:	2302      	movs	r3, #2
 8000d86:	2109      	movs	r1, #9
 8000d88:	2028      	movs	r0, #40	@ 0x28
 8000d8a:	f000 fe1b 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(52, 9,  FifoBuf_WifiRx[1], 2,  OLED_6X8);
 8000d8e:	4b97      	ldr	r3, [pc, #604]	@ (8000fec <main+0x544>)
 8000d90:	785b      	ldrb	r3, [r3, #1]
 8000d92:	461a      	mov	r2, r3
 8000d94:	2306      	movs	r3, #6
 8000d96:	9300      	str	r3, [sp, #0]
 8000d98:	2302      	movs	r3, #2
 8000d9a:	2109      	movs	r1, #9
 8000d9c:	2034      	movs	r0, #52	@ 0x34
 8000d9e:	f000 fe11 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(64, 9,  FifoBuf_WifiRx[2], 2,  OLED_6X8);
 8000da2:	4b92      	ldr	r3, [pc, #584]	@ (8000fec <main+0x544>)
 8000da4:	789b      	ldrb	r3, [r3, #2]
 8000da6:	461a      	mov	r2, r3
 8000da8:	2306      	movs	r3, #6
 8000daa:	9300      	str	r3, [sp, #0]
 8000dac:	2302      	movs	r3, #2
 8000dae:	2109      	movs	r1, #9
 8000db0:	2040      	movs	r0, #64	@ 0x40
 8000db2:	f000 fe07 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(76, 9,  FifoBuf_WifiRx[3], 2, OLED_6X8);
 8000db6:	4b8d      	ldr	r3, [pc, #564]	@ (8000fec <main+0x544>)
 8000db8:	78db      	ldrb	r3, [r3, #3]
 8000dba:	461a      	mov	r2, r3
 8000dbc:	2306      	movs	r3, #6
 8000dbe:	9300      	str	r3, [sp, #0]
 8000dc0:	2302      	movs	r3, #2
 8000dc2:	2109      	movs	r1, #9
 8000dc4:	204c      	movs	r0, #76	@ 0x4c
 8000dc6:	f000 fdfd 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(88, 9,  FifoBuf_WifiRx[4], 2, OLED_6X8); //2
 8000dca:	4b88      	ldr	r3, [pc, #544]	@ (8000fec <main+0x544>)
 8000dcc:	791b      	ldrb	r3, [r3, #4]
 8000dce:	461a      	mov	r2, r3
 8000dd0:	2306      	movs	r3, #6
 8000dd2:	9300      	str	r3, [sp, #0]
 8000dd4:	2302      	movs	r3, #2
 8000dd6:	2109      	movs	r1, #9
 8000dd8:	2058      	movs	r0, #88	@ 0x58
 8000dda:	f000 fdf3 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(100, 9,  FifoBuf_WifiRx[5], 2,  OLED_6X8);
 8000dde:	4b83      	ldr	r3, [pc, #524]	@ (8000fec <main+0x544>)
 8000de0:	795b      	ldrb	r3, [r3, #5]
 8000de2:	461a      	mov	r2, r3
 8000de4:	2306      	movs	r3, #6
 8000de6:	9300      	str	r3, [sp, #0]
 8000de8:	2302      	movs	r3, #2
 8000dea:	2109      	movs	r1, #9
 8000dec:	2064      	movs	r0, #100	@ 0x64
 8000dee:	f000 fde9 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(112, 9,  FifoBuf_WifiRx[6], 2,  OLED_6X8);
 8000df2:	4b7e      	ldr	r3, [pc, #504]	@ (8000fec <main+0x544>)
 8000df4:	799b      	ldrb	r3, [r3, #6]
 8000df6:	461a      	mov	r2, r3
 8000df8:	2306      	movs	r3, #6
 8000dfa:	9300      	str	r3, [sp, #0]
 8000dfc:	2302      	movs	r3, #2
 8000dfe:	2109      	movs	r1, #9
 8000e00:	2070      	movs	r0, #112	@ 0x70
 8000e02:	f000 fddf 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(124, 9,  FifoBuf_WifiRx[7], 2, OLED_6X8);
 8000e06:	4b79      	ldr	r3, [pc, #484]	@ (8000fec <main+0x544>)
 8000e08:	79db      	ldrb	r3, [r3, #7]
 8000e0a:	461a      	mov	r2, r3
 8000e0c:	2306      	movs	r3, #6
 8000e0e:	9300      	str	r3, [sp, #0]
 8000e10:	2302      	movs	r3, #2
 8000e12:	2109      	movs	r1, #9
 8000e14:	207c      	movs	r0, #124	@ 0x7c
 8000e16:	f000 fdd5 	bl	80019c4 <OLED_ShowHexNum>


	  OLED_ShowHexNum(40, 18,  FifoBuf_ZigbRx[0], 2, OLED_6X8); //3
 8000e1a:	4b75      	ldr	r3, [pc, #468]	@ (8000ff0 <main+0x548>)
 8000e1c:	781b      	ldrb	r3, [r3, #0]
 8000e1e:	461a      	mov	r2, r3
 8000e20:	2306      	movs	r3, #6
 8000e22:	9300      	str	r3, [sp, #0]
 8000e24:	2302      	movs	r3, #2
 8000e26:	2112      	movs	r1, #18
 8000e28:	2028      	movs	r0, #40	@ 0x28
 8000e2a:	f000 fdcb 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(52, 18,  FifoBuf_ZigbRx[1], 2,  OLED_6X8);
 8000e2e:	4b70      	ldr	r3, [pc, #448]	@ (8000ff0 <main+0x548>)
 8000e30:	785b      	ldrb	r3, [r3, #1]
 8000e32:	461a      	mov	r2, r3
 8000e34:	2306      	movs	r3, #6
 8000e36:	9300      	str	r3, [sp, #0]
 8000e38:	2302      	movs	r3, #2
 8000e3a:	2112      	movs	r1, #18
 8000e3c:	2034      	movs	r0, #52	@ 0x34
 8000e3e:	f000 fdc1 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(64, 18,  FifoBuf_ZigbRx[2], 2,  OLED_6X8);
 8000e42:	4b6b      	ldr	r3, [pc, #428]	@ (8000ff0 <main+0x548>)
 8000e44:	789b      	ldrb	r3, [r3, #2]
 8000e46:	461a      	mov	r2, r3
 8000e48:	2306      	movs	r3, #6
 8000e4a:	9300      	str	r3, [sp, #0]
 8000e4c:	2302      	movs	r3, #2
 8000e4e:	2112      	movs	r1, #18
 8000e50:	2040      	movs	r0, #64	@ 0x40
 8000e52:	f000 fdb7 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(76, 18,  FifoBuf_ZigbRx[3], 2, OLED_6X8);
 8000e56:	4b66      	ldr	r3, [pc, #408]	@ (8000ff0 <main+0x548>)
 8000e58:	78db      	ldrb	r3, [r3, #3]
 8000e5a:	461a      	mov	r2, r3
 8000e5c:	2306      	movs	r3, #6
 8000e5e:	9300      	str	r3, [sp, #0]
 8000e60:	2302      	movs	r3, #2
 8000e62:	2112      	movs	r1, #18
 8000e64:	204c      	movs	r0, #76	@ 0x4c
 8000e66:	f000 fdad 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(88, 18,  FifoBuf_ZigbRx[4], 2, OLED_6X8); //3
 8000e6a:	4b61      	ldr	r3, [pc, #388]	@ (8000ff0 <main+0x548>)
 8000e6c:	791b      	ldrb	r3, [r3, #4]
 8000e6e:	461a      	mov	r2, r3
 8000e70:	2306      	movs	r3, #6
 8000e72:	9300      	str	r3, [sp, #0]
 8000e74:	2302      	movs	r3, #2
 8000e76:	2112      	movs	r1, #18
 8000e78:	2058      	movs	r0, #88	@ 0x58
 8000e7a:	f000 fda3 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(100, 18,  FifoBuf_ZigbRx[5], 2,  OLED_6X8);
 8000e7e:	4b5c      	ldr	r3, [pc, #368]	@ (8000ff0 <main+0x548>)
 8000e80:	795b      	ldrb	r3, [r3, #5]
 8000e82:	461a      	mov	r2, r3
 8000e84:	2306      	movs	r3, #6
 8000e86:	9300      	str	r3, [sp, #0]
 8000e88:	2302      	movs	r3, #2
 8000e8a:	2112      	movs	r1, #18
 8000e8c:	2064      	movs	r0, #100	@ 0x64
 8000e8e:	f000 fd99 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(112, 18,  FifoBuf_ZigbRx[6], 2,  OLED_6X8);
 8000e92:	4b57      	ldr	r3, [pc, #348]	@ (8000ff0 <main+0x548>)
 8000e94:	799b      	ldrb	r3, [r3, #6]
 8000e96:	461a      	mov	r2, r3
 8000e98:	2306      	movs	r3, #6
 8000e9a:	9300      	str	r3, [sp, #0]
 8000e9c:	2302      	movs	r3, #2
 8000e9e:	2112      	movs	r1, #18
 8000ea0:	2070      	movs	r0, #112	@ 0x70
 8000ea2:	f000 fd8f 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(124, 18,  FifoBuf_ZigbRx[7], 2, OLED_6X8);
 8000ea6:	4b52      	ldr	r3, [pc, #328]	@ (8000ff0 <main+0x548>)
 8000ea8:	79db      	ldrb	r3, [r3, #7]
 8000eaa:	461a      	mov	r2, r3
 8000eac:	2306      	movs	r3, #6
 8000eae:	9300      	str	r3, [sp, #0]
 8000eb0:	2302      	movs	r3, #2
 8000eb2:	2112      	movs	r1, #18
 8000eb4:	207c      	movs	r0, #124	@ 0x7c
 8000eb6:	f000 fd85 	bl	80019c4 <OLED_ShowHexNum>


	  OLED_ShowHexNum(40, 27,  FifoBuf_Track[0], 2, OLED_6X8);//4
 8000eba:	4b4e      	ldr	r3, [pc, #312]	@ (8000ff4 <main+0x54c>)
 8000ebc:	781b      	ldrb	r3, [r3, #0]
 8000ebe:	461a      	mov	r2, r3
 8000ec0:	2306      	movs	r3, #6
 8000ec2:	9300      	str	r3, [sp, #0]
 8000ec4:	2302      	movs	r3, #2
 8000ec6:	211b      	movs	r1, #27
 8000ec8:	2028      	movs	r0, #40	@ 0x28
 8000eca:	f000 fd7b 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(52, 27,  FifoBuf_Track[1], 2,  OLED_6X8);
 8000ece:	4b49      	ldr	r3, [pc, #292]	@ (8000ff4 <main+0x54c>)
 8000ed0:	785b      	ldrb	r3, [r3, #1]
 8000ed2:	461a      	mov	r2, r3
 8000ed4:	2306      	movs	r3, #6
 8000ed6:	9300      	str	r3, [sp, #0]
 8000ed8:	2302      	movs	r3, #2
 8000eda:	211b      	movs	r1, #27
 8000edc:	2034      	movs	r0, #52	@ 0x34
 8000ede:	f000 fd71 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(64, 27,  FifoBuf_Track[2], 2,  OLED_6X8);
 8000ee2:	4b44      	ldr	r3, [pc, #272]	@ (8000ff4 <main+0x54c>)
 8000ee4:	789b      	ldrb	r3, [r3, #2]
 8000ee6:	461a      	mov	r2, r3
 8000ee8:	2306      	movs	r3, #6
 8000eea:	9300      	str	r3, [sp, #0]
 8000eec:	2302      	movs	r3, #2
 8000eee:	211b      	movs	r1, #27
 8000ef0:	2040      	movs	r0, #64	@ 0x40
 8000ef2:	f000 fd67 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(76, 27,  FifoBuf_Track[3], 2, OLED_6X8);
 8000ef6:	4b3f      	ldr	r3, [pc, #252]	@ (8000ff4 <main+0x54c>)
 8000ef8:	78db      	ldrb	r3, [r3, #3]
 8000efa:	461a      	mov	r2, r3
 8000efc:	2306      	movs	r3, #6
 8000efe:	9300      	str	r3, [sp, #0]
 8000f00:	2302      	movs	r3, #2
 8000f02:	211b      	movs	r1, #27
 8000f04:	204c      	movs	r0, #76	@ 0x4c
 8000f06:	f000 fd5d 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(88, 27,  FifoBuf_Track[4], 2, OLED_6X8);//4
 8000f0a:	4b3a      	ldr	r3, [pc, #232]	@ (8000ff4 <main+0x54c>)
 8000f0c:	791b      	ldrb	r3, [r3, #4]
 8000f0e:	461a      	mov	r2, r3
 8000f10:	2306      	movs	r3, #6
 8000f12:	9300      	str	r3, [sp, #0]
 8000f14:	2302      	movs	r3, #2
 8000f16:	211b      	movs	r1, #27
 8000f18:	2058      	movs	r0, #88	@ 0x58
 8000f1a:	f000 fd53 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(100, 27,  FifoBuf_Track[5], 2,  OLED_6X8);
 8000f1e:	4b35      	ldr	r3, [pc, #212]	@ (8000ff4 <main+0x54c>)
 8000f20:	795b      	ldrb	r3, [r3, #5]
 8000f22:	461a      	mov	r2, r3
 8000f24:	2306      	movs	r3, #6
 8000f26:	9300      	str	r3, [sp, #0]
 8000f28:	2302      	movs	r3, #2
 8000f2a:	211b      	movs	r1, #27
 8000f2c:	2064      	movs	r0, #100	@ 0x64
 8000f2e:	f000 fd49 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(112, 27,  FifoBuf_Track[6], 2,  OLED_6X8);
 8000f32:	4b30      	ldr	r3, [pc, #192]	@ (8000ff4 <main+0x54c>)
 8000f34:	799b      	ldrb	r3, [r3, #6]
 8000f36:	461a      	mov	r2, r3
 8000f38:	2306      	movs	r3, #6
 8000f3a:	9300      	str	r3, [sp, #0]
 8000f3c:	2302      	movs	r3, #2
 8000f3e:	211b      	movs	r1, #27
 8000f40:	2070      	movs	r0, #112	@ 0x70
 8000f42:	f000 fd3f 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(124, 27,  FifoBuf_Track[7], 2, OLED_6X8);
 8000f46:	4b2b      	ldr	r3, [pc, #172]	@ (8000ff4 <main+0x54c>)
 8000f48:	79db      	ldrb	r3, [r3, #7]
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	2306      	movs	r3, #6
 8000f4e:	9300      	str	r3, [sp, #0]
 8000f50:	2302      	movs	r3, #2
 8000f52:	211b      	movs	r1, #27
 8000f54:	207c      	movs	r0, #124	@ 0x7c
 8000f56:	f000 fd35 	bl	80019c4 <OLED_ShowHexNum>


	  OLED_ShowHexNum(40, 36,  FifoBuf_Navig[0], 2, OLED_6X8);//5
 8000f5a:	4b27      	ldr	r3, [pc, #156]	@ (8000ff8 <main+0x550>)
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	461a      	mov	r2, r3
 8000f60:	2306      	movs	r3, #6
 8000f62:	9300      	str	r3, [sp, #0]
 8000f64:	2302      	movs	r3, #2
 8000f66:	2124      	movs	r1, #36	@ 0x24
 8000f68:	2028      	movs	r0, #40	@ 0x28
 8000f6a:	f000 fd2b 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(52, 36,  FifoBuf_Navig[1], 2,  OLED_6X8);
 8000f6e:	4b22      	ldr	r3, [pc, #136]	@ (8000ff8 <main+0x550>)
 8000f70:	785b      	ldrb	r3, [r3, #1]
 8000f72:	461a      	mov	r2, r3
 8000f74:	2306      	movs	r3, #6
 8000f76:	9300      	str	r3, [sp, #0]
 8000f78:	2302      	movs	r3, #2
 8000f7a:	2124      	movs	r1, #36	@ 0x24
 8000f7c:	2034      	movs	r0, #52	@ 0x34
 8000f7e:	f000 fd21 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(64, 36,  FifoBuf_Navig[2], 2,  OLED_6X8);
 8000f82:	4b1d      	ldr	r3, [pc, #116]	@ (8000ff8 <main+0x550>)
 8000f84:	789b      	ldrb	r3, [r3, #2]
 8000f86:	461a      	mov	r2, r3
 8000f88:	2306      	movs	r3, #6
 8000f8a:	9300      	str	r3, [sp, #0]
 8000f8c:	2302      	movs	r3, #2
 8000f8e:	2124      	movs	r1, #36	@ 0x24
 8000f90:	2040      	movs	r0, #64	@ 0x40
 8000f92:	f000 fd17 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(76, 36,  FifoBuf_Navig[3], 2, OLED_6X8);
 8000f96:	4b18      	ldr	r3, [pc, #96]	@ (8000ff8 <main+0x550>)
 8000f98:	78db      	ldrb	r3, [r3, #3]
 8000f9a:	461a      	mov	r2, r3
 8000f9c:	2306      	movs	r3, #6
 8000f9e:	9300      	str	r3, [sp, #0]
 8000fa0:	2302      	movs	r3, #2
 8000fa2:	2124      	movs	r1, #36	@ 0x24
 8000fa4:	204c      	movs	r0, #76	@ 0x4c
 8000fa6:	f000 fd0d 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(88, 36,  FifoBuf_Navig[4], 2, OLED_6X8);//5
 8000faa:	4b13      	ldr	r3, [pc, #76]	@ (8000ff8 <main+0x550>)
 8000fac:	791b      	ldrb	r3, [r3, #4]
 8000fae:	461a      	mov	r2, r3
 8000fb0:	2306      	movs	r3, #6
 8000fb2:	9300      	str	r3, [sp, #0]
 8000fb4:	2302      	movs	r3, #2
 8000fb6:	2124      	movs	r1, #36	@ 0x24
 8000fb8:	2058      	movs	r0, #88	@ 0x58
 8000fba:	f000 fd03 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(100, 36,  FifoBuf_Navig[5], 2,  OLED_6X8);
 8000fbe:	4b0e      	ldr	r3, [pc, #56]	@ (8000ff8 <main+0x550>)
 8000fc0:	795b      	ldrb	r3, [r3, #5]
 8000fc2:	461a      	mov	r2, r3
 8000fc4:	2306      	movs	r3, #6
 8000fc6:	9300      	str	r3, [sp, #0]
 8000fc8:	2302      	movs	r3, #2
 8000fca:	2124      	movs	r1, #36	@ 0x24
 8000fcc:	2064      	movs	r0, #100	@ 0x64
 8000fce:	f000 fcf9 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(112, 36,  FifoBuf_Navig[6], 2,  OLED_6X8);
 8000fd2:	4b09      	ldr	r3, [pc, #36]	@ (8000ff8 <main+0x550>)
 8000fd4:	799b      	ldrb	r3, [r3, #6]
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	2306      	movs	r3, #6
 8000fda:	9300      	str	r3, [sp, #0]
 8000fdc:	2302      	movs	r3, #2
 8000fde:	2124      	movs	r1, #36	@ 0x24
 8000fe0:	2070      	movs	r0, #112	@ 0x70
 8000fe2:	f000 fcef 	bl	80019c4 <OLED_ShowHexNum>
 8000fe6:	e009      	b.n	8000ffc <main+0x554>
 8000fe8:	200005d4 	.word	0x200005d4
 8000fec:	200005e0 	.word	0x200005e0
 8000ff0:	200005ec 	.word	0x200005ec
 8000ff4:	200005f8 	.word	0x200005f8
 8000ff8:	20000604 	.word	0x20000604
	  OLED_ShowHexNum(124, 36,  FifoBuf_Navig[7], 2, OLED_6X8);
 8000ffc:	4b56      	ldr	r3, [pc, #344]	@ (8001158 <main+0x6b0>)
 8000ffe:	79db      	ldrb	r3, [r3, #7]
 8001000:	461a      	mov	r2, r3
 8001002:	2306      	movs	r3, #6
 8001004:	9300      	str	r3, [sp, #0]
 8001006:	2302      	movs	r3, #2
 8001008:	2124      	movs	r1, #36	@ 0x24
 800100a:	207c      	movs	r0, #124	@ 0x7c
 800100c:	f000 fcda 	bl	80019c4 <OLED_ShowHexNum>


	  OLED_ShowHexNum(40, 45,  FifoBuf_HOST[0], 2, OLED_6X8);//6
 8001010:	4b52      	ldr	r3, [pc, #328]	@ (800115c <main+0x6b4>)
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	461a      	mov	r2, r3
 8001016:	2306      	movs	r3, #6
 8001018:	9300      	str	r3, [sp, #0]
 800101a:	2302      	movs	r3, #2
 800101c:	212d      	movs	r1, #45	@ 0x2d
 800101e:	2028      	movs	r0, #40	@ 0x28
 8001020:	f000 fcd0 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(52, 45,  FifoBuf_HOST[1], 2,  OLED_6X8);
 8001024:	4b4d      	ldr	r3, [pc, #308]	@ (800115c <main+0x6b4>)
 8001026:	785b      	ldrb	r3, [r3, #1]
 8001028:	461a      	mov	r2, r3
 800102a:	2306      	movs	r3, #6
 800102c:	9300      	str	r3, [sp, #0]
 800102e:	2302      	movs	r3, #2
 8001030:	212d      	movs	r1, #45	@ 0x2d
 8001032:	2034      	movs	r0, #52	@ 0x34
 8001034:	f000 fcc6 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(64, 45,  FifoBuf_HOST[2], 2,  OLED_6X8);
 8001038:	4b48      	ldr	r3, [pc, #288]	@ (800115c <main+0x6b4>)
 800103a:	789b      	ldrb	r3, [r3, #2]
 800103c:	461a      	mov	r2, r3
 800103e:	2306      	movs	r3, #6
 8001040:	9300      	str	r3, [sp, #0]
 8001042:	2302      	movs	r3, #2
 8001044:	212d      	movs	r1, #45	@ 0x2d
 8001046:	2040      	movs	r0, #64	@ 0x40
 8001048:	f000 fcbc 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(76, 45,  FifoBuf_HOST[3], 2, OLED_6X8);
 800104c:	4b43      	ldr	r3, [pc, #268]	@ (800115c <main+0x6b4>)
 800104e:	78db      	ldrb	r3, [r3, #3]
 8001050:	461a      	mov	r2, r3
 8001052:	2306      	movs	r3, #6
 8001054:	9300      	str	r3, [sp, #0]
 8001056:	2302      	movs	r3, #2
 8001058:	212d      	movs	r1, #45	@ 0x2d
 800105a:	204c      	movs	r0, #76	@ 0x4c
 800105c:	f000 fcb2 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(88, 45,  FifoBuf_HOST[4], 2, OLED_6X8);//6
 8001060:	4b3e      	ldr	r3, [pc, #248]	@ (800115c <main+0x6b4>)
 8001062:	791b      	ldrb	r3, [r3, #4]
 8001064:	461a      	mov	r2, r3
 8001066:	2306      	movs	r3, #6
 8001068:	9300      	str	r3, [sp, #0]
 800106a:	2302      	movs	r3, #2
 800106c:	212d      	movs	r1, #45	@ 0x2d
 800106e:	2058      	movs	r0, #88	@ 0x58
 8001070:	f000 fca8 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(100, 45,  FifoBuf_HOST[5], 2,  OLED_6X8);
 8001074:	4b39      	ldr	r3, [pc, #228]	@ (800115c <main+0x6b4>)
 8001076:	795b      	ldrb	r3, [r3, #5]
 8001078:	461a      	mov	r2, r3
 800107a:	2306      	movs	r3, #6
 800107c:	9300      	str	r3, [sp, #0]
 800107e:	2302      	movs	r3, #2
 8001080:	212d      	movs	r1, #45	@ 0x2d
 8001082:	2064      	movs	r0, #100	@ 0x64
 8001084:	f000 fc9e 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(112, 45,  FifoBuf_HOST[6], 2,  OLED_6X8);
 8001088:	4b34      	ldr	r3, [pc, #208]	@ (800115c <main+0x6b4>)
 800108a:	799b      	ldrb	r3, [r3, #6]
 800108c:	461a      	mov	r2, r3
 800108e:	2306      	movs	r3, #6
 8001090:	9300      	str	r3, [sp, #0]
 8001092:	2302      	movs	r3, #2
 8001094:	212d      	movs	r1, #45	@ 0x2d
 8001096:	2070      	movs	r0, #112	@ 0x70
 8001098:	f000 fc94 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(124, 45,  FifoBuf_HOST[7], 2, OLED_6X8);
 800109c:	4b2f      	ldr	r3, [pc, #188]	@ (800115c <main+0x6b4>)
 800109e:	79db      	ldrb	r3, [r3, #7]
 80010a0:	461a      	mov	r2, r3
 80010a2:	2306      	movs	r3, #6
 80010a4:	9300      	str	r3, [sp, #0]
 80010a6:	2302      	movs	r3, #2
 80010a8:	212d      	movs	r1, #45	@ 0x2d
 80010aa:	207c      	movs	r0, #124	@ 0x7c
 80010ac:	f000 fc8a 	bl	80019c4 <OLED_ShowHexNum>


	  OLED_ShowHexNum(40, 54,  FifoBuf_Anything[0], 2, OLED_6X8);//7
 80010b0:	4b2b      	ldr	r3, [pc, #172]	@ (8001160 <main+0x6b8>)
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	461a      	mov	r2, r3
 80010b6:	2306      	movs	r3, #6
 80010b8:	9300      	str	r3, [sp, #0]
 80010ba:	2302      	movs	r3, #2
 80010bc:	2136      	movs	r1, #54	@ 0x36
 80010be:	2028      	movs	r0, #40	@ 0x28
 80010c0:	f000 fc80 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(52, 54,  FifoBuf_Anything[1], 2,  OLED_6X8);
 80010c4:	4b26      	ldr	r3, [pc, #152]	@ (8001160 <main+0x6b8>)
 80010c6:	785b      	ldrb	r3, [r3, #1]
 80010c8:	461a      	mov	r2, r3
 80010ca:	2306      	movs	r3, #6
 80010cc:	9300      	str	r3, [sp, #0]
 80010ce:	2302      	movs	r3, #2
 80010d0:	2136      	movs	r1, #54	@ 0x36
 80010d2:	2034      	movs	r0, #52	@ 0x34
 80010d4:	f000 fc76 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(64, 54,  FifoBuf_Anything[2], 2,  OLED_6X8);
 80010d8:	4b21      	ldr	r3, [pc, #132]	@ (8001160 <main+0x6b8>)
 80010da:	789b      	ldrb	r3, [r3, #2]
 80010dc:	461a      	mov	r2, r3
 80010de:	2306      	movs	r3, #6
 80010e0:	9300      	str	r3, [sp, #0]
 80010e2:	2302      	movs	r3, #2
 80010e4:	2136      	movs	r1, #54	@ 0x36
 80010e6:	2040      	movs	r0, #64	@ 0x40
 80010e8:	f000 fc6c 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(76, 54,  FifoBuf_Anything[3], 2, OLED_6X8);
 80010ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001160 <main+0x6b8>)
 80010ee:	78db      	ldrb	r3, [r3, #3]
 80010f0:	461a      	mov	r2, r3
 80010f2:	2306      	movs	r3, #6
 80010f4:	9300      	str	r3, [sp, #0]
 80010f6:	2302      	movs	r3, #2
 80010f8:	2136      	movs	r1, #54	@ 0x36
 80010fa:	204c      	movs	r0, #76	@ 0x4c
 80010fc:	f000 fc62 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(88, 54,  FifoBuf_Anything[4], 2, OLED_6X8);//7
 8001100:	4b17      	ldr	r3, [pc, #92]	@ (8001160 <main+0x6b8>)
 8001102:	791b      	ldrb	r3, [r3, #4]
 8001104:	461a      	mov	r2, r3
 8001106:	2306      	movs	r3, #6
 8001108:	9300      	str	r3, [sp, #0]
 800110a:	2302      	movs	r3, #2
 800110c:	2136      	movs	r1, #54	@ 0x36
 800110e:	2058      	movs	r0, #88	@ 0x58
 8001110:	f000 fc58 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(100, 54,  FifoBuf_Anything[5], 2,  OLED_6X8);
 8001114:	4b12      	ldr	r3, [pc, #72]	@ (8001160 <main+0x6b8>)
 8001116:	795b      	ldrb	r3, [r3, #5]
 8001118:	461a      	mov	r2, r3
 800111a:	2306      	movs	r3, #6
 800111c:	9300      	str	r3, [sp, #0]
 800111e:	2302      	movs	r3, #2
 8001120:	2136      	movs	r1, #54	@ 0x36
 8001122:	2064      	movs	r0, #100	@ 0x64
 8001124:	f000 fc4e 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(112, 54,  FifoBuf_Anything[6], 2,  OLED_6X8);
 8001128:	4b0d      	ldr	r3, [pc, #52]	@ (8001160 <main+0x6b8>)
 800112a:	799b      	ldrb	r3, [r3, #6]
 800112c:	461a      	mov	r2, r3
 800112e:	2306      	movs	r3, #6
 8001130:	9300      	str	r3, [sp, #0]
 8001132:	2302      	movs	r3, #2
 8001134:	2136      	movs	r1, #54	@ 0x36
 8001136:	2070      	movs	r0, #112	@ 0x70
 8001138:	f000 fc44 	bl	80019c4 <OLED_ShowHexNum>
	  OLED_ShowHexNum(124, 54,  FifoBuf_Anything[7], 2, OLED_6X8);
 800113c:	4b08      	ldr	r3, [pc, #32]	@ (8001160 <main+0x6b8>)
 800113e:	79db      	ldrb	r3, [r3, #7]
 8001140:	461a      	mov	r2, r3
 8001142:	2306      	movs	r3, #6
 8001144:	9300      	str	r3, [sp, #0]
 8001146:	2302      	movs	r3, #2
 8001148:	2136      	movs	r1, #54	@ 0x36
 800114a:	207c      	movs	r0, #124	@ 0x7c
 800114c:	f000 fc3a 	bl	80019c4 <OLED_ShowHexNum>



	  OLED_UpDate();
 8001150:	f000 f972 	bl	8001438 <OLED_UpDate>
	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) == GPIO_PIN_RESET)
 8001154:	e50d      	b.n	8000b72 <main+0xca>
 8001156:	bf00      	nop
 8001158:	20000604 	.word	0x20000604
 800115c:	20000610 	.word	0x20000610
 8001160:	2000061c 	.word	0x2000061c

08001164 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b094      	sub	sp, #80	@ 0x50
 8001168:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800116a:	f107 0320 	add.w	r3, r7, #32
 800116e:	2230      	movs	r2, #48	@ 0x30
 8001170:	2100      	movs	r1, #0
 8001172:	4618      	mov	r0, r3
 8001174:	f003 ffa2 	bl	80050bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001178:	f107 030c 	add.w	r3, r7, #12
 800117c:	2200      	movs	r2, #0
 800117e:	601a      	str	r2, [r3, #0]
 8001180:	605a      	str	r2, [r3, #4]
 8001182:	609a      	str	r2, [r3, #8]
 8001184:	60da      	str	r2, [r3, #12]
 8001186:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001188:	2300      	movs	r3, #0
 800118a:	60bb      	str	r3, [r7, #8]
 800118c:	4b28      	ldr	r3, [pc, #160]	@ (8001230 <SystemClock_Config+0xcc>)
 800118e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001190:	4a27      	ldr	r2, [pc, #156]	@ (8001230 <SystemClock_Config+0xcc>)
 8001192:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001196:	6413      	str	r3, [r2, #64]	@ 0x40
 8001198:	4b25      	ldr	r3, [pc, #148]	@ (8001230 <SystemClock_Config+0xcc>)
 800119a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800119c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011a0:	60bb      	str	r3, [r7, #8]
 80011a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011a4:	2300      	movs	r3, #0
 80011a6:	607b      	str	r3, [r7, #4]
 80011a8:	4b22      	ldr	r3, [pc, #136]	@ (8001234 <SystemClock_Config+0xd0>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4a21      	ldr	r2, [pc, #132]	@ (8001234 <SystemClock_Config+0xd0>)
 80011ae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011b2:	6013      	str	r3, [r2, #0]
 80011b4:	4b1f      	ldr	r3, [pc, #124]	@ (8001234 <SystemClock_Config+0xd0>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011bc:	607b      	str	r3, [r7, #4]
 80011be:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011c0:	2301      	movs	r3, #1
 80011c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011c4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80011c8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011ca:	2302      	movs	r3, #2
 80011cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011ce:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80011d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80011d4:	2304      	movs	r3, #4
 80011d6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80011d8:	23a8      	movs	r3, #168	@ 0xa8
 80011da:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011dc:	2302      	movs	r3, #2
 80011de:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80011e0:	2304      	movs	r3, #4
 80011e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011e4:	f107 0320 	add.w	r3, r7, #32
 80011e8:	4618      	mov	r0, r3
 80011ea:	f002 fc7f 	bl	8003aec <HAL_RCC_OscConfig>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80011f4:	f000 f820 	bl	8001238 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011f8:	230f      	movs	r3, #15
 80011fa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011fc:	2302      	movs	r3, #2
 80011fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001200:	2300      	movs	r3, #0
 8001202:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001204:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001208:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800120a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800120e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001210:	f107 030c 	add.w	r3, r7, #12
 8001214:	2105      	movs	r1, #5
 8001216:	4618      	mov	r0, r3
 8001218:	f002 fee0 	bl	8003fdc <HAL_RCC_ClockConfig>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001222:	f000 f809 	bl	8001238 <Error_Handler>
  }
}
 8001226:	bf00      	nop
 8001228:	3750      	adds	r7, #80	@ 0x50
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	40023800 	.word	0x40023800
 8001234:	40007000 	.word	0x40007000

08001238 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800123c:	b672      	cpsid	i
}
 800123e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001240:	bf00      	nop
 8001242:	e7fd      	b.n	8001240 <Error_Handler+0x8>

08001244 <OLED_WriteCommand>:
函数功能：OLED发送命令(底层函数)
入口参数：Command-命令
返回  值：无
**************************************************************************/
void OLED_WriteCommand(uint8_t Command)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
 800124a:	4603      	mov	r3, r0
 800124c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_GPIO_PIN, GPIO_PIN_RESET); /*拉低片选cs*/
 800124e:	2200      	movs	r2, #0
 8001250:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001254:	480c      	ldr	r0, [pc, #48]	@ (8001288 <OLED_WriteCommand+0x44>)
 8001256:	f002 fc2f 	bl	8003ab8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OLED_DC_GPIO_Port, OLED_DC_GPIO_PIN, GPIO_PIN_RESET); /*dc选择命令*/
 800125a:	2200      	movs	r2, #0
 800125c:	2120      	movs	r1, #32
 800125e:	480b      	ldr	r0, [pc, #44]	@ (800128c <OLED_WriteCommand+0x48>)
 8001260:	f002 fc2a 	bl	8003ab8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(OLED_SPI, (uint8_t *)&Command, 1, HAL_MAX_DELAY);		/*SPI写入命令*/
 8001264:	1df9      	adds	r1, r7, #7
 8001266:	f04f 33ff 	mov.w	r3, #4294967295
 800126a:	2201      	movs	r2, #1
 800126c:	4808      	ldr	r0, [pc, #32]	@ (8001290 <OLED_WriteCommand+0x4c>)
 800126e:	f003 f92a 	bl	80044c6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_GPIO_PIN, GPIO_PIN_SET);   /*拉高片选cs*/
 8001272:	2201      	movs	r2, #1
 8001274:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001278:	4803      	ldr	r0, [pc, #12]	@ (8001288 <OLED_WriteCommand+0x44>)
 800127a:	f002 fc1d 	bl	8003ab8 <HAL_GPIO_WritePin>

}
 800127e:	bf00      	nop
 8001280:	3708      	adds	r7, #8
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	40020400 	.word	0x40020400
 800128c:	40020800 	.word	0x40020800
 8001290:	20000578 	.word	0x20000578

08001294 <OLED_WriteData>:
函数功能：OLED-一次发送128字节数据(底层函数)
入口参数：Data-数据
返回  值：无
**************************************************************************/
void OLED_WriteData(uint8_t* Data)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_GPIO_PIN, GPIO_PIN_RESET); /*拉低片选cs*/
 800129c:	2200      	movs	r2, #0
 800129e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012a2:	480c      	ldr	r0, [pc, #48]	@ (80012d4 <OLED_WriteData+0x40>)
 80012a4:	f002 fc08 	bl	8003ab8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OLED_DC_GPIO_Port, OLED_DC_GPIO_PIN, GPIO_PIN_SET);   /*dc选择数据*/
 80012a8:	2201      	movs	r2, #1
 80012aa:	2120      	movs	r1, #32
 80012ac:	480a      	ldr	r0, [pc, #40]	@ (80012d8 <OLED_WriteData+0x44>)
 80012ae:	f002 fc03 	bl	8003ab8 <HAL_GPIO_WritePin>

	#if defined(UseDMA) && (UseDMA == NO)	 /*关闭DMA的传输*/
		HAL_SPI_Transmit(OLED_SPI, Data, 128, HAL_MAX_DELAY);/*SPI写入数据*/
 80012b2:	f04f 33ff 	mov.w	r3, #4294967295
 80012b6:	2280      	movs	r2, #128	@ 0x80
 80012b8:	6879      	ldr	r1, [r7, #4]
 80012ba:	4808      	ldr	r0, [pc, #32]	@ (80012dc <OLED_WriteData+0x48>)
 80012bc:	f003 f903 	bl	80044c6 <HAL_SPI_Transmit>
	#elif defined(UseDMA) && (UseDMA == YES) /*开启DMA的传输(要配合中断使用)*/
		if(HAL_DMA_GetState(&hdma_spi1_tx)== HAL_DMA_STATE_READY){HAL_SPI_Transmit_DMA(OLED_SPI, (uint8_t *)&Data, 128);}/*SPI写入数据*/
	#endif

	HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_GPIO_PIN, GPIO_PIN_SET);   /*拉高片选cs*/
 80012c0:	2201      	movs	r2, #1
 80012c2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012c6:	4803      	ldr	r0, [pc, #12]	@ (80012d4 <OLED_WriteData+0x40>)
 80012c8:	f002 fbf6 	bl	8003ab8 <HAL_GPIO_WritePin>
}
 80012cc:	bf00      	nop
 80012ce:	3708      	adds	r7, #8
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	40020400 	.word	0x40020400
 80012d8:	40020800 	.word	0x40020800
 80012dc:	20000578 	.word	0x20000578

080012e0 <OLED_Init>:
函数功能：OLED初始化
入口参数：无
返回  值：无
**************************************************************************/
void OLED_Init(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
	HAL_Delay(10);   /*等待单片机上电稳定*/
 80012e4:	200a      	movs	r0, #10
 80012e6:	f000 fe41 	bl	8001f6c <HAL_Delay>

	HAL_GPIO_WritePin(OLED_RESET_GPIO_Port, OLED_RESET_GPIO_PIN, GPIO_PIN_RESET);	/*复位oled*/
 80012ea:	2200      	movs	r2, #0
 80012ec:	2110      	movs	r1, #16
 80012ee:	4833      	ldr	r0, [pc, #204]	@ (80013bc <OLED_Init+0xdc>)
 80012f0:	f002 fbe2 	bl	8003ab8 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 80012f4:	2032      	movs	r0, #50	@ 0x32
 80012f6:	f000 fe39 	bl	8001f6c <HAL_Delay>
	HAL_GPIO_WritePin(OLED_RESET_GPIO_Port, OLED_RESET_GPIO_PIN, GPIO_PIN_SET);
 80012fa:	2201      	movs	r2, #1
 80012fc:	2110      	movs	r1, #16
 80012fe:	482f      	ldr	r0, [pc, #188]	@ (80013bc <OLED_Init+0xdc>)
 8001300:	f002 fbda 	bl	8003ab8 <HAL_GPIO_WritePin>

	OLED_WriteCommand(0xAE); /*关闭显示 display off*/
 8001304:	20ae      	movs	r0, #174	@ 0xae
 8001306:	f7ff ff9d 	bl	8001244 <OLED_WriteCommand>

	OLED_WriteCommand(0x20); /*设置内存地址模式为页地址模式	0x20=设置模式，0x10=页地址模式(Page Addressing Mode)*/
 800130a:	2020      	movs	r0, #32
 800130c:	f7ff ff9a 	bl	8001244 <OLED_WriteCommand>
	OLED_WriteCommand(0x10);
 8001310:	2010      	movs	r0, #16
 8001312:	f7ff ff97 	bl	8001244 <OLED_WriteCommand>

	OLED_WriteCommand(0xB0); /*设置页面起始地址为第0页	范围0xB0~0xB7对应页0~7*/
 8001316:	20b0      	movs	r0, #176	@ 0xb0
 8001318:	f7ff ff94 	bl	8001244 <OLED_WriteCommand>

	OLED_WriteCommand(0xC8); /*设置COM输出扫描方向	从COM[N-1]到COM0（垂直翻转）*/
 800131c:	20c8      	movs	r0, #200	@ 0xc8
 800131e:	f7ff ff91 	bl	8001244 <OLED_WriteCommand>

	OLED_WriteCommand(0x00); /*设置显示起始列地址	低4位(0x00) + 高4位(0x10)，这里设置起始列为0*/
 8001322:	2000      	movs	r0, #0
 8001324:	f7ff ff8e 	bl	8001244 <OLED_WriteCommand>
	OLED_WriteCommand(0x10);
 8001328:	2010      	movs	r0, #16
 800132a:	f7ff ff8b 	bl	8001244 <OLED_WriteCommand>

	OLED_WriteCommand(0x40);
 800132e:	2040      	movs	r0, #64	@ 0x40
 8001330:	f7ff ff88 	bl	8001244 <OLED_WriteCommand>

	OLED_WriteCommand(0x81);
 8001334:	2081      	movs	r0, #129	@ 0x81
 8001336:	f7ff ff85 	bl	8001244 <OLED_WriteCommand>

	OLED_WriteCommand(0xDF);
 800133a:	20df      	movs	r0, #223	@ 0xdf
 800133c:	f7ff ff82 	bl	8001244 <OLED_WriteCommand>
	OLED_WriteCommand(0xA1);
 8001340:	20a1      	movs	r0, #161	@ 0xa1
 8001342:	f7ff ff7f 	bl	8001244 <OLED_WriteCommand>

	OLED_WriteCommand(0xA6);
 8001346:	20a6      	movs	r0, #166	@ 0xa6
 8001348:	f7ff ff7c 	bl	8001244 <OLED_WriteCommand>
	OLED_WriteCommand(0xA8);
 800134c:	20a8      	movs	r0, #168	@ 0xa8
 800134e:	f7ff ff79 	bl	8001244 <OLED_WriteCommand>

	OLED_WriteCommand(0x3F);
 8001352:	203f      	movs	r0, #63	@ 0x3f
 8001354:	f7ff ff76 	bl	8001244 <OLED_WriteCommand>

	OLED_WriteCommand(0xA4);
 8001358:	20a4      	movs	r0, #164	@ 0xa4
 800135a:	f7ff ff73 	bl	8001244 <OLED_WriteCommand>

	OLED_WriteCommand(0xD3);
 800135e:	20d3      	movs	r0, #211	@ 0xd3
 8001360:	f7ff ff70 	bl	8001244 <OLED_WriteCommand>
	OLED_WriteCommand(0x00);
 8001364:	2000      	movs	r0, #0
 8001366:	f7ff ff6d 	bl	8001244 <OLED_WriteCommand>

	OLED_WriteCommand(0xD5);
 800136a:	20d5      	movs	r0, #213	@ 0xd5
 800136c:	f7ff ff6a 	bl	8001244 <OLED_WriteCommand>
	OLED_WriteCommand(0xF0);
 8001370:	20f0      	movs	r0, #240	@ 0xf0
 8001372:	f7ff ff67 	bl	8001244 <OLED_WriteCommand>

	OLED_WriteCommand(0xD9);
 8001376:	20d9      	movs	r0, #217	@ 0xd9
 8001378:	f7ff ff64 	bl	8001244 <OLED_WriteCommand>
	OLED_WriteCommand(0x22);
 800137c:	2022      	movs	r0, #34	@ 0x22
 800137e:	f7ff ff61 	bl	8001244 <OLED_WriteCommand>

	OLED_WriteCommand(0xDA);
 8001382:	20da      	movs	r0, #218	@ 0xda
 8001384:	f7ff ff5e 	bl	8001244 <OLED_WriteCommand>
	OLED_WriteCommand(0x12);
 8001388:	2012      	movs	r0, #18
 800138a:	f7ff ff5b 	bl	8001244 <OLED_WriteCommand>

	OLED_WriteCommand(0xDB);
 800138e:	20db      	movs	r0, #219	@ 0xdb
 8001390:	f7ff ff58 	bl	8001244 <OLED_WriteCommand>
	OLED_WriteCommand(0x20);
 8001394:	2020      	movs	r0, #32
 8001396:	f7ff ff55 	bl	8001244 <OLED_WriteCommand>

	OLED_WriteCommand(0x8D);
 800139a:	208d      	movs	r0, #141	@ 0x8d
 800139c:	f7ff ff52 	bl	8001244 <OLED_WriteCommand>
	OLED_WriteCommand(0x14);
 80013a0:	2014      	movs	r0, #20
 80013a2:	f7ff ff4f 	bl	8001244 <OLED_WriteCommand>

	OLED_WriteCommand(0xAF); /*开启显示 display ON*/
 80013a6:	20af      	movs	r0, #175	@ 0xaf
 80013a8:	f7ff ff4c 	bl	8001244 <OLED_WriteCommand>

	HAL_Delay(50);   /*等待OLED上电稳定*/
 80013ac:	2032      	movs	r0, #50	@ 0x32
 80013ae:	f000 fddd 	bl	8001f6c <HAL_Delay>

	OLED_Clear();	  /*初始化后OLED清屏*/
 80013b2:	f000 f86d 	bl	8001490 <OLED_Clear>
}
 80013b6:	bf00      	nop
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	40020800 	.word	0x40020800

080013c0 <OLED_SetCursor>:
函数功能：OLED设置光标位置
入口参数：x:0-127,Page:0-7页
返回  值：无
**************************************************************************/
void OLED_SetCursor(uint8_t X, uint8_t Page)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	4603      	mov	r3, r0
 80013c8:	460a      	mov	r2, r1
 80013ca:	71fb      	strb	r3, [r7, #7]
 80013cc:	4613      	mov	r3, r2
 80013ce:	71bb      	strb	r3, [r7, #6]
	OLED_WriteCommand(0x00 | (X&0x0f));
 80013d0:	79fb      	ldrb	r3, [r7, #7]
 80013d2:	f003 030f 	and.w	r3, r3, #15
 80013d6:	b2db      	uxtb	r3, r3
 80013d8:	4618      	mov	r0, r3
 80013da:	f7ff ff33 	bl	8001244 <OLED_WriteCommand>
	OLED_WriteCommand(0x10 | (X>>4));
 80013de:	79fb      	ldrb	r3, [r7, #7]
 80013e0:	091b      	lsrs	r3, r3, #4
 80013e2:	b2db      	uxtb	r3, r3
 80013e4:	f043 0310 	orr.w	r3, r3, #16
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	4618      	mov	r0, r3
 80013ec:	f7ff ff2a 	bl	8001244 <OLED_WriteCommand>

	OLED_WriteCommand(0xB0 | Page);
 80013f0:	79bb      	ldrb	r3, [r7, #6]
 80013f2:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 80013f6:	b2db      	uxtb	r3, r3
 80013f8:	4618      	mov	r0, r3
 80013fa:	f7ff ff23 	bl	8001244 <OLED_WriteCommand>
}
 80013fe:	bf00      	nop
 8001400:	3708      	adds	r7, #8
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}

08001406 <OLED_Pow>:
 * 参    数：X 底数
 * 参    数：Y 指数
 * 返 回 值：等于X的Y次方
 */
uint32_t OLED_Pow(uint32_t X, uint32_t Y)
{
 8001406:	b480      	push	{r7}
 8001408:	b085      	sub	sp, #20
 800140a:	af00      	add	r7, sp, #0
 800140c:	6078      	str	r0, [r7, #4]
 800140e:	6039      	str	r1, [r7, #0]
	uint32_t Result = 1; // 结果默认为1
 8001410:	2301      	movs	r3, #1
 8001412:	60fb      	str	r3, [r7, #12]
	while (Y--)			 // 累乘Y次
 8001414:	e004      	b.n	8001420 <OLED_Pow+0x1a>
	{
		Result *= X; // 每次把X累乘到结果上
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	687a      	ldr	r2, [r7, #4]
 800141a:	fb02 f303 	mul.w	r3, r2, r3
 800141e:	60fb      	str	r3, [r7, #12]
	while (Y--)			 // 累乘Y次
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	1e5a      	subs	r2, r3, #1
 8001424:	603a      	str	r2, [r7, #0]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d1f5      	bne.n	8001416 <OLED_Pow+0x10>
	}
	return Result;
 800142a:	68fb      	ldr	r3, [r7, #12]
}
 800142c:	4618      	mov	r0, r3
 800142e:	3714      	adds	r7, #20
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr

08001438 <OLED_UpDate>:
函数功能：OLED-将缓冲区写入GDDRAM
入口参数：Data-数据
返回  值：无
**************************************************************************/
void OLED_UpDate(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b0a2      	sub	sp, #136	@ 0x88
 800143c:	af00      	add	r7, sp, #0
	uint8_t SendBuf[128];
	for(uint8_t Page=0;Page<8;Page++)
 800143e:	2300      	movs	r3, #0
 8001440:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8001444:	e019      	b.n	800147a <OLED_UpDate+0x42>
	{
		OLED_SetCursor(0, Page);
 8001446:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800144a:	4619      	mov	r1, r3
 800144c:	2000      	movs	r0, #0
 800144e:	f7ff ffb7 	bl	80013c0 <OLED_SetCursor>
		memcpy(SendBuf, OLED_DisplayBuf[Page], 128);	/*将OLED_DisplayBuf每行写入SendBuf中*/
 8001452:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001456:	01db      	lsls	r3, r3, #7
 8001458:	4a0c      	ldr	r2, [pc, #48]	@ (800148c <OLED_UpDate+0x54>)
 800145a:	441a      	add	r2, r3
 800145c:	1d3b      	adds	r3, r7, #4
 800145e:	4611      	mov	r1, r2
 8001460:	2280      	movs	r2, #128	@ 0x80
 8001462:	4618      	mov	r0, r3
 8001464:	f003 fe56 	bl	8005114 <memcpy>
		OLED_WriteData(SendBuf);
 8001468:	1d3b      	adds	r3, r7, #4
 800146a:	4618      	mov	r0, r3
 800146c:	f7ff ff12 	bl	8001294 <OLED_WriteData>
	for(uint8_t Page=0;Page<8;Page++)
 8001470:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001474:	3301      	adds	r3, #1
 8001476:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 800147a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800147e:	2b07      	cmp	r3, #7
 8001480:	d9e1      	bls.n	8001446 <OLED_UpDate+0xe>
	}

}
 8001482:	bf00      	nop
 8001484:	bf00      	nop
 8001486:	3788      	adds	r7, #136	@ 0x88
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	20000178 	.word	0x20000178

08001490 <OLED_Clear>:
函数功能：OLED清屏
入口参数：无
返回  值：无
**************************************************************************/
void OLED_Clear(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
	memset(OLED_DisplayBuf, 0, sizeof(OLED_DisplayBuf));
 8001494:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001498:	2100      	movs	r1, #0
 800149a:	4803      	ldr	r0, [pc, #12]	@ (80014a8 <OLED_Clear+0x18>)
 800149c:	f003 fe0e 	bl	80050bc <memset>
	OLED_UpDate();
 80014a0:	f7ff ffca 	bl	8001438 <OLED_UpDate>
}
 80014a4:	bf00      	nop
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	20000178 	.word	0x20000178

080014ac <OLED_ClearArea>:
		Width 指定区域的宽度，范围：0~128
		Height 指定区域的高度，范围：0~64
返回  值：无
**************************************************************************/
void OLED_ClearArea(int16_t X, int16_t Y, uint8_t Width, uint8_t Height)
{
 80014ac:	b490      	push	{r4, r7}
 80014ae:	b088      	sub	sp, #32
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	4604      	mov	r4, r0
 80014b4:	4608      	mov	r0, r1
 80014b6:	4611      	mov	r1, r2
 80014b8:	461a      	mov	r2, r3
 80014ba:	4623      	mov	r3, r4
 80014bc:	80fb      	strh	r3, [r7, #6]
 80014be:	4603      	mov	r3, r0
 80014c0:	80bb      	strh	r3, [r7, #4]
 80014c2:	460b      	mov	r3, r1
 80014c4:	70fb      	strb	r3, [r7, #3]
 80014c6:	4613      	mov	r3, r2
 80014c8:	70bb      	strb	r3, [r7, #2]
    // 1️⃣ 提前裁剪到屏幕范围内（避免无效循环）
    int16_t x_start = (X < 0) ? 0 : X;
 80014ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014ce:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80014d2:	833b      	strh	r3, [r7, #24]
    int16_t y_start = (Y < 0) ? 0 : Y;
 80014d4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80014d8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80014dc:	82fb      	strh	r3, [r7, #22]
    int16_t x_end = (X + Width > 128) ? 128 : X + Width;
 80014de:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80014e2:	78fb      	ldrb	r3, [r7, #3]
 80014e4:	4413      	add	r3, r2
 80014e6:	2b80      	cmp	r3, #128	@ 0x80
 80014e8:	bfa8      	it	ge
 80014ea:	2380      	movge	r3, #128	@ 0x80
 80014ec:	82bb      	strh	r3, [r7, #20]
    int16_t y_end = (Y + Height > 64) ? 64 : Y + Height;
 80014ee:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80014f2:	78bb      	ldrb	r3, [r7, #2]
 80014f4:	4413      	add	r3, r2
 80014f6:	2b40      	cmp	r3, #64	@ 0x40
 80014f8:	bfa8      	it	ge
 80014fa:	2340      	movge	r3, #64	@ 0x40
 80014fc:	827b      	strh	r3, [r7, #18]

    //快速退出无效区域
    if (x_start >= 128 || y_start >= 64 || x_end <= 0 || y_end <= 0) return;
 80014fe:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001502:	2b7f      	cmp	r3, #127	@ 0x7f
 8001504:	f300 808e 	bgt.w	8001624 <OLED_ClearArea+0x178>
 8001508:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800150c:	2b3f      	cmp	r3, #63	@ 0x3f
 800150e:	f300 8089 	bgt.w	8001624 <OLED_ClearArea+0x178>
 8001512:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001516:	2b00      	cmp	r3, #0
 8001518:	f340 8084 	ble.w	8001624 <OLED_ClearArea+0x178>
 800151c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001520:	2b00      	cmp	r3, #0
 8001522:	dd7f      	ble.n	8001624 <OLED_ClearArea+0x178>

    //按页处理（每页8行）→ 减少87.5%的循环次数！
    uint8_t start_page = y_start / 8;
 8001524:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001528:	2b00      	cmp	r3, #0
 800152a:	da00      	bge.n	800152e <OLED_ClearArea+0x82>
 800152c:	3307      	adds	r3, #7
 800152e:	10db      	asrs	r3, r3, #3
 8001530:	b21b      	sxth	r3, r3
 8001532:	747b      	strb	r3, [r7, #17]
    uint8_t end_page = (y_end - 1) / 8;  // 注意：y_end是开区间
 8001534:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001538:	3b01      	subs	r3, #1
 800153a:	2b00      	cmp	r3, #0
 800153c:	da00      	bge.n	8001540 <OLED_ClearArea+0x94>
 800153e:	3307      	adds	r3, #7
 8001540:	10db      	asrs	r3, r3, #3
 8001542:	743b      	strb	r3, [r7, #16]

    for (uint8_t page = start_page; page <= end_page; page++) {
 8001544:	7c7b      	ldrb	r3, [r7, #17]
 8001546:	77fb      	strb	r3, [r7, #31]
 8001548:	e067      	b.n	800161a <OLED_ClearArea+0x16e>
        uint8_t page_start_row = (page == start_page) ? (y_start % 8) : 0;
 800154a:	7ffa      	ldrb	r2, [r7, #31]
 800154c:	7c7b      	ldrb	r3, [r7, #17]
 800154e:	429a      	cmp	r2, r3
 8001550:	d10b      	bne.n	800156a <OLED_ClearArea+0xbe>
 8001552:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001556:	425a      	negs	r2, r3
 8001558:	f003 0307 	and.w	r3, r3, #7
 800155c:	f002 0207 	and.w	r2, r2, #7
 8001560:	bf58      	it	pl
 8001562:	4253      	negpl	r3, r2
 8001564:	b21b      	sxth	r3, r3
 8001566:	b2db      	uxtb	r3, r3
 8001568:	e000      	b.n	800156c <OLED_ClearArea+0xc0>
 800156a:	2300      	movs	r3, #0
 800156c:	73fb      	strb	r3, [r7, #15]
        uint8_t page_end_row = (page == end_page) ? ((y_end - 1) % 8) + 1 : 8;
 800156e:	7ffa      	ldrb	r2, [r7, #31]
 8001570:	7c3b      	ldrb	r3, [r7, #16]
 8001572:	429a      	cmp	r2, r3
 8001574:	d10d      	bne.n	8001592 <OLED_ClearArea+0xe6>
 8001576:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800157a:	3b01      	subs	r3, #1
 800157c:	425a      	negs	r2, r3
 800157e:	f003 0307 	and.w	r3, r3, #7
 8001582:	f002 0207 	and.w	r2, r2, #7
 8001586:	bf58      	it	pl
 8001588:	4253      	negpl	r3, r2
 800158a:	b2db      	uxtb	r3, r3
 800158c:	3301      	adds	r3, #1
 800158e:	b2db      	uxtb	r3, r3
 8001590:	e000      	b.n	8001594 <OLED_ClearArea+0xe8>
 8001592:	2308      	movs	r3, #8
 8001594:	73bb      	strb	r3, [r7, #14]

        //位掩码预计算（避免循环内重复计算）
        uint8_t mask = 0xFF;
 8001596:	23ff      	movs	r3, #255	@ 0xff
 8001598:	77bb      	strb	r3, [r7, #30]
        for (uint8_t row = page_start_row; row < page_end_row; row++) {
 800159a:	7bfb      	ldrb	r3, [r7, #15]
 800159c:	777b      	strb	r3, [r7, #29]
 800159e:	e00e      	b.n	80015be <OLED_ClearArea+0x112>
            mask &= ~(1 << row);  // 构建需要清零的位掩码
 80015a0:	7f7b      	ldrb	r3, [r7, #29]
 80015a2:	2201      	movs	r2, #1
 80015a4:	fa02 f303 	lsl.w	r3, r2, r3
 80015a8:	b25b      	sxtb	r3, r3
 80015aa:	43db      	mvns	r3, r3
 80015ac:	b25a      	sxtb	r2, r3
 80015ae:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80015b2:	4013      	ands	r3, r2
 80015b4:	b25b      	sxtb	r3, r3
 80015b6:	77bb      	strb	r3, [r7, #30]
        for (uint8_t row = page_start_row; row < page_end_row; row++) {
 80015b8:	7f7b      	ldrb	r3, [r7, #29]
 80015ba:	3301      	adds	r3, #1
 80015bc:	777b      	strb	r3, [r7, #29]
 80015be:	7f7a      	ldrb	r2, [r7, #29]
 80015c0:	7bbb      	ldrb	r3, [r7, #14]
 80015c2:	429a      	cmp	r2, r3
 80015c4:	d3ec      	bcc.n	80015a0 <OLED_ClearArea+0xf4>
        }

        //按列批量处理（单次操作清除8行中的部分行）
        for (int16_t col = x_start; col < x_end; col++) {
 80015c6:	8b3b      	ldrh	r3, [r7, #24]
 80015c8:	837b      	strh	r3, [r7, #26]
 80015ca:	e01d      	b.n	8001608 <OLED_ClearArea+0x15c>
            if (col < 128) {  // 仅需1次边界检查
 80015cc:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80015d0:	2b7f      	cmp	r3, #127	@ 0x7f
 80015d2:	dc13      	bgt.n	80015fc <OLED_ClearArea+0x150>
            	OLED_DisplayBuf[page][col] &= mask;
 80015d4:	7ffa      	ldrb	r2, [r7, #31]
 80015d6:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80015da:	4915      	ldr	r1, [pc, #84]	@ (8001630 <OLED_ClearArea+0x184>)
 80015dc:	01d2      	lsls	r2, r2, #7
 80015de:	440a      	add	r2, r1
 80015e0:	4413      	add	r3, r2
 80015e2:	7818      	ldrb	r0, [r3, #0]
 80015e4:	7ffa      	ldrb	r2, [r7, #31]
 80015e6:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80015ea:	7fb9      	ldrb	r1, [r7, #30]
 80015ec:	4001      	ands	r1, r0
 80015ee:	b2c8      	uxtb	r0, r1
 80015f0:	490f      	ldr	r1, [pc, #60]	@ (8001630 <OLED_ClearArea+0x184>)
 80015f2:	01d2      	lsls	r2, r2, #7
 80015f4:	440a      	add	r2, r1
 80015f6:	4413      	add	r3, r2
 80015f8:	4602      	mov	r2, r0
 80015fa:	701a      	strb	r2, [r3, #0]
        for (int16_t col = x_start; col < x_end; col++) {
 80015fc:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001600:	b29b      	uxth	r3, r3
 8001602:	3301      	adds	r3, #1
 8001604:	b29b      	uxth	r3, r3
 8001606:	837b      	strh	r3, [r7, #26]
 8001608:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800160c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001610:	429a      	cmp	r2, r3
 8001612:	dbdb      	blt.n	80015cc <OLED_ClearArea+0x120>
    for (uint8_t page = start_page; page <= end_page; page++) {
 8001614:	7ffb      	ldrb	r3, [r7, #31]
 8001616:	3301      	adds	r3, #1
 8001618:	77fb      	strb	r3, [r7, #31]
 800161a:	7ffa      	ldrb	r2, [r7, #31]
 800161c:	7c3b      	ldrb	r3, [r7, #16]
 800161e:	429a      	cmp	r2, r3
 8001620:	d993      	bls.n	800154a <OLED_ClearArea+0x9e>
 8001622:	e000      	b.n	8001626 <OLED_ClearArea+0x17a>
    if (x_start >= 128 || y_start >= 64 || x_end <= 0 || y_end <= 0) return;
 8001624:	bf00      	nop
            }
        }
    }
}
 8001626:	3720      	adds	r7, #32
 8001628:	46bd      	mov	sp, r7
 800162a:	bc90      	pop	{r4, r7}
 800162c:	4770      	bx	lr
 800162e:	bf00      	nop
 8001630:	20000178 	.word	0x20000178

08001634 <OLED_ShowChar>:
 *                 OLED_6X8		宽6像素，高8像素
 * 返 回 值：无
 * 说    明：调用此函数后，要想真正地呈现在屏幕上，还需调用更新函数
 */
void OLED_ShowChar(int16_t X, int16_t Y, char Char, uint8_t FontSize)
{
 8001634:	b590      	push	{r4, r7, lr}
 8001636:	b085      	sub	sp, #20
 8001638:	af02      	add	r7, sp, #8
 800163a:	4604      	mov	r4, r0
 800163c:	4608      	mov	r0, r1
 800163e:	4611      	mov	r1, r2
 8001640:	461a      	mov	r2, r3
 8001642:	4623      	mov	r3, r4
 8001644:	80fb      	strh	r3, [r7, #6]
 8001646:	4603      	mov	r3, r0
 8001648:	80bb      	strh	r3, [r7, #4]
 800164a:	460b      	mov	r3, r1
 800164c:	70fb      	strb	r3, [r7, #3]
 800164e:	4613      	mov	r3, r2
 8001650:	70bb      	strb	r3, [r7, #2]
	if (FontSize == OLED_8X16) // 字体为宽8像素，高16像素
 8001652:	78bb      	ldrb	r3, [r7, #2]
 8001654:	2b08      	cmp	r3, #8
 8001656:	d10e      	bne.n	8001676 <OLED_ShowChar+0x42>
	{
		/*将ASCII字模库OLED_F8x16的指定数据以8*16的图像格式显示*/
		OLED_ShowImage(X, Y, 8, 16, OLED_F8x16[Char - ' ']);
 8001658:	78fb      	ldrb	r3, [r7, #3]
 800165a:	3b20      	subs	r3, #32
 800165c:	011b      	lsls	r3, r3, #4
 800165e:	4a12      	ldr	r2, [pc, #72]	@ (80016a8 <OLED_ShowChar+0x74>)
 8001660:	4413      	add	r3, r2
 8001662:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001666:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800166a:	9300      	str	r3, [sp, #0]
 800166c:	2310      	movs	r3, #16
 800166e:	2208      	movs	r2, #8
 8001670:	f000 fa00 	bl	8001a74 <OLED_ShowImage>
	else if (FontSize == OLED_6X8) // 字体为宽6像素，高8像素
	{
		/*将ASCII字模库OLED_F6x8的指定数据以6*8的图像格式显示*/
		OLED_ShowImage(X, Y, 6, 8, OLED_F6x8[Char - ' ']);
	}
}
 8001674:	e014      	b.n	80016a0 <OLED_ShowChar+0x6c>
	else if (FontSize == OLED_6X8) // 字体为宽6像素，高8像素
 8001676:	78bb      	ldrb	r3, [r7, #2]
 8001678:	2b06      	cmp	r3, #6
 800167a:	d111      	bne.n	80016a0 <OLED_ShowChar+0x6c>
		OLED_ShowImage(X, Y, 6, 8, OLED_F6x8[Char - ' ']);
 800167c:	78fb      	ldrb	r3, [r7, #3]
 800167e:	f1a3 0220 	sub.w	r2, r3, #32
 8001682:	4613      	mov	r3, r2
 8001684:	005b      	lsls	r3, r3, #1
 8001686:	4413      	add	r3, r2
 8001688:	005b      	lsls	r3, r3, #1
 800168a:	4a08      	ldr	r2, [pc, #32]	@ (80016ac <OLED_ShowChar+0x78>)
 800168c:	4413      	add	r3, r2
 800168e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001692:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001696:	9300      	str	r3, [sp, #0]
 8001698:	2308      	movs	r3, #8
 800169a:	2206      	movs	r2, #6
 800169c:	f000 f9ea 	bl	8001a74 <OLED_ShowImage>
}
 80016a0:	bf00      	nop
 80016a2:	370c      	adds	r7, #12
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd90      	pop	{r4, r7, pc}
 80016a8:	080051f4 	.word	0x080051f4
 80016ac:	080057e4 	.word	0x080057e4

080016b0 <OLED_ShowString>:
 *           当字体大小为OLED_8X16时，中文字符以16*16点阵正常显示
 *           当字体大小为OLED_6X8时，中文字符以6*8点阵显示'?'
 * 说    明：调用此函数后，要想真正地呈现在屏幕上，还需调用更新函数
 */
void OLED_ShowString(int16_t X, int16_t Y, char *String, uint8_t FontSize)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b08a      	sub	sp, #40	@ 0x28
 80016b4:	af02      	add	r7, sp, #8
 80016b6:	60ba      	str	r2, [r7, #8]
 80016b8:	461a      	mov	r2, r3
 80016ba:	4603      	mov	r3, r0
 80016bc:	81fb      	strh	r3, [r7, #14]
 80016be:	460b      	mov	r3, r1
 80016c0:	81bb      	strh	r3, [r7, #12]
 80016c2:	4613      	mov	r3, r2
 80016c4:	71fb      	strb	r3, [r7, #7]
	uint16_t i = 0;
 80016c6:	2300      	movs	r3, #0
 80016c8:	83fb      	strh	r3, [r7, #30]
	char SingleChar[5];
	uint8_t CharLength = 0;
 80016ca:	2300      	movs	r3, #0
 80016cc:	777b      	strb	r3, [r7, #29]
	uint16_t XOffset = 0;
 80016ce:	2300      	movs	r3, #0
 80016d0:	837b      	strh	r3, [r7, #26]
	uint16_t pIndex;

	while (String[i] != '\0') // 遍历字符串
 80016d2:	e115      	b.n	8001900 <OLED_ShowString+0x250>
	{

#ifdef OLED_CHARSET_UTF8 // 定义字符集为UTF8
		/*此段代码的目的是，提取UTF8字符串中的一个字符，转存到SingleChar子字符串中*/
		/*判断UTF8编码第一个字节的标志位*/
		if ((String[i] & 0x80) == 0x00) // 第一个字节为0xxxxxxx
 80016d4:	8bfb      	ldrh	r3, [r7, #30]
 80016d6:	68ba      	ldr	r2, [r7, #8]
 80016d8:	4413      	add	r3, r2
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	b25b      	sxtb	r3, r3
 80016de:	2b00      	cmp	r3, #0
 80016e0:	db0c      	blt.n	80016fc <OLED_ShowString+0x4c>
		{
			CharLength = 1;				 // 字符为1字节
 80016e2:	2301      	movs	r3, #1
 80016e4:	777b      	strb	r3, [r7, #29]
			SingleChar[0] = String[i++]; // 将第一个字节写入SingleChar第0个位置，随后i指向下一个字节
 80016e6:	8bfb      	ldrh	r3, [r7, #30]
 80016e8:	1c5a      	adds	r2, r3, #1
 80016ea:	83fa      	strh	r2, [r7, #30]
 80016ec:	461a      	mov	r2, r3
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	4413      	add	r3, r2
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	743b      	strb	r3, [r7, #16]
			SingleChar[1] = '\0';		 // 为SingleChar添加字符串结束标志位
 80016f6:	2300      	movs	r3, #0
 80016f8:	747b      	strb	r3, [r7, #17]
 80016fa:	e09c      	b.n	8001836 <OLED_ShowString+0x186>
		}
		else if ((String[i] & 0xE0) == 0xC0) // 第一个字节为110xxxxx
 80016fc:	8bfb      	ldrh	r3, [r7, #30]
 80016fe:	68ba      	ldr	r2, [r7, #8]
 8001700:	4413      	add	r3, r2
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8001708:	2bc0      	cmp	r3, #192	@ 0xc0
 800170a:	d11b      	bne.n	8001744 <OLED_ShowString+0x94>
		{
			CharLength = 2;				 // 字符为2字节
 800170c:	2302      	movs	r3, #2
 800170e:	777b      	strb	r3, [r7, #29]
			SingleChar[0] = String[i++]; // 将第一个字节写入SingleChar第0个位置，随后i指向下一个字节
 8001710:	8bfb      	ldrh	r3, [r7, #30]
 8001712:	1c5a      	adds	r2, r3, #1
 8001714:	83fa      	strh	r2, [r7, #30]
 8001716:	461a      	mov	r2, r3
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	4413      	add	r3, r2
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	743b      	strb	r3, [r7, #16]
			if (String[i] == '\0')
 8001720:	8bfb      	ldrh	r3, [r7, #30]
 8001722:	68ba      	ldr	r2, [r7, #8]
 8001724:	4413      	add	r3, r2
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	2b00      	cmp	r3, #0
 800172a:	f000 80f1 	beq.w	8001910 <OLED_ShowString+0x260>
			{
				break;
			} // 意外情况，跳出循环，结束显示
			SingleChar[1] = String[i++]; // 将第二个字节写入SingleChar第1个位置，随后i指向下一个字节
 800172e:	8bfb      	ldrh	r3, [r7, #30]
 8001730:	1c5a      	adds	r2, r3, #1
 8001732:	83fa      	strh	r2, [r7, #30]
 8001734:	461a      	mov	r2, r3
 8001736:	68bb      	ldr	r3, [r7, #8]
 8001738:	4413      	add	r3, r2
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	747b      	strb	r3, [r7, #17]
			SingleChar[2] = '\0';		 // 为SingleChar添加字符串结束标志位
 800173e:	2300      	movs	r3, #0
 8001740:	74bb      	strb	r3, [r7, #18]
 8001742:	e078      	b.n	8001836 <OLED_ShowString+0x186>
		}
		else if ((String[i] & 0xF0) == 0xE0) // 第一个字节为1110xxxx
 8001744:	8bfb      	ldrh	r3, [r7, #30]
 8001746:	68ba      	ldr	r2, [r7, #8]
 8001748:	4413      	add	r3, r2
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001750:	2be0      	cmp	r3, #224	@ 0xe0
 8001752:	d12a      	bne.n	80017aa <OLED_ShowString+0xfa>
		{
			CharLength = 3; // 字符为3字节
 8001754:	2303      	movs	r3, #3
 8001756:	777b      	strb	r3, [r7, #29]
			SingleChar[0] = String[i++];
 8001758:	8bfb      	ldrh	r3, [r7, #30]
 800175a:	1c5a      	adds	r2, r3, #1
 800175c:	83fa      	strh	r2, [r7, #30]
 800175e:	461a      	mov	r2, r3
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	4413      	add	r3, r2
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	743b      	strb	r3, [r7, #16]
			if (String[i] == '\0')
 8001768:	8bfb      	ldrh	r3, [r7, #30]
 800176a:	68ba      	ldr	r2, [r7, #8]
 800176c:	4413      	add	r3, r2
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	2b00      	cmp	r3, #0
 8001772:	f000 80cf 	beq.w	8001914 <OLED_ShowString+0x264>
			{
				break;
			}
			SingleChar[1] = String[i++];
 8001776:	8bfb      	ldrh	r3, [r7, #30]
 8001778:	1c5a      	adds	r2, r3, #1
 800177a:	83fa      	strh	r2, [r7, #30]
 800177c:	461a      	mov	r2, r3
 800177e:	68bb      	ldr	r3, [r7, #8]
 8001780:	4413      	add	r3, r2
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	747b      	strb	r3, [r7, #17]
			if (String[i] == '\0')
 8001786:	8bfb      	ldrh	r3, [r7, #30]
 8001788:	68ba      	ldr	r2, [r7, #8]
 800178a:	4413      	add	r3, r2
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	2b00      	cmp	r3, #0
 8001790:	f000 80c2 	beq.w	8001918 <OLED_ShowString+0x268>
			{
				break;
			}
			SingleChar[2] = String[i++];
 8001794:	8bfb      	ldrh	r3, [r7, #30]
 8001796:	1c5a      	adds	r2, r3, #1
 8001798:	83fa      	strh	r2, [r7, #30]
 800179a:	461a      	mov	r2, r3
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	4413      	add	r3, r2
 80017a0:	781b      	ldrb	r3, [r3, #0]
 80017a2:	74bb      	strb	r3, [r7, #18]
			SingleChar[3] = '\0';
 80017a4:	2300      	movs	r3, #0
 80017a6:	74fb      	strb	r3, [r7, #19]
 80017a8:	e045      	b.n	8001836 <OLED_ShowString+0x186>
		}
		else if ((String[i] & 0xF8) == 0xF0) // 第一个字节为11110xxx
 80017aa:	8bfb      	ldrh	r3, [r7, #30]
 80017ac:	68ba      	ldr	r2, [r7, #8]
 80017ae:	4413      	add	r3, r2
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 80017b6:	2bf0      	cmp	r3, #240	@ 0xf0
 80017b8:	d139      	bne.n	800182e <OLED_ShowString+0x17e>
		{
			CharLength = 4; // 字符为4字节
 80017ba:	2304      	movs	r3, #4
 80017bc:	777b      	strb	r3, [r7, #29]
			SingleChar[0] = String[i++];
 80017be:	8bfb      	ldrh	r3, [r7, #30]
 80017c0:	1c5a      	adds	r2, r3, #1
 80017c2:	83fa      	strh	r2, [r7, #30]
 80017c4:	461a      	mov	r2, r3
 80017c6:	68bb      	ldr	r3, [r7, #8]
 80017c8:	4413      	add	r3, r2
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	743b      	strb	r3, [r7, #16]
			if (String[i] == '\0')
 80017ce:	8bfb      	ldrh	r3, [r7, #30]
 80017d0:	68ba      	ldr	r2, [r7, #8]
 80017d2:	4413      	add	r3, r2
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	f000 80a0 	beq.w	800191c <OLED_ShowString+0x26c>
			{
				break;
			}
			SingleChar[1] = String[i++];
 80017dc:	8bfb      	ldrh	r3, [r7, #30]
 80017de:	1c5a      	adds	r2, r3, #1
 80017e0:	83fa      	strh	r2, [r7, #30]
 80017e2:	461a      	mov	r2, r3
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	4413      	add	r3, r2
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	747b      	strb	r3, [r7, #17]
			if (String[i] == '\0')
 80017ec:	8bfb      	ldrh	r3, [r7, #30]
 80017ee:	68ba      	ldr	r2, [r7, #8]
 80017f0:	4413      	add	r3, r2
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	f000 8093 	beq.w	8001920 <OLED_ShowString+0x270>
			{
				break;
			}
			SingleChar[2] = String[i++];
 80017fa:	8bfb      	ldrh	r3, [r7, #30]
 80017fc:	1c5a      	adds	r2, r3, #1
 80017fe:	83fa      	strh	r2, [r7, #30]
 8001800:	461a      	mov	r2, r3
 8001802:	68bb      	ldr	r3, [r7, #8]
 8001804:	4413      	add	r3, r2
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	74bb      	strb	r3, [r7, #18]
			if (String[i] == '\0')
 800180a:	8bfb      	ldrh	r3, [r7, #30]
 800180c:	68ba      	ldr	r2, [r7, #8]
 800180e:	4413      	add	r3, r2
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	2b00      	cmp	r3, #0
 8001814:	f000 8086 	beq.w	8001924 <OLED_ShowString+0x274>
			{
				break;
			}
			SingleChar[3] = String[i++];
 8001818:	8bfb      	ldrh	r3, [r7, #30]
 800181a:	1c5a      	adds	r2, r3, #1
 800181c:	83fa      	strh	r2, [r7, #30]
 800181e:	461a      	mov	r2, r3
 8001820:	68bb      	ldr	r3, [r7, #8]
 8001822:	4413      	add	r3, r2
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	74fb      	strb	r3, [r7, #19]
			SingleChar[4] = '\0';
 8001828:	2300      	movs	r3, #0
 800182a:	753b      	strb	r3, [r7, #20]
 800182c:	e003      	b.n	8001836 <OLED_ShowString+0x186>
		}
		else
		{
			i++; // 意外情况，i指向下一个字节，忽略此字节，继续判断下一个字节
 800182e:	8bfb      	ldrh	r3, [r7, #30]
 8001830:	3301      	adds	r3, #1
 8001832:	83fb      	strh	r3, [r7, #30]
			continue;
 8001834:	e064      	b.n	8001900 <OLED_ShowString+0x250>
			SingleChar[2] = '\0';		 // 为SingleChar添加字符串结束标志位
		}
#endif

		/*显示上述代码提取到的SingleChar*/
		if (CharLength == 1) // 如果是单字节字符
 8001836:	7f7b      	ldrb	r3, [r7, #29]
 8001838:	2b01      	cmp	r3, #1
 800183a:	d110      	bne.n	800185e <OLED_ShowString+0x1ae>
		{
			/*使用OLED_ShowChar显示此字符*/
			OLED_ShowChar(X + XOffset, Y, SingleChar[0], FontSize);
 800183c:	89fa      	ldrh	r2, [r7, #14]
 800183e:	8b7b      	ldrh	r3, [r7, #26]
 8001840:	4413      	add	r3, r2
 8001842:	b29b      	uxth	r3, r3
 8001844:	b218      	sxth	r0, r3
 8001846:	7c3a      	ldrb	r2, [r7, #16]
 8001848:	79fb      	ldrb	r3, [r7, #7]
 800184a:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 800184e:	f7ff fef1 	bl	8001634 <OLED_ShowChar>
			XOffset += FontSize;
 8001852:	79fb      	ldrb	r3, [r7, #7]
 8001854:	b29a      	uxth	r2, r3
 8001856:	8b7b      	ldrh	r3, [r7, #26]
 8001858:	4413      	add	r3, r2
 800185a:	837b      	strh	r3, [r7, #26]
 800185c:	e050      	b.n	8001900 <OLED_ShowString+0x250>
		}
		else // 否则，即多字节字符
		{
			/*遍历整个字模库，从字模库中寻找此字符的数据*/
			/*如果找到最后一个字符（定义为空字符串），则表示字符未在字模库定义，停止寻找*/
			for (pIndex = 0; strcmp(OLED_CF16x16[pIndex].Index, "") != 0; pIndex++)
 800185e:	2300      	movs	r3, #0
 8001860:	833b      	strh	r3, [r7, #24]
 8001862:	e013      	b.n	800188c <OLED_ShowString+0x1dc>
			{
				/*找到匹配的字符*/
				if (strcmp(OLED_CF16x16[pIndex].Index, SingleChar) == 0)
 8001864:	8b3a      	ldrh	r2, [r7, #24]
 8001866:	4613      	mov	r3, r2
 8001868:	00db      	lsls	r3, r3, #3
 800186a:	4413      	add	r3, r2
 800186c:	009b      	lsls	r3, r3, #2
 800186e:	4413      	add	r3, r2
 8001870:	4a2f      	ldr	r2, [pc, #188]	@ (8001930 <OLED_ShowString+0x280>)
 8001872:	4413      	add	r3, r2
 8001874:	f107 0210 	add.w	r2, r7, #16
 8001878:	4611      	mov	r1, r2
 800187a:	4618      	mov	r0, r3
 800187c:	f7fe fca4 	bl	80001c8 <strcmp>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d00e      	beq.n	80018a4 <OLED_ShowString+0x1f4>
			for (pIndex = 0; strcmp(OLED_CF16x16[pIndex].Index, "") != 0; pIndex++)
 8001886:	8b3b      	ldrh	r3, [r7, #24]
 8001888:	3301      	adds	r3, #1
 800188a:	833b      	strh	r3, [r7, #24]
 800188c:	8b3a      	ldrh	r2, [r7, #24]
 800188e:	4613      	mov	r3, r2
 8001890:	00db      	lsls	r3, r3, #3
 8001892:	4413      	add	r3, r2
 8001894:	009b      	lsls	r3, r3, #2
 8001896:	4413      	add	r3, r2
 8001898:	4a25      	ldr	r2, [pc, #148]	@ (8001930 <OLED_ShowString+0x280>)
 800189a:	4413      	add	r3, r2
 800189c:	781b      	ldrb	r3, [r3, #0]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d1e0      	bne.n	8001864 <OLED_ShowString+0x1b4>
 80018a2:	e000      	b.n	80018a6 <OLED_ShowString+0x1f6>
				{
					break; // 跳出循环，此时pIndex的值为指定字符的索引
 80018a4:	bf00      	nop
				}
			}
			if (FontSize == OLED_8X16) // 给定字体为8*16点阵
 80018a6:	79fb      	ldrb	r3, [r7, #7]
 80018a8:	2b08      	cmp	r3, #8
 80018aa:	d118      	bne.n	80018de <OLED_ShowString+0x22e>
			{
				/*将字模库OLED_CF16x16的指定数据以16*16的图像格式显示*/
				OLED_ShowImage(X + XOffset, Y, 16, 16, OLED_CF16x16[pIndex].Data);
 80018ac:	89fa      	ldrh	r2, [r7, #14]
 80018ae:	8b7b      	ldrh	r3, [r7, #26]
 80018b0:	4413      	add	r3, r2
 80018b2:	b29b      	uxth	r3, r3
 80018b4:	b218      	sxth	r0, r3
 80018b6:	8b3a      	ldrh	r2, [r7, #24]
 80018b8:	4613      	mov	r3, r2
 80018ba:	00db      	lsls	r3, r3, #3
 80018bc:	4413      	add	r3, r2
 80018be:	009b      	lsls	r3, r3, #2
 80018c0:	4413      	add	r3, r2
 80018c2:	4a1b      	ldr	r2, [pc, #108]	@ (8001930 <OLED_ShowString+0x280>)
 80018c4:	4413      	add	r3, r2
 80018c6:	3305      	adds	r3, #5
 80018c8:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 80018cc:	9300      	str	r3, [sp, #0]
 80018ce:	2310      	movs	r3, #16
 80018d0:	2210      	movs	r2, #16
 80018d2:	f000 f8cf 	bl	8001a74 <OLED_ShowImage>
				XOffset += 16;
 80018d6:	8b7b      	ldrh	r3, [r7, #26]
 80018d8:	3310      	adds	r3, #16
 80018da:	837b      	strh	r3, [r7, #26]
 80018dc:	e010      	b.n	8001900 <OLED_ShowString+0x250>
			}
			else if (FontSize == OLED_6X8) // 给定字体为6*8点阵
 80018de:	79fb      	ldrb	r3, [r7, #7]
 80018e0:	2b06      	cmp	r3, #6
 80018e2:	d10d      	bne.n	8001900 <OLED_ShowString+0x250>
			{
				/*空间不足，此位置显示'?'*/
				OLED_ShowChar(X + XOffset, Y, '?', OLED_6X8);
 80018e4:	89fa      	ldrh	r2, [r7, #14]
 80018e6:	8b7b      	ldrh	r3, [r7, #26]
 80018e8:	4413      	add	r3, r2
 80018ea:	b29b      	uxth	r3, r3
 80018ec:	b218      	sxth	r0, r3
 80018ee:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 80018f2:	2306      	movs	r3, #6
 80018f4:	223f      	movs	r2, #63	@ 0x3f
 80018f6:	f7ff fe9d 	bl	8001634 <OLED_ShowChar>
				XOffset += OLED_6X8;
 80018fa:	8b7b      	ldrh	r3, [r7, #26]
 80018fc:	3306      	adds	r3, #6
 80018fe:	837b      	strh	r3, [r7, #26]
	while (String[i] != '\0') // 遍历字符串
 8001900:	8bfb      	ldrh	r3, [r7, #30]
 8001902:	68ba      	ldr	r2, [r7, #8]
 8001904:	4413      	add	r3, r2
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	2b00      	cmp	r3, #0
 800190a:	f47f aee3 	bne.w	80016d4 <OLED_ShowString+0x24>
			}
		}
	}
}
 800190e:	e00a      	b.n	8001926 <OLED_ShowString+0x276>
				break;
 8001910:	bf00      	nop
 8001912:	e008      	b.n	8001926 <OLED_ShowString+0x276>
				break;
 8001914:	bf00      	nop
 8001916:	e006      	b.n	8001926 <OLED_ShowString+0x276>
				break;
 8001918:	bf00      	nop
 800191a:	e004      	b.n	8001926 <OLED_ShowString+0x276>
				break;
 800191c:	bf00      	nop
 800191e:	e002      	b.n	8001926 <OLED_ShowString+0x276>
				break;
 8001920:	bf00      	nop
 8001922:	e000      	b.n	8001926 <OLED_ShowString+0x276>
				break;
 8001924:	bf00      	nop
}
 8001926:	bf00      	nop
 8001928:	3720      	adds	r7, #32
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	08005a20 	.word	0x08005a20

08001934 <OLED_ShowNum>:
 *                 OLED_6X8		宽6像素，高8像素
 * 返 回 值：无
 * 说    明：调用此函数后，要想真正地呈现在屏幕上，还需调用更新函数
 */
void OLED_ShowNum(int16_t X, int16_t Y, uint32_t Number, uint8_t Length, uint8_t FontSize)
{
 8001934:	b590      	push	{r4, r7, lr}
 8001936:	b087      	sub	sp, #28
 8001938:	af00      	add	r7, sp, #0
 800193a:	60ba      	str	r2, [r7, #8]
 800193c:	461a      	mov	r2, r3
 800193e:	4603      	mov	r3, r0
 8001940:	81fb      	strh	r3, [r7, #14]
 8001942:	460b      	mov	r3, r1
 8001944:	81bb      	strh	r3, [r7, #12]
 8001946:	4613      	mov	r3, r2
 8001948:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for (i = 0; i < Length; i++) // 遍历数字的每一位
 800194a:	2300      	movs	r3, #0
 800194c:	75fb      	strb	r3, [r7, #23]
 800194e:	e02d      	b.n	80019ac <OLED_ShowNum+0x78>
	{
		/*调用OLED_ShowChar函数，依次显示每个数字*/
		/*Number / OLED_Pow(10, Length - i - 1) % 10 可以十进制提取数字的每一位*/
		/*+ '0' 可将数字转换为字符格式*/
		OLED_ShowChar(X + i * FontSize, Y, Number / OLED_Pow(10, Length - i - 1) % 10 + '0', FontSize);
 8001950:	7dfb      	ldrb	r3, [r7, #23]
 8001952:	b29a      	uxth	r2, r3
 8001954:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001958:	b29b      	uxth	r3, r3
 800195a:	fb12 f303 	smulbb	r3, r2, r3
 800195e:	b29a      	uxth	r2, r3
 8001960:	89fb      	ldrh	r3, [r7, #14]
 8001962:	4413      	add	r3, r2
 8001964:	b29b      	uxth	r3, r3
 8001966:	b21c      	sxth	r4, r3
 8001968:	79fa      	ldrb	r2, [r7, #7]
 800196a:	7dfb      	ldrb	r3, [r7, #23]
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	3b01      	subs	r3, #1
 8001970:	4619      	mov	r1, r3
 8001972:	200a      	movs	r0, #10
 8001974:	f7ff fd47 	bl	8001406 <OLED_Pow>
 8001978:	4602      	mov	r2, r0
 800197a:	68bb      	ldr	r3, [r7, #8]
 800197c:	fbb3 f1f2 	udiv	r1, r3, r2
 8001980:	4b0f      	ldr	r3, [pc, #60]	@ (80019c0 <OLED_ShowNum+0x8c>)
 8001982:	fba3 2301 	umull	r2, r3, r3, r1
 8001986:	08da      	lsrs	r2, r3, #3
 8001988:	4613      	mov	r3, r2
 800198a:	009b      	lsls	r3, r3, #2
 800198c:	4413      	add	r3, r2
 800198e:	005b      	lsls	r3, r3, #1
 8001990:	1aca      	subs	r2, r1, r3
 8001992:	b2d3      	uxtb	r3, r2
 8001994:	3330      	adds	r3, #48	@ 0x30
 8001996:	b2da      	uxtb	r2, r3
 8001998:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800199c:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 80019a0:	4620      	mov	r0, r4
 80019a2:	f7ff fe47 	bl	8001634 <OLED_ShowChar>
	for (i = 0; i < Length; i++) // 遍历数字的每一位
 80019a6:	7dfb      	ldrb	r3, [r7, #23]
 80019a8:	3301      	adds	r3, #1
 80019aa:	75fb      	strb	r3, [r7, #23]
 80019ac:	7dfa      	ldrb	r2, [r7, #23]
 80019ae:	79fb      	ldrb	r3, [r7, #7]
 80019b0:	429a      	cmp	r2, r3
 80019b2:	d3cd      	bcc.n	8001950 <OLED_ShowNum+0x1c>
	}
}
 80019b4:	bf00      	nop
 80019b6:	bf00      	nop
 80019b8:	371c      	adds	r7, #28
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd90      	pop	{r4, r7, pc}
 80019be:	bf00      	nop
 80019c0:	cccccccd 	.word	0xcccccccd

080019c4 <OLED_ShowHexNum>:
 *                 OLED_6X8		宽6像素，高8像素
 * 返 回 值：无
 * 说    明：调用此函数后，要想真正地呈现在屏幕上，还需调用更新函数
 */
void OLED_ShowHexNum(int16_t X, int16_t Y, uint32_t Number, uint8_t Length, uint8_t FontSize)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b086      	sub	sp, #24
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	60ba      	str	r2, [r7, #8]
 80019cc:	461a      	mov	r2, r3
 80019ce:	4603      	mov	r3, r0
 80019d0:	81fb      	strh	r3, [r7, #14]
 80019d2:	460b      	mov	r3, r1
 80019d4:	81bb      	strh	r3, [r7, #12]
 80019d6:	4613      	mov	r3, r2
 80019d8:	71fb      	strb	r3, [r7, #7]
	uint8_t i, SingleNumber;
	for (i = 0; i < Length; i++) // 遍历数字的每一位
 80019da:	2300      	movs	r3, #0
 80019dc:	75fb      	strb	r3, [r7, #23]
 80019de:	e040      	b.n	8001a62 <OLED_ShowHexNum+0x9e>
	{
		/*以十六进制提取数字的每一位*/
		SingleNumber = Number / OLED_Pow(16, Length - i - 1) % 16;
 80019e0:	79fa      	ldrb	r2, [r7, #7]
 80019e2:	7dfb      	ldrb	r3, [r7, #23]
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	3b01      	subs	r3, #1
 80019e8:	4619      	mov	r1, r3
 80019ea:	2010      	movs	r0, #16
 80019ec:	f7ff fd0b 	bl	8001406 <OLED_Pow>
 80019f0:	4602      	mov	r2, r0
 80019f2:	68bb      	ldr	r3, [r7, #8]
 80019f4:	fbb3 f3f2 	udiv	r3, r3, r2
 80019f8:	b2db      	uxtb	r3, r3
 80019fa:	f003 030f 	and.w	r3, r3, #15
 80019fe:	75bb      	strb	r3, [r7, #22]

		if (SingleNumber < 10) // 单个数字小于10
 8001a00:	7dbb      	ldrb	r3, [r7, #22]
 8001a02:	2b09      	cmp	r3, #9
 8001a04:	d815      	bhi.n	8001a32 <OLED_ShowHexNum+0x6e>
		{
			/*调用OLED_ShowChar函数，显示此数字*/
			/*+ '0' 可将数字转换为字符格式*/
			OLED_ShowChar(X + i * FontSize, Y, SingleNumber + '0', FontSize);
 8001a06:	7dfb      	ldrb	r3, [r7, #23]
 8001a08:	b29a      	uxth	r2, r3
 8001a0a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a0e:	b29b      	uxth	r3, r3
 8001a10:	fb12 f303 	smulbb	r3, r2, r3
 8001a14:	b29a      	uxth	r2, r3
 8001a16:	89fb      	ldrh	r3, [r7, #14]
 8001a18:	4413      	add	r3, r2
 8001a1a:	b29b      	uxth	r3, r3
 8001a1c:	b218      	sxth	r0, r3
 8001a1e:	7dbb      	ldrb	r3, [r7, #22]
 8001a20:	3330      	adds	r3, #48	@ 0x30
 8001a22:	b2da      	uxtb	r2, r3
 8001a24:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a28:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001a2c:	f7ff fe02 	bl	8001634 <OLED_ShowChar>
 8001a30:	e014      	b.n	8001a5c <OLED_ShowHexNum+0x98>
		}
		else // 单个数字大于10
		{
			/*调用OLED_ShowChar函数，显示此数字*/
			/*+ 'A' 可将数字转换为从A开始的十六进制字符*/
			OLED_ShowChar(X + i * FontSize, Y, SingleNumber - 10 + 'A', FontSize);
 8001a32:	7dfb      	ldrb	r3, [r7, #23]
 8001a34:	b29a      	uxth	r2, r3
 8001a36:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a3a:	b29b      	uxth	r3, r3
 8001a3c:	fb12 f303 	smulbb	r3, r2, r3
 8001a40:	b29a      	uxth	r2, r3
 8001a42:	89fb      	ldrh	r3, [r7, #14]
 8001a44:	4413      	add	r3, r2
 8001a46:	b29b      	uxth	r3, r3
 8001a48:	b218      	sxth	r0, r3
 8001a4a:	7dbb      	ldrb	r3, [r7, #22]
 8001a4c:	3337      	adds	r3, #55	@ 0x37
 8001a4e:	b2da      	uxtb	r2, r3
 8001a50:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a54:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001a58:	f7ff fdec 	bl	8001634 <OLED_ShowChar>
	for (i = 0; i < Length; i++) // 遍历数字的每一位
 8001a5c:	7dfb      	ldrb	r3, [r7, #23]
 8001a5e:	3301      	adds	r3, #1
 8001a60:	75fb      	strb	r3, [r7, #23]
 8001a62:	7dfa      	ldrb	r2, [r7, #23]
 8001a64:	79fb      	ldrb	r3, [r7, #7]
 8001a66:	429a      	cmp	r2, r3
 8001a68:	d3ba      	bcc.n	80019e0 <OLED_ShowHexNum+0x1c>
		}
	}
}
 8001a6a:	bf00      	nop
 8001a6c:	bf00      	nop
 8001a6e:	3718      	adds	r7, #24
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}

08001a74 <OLED_ShowImage>:
 * 参    数：Image 指定要显示的图像
 * 返 回 值：无
 * 说    明：调用此函数后，要想真正地呈现在屏幕上，还需调用更新函数
 */
void OLED_ShowImage(int16_t X, int16_t Y, uint8_t Width, uint8_t Height, const uint8_t *Image)
{
 8001a74:	b590      	push	{r4, r7, lr}
 8001a76:	b085      	sub	sp, #20
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	4604      	mov	r4, r0
 8001a7c:	4608      	mov	r0, r1
 8001a7e:	4611      	mov	r1, r2
 8001a80:	461a      	mov	r2, r3
 8001a82:	4623      	mov	r3, r4
 8001a84:	80fb      	strh	r3, [r7, #6]
 8001a86:	4603      	mov	r3, r0
 8001a88:	80bb      	strh	r3, [r7, #4]
 8001a8a:	460b      	mov	r3, r1
 8001a8c:	70fb      	strb	r3, [r7, #3]
 8001a8e:	4613      	mov	r3, r2
 8001a90:	70bb      	strb	r3, [r7, #2]
	uint8_t i = 0, j = 0;
 8001a92:	2300      	movs	r3, #0
 8001a94:	73fb      	strb	r3, [r7, #15]
 8001a96:	2300      	movs	r3, #0
 8001a98:	73bb      	strb	r3, [r7, #14]
	int16_t Page, Shift;

	/*将图像所在区域清空*/
	OLED_ClearArea(X, Y, Width, Height);
 8001a9a:	78bb      	ldrb	r3, [r7, #2]
 8001a9c:	78fa      	ldrb	r2, [r7, #3]
 8001a9e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001aa2:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001aa6:	f7ff fd01 	bl	80014ac <OLED_ClearArea>

	/*遍历指定图像涉及的相关页*/
	/*(Height - 1) / 8 + 1的目的是Height / 8并向上取整*/
	for (j = 0; j < (Height - 1) / 8 + 1; j++)
 8001aaa:	2300      	movs	r3, #0
 8001aac:	73bb      	strb	r3, [r7, #14]
 8001aae:	e0b3      	b.n	8001c18 <OLED_ShowImage+0x1a4>
	{
		/*遍历指定图像涉及的相关列*/
		for (i = 0; i < Width; i++)
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	73fb      	strb	r3, [r7, #15]
 8001ab4:	e0a8      	b.n	8001c08 <OLED_ShowImage+0x194>
		{
			if (X + i >= 0 && X + i <= 127) // 超出屏幕的内容不显示
 8001ab6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001aba:	7bfb      	ldrb	r3, [r7, #15]
 8001abc:	4413      	add	r3, r2
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	f2c0 809f 	blt.w	8001c02 <OLED_ShowImage+0x18e>
 8001ac4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001ac8:	7bfb      	ldrb	r3, [r7, #15]
 8001aca:	4413      	add	r3, r2
 8001acc:	2b7f      	cmp	r3, #127	@ 0x7f
 8001ace:	f300 8098 	bgt.w	8001c02 <OLED_ShowImage+0x18e>
			{
				/*负数坐标在计算页地址和移位时需要加一个偏移*/
				Page = Y / 8;
 8001ad2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	da00      	bge.n	8001adc <OLED_ShowImage+0x68>
 8001ada:	3307      	adds	r3, #7
 8001adc:	10db      	asrs	r3, r3, #3
 8001ade:	81bb      	strh	r3, [r7, #12]
				Shift = Y % 8;
 8001ae0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001ae4:	425a      	negs	r2, r3
 8001ae6:	f003 0307 	and.w	r3, r3, #7
 8001aea:	f002 0207 	and.w	r2, r2, #7
 8001aee:	bf58      	it	pl
 8001af0:	4253      	negpl	r3, r2
 8001af2:	817b      	strh	r3, [r7, #10]
  				if (Y < 0)
 8001af4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	da07      	bge.n	8001b0c <OLED_ShowImage+0x98>
				{
					Page -= 1;
 8001afc:	89bb      	ldrh	r3, [r7, #12]
 8001afe:	3b01      	subs	r3, #1
 8001b00:	b29b      	uxth	r3, r3
 8001b02:	81bb      	strh	r3, [r7, #12]
					Shift += 8;
 8001b04:	897b      	ldrh	r3, [r7, #10]
 8001b06:	3308      	adds	r3, #8
 8001b08:	b29b      	uxth	r3, r3
 8001b0a:	817b      	strh	r3, [r7, #10]
				}

				if (Page + j >= 0 && Page + j <= 7) // 超出屏幕的内容不显示
 8001b0c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001b10:	7bbb      	ldrb	r3, [r7, #14]
 8001b12:	4413      	add	r3, r2
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	db34      	blt.n	8001b82 <OLED_ShowImage+0x10e>
 8001b18:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001b1c:	7bbb      	ldrb	r3, [r7, #14]
 8001b1e:	4413      	add	r3, r2
 8001b20:	2b07      	cmp	r3, #7
 8001b22:	dc2e      	bgt.n	8001b82 <OLED_ShowImage+0x10e>
				{
					/*显示图像在当前页的内容*/
					OLED_DisplayBuf[Page + j][X + i] |= Image[j * Width + i] << (Shift);
 8001b24:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001b28:	7bbb      	ldrb	r3, [r7, #14]
 8001b2a:	441a      	add	r2, r3
 8001b2c:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001b30:	7bfb      	ldrb	r3, [r7, #15]
 8001b32:	440b      	add	r3, r1
 8001b34:	4940      	ldr	r1, [pc, #256]	@ (8001c38 <OLED_ShowImage+0x1c4>)
 8001b36:	01d2      	lsls	r2, r2, #7
 8001b38:	440a      	add	r2, r1
 8001b3a:	4413      	add	r3, r2
 8001b3c:	781b      	ldrb	r3, [r3, #0]
 8001b3e:	b25a      	sxtb	r2, r3
 8001b40:	7bbb      	ldrb	r3, [r7, #14]
 8001b42:	78f9      	ldrb	r1, [r7, #3]
 8001b44:	fb03 f101 	mul.w	r1, r3, r1
 8001b48:	7bfb      	ldrb	r3, [r7, #15]
 8001b4a:	440b      	add	r3, r1
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	6a3b      	ldr	r3, [r7, #32]
 8001b50:	440b      	add	r3, r1
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	4619      	mov	r1, r3
 8001b56:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001b5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b5e:	b25b      	sxtb	r3, r3
 8001b60:	4313      	orrs	r3, r2
 8001b62:	b258      	sxtb	r0, r3
 8001b64:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001b68:	7bbb      	ldrb	r3, [r7, #14]
 8001b6a:	441a      	add	r2, r3
 8001b6c:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001b70:	7bfb      	ldrb	r3, [r7, #15]
 8001b72:	440b      	add	r3, r1
 8001b74:	b2c0      	uxtb	r0, r0
 8001b76:	4930      	ldr	r1, [pc, #192]	@ (8001c38 <OLED_ShowImage+0x1c4>)
 8001b78:	01d2      	lsls	r2, r2, #7
 8001b7a:	440a      	add	r2, r1
 8001b7c:	4413      	add	r3, r2
 8001b7e:	4602      	mov	r2, r0
 8001b80:	701a      	strb	r2, [r3, #0]
				}

				if (Page + j + 1 >= 0 && Page + j + 1 <= 7) // 超出屏幕的内容不显示
 8001b82:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001b86:	7bbb      	ldrb	r3, [r7, #14]
 8001b88:	4413      	add	r3, r2
 8001b8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b8e:	db38      	blt.n	8001c02 <OLED_ShowImage+0x18e>
 8001b90:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001b94:	7bbb      	ldrb	r3, [r7, #14]
 8001b96:	4413      	add	r3, r2
 8001b98:	2b06      	cmp	r3, #6
 8001b9a:	dc32      	bgt.n	8001c02 <OLED_ShowImage+0x18e>
				{
					/*显示图像在下一页的内容*/
					OLED_DisplayBuf[Page + j + 1][X + i] |= Image[j * Width + i] >> (8 - Shift);
 8001b9c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001ba0:	7bbb      	ldrb	r3, [r7, #14]
 8001ba2:	4413      	add	r3, r2
 8001ba4:	1c5a      	adds	r2, r3, #1
 8001ba6:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001baa:	7bfb      	ldrb	r3, [r7, #15]
 8001bac:	440b      	add	r3, r1
 8001bae:	4922      	ldr	r1, [pc, #136]	@ (8001c38 <OLED_ShowImage+0x1c4>)
 8001bb0:	01d2      	lsls	r2, r2, #7
 8001bb2:	440a      	add	r2, r1
 8001bb4:	4413      	add	r3, r2
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	b25a      	sxtb	r2, r3
 8001bba:	7bbb      	ldrb	r3, [r7, #14]
 8001bbc:	78f9      	ldrb	r1, [r7, #3]
 8001bbe:	fb03 f101 	mul.w	r1, r3, r1
 8001bc2:	7bfb      	ldrb	r3, [r7, #15]
 8001bc4:	440b      	add	r3, r1
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	6a3b      	ldr	r3, [r7, #32]
 8001bca:	440b      	add	r3, r1
 8001bcc:	781b      	ldrb	r3, [r3, #0]
 8001bce:	4619      	mov	r1, r3
 8001bd0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001bd4:	f1c3 0308 	rsb	r3, r3, #8
 8001bd8:	fa41 f303 	asr.w	r3, r1, r3
 8001bdc:	b25b      	sxtb	r3, r3
 8001bde:	4313      	orrs	r3, r2
 8001be0:	b258      	sxtb	r0, r3
 8001be2:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001be6:	7bbb      	ldrb	r3, [r7, #14]
 8001be8:	4413      	add	r3, r2
 8001bea:	1c5a      	adds	r2, r3, #1
 8001bec:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001bf0:	7bfb      	ldrb	r3, [r7, #15]
 8001bf2:	440b      	add	r3, r1
 8001bf4:	b2c0      	uxtb	r0, r0
 8001bf6:	4910      	ldr	r1, [pc, #64]	@ (8001c38 <OLED_ShowImage+0x1c4>)
 8001bf8:	01d2      	lsls	r2, r2, #7
 8001bfa:	440a      	add	r2, r1
 8001bfc:	4413      	add	r3, r2
 8001bfe:	4602      	mov	r2, r0
 8001c00:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < Width; i++)
 8001c02:	7bfb      	ldrb	r3, [r7, #15]
 8001c04:	3301      	adds	r3, #1
 8001c06:	73fb      	strb	r3, [r7, #15]
 8001c08:	7bfa      	ldrb	r2, [r7, #15]
 8001c0a:	78fb      	ldrb	r3, [r7, #3]
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	f4ff af52 	bcc.w	8001ab6 <OLED_ShowImage+0x42>
	for (j = 0; j < (Height - 1) / 8 + 1; j++)
 8001c12:	7bbb      	ldrb	r3, [r7, #14]
 8001c14:	3301      	adds	r3, #1
 8001c16:	73bb      	strb	r3, [r7, #14]
 8001c18:	78bb      	ldrb	r3, [r7, #2]
 8001c1a:	3b01      	subs	r3, #1
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	da00      	bge.n	8001c22 <OLED_ShowImage+0x1ae>
 8001c20:	3307      	adds	r3, #7
 8001c22:	10db      	asrs	r3, r3, #3
 8001c24:	461a      	mov	r2, r3
 8001c26:	7bbb      	ldrb	r3, [r7, #14]
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	f6bf af41 	bge.w	8001ab0 <OLED_ShowImage+0x3c>
				}
			}
		}
	}
}
 8001c2e:	bf00      	nop
 8001c30:	bf00      	nop
 8001c32:	3714      	adds	r7, #20
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd90      	pop	{r4, r7, pc}
 8001c38:	20000178 	.word	0x20000178

08001c3c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001c40:	4b17      	ldr	r3, [pc, #92]	@ (8001ca0 <MX_SPI1_Init+0x64>)
 8001c42:	4a18      	ldr	r2, [pc, #96]	@ (8001ca4 <MX_SPI1_Init+0x68>)
 8001c44:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001c46:	4b16      	ldr	r3, [pc, #88]	@ (8001ca0 <MX_SPI1_Init+0x64>)
 8001c48:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001c4c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001c4e:	4b14      	ldr	r3, [pc, #80]	@ (8001ca0 <MX_SPI1_Init+0x64>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c54:	4b12      	ldr	r3, [pc, #72]	@ (8001ca0 <MX_SPI1_Init+0x64>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c5a:	4b11      	ldr	r3, [pc, #68]	@ (8001ca0 <MX_SPI1_Init+0x64>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c60:	4b0f      	ldr	r3, [pc, #60]	@ (8001ca0 <MX_SPI1_Init+0x64>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001c66:	4b0e      	ldr	r3, [pc, #56]	@ (8001ca0 <MX_SPI1_Init+0x64>)
 8001c68:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c6c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001c6e:	4b0c      	ldr	r3, [pc, #48]	@ (8001ca0 <MX_SPI1_Init+0x64>)
 8001c70:	2218      	movs	r2, #24
 8001c72:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c74:	4b0a      	ldr	r3, [pc, #40]	@ (8001ca0 <MX_SPI1_Init+0x64>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c7a:	4b09      	ldr	r3, [pc, #36]	@ (8001ca0 <MX_SPI1_Init+0x64>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c80:	4b07      	ldr	r3, [pc, #28]	@ (8001ca0 <MX_SPI1_Init+0x64>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001c86:	4b06      	ldr	r3, [pc, #24]	@ (8001ca0 <MX_SPI1_Init+0x64>)
 8001c88:	220a      	movs	r2, #10
 8001c8a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001c8c:	4804      	ldr	r0, [pc, #16]	@ (8001ca0 <MX_SPI1_Init+0x64>)
 8001c8e:	f002 fb91 	bl	80043b4 <HAL_SPI_Init>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001c98:	f7ff face 	bl	8001238 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001c9c:	bf00      	nop
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	20000578 	.word	0x20000578
 8001ca4:	40013000 	.word	0x40013000

08001ca8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b08a      	sub	sp, #40	@ 0x28
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb0:	f107 0314 	add.w	r3, r7, #20
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	601a      	str	r2, [r3, #0]
 8001cb8:	605a      	str	r2, [r3, #4]
 8001cba:	609a      	str	r2, [r3, #8]
 8001cbc:	60da      	str	r2, [r3, #12]
 8001cbe:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a19      	ldr	r2, [pc, #100]	@ (8001d2c <HAL_SPI_MspInit+0x84>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d12b      	bne.n	8001d22 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001cca:	2300      	movs	r3, #0
 8001ccc:	613b      	str	r3, [r7, #16]
 8001cce:	4b18      	ldr	r3, [pc, #96]	@ (8001d30 <HAL_SPI_MspInit+0x88>)
 8001cd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cd2:	4a17      	ldr	r2, [pc, #92]	@ (8001d30 <HAL_SPI_MspInit+0x88>)
 8001cd4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001cd8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cda:	4b15      	ldr	r3, [pc, #84]	@ (8001d30 <HAL_SPI_MspInit+0x88>)
 8001cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cde:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ce2:	613b      	str	r3, [r7, #16]
 8001ce4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	60fb      	str	r3, [r7, #12]
 8001cea:	4b11      	ldr	r3, [pc, #68]	@ (8001d30 <HAL_SPI_MspInit+0x88>)
 8001cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cee:	4a10      	ldr	r2, [pc, #64]	@ (8001d30 <HAL_SPI_MspInit+0x88>)
 8001cf0:	f043 0301 	orr.w	r3, r3, #1
 8001cf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cf6:	4b0e      	ldr	r3, [pc, #56]	@ (8001d30 <HAL_SPI_MspInit+0x88>)
 8001cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfa:	f003 0301 	and.w	r3, r3, #1
 8001cfe:	60fb      	str	r3, [r7, #12]
 8001d00:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001d02:	23a0      	movs	r3, #160	@ 0xa0
 8001d04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d06:	2302      	movs	r3, #2
 8001d08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d0e:	2303      	movs	r3, #3
 8001d10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d12:	2305      	movs	r3, #5
 8001d14:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d16:	f107 0314 	add.w	r3, r7, #20
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	4805      	ldr	r0, [pc, #20]	@ (8001d34 <HAL_SPI_MspInit+0x8c>)
 8001d1e:	f001 fd17 	bl	8003750 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001d22:	bf00      	nop
 8001d24:	3728      	adds	r7, #40	@ 0x28
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	40013000 	.word	0x40013000
 8001d30:	40023800 	.word	0x40023800
 8001d34:	40020000 	.word	0x40020000

08001d38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d3e:	2300      	movs	r3, #0
 8001d40:	607b      	str	r3, [r7, #4]
 8001d42:	4b10      	ldr	r3, [pc, #64]	@ (8001d84 <HAL_MspInit+0x4c>)
 8001d44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d46:	4a0f      	ldr	r2, [pc, #60]	@ (8001d84 <HAL_MspInit+0x4c>)
 8001d48:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d4e:	4b0d      	ldr	r3, [pc, #52]	@ (8001d84 <HAL_MspInit+0x4c>)
 8001d50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d56:	607b      	str	r3, [r7, #4]
 8001d58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	603b      	str	r3, [r7, #0]
 8001d5e:	4b09      	ldr	r3, [pc, #36]	@ (8001d84 <HAL_MspInit+0x4c>)
 8001d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d62:	4a08      	ldr	r2, [pc, #32]	@ (8001d84 <HAL_MspInit+0x4c>)
 8001d64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d68:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d6a:	4b06      	ldr	r3, [pc, #24]	@ (8001d84 <HAL_MspInit+0x4c>)
 8001d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d72:	603b      	str	r3, [r7, #0]
 8001d74:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d76:	bf00      	nop
 8001d78:	370c      	adds	r7, #12
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
 8001d82:	bf00      	nop
 8001d84:	40023800 	.word	0x40023800

08001d88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d8c:	bf00      	nop
 8001d8e:	e7fd      	b.n	8001d8c <NMI_Handler+0x4>

08001d90 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d94:	bf00      	nop
 8001d96:	e7fd      	b.n	8001d94 <HardFault_Handler+0x4>

08001d98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d9c:	bf00      	nop
 8001d9e:	e7fd      	b.n	8001d9c <MemManage_Handler+0x4>

08001da0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001da4:	bf00      	nop
 8001da6:	e7fd      	b.n	8001da4 <BusFault_Handler+0x4>

08001da8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001dac:	bf00      	nop
 8001dae:	e7fd      	b.n	8001dac <UsageFault_Handler+0x4>

08001db0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001db4:	bf00      	nop
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr

08001dbe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dbe:	b480      	push	{r7}
 8001dc0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dc2:	bf00      	nop
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr

08001dcc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001dd0:	bf00      	nop
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr

08001dda <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001dda:	b580      	push	{r7, lr}
 8001ddc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001dde:	f000 f8a5 	bl	8001f2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001de2:	bf00      	nop
 8001de4:	bd80      	pop	{r7, pc}
	...

08001de8 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001dec:	4802      	ldr	r0, [pc, #8]	@ (8001df8 <ADC_IRQHandler+0x10>)
 8001dee:	f000 fa03 	bl	80021f8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001df2:	bf00      	nop
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	200000d4 	.word	0x200000d4

08001dfc <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001e00:	4802      	ldr	r0, [pc, #8]	@ (8001e0c <CAN1_RX0_IRQHandler+0x10>)
 8001e02:	f001 f963 	bl	80030cc <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001e06:	bf00      	nop
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	20000150 	.word	0x20000150

08001e10 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e10:	b480      	push	{r7}
 8001e12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e14:	4b06      	ldr	r3, [pc, #24]	@ (8001e30 <SystemInit+0x20>)
 8001e16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e1a:	4a05      	ldr	r2, [pc, #20]	@ (8001e30 <SystemInit+0x20>)
 8001e1c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e20:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e24:	bf00      	nop
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr
 8001e2e:	bf00      	nop
 8001e30:	e000ed00 	.word	0xe000ed00

08001e34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001e34:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e6c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001e38:	f7ff ffea 	bl	8001e10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e3c:	480c      	ldr	r0, [pc, #48]	@ (8001e70 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e3e:	490d      	ldr	r1, [pc, #52]	@ (8001e74 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e40:	4a0d      	ldr	r2, [pc, #52]	@ (8001e78 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e44:	e002      	b.n	8001e4c <LoopCopyDataInit>

08001e46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e4a:	3304      	adds	r3, #4

08001e4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e50:	d3f9      	bcc.n	8001e46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e52:	4a0a      	ldr	r2, [pc, #40]	@ (8001e7c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e54:	4c0a      	ldr	r4, [pc, #40]	@ (8001e80 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e58:	e001      	b.n	8001e5e <LoopFillZerobss>

08001e5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e5c:	3204      	adds	r2, #4

08001e5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e60:	d3fb      	bcc.n	8001e5a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e62:	f003 f933 	bl	80050cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e66:	f7fe fe1f 	bl	8000aa8 <main>
  bx  lr    
 8001e6a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001e6c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e74:	200000b4 	.word	0x200000b4
  ldr r2, =_sidata
 8001e78:	08005b44 	.word	0x08005b44
  ldr r2, =_sbss
 8001e7c:	200000b4 	.word	0x200000b4
  ldr r4, =_ebss
 8001e80:	20000730 	.word	0x20000730

08001e84 <CAN1_RX1_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e84:	e7fe      	b.n	8001e84 <CAN1_RX1_IRQHandler>
	...

08001e88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e8c:	4b0e      	ldr	r3, [pc, #56]	@ (8001ec8 <HAL_Init+0x40>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a0d      	ldr	r2, [pc, #52]	@ (8001ec8 <HAL_Init+0x40>)
 8001e92:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e96:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e98:	4b0b      	ldr	r3, [pc, #44]	@ (8001ec8 <HAL_Init+0x40>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a0a      	ldr	r2, [pc, #40]	@ (8001ec8 <HAL_Init+0x40>)
 8001e9e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ea2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ea4:	4b08      	ldr	r3, [pc, #32]	@ (8001ec8 <HAL_Init+0x40>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a07      	ldr	r2, [pc, #28]	@ (8001ec8 <HAL_Init+0x40>)
 8001eaa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001eae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001eb0:	2003      	movs	r0, #3
 8001eb2:	f001 fc0b 	bl	80036cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001eb6:	200f      	movs	r0, #15
 8001eb8:	f000 f808 	bl	8001ecc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ebc:	f7ff ff3c 	bl	8001d38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ec0:	2300      	movs	r3, #0
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	40023c00 	.word	0x40023c00

08001ecc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ed4:	4b12      	ldr	r3, [pc, #72]	@ (8001f20 <HAL_InitTick+0x54>)
 8001ed6:	681a      	ldr	r2, [r3, #0]
 8001ed8:	4b12      	ldr	r3, [pc, #72]	@ (8001f24 <HAL_InitTick+0x58>)
 8001eda:	781b      	ldrb	r3, [r3, #0]
 8001edc:	4619      	mov	r1, r3
 8001ede:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ee2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ee6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eea:	4618      	mov	r0, r3
 8001eec:	f001 fc23 	bl	8003736 <HAL_SYSTICK_Config>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d001      	beq.n	8001efa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e00e      	b.n	8001f18 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2b0f      	cmp	r3, #15
 8001efe:	d80a      	bhi.n	8001f16 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f00:	2200      	movs	r2, #0
 8001f02:	6879      	ldr	r1, [r7, #4]
 8001f04:	f04f 30ff 	mov.w	r0, #4294967295
 8001f08:	f001 fbeb 	bl	80036e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f0c:	4a06      	ldr	r2, [pc, #24]	@ (8001f28 <HAL_InitTick+0x5c>)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f12:	2300      	movs	r3, #0
 8001f14:	e000      	b.n	8001f18 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
}
 8001f18:	4618      	mov	r0, r3
 8001f1a:	3708      	adds	r7, #8
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	20000008 	.word	0x20000008
 8001f24:	20000010 	.word	0x20000010
 8001f28:	2000000c 	.word	0x2000000c

08001f2c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f30:	4b06      	ldr	r3, [pc, #24]	@ (8001f4c <HAL_IncTick+0x20>)
 8001f32:	781b      	ldrb	r3, [r3, #0]
 8001f34:	461a      	mov	r2, r3
 8001f36:	4b06      	ldr	r3, [pc, #24]	@ (8001f50 <HAL_IncTick+0x24>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4413      	add	r3, r2
 8001f3c:	4a04      	ldr	r2, [pc, #16]	@ (8001f50 <HAL_IncTick+0x24>)
 8001f3e:	6013      	str	r3, [r2, #0]
}
 8001f40:	bf00      	nop
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr
 8001f4a:	bf00      	nop
 8001f4c:	20000010 	.word	0x20000010
 8001f50:	200005d0 	.word	0x200005d0

08001f54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f54:	b480      	push	{r7}
 8001f56:	af00      	add	r7, sp, #0
  return uwTick;
 8001f58:	4b03      	ldr	r3, [pc, #12]	@ (8001f68 <HAL_GetTick+0x14>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f64:	4770      	bx	lr
 8001f66:	bf00      	nop
 8001f68:	200005d0 	.word	0x200005d0

08001f6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b084      	sub	sp, #16
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f74:	f7ff ffee 	bl	8001f54 <HAL_GetTick>
 8001f78:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f84:	d005      	beq.n	8001f92 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f86:	4b0a      	ldr	r3, [pc, #40]	@ (8001fb0 <HAL_Delay+0x44>)
 8001f88:	781b      	ldrb	r3, [r3, #0]
 8001f8a:	461a      	mov	r2, r3
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	4413      	add	r3, r2
 8001f90:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001f92:	bf00      	nop
 8001f94:	f7ff ffde 	bl	8001f54 <HAL_GetTick>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	68fa      	ldr	r2, [r7, #12]
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	d8f7      	bhi.n	8001f94 <HAL_Delay+0x28>
  {
  }
}
 8001fa4:	bf00      	nop
 8001fa6:	bf00      	nop
 8001fa8:	3710      	adds	r7, #16
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	20000010 	.word	0x20000010

08001fb4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b084      	sub	sp, #16
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d101      	bne.n	8001fca <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e033      	b.n	8002032 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d109      	bne.n	8001fe6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001fd2:	6878      	ldr	r0, [r7, #4]
 8001fd4:	f7fe faea 	bl	80005ac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2200      	movs	r2, #0
 8001fdc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fea:	f003 0310 	and.w	r3, r3, #16
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d118      	bne.n	8002024 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ff6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001ffa:	f023 0302 	bic.w	r3, r3, #2
 8001ffe:	f043 0202 	orr.w	r2, r3, #2
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	f000 fb4a 	bl	80026a0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2200      	movs	r2, #0
 8002010:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002016:	f023 0303 	bic.w	r3, r3, #3
 800201a:	f043 0201 	orr.w	r2, r3, #1
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	641a      	str	r2, [r3, #64]	@ 0x40
 8002022:	e001      	b.n	8002028 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002024:	2301      	movs	r3, #1
 8002026:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2200      	movs	r2, #0
 800202c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002030:	7bfb      	ldrb	r3, [r7, #15]
}
 8002032:	4618      	mov	r0, r3
 8002034:	3710      	adds	r7, #16
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
	...

0800203c <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 800203c:	b480      	push	{r7}
 800203e:	b085      	sub	sp, #20
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002044:	2300      	movs	r3, #0
 8002046:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800204e:	2b01      	cmp	r3, #1
 8002050:	d101      	bne.n	8002056 <HAL_ADC_Start_IT+0x1a>
 8002052:	2302      	movs	r3, #2
 8002054:	e0bd      	b.n	80021d2 <HAL_ADC_Start_IT+0x196>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2201      	movs	r2, #1
 800205a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	689b      	ldr	r3, [r3, #8]
 8002064:	f003 0301 	and.w	r3, r3, #1
 8002068:	2b01      	cmp	r3, #1
 800206a:	d018      	beq.n	800209e <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	689a      	ldr	r2, [r3, #8]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f042 0201 	orr.w	r2, r2, #1
 800207a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800207c:	4b58      	ldr	r3, [pc, #352]	@ (80021e0 <HAL_ADC_Start_IT+0x1a4>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a58      	ldr	r2, [pc, #352]	@ (80021e4 <HAL_ADC_Start_IT+0x1a8>)
 8002082:	fba2 2303 	umull	r2, r3, r2, r3
 8002086:	0c9a      	lsrs	r2, r3, #18
 8002088:	4613      	mov	r3, r2
 800208a:	005b      	lsls	r3, r3, #1
 800208c:	4413      	add	r3, r2
 800208e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002090:	e002      	b.n	8002098 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8002092:	68bb      	ldr	r3, [r7, #8]
 8002094:	3b01      	subs	r3, #1
 8002096:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d1f9      	bne.n	8002092 <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	f003 0301 	and.w	r3, r3, #1
 80020a8:	2b01      	cmp	r3, #1
 80020aa:	f040 8085 	bne.w	80021b8 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020b2:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80020b6:	f023 0301 	bic.w	r3, r3, #1
 80020ba:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d007      	beq.n	80020e0 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80020d8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80020ec:	d106      	bne.n	80020fc <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020f2:	f023 0206 	bic.w	r2, r3, #6
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	645a      	str	r2, [r3, #68]	@ 0x44
 80020fa:	e002      	b.n	8002102 <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2200      	movs	r2, #0
 8002100:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2200      	movs	r2, #0
 8002106:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800210a:	4b37      	ldr	r3, [pc, #220]	@ (80021e8 <HAL_ADC_Start_IT+0x1ac>)
 800210c:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002116:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	687a      	ldr	r2, [r7, #4]
 8002120:	6812      	ldr	r2, [r2, #0]
 8002122:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002126:	f043 0320 	orr.w	r3, r3, #32
 800212a:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	f003 031f 	and.w	r3, r3, #31
 8002134:	2b00      	cmp	r3, #0
 8002136:	d12a      	bne.n	800218e <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a2b      	ldr	r2, [pc, #172]	@ (80021ec <HAL_ADC_Start_IT+0x1b0>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d015      	beq.n	800216e <HAL_ADC_Start_IT+0x132>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4a2a      	ldr	r2, [pc, #168]	@ (80021f0 <HAL_ADC_Start_IT+0x1b4>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d105      	bne.n	8002158 <HAL_ADC_Start_IT+0x11c>
 800214c:	4b26      	ldr	r3, [pc, #152]	@ (80021e8 <HAL_ADC_Start_IT+0x1ac>)
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	f003 031f 	and.w	r3, r3, #31
 8002154:	2b00      	cmp	r3, #0
 8002156:	d00a      	beq.n	800216e <HAL_ADC_Start_IT+0x132>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a25      	ldr	r2, [pc, #148]	@ (80021f4 <HAL_ADC_Start_IT+0x1b8>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d136      	bne.n	80021d0 <HAL_ADC_Start_IT+0x194>
 8002162:	4b21      	ldr	r3, [pc, #132]	@ (80021e8 <HAL_ADC_Start_IT+0x1ac>)
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	f003 0310 	and.w	r3, r3, #16
 800216a:	2b00      	cmp	r3, #0
 800216c:	d130      	bne.n	80021d0 <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002178:	2b00      	cmp	r3, #0
 800217a:	d129      	bne.n	80021d0 <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	689a      	ldr	r2, [r3, #8]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800218a:	609a      	str	r2, [r3, #8]
 800218c:	e020      	b.n	80021d0 <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a16      	ldr	r2, [pc, #88]	@ (80021ec <HAL_ADC_Start_IT+0x1b0>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d11b      	bne.n	80021d0 <HAL_ADC_Start_IT+0x194>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	689b      	ldr	r3, [r3, #8]
 800219e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d114      	bne.n	80021d0 <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	689a      	ldr	r2, [r3, #8]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80021b4:	609a      	str	r2, [r3, #8]
 80021b6:	e00b      	b.n	80021d0 <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021bc:	f043 0210 	orr.w	r2, r3, #16
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021c8:	f043 0201 	orr.w	r2, r3, #1
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80021d0:	2300      	movs	r3, #0
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	3714      	adds	r7, #20
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop
 80021e0:	20000008 	.word	0x20000008
 80021e4:	431bde83 	.word	0x431bde83
 80021e8:	40012300 	.word	0x40012300
 80021ec:	40012000 	.word	0x40012000
 80021f0:	40012100 	.word	0x40012100
 80021f4:	40012200 	.word	0x40012200

080021f8 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b086      	sub	sp, #24
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002200:	2300      	movs	r3, #0
 8002202:	617b      	str	r3, [r7, #20]
 8002204:	2300      	movs	r3, #0
 8002206:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	f003 0302 	and.w	r3, r3, #2
 800221e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	f003 0320 	and.w	r3, r3, #32
 8002226:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d049      	beq.n	80022c2 <HAL_ADC_IRQHandler+0xca>
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d046      	beq.n	80022c2 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002238:	f003 0310 	and.w	r3, r3, #16
 800223c:	2b00      	cmp	r3, #0
 800223e:	d105      	bne.n	800224c <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002244:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002256:	2b00      	cmp	r3, #0
 8002258:	d12b      	bne.n	80022b2 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800225e:	2b00      	cmp	r3, #0
 8002260:	d127      	bne.n	80022b2 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002268:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800226c:	2b00      	cmp	r3, #0
 800226e:	d006      	beq.n	800227e <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800227a:	2b00      	cmp	r3, #0
 800227c:	d119      	bne.n	80022b2 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	685a      	ldr	r2, [r3, #4]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f022 0220 	bic.w	r2, r2, #32
 800228c:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002292:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800229e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d105      	bne.n	80022b2 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022aa:	f043 0201 	orr.w	r2, r3, #1
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80022b2:	6878      	ldr	r0, [r7, #4]
 80022b4:	f7fe fa28 	bl	8000708 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f06f 0212 	mvn.w	r2, #18
 80022c0:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	f003 0304 	and.w	r3, r3, #4
 80022c8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022d0:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 80022d2:	697b      	ldr	r3, [r7, #20]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d057      	beq.n	8002388 <HAL_ADC_IRQHandler+0x190>
 80022d8:	693b      	ldr	r3, [r7, #16]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d054      	beq.n	8002388 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e2:	f003 0310 	and.w	r3, r3, #16
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d105      	bne.n	80022f6 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ee:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	689b      	ldr	r3, [r3, #8]
 80022fc:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002300:	2b00      	cmp	r3, #0
 8002302:	d139      	bne.n	8002378 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800230a:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800230e:	2b00      	cmp	r3, #0
 8002310:	d006      	beq.n	8002320 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800231c:	2b00      	cmp	r3, #0
 800231e:	d12b      	bne.n	8002378 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800232a:	2b00      	cmp	r3, #0
 800232c:	d124      	bne.n	8002378 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	689b      	ldr	r3, [r3, #8]
 8002334:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002338:	2b00      	cmp	r3, #0
 800233a:	d11d      	bne.n	8002378 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002340:	2b00      	cmp	r3, #0
 8002342:	d119      	bne.n	8002378 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	685a      	ldr	r2, [r3, #4]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002352:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002358:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002364:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002368:	2b00      	cmp	r3, #0
 800236a:	d105      	bne.n	8002378 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002370:	f043 0201 	orr.w	r2, r3, #1
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002378:	6878      	ldr	r0, [r7, #4]
 800237a:	f000 fa8d 	bl	8002898 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f06f 020c 	mvn.w	r2, #12
 8002386:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f003 0301 	and.w	r3, r3, #1
 800238e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002396:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d017      	beq.n	80023ce <HAL_ADC_IRQHandler+0x1d6>
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d014      	beq.n	80023ce <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f003 0301 	and.w	r3, r3, #1
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	d10d      	bne.n	80023ce <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023b6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80023be:	6878      	ldr	r0, [r7, #4]
 80023c0:	f000 f837 	bl	8002432 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f06f 0201 	mvn.w	r2, #1
 80023cc:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	f003 0320 	and.w	r3, r3, #32
 80023d4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80023dc:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d015      	beq.n	8002410 <HAL_ADC_IRQHandler+0x218>
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d012      	beq.n	8002410 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ee:	f043 0202 	orr.w	r2, r3, #2
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f06f 0220 	mvn.w	r2, #32
 80023fe:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8002400:	6878      	ldr	r0, [r7, #4]
 8002402:	f000 f820 	bl	8002446 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f06f 0220 	mvn.w	r2, #32
 800240e:	601a      	str	r2, [r3, #0]
  }
}
 8002410:	bf00      	nop
 8002412:	3718      	adds	r7, #24
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}

08002418 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002426:	4618      	mov	r0, r3
 8002428:	370c      	adds	r7, #12
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr

08002432 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002432:	b480      	push	{r7}
 8002434:	b083      	sub	sp, #12
 8002436:	af00      	add	r7, sp, #0
 8002438:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800243a:	bf00      	nop
 800243c:	370c      	adds	r7, #12
 800243e:	46bd      	mov	sp, r7
 8002440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002444:	4770      	bx	lr

08002446 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002446:	b480      	push	{r7}
 8002448:	b083      	sub	sp, #12
 800244a:	af00      	add	r7, sp, #0
 800244c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800244e:	bf00      	nop
 8002450:	370c      	adds	r7, #12
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
	...

0800245c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800245c:	b480      	push	{r7}
 800245e:	b085      	sub	sp, #20
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
 8002464:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002466:	2300      	movs	r3, #0
 8002468:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002470:	2b01      	cmp	r3, #1
 8002472:	d101      	bne.n	8002478 <HAL_ADC_ConfigChannel+0x1c>
 8002474:	2302      	movs	r3, #2
 8002476:	e105      	b.n	8002684 <HAL_ADC_ConfigChannel+0x228>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2201      	movs	r2, #1
 800247c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	2b09      	cmp	r3, #9
 8002486:	d925      	bls.n	80024d4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	68d9      	ldr	r1, [r3, #12]
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	b29b      	uxth	r3, r3
 8002494:	461a      	mov	r2, r3
 8002496:	4613      	mov	r3, r2
 8002498:	005b      	lsls	r3, r3, #1
 800249a:	4413      	add	r3, r2
 800249c:	3b1e      	subs	r3, #30
 800249e:	2207      	movs	r2, #7
 80024a0:	fa02 f303 	lsl.w	r3, r2, r3
 80024a4:	43da      	mvns	r2, r3
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	400a      	ands	r2, r1
 80024ac:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	68d9      	ldr	r1, [r3, #12]
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	689a      	ldr	r2, [r3, #8]
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	b29b      	uxth	r3, r3
 80024be:	4618      	mov	r0, r3
 80024c0:	4603      	mov	r3, r0
 80024c2:	005b      	lsls	r3, r3, #1
 80024c4:	4403      	add	r3, r0
 80024c6:	3b1e      	subs	r3, #30
 80024c8:	409a      	lsls	r2, r3
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	430a      	orrs	r2, r1
 80024d0:	60da      	str	r2, [r3, #12]
 80024d2:	e022      	b.n	800251a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	6919      	ldr	r1, [r3, #16]
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	b29b      	uxth	r3, r3
 80024e0:	461a      	mov	r2, r3
 80024e2:	4613      	mov	r3, r2
 80024e4:	005b      	lsls	r3, r3, #1
 80024e6:	4413      	add	r3, r2
 80024e8:	2207      	movs	r2, #7
 80024ea:	fa02 f303 	lsl.w	r3, r2, r3
 80024ee:	43da      	mvns	r2, r3
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	400a      	ands	r2, r1
 80024f6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	6919      	ldr	r1, [r3, #16]
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	689a      	ldr	r2, [r3, #8]
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	b29b      	uxth	r3, r3
 8002508:	4618      	mov	r0, r3
 800250a:	4603      	mov	r3, r0
 800250c:	005b      	lsls	r3, r3, #1
 800250e:	4403      	add	r3, r0
 8002510:	409a      	lsls	r2, r3
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	430a      	orrs	r2, r1
 8002518:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	2b06      	cmp	r3, #6
 8002520:	d824      	bhi.n	800256c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	685a      	ldr	r2, [r3, #4]
 800252c:	4613      	mov	r3, r2
 800252e:	009b      	lsls	r3, r3, #2
 8002530:	4413      	add	r3, r2
 8002532:	3b05      	subs	r3, #5
 8002534:	221f      	movs	r2, #31
 8002536:	fa02 f303 	lsl.w	r3, r2, r3
 800253a:	43da      	mvns	r2, r3
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	400a      	ands	r2, r1
 8002542:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	b29b      	uxth	r3, r3
 8002550:	4618      	mov	r0, r3
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	685a      	ldr	r2, [r3, #4]
 8002556:	4613      	mov	r3, r2
 8002558:	009b      	lsls	r3, r3, #2
 800255a:	4413      	add	r3, r2
 800255c:	3b05      	subs	r3, #5
 800255e:	fa00 f203 	lsl.w	r2, r0, r3
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	430a      	orrs	r2, r1
 8002568:	635a      	str	r2, [r3, #52]	@ 0x34
 800256a:	e04c      	b.n	8002606 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	2b0c      	cmp	r3, #12
 8002572:	d824      	bhi.n	80025be <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	685a      	ldr	r2, [r3, #4]
 800257e:	4613      	mov	r3, r2
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	4413      	add	r3, r2
 8002584:	3b23      	subs	r3, #35	@ 0x23
 8002586:	221f      	movs	r2, #31
 8002588:	fa02 f303 	lsl.w	r3, r2, r3
 800258c:	43da      	mvns	r2, r3
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	400a      	ands	r2, r1
 8002594:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	b29b      	uxth	r3, r3
 80025a2:	4618      	mov	r0, r3
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	685a      	ldr	r2, [r3, #4]
 80025a8:	4613      	mov	r3, r2
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	4413      	add	r3, r2
 80025ae:	3b23      	subs	r3, #35	@ 0x23
 80025b0:	fa00 f203 	lsl.w	r2, r0, r3
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	430a      	orrs	r2, r1
 80025ba:	631a      	str	r2, [r3, #48]	@ 0x30
 80025bc:	e023      	b.n	8002606 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	685a      	ldr	r2, [r3, #4]
 80025c8:	4613      	mov	r3, r2
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	4413      	add	r3, r2
 80025ce:	3b41      	subs	r3, #65	@ 0x41
 80025d0:	221f      	movs	r2, #31
 80025d2:	fa02 f303 	lsl.w	r3, r2, r3
 80025d6:	43da      	mvns	r2, r3
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	400a      	ands	r2, r1
 80025de:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	b29b      	uxth	r3, r3
 80025ec:	4618      	mov	r0, r3
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	685a      	ldr	r2, [r3, #4]
 80025f2:	4613      	mov	r3, r2
 80025f4:	009b      	lsls	r3, r3, #2
 80025f6:	4413      	add	r3, r2
 80025f8:	3b41      	subs	r3, #65	@ 0x41
 80025fa:	fa00 f203 	lsl.w	r2, r0, r3
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	430a      	orrs	r2, r1
 8002604:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002606:	4b22      	ldr	r3, [pc, #136]	@ (8002690 <HAL_ADC_ConfigChannel+0x234>)
 8002608:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a21      	ldr	r2, [pc, #132]	@ (8002694 <HAL_ADC_ConfigChannel+0x238>)
 8002610:	4293      	cmp	r3, r2
 8002612:	d109      	bne.n	8002628 <HAL_ADC_ConfigChannel+0x1cc>
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	2b12      	cmp	r3, #18
 800261a:	d105      	bne.n	8002628 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a19      	ldr	r2, [pc, #100]	@ (8002694 <HAL_ADC_ConfigChannel+0x238>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d123      	bne.n	800267a <HAL_ADC_ConfigChannel+0x21e>
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	2b10      	cmp	r3, #16
 8002638:	d003      	beq.n	8002642 <HAL_ADC_ConfigChannel+0x1e6>
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	2b11      	cmp	r3, #17
 8002640:	d11b      	bne.n	800267a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	2b10      	cmp	r3, #16
 8002654:	d111      	bne.n	800267a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002656:	4b10      	ldr	r3, [pc, #64]	@ (8002698 <HAL_ADC_ConfigChannel+0x23c>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a10      	ldr	r2, [pc, #64]	@ (800269c <HAL_ADC_ConfigChannel+0x240>)
 800265c:	fba2 2303 	umull	r2, r3, r2, r3
 8002660:	0c9a      	lsrs	r2, r3, #18
 8002662:	4613      	mov	r3, r2
 8002664:	009b      	lsls	r3, r3, #2
 8002666:	4413      	add	r3, r2
 8002668:	005b      	lsls	r3, r3, #1
 800266a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800266c:	e002      	b.n	8002674 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800266e:	68bb      	ldr	r3, [r7, #8]
 8002670:	3b01      	subs	r3, #1
 8002672:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d1f9      	bne.n	800266e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2200      	movs	r2, #0
 800267e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002682:	2300      	movs	r3, #0
}
 8002684:	4618      	mov	r0, r3
 8002686:	3714      	adds	r7, #20
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr
 8002690:	40012300 	.word	0x40012300
 8002694:	40012000 	.word	0x40012000
 8002698:	20000008 	.word	0x20000008
 800269c:	431bde83 	.word	0x431bde83

080026a0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b085      	sub	sp, #20
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80026a8:	4b79      	ldr	r3, [pc, #484]	@ (8002890 <ADC_Init+0x1f0>)
 80026aa:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	685a      	ldr	r2, [r3, #4]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	431a      	orrs	r2, r3
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	685a      	ldr	r2, [r3, #4]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80026d4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	6859      	ldr	r1, [r3, #4]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	691b      	ldr	r3, [r3, #16]
 80026e0:	021a      	lsls	r2, r3, #8
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	430a      	orrs	r2, r1
 80026e8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	685a      	ldr	r2, [r3, #4]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80026f8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	6859      	ldr	r1, [r3, #4]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	689a      	ldr	r2, [r3, #8]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	430a      	orrs	r2, r1
 800270a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	689a      	ldr	r2, [r3, #8]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800271a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	6899      	ldr	r1, [r3, #8]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	68da      	ldr	r2, [r3, #12]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	430a      	orrs	r2, r1
 800272c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002732:	4a58      	ldr	r2, [pc, #352]	@ (8002894 <ADC_Init+0x1f4>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d022      	beq.n	800277e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	689a      	ldr	r2, [r3, #8]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002746:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	6899      	ldr	r1, [r3, #8]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	430a      	orrs	r2, r1
 8002758:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	689a      	ldr	r2, [r3, #8]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002768:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	6899      	ldr	r1, [r3, #8]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	430a      	orrs	r2, r1
 800277a:	609a      	str	r2, [r3, #8]
 800277c:	e00f      	b.n	800279e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	689a      	ldr	r2, [r3, #8]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800278c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	689a      	ldr	r2, [r3, #8]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800279c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	689a      	ldr	r2, [r3, #8]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f022 0202 	bic.w	r2, r2, #2
 80027ac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	6899      	ldr	r1, [r3, #8]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	7e1b      	ldrb	r3, [r3, #24]
 80027b8:	005a      	lsls	r2, r3, #1
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	430a      	orrs	r2, r1
 80027c0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d01b      	beq.n	8002804 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	685a      	ldr	r2, [r3, #4]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80027da:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	685a      	ldr	r2, [r3, #4]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80027ea:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	6859      	ldr	r1, [r3, #4]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027f6:	3b01      	subs	r3, #1
 80027f8:	035a      	lsls	r2, r3, #13
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	430a      	orrs	r2, r1
 8002800:	605a      	str	r2, [r3, #4]
 8002802:	e007      	b.n	8002814 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	685a      	ldr	r2, [r3, #4]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002812:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002822:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	69db      	ldr	r3, [r3, #28]
 800282e:	3b01      	subs	r3, #1
 8002830:	051a      	lsls	r2, r3, #20
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	430a      	orrs	r2, r1
 8002838:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	689a      	ldr	r2, [r3, #8]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002848:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	6899      	ldr	r1, [r3, #8]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002856:	025a      	lsls	r2, r3, #9
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	430a      	orrs	r2, r1
 800285e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	689a      	ldr	r2, [r3, #8]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800286e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	6899      	ldr	r1, [r3, #8]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	695b      	ldr	r3, [r3, #20]
 800287a:	029a      	lsls	r2, r3, #10
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	430a      	orrs	r2, r1
 8002882:	609a      	str	r2, [r3, #8]
}
 8002884:	bf00      	nop
 8002886:	3714      	adds	r7, #20
 8002888:	46bd      	mov	sp, r7
 800288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288e:	4770      	bx	lr
 8002890:	40012300 	.word	0x40012300
 8002894:	0f000001 	.word	0x0f000001

08002898 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80028a0:	bf00      	nop
 80028a2:	370c      	adds	r7, #12
 80028a4:	46bd      	mov	sp, r7
 80028a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028aa:	4770      	bx	lr

080028ac <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b084      	sub	sp, #16
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d101      	bne.n	80028be <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80028ba:	2301      	movs	r3, #1
 80028bc:	e0ed      	b.n	8002a9a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d102      	bne.n	80028d0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80028ca:	6878      	ldr	r0, [r7, #4]
 80028cc:	f7fd ffcc 	bl	8000868 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f042 0201 	orr.w	r2, r2, #1
 80028de:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80028e0:	f7ff fb38 	bl	8001f54 <HAL_GetTick>
 80028e4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80028e6:	e012      	b.n	800290e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80028e8:	f7ff fb34 	bl	8001f54 <HAL_GetTick>
 80028ec:	4602      	mov	r2, r0
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	1ad3      	subs	r3, r2, r3
 80028f2:	2b0a      	cmp	r3, #10
 80028f4:	d90b      	bls.n	800290e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028fa:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2205      	movs	r2, #5
 8002906:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800290a:	2301      	movs	r3, #1
 800290c:	e0c5      	b.n	8002a9a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	f003 0301 	and.w	r3, r3, #1
 8002918:	2b00      	cmp	r3, #0
 800291a:	d0e5      	beq.n	80028e8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f022 0202 	bic.w	r2, r2, #2
 800292a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800292c:	f7ff fb12 	bl	8001f54 <HAL_GetTick>
 8002930:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002932:	e012      	b.n	800295a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002934:	f7ff fb0e 	bl	8001f54 <HAL_GetTick>
 8002938:	4602      	mov	r2, r0
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	1ad3      	subs	r3, r2, r3
 800293e:	2b0a      	cmp	r3, #10
 8002940:	d90b      	bls.n	800295a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002946:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2205      	movs	r2, #5
 8002952:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e09f      	b.n	8002a9a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	f003 0302 	and.w	r3, r3, #2
 8002964:	2b00      	cmp	r3, #0
 8002966:	d1e5      	bne.n	8002934 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	7e1b      	ldrb	r3, [r3, #24]
 800296c:	2b01      	cmp	r3, #1
 800296e:	d108      	bne.n	8002982 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800297e:	601a      	str	r2, [r3, #0]
 8002980:	e007      	b.n	8002992 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	681a      	ldr	r2, [r3, #0]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002990:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	7e5b      	ldrb	r3, [r3, #25]
 8002996:	2b01      	cmp	r3, #1
 8002998:	d108      	bne.n	80029ac <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80029a8:	601a      	str	r2, [r3, #0]
 80029aa:	e007      	b.n	80029bc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80029ba:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	7e9b      	ldrb	r3, [r3, #26]
 80029c0:	2b01      	cmp	r3, #1
 80029c2:	d108      	bne.n	80029d6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f042 0220 	orr.w	r2, r2, #32
 80029d2:	601a      	str	r2, [r3, #0]
 80029d4:	e007      	b.n	80029e6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f022 0220 	bic.w	r2, r2, #32
 80029e4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	7edb      	ldrb	r3, [r3, #27]
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	d108      	bne.n	8002a00 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f022 0210 	bic.w	r2, r2, #16
 80029fc:	601a      	str	r2, [r3, #0]
 80029fe:	e007      	b.n	8002a10 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f042 0210 	orr.w	r2, r2, #16
 8002a0e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	7f1b      	ldrb	r3, [r3, #28]
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	d108      	bne.n	8002a2a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f042 0208 	orr.w	r2, r2, #8
 8002a26:	601a      	str	r2, [r3, #0]
 8002a28:	e007      	b.n	8002a3a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f022 0208 	bic.w	r2, r2, #8
 8002a38:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	7f5b      	ldrb	r3, [r3, #29]
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d108      	bne.n	8002a54 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	681a      	ldr	r2, [r3, #0]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f042 0204 	orr.w	r2, r2, #4
 8002a50:	601a      	str	r2, [r3, #0]
 8002a52:	e007      	b.n	8002a64 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	681a      	ldr	r2, [r3, #0]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f022 0204 	bic.w	r2, r2, #4
 8002a62:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	689a      	ldr	r2, [r3, #8]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	68db      	ldr	r3, [r3, #12]
 8002a6c:	431a      	orrs	r2, r3
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	691b      	ldr	r3, [r3, #16]
 8002a72:	431a      	orrs	r2, r3
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	695b      	ldr	r3, [r3, #20]
 8002a78:	ea42 0103 	orr.w	r1, r2, r3
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	1e5a      	subs	r2, r3, #1
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	430a      	orrs	r2, r1
 8002a88:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2201      	movs	r2, #1
 8002a94:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002a98:	2300      	movs	r3, #0
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	3710      	adds	r7, #16
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
	...

08002aa4 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b087      	sub	sp, #28
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
 8002aac:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ab4:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 8002ab6:	7dfb      	ldrb	r3, [r7, #23]
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d003      	beq.n	8002ac4 <HAL_CAN_ConfigFilter+0x20>
 8002abc:	7dfb      	ldrb	r3, [r7, #23]
 8002abe:	2b02      	cmp	r3, #2
 8002ac0:	f040 80be 	bne.w	8002c40 <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8002ac4:	4b65      	ldr	r3, [pc, #404]	@ (8002c5c <HAL_CAN_ConfigFilter+0x1b8>)
 8002ac6:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002ace:	f043 0201 	orr.w	r2, r3, #1
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002ad8:	693b      	ldr	r3, [r7, #16]
 8002ada:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002ade:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002ae8:	693b      	ldr	r3, [r7, #16]
 8002aea:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002af2:	021b      	lsls	r3, r3, #8
 8002af4:	431a      	orrs	r2, r3
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	695b      	ldr	r3, [r3, #20]
 8002b00:	f003 031f 	and.w	r3, r3, #31
 8002b04:	2201      	movs	r2, #1
 8002b06:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0a:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002b0c:	693b      	ldr	r3, [r7, #16]
 8002b0e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	43db      	mvns	r3, r3
 8002b16:	401a      	ands	r2, r3
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	69db      	ldr	r3, [r3, #28]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d123      	bne.n	8002b6e <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	43db      	mvns	r3, r3
 8002b30:	401a      	ands	r2, r3
 8002b32:	693b      	ldr	r3, [r7, #16]
 8002b34:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002b44:	683a      	ldr	r2, [r7, #0]
 8002b46:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002b48:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	3248      	adds	r2, #72	@ 0x48
 8002b4e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002b62:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002b64:	6939      	ldr	r1, [r7, #16]
 8002b66:	3348      	adds	r3, #72	@ 0x48
 8002b68:	00db      	lsls	r3, r3, #3
 8002b6a:	440b      	add	r3, r1
 8002b6c:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	69db      	ldr	r3, [r3, #28]
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d122      	bne.n	8002bbc <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	431a      	orrs	r2, r3
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002b92:	683a      	ldr	r2, [r7, #0]
 8002b94:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002b96:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002b98:	693b      	ldr	r3, [r7, #16]
 8002b9a:	3248      	adds	r2, #72	@ 0x48
 8002b9c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	68db      	ldr	r3, [r3, #12]
 8002baa:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002bb0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002bb2:	6939      	ldr	r1, [r7, #16]
 8002bb4:	3348      	adds	r3, #72	@ 0x48
 8002bb6:	00db      	lsls	r3, r3, #3
 8002bb8:	440b      	add	r3, r1
 8002bba:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	699b      	ldr	r3, [r3, #24]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d109      	bne.n	8002bd8 <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	43db      	mvns	r3, r3
 8002bce:	401a      	ands	r2, r3
 8002bd0:	693b      	ldr	r3, [r7, #16]
 8002bd2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8002bd6:	e007      	b.n	8002be8 <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	431a      	orrs	r2, r3
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	691b      	ldr	r3, [r3, #16]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d109      	bne.n	8002c04 <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	43db      	mvns	r3, r3
 8002bfa:	401a      	ands	r2, r3
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8002c02:	e007      	b.n	8002c14 <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002c04:	693b      	ldr	r3, [r7, #16]
 8002c06:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	431a      	orrs	r2, r3
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	6a1b      	ldr	r3, [r3, #32]
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d107      	bne.n	8002c2c <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002c1c:	693b      	ldr	r3, [r7, #16]
 8002c1e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	431a      	orrs	r2, r3
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002c32:	f023 0201 	bic.w	r2, r3, #1
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	e006      	b.n	8002c4e <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c44:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002c4c:	2301      	movs	r3, #1
  }
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	371c      	adds	r7, #28
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr
 8002c5a:	bf00      	nop
 8002c5c:	40006400 	.word	0x40006400

08002c60 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b084      	sub	sp, #16
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	d12e      	bne.n	8002cd2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2202      	movs	r2, #2
 8002c78:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f022 0201 	bic.w	r2, r2, #1
 8002c8a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002c8c:	f7ff f962 	bl	8001f54 <HAL_GetTick>
 8002c90:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002c92:	e012      	b.n	8002cba <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002c94:	f7ff f95e 	bl	8001f54 <HAL_GetTick>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	1ad3      	subs	r3, r2, r3
 8002c9e:	2b0a      	cmp	r3, #10
 8002ca0:	d90b      	bls.n	8002cba <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ca6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2205      	movs	r2, #5
 8002cb2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e012      	b.n	8002ce0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	f003 0301 	and.w	r3, r3, #1
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d1e5      	bne.n	8002c94 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	e006      	b.n	8002ce0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cd6:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
  }
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	3710      	adds	r7, #16
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}

08002ce8 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b089      	sub	sp, #36	@ 0x24
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	60f8      	str	r0, [r7, #12]
 8002cf0:	60b9      	str	r1, [r7, #8]
 8002cf2:	607a      	str	r2, [r7, #4]
 8002cf4:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002cfc:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002d06:	7ffb      	ldrb	r3, [r7, #31]
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d003      	beq.n	8002d14 <HAL_CAN_AddTxMessage+0x2c>
 8002d0c:	7ffb      	ldrb	r3, [r7, #31]
 8002d0e:	2b02      	cmp	r3, #2
 8002d10:	f040 80ad 	bne.w	8002e6e <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002d14:	69bb      	ldr	r3, [r7, #24]
 8002d16:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d10a      	bne.n	8002d34 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002d1e:	69bb      	ldr	r3, [r7, #24]
 8002d20:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d105      	bne.n	8002d34 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002d28:	69bb      	ldr	r3, [r7, #24]
 8002d2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	f000 8095 	beq.w	8002e5e <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002d34:	69bb      	ldr	r3, [r7, #24]
 8002d36:	0e1b      	lsrs	r3, r3, #24
 8002d38:	f003 0303 	and.w	r3, r3, #3
 8002d3c:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002d3e:	2201      	movs	r2, #1
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	409a      	lsls	r2, r3
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d10d      	bne.n	8002d6c <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002d56:	68bb      	ldr	r3, [r7, #8]
 8002d58:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002d5a:	68f9      	ldr	r1, [r7, #12]
 8002d5c:	6809      	ldr	r1, [r1, #0]
 8002d5e:	431a      	orrs	r2, r3
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	3318      	adds	r3, #24
 8002d64:	011b      	lsls	r3, r3, #4
 8002d66:	440b      	add	r3, r1
 8002d68:	601a      	str	r2, [r3, #0]
 8002d6a:	e00f      	b.n	8002d8c <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002d76:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002d7c:	68f9      	ldr	r1, [r7, #12]
 8002d7e:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002d80:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	3318      	adds	r3, #24
 8002d86:	011b      	lsls	r3, r3, #4
 8002d88:	440b      	add	r3, r1
 8002d8a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	6819      	ldr	r1, [r3, #0]
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	691a      	ldr	r2, [r3, #16]
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	3318      	adds	r3, #24
 8002d98:	011b      	lsls	r3, r3, #4
 8002d9a:	440b      	add	r3, r1
 8002d9c:	3304      	adds	r3, #4
 8002d9e:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	7d1b      	ldrb	r3, [r3, #20]
 8002da4:	2b01      	cmp	r3, #1
 8002da6:	d111      	bne.n	8002dcc <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681a      	ldr	r2, [r3, #0]
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	3318      	adds	r3, #24
 8002db0:	011b      	lsls	r3, r3, #4
 8002db2:	4413      	add	r3, r2
 8002db4:	3304      	adds	r3, #4
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	68fa      	ldr	r2, [r7, #12]
 8002dba:	6811      	ldr	r1, [r2, #0]
 8002dbc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	3318      	adds	r3, #24
 8002dc4:	011b      	lsls	r3, r3, #4
 8002dc6:	440b      	add	r3, r1
 8002dc8:	3304      	adds	r3, #4
 8002dca:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	3307      	adds	r3, #7
 8002dd0:	781b      	ldrb	r3, [r3, #0]
 8002dd2:	061a      	lsls	r2, r3, #24
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	3306      	adds	r3, #6
 8002dd8:	781b      	ldrb	r3, [r3, #0]
 8002dda:	041b      	lsls	r3, r3, #16
 8002ddc:	431a      	orrs	r2, r3
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	3305      	adds	r3, #5
 8002de2:	781b      	ldrb	r3, [r3, #0]
 8002de4:	021b      	lsls	r3, r3, #8
 8002de6:	4313      	orrs	r3, r2
 8002de8:	687a      	ldr	r2, [r7, #4]
 8002dea:	3204      	adds	r2, #4
 8002dec:	7812      	ldrb	r2, [r2, #0]
 8002dee:	4610      	mov	r0, r2
 8002df0:	68fa      	ldr	r2, [r7, #12]
 8002df2:	6811      	ldr	r1, [r2, #0]
 8002df4:	ea43 0200 	orr.w	r2, r3, r0
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	011b      	lsls	r3, r3, #4
 8002dfc:	440b      	add	r3, r1
 8002dfe:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8002e02:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	3303      	adds	r3, #3
 8002e08:	781b      	ldrb	r3, [r3, #0]
 8002e0a:	061a      	lsls	r2, r3, #24
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	3302      	adds	r3, #2
 8002e10:	781b      	ldrb	r3, [r3, #0]
 8002e12:	041b      	lsls	r3, r3, #16
 8002e14:	431a      	orrs	r2, r3
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	3301      	adds	r3, #1
 8002e1a:	781b      	ldrb	r3, [r3, #0]
 8002e1c:	021b      	lsls	r3, r3, #8
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	687a      	ldr	r2, [r7, #4]
 8002e22:	7812      	ldrb	r2, [r2, #0]
 8002e24:	4610      	mov	r0, r2
 8002e26:	68fa      	ldr	r2, [r7, #12]
 8002e28:	6811      	ldr	r1, [r2, #0]
 8002e2a:	ea43 0200 	orr.w	r2, r3, r0
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	011b      	lsls	r3, r3, #4
 8002e32:	440b      	add	r3, r1
 8002e34:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002e38:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	697b      	ldr	r3, [r7, #20]
 8002e40:	3318      	adds	r3, #24
 8002e42:	011b      	lsls	r3, r3, #4
 8002e44:	4413      	add	r3, r2
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	68fa      	ldr	r2, [r7, #12]
 8002e4a:	6811      	ldr	r1, [r2, #0]
 8002e4c:	f043 0201 	orr.w	r2, r3, #1
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	3318      	adds	r3, #24
 8002e54:	011b      	lsls	r3, r3, #4
 8002e56:	440b      	add	r3, r1
 8002e58:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	e00e      	b.n	8002e7c <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e62:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e006      	b.n	8002e7c <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e72:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
  }
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	3724      	adds	r7, #36	@ 0x24
 8002e80:	46bd      	mov	sp, r7
 8002e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e86:	4770      	bx	lr

08002e88 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b087      	sub	sp, #28
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	60f8      	str	r0, [r7, #12]
 8002e90:	60b9      	str	r1, [r7, #8]
 8002e92:	607a      	str	r2, [r7, #4]
 8002e94:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e9c:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002e9e:	7dfb      	ldrb	r3, [r7, #23]
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	d003      	beq.n	8002eac <HAL_CAN_GetRxMessage+0x24>
 8002ea4:	7dfb      	ldrb	r3, [r7, #23]
 8002ea6:	2b02      	cmp	r3, #2
 8002ea8:	f040 8103 	bne.w	80030b2 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d10e      	bne.n	8002ed0 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	68db      	ldr	r3, [r3, #12]
 8002eb8:	f003 0303 	and.w	r3, r3, #3
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d116      	bne.n	8002eee <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ec4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e0f7      	b.n	80030c0 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	691b      	ldr	r3, [r3, #16]
 8002ed6:	f003 0303 	and.w	r3, r3, #3
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d107      	bne.n	8002eee <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ee2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	e0e8      	b.n	80030c0 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	331b      	adds	r3, #27
 8002ef6:	011b      	lsls	r3, r3, #4
 8002ef8:	4413      	add	r3, r2
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f003 0204 	and.w	r2, r3, #4
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d10c      	bne.n	8002f26 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	331b      	adds	r3, #27
 8002f14:	011b      	lsls	r3, r3, #4
 8002f16:	4413      	add	r3, r2
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	0d5b      	lsrs	r3, r3, #21
 8002f1c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	601a      	str	r2, [r3, #0]
 8002f24:	e00b      	b.n	8002f3e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	68bb      	ldr	r3, [r7, #8]
 8002f2c:	331b      	adds	r3, #27
 8002f2e:	011b      	lsls	r3, r3, #4
 8002f30:	4413      	add	r3, r2
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	08db      	lsrs	r3, r3, #3
 8002f36:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681a      	ldr	r2, [r3, #0]
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	331b      	adds	r3, #27
 8002f46:	011b      	lsls	r3, r3, #4
 8002f48:	4413      	add	r3, r2
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 0202 	and.w	r2, r3, #2
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681a      	ldr	r2, [r3, #0]
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	331b      	adds	r3, #27
 8002f5c:	011b      	lsls	r3, r3, #4
 8002f5e:	4413      	add	r3, r2
 8002f60:	3304      	adds	r3, #4
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f003 0308 	and.w	r3, r3, #8
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d003      	beq.n	8002f74 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2208      	movs	r2, #8
 8002f70:	611a      	str	r2, [r3, #16]
 8002f72:	e00b      	b.n	8002f8c <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	331b      	adds	r3, #27
 8002f7c:	011b      	lsls	r3, r3, #4
 8002f7e:	4413      	add	r3, r2
 8002f80:	3304      	adds	r3, #4
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 020f 	and.w	r2, r3, #15
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681a      	ldr	r2, [r3, #0]
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	331b      	adds	r3, #27
 8002f94:	011b      	lsls	r3, r3, #4
 8002f96:	4413      	add	r3, r2
 8002f98:	3304      	adds	r3, #4
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	0a1b      	lsrs	r3, r3, #8
 8002f9e:	b2da      	uxtb	r2, r3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	331b      	adds	r3, #27
 8002fac:	011b      	lsls	r3, r3, #4
 8002fae:	4413      	add	r3, r2
 8002fb0:	3304      	adds	r3, #4
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	0c1b      	lsrs	r3, r3, #16
 8002fb6:	b29a      	uxth	r2, r3
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	011b      	lsls	r3, r3, #4
 8002fc4:	4413      	add	r3, r2
 8002fc6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	b2da      	uxtb	r2, r3
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681a      	ldr	r2, [r3, #0]
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	011b      	lsls	r3, r3, #4
 8002fda:	4413      	add	r3, r2
 8002fdc:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	0a1a      	lsrs	r2, r3, #8
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	3301      	adds	r3, #1
 8002fe8:	b2d2      	uxtb	r2, r2
 8002fea:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	011b      	lsls	r3, r3, #4
 8002ff4:	4413      	add	r3, r2
 8002ff6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	0c1a      	lsrs	r2, r3, #16
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	3302      	adds	r3, #2
 8003002:	b2d2      	uxtb	r2, r2
 8003004:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	011b      	lsls	r3, r3, #4
 800300e:	4413      	add	r3, r2
 8003010:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	0e1a      	lsrs	r2, r3, #24
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	3303      	adds	r3, #3
 800301c:	b2d2      	uxtb	r2, r2
 800301e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681a      	ldr	r2, [r3, #0]
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	011b      	lsls	r3, r3, #4
 8003028:	4413      	add	r3, r2
 800302a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	3304      	adds	r3, #4
 8003034:	b2d2      	uxtb	r2, r2
 8003036:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	011b      	lsls	r3, r3, #4
 8003040:	4413      	add	r3, r2
 8003042:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	0a1a      	lsrs	r2, r3, #8
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	3305      	adds	r3, #5
 800304e:	b2d2      	uxtb	r2, r2
 8003050:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	011b      	lsls	r3, r3, #4
 800305a:	4413      	add	r3, r2
 800305c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	0c1a      	lsrs	r2, r3, #16
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	3306      	adds	r3, #6
 8003068:	b2d2      	uxtb	r2, r2
 800306a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	011b      	lsls	r3, r3, #4
 8003074:	4413      	add	r3, r2
 8003076:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	0e1a      	lsrs	r2, r3, #24
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	3307      	adds	r3, #7
 8003082:	b2d2      	uxtb	r2, r2
 8003084:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d108      	bne.n	800309e <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	68da      	ldr	r2, [r3, #12]
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f042 0220 	orr.w	r2, r2, #32
 800309a:	60da      	str	r2, [r3, #12]
 800309c:	e007      	b.n	80030ae <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	691a      	ldr	r2, [r3, #16]
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f042 0220 	orr.w	r2, r2, #32
 80030ac:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80030ae:	2300      	movs	r3, #0
 80030b0:	e006      	b.n	80030c0 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030b6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
  }
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	371c      	adds	r7, #28
 80030c4:	46bd      	mov	sp, r7
 80030c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ca:	4770      	bx	lr

080030cc <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b08a      	sub	sp, #40	@ 0x28
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80030d4:	2300      	movs	r3, #0
 80030d6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	695b      	ldr	r3, [r3, #20]
 80030de:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	689b      	ldr	r3, [r3, #8]
 80030ee:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	691b      	ldr	r3, [r3, #16]
 80030fe:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	699b      	ldr	r3, [r3, #24]
 8003106:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003108:	6a3b      	ldr	r3, [r7, #32]
 800310a:	f003 0301 	and.w	r3, r3, #1
 800310e:	2b00      	cmp	r3, #0
 8003110:	d07c      	beq.n	800320c <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003112:	69bb      	ldr	r3, [r7, #24]
 8003114:	f003 0301 	and.w	r3, r3, #1
 8003118:	2b00      	cmp	r3, #0
 800311a:	d023      	beq.n	8003164 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	2201      	movs	r2, #1
 8003122:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003124:	69bb      	ldr	r3, [r7, #24]
 8003126:	f003 0302 	and.w	r3, r3, #2
 800312a:	2b00      	cmp	r3, #0
 800312c:	d003      	beq.n	8003136 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800312e:	6878      	ldr	r0, [r7, #4]
 8003130:	f000 f983 	bl	800343a <HAL_CAN_TxMailbox0CompleteCallback>
 8003134:	e016      	b.n	8003164 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003136:	69bb      	ldr	r3, [r7, #24]
 8003138:	f003 0304 	and.w	r3, r3, #4
 800313c:	2b00      	cmp	r3, #0
 800313e:	d004      	beq.n	800314a <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003142:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003146:	627b      	str	r3, [r7, #36]	@ 0x24
 8003148:	e00c      	b.n	8003164 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800314a:	69bb      	ldr	r3, [r7, #24]
 800314c:	f003 0308 	and.w	r3, r3, #8
 8003150:	2b00      	cmp	r3, #0
 8003152:	d004      	beq.n	800315e <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003156:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800315a:	627b      	str	r3, [r7, #36]	@ 0x24
 800315c:	e002      	b.n	8003164 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	f000 f989 	bl	8003476 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003164:	69bb      	ldr	r3, [r7, #24]
 8003166:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800316a:	2b00      	cmp	r3, #0
 800316c:	d024      	beq.n	80031b8 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003176:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003178:	69bb      	ldr	r3, [r7, #24]
 800317a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800317e:	2b00      	cmp	r3, #0
 8003180:	d003      	beq.n	800318a <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003182:	6878      	ldr	r0, [r7, #4]
 8003184:	f000 f963 	bl	800344e <HAL_CAN_TxMailbox1CompleteCallback>
 8003188:	e016      	b.n	80031b8 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800318a:	69bb      	ldr	r3, [r7, #24]
 800318c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003190:	2b00      	cmp	r3, #0
 8003192:	d004      	beq.n	800319e <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003196:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800319a:	627b      	str	r3, [r7, #36]	@ 0x24
 800319c:	e00c      	b.n	80031b8 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800319e:	69bb      	ldr	r3, [r7, #24]
 80031a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d004      	beq.n	80031b2 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80031a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80031ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80031b0:	e002      	b.n	80031b8 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80031b2:	6878      	ldr	r0, [r7, #4]
 80031b4:	f000 f969 	bl	800348a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80031b8:	69bb      	ldr	r3, [r7, #24]
 80031ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d024      	beq.n	800320c <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80031ca:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80031cc:	69bb      	ldr	r3, [r7, #24]
 80031ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d003      	beq.n	80031de <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	f000 f943 	bl	8003462 <HAL_CAN_TxMailbox2CompleteCallback>
 80031dc:	e016      	b.n	800320c <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80031de:	69bb      	ldr	r3, [r7, #24]
 80031e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d004      	beq.n	80031f2 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80031e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80031ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80031f0:	e00c      	b.n	800320c <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80031f2:	69bb      	ldr	r3, [r7, #24]
 80031f4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d004      	beq.n	8003206 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80031fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003202:	627b      	str	r3, [r7, #36]	@ 0x24
 8003204:	e002      	b.n	800320c <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f000 f949 	bl	800349e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800320c:	6a3b      	ldr	r3, [r7, #32]
 800320e:	f003 0308 	and.w	r3, r3, #8
 8003212:	2b00      	cmp	r3, #0
 8003214:	d00c      	beq.n	8003230 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	f003 0310 	and.w	r3, r3, #16
 800321c:	2b00      	cmp	r3, #0
 800321e:	d007      	beq.n	8003230 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003222:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003226:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	2210      	movs	r2, #16
 800322e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003230:	6a3b      	ldr	r3, [r7, #32]
 8003232:	f003 0304 	and.w	r3, r3, #4
 8003236:	2b00      	cmp	r3, #0
 8003238:	d00b      	beq.n	8003252 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	f003 0308 	and.w	r3, r3, #8
 8003240:	2b00      	cmp	r3, #0
 8003242:	d006      	beq.n	8003252 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	2208      	movs	r2, #8
 800324a:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800324c:	6878      	ldr	r0, [r7, #4]
 800324e:	f000 f930 	bl	80034b2 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003252:	6a3b      	ldr	r3, [r7, #32]
 8003254:	f003 0302 	and.w	r3, r3, #2
 8003258:	2b00      	cmp	r3, #0
 800325a:	d009      	beq.n	8003270 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	68db      	ldr	r3, [r3, #12]
 8003262:	f003 0303 	and.w	r3, r3, #3
 8003266:	2b00      	cmp	r3, #0
 8003268:	d002      	beq.n	8003270 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800326a:	6878      	ldr	r0, [r7, #4]
 800326c:	f7fd fb6e 	bl	800094c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003270:	6a3b      	ldr	r3, [r7, #32]
 8003272:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003276:	2b00      	cmp	r3, #0
 8003278:	d00c      	beq.n	8003294 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800327a:	693b      	ldr	r3, [r7, #16]
 800327c:	f003 0310 	and.w	r3, r3, #16
 8003280:	2b00      	cmp	r3, #0
 8003282:	d007      	beq.n	8003294 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003286:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800328a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	2210      	movs	r2, #16
 8003292:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003294:	6a3b      	ldr	r3, [r7, #32]
 8003296:	f003 0320 	and.w	r3, r3, #32
 800329a:	2b00      	cmp	r3, #0
 800329c:	d00b      	beq.n	80032b6 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	f003 0308 	and.w	r3, r3, #8
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d006      	beq.n	80032b6 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	2208      	movs	r2, #8
 80032ae:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80032b0:	6878      	ldr	r0, [r7, #4]
 80032b2:	f000 f912 	bl	80034da <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80032b6:	6a3b      	ldr	r3, [r7, #32]
 80032b8:	f003 0310 	and.w	r3, r3, #16
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d009      	beq.n	80032d4 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	691b      	ldr	r3, [r3, #16]
 80032c6:	f003 0303 	and.w	r3, r3, #3
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d002      	beq.n	80032d4 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f000 f8f9 	bl	80034c6 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80032d4:	6a3b      	ldr	r3, [r7, #32]
 80032d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d00b      	beq.n	80032f6 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80032de:	69fb      	ldr	r3, [r7, #28]
 80032e0:	f003 0310 	and.w	r3, r3, #16
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d006      	beq.n	80032f6 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	2210      	movs	r2, #16
 80032ee:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80032f0:	6878      	ldr	r0, [r7, #4]
 80032f2:	f000 f8fc 	bl	80034ee <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80032f6:	6a3b      	ldr	r3, [r7, #32]
 80032f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d00b      	beq.n	8003318 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003300:	69fb      	ldr	r3, [r7, #28]
 8003302:	f003 0308 	and.w	r3, r3, #8
 8003306:	2b00      	cmp	r3, #0
 8003308:	d006      	beq.n	8003318 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	2208      	movs	r2, #8
 8003310:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003312:	6878      	ldr	r0, [r7, #4]
 8003314:	f000 f8f5 	bl	8003502 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003318:	6a3b      	ldr	r3, [r7, #32]
 800331a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800331e:	2b00      	cmp	r3, #0
 8003320:	d07b      	beq.n	800341a <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003322:	69fb      	ldr	r3, [r7, #28]
 8003324:	f003 0304 	and.w	r3, r3, #4
 8003328:	2b00      	cmp	r3, #0
 800332a:	d072      	beq.n	8003412 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800332c:	6a3b      	ldr	r3, [r7, #32]
 800332e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003332:	2b00      	cmp	r3, #0
 8003334:	d008      	beq.n	8003348 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800333c:	2b00      	cmp	r3, #0
 800333e:	d003      	beq.n	8003348 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003342:	f043 0301 	orr.w	r3, r3, #1
 8003346:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003348:	6a3b      	ldr	r3, [r7, #32]
 800334a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800334e:	2b00      	cmp	r3, #0
 8003350:	d008      	beq.n	8003364 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003358:	2b00      	cmp	r3, #0
 800335a:	d003      	beq.n	8003364 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800335c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800335e:	f043 0302 	orr.w	r3, r3, #2
 8003362:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003364:	6a3b      	ldr	r3, [r7, #32]
 8003366:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800336a:	2b00      	cmp	r3, #0
 800336c:	d008      	beq.n	8003380 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003374:	2b00      	cmp	r3, #0
 8003376:	d003      	beq.n	8003380 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800337a:	f043 0304 	orr.w	r3, r3, #4
 800337e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003380:	6a3b      	ldr	r3, [r7, #32]
 8003382:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003386:	2b00      	cmp	r3, #0
 8003388:	d043      	beq.n	8003412 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003390:	2b00      	cmp	r3, #0
 8003392:	d03e      	beq.n	8003412 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800339a:	2b60      	cmp	r3, #96	@ 0x60
 800339c:	d02b      	beq.n	80033f6 <HAL_CAN_IRQHandler+0x32a>
 800339e:	2b60      	cmp	r3, #96	@ 0x60
 80033a0:	d82e      	bhi.n	8003400 <HAL_CAN_IRQHandler+0x334>
 80033a2:	2b50      	cmp	r3, #80	@ 0x50
 80033a4:	d022      	beq.n	80033ec <HAL_CAN_IRQHandler+0x320>
 80033a6:	2b50      	cmp	r3, #80	@ 0x50
 80033a8:	d82a      	bhi.n	8003400 <HAL_CAN_IRQHandler+0x334>
 80033aa:	2b40      	cmp	r3, #64	@ 0x40
 80033ac:	d019      	beq.n	80033e2 <HAL_CAN_IRQHandler+0x316>
 80033ae:	2b40      	cmp	r3, #64	@ 0x40
 80033b0:	d826      	bhi.n	8003400 <HAL_CAN_IRQHandler+0x334>
 80033b2:	2b30      	cmp	r3, #48	@ 0x30
 80033b4:	d010      	beq.n	80033d8 <HAL_CAN_IRQHandler+0x30c>
 80033b6:	2b30      	cmp	r3, #48	@ 0x30
 80033b8:	d822      	bhi.n	8003400 <HAL_CAN_IRQHandler+0x334>
 80033ba:	2b10      	cmp	r3, #16
 80033bc:	d002      	beq.n	80033c4 <HAL_CAN_IRQHandler+0x2f8>
 80033be:	2b20      	cmp	r3, #32
 80033c0:	d005      	beq.n	80033ce <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80033c2:	e01d      	b.n	8003400 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80033c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033c6:	f043 0308 	orr.w	r3, r3, #8
 80033ca:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80033cc:	e019      	b.n	8003402 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80033ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033d0:	f043 0310 	orr.w	r3, r3, #16
 80033d4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80033d6:	e014      	b.n	8003402 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80033d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033da:	f043 0320 	orr.w	r3, r3, #32
 80033de:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80033e0:	e00f      	b.n	8003402 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80033e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80033e8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80033ea:	e00a      	b.n	8003402 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80033ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80033f2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80033f4:	e005      	b.n	8003402 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80033f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033fc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80033fe:	e000      	b.n	8003402 <HAL_CAN_IRQHandler+0x336>
            break;
 8003400:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	699a      	ldr	r2, [r3, #24]
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8003410:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	2204      	movs	r2, #4
 8003418:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800341a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800341c:	2b00      	cmp	r3, #0
 800341e:	d008      	beq.n	8003432 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003426:	431a      	orrs	r2, r3
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800342c:	6878      	ldr	r0, [r7, #4]
 800342e:	f000 f872 	bl	8003516 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003432:	bf00      	nop
 8003434:	3728      	adds	r7, #40	@ 0x28
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}

0800343a <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800343a:	b480      	push	{r7}
 800343c:	b083      	sub	sp, #12
 800343e:	af00      	add	r7, sp, #0
 8003440:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003442:	bf00      	nop
 8003444:	370c      	adds	r7, #12
 8003446:	46bd      	mov	sp, r7
 8003448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344c:	4770      	bx	lr

0800344e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800344e:	b480      	push	{r7}
 8003450:	b083      	sub	sp, #12
 8003452:	af00      	add	r7, sp, #0
 8003454:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003456:	bf00      	nop
 8003458:	370c      	adds	r7, #12
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr

08003462 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003462:	b480      	push	{r7}
 8003464:	b083      	sub	sp, #12
 8003466:	af00      	add	r7, sp, #0
 8003468:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800346a:	bf00      	nop
 800346c:	370c      	adds	r7, #12
 800346e:	46bd      	mov	sp, r7
 8003470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003474:	4770      	bx	lr

08003476 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003476:	b480      	push	{r7}
 8003478:	b083      	sub	sp, #12
 800347a:	af00      	add	r7, sp, #0
 800347c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800347e:	bf00      	nop
 8003480:	370c      	adds	r7, #12
 8003482:	46bd      	mov	sp, r7
 8003484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003488:	4770      	bx	lr

0800348a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800348a:	b480      	push	{r7}
 800348c:	b083      	sub	sp, #12
 800348e:	af00      	add	r7, sp, #0
 8003490:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003492:	bf00      	nop
 8003494:	370c      	adds	r7, #12
 8003496:	46bd      	mov	sp, r7
 8003498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349c:	4770      	bx	lr

0800349e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800349e:	b480      	push	{r7}
 80034a0:	b083      	sub	sp, #12
 80034a2:	af00      	add	r7, sp, #0
 80034a4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80034a6:	bf00      	nop
 80034a8:	370c      	adds	r7, #12
 80034aa:	46bd      	mov	sp, r7
 80034ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b0:	4770      	bx	lr

080034b2 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80034b2:	b480      	push	{r7}
 80034b4:	b083      	sub	sp, #12
 80034b6:	af00      	add	r7, sp, #0
 80034b8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80034ba:	bf00      	nop
 80034bc:	370c      	adds	r7, #12
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr

080034c6 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80034c6:	b480      	push	{r7}
 80034c8:	b083      	sub	sp, #12
 80034ca:	af00      	add	r7, sp, #0
 80034cc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80034ce:	bf00      	nop
 80034d0:	370c      	adds	r7, #12
 80034d2:	46bd      	mov	sp, r7
 80034d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d8:	4770      	bx	lr

080034da <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80034da:	b480      	push	{r7}
 80034dc:	b083      	sub	sp, #12
 80034de:	af00      	add	r7, sp, #0
 80034e0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80034e2:	bf00      	nop
 80034e4:	370c      	adds	r7, #12
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr

080034ee <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80034ee:	b480      	push	{r7}
 80034f0:	b083      	sub	sp, #12
 80034f2:	af00      	add	r7, sp, #0
 80034f4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80034f6:	bf00      	nop
 80034f8:	370c      	adds	r7, #12
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr

08003502 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003502:	b480      	push	{r7}
 8003504:	b083      	sub	sp, #12
 8003506:	af00      	add	r7, sp, #0
 8003508:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800350a:	bf00      	nop
 800350c:	370c      	adds	r7, #12
 800350e:	46bd      	mov	sp, r7
 8003510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003514:	4770      	bx	lr

08003516 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003516:	b480      	push	{r7}
 8003518:	b083      	sub	sp, #12
 800351a:	af00      	add	r7, sp, #0
 800351c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800351e:	bf00      	nop
 8003520:	370c      	adds	r7, #12
 8003522:	46bd      	mov	sp, r7
 8003524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003528:	4770      	bx	lr
	...

0800352c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800352c:	b480      	push	{r7}
 800352e:	b085      	sub	sp, #20
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	f003 0307 	and.w	r3, r3, #7
 800353a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800353c:	4b0c      	ldr	r3, [pc, #48]	@ (8003570 <__NVIC_SetPriorityGrouping+0x44>)
 800353e:	68db      	ldr	r3, [r3, #12]
 8003540:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003542:	68ba      	ldr	r2, [r7, #8]
 8003544:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003548:	4013      	ands	r3, r2
 800354a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003554:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003558:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800355c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800355e:	4a04      	ldr	r2, [pc, #16]	@ (8003570 <__NVIC_SetPriorityGrouping+0x44>)
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	60d3      	str	r3, [r2, #12]
}
 8003564:	bf00      	nop
 8003566:	3714      	adds	r7, #20
 8003568:	46bd      	mov	sp, r7
 800356a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356e:	4770      	bx	lr
 8003570:	e000ed00 	.word	0xe000ed00

08003574 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003574:	b480      	push	{r7}
 8003576:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003578:	4b04      	ldr	r3, [pc, #16]	@ (800358c <__NVIC_GetPriorityGrouping+0x18>)
 800357a:	68db      	ldr	r3, [r3, #12]
 800357c:	0a1b      	lsrs	r3, r3, #8
 800357e:	f003 0307 	and.w	r3, r3, #7
}
 8003582:	4618      	mov	r0, r3
 8003584:	46bd      	mov	sp, r7
 8003586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358a:	4770      	bx	lr
 800358c:	e000ed00 	.word	0xe000ed00

08003590 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003590:	b480      	push	{r7}
 8003592:	b083      	sub	sp, #12
 8003594:	af00      	add	r7, sp, #0
 8003596:	4603      	mov	r3, r0
 8003598:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800359a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	db0b      	blt.n	80035ba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035a2:	79fb      	ldrb	r3, [r7, #7]
 80035a4:	f003 021f 	and.w	r2, r3, #31
 80035a8:	4907      	ldr	r1, [pc, #28]	@ (80035c8 <__NVIC_EnableIRQ+0x38>)
 80035aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035ae:	095b      	lsrs	r3, r3, #5
 80035b0:	2001      	movs	r0, #1
 80035b2:	fa00 f202 	lsl.w	r2, r0, r2
 80035b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80035ba:	bf00      	nop
 80035bc:	370c      	adds	r7, #12
 80035be:	46bd      	mov	sp, r7
 80035c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c4:	4770      	bx	lr
 80035c6:	bf00      	nop
 80035c8:	e000e100 	.word	0xe000e100

080035cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b083      	sub	sp, #12
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	4603      	mov	r3, r0
 80035d4:	6039      	str	r1, [r7, #0]
 80035d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	db0a      	blt.n	80035f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	b2da      	uxtb	r2, r3
 80035e4:	490c      	ldr	r1, [pc, #48]	@ (8003618 <__NVIC_SetPriority+0x4c>)
 80035e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035ea:	0112      	lsls	r2, r2, #4
 80035ec:	b2d2      	uxtb	r2, r2
 80035ee:	440b      	add	r3, r1
 80035f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035f4:	e00a      	b.n	800360c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	b2da      	uxtb	r2, r3
 80035fa:	4908      	ldr	r1, [pc, #32]	@ (800361c <__NVIC_SetPriority+0x50>)
 80035fc:	79fb      	ldrb	r3, [r7, #7]
 80035fe:	f003 030f 	and.w	r3, r3, #15
 8003602:	3b04      	subs	r3, #4
 8003604:	0112      	lsls	r2, r2, #4
 8003606:	b2d2      	uxtb	r2, r2
 8003608:	440b      	add	r3, r1
 800360a:	761a      	strb	r2, [r3, #24]
}
 800360c:	bf00      	nop
 800360e:	370c      	adds	r7, #12
 8003610:	46bd      	mov	sp, r7
 8003612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003616:	4770      	bx	lr
 8003618:	e000e100 	.word	0xe000e100
 800361c:	e000ed00 	.word	0xe000ed00

08003620 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003620:	b480      	push	{r7}
 8003622:	b089      	sub	sp, #36	@ 0x24
 8003624:	af00      	add	r7, sp, #0
 8003626:	60f8      	str	r0, [r7, #12]
 8003628:	60b9      	str	r1, [r7, #8]
 800362a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	f003 0307 	and.w	r3, r3, #7
 8003632:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003634:	69fb      	ldr	r3, [r7, #28]
 8003636:	f1c3 0307 	rsb	r3, r3, #7
 800363a:	2b04      	cmp	r3, #4
 800363c:	bf28      	it	cs
 800363e:	2304      	movcs	r3, #4
 8003640:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003642:	69fb      	ldr	r3, [r7, #28]
 8003644:	3304      	adds	r3, #4
 8003646:	2b06      	cmp	r3, #6
 8003648:	d902      	bls.n	8003650 <NVIC_EncodePriority+0x30>
 800364a:	69fb      	ldr	r3, [r7, #28]
 800364c:	3b03      	subs	r3, #3
 800364e:	e000      	b.n	8003652 <NVIC_EncodePriority+0x32>
 8003650:	2300      	movs	r3, #0
 8003652:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003654:	f04f 32ff 	mov.w	r2, #4294967295
 8003658:	69bb      	ldr	r3, [r7, #24]
 800365a:	fa02 f303 	lsl.w	r3, r2, r3
 800365e:	43da      	mvns	r2, r3
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	401a      	ands	r2, r3
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003668:	f04f 31ff 	mov.w	r1, #4294967295
 800366c:	697b      	ldr	r3, [r7, #20]
 800366e:	fa01 f303 	lsl.w	r3, r1, r3
 8003672:	43d9      	mvns	r1, r3
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003678:	4313      	orrs	r3, r2
         );
}
 800367a:	4618      	mov	r0, r3
 800367c:	3724      	adds	r7, #36	@ 0x24
 800367e:	46bd      	mov	sp, r7
 8003680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003684:	4770      	bx	lr
	...

08003688 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b082      	sub	sp, #8
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	3b01      	subs	r3, #1
 8003694:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003698:	d301      	bcc.n	800369e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800369a:	2301      	movs	r3, #1
 800369c:	e00f      	b.n	80036be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800369e:	4a0a      	ldr	r2, [pc, #40]	@ (80036c8 <SysTick_Config+0x40>)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	3b01      	subs	r3, #1
 80036a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036a6:	210f      	movs	r1, #15
 80036a8:	f04f 30ff 	mov.w	r0, #4294967295
 80036ac:	f7ff ff8e 	bl	80035cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036b0:	4b05      	ldr	r3, [pc, #20]	@ (80036c8 <SysTick_Config+0x40>)
 80036b2:	2200      	movs	r2, #0
 80036b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036b6:	4b04      	ldr	r3, [pc, #16]	@ (80036c8 <SysTick_Config+0x40>)
 80036b8:	2207      	movs	r2, #7
 80036ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80036bc:	2300      	movs	r3, #0
}
 80036be:	4618      	mov	r0, r3
 80036c0:	3708      	adds	r7, #8
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}
 80036c6:	bf00      	nop
 80036c8:	e000e010 	.word	0xe000e010

080036cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b082      	sub	sp, #8
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80036d4:	6878      	ldr	r0, [r7, #4]
 80036d6:	f7ff ff29 	bl	800352c <__NVIC_SetPriorityGrouping>
}
 80036da:	bf00      	nop
 80036dc:	3708      	adds	r7, #8
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}

080036e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80036e2:	b580      	push	{r7, lr}
 80036e4:	b086      	sub	sp, #24
 80036e6:	af00      	add	r7, sp, #0
 80036e8:	4603      	mov	r3, r0
 80036ea:	60b9      	str	r1, [r7, #8]
 80036ec:	607a      	str	r2, [r7, #4]
 80036ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80036f0:	2300      	movs	r3, #0
 80036f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80036f4:	f7ff ff3e 	bl	8003574 <__NVIC_GetPriorityGrouping>
 80036f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036fa:	687a      	ldr	r2, [r7, #4]
 80036fc:	68b9      	ldr	r1, [r7, #8]
 80036fe:	6978      	ldr	r0, [r7, #20]
 8003700:	f7ff ff8e 	bl	8003620 <NVIC_EncodePriority>
 8003704:	4602      	mov	r2, r0
 8003706:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800370a:	4611      	mov	r1, r2
 800370c:	4618      	mov	r0, r3
 800370e:	f7ff ff5d 	bl	80035cc <__NVIC_SetPriority>
}
 8003712:	bf00      	nop
 8003714:	3718      	adds	r7, #24
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}

0800371a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800371a:	b580      	push	{r7, lr}
 800371c:	b082      	sub	sp, #8
 800371e:	af00      	add	r7, sp, #0
 8003720:	4603      	mov	r3, r0
 8003722:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003724:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003728:	4618      	mov	r0, r3
 800372a:	f7ff ff31 	bl	8003590 <__NVIC_EnableIRQ>
}
 800372e:	bf00      	nop
 8003730:	3708      	adds	r7, #8
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}

08003736 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003736:	b580      	push	{r7, lr}
 8003738:	b082      	sub	sp, #8
 800373a:	af00      	add	r7, sp, #0
 800373c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800373e:	6878      	ldr	r0, [r7, #4]
 8003740:	f7ff ffa2 	bl	8003688 <SysTick_Config>
 8003744:	4603      	mov	r3, r0
}
 8003746:	4618      	mov	r0, r3
 8003748:	3708      	adds	r7, #8
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}
	...

08003750 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003750:	b480      	push	{r7}
 8003752:	b089      	sub	sp, #36	@ 0x24
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
 8003758:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800375a:	2300      	movs	r3, #0
 800375c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800375e:	2300      	movs	r3, #0
 8003760:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003762:	2300      	movs	r3, #0
 8003764:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003766:	2300      	movs	r3, #0
 8003768:	61fb      	str	r3, [r7, #28]
 800376a:	e16b      	b.n	8003a44 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800376c:	2201      	movs	r2, #1
 800376e:	69fb      	ldr	r3, [r7, #28]
 8003770:	fa02 f303 	lsl.w	r3, r2, r3
 8003774:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	697a      	ldr	r2, [r7, #20]
 800377c:	4013      	ands	r3, r2
 800377e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003780:	693a      	ldr	r2, [r7, #16]
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	429a      	cmp	r2, r3
 8003786:	f040 815a 	bne.w	8003a3e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	f003 0303 	and.w	r3, r3, #3
 8003792:	2b01      	cmp	r3, #1
 8003794:	d005      	beq.n	80037a2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800379e:	2b02      	cmp	r3, #2
 80037a0:	d130      	bne.n	8003804 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80037a8:	69fb      	ldr	r3, [r7, #28]
 80037aa:	005b      	lsls	r3, r3, #1
 80037ac:	2203      	movs	r2, #3
 80037ae:	fa02 f303 	lsl.w	r3, r2, r3
 80037b2:	43db      	mvns	r3, r3
 80037b4:	69ba      	ldr	r2, [r7, #24]
 80037b6:	4013      	ands	r3, r2
 80037b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	68da      	ldr	r2, [r3, #12]
 80037be:	69fb      	ldr	r3, [r7, #28]
 80037c0:	005b      	lsls	r3, r3, #1
 80037c2:	fa02 f303 	lsl.w	r3, r2, r3
 80037c6:	69ba      	ldr	r2, [r7, #24]
 80037c8:	4313      	orrs	r3, r2
 80037ca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	69ba      	ldr	r2, [r7, #24]
 80037d0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80037d8:	2201      	movs	r2, #1
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	fa02 f303 	lsl.w	r3, r2, r3
 80037e0:	43db      	mvns	r3, r3
 80037e2:	69ba      	ldr	r2, [r7, #24]
 80037e4:	4013      	ands	r3, r2
 80037e6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	091b      	lsrs	r3, r3, #4
 80037ee:	f003 0201 	and.w	r2, r3, #1
 80037f2:	69fb      	ldr	r3, [r7, #28]
 80037f4:	fa02 f303 	lsl.w	r3, r2, r3
 80037f8:	69ba      	ldr	r2, [r7, #24]
 80037fa:	4313      	orrs	r3, r2
 80037fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	69ba      	ldr	r2, [r7, #24]
 8003802:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	f003 0303 	and.w	r3, r3, #3
 800380c:	2b03      	cmp	r3, #3
 800380e:	d017      	beq.n	8003840 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	68db      	ldr	r3, [r3, #12]
 8003814:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003816:	69fb      	ldr	r3, [r7, #28]
 8003818:	005b      	lsls	r3, r3, #1
 800381a:	2203      	movs	r2, #3
 800381c:	fa02 f303 	lsl.w	r3, r2, r3
 8003820:	43db      	mvns	r3, r3
 8003822:	69ba      	ldr	r2, [r7, #24]
 8003824:	4013      	ands	r3, r2
 8003826:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	689a      	ldr	r2, [r3, #8]
 800382c:	69fb      	ldr	r3, [r7, #28]
 800382e:	005b      	lsls	r3, r3, #1
 8003830:	fa02 f303 	lsl.w	r3, r2, r3
 8003834:	69ba      	ldr	r2, [r7, #24]
 8003836:	4313      	orrs	r3, r2
 8003838:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	69ba      	ldr	r2, [r7, #24]
 800383e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	f003 0303 	and.w	r3, r3, #3
 8003848:	2b02      	cmp	r3, #2
 800384a:	d123      	bne.n	8003894 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800384c:	69fb      	ldr	r3, [r7, #28]
 800384e:	08da      	lsrs	r2, r3, #3
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	3208      	adds	r2, #8
 8003854:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003858:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800385a:	69fb      	ldr	r3, [r7, #28]
 800385c:	f003 0307 	and.w	r3, r3, #7
 8003860:	009b      	lsls	r3, r3, #2
 8003862:	220f      	movs	r2, #15
 8003864:	fa02 f303 	lsl.w	r3, r2, r3
 8003868:	43db      	mvns	r3, r3
 800386a:	69ba      	ldr	r2, [r7, #24]
 800386c:	4013      	ands	r3, r2
 800386e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	691a      	ldr	r2, [r3, #16]
 8003874:	69fb      	ldr	r3, [r7, #28]
 8003876:	f003 0307 	and.w	r3, r3, #7
 800387a:	009b      	lsls	r3, r3, #2
 800387c:	fa02 f303 	lsl.w	r3, r2, r3
 8003880:	69ba      	ldr	r2, [r7, #24]
 8003882:	4313      	orrs	r3, r2
 8003884:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003886:	69fb      	ldr	r3, [r7, #28]
 8003888:	08da      	lsrs	r2, r3, #3
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	3208      	adds	r2, #8
 800388e:	69b9      	ldr	r1, [r7, #24]
 8003890:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800389a:	69fb      	ldr	r3, [r7, #28]
 800389c:	005b      	lsls	r3, r3, #1
 800389e:	2203      	movs	r2, #3
 80038a0:	fa02 f303 	lsl.w	r3, r2, r3
 80038a4:	43db      	mvns	r3, r3
 80038a6:	69ba      	ldr	r2, [r7, #24]
 80038a8:	4013      	ands	r3, r2
 80038aa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	f003 0203 	and.w	r2, r3, #3
 80038b4:	69fb      	ldr	r3, [r7, #28]
 80038b6:	005b      	lsls	r3, r3, #1
 80038b8:	fa02 f303 	lsl.w	r3, r2, r3
 80038bc:	69ba      	ldr	r2, [r7, #24]
 80038be:	4313      	orrs	r3, r2
 80038c0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	69ba      	ldr	r2, [r7, #24]
 80038c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	f000 80b4 	beq.w	8003a3e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038d6:	2300      	movs	r3, #0
 80038d8:	60fb      	str	r3, [r7, #12]
 80038da:	4b60      	ldr	r3, [pc, #384]	@ (8003a5c <HAL_GPIO_Init+0x30c>)
 80038dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038de:	4a5f      	ldr	r2, [pc, #380]	@ (8003a5c <HAL_GPIO_Init+0x30c>)
 80038e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80038e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80038e6:	4b5d      	ldr	r3, [pc, #372]	@ (8003a5c <HAL_GPIO_Init+0x30c>)
 80038e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80038ee:	60fb      	str	r3, [r7, #12]
 80038f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80038f2:	4a5b      	ldr	r2, [pc, #364]	@ (8003a60 <HAL_GPIO_Init+0x310>)
 80038f4:	69fb      	ldr	r3, [r7, #28]
 80038f6:	089b      	lsrs	r3, r3, #2
 80038f8:	3302      	adds	r3, #2
 80038fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003900:	69fb      	ldr	r3, [r7, #28]
 8003902:	f003 0303 	and.w	r3, r3, #3
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	220f      	movs	r2, #15
 800390a:	fa02 f303 	lsl.w	r3, r2, r3
 800390e:	43db      	mvns	r3, r3
 8003910:	69ba      	ldr	r2, [r7, #24]
 8003912:	4013      	ands	r3, r2
 8003914:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	4a52      	ldr	r2, [pc, #328]	@ (8003a64 <HAL_GPIO_Init+0x314>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d02b      	beq.n	8003976 <HAL_GPIO_Init+0x226>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	4a51      	ldr	r2, [pc, #324]	@ (8003a68 <HAL_GPIO_Init+0x318>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d025      	beq.n	8003972 <HAL_GPIO_Init+0x222>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	4a50      	ldr	r2, [pc, #320]	@ (8003a6c <HAL_GPIO_Init+0x31c>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d01f      	beq.n	800396e <HAL_GPIO_Init+0x21e>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	4a4f      	ldr	r2, [pc, #316]	@ (8003a70 <HAL_GPIO_Init+0x320>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d019      	beq.n	800396a <HAL_GPIO_Init+0x21a>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	4a4e      	ldr	r2, [pc, #312]	@ (8003a74 <HAL_GPIO_Init+0x324>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d013      	beq.n	8003966 <HAL_GPIO_Init+0x216>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	4a4d      	ldr	r2, [pc, #308]	@ (8003a78 <HAL_GPIO_Init+0x328>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d00d      	beq.n	8003962 <HAL_GPIO_Init+0x212>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	4a4c      	ldr	r2, [pc, #304]	@ (8003a7c <HAL_GPIO_Init+0x32c>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d007      	beq.n	800395e <HAL_GPIO_Init+0x20e>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	4a4b      	ldr	r2, [pc, #300]	@ (8003a80 <HAL_GPIO_Init+0x330>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d101      	bne.n	800395a <HAL_GPIO_Init+0x20a>
 8003956:	2307      	movs	r3, #7
 8003958:	e00e      	b.n	8003978 <HAL_GPIO_Init+0x228>
 800395a:	2308      	movs	r3, #8
 800395c:	e00c      	b.n	8003978 <HAL_GPIO_Init+0x228>
 800395e:	2306      	movs	r3, #6
 8003960:	e00a      	b.n	8003978 <HAL_GPIO_Init+0x228>
 8003962:	2305      	movs	r3, #5
 8003964:	e008      	b.n	8003978 <HAL_GPIO_Init+0x228>
 8003966:	2304      	movs	r3, #4
 8003968:	e006      	b.n	8003978 <HAL_GPIO_Init+0x228>
 800396a:	2303      	movs	r3, #3
 800396c:	e004      	b.n	8003978 <HAL_GPIO_Init+0x228>
 800396e:	2302      	movs	r3, #2
 8003970:	e002      	b.n	8003978 <HAL_GPIO_Init+0x228>
 8003972:	2301      	movs	r3, #1
 8003974:	e000      	b.n	8003978 <HAL_GPIO_Init+0x228>
 8003976:	2300      	movs	r3, #0
 8003978:	69fa      	ldr	r2, [r7, #28]
 800397a:	f002 0203 	and.w	r2, r2, #3
 800397e:	0092      	lsls	r2, r2, #2
 8003980:	4093      	lsls	r3, r2
 8003982:	69ba      	ldr	r2, [r7, #24]
 8003984:	4313      	orrs	r3, r2
 8003986:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003988:	4935      	ldr	r1, [pc, #212]	@ (8003a60 <HAL_GPIO_Init+0x310>)
 800398a:	69fb      	ldr	r3, [r7, #28]
 800398c:	089b      	lsrs	r3, r3, #2
 800398e:	3302      	adds	r3, #2
 8003990:	69ba      	ldr	r2, [r7, #24]
 8003992:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003996:	4b3b      	ldr	r3, [pc, #236]	@ (8003a84 <HAL_GPIO_Init+0x334>)
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	43db      	mvns	r3, r3
 80039a0:	69ba      	ldr	r2, [r7, #24]
 80039a2:	4013      	ands	r3, r2
 80039a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d003      	beq.n	80039ba <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80039b2:	69ba      	ldr	r2, [r7, #24]
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	4313      	orrs	r3, r2
 80039b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80039ba:	4a32      	ldr	r2, [pc, #200]	@ (8003a84 <HAL_GPIO_Init+0x334>)
 80039bc:	69bb      	ldr	r3, [r7, #24]
 80039be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80039c0:	4b30      	ldr	r3, [pc, #192]	@ (8003a84 <HAL_GPIO_Init+0x334>)
 80039c2:	68db      	ldr	r3, [r3, #12]
 80039c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	43db      	mvns	r3, r3
 80039ca:	69ba      	ldr	r2, [r7, #24]
 80039cc:	4013      	ands	r3, r2
 80039ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d003      	beq.n	80039e4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80039dc:	69ba      	ldr	r2, [r7, #24]
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	4313      	orrs	r3, r2
 80039e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80039e4:	4a27      	ldr	r2, [pc, #156]	@ (8003a84 <HAL_GPIO_Init+0x334>)
 80039e6:	69bb      	ldr	r3, [r7, #24]
 80039e8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80039ea:	4b26      	ldr	r3, [pc, #152]	@ (8003a84 <HAL_GPIO_Init+0x334>)
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	43db      	mvns	r3, r3
 80039f4:	69ba      	ldr	r2, [r7, #24]
 80039f6:	4013      	ands	r3, r2
 80039f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d003      	beq.n	8003a0e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003a06:	69ba      	ldr	r2, [r7, #24]
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003a0e:	4a1d      	ldr	r2, [pc, #116]	@ (8003a84 <HAL_GPIO_Init+0x334>)
 8003a10:	69bb      	ldr	r3, [r7, #24]
 8003a12:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a14:	4b1b      	ldr	r3, [pc, #108]	@ (8003a84 <HAL_GPIO_Init+0x334>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	43db      	mvns	r3, r3
 8003a1e:	69ba      	ldr	r2, [r7, #24]
 8003a20:	4013      	ands	r3, r2
 8003a22:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d003      	beq.n	8003a38 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003a30:	69ba      	ldr	r2, [r7, #24]
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	4313      	orrs	r3, r2
 8003a36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003a38:	4a12      	ldr	r2, [pc, #72]	@ (8003a84 <HAL_GPIO_Init+0x334>)
 8003a3a:	69bb      	ldr	r3, [r7, #24]
 8003a3c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a3e:	69fb      	ldr	r3, [r7, #28]
 8003a40:	3301      	adds	r3, #1
 8003a42:	61fb      	str	r3, [r7, #28]
 8003a44:	69fb      	ldr	r3, [r7, #28]
 8003a46:	2b0f      	cmp	r3, #15
 8003a48:	f67f ae90 	bls.w	800376c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003a4c:	bf00      	nop
 8003a4e:	bf00      	nop
 8003a50:	3724      	adds	r7, #36	@ 0x24
 8003a52:	46bd      	mov	sp, r7
 8003a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a58:	4770      	bx	lr
 8003a5a:	bf00      	nop
 8003a5c:	40023800 	.word	0x40023800
 8003a60:	40013800 	.word	0x40013800
 8003a64:	40020000 	.word	0x40020000
 8003a68:	40020400 	.word	0x40020400
 8003a6c:	40020800 	.word	0x40020800
 8003a70:	40020c00 	.word	0x40020c00
 8003a74:	40021000 	.word	0x40021000
 8003a78:	40021400 	.word	0x40021400
 8003a7c:	40021800 	.word	0x40021800
 8003a80:	40021c00 	.word	0x40021c00
 8003a84:	40013c00 	.word	0x40013c00

08003a88 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b085      	sub	sp, #20
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
 8003a90:	460b      	mov	r3, r1
 8003a92:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	691a      	ldr	r2, [r3, #16]
 8003a98:	887b      	ldrh	r3, [r7, #2]
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d002      	beq.n	8003aa6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	73fb      	strb	r3, [r7, #15]
 8003aa4:	e001      	b.n	8003aaa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003aaa:	7bfb      	ldrb	r3, [r7, #15]
}
 8003aac:	4618      	mov	r0, r3
 8003aae:	3714      	adds	r7, #20
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab6:	4770      	bx	lr

08003ab8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b083      	sub	sp, #12
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
 8003ac0:	460b      	mov	r3, r1
 8003ac2:	807b      	strh	r3, [r7, #2]
 8003ac4:	4613      	mov	r3, r2
 8003ac6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ac8:	787b      	ldrb	r3, [r7, #1]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d003      	beq.n	8003ad6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ace:	887a      	ldrh	r2, [r7, #2]
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003ad4:	e003      	b.n	8003ade <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003ad6:	887b      	ldrh	r3, [r7, #2]
 8003ad8:	041a      	lsls	r2, r3, #16
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	619a      	str	r2, [r3, #24]
}
 8003ade:	bf00      	nop
 8003ae0:	370c      	adds	r7, #12
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae8:	4770      	bx	lr
	...

08003aec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b086      	sub	sp, #24
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d101      	bne.n	8003afe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003afa:	2301      	movs	r3, #1
 8003afc:	e267      	b.n	8003fce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f003 0301 	and.w	r3, r3, #1
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d075      	beq.n	8003bf6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003b0a:	4b88      	ldr	r3, [pc, #544]	@ (8003d2c <HAL_RCC_OscConfig+0x240>)
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	f003 030c 	and.w	r3, r3, #12
 8003b12:	2b04      	cmp	r3, #4
 8003b14:	d00c      	beq.n	8003b30 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b16:	4b85      	ldr	r3, [pc, #532]	@ (8003d2c <HAL_RCC_OscConfig+0x240>)
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003b1e:	2b08      	cmp	r3, #8
 8003b20:	d112      	bne.n	8003b48 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b22:	4b82      	ldr	r3, [pc, #520]	@ (8003d2c <HAL_RCC_OscConfig+0x240>)
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b2a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b2e:	d10b      	bne.n	8003b48 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b30:	4b7e      	ldr	r3, [pc, #504]	@ (8003d2c <HAL_RCC_OscConfig+0x240>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d05b      	beq.n	8003bf4 <HAL_RCC_OscConfig+0x108>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d157      	bne.n	8003bf4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e242      	b.n	8003fce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b50:	d106      	bne.n	8003b60 <HAL_RCC_OscConfig+0x74>
 8003b52:	4b76      	ldr	r3, [pc, #472]	@ (8003d2c <HAL_RCC_OscConfig+0x240>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a75      	ldr	r2, [pc, #468]	@ (8003d2c <HAL_RCC_OscConfig+0x240>)
 8003b58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b5c:	6013      	str	r3, [r2, #0]
 8003b5e:	e01d      	b.n	8003b9c <HAL_RCC_OscConfig+0xb0>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b68:	d10c      	bne.n	8003b84 <HAL_RCC_OscConfig+0x98>
 8003b6a:	4b70      	ldr	r3, [pc, #448]	@ (8003d2c <HAL_RCC_OscConfig+0x240>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a6f      	ldr	r2, [pc, #444]	@ (8003d2c <HAL_RCC_OscConfig+0x240>)
 8003b70:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b74:	6013      	str	r3, [r2, #0]
 8003b76:	4b6d      	ldr	r3, [pc, #436]	@ (8003d2c <HAL_RCC_OscConfig+0x240>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a6c      	ldr	r2, [pc, #432]	@ (8003d2c <HAL_RCC_OscConfig+0x240>)
 8003b7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b80:	6013      	str	r3, [r2, #0]
 8003b82:	e00b      	b.n	8003b9c <HAL_RCC_OscConfig+0xb0>
 8003b84:	4b69      	ldr	r3, [pc, #420]	@ (8003d2c <HAL_RCC_OscConfig+0x240>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a68      	ldr	r2, [pc, #416]	@ (8003d2c <HAL_RCC_OscConfig+0x240>)
 8003b8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b8e:	6013      	str	r3, [r2, #0]
 8003b90:	4b66      	ldr	r3, [pc, #408]	@ (8003d2c <HAL_RCC_OscConfig+0x240>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a65      	ldr	r2, [pc, #404]	@ (8003d2c <HAL_RCC_OscConfig+0x240>)
 8003b96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d013      	beq.n	8003bcc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ba4:	f7fe f9d6 	bl	8001f54 <HAL_GetTick>
 8003ba8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003baa:	e008      	b.n	8003bbe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bac:	f7fe f9d2 	bl	8001f54 <HAL_GetTick>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	1ad3      	subs	r3, r2, r3
 8003bb6:	2b64      	cmp	r3, #100	@ 0x64
 8003bb8:	d901      	bls.n	8003bbe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003bba:	2303      	movs	r3, #3
 8003bbc:	e207      	b.n	8003fce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bbe:	4b5b      	ldr	r3, [pc, #364]	@ (8003d2c <HAL_RCC_OscConfig+0x240>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d0f0      	beq.n	8003bac <HAL_RCC_OscConfig+0xc0>
 8003bca:	e014      	b.n	8003bf6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bcc:	f7fe f9c2 	bl	8001f54 <HAL_GetTick>
 8003bd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bd2:	e008      	b.n	8003be6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bd4:	f7fe f9be 	bl	8001f54 <HAL_GetTick>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	1ad3      	subs	r3, r2, r3
 8003bde:	2b64      	cmp	r3, #100	@ 0x64
 8003be0:	d901      	bls.n	8003be6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003be2:	2303      	movs	r3, #3
 8003be4:	e1f3      	b.n	8003fce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003be6:	4b51      	ldr	r3, [pc, #324]	@ (8003d2c <HAL_RCC_OscConfig+0x240>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d1f0      	bne.n	8003bd4 <HAL_RCC_OscConfig+0xe8>
 8003bf2:	e000      	b.n	8003bf6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bf4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 0302 	and.w	r3, r3, #2
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d063      	beq.n	8003cca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003c02:	4b4a      	ldr	r3, [pc, #296]	@ (8003d2c <HAL_RCC_OscConfig+0x240>)
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	f003 030c 	and.w	r3, r3, #12
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d00b      	beq.n	8003c26 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c0e:	4b47      	ldr	r3, [pc, #284]	@ (8003d2c <HAL_RCC_OscConfig+0x240>)
 8003c10:	689b      	ldr	r3, [r3, #8]
 8003c12:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003c16:	2b08      	cmp	r3, #8
 8003c18:	d11c      	bne.n	8003c54 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c1a:	4b44      	ldr	r3, [pc, #272]	@ (8003d2c <HAL_RCC_OscConfig+0x240>)
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d116      	bne.n	8003c54 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c26:	4b41      	ldr	r3, [pc, #260]	@ (8003d2c <HAL_RCC_OscConfig+0x240>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f003 0302 	and.w	r3, r3, #2
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d005      	beq.n	8003c3e <HAL_RCC_OscConfig+0x152>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	68db      	ldr	r3, [r3, #12]
 8003c36:	2b01      	cmp	r3, #1
 8003c38:	d001      	beq.n	8003c3e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e1c7      	b.n	8003fce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c3e:	4b3b      	ldr	r3, [pc, #236]	@ (8003d2c <HAL_RCC_OscConfig+0x240>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	691b      	ldr	r3, [r3, #16]
 8003c4a:	00db      	lsls	r3, r3, #3
 8003c4c:	4937      	ldr	r1, [pc, #220]	@ (8003d2c <HAL_RCC_OscConfig+0x240>)
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c52:	e03a      	b.n	8003cca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	68db      	ldr	r3, [r3, #12]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d020      	beq.n	8003c9e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c5c:	4b34      	ldr	r3, [pc, #208]	@ (8003d30 <HAL_RCC_OscConfig+0x244>)
 8003c5e:	2201      	movs	r2, #1
 8003c60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c62:	f7fe f977 	bl	8001f54 <HAL_GetTick>
 8003c66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c68:	e008      	b.n	8003c7c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c6a:	f7fe f973 	bl	8001f54 <HAL_GetTick>
 8003c6e:	4602      	mov	r2, r0
 8003c70:	693b      	ldr	r3, [r7, #16]
 8003c72:	1ad3      	subs	r3, r2, r3
 8003c74:	2b02      	cmp	r3, #2
 8003c76:	d901      	bls.n	8003c7c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003c78:	2303      	movs	r3, #3
 8003c7a:	e1a8      	b.n	8003fce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c7c:	4b2b      	ldr	r3, [pc, #172]	@ (8003d2c <HAL_RCC_OscConfig+0x240>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f003 0302 	and.w	r3, r3, #2
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d0f0      	beq.n	8003c6a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c88:	4b28      	ldr	r3, [pc, #160]	@ (8003d2c <HAL_RCC_OscConfig+0x240>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	691b      	ldr	r3, [r3, #16]
 8003c94:	00db      	lsls	r3, r3, #3
 8003c96:	4925      	ldr	r1, [pc, #148]	@ (8003d2c <HAL_RCC_OscConfig+0x240>)
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	600b      	str	r3, [r1, #0]
 8003c9c:	e015      	b.n	8003cca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c9e:	4b24      	ldr	r3, [pc, #144]	@ (8003d30 <HAL_RCC_OscConfig+0x244>)
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ca4:	f7fe f956 	bl	8001f54 <HAL_GetTick>
 8003ca8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003caa:	e008      	b.n	8003cbe <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cac:	f7fe f952 	bl	8001f54 <HAL_GetTick>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	1ad3      	subs	r3, r2, r3
 8003cb6:	2b02      	cmp	r3, #2
 8003cb8:	d901      	bls.n	8003cbe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003cba:	2303      	movs	r3, #3
 8003cbc:	e187      	b.n	8003fce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cbe:	4b1b      	ldr	r3, [pc, #108]	@ (8003d2c <HAL_RCC_OscConfig+0x240>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f003 0302 	and.w	r3, r3, #2
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d1f0      	bne.n	8003cac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f003 0308 	and.w	r3, r3, #8
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d036      	beq.n	8003d44 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	695b      	ldr	r3, [r3, #20]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d016      	beq.n	8003d0c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003cde:	4b15      	ldr	r3, [pc, #84]	@ (8003d34 <HAL_RCC_OscConfig+0x248>)
 8003ce0:	2201      	movs	r2, #1
 8003ce2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ce4:	f7fe f936 	bl	8001f54 <HAL_GetTick>
 8003ce8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cea:	e008      	b.n	8003cfe <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cec:	f7fe f932 	bl	8001f54 <HAL_GetTick>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	1ad3      	subs	r3, r2, r3
 8003cf6:	2b02      	cmp	r3, #2
 8003cf8:	d901      	bls.n	8003cfe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	e167      	b.n	8003fce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cfe:	4b0b      	ldr	r3, [pc, #44]	@ (8003d2c <HAL_RCC_OscConfig+0x240>)
 8003d00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d02:	f003 0302 	and.w	r3, r3, #2
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d0f0      	beq.n	8003cec <HAL_RCC_OscConfig+0x200>
 8003d0a:	e01b      	b.n	8003d44 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d0c:	4b09      	ldr	r3, [pc, #36]	@ (8003d34 <HAL_RCC_OscConfig+0x248>)
 8003d0e:	2200      	movs	r2, #0
 8003d10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d12:	f7fe f91f 	bl	8001f54 <HAL_GetTick>
 8003d16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d18:	e00e      	b.n	8003d38 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d1a:	f7fe f91b 	bl	8001f54 <HAL_GetTick>
 8003d1e:	4602      	mov	r2, r0
 8003d20:	693b      	ldr	r3, [r7, #16]
 8003d22:	1ad3      	subs	r3, r2, r3
 8003d24:	2b02      	cmp	r3, #2
 8003d26:	d907      	bls.n	8003d38 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003d28:	2303      	movs	r3, #3
 8003d2a:	e150      	b.n	8003fce <HAL_RCC_OscConfig+0x4e2>
 8003d2c:	40023800 	.word	0x40023800
 8003d30:	42470000 	.word	0x42470000
 8003d34:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d38:	4b88      	ldr	r3, [pc, #544]	@ (8003f5c <HAL_RCC_OscConfig+0x470>)
 8003d3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d3c:	f003 0302 	and.w	r3, r3, #2
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d1ea      	bne.n	8003d1a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f003 0304 	and.w	r3, r3, #4
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	f000 8097 	beq.w	8003e80 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d52:	2300      	movs	r3, #0
 8003d54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d56:	4b81      	ldr	r3, [pc, #516]	@ (8003f5c <HAL_RCC_OscConfig+0x470>)
 8003d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d10f      	bne.n	8003d82 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d62:	2300      	movs	r3, #0
 8003d64:	60bb      	str	r3, [r7, #8]
 8003d66:	4b7d      	ldr	r3, [pc, #500]	@ (8003f5c <HAL_RCC_OscConfig+0x470>)
 8003d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d6a:	4a7c      	ldr	r2, [pc, #496]	@ (8003f5c <HAL_RCC_OscConfig+0x470>)
 8003d6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d70:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d72:	4b7a      	ldr	r3, [pc, #488]	@ (8003f5c <HAL_RCC_OscConfig+0x470>)
 8003d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d7a:	60bb      	str	r3, [r7, #8]
 8003d7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d82:	4b77      	ldr	r3, [pc, #476]	@ (8003f60 <HAL_RCC_OscConfig+0x474>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d118      	bne.n	8003dc0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d8e:	4b74      	ldr	r3, [pc, #464]	@ (8003f60 <HAL_RCC_OscConfig+0x474>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a73      	ldr	r2, [pc, #460]	@ (8003f60 <HAL_RCC_OscConfig+0x474>)
 8003d94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d9a:	f7fe f8db 	bl	8001f54 <HAL_GetTick>
 8003d9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003da0:	e008      	b.n	8003db4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003da2:	f7fe f8d7 	bl	8001f54 <HAL_GetTick>
 8003da6:	4602      	mov	r2, r0
 8003da8:	693b      	ldr	r3, [r7, #16]
 8003daa:	1ad3      	subs	r3, r2, r3
 8003dac:	2b02      	cmp	r3, #2
 8003dae:	d901      	bls.n	8003db4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003db0:	2303      	movs	r3, #3
 8003db2:	e10c      	b.n	8003fce <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003db4:	4b6a      	ldr	r3, [pc, #424]	@ (8003f60 <HAL_RCC_OscConfig+0x474>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d0f0      	beq.n	8003da2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	2b01      	cmp	r3, #1
 8003dc6:	d106      	bne.n	8003dd6 <HAL_RCC_OscConfig+0x2ea>
 8003dc8:	4b64      	ldr	r3, [pc, #400]	@ (8003f5c <HAL_RCC_OscConfig+0x470>)
 8003dca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dcc:	4a63      	ldr	r2, [pc, #396]	@ (8003f5c <HAL_RCC_OscConfig+0x470>)
 8003dce:	f043 0301 	orr.w	r3, r3, #1
 8003dd2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003dd4:	e01c      	b.n	8003e10 <HAL_RCC_OscConfig+0x324>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	2b05      	cmp	r3, #5
 8003ddc:	d10c      	bne.n	8003df8 <HAL_RCC_OscConfig+0x30c>
 8003dde:	4b5f      	ldr	r3, [pc, #380]	@ (8003f5c <HAL_RCC_OscConfig+0x470>)
 8003de0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003de2:	4a5e      	ldr	r2, [pc, #376]	@ (8003f5c <HAL_RCC_OscConfig+0x470>)
 8003de4:	f043 0304 	orr.w	r3, r3, #4
 8003de8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003dea:	4b5c      	ldr	r3, [pc, #368]	@ (8003f5c <HAL_RCC_OscConfig+0x470>)
 8003dec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dee:	4a5b      	ldr	r2, [pc, #364]	@ (8003f5c <HAL_RCC_OscConfig+0x470>)
 8003df0:	f043 0301 	orr.w	r3, r3, #1
 8003df4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003df6:	e00b      	b.n	8003e10 <HAL_RCC_OscConfig+0x324>
 8003df8:	4b58      	ldr	r3, [pc, #352]	@ (8003f5c <HAL_RCC_OscConfig+0x470>)
 8003dfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dfc:	4a57      	ldr	r2, [pc, #348]	@ (8003f5c <HAL_RCC_OscConfig+0x470>)
 8003dfe:	f023 0301 	bic.w	r3, r3, #1
 8003e02:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e04:	4b55      	ldr	r3, [pc, #340]	@ (8003f5c <HAL_RCC_OscConfig+0x470>)
 8003e06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e08:	4a54      	ldr	r2, [pc, #336]	@ (8003f5c <HAL_RCC_OscConfig+0x470>)
 8003e0a:	f023 0304 	bic.w	r3, r3, #4
 8003e0e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	689b      	ldr	r3, [r3, #8]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d015      	beq.n	8003e44 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e18:	f7fe f89c 	bl	8001f54 <HAL_GetTick>
 8003e1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e1e:	e00a      	b.n	8003e36 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e20:	f7fe f898 	bl	8001f54 <HAL_GetTick>
 8003e24:	4602      	mov	r2, r0
 8003e26:	693b      	ldr	r3, [r7, #16]
 8003e28:	1ad3      	subs	r3, r2, r3
 8003e2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d901      	bls.n	8003e36 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003e32:	2303      	movs	r3, #3
 8003e34:	e0cb      	b.n	8003fce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e36:	4b49      	ldr	r3, [pc, #292]	@ (8003f5c <HAL_RCC_OscConfig+0x470>)
 8003e38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e3a:	f003 0302 	and.w	r3, r3, #2
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d0ee      	beq.n	8003e20 <HAL_RCC_OscConfig+0x334>
 8003e42:	e014      	b.n	8003e6e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e44:	f7fe f886 	bl	8001f54 <HAL_GetTick>
 8003e48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e4a:	e00a      	b.n	8003e62 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e4c:	f7fe f882 	bl	8001f54 <HAL_GetTick>
 8003e50:	4602      	mov	r2, r0
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	1ad3      	subs	r3, r2, r3
 8003e56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d901      	bls.n	8003e62 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003e5e:	2303      	movs	r3, #3
 8003e60:	e0b5      	b.n	8003fce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e62:	4b3e      	ldr	r3, [pc, #248]	@ (8003f5c <HAL_RCC_OscConfig+0x470>)
 8003e64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e66:	f003 0302 	and.w	r3, r3, #2
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d1ee      	bne.n	8003e4c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003e6e:	7dfb      	ldrb	r3, [r7, #23]
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	d105      	bne.n	8003e80 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e74:	4b39      	ldr	r3, [pc, #228]	@ (8003f5c <HAL_RCC_OscConfig+0x470>)
 8003e76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e78:	4a38      	ldr	r2, [pc, #224]	@ (8003f5c <HAL_RCC_OscConfig+0x470>)
 8003e7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e7e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	699b      	ldr	r3, [r3, #24]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	f000 80a1 	beq.w	8003fcc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003e8a:	4b34      	ldr	r3, [pc, #208]	@ (8003f5c <HAL_RCC_OscConfig+0x470>)
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	f003 030c 	and.w	r3, r3, #12
 8003e92:	2b08      	cmp	r3, #8
 8003e94:	d05c      	beq.n	8003f50 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	699b      	ldr	r3, [r3, #24]
 8003e9a:	2b02      	cmp	r3, #2
 8003e9c:	d141      	bne.n	8003f22 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e9e:	4b31      	ldr	r3, [pc, #196]	@ (8003f64 <HAL_RCC_OscConfig+0x478>)
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ea4:	f7fe f856 	bl	8001f54 <HAL_GetTick>
 8003ea8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003eaa:	e008      	b.n	8003ebe <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003eac:	f7fe f852 	bl	8001f54 <HAL_GetTick>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	1ad3      	subs	r3, r2, r3
 8003eb6:	2b02      	cmp	r3, #2
 8003eb8:	d901      	bls.n	8003ebe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	e087      	b.n	8003fce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ebe:	4b27      	ldr	r3, [pc, #156]	@ (8003f5c <HAL_RCC_OscConfig+0x470>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d1f0      	bne.n	8003eac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	69da      	ldr	r2, [r3, #28]
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6a1b      	ldr	r3, [r3, #32]
 8003ed2:	431a      	orrs	r2, r3
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed8:	019b      	lsls	r3, r3, #6
 8003eda:	431a      	orrs	r2, r3
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ee0:	085b      	lsrs	r3, r3, #1
 8003ee2:	3b01      	subs	r3, #1
 8003ee4:	041b      	lsls	r3, r3, #16
 8003ee6:	431a      	orrs	r2, r3
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eec:	061b      	lsls	r3, r3, #24
 8003eee:	491b      	ldr	r1, [pc, #108]	@ (8003f5c <HAL_RCC_OscConfig+0x470>)
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ef4:	4b1b      	ldr	r3, [pc, #108]	@ (8003f64 <HAL_RCC_OscConfig+0x478>)
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003efa:	f7fe f82b 	bl	8001f54 <HAL_GetTick>
 8003efe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f00:	e008      	b.n	8003f14 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f02:	f7fe f827 	bl	8001f54 <HAL_GetTick>
 8003f06:	4602      	mov	r2, r0
 8003f08:	693b      	ldr	r3, [r7, #16]
 8003f0a:	1ad3      	subs	r3, r2, r3
 8003f0c:	2b02      	cmp	r3, #2
 8003f0e:	d901      	bls.n	8003f14 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003f10:	2303      	movs	r3, #3
 8003f12:	e05c      	b.n	8003fce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f14:	4b11      	ldr	r3, [pc, #68]	@ (8003f5c <HAL_RCC_OscConfig+0x470>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d0f0      	beq.n	8003f02 <HAL_RCC_OscConfig+0x416>
 8003f20:	e054      	b.n	8003fcc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f22:	4b10      	ldr	r3, [pc, #64]	@ (8003f64 <HAL_RCC_OscConfig+0x478>)
 8003f24:	2200      	movs	r2, #0
 8003f26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f28:	f7fe f814 	bl	8001f54 <HAL_GetTick>
 8003f2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f2e:	e008      	b.n	8003f42 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f30:	f7fe f810 	bl	8001f54 <HAL_GetTick>
 8003f34:	4602      	mov	r2, r0
 8003f36:	693b      	ldr	r3, [r7, #16]
 8003f38:	1ad3      	subs	r3, r2, r3
 8003f3a:	2b02      	cmp	r3, #2
 8003f3c:	d901      	bls.n	8003f42 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003f3e:	2303      	movs	r3, #3
 8003f40:	e045      	b.n	8003fce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f42:	4b06      	ldr	r3, [pc, #24]	@ (8003f5c <HAL_RCC_OscConfig+0x470>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d1f0      	bne.n	8003f30 <HAL_RCC_OscConfig+0x444>
 8003f4e:	e03d      	b.n	8003fcc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	699b      	ldr	r3, [r3, #24]
 8003f54:	2b01      	cmp	r3, #1
 8003f56:	d107      	bne.n	8003f68 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	e038      	b.n	8003fce <HAL_RCC_OscConfig+0x4e2>
 8003f5c:	40023800 	.word	0x40023800
 8003f60:	40007000 	.word	0x40007000
 8003f64:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003f68:	4b1b      	ldr	r3, [pc, #108]	@ (8003fd8 <HAL_RCC_OscConfig+0x4ec>)
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	699b      	ldr	r3, [r3, #24]
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d028      	beq.n	8003fc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f80:	429a      	cmp	r2, r3
 8003f82:	d121      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f8e:	429a      	cmp	r2, r3
 8003f90:	d11a      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f92:	68fa      	ldr	r2, [r7, #12]
 8003f94:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003f98:	4013      	ands	r3, r2
 8003f9a:	687a      	ldr	r2, [r7, #4]
 8003f9c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003f9e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d111      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fae:	085b      	lsrs	r3, r3, #1
 8003fb0:	3b01      	subs	r3, #1
 8003fb2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d107      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fc2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003fc4:	429a      	cmp	r2, r3
 8003fc6:	d001      	beq.n	8003fcc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	e000      	b.n	8003fce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003fcc:	2300      	movs	r3, #0
}
 8003fce:	4618      	mov	r0, r3
 8003fd0:	3718      	adds	r7, #24
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}
 8003fd6:	bf00      	nop
 8003fd8:	40023800 	.word	0x40023800

08003fdc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b084      	sub	sp, #16
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
 8003fe4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d101      	bne.n	8003ff0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fec:	2301      	movs	r3, #1
 8003fee:	e0cc      	b.n	800418a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ff0:	4b68      	ldr	r3, [pc, #416]	@ (8004194 <HAL_RCC_ClockConfig+0x1b8>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f003 0307 	and.w	r3, r3, #7
 8003ff8:	683a      	ldr	r2, [r7, #0]
 8003ffa:	429a      	cmp	r2, r3
 8003ffc:	d90c      	bls.n	8004018 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ffe:	4b65      	ldr	r3, [pc, #404]	@ (8004194 <HAL_RCC_ClockConfig+0x1b8>)
 8004000:	683a      	ldr	r2, [r7, #0]
 8004002:	b2d2      	uxtb	r2, r2
 8004004:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004006:	4b63      	ldr	r3, [pc, #396]	@ (8004194 <HAL_RCC_ClockConfig+0x1b8>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 0307 	and.w	r3, r3, #7
 800400e:	683a      	ldr	r2, [r7, #0]
 8004010:	429a      	cmp	r2, r3
 8004012:	d001      	beq.n	8004018 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004014:	2301      	movs	r3, #1
 8004016:	e0b8      	b.n	800418a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f003 0302 	and.w	r3, r3, #2
 8004020:	2b00      	cmp	r3, #0
 8004022:	d020      	beq.n	8004066 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f003 0304 	and.w	r3, r3, #4
 800402c:	2b00      	cmp	r3, #0
 800402e:	d005      	beq.n	800403c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004030:	4b59      	ldr	r3, [pc, #356]	@ (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	4a58      	ldr	r2, [pc, #352]	@ (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 8004036:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800403a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f003 0308 	and.w	r3, r3, #8
 8004044:	2b00      	cmp	r3, #0
 8004046:	d005      	beq.n	8004054 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004048:	4b53      	ldr	r3, [pc, #332]	@ (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	4a52      	ldr	r2, [pc, #328]	@ (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 800404e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004052:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004054:	4b50      	ldr	r3, [pc, #320]	@ (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 8004056:	689b      	ldr	r3, [r3, #8]
 8004058:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	689b      	ldr	r3, [r3, #8]
 8004060:	494d      	ldr	r1, [pc, #308]	@ (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 8004062:	4313      	orrs	r3, r2
 8004064:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f003 0301 	and.w	r3, r3, #1
 800406e:	2b00      	cmp	r3, #0
 8004070:	d044      	beq.n	80040fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	2b01      	cmp	r3, #1
 8004078:	d107      	bne.n	800408a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800407a:	4b47      	ldr	r3, [pc, #284]	@ (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004082:	2b00      	cmp	r3, #0
 8004084:	d119      	bne.n	80040ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	e07f      	b.n	800418a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	2b02      	cmp	r3, #2
 8004090:	d003      	beq.n	800409a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004096:	2b03      	cmp	r3, #3
 8004098:	d107      	bne.n	80040aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800409a:	4b3f      	ldr	r3, [pc, #252]	@ (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d109      	bne.n	80040ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e06f      	b.n	800418a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040aa:	4b3b      	ldr	r3, [pc, #236]	@ (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 0302 	and.w	r3, r3, #2
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d101      	bne.n	80040ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	e067      	b.n	800418a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80040ba:	4b37      	ldr	r3, [pc, #220]	@ (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 80040bc:	689b      	ldr	r3, [r3, #8]
 80040be:	f023 0203 	bic.w	r2, r3, #3
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	4934      	ldr	r1, [pc, #208]	@ (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 80040c8:	4313      	orrs	r3, r2
 80040ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80040cc:	f7fd ff42 	bl	8001f54 <HAL_GetTick>
 80040d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040d2:	e00a      	b.n	80040ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040d4:	f7fd ff3e 	bl	8001f54 <HAL_GetTick>
 80040d8:	4602      	mov	r2, r0
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	1ad3      	subs	r3, r2, r3
 80040de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d901      	bls.n	80040ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80040e6:	2303      	movs	r3, #3
 80040e8:	e04f      	b.n	800418a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040ea:	4b2b      	ldr	r3, [pc, #172]	@ (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 80040ec:	689b      	ldr	r3, [r3, #8]
 80040ee:	f003 020c 	and.w	r2, r3, #12
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	009b      	lsls	r3, r3, #2
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d1eb      	bne.n	80040d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80040fc:	4b25      	ldr	r3, [pc, #148]	@ (8004194 <HAL_RCC_ClockConfig+0x1b8>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f003 0307 	and.w	r3, r3, #7
 8004104:	683a      	ldr	r2, [r7, #0]
 8004106:	429a      	cmp	r2, r3
 8004108:	d20c      	bcs.n	8004124 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800410a:	4b22      	ldr	r3, [pc, #136]	@ (8004194 <HAL_RCC_ClockConfig+0x1b8>)
 800410c:	683a      	ldr	r2, [r7, #0]
 800410e:	b2d2      	uxtb	r2, r2
 8004110:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004112:	4b20      	ldr	r3, [pc, #128]	@ (8004194 <HAL_RCC_ClockConfig+0x1b8>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f003 0307 	and.w	r3, r3, #7
 800411a:	683a      	ldr	r2, [r7, #0]
 800411c:	429a      	cmp	r2, r3
 800411e:	d001      	beq.n	8004124 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004120:	2301      	movs	r3, #1
 8004122:	e032      	b.n	800418a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f003 0304 	and.w	r3, r3, #4
 800412c:	2b00      	cmp	r3, #0
 800412e:	d008      	beq.n	8004142 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004130:	4b19      	ldr	r3, [pc, #100]	@ (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 8004132:	689b      	ldr	r3, [r3, #8]
 8004134:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	68db      	ldr	r3, [r3, #12]
 800413c:	4916      	ldr	r1, [pc, #88]	@ (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 800413e:	4313      	orrs	r3, r2
 8004140:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f003 0308 	and.w	r3, r3, #8
 800414a:	2b00      	cmp	r3, #0
 800414c:	d009      	beq.n	8004162 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800414e:	4b12      	ldr	r3, [pc, #72]	@ (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	691b      	ldr	r3, [r3, #16]
 800415a:	00db      	lsls	r3, r3, #3
 800415c:	490e      	ldr	r1, [pc, #56]	@ (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 800415e:	4313      	orrs	r3, r2
 8004160:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004162:	f000 f821 	bl	80041a8 <HAL_RCC_GetSysClockFreq>
 8004166:	4602      	mov	r2, r0
 8004168:	4b0b      	ldr	r3, [pc, #44]	@ (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	091b      	lsrs	r3, r3, #4
 800416e:	f003 030f 	and.w	r3, r3, #15
 8004172:	490a      	ldr	r1, [pc, #40]	@ (800419c <HAL_RCC_ClockConfig+0x1c0>)
 8004174:	5ccb      	ldrb	r3, [r1, r3]
 8004176:	fa22 f303 	lsr.w	r3, r2, r3
 800417a:	4a09      	ldr	r2, [pc, #36]	@ (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 800417c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800417e:	4b09      	ldr	r3, [pc, #36]	@ (80041a4 <HAL_RCC_ClockConfig+0x1c8>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4618      	mov	r0, r3
 8004184:	f7fd fea2 	bl	8001ecc <HAL_InitTick>

  return HAL_OK;
 8004188:	2300      	movs	r3, #0
}
 800418a:	4618      	mov	r0, r3
 800418c:	3710      	adds	r7, #16
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}
 8004192:	bf00      	nop
 8004194:	40023c00 	.word	0x40023c00
 8004198:	40023800 	.word	0x40023800
 800419c:	08005b24 	.word	0x08005b24
 80041a0:	20000008 	.word	0x20000008
 80041a4:	2000000c 	.word	0x2000000c

080041a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80041ac:	b094      	sub	sp, #80	@ 0x50
 80041ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80041b0:	2300      	movs	r3, #0
 80041b2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80041b4:	2300      	movs	r3, #0
 80041b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80041b8:	2300      	movs	r3, #0
 80041ba:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80041bc:	2300      	movs	r3, #0
 80041be:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80041c0:	4b79      	ldr	r3, [pc, #484]	@ (80043a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	f003 030c 	and.w	r3, r3, #12
 80041c8:	2b08      	cmp	r3, #8
 80041ca:	d00d      	beq.n	80041e8 <HAL_RCC_GetSysClockFreq+0x40>
 80041cc:	2b08      	cmp	r3, #8
 80041ce:	f200 80e1 	bhi.w	8004394 <HAL_RCC_GetSysClockFreq+0x1ec>
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d002      	beq.n	80041dc <HAL_RCC_GetSysClockFreq+0x34>
 80041d6:	2b04      	cmp	r3, #4
 80041d8:	d003      	beq.n	80041e2 <HAL_RCC_GetSysClockFreq+0x3a>
 80041da:	e0db      	b.n	8004394 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80041dc:	4b73      	ldr	r3, [pc, #460]	@ (80043ac <HAL_RCC_GetSysClockFreq+0x204>)
 80041de:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80041e0:	e0db      	b.n	800439a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80041e2:	4b73      	ldr	r3, [pc, #460]	@ (80043b0 <HAL_RCC_GetSysClockFreq+0x208>)
 80041e4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80041e6:	e0d8      	b.n	800439a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80041e8:	4b6f      	ldr	r3, [pc, #444]	@ (80043a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80041f0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80041f2:	4b6d      	ldr	r3, [pc, #436]	@ (80043a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d063      	beq.n	80042c6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041fe:	4b6a      	ldr	r3, [pc, #424]	@ (80043a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	099b      	lsrs	r3, r3, #6
 8004204:	2200      	movs	r2, #0
 8004206:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004208:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800420a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800420c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004210:	633b      	str	r3, [r7, #48]	@ 0x30
 8004212:	2300      	movs	r3, #0
 8004214:	637b      	str	r3, [r7, #52]	@ 0x34
 8004216:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800421a:	4622      	mov	r2, r4
 800421c:	462b      	mov	r3, r5
 800421e:	f04f 0000 	mov.w	r0, #0
 8004222:	f04f 0100 	mov.w	r1, #0
 8004226:	0159      	lsls	r1, r3, #5
 8004228:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800422c:	0150      	lsls	r0, r2, #5
 800422e:	4602      	mov	r2, r0
 8004230:	460b      	mov	r3, r1
 8004232:	4621      	mov	r1, r4
 8004234:	1a51      	subs	r1, r2, r1
 8004236:	6139      	str	r1, [r7, #16]
 8004238:	4629      	mov	r1, r5
 800423a:	eb63 0301 	sbc.w	r3, r3, r1
 800423e:	617b      	str	r3, [r7, #20]
 8004240:	f04f 0200 	mov.w	r2, #0
 8004244:	f04f 0300 	mov.w	r3, #0
 8004248:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800424c:	4659      	mov	r1, fp
 800424e:	018b      	lsls	r3, r1, #6
 8004250:	4651      	mov	r1, sl
 8004252:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004256:	4651      	mov	r1, sl
 8004258:	018a      	lsls	r2, r1, #6
 800425a:	4651      	mov	r1, sl
 800425c:	ebb2 0801 	subs.w	r8, r2, r1
 8004260:	4659      	mov	r1, fp
 8004262:	eb63 0901 	sbc.w	r9, r3, r1
 8004266:	f04f 0200 	mov.w	r2, #0
 800426a:	f04f 0300 	mov.w	r3, #0
 800426e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004272:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004276:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800427a:	4690      	mov	r8, r2
 800427c:	4699      	mov	r9, r3
 800427e:	4623      	mov	r3, r4
 8004280:	eb18 0303 	adds.w	r3, r8, r3
 8004284:	60bb      	str	r3, [r7, #8]
 8004286:	462b      	mov	r3, r5
 8004288:	eb49 0303 	adc.w	r3, r9, r3
 800428c:	60fb      	str	r3, [r7, #12]
 800428e:	f04f 0200 	mov.w	r2, #0
 8004292:	f04f 0300 	mov.w	r3, #0
 8004296:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800429a:	4629      	mov	r1, r5
 800429c:	024b      	lsls	r3, r1, #9
 800429e:	4621      	mov	r1, r4
 80042a0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80042a4:	4621      	mov	r1, r4
 80042a6:	024a      	lsls	r2, r1, #9
 80042a8:	4610      	mov	r0, r2
 80042aa:	4619      	mov	r1, r3
 80042ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80042ae:	2200      	movs	r2, #0
 80042b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80042b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80042b4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80042b8:	f7fb ff90 	bl	80001dc <__aeabi_uldivmod>
 80042bc:	4602      	mov	r2, r0
 80042be:	460b      	mov	r3, r1
 80042c0:	4613      	mov	r3, r2
 80042c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80042c4:	e058      	b.n	8004378 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042c6:	4b38      	ldr	r3, [pc, #224]	@ (80043a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	099b      	lsrs	r3, r3, #6
 80042cc:	2200      	movs	r2, #0
 80042ce:	4618      	mov	r0, r3
 80042d0:	4611      	mov	r1, r2
 80042d2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80042d6:	623b      	str	r3, [r7, #32]
 80042d8:	2300      	movs	r3, #0
 80042da:	627b      	str	r3, [r7, #36]	@ 0x24
 80042dc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80042e0:	4642      	mov	r2, r8
 80042e2:	464b      	mov	r3, r9
 80042e4:	f04f 0000 	mov.w	r0, #0
 80042e8:	f04f 0100 	mov.w	r1, #0
 80042ec:	0159      	lsls	r1, r3, #5
 80042ee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80042f2:	0150      	lsls	r0, r2, #5
 80042f4:	4602      	mov	r2, r0
 80042f6:	460b      	mov	r3, r1
 80042f8:	4641      	mov	r1, r8
 80042fa:	ebb2 0a01 	subs.w	sl, r2, r1
 80042fe:	4649      	mov	r1, r9
 8004300:	eb63 0b01 	sbc.w	fp, r3, r1
 8004304:	f04f 0200 	mov.w	r2, #0
 8004308:	f04f 0300 	mov.w	r3, #0
 800430c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004310:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004314:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004318:	ebb2 040a 	subs.w	r4, r2, sl
 800431c:	eb63 050b 	sbc.w	r5, r3, fp
 8004320:	f04f 0200 	mov.w	r2, #0
 8004324:	f04f 0300 	mov.w	r3, #0
 8004328:	00eb      	lsls	r3, r5, #3
 800432a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800432e:	00e2      	lsls	r2, r4, #3
 8004330:	4614      	mov	r4, r2
 8004332:	461d      	mov	r5, r3
 8004334:	4643      	mov	r3, r8
 8004336:	18e3      	adds	r3, r4, r3
 8004338:	603b      	str	r3, [r7, #0]
 800433a:	464b      	mov	r3, r9
 800433c:	eb45 0303 	adc.w	r3, r5, r3
 8004340:	607b      	str	r3, [r7, #4]
 8004342:	f04f 0200 	mov.w	r2, #0
 8004346:	f04f 0300 	mov.w	r3, #0
 800434a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800434e:	4629      	mov	r1, r5
 8004350:	028b      	lsls	r3, r1, #10
 8004352:	4621      	mov	r1, r4
 8004354:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004358:	4621      	mov	r1, r4
 800435a:	028a      	lsls	r2, r1, #10
 800435c:	4610      	mov	r0, r2
 800435e:	4619      	mov	r1, r3
 8004360:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004362:	2200      	movs	r2, #0
 8004364:	61bb      	str	r3, [r7, #24]
 8004366:	61fa      	str	r2, [r7, #28]
 8004368:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800436c:	f7fb ff36 	bl	80001dc <__aeabi_uldivmod>
 8004370:	4602      	mov	r2, r0
 8004372:	460b      	mov	r3, r1
 8004374:	4613      	mov	r3, r2
 8004376:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004378:	4b0b      	ldr	r3, [pc, #44]	@ (80043a8 <HAL_RCC_GetSysClockFreq+0x200>)
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	0c1b      	lsrs	r3, r3, #16
 800437e:	f003 0303 	and.w	r3, r3, #3
 8004382:	3301      	adds	r3, #1
 8004384:	005b      	lsls	r3, r3, #1
 8004386:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004388:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800438a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800438c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004390:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004392:	e002      	b.n	800439a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004394:	4b05      	ldr	r3, [pc, #20]	@ (80043ac <HAL_RCC_GetSysClockFreq+0x204>)
 8004396:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004398:	bf00      	nop
    }
  }
  return sysclockfreq;
 800439a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800439c:	4618      	mov	r0, r3
 800439e:	3750      	adds	r7, #80	@ 0x50
 80043a0:	46bd      	mov	sp, r7
 80043a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80043a6:	bf00      	nop
 80043a8:	40023800 	.word	0x40023800
 80043ac:	00f42400 	.word	0x00f42400
 80043b0:	007a1200 	.word	0x007a1200

080043b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b082      	sub	sp, #8
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d101      	bne.n	80043c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	e07b      	b.n	80044be <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d108      	bne.n	80043e0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80043d6:	d009      	beq.n	80043ec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2200      	movs	r2, #0
 80043dc:	61da      	str	r2, [r3, #28]
 80043de:	e005      	b.n	80043ec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2200      	movs	r2, #0
 80043e4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2200      	movs	r2, #0
 80043ea:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2200      	movs	r2, #0
 80043f0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80043f8:	b2db      	uxtb	r3, r3
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d106      	bne.n	800440c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2200      	movs	r2, #0
 8004402:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004406:	6878      	ldr	r0, [r7, #4]
 8004408:	f7fd fc4e 	bl	8001ca8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2202      	movs	r2, #2
 8004410:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	681a      	ldr	r2, [r3, #0]
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004422:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	689b      	ldr	r3, [r3, #8]
 8004430:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004434:	431a      	orrs	r2, r3
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	68db      	ldr	r3, [r3, #12]
 800443a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800443e:	431a      	orrs	r2, r3
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	691b      	ldr	r3, [r3, #16]
 8004444:	f003 0302 	and.w	r3, r3, #2
 8004448:	431a      	orrs	r2, r3
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	695b      	ldr	r3, [r3, #20]
 800444e:	f003 0301 	and.w	r3, r3, #1
 8004452:	431a      	orrs	r2, r3
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	699b      	ldr	r3, [r3, #24]
 8004458:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800445c:	431a      	orrs	r2, r3
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	69db      	ldr	r3, [r3, #28]
 8004462:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004466:	431a      	orrs	r2, r3
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6a1b      	ldr	r3, [r3, #32]
 800446c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004470:	ea42 0103 	orr.w	r1, r2, r3
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004478:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	430a      	orrs	r2, r1
 8004482:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	699b      	ldr	r3, [r3, #24]
 8004488:	0c1b      	lsrs	r3, r3, #16
 800448a:	f003 0104 	and.w	r1, r3, #4
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004492:	f003 0210 	and.w	r2, r3, #16
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	430a      	orrs	r2, r1
 800449c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	69da      	ldr	r2, [r3, #28]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80044ac:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2200      	movs	r2, #0
 80044b2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2201      	movs	r2, #1
 80044b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80044bc:	2300      	movs	r3, #0
}
 80044be:	4618      	mov	r0, r3
 80044c0:	3708      	adds	r7, #8
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bd80      	pop	{r7, pc}

080044c6 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044c6:	b580      	push	{r7, lr}
 80044c8:	b088      	sub	sp, #32
 80044ca:	af00      	add	r7, sp, #0
 80044cc:	60f8      	str	r0, [r7, #12]
 80044ce:	60b9      	str	r1, [r7, #8]
 80044d0:	603b      	str	r3, [r7, #0]
 80044d2:	4613      	mov	r3, r2
 80044d4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80044d6:	f7fd fd3d 	bl	8001f54 <HAL_GetTick>
 80044da:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80044dc:	88fb      	ldrh	r3, [r7, #6]
 80044de:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d001      	beq.n	80044f0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80044ec:	2302      	movs	r3, #2
 80044ee:	e12a      	b.n	8004746 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d002      	beq.n	80044fc <HAL_SPI_Transmit+0x36>
 80044f6:	88fb      	ldrh	r3, [r7, #6]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d101      	bne.n	8004500 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80044fc:	2301      	movs	r3, #1
 80044fe:	e122      	b.n	8004746 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004506:	2b01      	cmp	r3, #1
 8004508:	d101      	bne.n	800450e <HAL_SPI_Transmit+0x48>
 800450a:	2302      	movs	r3, #2
 800450c:	e11b      	b.n	8004746 <HAL_SPI_Transmit+0x280>
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2201      	movs	r2, #1
 8004512:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	2203      	movs	r2, #3
 800451a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	2200      	movs	r2, #0
 8004522:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	68ba      	ldr	r2, [r7, #8]
 8004528:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	88fa      	ldrh	r2, [r7, #6]
 800452e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	88fa      	ldrh	r2, [r7, #6]
 8004534:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	2200      	movs	r2, #0
 800453a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	2200      	movs	r2, #0
 8004540:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	2200      	movs	r2, #0
 8004546:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	2200      	movs	r2, #0
 800454c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2200      	movs	r2, #0
 8004552:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	689b      	ldr	r3, [r3, #8]
 8004558:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800455c:	d10f      	bne.n	800457e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	681a      	ldr	r2, [r3, #0]
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800456c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	681a      	ldr	r2, [r3, #0]
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800457c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004588:	2b40      	cmp	r3, #64	@ 0x40
 800458a:	d007      	beq.n	800459c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	681a      	ldr	r2, [r3, #0]
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800459a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	68db      	ldr	r3, [r3, #12]
 80045a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80045a4:	d152      	bne.n	800464c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d002      	beq.n	80045b4 <HAL_SPI_Transmit+0xee>
 80045ae:	8b7b      	ldrh	r3, [r7, #26]
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d145      	bne.n	8004640 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045b8:	881a      	ldrh	r2, [r3, #0]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045c4:	1c9a      	adds	r2, r3, #2
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80045ce:	b29b      	uxth	r3, r3
 80045d0:	3b01      	subs	r3, #1
 80045d2:	b29a      	uxth	r2, r3
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80045d8:	e032      	b.n	8004640 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	f003 0302 	and.w	r3, r3, #2
 80045e4:	2b02      	cmp	r3, #2
 80045e6:	d112      	bne.n	800460e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045ec:	881a      	ldrh	r2, [r3, #0]
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045f8:	1c9a      	adds	r2, r3, #2
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004602:	b29b      	uxth	r3, r3
 8004604:	3b01      	subs	r3, #1
 8004606:	b29a      	uxth	r2, r3
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800460c:	e018      	b.n	8004640 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800460e:	f7fd fca1 	bl	8001f54 <HAL_GetTick>
 8004612:	4602      	mov	r2, r0
 8004614:	69fb      	ldr	r3, [r7, #28]
 8004616:	1ad3      	subs	r3, r2, r3
 8004618:	683a      	ldr	r2, [r7, #0]
 800461a:	429a      	cmp	r2, r3
 800461c:	d803      	bhi.n	8004626 <HAL_SPI_Transmit+0x160>
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004624:	d102      	bne.n	800462c <HAL_SPI_Transmit+0x166>
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d109      	bne.n	8004640 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	2201      	movs	r2, #1
 8004630:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2200      	movs	r2, #0
 8004638:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800463c:	2303      	movs	r3, #3
 800463e:	e082      	b.n	8004746 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004644:	b29b      	uxth	r3, r3
 8004646:	2b00      	cmp	r3, #0
 8004648:	d1c7      	bne.n	80045da <HAL_SPI_Transmit+0x114>
 800464a:	e053      	b.n	80046f4 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d002      	beq.n	800465a <HAL_SPI_Transmit+0x194>
 8004654:	8b7b      	ldrh	r3, [r7, #26]
 8004656:	2b01      	cmp	r3, #1
 8004658:	d147      	bne.n	80046ea <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	330c      	adds	r3, #12
 8004664:	7812      	ldrb	r2, [r2, #0]
 8004666:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800466c:	1c5a      	adds	r2, r3, #1
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004676:	b29b      	uxth	r3, r3
 8004678:	3b01      	subs	r3, #1
 800467a:	b29a      	uxth	r2, r3
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004680:	e033      	b.n	80046ea <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	f003 0302 	and.w	r3, r3, #2
 800468c:	2b02      	cmp	r3, #2
 800468e:	d113      	bne.n	80046b8 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	330c      	adds	r3, #12
 800469a:	7812      	ldrb	r2, [r2, #0]
 800469c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046a2:	1c5a      	adds	r2, r3, #1
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80046ac:	b29b      	uxth	r3, r3
 80046ae:	3b01      	subs	r3, #1
 80046b0:	b29a      	uxth	r2, r3
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	86da      	strh	r2, [r3, #54]	@ 0x36
 80046b6:	e018      	b.n	80046ea <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80046b8:	f7fd fc4c 	bl	8001f54 <HAL_GetTick>
 80046bc:	4602      	mov	r2, r0
 80046be:	69fb      	ldr	r3, [r7, #28]
 80046c0:	1ad3      	subs	r3, r2, r3
 80046c2:	683a      	ldr	r2, [r7, #0]
 80046c4:	429a      	cmp	r2, r3
 80046c6:	d803      	bhi.n	80046d0 <HAL_SPI_Transmit+0x20a>
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046ce:	d102      	bne.n	80046d6 <HAL_SPI_Transmit+0x210>
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d109      	bne.n	80046ea <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	2201      	movs	r2, #1
 80046da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	2200      	movs	r2, #0
 80046e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80046e6:	2303      	movs	r3, #3
 80046e8:	e02d      	b.n	8004746 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80046ee:	b29b      	uxth	r3, r3
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d1c6      	bne.n	8004682 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80046f4:	69fa      	ldr	r2, [r7, #28]
 80046f6:	6839      	ldr	r1, [r7, #0]
 80046f8:	68f8      	ldr	r0, [r7, #12]
 80046fa:	f000 f8b1 	bl	8004860 <SPI_EndRxTxTransaction>
 80046fe:	4603      	mov	r3, r0
 8004700:	2b00      	cmp	r3, #0
 8004702:	d002      	beq.n	800470a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	2220      	movs	r2, #32
 8004708:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	689b      	ldr	r3, [r3, #8]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d10a      	bne.n	8004728 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004712:	2300      	movs	r3, #0
 8004714:	617b      	str	r3, [r7, #20]
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	68db      	ldr	r3, [r3, #12]
 800471c:	617b      	str	r3, [r7, #20]
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	617b      	str	r3, [r7, #20]
 8004726:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	2201      	movs	r2, #1
 800472c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	2200      	movs	r2, #0
 8004734:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800473c:	2b00      	cmp	r3, #0
 800473e:	d001      	beq.n	8004744 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004740:	2301      	movs	r3, #1
 8004742:	e000      	b.n	8004746 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004744:	2300      	movs	r3, #0
  }
}
 8004746:	4618      	mov	r0, r3
 8004748:	3720      	adds	r7, #32
 800474a:	46bd      	mov	sp, r7
 800474c:	bd80      	pop	{r7, pc}
	...

08004750 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b088      	sub	sp, #32
 8004754:	af00      	add	r7, sp, #0
 8004756:	60f8      	str	r0, [r7, #12]
 8004758:	60b9      	str	r1, [r7, #8]
 800475a:	603b      	str	r3, [r7, #0]
 800475c:	4613      	mov	r3, r2
 800475e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004760:	f7fd fbf8 	bl	8001f54 <HAL_GetTick>
 8004764:	4602      	mov	r2, r0
 8004766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004768:	1a9b      	subs	r3, r3, r2
 800476a:	683a      	ldr	r2, [r7, #0]
 800476c:	4413      	add	r3, r2
 800476e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004770:	f7fd fbf0 	bl	8001f54 <HAL_GetTick>
 8004774:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004776:	4b39      	ldr	r3, [pc, #228]	@ (800485c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	015b      	lsls	r3, r3, #5
 800477c:	0d1b      	lsrs	r3, r3, #20
 800477e:	69fa      	ldr	r2, [r7, #28]
 8004780:	fb02 f303 	mul.w	r3, r2, r3
 8004784:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004786:	e055      	b.n	8004834 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800478e:	d051      	beq.n	8004834 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004790:	f7fd fbe0 	bl	8001f54 <HAL_GetTick>
 8004794:	4602      	mov	r2, r0
 8004796:	69bb      	ldr	r3, [r7, #24]
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	69fa      	ldr	r2, [r7, #28]
 800479c:	429a      	cmp	r2, r3
 800479e:	d902      	bls.n	80047a6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80047a0:	69fb      	ldr	r3, [r7, #28]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d13d      	bne.n	8004822 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	685a      	ldr	r2, [r3, #4]
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80047b4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80047be:	d111      	bne.n	80047e4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	689b      	ldr	r3, [r3, #8]
 80047c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047c8:	d004      	beq.n	80047d4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047d2:	d107      	bne.n	80047e4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	681a      	ldr	r2, [r3, #0]
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80047e2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047ec:	d10f      	bne.n	800480e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80047fc:	601a      	str	r2, [r3, #0]
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800480c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2201      	movs	r2, #1
 8004812:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2200      	movs	r2, #0
 800481a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800481e:	2303      	movs	r3, #3
 8004820:	e018      	b.n	8004854 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d102      	bne.n	800482e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004828:	2300      	movs	r3, #0
 800482a:	61fb      	str	r3, [r7, #28]
 800482c:	e002      	b.n	8004834 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800482e:	697b      	ldr	r3, [r7, #20]
 8004830:	3b01      	subs	r3, #1
 8004832:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	689a      	ldr	r2, [r3, #8]
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	4013      	ands	r3, r2
 800483e:	68ba      	ldr	r2, [r7, #8]
 8004840:	429a      	cmp	r2, r3
 8004842:	bf0c      	ite	eq
 8004844:	2301      	moveq	r3, #1
 8004846:	2300      	movne	r3, #0
 8004848:	b2db      	uxtb	r3, r3
 800484a:	461a      	mov	r2, r3
 800484c:	79fb      	ldrb	r3, [r7, #7]
 800484e:	429a      	cmp	r2, r3
 8004850:	d19a      	bne.n	8004788 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004852:	2300      	movs	r3, #0
}
 8004854:	4618      	mov	r0, r3
 8004856:	3720      	adds	r7, #32
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}
 800485c:	20000008 	.word	0x20000008

08004860 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b088      	sub	sp, #32
 8004864:	af02      	add	r7, sp, #8
 8004866:	60f8      	str	r0, [r7, #12]
 8004868:	60b9      	str	r1, [r7, #8]
 800486a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	9300      	str	r3, [sp, #0]
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	2201      	movs	r2, #1
 8004874:	2102      	movs	r1, #2
 8004876:	68f8      	ldr	r0, [r7, #12]
 8004878:	f7ff ff6a 	bl	8004750 <SPI_WaitFlagStateUntilTimeout>
 800487c:	4603      	mov	r3, r0
 800487e:	2b00      	cmp	r3, #0
 8004880:	d007      	beq.n	8004892 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004886:	f043 0220 	orr.w	r2, r3, #32
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800488e:	2303      	movs	r3, #3
 8004890:	e032      	b.n	80048f8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004892:	4b1b      	ldr	r3, [pc, #108]	@ (8004900 <SPI_EndRxTxTransaction+0xa0>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4a1b      	ldr	r2, [pc, #108]	@ (8004904 <SPI_EndRxTxTransaction+0xa4>)
 8004898:	fba2 2303 	umull	r2, r3, r2, r3
 800489c:	0d5b      	lsrs	r3, r3, #21
 800489e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80048a2:	fb02 f303 	mul.w	r3, r2, r3
 80048a6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80048b0:	d112      	bne.n	80048d8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	9300      	str	r3, [sp, #0]
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	2200      	movs	r2, #0
 80048ba:	2180      	movs	r1, #128	@ 0x80
 80048bc:	68f8      	ldr	r0, [r7, #12]
 80048be:	f7ff ff47 	bl	8004750 <SPI_WaitFlagStateUntilTimeout>
 80048c2:	4603      	mov	r3, r0
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d016      	beq.n	80048f6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048cc:	f043 0220 	orr.w	r2, r3, #32
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80048d4:	2303      	movs	r3, #3
 80048d6:	e00f      	b.n	80048f8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d00a      	beq.n	80048f4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	3b01      	subs	r3, #1
 80048e2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	689b      	ldr	r3, [r3, #8]
 80048ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048ee:	2b80      	cmp	r3, #128	@ 0x80
 80048f0:	d0f2      	beq.n	80048d8 <SPI_EndRxTxTransaction+0x78>
 80048f2:	e000      	b.n	80048f6 <SPI_EndRxTxTransaction+0x96>
        break;
 80048f4:	bf00      	nop
  }

  return HAL_OK;
 80048f6:	2300      	movs	r3, #0
}
 80048f8:	4618      	mov	r0, r3
 80048fa:	3718      	adds	r7, #24
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bd80      	pop	{r7, pc}
 8004900:	20000008 	.word	0x20000008
 8004904:	165e9f81 	.word	0x165e9f81

08004908 <CanRx_Loop>:
函数功能：CAN接收-识别指定设备数据，将数据存储到指定数组中,再进行数据处理
入口参数：无
返回  值：无
**************************************************************************/
void CanRx_Loop(void)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	af00      	add	r7, sp, #0
	if(MyCAN_RxFlag == 1) /*中断接收到CAN数据标志位MyCAN_RxFlag*/
 800490c:	4b7e      	ldr	r3, [pc, #504]	@ (8004b08 <CanRx_Loop+0x200>)
 800490e:	781b      	ldrb	r3, [r3, #0]
 8004910:	2b01      	cmp	r3, #1
 8004912:	f040 80f7 	bne.w	8004b04 <CanRx_Loop+0x1fc>
	{
		MyCAN_RxFlag = 0; /*清除中断接收到CAN数据标志位MyCAN_RxFlag*/
 8004916:	4b7c      	ldr	r3, [pc, #496]	@ (8004b08 <CanRx_Loop+0x200>)
 8004918:	2200      	movs	r2, #0
 800491a:	701a      	strb	r2, [r3, #0]

		switch(RxMsgArray.FilterMatchIndex)		//判断消息邮箱索引
 800491c:	4b7b      	ldr	r3, [pc, #492]	@ (8004b0c <CanRx_Loop+0x204>)
 800491e:	699b      	ldr	r3, [r3, #24]
 8004920:	2b06      	cmp	r3, #6
 8004922:	f200 80ef 	bhi.w	8004b04 <CanRx_Loop+0x1fc>
 8004926:	a201      	add	r2, pc, #4	@ (adr r2, 800492c <CanRx_Loop+0x24>)
 8004928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800492c:	08004949 	.word	0x08004949
 8004930:	08004959 	.word	0x08004959
 8004934:	08004969 	.word	0x08004969
 8004938:	08004979 	.word	0x08004979
 800493c:	08004999 	.word	0x08004999
 8004940:	080049dd 	.word	0x080049dd
 8004944:	08004af3 	.word	0x08004af3
		{
			case 0:			/*disp*/
				memcpy(FifoBuf_Info, RxData, RxMsgArray.DLC);
 8004948:	4b70      	ldr	r3, [pc, #448]	@ (8004b0c <CanRx_Loop+0x204>)
 800494a:	691b      	ldr	r3, [r3, #16]
 800494c:	461a      	mov	r2, r3
 800494e:	4970      	ldr	r1, [pc, #448]	@ (8004b10 <CanRx_Loop+0x208>)
 8004950:	4870      	ldr	r0, [pc, #448]	@ (8004b14 <CanRx_Loop+0x20c>)
 8004952:	f000 fbdf 	bl	8005114 <memcpy>
				break;
 8004956:	e0d5      	b.n	8004b04 <CanRx_Loop+0x1fc>

			case 1:			/*wifi rx*/
				memcpy(FifoBuf_WifiRx, RxData, RxMsgArray.DLC);
 8004958:	4b6c      	ldr	r3, [pc, #432]	@ (8004b0c <CanRx_Loop+0x204>)
 800495a:	691b      	ldr	r3, [r3, #16]
 800495c:	461a      	mov	r2, r3
 800495e:	496c      	ldr	r1, [pc, #432]	@ (8004b10 <CanRx_Loop+0x208>)
 8004960:	486d      	ldr	r0, [pc, #436]	@ (8004b18 <CanRx_Loop+0x210>)
 8004962:	f000 fbd7 	bl	8005114 <memcpy>
				break;
 8004966:	e0cd      	b.n	8004b04 <CanRx_Loop+0x1fc>

			case 2:			/*zigbee rx*/
				memcpy(FifoBuf_ZigbRx, RxData, RxMsgArray.DLC);
 8004968:	4b68      	ldr	r3, [pc, #416]	@ (8004b0c <CanRx_Loop+0x204>)
 800496a:	691b      	ldr	r3, [r3, #16]
 800496c:	461a      	mov	r2, r3
 800496e:	4968      	ldr	r1, [pc, #416]	@ (8004b10 <CanRx_Loop+0x208>)
 8004970:	486a      	ldr	r0, [pc, #424]	@ (8004b1c <CanRx_Loop+0x214>)
 8004972:	f000 fbcf 	bl	8005114 <memcpy>
				break;
 8004976:	e0c5      	b.n	8004b04 <CanRx_Loop+0x1fc>

			case 3:			/*Track*/
				memcpy(FifoBuf_Track, RxData, RxMsgArray.DLC);
 8004978:	4b64      	ldr	r3, [pc, #400]	@ (8004b0c <CanRx_Loop+0x204>)
 800497a:	691b      	ldr	r3, [r3, #16]
 800497c:	461a      	mov	r2, r3
 800497e:	4964      	ldr	r1, [pc, #400]	@ (8004b10 <CanRx_Loop+0x208>)
 8004980:	4867      	ldr	r0, [pc, #412]	@ (8004b20 <CanRx_Loop+0x218>)
 8004982:	f000 fbc7 	bl	8005114 <memcpy>

				x1 = FifoBuf_Track[0];
 8004986:	4b66      	ldr	r3, [pc, #408]	@ (8004b20 <CanRx_Loop+0x218>)
 8004988:	781a      	ldrb	r2, [r3, #0]
 800498a:	4b66      	ldr	r3, [pc, #408]	@ (8004b24 <CanRx_Loop+0x21c>)
 800498c:	701a      	strb	r2, [r3, #0]
				x2 = FifoBuf_Track[1];
 800498e:	4b64      	ldr	r3, [pc, #400]	@ (8004b20 <CanRx_Loop+0x218>)
 8004990:	785a      	ldrb	r2, [r3, #1]
 8004992:	4b65      	ldr	r3, [pc, #404]	@ (8004b28 <CanRx_Loop+0x220>)
 8004994:	701a      	strb	r2, [r3, #0]

				break;
 8004996:	e0b5      	b.n	8004b04 <CanRx_Loop+0x1fc>

			case 4:			/*Navig*/
				memcpy(FifoBuf_Navig, RxData, RxMsgArray.DLC);
 8004998:	4b5c      	ldr	r3, [pc, #368]	@ (8004b0c <CanRx_Loop+0x204>)
 800499a:	691b      	ldr	r3, [r3, #16]
 800499c:	461a      	mov	r2, r3
 800499e:	495c      	ldr	r1, [pc, #368]	@ (8004b10 <CanRx_Loop+0x208>)
 80049a0:	4862      	ldr	r0, [pc, #392]	@ (8004b2c <CanRx_Loop+0x224>)
 80049a2:	f000 fbb7 	bl	8005114 <memcpy>

				Current_Navig = (FifoBuf_Navig[0]<<8)|FifoBuf_Navig[1];	/*高位在前，低位在后*/
 80049a6:	4b61      	ldr	r3, [pc, #388]	@ (8004b2c <CanRx_Loop+0x224>)
 80049a8:	781b      	ldrb	r3, [r3, #0]
 80049aa:	b21b      	sxth	r3, r3
 80049ac:	021b      	lsls	r3, r3, #8
 80049ae:	b21a      	sxth	r2, r3
 80049b0:	4b5e      	ldr	r3, [pc, #376]	@ (8004b2c <CanRx_Loop+0x224>)
 80049b2:	785b      	ldrb	r3, [r3, #1]
 80049b4:	b21b      	sxth	r3, r3
 80049b6:	4313      	orrs	r3, r2
 80049b8:	b21b      	sxth	r3, r3
 80049ba:	b29a      	uxth	r2, r3
 80049bc:	4b5c      	ldr	r3, [pc, #368]	@ (8004b30 <CanRx_Loop+0x228>)
 80049be:	801a      	strh	r2, [r3, #0]
				while(Current_Navig >= 3600){Current_Navig -= 3600;}
 80049c0:	e006      	b.n	80049d0 <CanRx_Loop+0xc8>
 80049c2:	4b5b      	ldr	r3, [pc, #364]	@ (8004b30 <CanRx_Loop+0x228>)
 80049c4:	881b      	ldrh	r3, [r3, #0]
 80049c6:	f5a3 6361 	sub.w	r3, r3, #3600	@ 0xe10
 80049ca:	b29a      	uxth	r2, r3
 80049cc:	4b58      	ldr	r3, [pc, #352]	@ (8004b30 <CanRx_Loop+0x228>)
 80049ce:	801a      	strh	r2, [r3, #0]
 80049d0:	4b57      	ldr	r3, [pc, #348]	@ (8004b30 <CanRx_Loop+0x228>)
 80049d2:	881b      	ldrh	r3, [r3, #0]
 80049d4:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 80049d8:	d2f3      	bcs.n	80049c2 <CanRx_Loop+0xba>

				break;
 80049da:	e093      	b.n	8004b04 <CanRx_Loop+0x1fc>

			case 5:			/*HOST*/
				memcpy(FifoBuf_HOST, RxData, RxMsgArray.DLC);
 80049dc:	4b4b      	ldr	r3, [pc, #300]	@ (8004b0c <CanRx_Loop+0x204>)
 80049de:	691b      	ldr	r3, [r3, #16]
 80049e0:	461a      	mov	r2, r3
 80049e2:	494b      	ldr	r1, [pc, #300]	@ (8004b10 <CanRx_Loop+0x208>)
 80049e4:	4853      	ldr	r0, [pc, #332]	@ (8004b34 <CanRx_Loop+0x22c>)
 80049e6:	f000 fb95 	bl	8005114 <memcpy>
				if(FifoBuf_HOST[0] == 0x02)
 80049ea:	4b52      	ldr	r3, [pc, #328]	@ (8004b34 <CanRx_Loop+0x22c>)
 80049ec:	781b      	ldrb	r3, [r3, #0]
 80049ee:	2b02      	cmp	r3, #2
 80049f0:	d117      	bne.n	8004a22 <CanRx_Loop+0x11a>
				{
					CanHost_Mp  =  (FifoBuf_HOST[2]<<8) | FifoBuf_HOST[1];//a
 80049f2:	4b50      	ldr	r3, [pc, #320]	@ (8004b34 <CanRx_Loop+0x22c>)
 80049f4:	789b      	ldrb	r3, [r3, #2]
 80049f6:	b21b      	sxth	r3, r3
 80049f8:	021b      	lsls	r3, r3, #8
 80049fa:	b21a      	sxth	r2, r3
 80049fc:	4b4d      	ldr	r3, [pc, #308]	@ (8004b34 <CanRx_Loop+0x22c>)
 80049fe:	785b      	ldrb	r3, [r3, #1]
 8004a00:	b21b      	sxth	r3, r3
 8004a02:	4313      	orrs	r3, r2
 8004a04:	b21a      	sxth	r2, r3
 8004a06:	4b4c      	ldr	r3, [pc, #304]	@ (8004b38 <CanRx_Loop+0x230>)
 8004a08:	801a      	strh	r2, [r3, #0]
					CanHost_Mp1 = (FifoBuf_HOST[4]<<8) | FifoBuf_HOST[3];//b
 8004a0a:	4b4a      	ldr	r3, [pc, #296]	@ (8004b34 <CanRx_Loop+0x22c>)
 8004a0c:	791b      	ldrb	r3, [r3, #4]
 8004a0e:	b21b      	sxth	r3, r3
 8004a10:	021b      	lsls	r3, r3, #8
 8004a12:	b21a      	sxth	r2, r3
 8004a14:	4b47      	ldr	r3, [pc, #284]	@ (8004b34 <CanRx_Loop+0x22c>)
 8004a16:	78db      	ldrb	r3, [r3, #3]
 8004a18:	b21b      	sxth	r3, r3
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	b21a      	sxth	r2, r3
 8004a1e:	4b47      	ldr	r3, [pc, #284]	@ (8004b3c <CanRx_Loop+0x234>)
 8004a20:	801a      	strh	r2, [r3, #0]

				}
				if(FifoBuf_HOST[0] == 0x04)
 8004a22:	4b44      	ldr	r3, [pc, #272]	@ (8004b34 <CanRx_Loop+0x22c>)
 8004a24:	781b      	ldrb	r3, [r3, #0]
 8004a26:	2b04      	cmp	r3, #4
 8004a28:	d117      	bne.n	8004a5a <CanRx_Loop+0x152>
				{
					CanHost_Mp2 = (FifoBuf_HOST[2]<<8) | FifoBuf_HOST[1];//c
 8004a2a:	4b42      	ldr	r3, [pc, #264]	@ (8004b34 <CanRx_Loop+0x22c>)
 8004a2c:	789b      	ldrb	r3, [r3, #2]
 8004a2e:	b21b      	sxth	r3, r3
 8004a30:	021b      	lsls	r3, r3, #8
 8004a32:	b21a      	sxth	r2, r3
 8004a34:	4b3f      	ldr	r3, [pc, #252]	@ (8004b34 <CanRx_Loop+0x22c>)
 8004a36:	785b      	ldrb	r3, [r3, #1]
 8004a38:	b21b      	sxth	r3, r3
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	b21a      	sxth	r2, r3
 8004a3e:	4b40      	ldr	r3, [pc, #256]	@ (8004b40 <CanRx_Loop+0x238>)
 8004a40:	801a      	strh	r2, [r3, #0]
					CanHost_Mp3 = (FifoBuf_HOST[4]<<8) | FifoBuf_HOST[3];//d
 8004a42:	4b3c      	ldr	r3, [pc, #240]	@ (8004b34 <CanRx_Loop+0x22c>)
 8004a44:	791b      	ldrb	r3, [r3, #4]
 8004a46:	b21b      	sxth	r3, r3
 8004a48:	021b      	lsls	r3, r3, #8
 8004a4a:	b21a      	sxth	r2, r3
 8004a4c:	4b39      	ldr	r3, [pc, #228]	@ (8004b34 <CanRx_Loop+0x22c>)
 8004a4e:	78db      	ldrb	r3, [r3, #3]
 8004a50:	b21b      	sxth	r3, r3
 8004a52:	4313      	orrs	r3, r2
 8004a54:	b21a      	sxth	r2, r3
 8004a56:	4b3b      	ldr	r3, [pc, #236]	@ (8004b44 <CanRx_Loop+0x23c>)
 8004a58:	801a      	strh	r2, [r3, #0]
				}

				/*陀螺仪数据*/
				if(FifoBuf_HOST[0] == 0x21)
 8004a5a:	4b36      	ldr	r3, [pc, #216]	@ (8004b34 <CanRx_Loop+0x22c>)
 8004a5c:	781b      	ldrb	r3, [r3, #0]
 8004a5e:	2b21      	cmp	r3, #33	@ 0x21
 8004a60:	d114      	bne.n	8004a8c <CanRx_Loop+0x184>
				{
					/*pitch是围绕X轴旋转，也叫做俯仰角*/
					pitch = (float)((FifoBuf_HOST[1] << 24) | (FifoBuf_HOST[2] << 16) | (FifoBuf_HOST[3] << 8) | FifoBuf_HOST[4]);
 8004a62:	4b34      	ldr	r3, [pc, #208]	@ (8004b34 <CanRx_Loop+0x22c>)
 8004a64:	785b      	ldrb	r3, [r3, #1]
 8004a66:	061a      	lsls	r2, r3, #24
 8004a68:	4b32      	ldr	r3, [pc, #200]	@ (8004b34 <CanRx_Loop+0x22c>)
 8004a6a:	789b      	ldrb	r3, [r3, #2]
 8004a6c:	041b      	lsls	r3, r3, #16
 8004a6e:	431a      	orrs	r2, r3
 8004a70:	4b30      	ldr	r3, [pc, #192]	@ (8004b34 <CanRx_Loop+0x22c>)
 8004a72:	78db      	ldrb	r3, [r3, #3]
 8004a74:	021b      	lsls	r3, r3, #8
 8004a76:	4313      	orrs	r3, r2
 8004a78:	4a2e      	ldr	r2, [pc, #184]	@ (8004b34 <CanRx_Loop+0x22c>)
 8004a7a:	7912      	ldrb	r2, [r2, #4]
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	ee07 3a90 	vmov	s15, r3
 8004a82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a86:	4b30      	ldr	r3, [pc, #192]	@ (8004b48 <CanRx_Loop+0x240>)
 8004a88:	edc3 7a00 	vstr	s15, [r3]
				}
				if(FifoBuf_HOST[0] == 0x22)
 8004a8c:	4b29      	ldr	r3, [pc, #164]	@ (8004b34 <CanRx_Loop+0x22c>)
 8004a8e:	781b      	ldrb	r3, [r3, #0]
 8004a90:	2b22      	cmp	r3, #34	@ 0x22
 8004a92:	d114      	bne.n	8004abe <CanRx_Loop+0x1b6>
				{
					/*yaw是围绕Y轴旋转，也叫偏航角*/
					yaw = (float)((FifoBuf_HOST[1] << 24) | (FifoBuf_HOST[2] << 16) | (FifoBuf_HOST[3] << 8) | FifoBuf_HOST[4]);
 8004a94:	4b27      	ldr	r3, [pc, #156]	@ (8004b34 <CanRx_Loop+0x22c>)
 8004a96:	785b      	ldrb	r3, [r3, #1]
 8004a98:	061a      	lsls	r2, r3, #24
 8004a9a:	4b26      	ldr	r3, [pc, #152]	@ (8004b34 <CanRx_Loop+0x22c>)
 8004a9c:	789b      	ldrb	r3, [r3, #2]
 8004a9e:	041b      	lsls	r3, r3, #16
 8004aa0:	431a      	orrs	r2, r3
 8004aa2:	4b24      	ldr	r3, [pc, #144]	@ (8004b34 <CanRx_Loop+0x22c>)
 8004aa4:	78db      	ldrb	r3, [r3, #3]
 8004aa6:	021b      	lsls	r3, r3, #8
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	4a22      	ldr	r2, [pc, #136]	@ (8004b34 <CanRx_Loop+0x22c>)
 8004aac:	7912      	ldrb	r2, [r2, #4]
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	ee07 3a90 	vmov	s15, r3
 8004ab4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ab8:	4b24      	ldr	r3, [pc, #144]	@ (8004b4c <CanRx_Loop+0x244>)
 8004aba:	edc3 7a00 	vstr	s15, [r3]
				}
				if(FifoBuf_HOST[0] == 0x23)
 8004abe:	4b1d      	ldr	r3, [pc, #116]	@ (8004b34 <CanRx_Loop+0x22c>)
 8004ac0:	781b      	ldrb	r3, [r3, #0]
 8004ac2:	2b23      	cmp	r3, #35	@ 0x23
 8004ac4:	d11d      	bne.n	8004b02 <CanRx_Loop+0x1fa>
				{
					/*roll是围绕Z轴旋转，也叫翻滚角*/
					roll = (float)((FifoBuf_HOST[1] << 24) | (FifoBuf_HOST[2] << 16) | (FifoBuf_HOST[3] << 8) | FifoBuf_HOST[4]);
 8004ac6:	4b1b      	ldr	r3, [pc, #108]	@ (8004b34 <CanRx_Loop+0x22c>)
 8004ac8:	785b      	ldrb	r3, [r3, #1]
 8004aca:	061a      	lsls	r2, r3, #24
 8004acc:	4b19      	ldr	r3, [pc, #100]	@ (8004b34 <CanRx_Loop+0x22c>)
 8004ace:	789b      	ldrb	r3, [r3, #2]
 8004ad0:	041b      	lsls	r3, r3, #16
 8004ad2:	431a      	orrs	r2, r3
 8004ad4:	4b17      	ldr	r3, [pc, #92]	@ (8004b34 <CanRx_Loop+0x22c>)
 8004ad6:	78db      	ldrb	r3, [r3, #3]
 8004ad8:	021b      	lsls	r3, r3, #8
 8004ada:	4313      	orrs	r3, r2
 8004adc:	4a15      	ldr	r2, [pc, #84]	@ (8004b34 <CanRx_Loop+0x22c>)
 8004ade:	7912      	ldrb	r2, [r2, #4]
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	ee07 3a90 	vmov	s15, r3
 8004ae6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004aea:	4b19      	ldr	r3, [pc, #100]	@ (8004b50 <CanRx_Loop+0x248>)
 8004aec:	edc3 7a00 	vstr	s15, [r3]
				}

				break;
 8004af0:	e007      	b.n	8004b02 <CanRx_Loop+0x1fa>

			case 6:			/*Anything*/
				memcpy(FifoBuf_Anything, RxData, RxMsgArray.DLC);
 8004af2:	4b06      	ldr	r3, [pc, #24]	@ (8004b0c <CanRx_Loop+0x204>)
 8004af4:	691b      	ldr	r3, [r3, #16]
 8004af6:	461a      	mov	r2, r3
 8004af8:	4905      	ldr	r1, [pc, #20]	@ (8004b10 <CanRx_Loop+0x208>)
 8004afa:	4816      	ldr	r0, [pc, #88]	@ (8004b54 <CanRx_Loop+0x24c>)
 8004afc:	f000 fb0a 	bl	8005114 <memcpy>
				break;
 8004b00:	e000      	b.n	8004b04 <CanRx_Loop+0x1fc>
				break;
 8004b02:	bf00      	nop
		}

	}
}
 8004b04:	bf00      	nop
 8004b06:	bd80      	pop	{r7, pc}
 8004b08:	2000014c 	.word	0x2000014c
 8004b0c:	2000011c 	.word	0x2000011c
 8004b10:	20000138 	.word	0x20000138
 8004b14:	200005d4 	.word	0x200005d4
 8004b18:	200005e0 	.word	0x200005e0
 8004b1c:	200005ec 	.word	0x200005ec
 8004b20:	200005f8 	.word	0x200005f8
 8004b24:	20000626 	.word	0x20000626
 8004b28:	20000627 	.word	0x20000627
 8004b2c:	20000604 	.word	0x20000604
 8004b30:	20000628 	.word	0x20000628
 8004b34:	20000610 	.word	0x20000610
 8004b38:	2000062a 	.word	0x2000062a
 8004b3c:	2000062c 	.word	0x2000062c
 8004b40:	2000062e 	.word	0x2000062e
 8004b44:	20000630 	.word	0x20000630
 8004b48:	20000634 	.word	0x20000634
 8004b4c:	20000638 	.word	0x20000638
 8004b50:	2000063c 	.word	0x2000063c
 8004b54:	2000061c 	.word	0x2000061c

08004b58 <Can_CmdStruct_Init>:

/*创建所有CAN命令发送结构体*/
CAN_TxHeaderTypeDef Can_Cmds[10];

void Can_CmdStruct_Init(void)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b082      	sub	sp, #8
 8004b5c:	af00      	add	r7, sp, #0
	for(uint8_t i=0;i < (sizeof(CanP_Cmd_SBuf)/sizeof(CanP_Cmd_Struct));i++)
 8004b5e:	2300      	movs	r3, #0
 8004b60:	71fb      	strb	r3, [r7, #7]
 8004b62:	e03c      	b.n	8004bde <Can_CmdStruct_Init+0x86>
	{
		memset(CanP_Cmd_SBuf[i].Data, 0, 8);		/*清空cmd结构体的缓冲数组数据*/
 8004b64:	79fb      	ldrb	r3, [r7, #7]
 8004b66:	011b      	lsls	r3, r3, #4
 8004b68:	3308      	adds	r3, #8
 8004b6a:	4a21      	ldr	r2, [pc, #132]	@ (8004bf0 <Can_CmdStruct_Init+0x98>)
 8004b6c:	4413      	add	r3, r2
 8004b6e:	2208      	movs	r2, #8
 8004b70:	2100      	movs	r1, #0
 8004b72:	4618      	mov	r0, r3
 8004b74:	f000 faa2 	bl	80050bc <memset>

		Can_Cmds[i].StdId = CanP_Cmd_SBuf[i].sid;	/*标准id*/
 8004b78:	79fb      	ldrb	r3, [r7, #7]
 8004b7a:	79fa      	ldrb	r2, [r7, #7]
 8004b7c:	491c      	ldr	r1, [pc, #112]	@ (8004bf0 <Can_CmdStruct_Init+0x98>)
 8004b7e:	011b      	lsls	r3, r3, #4
 8004b80:	440b      	add	r3, r1
 8004b82:	6819      	ldr	r1, [r3, #0]
 8004b84:	481b      	ldr	r0, [pc, #108]	@ (8004bf4 <Can_CmdStruct_Init+0x9c>)
 8004b86:	4613      	mov	r3, r2
 8004b88:	005b      	lsls	r3, r3, #1
 8004b8a:	4413      	add	r3, r2
 8004b8c:	00db      	lsls	r3, r3, #3
 8004b8e:	4403      	add	r3, r0
 8004b90:	6019      	str	r1, [r3, #0]
		Can_Cmds[i].ExtId = CanP_Cmd_SBuf[i].eid;	/*扩展id*/
 8004b92:	79fb      	ldrb	r3, [r7, #7]
 8004b94:	79fa      	ldrb	r2, [r7, #7]
 8004b96:	4916      	ldr	r1, [pc, #88]	@ (8004bf0 <Can_CmdStruct_Init+0x98>)
 8004b98:	011b      	lsls	r3, r3, #4
 8004b9a:	440b      	add	r3, r1
 8004b9c:	3304      	adds	r3, #4
 8004b9e:	6819      	ldr	r1, [r3, #0]
 8004ba0:	4814      	ldr	r0, [pc, #80]	@ (8004bf4 <Can_CmdStruct_Init+0x9c>)
 8004ba2:	4613      	mov	r3, r2
 8004ba4:	005b      	lsls	r3, r3, #1
 8004ba6:	4413      	add	r3, r2
 8004ba8:	00db      	lsls	r3, r3, #3
 8004baa:	4403      	add	r3, r0
 8004bac:	3304      	adds	r3, #4
 8004bae:	6019      	str	r1, [r3, #0]
		Can_Cmds[i].IDE = CAN_ID_STD;				/*标准格式*/
 8004bb0:	79fa      	ldrb	r2, [r7, #7]
 8004bb2:	4910      	ldr	r1, [pc, #64]	@ (8004bf4 <Can_CmdStruct_Init+0x9c>)
 8004bb4:	4613      	mov	r3, r2
 8004bb6:	005b      	lsls	r3, r3, #1
 8004bb8:	4413      	add	r3, r2
 8004bba:	00db      	lsls	r3, r3, #3
 8004bbc:	440b      	add	r3, r1
 8004bbe:	3308      	adds	r3, #8
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	601a      	str	r2, [r3, #0]
		Can_Cmds[i].RTR = CAN_RTR_DATA;				/*数据帧*/
 8004bc4:	79fa      	ldrb	r2, [r7, #7]
 8004bc6:	490b      	ldr	r1, [pc, #44]	@ (8004bf4 <Can_CmdStruct_Init+0x9c>)
 8004bc8:	4613      	mov	r3, r2
 8004bca:	005b      	lsls	r3, r3, #1
 8004bcc:	4413      	add	r3, r2
 8004bce:	00db      	lsls	r3, r3, #3
 8004bd0:	440b      	add	r3, r1
 8004bd2:	330c      	adds	r3, #12
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	601a      	str	r2, [r3, #0]
	for(uint8_t i=0;i < (sizeof(CanP_Cmd_SBuf)/sizeof(CanP_Cmd_Struct));i++)
 8004bd8:	79fb      	ldrb	r3, [r7, #7]
 8004bda:	3301      	adds	r3, #1
 8004bdc:	71fb      	strb	r3, [r7, #7]
 8004bde:	79fb      	ldrb	r3, [r7, #7]
 8004be0:	2b09      	cmp	r3, #9
 8004be2:	d9bf      	bls.n	8004b64 <Can_CmdStruct_Init+0xc>
	}
}
 8004be4:	bf00      	nop
 8004be6:	bf00      	nop
 8004be8:	3708      	adds	r7, #8
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bd80      	pop	{r7, pc}
 8004bee:	bf00      	nop
 8004bf0:	20000014 	.word	0x20000014
 8004bf4:	20000640 	.word	0x20000640

08004bf8 <CAN_TxtoWifi>:
函数功能：CAN-发送wifi数据
入口参数：Data:发送指令数组 len:指令长度
返回  值：无
**************************************************************************/
void CAN_TxtoWifi(uint8_t *Data, uint8_t len)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b082      	sub	sp, #8
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
 8004c00:	460b      	mov	r3, r1
 8004c02:	70fb      	strb	r3, [r7, #3]
	if(len>8){return;}
 8004c04:	78fb      	ldrb	r3, [r7, #3]
 8004c06:	2b08      	cmp	r3, #8
 8004c08:	d80c      	bhi.n	8004c24 <CAN_TxtoWifi+0x2c>
	if(Data == NULL){return;}
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d00b      	beq.n	8004c28 <CAN_TxtoWifi+0x30>

	memcpy(CanP_Cmd_SBuf[0].Data, Data, len);
 8004c10:	78fb      	ldrb	r3, [r7, #3]
 8004c12:	461a      	mov	r2, r3
 8004c14:	6879      	ldr	r1, [r7, #4]
 8004c16:	4806      	ldr	r0, [pc, #24]	@ (8004c30 <CAN_TxtoWifi+0x38>)
 8004c18:	f000 fa7c 	bl	8005114 <memcpy>
	Can_Cmds[0].DLC = len;
 8004c1c:	78fb      	ldrb	r3, [r7, #3]
 8004c1e:	4a05      	ldr	r2, [pc, #20]	@ (8004c34 <CAN_TxtoWifi+0x3c>)
 8004c20:	6113      	str	r3, [r2, #16]
 8004c22:	e002      	b.n	8004c2a <CAN_TxtoWifi+0x32>
	if(len>8){return;}
 8004c24:	bf00      	nop
 8004c26:	e000      	b.n	8004c2a <CAN_TxtoWifi+0x32>
	if(Data == NULL){return;}
 8004c28:	bf00      	nop
}
 8004c2a:	3708      	adds	r7, #8
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bd80      	pop	{r7, pc}
 8004c30:	2000001c 	.word	0x2000001c
 8004c34:	20000640 	.word	0x20000640

08004c38 <CAN_TxtoZigbee>:
函数功能：CAN-发送Zigbee数据
入口参数：Data:发送指令数组 len:指令长度
返回  值：无
**************************************************************************/
void CAN_TxtoZigbee(uint8_t *Data, uint8_t len)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b082      	sub	sp, #8
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
 8004c40:	460b      	mov	r3, r1
 8004c42:	70fb      	strb	r3, [r7, #3]
	if(len>8){return;}
 8004c44:	78fb      	ldrb	r3, [r7, #3]
 8004c46:	2b08      	cmp	r3, #8
 8004c48:	d80c      	bhi.n	8004c64 <CAN_TxtoZigbee+0x2c>
	if(Data == NULL){return;}
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d00b      	beq.n	8004c68 <CAN_TxtoZigbee+0x30>

	memcpy(CanP_Cmd_SBuf[1].Data, Data, len);
 8004c50:	78fb      	ldrb	r3, [r7, #3]
 8004c52:	461a      	mov	r2, r3
 8004c54:	6879      	ldr	r1, [r7, #4]
 8004c56:	4806      	ldr	r0, [pc, #24]	@ (8004c70 <CAN_TxtoZigbee+0x38>)
 8004c58:	f000 fa5c 	bl	8005114 <memcpy>
	Can_Cmds[1].DLC = len;
 8004c5c:	78fb      	ldrb	r3, [r7, #3]
 8004c5e:	4a05      	ldr	r2, [pc, #20]	@ (8004c74 <CAN_TxtoZigbee+0x3c>)
 8004c60:	6293      	str	r3, [r2, #40]	@ 0x28
 8004c62:	e002      	b.n	8004c6a <CAN_TxtoZigbee+0x32>
	if(len>8){return;}
 8004c64:	bf00      	nop
 8004c66:	e000      	b.n	8004c6a <CAN_TxtoZigbee+0x32>
	if(Data == NULL){return;}
 8004c68:	bf00      	nop
}
 8004c6a:	3708      	adds	r7, #8
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}
 8004c70:	2000002c 	.word	0x2000002c
 8004c74:	20000640 	.word	0x20000640

08004c78 <CAN_TxtoDisplay>:
函数功能：CAN-发送Display数据
入口参数：Data:发送指令数组 len:指令长度
返回  值：无
**************************************************************************/
void CAN_TxtoDisplay(uint8_t *Data, uint8_t len)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b082      	sub	sp, #8
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
 8004c80:	460b      	mov	r3, r1
 8004c82:	70fb      	strb	r3, [r7, #3]
	if(len>8){return;}
 8004c84:	78fb      	ldrb	r3, [r7, #3]
 8004c86:	2b08      	cmp	r3, #8
 8004c88:	d80c      	bhi.n	8004ca4 <CAN_TxtoDisplay+0x2c>
	if(Data == NULL){return;}
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d00b      	beq.n	8004ca8 <CAN_TxtoDisplay+0x30>

	memcpy(CanP_Cmd_SBuf[2].Data, Data, len);
 8004c90:	78fb      	ldrb	r3, [r7, #3]
 8004c92:	461a      	mov	r2, r3
 8004c94:	6879      	ldr	r1, [r7, #4]
 8004c96:	4806      	ldr	r0, [pc, #24]	@ (8004cb0 <CAN_TxtoDisplay+0x38>)
 8004c98:	f000 fa3c 	bl	8005114 <memcpy>
	Can_Cmds[2].DLC = len;
 8004c9c:	78fb      	ldrb	r3, [r7, #3]
 8004c9e:	4a05      	ldr	r2, [pc, #20]	@ (8004cb4 <CAN_TxtoDisplay+0x3c>)
 8004ca0:	6413      	str	r3, [r2, #64]	@ 0x40
 8004ca2:	e002      	b.n	8004caa <CAN_TxtoDisplay+0x32>
	if(len>8){return;}
 8004ca4:	bf00      	nop
 8004ca6:	e000      	b.n	8004caa <CAN_TxtoDisplay+0x32>
	if(Data == NULL){return;}
 8004ca8:	bf00      	nop
}
 8004caa:	3708      	adds	r7, #8
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}
 8004cb0:	2000003c 	.word	0x2000003c
 8004cb4:	20000640 	.word	0x20000640

08004cb8 <CAN_TxtoMotor>:
函数功能：CAN-发送电机转速
入口参数：x1 左侧电机速度  x2 右侧电机转速
返回  值：无
**************************************************************************/
void CAN_TxtoMotor(int x1, int x2)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b085      	sub	sp, #20
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
 8004cc0:	6039      	str	r1, [r7, #0]
	uint8_t txbuf[4];
	txbuf[0] = (x1>>8)&0xff;	/*不确定要不要移位*/
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	121b      	asrs	r3, r3, #8
 8004cc6:	b2db      	uxtb	r3, r3
 8004cc8:	733b      	strb	r3, [r7, #12]
	txbuf[1] = x1&0xff;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	b2db      	uxtb	r3, r3
 8004cce:	737b      	strb	r3, [r7, #13]
	txbuf[2] = (x2>>8)&0xff;;
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	121b      	asrs	r3, r3, #8
 8004cd4:	b2db      	uxtb	r3, r3
 8004cd6:	73bb      	strb	r3, [r7, #14]
	txbuf[3] = x2&0xff;
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	b2db      	uxtb	r3, r3
 8004cdc:	73fb      	strb	r3, [r7, #15]

	memcpy(CanP_Cmd_SBuf[3].Data, txbuf, 4);
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	4a05      	ldr	r2, [pc, #20]	@ (8004cf8 <CAN_TxtoMotor+0x40>)
 8004ce2:	6393      	str	r3, [r2, #56]	@ 0x38
	Can_Cmds[3].DLC = 4;
 8004ce4:	4b05      	ldr	r3, [pc, #20]	@ (8004cfc <CAN_TxtoMotor+0x44>)
 8004ce6:	2204      	movs	r2, #4
 8004ce8:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8004cea:	bf00      	nop
 8004cec:	3714      	adds	r7, #20
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf4:	4770      	bx	lr
 8004cf6:	bf00      	nop
 8004cf8:	20000014 	.word	0x20000014
 8004cfc:	20000640 	.word	0x20000640

08004d00 <CAN_TxtoNV>:
函数功能：CAN-发送不知道(未使用-移植百科荣创功能函数)
入口参数：无
返回  值：无
**************************************************************************/
void CAN_TxtoNV(uint16_t c)
{
 8004d00:	b480      	push	{r7}
 8004d02:	b085      	sub	sp, #20
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	4603      	mov	r3, r0
 8004d08:	80fb      	strh	r3, [r7, #6]
	uint8_t txbuf[8];
	txbuf[0] = (c>>8)&0x0ff;
 8004d0a:	88fb      	ldrh	r3, [r7, #6]
 8004d0c:	0a1b      	lsrs	r3, r3, #8
 8004d0e:	b29b      	uxth	r3, r3
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	723b      	strb	r3, [r7, #8]
	txbuf[1] = (c)&0x0ff;
 8004d14:	88fb      	ldrh	r3, [r7, #6]
 8004d16:	b2db      	uxtb	r3, r3
 8004d18:	727b      	strb	r3, [r7, #9]

	memcpy(CanP_Cmd_SBuf[5].Data, txbuf, 2);
 8004d1a:	893a      	ldrh	r2, [r7, #8]
 8004d1c:	4b06      	ldr	r3, [pc, #24]	@ (8004d38 <CAN_TxtoNV+0x38>)
 8004d1e:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
	Can_Cmds[5].DLC = 2;
 8004d22:	4b06      	ldr	r3, [pc, #24]	@ (8004d3c <CAN_TxtoNV+0x3c>)
 8004d24:	2202      	movs	r2, #2
 8004d26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

}
 8004d2a:	bf00      	nop
 8004d2c:	3714      	adds	r7, #20
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d34:	4770      	bx	lr
 8004d36:	bf00      	nop
 8004d38:	20000014 	.word	0x20000014
 8004d3c:	20000640 	.word	0x20000640

08004d40 <CAN_TxtoPower>:
函数功能：CAN-上传电量信息
入口参数：x1 左侧电量  x2右侧电量
返回  值：无
**************************************************************************/
void CAN_TxtoPower(uint8_t x1, uint8_t x2)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b085      	sub	sp, #20
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	4603      	mov	r3, r0
 8004d48:	460a      	mov	r2, r1
 8004d4a:	71fb      	strb	r3, [r7, #7]
 8004d4c:	4613      	mov	r3, r2
 8004d4e:	71bb      	strb	r3, [r7, #6]
	uint8_t txbuf[3];
	txbuf[0] = 0x03;
 8004d50:	2303      	movs	r3, #3
 8004d52:	733b      	strb	r3, [r7, #12]
	txbuf[1] = x1;
 8004d54:	79fb      	ldrb	r3, [r7, #7]
 8004d56:	737b      	strb	r3, [r7, #13]
	txbuf[2] = x2;
 8004d58:	79bb      	ldrb	r3, [r7, #6]
 8004d5a:	73bb      	strb	r3, [r7, #14]

	memcpy(CanP_Cmd_SBuf[6].Data, txbuf, 3);
 8004d5c:	4b09      	ldr	r3, [pc, #36]	@ (8004d84 <CAN_TxtoPower+0x44>)
 8004d5e:	3368      	adds	r3, #104	@ 0x68
 8004d60:	f107 020c 	add.w	r2, r7, #12
 8004d64:	6812      	ldr	r2, [r2, #0]
 8004d66:	4611      	mov	r1, r2
 8004d68:	8019      	strh	r1, [r3, #0]
 8004d6a:	3302      	adds	r3, #2
 8004d6c:	0c12      	lsrs	r2, r2, #16
 8004d6e:	701a      	strb	r2, [r3, #0]
	Can_Cmds[6].DLC = 3;
 8004d70:	4b05      	ldr	r3, [pc, #20]	@ (8004d88 <CAN_TxtoPower+0x48>)
 8004d72:	2203      	movs	r2, #3
 8004d74:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

}
 8004d78:	bf00      	nop
 8004d7a:	3714      	adds	r7, #20
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d82:	4770      	bx	lr
 8004d84:	20000014 	.word	0x20000014
 8004d88:	20000640 	.word	0x20000640

08004d8c <CAN_TxtoT0>:
函数功能：设置循迹板发射功率 (暂未使用)
入口参数：power 待设置循迹板功率
返回  值：无
**************************************************************************/
void CAN_TxtoT0(uint16_t power) // 设置寻迹板发射功率
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b085      	sub	sp, #20
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	4603      	mov	r3, r0
 8004d94:	80fb      	strh	r3, [r7, #6]
	uint8_t txbuf[3];

	txbuf[0] = 0X03;  //命令关键字
 8004d96:	2303      	movs	r3, #3
 8004d98:	733b      	strb	r3, [r7, #12]
	txbuf[1] = (power>> 8)&0xff;
 8004d9a:	88fb      	ldrh	r3, [r7, #6]
 8004d9c:	0a1b      	lsrs	r3, r3, #8
 8004d9e:	b29b      	uxth	r3, r3
 8004da0:	b2db      	uxtb	r3, r3
 8004da2:	737b      	strb	r3, [r7, #13]
	txbuf[2] = (power)&0xff;
 8004da4:	88fb      	ldrh	r3, [r7, #6]
 8004da6:	b2db      	uxtb	r3, r3
 8004da8:	73bb      	strb	r3, [r7, #14]

	memcpy(CanP_Cmd_SBuf[7].Data, txbuf, 3);
 8004daa:	4b0a      	ldr	r3, [pc, #40]	@ (8004dd4 <CAN_TxtoT0+0x48>)
 8004dac:	3378      	adds	r3, #120	@ 0x78
 8004dae:	f107 020c 	add.w	r2, r7, #12
 8004db2:	6812      	ldr	r2, [r2, #0]
 8004db4:	4611      	mov	r1, r2
 8004db6:	8019      	strh	r1, [r3, #0]
 8004db8:	3302      	adds	r3, #2
 8004dba:	0c12      	lsrs	r2, r2, #16
 8004dbc:	701a      	strb	r2, [r3, #0]
	Can_Cmds[7].DLC = 3;
 8004dbe:	4b06      	ldr	r3, [pc, #24]	@ (8004dd8 <CAN_TxtoT0+0x4c>)
 8004dc0:	2203      	movs	r2, #3
 8004dc2:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
}
 8004dc6:	bf00      	nop
 8004dc8:	3714      	adds	r7, #20
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd0:	4770      	bx	lr
 8004dd2:	bf00      	nop
 8004dd4:	20000014 	.word	0x20000014
 8004dd8:	20000640 	.word	0x20000640

08004ddc <CAN_TxtoT1>:
函数功能：发送设置循迹板参数 (暂未使用)
入口参数：addr:?  ydata:?
返回  值：无
**************************************************************************/
void CAN_TxtoT1(uint8_t addr, uint16_t ydata)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b085      	sub	sp, #20
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	4603      	mov	r3, r0
 8004de4:	460a      	mov	r2, r1
 8004de6:	71fb      	strb	r3, [r7, #7]
 8004de8:	4613      	mov	r3, r2
 8004dea:	80bb      	strh	r3, [r7, #4]
	uint8_t txbuf[4];

	txbuf[0] = 0X04;  //命令关键字
 8004dec:	2304      	movs	r3, #4
 8004dee:	733b      	strb	r3, [r7, #12]
	txbuf[1] = addr;
 8004df0:	79fb      	ldrb	r3, [r7, #7]
 8004df2:	737b      	strb	r3, [r7, #13]
	txbuf[2] = (ydata>> 8)&0xff;
 8004df4:	88bb      	ldrh	r3, [r7, #4]
 8004df6:	0a1b      	lsrs	r3, r3, #8
 8004df8:	b29b      	uxth	r3, r3
 8004dfa:	b2db      	uxtb	r3, r3
 8004dfc:	73bb      	strb	r3, [r7, #14]
	txbuf[3] = (ydata)&0xff;
 8004dfe:	88bb      	ldrh	r3, [r7, #4]
 8004e00:	b2db      	uxtb	r3, r3
 8004e02:	73fb      	strb	r3, [r7, #15]

	memcpy(CanP_Cmd_SBuf[8].Data, txbuf, 4);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	4a06      	ldr	r2, [pc, #24]	@ (8004e20 <CAN_TxtoT1+0x44>)
 8004e08:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	Can_Cmds[8].DLC = 4;
 8004e0c:	4b05      	ldr	r3, [pc, #20]	@ (8004e24 <CAN_TxtoT1+0x48>)
 8004e0e:	2204      	movs	r2, #4
 8004e10:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
}
 8004e14:	bf00      	nop
 8004e16:	3714      	adds	r7, #20
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1e:	4770      	bx	lr
 8004e20:	20000014 	.word	0x20000014
 8004e24:	20000640 	.word	0x20000640

08004e28 <CAN_TxtoT2>:
函数功能：CAN-设置循迹板上传数据时间
入口参数：TIME:上传时间间隔
返回  值：无
**************************************************************************/
void CAN_TxtoT2(uint8_t time)  // 设置循迹数据上传时间间隔
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b085      	sub	sp, #20
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	4603      	mov	r3, r0
 8004e30:	71fb      	strb	r3, [r7, #7]
	uint8_t txbuf[2];
	txbuf[0] = 0X02;  //命令关键字
 8004e32:	2302      	movs	r3, #2
 8004e34:	733b      	strb	r3, [r7, #12]
	txbuf[1] = time;
 8004e36:	79fb      	ldrb	r3, [r7, #7]
 8004e38:	737b      	strb	r3, [r7, #13]

	memcpy(CanP_Cmd_SBuf[9].Data, txbuf, 2);
 8004e3a:	89ba      	ldrh	r2, [r7, #12]
 8004e3c:	4b06      	ldr	r3, [pc, #24]	@ (8004e58 <CAN_TxtoT2+0x30>)
 8004e3e:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
	Can_Cmds[9].DLC = 2;
 8004e42:	4b06      	ldr	r3, [pc, #24]	@ (8004e5c <CAN_TxtoT2+0x34>)
 8004e44:	2202      	movs	r2, #2
 8004e46:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
}
 8004e4a:	bf00      	nop
 8004e4c:	3714      	adds	r7, #20
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e54:	4770      	bx	lr
 8004e56:	bf00      	nop
 8004e58:	20000014 	.word	0x20000014
 8004e5c:	20000640 	.word	0x20000640

08004e60 <CAN_TxDataCheck>:
函数功能：CAN-检测缓冲区数据是否为空
入口参数：data:缓冲区数组
返回  值：0-空 1-存在数据
**************************************************************************/
uint8_t CAN_TxDataCheck(uint8_t *Data)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b083      	sub	sp, #12
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
	return(!!(Data[0] | Data[1] | Data[2] | Data[3] | Data[4] | Data[5] | Data[6] | Data[7]));
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	781a      	ldrb	r2, [r3, #0]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	3301      	adds	r3, #1
 8004e70:	781b      	ldrb	r3, [r3, #0]
 8004e72:	4313      	orrs	r3, r2
 8004e74:	b2da      	uxtb	r2, r3
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	3302      	adds	r3, #2
 8004e7a:	781b      	ldrb	r3, [r3, #0]
 8004e7c:	4313      	orrs	r3, r2
 8004e7e:	b2da      	uxtb	r2, r3
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	3303      	adds	r3, #3
 8004e84:	781b      	ldrb	r3, [r3, #0]
 8004e86:	4313      	orrs	r3, r2
 8004e88:	b2da      	uxtb	r2, r3
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	3304      	adds	r3, #4
 8004e8e:	781b      	ldrb	r3, [r3, #0]
 8004e90:	4313      	orrs	r3, r2
 8004e92:	b2da      	uxtb	r2, r3
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	3305      	adds	r3, #5
 8004e98:	781b      	ldrb	r3, [r3, #0]
 8004e9a:	4313      	orrs	r3, r2
 8004e9c:	b2da      	uxtb	r2, r3
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	3306      	adds	r3, #6
 8004ea2:	781b      	ldrb	r3, [r3, #0]
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	b2da      	uxtb	r2, r3
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	3307      	adds	r3, #7
 8004eac:	781b      	ldrb	r3, [r3, #0]
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	b2db      	uxtb	r3, r3
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	bf14      	ite	ne
 8004eb6:	2301      	movne	r3, #1
 8004eb8:	2300      	moveq	r3, #0
 8004eba:	b2db      	uxtb	r3, r3
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	370c      	adds	r7, #12
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec6:	4770      	bx	lr

08004ec8 <CAN_TxLoop>:
函数功能：CAN-检测缓冲区数据并上传
入口参数：无
返回  值：无
**************************************************************************/
void CAN_TxLoop(void)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b082      	sub	sp, #8
 8004ecc:	af00      	add	r7, sp, #0
	uint8_t Status = HAL_OK;
 8004ece:	2300      	movs	r3, #0
 8004ed0:	71fb      	strb	r3, [r7, #7]
	if(CAN_TxDataCheck(CanP_Cmd_SBuf[1].Data))
 8004ed2:	4866      	ldr	r0, [pc, #408]	@ (800506c <CAN_TxLoop+0x1a4>)
 8004ed4:	f7ff ffc4 	bl	8004e60 <CAN_TxDataCheck>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d00d      	beq.n	8004efa <CAN_TxLoop+0x32>
	{
		Status = MyCAN_Transmit(&Can_Cmds[1], CanP_Cmd_SBuf[1].Data);
 8004ede:	4963      	ldr	r1, [pc, #396]	@ (800506c <CAN_TxLoop+0x1a4>)
 8004ee0:	4863      	ldr	r0, [pc, #396]	@ (8005070 <CAN_TxLoop+0x1a8>)
 8004ee2:	f7fb fd11 	bl	8000908 <MyCAN_Transmit>
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	71fb      	strb	r3, [r7, #7]

		if(Status == HAL_OK){memset(CanP_Cmd_SBuf[1].Data, 0, 8);}
 8004eea:	79fb      	ldrb	r3, [r7, #7]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d104      	bne.n	8004efa <CAN_TxLoop+0x32>
 8004ef0:	2208      	movs	r2, #8
 8004ef2:	2100      	movs	r1, #0
 8004ef4:	485d      	ldr	r0, [pc, #372]	@ (800506c <CAN_TxLoop+0x1a4>)
 8004ef6:	f000 f8e1 	bl	80050bc <memset>
	}


	if(CAN_TxDataCheck(CanP_Cmd_SBuf[0].Data))
 8004efa:	485e      	ldr	r0, [pc, #376]	@ (8005074 <CAN_TxLoop+0x1ac>)
 8004efc:	f7ff ffb0 	bl	8004e60 <CAN_TxDataCheck>
 8004f00:	4603      	mov	r3, r0
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d00d      	beq.n	8004f22 <CAN_TxLoop+0x5a>
	{
		Status = MyCAN_Transmit(&Can_Cmds[0], CanP_Cmd_SBuf[0].Data);
 8004f06:	495b      	ldr	r1, [pc, #364]	@ (8005074 <CAN_TxLoop+0x1ac>)
 8004f08:	485b      	ldr	r0, [pc, #364]	@ (8005078 <CAN_TxLoop+0x1b0>)
 8004f0a:	f7fb fcfd 	bl	8000908 <MyCAN_Transmit>
 8004f0e:	4603      	mov	r3, r0
 8004f10:	71fb      	strb	r3, [r7, #7]
		if(Status == HAL_OK){memset(CanP_Cmd_SBuf[0].Data, 0, 8);}
 8004f12:	79fb      	ldrb	r3, [r7, #7]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d104      	bne.n	8004f22 <CAN_TxLoop+0x5a>
 8004f18:	2208      	movs	r2, #8
 8004f1a:	2100      	movs	r1, #0
 8004f1c:	4855      	ldr	r0, [pc, #340]	@ (8005074 <CAN_TxLoop+0x1ac>)
 8004f1e:	f000 f8cd 	bl	80050bc <memset>
	}


	if(CAN_TxDataCheck(CanP_Cmd_SBuf[9].Data))
 8004f22:	4856      	ldr	r0, [pc, #344]	@ (800507c <CAN_TxLoop+0x1b4>)
 8004f24:	f7ff ff9c 	bl	8004e60 <CAN_TxDataCheck>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d00d      	beq.n	8004f4a <CAN_TxLoop+0x82>
	{
		Status = MyCAN_Transmit(&Can_Cmds[9], CanP_Cmd_SBuf[9].Data);
 8004f2e:	4953      	ldr	r1, [pc, #332]	@ (800507c <CAN_TxLoop+0x1b4>)
 8004f30:	4853      	ldr	r0, [pc, #332]	@ (8005080 <CAN_TxLoop+0x1b8>)
 8004f32:	f7fb fce9 	bl	8000908 <MyCAN_Transmit>
 8004f36:	4603      	mov	r3, r0
 8004f38:	71fb      	strb	r3, [r7, #7]
		if(Status == HAL_OK){memset(CanP_Cmd_SBuf[9].Data, 0, 8);}
 8004f3a:	79fb      	ldrb	r3, [r7, #7]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d104      	bne.n	8004f4a <CAN_TxLoop+0x82>
 8004f40:	2208      	movs	r2, #8
 8004f42:	2100      	movs	r1, #0
 8004f44:	484d      	ldr	r0, [pc, #308]	@ (800507c <CAN_TxLoop+0x1b4>)
 8004f46:	f000 f8b9 	bl	80050bc <memset>
	}


	if(CAN_TxDataCheck(CanP_Cmd_SBuf[7].Data))
 8004f4a:	484e      	ldr	r0, [pc, #312]	@ (8005084 <CAN_TxLoop+0x1bc>)
 8004f4c:	f7ff ff88 	bl	8004e60 <CAN_TxDataCheck>
 8004f50:	4603      	mov	r3, r0
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d00d      	beq.n	8004f72 <CAN_TxLoop+0xaa>
	{
		Status = MyCAN_Transmit(&Can_Cmds[7], CanP_Cmd_SBuf[7].Data);
 8004f56:	494b      	ldr	r1, [pc, #300]	@ (8005084 <CAN_TxLoop+0x1bc>)
 8004f58:	484b      	ldr	r0, [pc, #300]	@ (8005088 <CAN_TxLoop+0x1c0>)
 8004f5a:	f7fb fcd5 	bl	8000908 <MyCAN_Transmit>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	71fb      	strb	r3, [r7, #7]
		if(Status == HAL_OK){memset(CanP_Cmd_SBuf[7].Data, 0, 8);}
 8004f62:	79fb      	ldrb	r3, [r7, #7]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d104      	bne.n	8004f72 <CAN_TxLoop+0xaa>
 8004f68:	2208      	movs	r2, #8
 8004f6a:	2100      	movs	r1, #0
 8004f6c:	4845      	ldr	r0, [pc, #276]	@ (8005084 <CAN_TxLoop+0x1bc>)
 8004f6e:	f000 f8a5 	bl	80050bc <memset>
	}


	if(CAN_TxDataCheck(CanP_Cmd_SBuf[8].Data))
 8004f72:	4846      	ldr	r0, [pc, #280]	@ (800508c <CAN_TxLoop+0x1c4>)
 8004f74:	f7ff ff74 	bl	8004e60 <CAN_TxDataCheck>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d00d      	beq.n	8004f9a <CAN_TxLoop+0xd2>
	{
		Status = MyCAN_Transmit(&Can_Cmds[8], CanP_Cmd_SBuf[8].Data);
 8004f7e:	4943      	ldr	r1, [pc, #268]	@ (800508c <CAN_TxLoop+0x1c4>)
 8004f80:	4843      	ldr	r0, [pc, #268]	@ (8005090 <CAN_TxLoop+0x1c8>)
 8004f82:	f7fb fcc1 	bl	8000908 <MyCAN_Transmit>
 8004f86:	4603      	mov	r3, r0
 8004f88:	71fb      	strb	r3, [r7, #7]
		if(Status == HAL_OK){memset(CanP_Cmd_SBuf[8].Data, 0, 8);}
 8004f8a:	79fb      	ldrb	r3, [r7, #7]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d104      	bne.n	8004f9a <CAN_TxLoop+0xd2>
 8004f90:	2208      	movs	r2, #8
 8004f92:	2100      	movs	r1, #0
 8004f94:	483d      	ldr	r0, [pc, #244]	@ (800508c <CAN_TxLoop+0x1c4>)
 8004f96:	f000 f891 	bl	80050bc <memset>
	}


	if(CAN_TxDataCheck(CanP_Cmd_SBuf[5].Data))
 8004f9a:	483e      	ldr	r0, [pc, #248]	@ (8005094 <CAN_TxLoop+0x1cc>)
 8004f9c:	f7ff ff60 	bl	8004e60 <CAN_TxDataCheck>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d00d      	beq.n	8004fc2 <CAN_TxLoop+0xfa>
	{
		Status = MyCAN_Transmit(&Can_Cmds[5], CanP_Cmd_SBuf[5].Data);
 8004fa6:	493b      	ldr	r1, [pc, #236]	@ (8005094 <CAN_TxLoop+0x1cc>)
 8004fa8:	483b      	ldr	r0, [pc, #236]	@ (8005098 <CAN_TxLoop+0x1d0>)
 8004faa:	f7fb fcad 	bl	8000908 <MyCAN_Transmit>
 8004fae:	4603      	mov	r3, r0
 8004fb0:	71fb      	strb	r3, [r7, #7]
		if(Status == HAL_OK){memset(CanP_Cmd_SBuf[5].Data, 0, 8);}
 8004fb2:	79fb      	ldrb	r3, [r7, #7]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d104      	bne.n	8004fc2 <CAN_TxLoop+0xfa>
 8004fb8:	2208      	movs	r2, #8
 8004fba:	2100      	movs	r1, #0
 8004fbc:	4835      	ldr	r0, [pc, #212]	@ (8005094 <CAN_TxLoop+0x1cc>)
 8004fbe:	f000 f87d 	bl	80050bc <memset>
	}


	if(CAN_TxDataCheck(CanP_Cmd_SBuf[4].Data))
 8004fc2:	4836      	ldr	r0, [pc, #216]	@ (800509c <CAN_TxLoop+0x1d4>)
 8004fc4:	f7ff ff4c 	bl	8004e60 <CAN_TxDataCheck>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d00d      	beq.n	8004fea <CAN_TxLoop+0x122>
	{
		Status = MyCAN_Transmit(&Can_Cmds[4], CanP_Cmd_SBuf[4].Data);
 8004fce:	4933      	ldr	r1, [pc, #204]	@ (800509c <CAN_TxLoop+0x1d4>)
 8004fd0:	4833      	ldr	r0, [pc, #204]	@ (80050a0 <CAN_TxLoop+0x1d8>)
 8004fd2:	f7fb fc99 	bl	8000908 <MyCAN_Transmit>
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	71fb      	strb	r3, [r7, #7]
		if(Status == HAL_OK){memset(CanP_Cmd_SBuf[4].Data, 0, 8);}
 8004fda:	79fb      	ldrb	r3, [r7, #7]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d104      	bne.n	8004fea <CAN_TxLoop+0x122>
 8004fe0:	2208      	movs	r2, #8
 8004fe2:	2100      	movs	r1, #0
 8004fe4:	482d      	ldr	r0, [pc, #180]	@ (800509c <CAN_TxLoop+0x1d4>)
 8004fe6:	f000 f869 	bl	80050bc <memset>
	}


	if(CAN_TxDataCheck(CanP_Cmd_SBuf[2].Data))
 8004fea:	482e      	ldr	r0, [pc, #184]	@ (80050a4 <CAN_TxLoop+0x1dc>)
 8004fec:	f7ff ff38 	bl	8004e60 <CAN_TxDataCheck>
 8004ff0:	4603      	mov	r3, r0
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d00d      	beq.n	8005012 <CAN_TxLoop+0x14a>
	{
		Status = MyCAN_Transmit(&Can_Cmds[2], CanP_Cmd_SBuf[2].Data);
 8004ff6:	492b      	ldr	r1, [pc, #172]	@ (80050a4 <CAN_TxLoop+0x1dc>)
 8004ff8:	482b      	ldr	r0, [pc, #172]	@ (80050a8 <CAN_TxLoop+0x1e0>)
 8004ffa:	f7fb fc85 	bl	8000908 <MyCAN_Transmit>
 8004ffe:	4603      	mov	r3, r0
 8005000:	71fb      	strb	r3, [r7, #7]
		if(Status == HAL_OK){memset(CanP_Cmd_SBuf[2].Data, 0, 8);}
 8005002:	79fb      	ldrb	r3, [r7, #7]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d104      	bne.n	8005012 <CAN_TxLoop+0x14a>
 8005008:	2208      	movs	r2, #8
 800500a:	2100      	movs	r1, #0
 800500c:	4825      	ldr	r0, [pc, #148]	@ (80050a4 <CAN_TxLoop+0x1dc>)
 800500e:	f000 f855 	bl	80050bc <memset>
	}


	if(CAN_TxDataCheck(CanP_Cmd_SBuf[3].Data))
 8005012:	4826      	ldr	r0, [pc, #152]	@ (80050ac <CAN_TxLoop+0x1e4>)
 8005014:	f7ff ff24 	bl	8004e60 <CAN_TxDataCheck>
 8005018:	4603      	mov	r3, r0
 800501a:	2b00      	cmp	r3, #0
 800501c:	d00d      	beq.n	800503a <CAN_TxLoop+0x172>
	{
		Status = MyCAN_Transmit(&Can_Cmds[3], CanP_Cmd_SBuf[3].Data);
 800501e:	4923      	ldr	r1, [pc, #140]	@ (80050ac <CAN_TxLoop+0x1e4>)
 8005020:	4823      	ldr	r0, [pc, #140]	@ (80050b0 <CAN_TxLoop+0x1e8>)
 8005022:	f7fb fc71 	bl	8000908 <MyCAN_Transmit>
 8005026:	4603      	mov	r3, r0
 8005028:	71fb      	strb	r3, [r7, #7]
		if(Status == HAL_OK){memset(CanP_Cmd_SBuf[3].Data, 0, 8);}
 800502a:	79fb      	ldrb	r3, [r7, #7]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d104      	bne.n	800503a <CAN_TxLoop+0x172>
 8005030:	2208      	movs	r2, #8
 8005032:	2100      	movs	r1, #0
 8005034:	481d      	ldr	r0, [pc, #116]	@ (80050ac <CAN_TxLoop+0x1e4>)
 8005036:	f000 f841 	bl	80050bc <memset>
	}


	if(CAN_TxDataCheck(CanP_Cmd_SBuf[6].Data))
 800503a:	481e      	ldr	r0, [pc, #120]	@ (80050b4 <CAN_TxLoop+0x1ec>)
 800503c:	f7ff ff10 	bl	8004e60 <CAN_TxDataCheck>
 8005040:	4603      	mov	r3, r0
 8005042:	2b00      	cmp	r3, #0
 8005044:	d00d      	beq.n	8005062 <CAN_TxLoop+0x19a>
	{
		Status = MyCAN_Transmit(&Can_Cmds[6], CanP_Cmd_SBuf[6].Data);
 8005046:	491b      	ldr	r1, [pc, #108]	@ (80050b4 <CAN_TxLoop+0x1ec>)
 8005048:	481b      	ldr	r0, [pc, #108]	@ (80050b8 <CAN_TxLoop+0x1f0>)
 800504a:	f7fb fc5d 	bl	8000908 <MyCAN_Transmit>
 800504e:	4603      	mov	r3, r0
 8005050:	71fb      	strb	r3, [r7, #7]
		if(Status == HAL_OK){memset(CanP_Cmd_SBuf[6].Data, 0, 8);}
 8005052:	79fb      	ldrb	r3, [r7, #7]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d104      	bne.n	8005062 <CAN_TxLoop+0x19a>
 8005058:	2208      	movs	r2, #8
 800505a:	2100      	movs	r1, #0
 800505c:	4815      	ldr	r0, [pc, #84]	@ (80050b4 <CAN_TxLoop+0x1ec>)
 800505e:	f000 f82d 	bl	80050bc <memset>
	}
}
 8005062:	bf00      	nop
 8005064:	3708      	adds	r7, #8
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}
 800506a:	bf00      	nop
 800506c:	2000002c 	.word	0x2000002c
 8005070:	20000658 	.word	0x20000658
 8005074:	2000001c 	.word	0x2000001c
 8005078:	20000640 	.word	0x20000640
 800507c:	200000ac 	.word	0x200000ac
 8005080:	20000718 	.word	0x20000718
 8005084:	2000008c 	.word	0x2000008c
 8005088:	200006e8 	.word	0x200006e8
 800508c:	2000009c 	.word	0x2000009c
 8005090:	20000700 	.word	0x20000700
 8005094:	2000006c 	.word	0x2000006c
 8005098:	200006b8 	.word	0x200006b8
 800509c:	2000005c 	.word	0x2000005c
 80050a0:	200006a0 	.word	0x200006a0
 80050a4:	2000003c 	.word	0x2000003c
 80050a8:	20000670 	.word	0x20000670
 80050ac:	2000004c 	.word	0x2000004c
 80050b0:	20000688 	.word	0x20000688
 80050b4:	2000007c 	.word	0x2000007c
 80050b8:	200006d0 	.word	0x200006d0

080050bc <memset>:
 80050bc:	4402      	add	r2, r0
 80050be:	4603      	mov	r3, r0
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d100      	bne.n	80050c6 <memset+0xa>
 80050c4:	4770      	bx	lr
 80050c6:	f803 1b01 	strb.w	r1, [r3], #1
 80050ca:	e7f9      	b.n	80050c0 <memset+0x4>

080050cc <__libc_init_array>:
 80050cc:	b570      	push	{r4, r5, r6, lr}
 80050ce:	4d0d      	ldr	r5, [pc, #52]	@ (8005104 <__libc_init_array+0x38>)
 80050d0:	4c0d      	ldr	r4, [pc, #52]	@ (8005108 <__libc_init_array+0x3c>)
 80050d2:	1b64      	subs	r4, r4, r5
 80050d4:	10a4      	asrs	r4, r4, #2
 80050d6:	2600      	movs	r6, #0
 80050d8:	42a6      	cmp	r6, r4
 80050da:	d109      	bne.n	80050f0 <__libc_init_array+0x24>
 80050dc:	4d0b      	ldr	r5, [pc, #44]	@ (800510c <__libc_init_array+0x40>)
 80050de:	4c0c      	ldr	r4, [pc, #48]	@ (8005110 <__libc_init_array+0x44>)
 80050e0:	f000 f826 	bl	8005130 <_init>
 80050e4:	1b64      	subs	r4, r4, r5
 80050e6:	10a4      	asrs	r4, r4, #2
 80050e8:	2600      	movs	r6, #0
 80050ea:	42a6      	cmp	r6, r4
 80050ec:	d105      	bne.n	80050fa <__libc_init_array+0x2e>
 80050ee:	bd70      	pop	{r4, r5, r6, pc}
 80050f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80050f4:	4798      	blx	r3
 80050f6:	3601      	adds	r6, #1
 80050f8:	e7ee      	b.n	80050d8 <__libc_init_array+0xc>
 80050fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80050fe:	4798      	blx	r3
 8005100:	3601      	adds	r6, #1
 8005102:	e7f2      	b.n	80050ea <__libc_init_array+0x1e>
 8005104:	08005b3c 	.word	0x08005b3c
 8005108:	08005b3c 	.word	0x08005b3c
 800510c:	08005b3c 	.word	0x08005b3c
 8005110:	08005b40 	.word	0x08005b40

08005114 <memcpy>:
 8005114:	440a      	add	r2, r1
 8005116:	4291      	cmp	r1, r2
 8005118:	f100 33ff 	add.w	r3, r0, #4294967295
 800511c:	d100      	bne.n	8005120 <memcpy+0xc>
 800511e:	4770      	bx	lr
 8005120:	b510      	push	{r4, lr}
 8005122:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005126:	f803 4f01 	strb.w	r4, [r3, #1]!
 800512a:	4291      	cmp	r1, r2
 800512c:	d1f9      	bne.n	8005122 <memcpy+0xe>
 800512e:	bd10      	pop	{r4, pc}

08005130 <_init>:
 8005130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005132:	bf00      	nop
 8005134:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005136:	bc08      	pop	{r3}
 8005138:	469e      	mov	lr, r3
 800513a:	4770      	bx	lr

0800513c <_fini>:
 800513c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800513e:	bf00      	nop
 8005140:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005142:	bc08      	pop	{r3}
 8005144:	469e      	mov	lr, r3
 8005146:	4770      	bx	lr
