# do led_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying D:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/fpgaProject/led/rtl {D:/fpgaProject/led/rtl/led.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:25:49 on Jun 27,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProject/led/rtl" D:/fpgaProject/led/rtl/led.v 
# -- Compiling module led
# 
# Top level modules:
# 	led
# End time: 16:25:49 on Jun 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/fpgaProject/led/quartus_prj/../sim {D:/fpgaProject/led/quartus_prj/../sim/tb_led.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:25:49 on Jun 27,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpgaProject/led/quartus_prj/../sim" D:/fpgaProject/led/quartus_prj/../sim/tb_led.v 
# -- Compiling module tb_led
# 
# Top level modules:
# 	tb_led
# End time: 16:25:49 on Jun 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_led
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_led 
# Start time: 16:25:50 on Jun 27,2021
# Loading work.tb_led
# Loading work.led
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
# End time: 17:21:01 on Jun 27,2021, Elapsed time: 0:55:11
# Errors: 0, Warnings: 0
