Classic Timing Analyzer report for Mercury
Sat Nov 10 10:55:22 2007
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'FPGA_CLK6IN'
  7. Clock Hold: 'IFCLK'
  8. Clock Hold: 'FPGA_CLK6IN'
  9. tsu
 10. tco
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                          ; To                                                                                                                                                      ; From Clock  ; To Clock    ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 8.363 ns                         ; FLAGC                                                                                                         ; state_FX[0]                                                                                                                                             ; --          ; IFCLK       ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 21.989 ns                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[0]               ; DEBUG_LED2                                                                                                                                              ; FPGA_CLK6IN ; --          ; 0            ;
; Worst-case th                ; N/A       ; None                             ; 3.142 ns                         ; CDOUT_P                                                                                                       ; Tx_q[0]                                                                                                                                                 ; --          ; FPGA_CLK6IN ; 0            ;
; Clock Setup: 'FPGA_CLK6IN'   ; -6.216 ns ; 125.00 MHz ( period = 8.000 ns ) ; 70.34 MHz ( period = 14.216 ns ) ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55                                           ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47]                                                                                                                ; FPGA_CLK6IN ; FPGA_CLK6IN ; 7736         ;
; Clock Setup: 'IFCLK'         ; 4.389 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 82.96 MHz ( period = 12.054 ns ) ; Rx_fifo_enable                                                                                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg11 ; IFCLK       ; IFCLK       ; 0            ;
; Clock Hold: 'IFCLK'          ; 0.389 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg2 ; IFCLK       ; IFCLK       ; 0            ;
; Clock Hold: 'FPGA_CLK6IN'    ; 0.499 ns  ; 125.00 MHz ( period = 8.000 ns ) ; N/A                              ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                                                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0            ;
; Total number of failed paths ;           ;                                  ;                                  ;                                                                                                               ;                                                                                                                                                         ;             ;             ; 7736         ;
+------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                             ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                      ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Device Name                                           ; EP2C8Q208C8        ;                 ;                         ;             ;
; Timing Models                                         ; Final              ;                 ;                         ;             ;
; Default hold multicycle                               ; Same as Multicycle ;                 ;                         ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                         ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                         ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                         ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                         ;             ;
; fmax Requirement                                      ; 125 MHz            ;                 ;                         ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                         ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                         ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;                 ;                         ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                         ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;                 ;                         ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                         ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                         ;             ;
; Number of paths to report                             ; 200                ;                 ;                         ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                         ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                         ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                         ;             ;
; Clock Settings                                        ; IFCLK              ;                 ; IFCLK                   ;             ;
; Clock Settings                                        ; clock              ;                 ; clock                   ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe3|dffe4a ; dcfifo_6ae1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe6|dffe7a ; dcfifo_6ae1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe8|dffe9a ; dcfifo_ege1 ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; IFCLK              ; User Pin ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; FPGA_CLK6IN     ; clock              ; User Pin ; 125.0 MHz        ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From           ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 4.389 ns                                ; 82.96 MHz ( period = 12.054 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.167 ns                 ; 5.778 ns                ;
; 4.389 ns                                ; 82.96 MHz ( period = 12.054 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.167 ns                 ; 5.778 ns                ;
; 4.389 ns                                ; 82.96 MHz ( period = 12.054 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.167 ns                 ; 5.778 ns                ;
; 4.389 ns                                ; 82.96 MHz ( period = 12.054 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.167 ns                 ; 5.778 ns                ;
; 4.389 ns                                ; 82.96 MHz ( period = 12.054 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.167 ns                 ; 5.778 ns                ;
; 4.389 ns                                ; 82.96 MHz ( period = 12.054 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.167 ns                 ; 5.778 ns                ;
; 4.389 ns                                ; 82.96 MHz ( period = 12.054 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.167 ns                 ; 5.778 ns                ;
; 4.389 ns                                ; 82.96 MHz ( period = 12.054 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.167 ns                 ; 5.778 ns                ;
; 4.389 ns                                ; 82.96 MHz ( period = 12.054 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.167 ns                 ; 5.778 ns                ;
; 4.389 ns                                ; 82.96 MHz ( period = 12.054 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.167 ns                 ; 5.778 ns                ;
; 4.389 ns                                ; 82.96 MHz ( period = 12.054 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.167 ns                 ; 5.778 ns                ;
; 4.389 ns                                ; 82.96 MHz ( period = 12.054 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.167 ns                 ; 5.778 ns                ;
; 4.389 ns                                ; 82.96 MHz ( period = 12.054 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.147 ns                 ; 5.758 ns                ;
; 4.389 ns                                ; 82.96 MHz ( period = 12.054 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.167 ns                 ; 5.778 ns                ;
; 4.399 ns                                ; 83.10 MHz ( period = 12.034 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.216 ns                 ; 5.817 ns                ;
; 4.399 ns                                ; 83.10 MHz ( period = 12.034 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.216 ns                 ; 5.817 ns                ;
; 4.399 ns                                ; 83.10 MHz ( period = 12.034 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.216 ns                 ; 5.817 ns                ;
; 4.399 ns                                ; 83.10 MHz ( period = 12.034 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.216 ns                 ; 5.817 ns                ;
; 4.399 ns                                ; 83.10 MHz ( period = 12.034 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.216 ns                 ; 5.817 ns                ;
; 4.399 ns                                ; 83.10 MHz ( period = 12.034 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.216 ns                 ; 5.817 ns                ;
; 4.399 ns                                ; 83.10 MHz ( period = 12.034 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.216 ns                 ; 5.817 ns                ;
; 4.399 ns                                ; 83.10 MHz ( period = 12.034 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.216 ns                 ; 5.817 ns                ;
; 4.399 ns                                ; 83.10 MHz ( period = 12.034 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.216 ns                 ; 5.817 ns                ;
; 4.399 ns                                ; 83.10 MHz ( period = 12.034 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.216 ns                 ; 5.817 ns                ;
; 4.399 ns                                ; 83.10 MHz ( period = 12.034 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.216 ns                 ; 5.817 ns                ;
; 4.399 ns                                ; 83.10 MHz ( period = 12.034 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.216 ns                 ; 5.817 ns                ;
; 4.399 ns                                ; 83.10 MHz ( period = 12.034 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.196 ns                 ; 5.797 ns                ;
; 4.399 ns                                ; 83.10 MHz ( period = 12.034 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.216 ns                 ; 5.817 ns                ;
; 4.443 ns                                ; 83.71 MHz ( period = 11.946 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.186 ns                 ; 5.743 ns                ;
; 4.443 ns                                ; 83.71 MHz ( period = 11.946 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.186 ns                 ; 5.743 ns                ;
; 4.443 ns                                ; 83.71 MHz ( period = 11.946 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.186 ns                 ; 5.743 ns                ;
; 4.443 ns                                ; 83.71 MHz ( period = 11.946 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.186 ns                 ; 5.743 ns                ;
; 4.443 ns                                ; 83.71 MHz ( period = 11.946 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.186 ns                 ; 5.743 ns                ;
; 4.443 ns                                ; 83.71 MHz ( period = 11.946 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.186 ns                 ; 5.743 ns                ;
; 4.443 ns                                ; 83.71 MHz ( period = 11.946 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.186 ns                 ; 5.743 ns                ;
; 4.443 ns                                ; 83.71 MHz ( period = 11.946 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.186 ns                 ; 5.743 ns                ;
; 4.443 ns                                ; 83.71 MHz ( period = 11.946 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.186 ns                 ; 5.743 ns                ;
; 4.443 ns                                ; 83.71 MHz ( period = 11.946 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.186 ns                 ; 5.743 ns                ;
; 4.443 ns                                ; 83.71 MHz ( period = 11.946 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.186 ns                 ; 5.743 ns                ;
; 4.443 ns                                ; 83.71 MHz ( period = 11.946 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.186 ns                 ; 5.743 ns                ;
; 4.443 ns                                ; 83.71 MHz ( period = 11.946 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.166 ns                 ; 5.723 ns                ;
; 4.443 ns                                ; 83.71 MHz ( period = 11.946 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.186 ns                 ; 5.743 ns                ;
; 4.448 ns                                ; 83.78 MHz ( period = 11.936 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.207 ns                 ; 5.759 ns                ;
; 4.448 ns                                ; 83.78 MHz ( period = 11.936 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.207 ns                 ; 5.759 ns                ;
; 4.448 ns                                ; 83.78 MHz ( period = 11.936 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.207 ns                 ; 5.759 ns                ;
; 4.448 ns                                ; 83.78 MHz ( period = 11.936 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.207 ns                 ; 5.759 ns                ;
; 4.448 ns                                ; 83.78 MHz ( period = 11.936 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.207 ns                 ; 5.759 ns                ;
; 4.448 ns                                ; 83.78 MHz ( period = 11.936 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.207 ns                 ; 5.759 ns                ;
; 4.448 ns                                ; 83.78 MHz ( period = 11.936 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.207 ns                 ; 5.759 ns                ;
; 4.448 ns                                ; 83.78 MHz ( period = 11.936 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.207 ns                 ; 5.759 ns                ;
; 4.448 ns                                ; 83.78 MHz ( period = 11.936 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.207 ns                 ; 5.759 ns                ;
; 4.448 ns                                ; 83.78 MHz ( period = 11.936 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.207 ns                 ; 5.759 ns                ;
; 4.448 ns                                ; 83.78 MHz ( period = 11.936 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.207 ns                 ; 5.759 ns                ;
; 4.448 ns                                ; 83.78 MHz ( period = 11.936 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.207 ns                 ; 5.759 ns                ;
; 4.448 ns                                ; 83.78 MHz ( period = 11.936 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.187 ns                 ; 5.739 ns                ;
; 4.448 ns                                ; 83.78 MHz ( period = 11.936 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.207 ns                 ; 5.759 ns                ;
; 4.794 ns                                ; 88.94 MHz ( period = 11.244 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.215 ns                 ; 5.421 ns                ;
; 4.794 ns                                ; 88.94 MHz ( period = 11.244 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.215 ns                 ; 5.421 ns                ;
; 4.794 ns                                ; 88.94 MHz ( period = 11.244 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.215 ns                 ; 5.421 ns                ;
; 4.794 ns                                ; 88.94 MHz ( period = 11.244 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.215 ns                 ; 5.421 ns                ;
; 4.794 ns                                ; 88.94 MHz ( period = 11.244 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.215 ns                 ; 5.421 ns                ;
; 4.794 ns                                ; 88.94 MHz ( period = 11.244 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.215 ns                 ; 5.421 ns                ;
; 4.794 ns                                ; 88.94 MHz ( period = 11.244 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.215 ns                 ; 5.421 ns                ;
; 4.794 ns                                ; 88.94 MHz ( period = 11.244 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.215 ns                 ; 5.421 ns                ;
; 4.794 ns                                ; 88.94 MHz ( period = 11.244 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.215 ns                 ; 5.421 ns                ;
; 4.794 ns                                ; 88.94 MHz ( period = 11.244 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.215 ns                 ; 5.421 ns                ;
; 4.794 ns                                ; 88.94 MHz ( period = 11.244 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.215 ns                 ; 5.421 ns                ;
; 4.794 ns                                ; 88.94 MHz ( period = 11.244 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.215 ns                 ; 5.421 ns                ;
; 4.794 ns                                ; 88.94 MHz ( period = 11.244 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.195 ns                 ; 5.401 ns                ;
; 4.794 ns                                ; 88.94 MHz ( period = 11.244 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.215 ns                 ; 5.421 ns                ;
; 4.796 ns                                ; 88.97 MHz ( period = 11.240 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 5.416 ns                ;
; 4.796 ns                                ; 88.97 MHz ( period = 11.240 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 5.416 ns                ;
; 4.796 ns                                ; 88.97 MHz ( period = 11.240 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 5.416 ns                ;
; 4.796 ns                                ; 88.97 MHz ( period = 11.240 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 5.416 ns                ;
; 4.796 ns                                ; 88.97 MHz ( period = 11.240 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 5.416 ns                ;
; 4.796 ns                                ; 88.97 MHz ( period = 11.240 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 5.416 ns                ;
; 4.796 ns                                ; 88.97 MHz ( period = 11.240 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 5.416 ns                ;
; 4.796 ns                                ; 88.97 MHz ( period = 11.240 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 5.416 ns                ;
; 4.796 ns                                ; 88.97 MHz ( period = 11.240 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 5.416 ns                ;
; 4.796 ns                                ; 88.97 MHz ( period = 11.240 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 5.416 ns                ;
; 4.796 ns                                ; 88.97 MHz ( period = 11.240 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 5.416 ns                ;
; 4.796 ns                                ; 88.97 MHz ( period = 11.240 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 5.416 ns                ;
; 4.796 ns                                ; 88.97 MHz ( period = 11.240 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.192 ns                 ; 5.396 ns                ;
; 4.796 ns                                ; 88.97 MHz ( period = 11.240 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 5.416 ns                ;
; 4.818 ns                                ; 89.32 MHz ( period = 11.196 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.202 ns                 ; 5.384 ns                ;
; 4.818 ns                                ; 89.32 MHz ( period = 11.196 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.202 ns                 ; 5.384 ns                ;
; 4.818 ns                                ; 89.32 MHz ( period = 11.196 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.202 ns                 ; 5.384 ns                ;
; 4.818 ns                                ; 89.32 MHz ( period = 11.196 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.202 ns                 ; 5.384 ns                ;
; 4.818 ns                                ; 89.32 MHz ( period = 11.196 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.202 ns                 ; 5.384 ns                ;
; 4.818 ns                                ; 89.32 MHz ( period = 11.196 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.202 ns                 ; 5.384 ns                ;
; 4.818 ns                                ; 89.32 MHz ( period = 11.196 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.202 ns                 ; 5.384 ns                ;
; 4.818 ns                                ; 89.32 MHz ( period = 11.196 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.202 ns                 ; 5.384 ns                ;
; 4.818 ns                                ; 89.32 MHz ( period = 11.196 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.202 ns                 ; 5.384 ns                ;
; 4.818 ns                                ; 89.32 MHz ( period = 11.196 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.202 ns                 ; 5.384 ns                ;
; 4.818 ns                                ; 89.32 MHz ( period = 11.196 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.202 ns                 ; 5.384 ns                ;
; 4.818 ns                                ; 89.32 MHz ( period = 11.196 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.202 ns                 ; 5.384 ns                ;
; 4.818 ns                                ; 89.32 MHz ( period = 11.196 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.182 ns                 ; 5.364 ns                ;
; 4.818 ns                                ; 89.32 MHz ( period = 11.196 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.202 ns                 ; 5.384 ns                ;
; 4.871 ns                                ; 90.17 MHz ( period = 11.090 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.194 ns                 ; 5.323 ns                ;
; 4.871 ns                                ; 90.17 MHz ( period = 11.090 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.194 ns                 ; 5.323 ns                ;
; 4.871 ns                                ; 90.17 MHz ( period = 11.090 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.194 ns                 ; 5.323 ns                ;
; 4.871 ns                                ; 90.17 MHz ( period = 11.090 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.194 ns                 ; 5.323 ns                ;
; 4.871 ns                                ; 90.17 MHz ( period = 11.090 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.194 ns                 ; 5.323 ns                ;
; 4.871 ns                                ; 90.17 MHz ( period = 11.090 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.194 ns                 ; 5.323 ns                ;
; 4.871 ns                                ; 90.17 MHz ( period = 11.090 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.194 ns                 ; 5.323 ns                ;
; 4.871 ns                                ; 90.17 MHz ( period = 11.090 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.194 ns                 ; 5.323 ns                ;
; 4.871 ns                                ; 90.17 MHz ( period = 11.090 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.194 ns                 ; 5.323 ns                ;
; 4.871 ns                                ; 90.17 MHz ( period = 11.090 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.194 ns                 ; 5.323 ns                ;
; 4.871 ns                                ; 90.17 MHz ( period = 11.090 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.194 ns                 ; 5.323 ns                ;
; 4.871 ns                                ; 90.17 MHz ( period = 11.090 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.194 ns                 ; 5.323 ns                ;
; 4.871 ns                                ; 90.17 MHz ( period = 11.090 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.174 ns                 ; 5.303 ns                ;
; 4.871 ns                                ; 90.17 MHz ( period = 11.090 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.194 ns                 ; 5.323 ns                ;
; 4.986 ns                                ; 92.08 MHz ( period = 10.860 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.219 ns                 ; 5.233 ns                ;
; 4.986 ns                                ; 92.08 MHz ( period = 10.860 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.219 ns                 ; 5.233 ns                ;
; 4.986 ns                                ; 92.08 MHz ( period = 10.860 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.219 ns                 ; 5.233 ns                ;
; 4.986 ns                                ; 92.08 MHz ( period = 10.860 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.219 ns                 ; 5.233 ns                ;
; 4.986 ns                                ; 92.08 MHz ( period = 10.860 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.219 ns                 ; 5.233 ns                ;
; 4.986 ns                                ; 92.08 MHz ( period = 10.860 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.219 ns                 ; 5.233 ns                ;
; 4.986 ns                                ; 92.08 MHz ( period = 10.860 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.219 ns                 ; 5.233 ns                ;
; 4.986 ns                                ; 92.08 MHz ( period = 10.860 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.219 ns                 ; 5.233 ns                ;
; 4.986 ns                                ; 92.08 MHz ( period = 10.860 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.219 ns                 ; 5.233 ns                ;
; 4.986 ns                                ; 92.08 MHz ( period = 10.860 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.219 ns                 ; 5.233 ns                ;
; 4.986 ns                                ; 92.08 MHz ( period = 10.860 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.219 ns                 ; 5.233 ns                ;
; 4.986 ns                                ; 92.08 MHz ( period = 10.860 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.219 ns                 ; 5.233 ns                ;
; 4.986 ns                                ; 92.08 MHz ( period = 10.860 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.199 ns                 ; 5.213 ns                ;
; 4.986 ns                                ; 92.08 MHz ( period = 10.860 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.219 ns                 ; 5.233 ns                ;
; 5.270 ns                                ; 97.16 MHz ( period = 10.292 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[12]                                            ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.166 ns                 ; 4.896 ns                ;
; 5.348 ns                                ; 98.66 MHz ( period = 10.136 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.210 ns                 ; 4.862 ns                ;
; 5.348 ns                                ; 98.66 MHz ( period = 10.136 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.210 ns                 ; 4.862 ns                ;
; 5.348 ns                                ; 98.66 MHz ( period = 10.136 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.210 ns                 ; 4.862 ns                ;
; 5.348 ns                                ; 98.66 MHz ( period = 10.136 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.210 ns                 ; 4.862 ns                ;
; 5.348 ns                                ; 98.66 MHz ( period = 10.136 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.210 ns                 ; 4.862 ns                ;
; 5.348 ns                                ; 98.66 MHz ( period = 10.136 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.210 ns                 ; 4.862 ns                ;
; 5.348 ns                                ; 98.66 MHz ( period = 10.136 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.210 ns                 ; 4.862 ns                ;
; 5.348 ns                                ; 98.66 MHz ( period = 10.136 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.210 ns                 ; 4.862 ns                ;
; 5.348 ns                                ; 98.66 MHz ( period = 10.136 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.210 ns                 ; 4.862 ns                ;
; 5.348 ns                                ; 98.66 MHz ( period = 10.136 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.210 ns                 ; 4.862 ns                ;
; 5.348 ns                                ; 98.66 MHz ( period = 10.136 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.210 ns                 ; 4.862 ns                ;
; 5.348 ns                                ; 98.66 MHz ( period = 10.136 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.210 ns                 ; 4.862 ns                ;
; 5.348 ns                                ; 98.66 MHz ( period = 10.136 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.190 ns                 ; 4.842 ns                ;
; 5.348 ns                                ; 98.66 MHz ( period = 10.136 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.210 ns                 ; 4.862 ns                ;
; 5.356 ns                                ; 98.81 MHz ( period = 10.120 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.166 ns                 ; 4.810 ns                ;
; 5.357 ns                                ; 98.83 MHz ( period = 10.118 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.218 ns                 ; 4.861 ns                ;
; 5.357 ns                                ; 98.83 MHz ( period = 10.118 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.218 ns                 ; 4.861 ns                ;
; 5.357 ns                                ; 98.83 MHz ( period = 10.118 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.218 ns                 ; 4.861 ns                ;
; 5.357 ns                                ; 98.83 MHz ( period = 10.118 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.218 ns                 ; 4.861 ns                ;
; 5.357 ns                                ; 98.83 MHz ( period = 10.118 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.218 ns                 ; 4.861 ns                ;
; 5.357 ns                                ; 98.83 MHz ( period = 10.118 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.218 ns                 ; 4.861 ns                ;
; 5.357 ns                                ; 98.83 MHz ( period = 10.118 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.218 ns                 ; 4.861 ns                ;
; 5.357 ns                                ; 98.83 MHz ( period = 10.118 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.218 ns                 ; 4.861 ns                ;
; 5.357 ns                                ; 98.83 MHz ( period = 10.118 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.218 ns                 ; 4.861 ns                ;
; 5.357 ns                                ; 98.83 MHz ( period = 10.118 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.218 ns                 ; 4.861 ns                ;
; 5.357 ns                                ; 98.83 MHz ( period = 10.118 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.218 ns                 ; 4.861 ns                ;
; 5.357 ns                                ; 98.83 MHz ( period = 10.118 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.218 ns                 ; 4.861 ns                ;
; 5.357 ns                                ; 98.83 MHz ( period = 10.118 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.198 ns                 ; 4.841 ns                ;
; 5.357 ns                                ; 98.83 MHz ( period = 10.118 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.218 ns                 ; 4.861 ns                ;
; 5.360 ns                                ; 98.89 MHz ( period = 10.112 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.214 ns                 ; 4.854 ns                ;
; 5.360 ns                                ; 98.89 MHz ( period = 10.112 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.214 ns                 ; 4.854 ns                ;
; 5.360 ns                                ; 98.89 MHz ( period = 10.112 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.214 ns                 ; 4.854 ns                ;
; 5.360 ns                                ; 98.89 MHz ( period = 10.112 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.214 ns                 ; 4.854 ns                ;
; 5.360 ns                                ; 98.89 MHz ( period = 10.112 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.214 ns                 ; 4.854 ns                ;
; 5.360 ns                                ; 98.89 MHz ( period = 10.112 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.214 ns                 ; 4.854 ns                ;
; 5.360 ns                                ; 98.89 MHz ( period = 10.112 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.214 ns                 ; 4.854 ns                ;
; 5.360 ns                                ; 98.89 MHz ( period = 10.112 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.214 ns                 ; 4.854 ns                ;
; 5.360 ns                                ; 98.89 MHz ( period = 10.112 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.214 ns                 ; 4.854 ns                ;
; 5.360 ns                                ; 98.89 MHz ( period = 10.112 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.214 ns                 ; 4.854 ns                ;
; 5.360 ns                                ; 98.89 MHz ( period = 10.112 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.214 ns                 ; 4.854 ns                ;
; 5.360 ns                                ; 98.89 MHz ( period = 10.112 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.214 ns                 ; 4.854 ns                ;
; 5.360 ns                                ; 98.89 MHz ( period = 10.112 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.194 ns                 ; 4.834 ns                ;
; 5.360 ns                                ; 98.89 MHz ( period = 10.112 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.214 ns                 ; 4.854 ns                ;
; 5.381 ns                                ; 99.30 MHz ( period = 10.070 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.204 ns                 ; 4.823 ns                ;
; 5.381 ns                                ; 99.30 MHz ( period = 10.070 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.204 ns                 ; 4.823 ns                ;
; 5.381 ns                                ; 99.30 MHz ( period = 10.070 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.204 ns                 ; 4.823 ns                ;
; 5.381 ns                                ; 99.30 MHz ( period = 10.070 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.204 ns                 ; 4.823 ns                ;
; 5.381 ns                                ; 99.30 MHz ( period = 10.070 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.204 ns                 ; 4.823 ns                ;
; 5.381 ns                                ; 99.30 MHz ( period = 10.070 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.204 ns                 ; 4.823 ns                ;
; 5.381 ns                                ; 99.30 MHz ( period = 10.070 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.204 ns                 ; 4.823 ns                ;
; 5.381 ns                                ; 99.30 MHz ( period = 10.070 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.204 ns                 ; 4.823 ns                ;
; 5.381 ns                                ; 99.30 MHz ( period = 10.070 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.204 ns                 ; 4.823 ns                ;
; 5.381 ns                                ; 99.30 MHz ( period = 10.070 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.204 ns                 ; 4.823 ns                ;
; 5.381 ns                                ; 99.30 MHz ( period = 10.070 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.204 ns                 ; 4.823 ns                ;
; 5.381 ns                                ; 99.30 MHz ( period = 10.070 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.204 ns                 ; 4.823 ns                ;
; 5.381 ns                                ; 99.30 MHz ( period = 10.070 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.184 ns                 ; 4.803 ns                ;
; 5.381 ns                                ; 99.30 MHz ( period = 10.070 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.204 ns                 ; 4.823 ns                ;
; 5.442 ns                                ; 100.52 MHz ( period = 9.948 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.166 ns                 ; 4.724 ns                ;
; 5.528 ns                                ; 102.29 MHz ( period = 9.776 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.166 ns                 ; 4.638 ns                ;
; 5.614 ns                                ; 104.12 MHz ( period = 9.604 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[8]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.166 ns                 ; 4.552 ns                ;
; 5.700 ns                                ; 106.02 MHz ( period = 9.432 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[7]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.166 ns                 ; 4.466 ns                ;
; 5.786 ns                                ; 107.99 MHz ( period = 9.260 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[6]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.166 ns                 ; 4.380 ns                ;
; 5.804 ns                                ; 108.41 MHz ( period = 9.224 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.169 ns                 ; 4.365 ns                ;
; 5.804 ns                                ; 108.41 MHz ( period = 9.224 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.169 ns                 ; 4.365 ns                ;
; 5.804 ns                                ; 108.41 MHz ( period = 9.224 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.169 ns                 ; 4.365 ns                ;
; 5.804 ns                                ; 108.41 MHz ( period = 9.224 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.169 ns                 ; 4.365 ns                ;
; 5.804 ns                                ; 108.41 MHz ( period = 9.224 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.169 ns                 ; 4.365 ns                ;
; 5.804 ns                                ; 108.41 MHz ( period = 9.224 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.169 ns                 ; 4.365 ns                ;
; 5.804 ns                                ; 108.41 MHz ( period = 9.224 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.169 ns                 ; 4.365 ns                ;
; 5.804 ns                                ; 108.41 MHz ( period = 9.224 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.169 ns                 ; 4.365 ns                ;
; 5.804 ns                                ; 108.41 MHz ( period = 9.224 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.169 ns                 ; 4.365 ns                ;
; 5.804 ns                                ; 108.41 MHz ( period = 9.224 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.169 ns                 ; 4.365 ns                ;
; 5.804 ns                                ; 108.41 MHz ( period = 9.224 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.169 ns                 ; 4.365 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FPGA_CLK6IN'                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------+------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                ; To                                       ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------+------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; -6.216 ns                               ; 70.34 MHz ( period = 14.216 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.971 ns               ;
; -6.130 ns                               ; 70.77 MHz ( period = 14.130 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.885 ns               ;
; -6.104 ns                               ; 70.90 MHz ( period = 14.104 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.699 ns                  ; 13.803 ns               ;
; -6.093 ns                               ; 70.96 MHz ( period = 14.093 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[9]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.800 ns               ;
; -6.090 ns                               ; 70.97 MHz ( period = 14.090 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[7]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.797 ns               ;
; -6.083 ns                               ; 71.01 MHz ( period = 14.083 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[2]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.790 ns               ;
; -6.080 ns                               ; 71.02 MHz ( period = 14.080 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[4]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.787 ns               ;
; -6.077 ns                               ; 71.04 MHz ( period = 14.077 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[10]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.784 ns               ;
; -6.069 ns                               ; 71.08 MHz ( period = 14.069 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[0]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.736 ns                  ; 13.805 ns               ;
; -6.044 ns                               ; 71.20 MHz ( period = 14.044 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.799 ns               ;
; -6.018 ns                               ; 71.34 MHz ( period = 14.018 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.699 ns                  ; 13.717 ns               ;
; -6.014 ns                               ; 71.36 MHz ( period = 14.014 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[15]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.767 ns               ;
; -6.007 ns                               ; 71.39 MHz ( period = 14.007 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[9]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.714 ns               ;
; -6.004 ns                               ; 71.41 MHz ( period = 14.004 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[7]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.711 ns               ;
; -5.997 ns                               ; 71.44 MHz ( period = 13.997 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[2]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.704 ns               ;
; -5.994 ns                               ; 71.46 MHz ( period = 13.994 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[4]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.701 ns               ;
; -5.991 ns                               ; 71.47 MHz ( period = 13.991 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[10]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.698 ns               ;
; -5.983 ns                               ; 71.52 MHz ( period = 13.983 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[0]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.736 ns                  ; 13.719 ns               ;
; -5.969 ns                               ; 71.59 MHz ( period = 13.969 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~56 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.724 ns               ;
; -5.958 ns                               ; 71.64 MHz ( period = 13.958 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.713 ns               ;
; -5.932 ns                               ; 71.78 MHz ( period = 13.932 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.699 ns                  ; 13.631 ns               ;
; -5.930 ns                               ; 71.79 MHz ( period = 13.930 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.683 ns               ;
; -5.928 ns                               ; 71.80 MHz ( period = 13.928 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[15]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.681 ns               ;
; -5.926 ns                               ; 71.81 MHz ( period = 13.926 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[3]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.679 ns               ;
; -5.921 ns                               ; 71.83 MHz ( period = 13.921 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[9]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.628 ns               ;
; -5.918 ns                               ; 71.85 MHz ( period = 13.918 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[7]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.625 ns               ;
; -5.914 ns                               ; 71.87 MHz ( period = 13.914 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[14]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.667 ns               ;
; -5.911 ns                               ; 71.89 MHz ( period = 13.911 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[2]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.618 ns               ;
; -5.908 ns                               ; 71.90 MHz ( period = 13.908 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[4]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.615 ns               ;
; -5.905 ns                               ; 71.92 MHz ( period = 13.905 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[10]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.612 ns               ;
; -5.898 ns                               ; 71.95 MHz ( period = 13.898 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[8]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.651 ns               ;
; -5.897 ns                               ; 71.96 MHz ( period = 13.897 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[0]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.736 ns                  ; 13.633 ns               ;
; -5.883 ns                               ; 72.03 MHz ( period = 13.883 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~56 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.638 ns               ;
; -5.880 ns                               ; 72.05 MHz ( period = 13.880 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.606 ns               ;
; -5.874 ns                               ; 72.08 MHz ( period = 13.874 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[19]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.600 ns               ;
; -5.872 ns                               ; 72.09 MHz ( period = 13.872 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.627 ns               ;
; -5.846 ns                               ; 72.22 MHz ( period = 13.846 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.699 ns                  ; 13.545 ns               ;
; -5.844 ns                               ; 72.23 MHz ( period = 13.844 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.597 ns               ;
; -5.842 ns                               ; 72.24 MHz ( period = 13.842 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[15]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.595 ns               ;
; -5.840 ns                               ; 72.25 MHz ( period = 13.840 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[3]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.593 ns               ;
; -5.835 ns                               ; 72.28 MHz ( period = 13.835 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[9]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.542 ns               ;
; -5.832 ns                               ; 72.30 MHz ( period = 13.832 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[7]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.539 ns               ;
; -5.828 ns                               ; 72.32 MHz ( period = 13.828 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[14]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.581 ns               ;
; -5.825 ns                               ; 72.33 MHz ( period = 13.825 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[2]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.532 ns               ;
; -5.822 ns                               ; 72.35 MHz ( period = 13.822 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[4]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.529 ns               ;
; -5.819 ns                               ; 72.36 MHz ( period = 13.819 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[10]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.526 ns               ;
; -5.812 ns                               ; 72.40 MHz ( period = 13.812 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[8]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.565 ns               ;
; -5.811 ns                               ; 72.41 MHz ( period = 13.811 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[0]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.736 ns                  ; 13.547 ns               ;
; -5.800 ns                               ; 72.46 MHz ( period = 13.800 ns )                    ; frequency[3]                                                        ; SPI:Alex_SPI_Tx|SPI_data                 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 10.926 ns                 ; 16.726 ns               ;
; -5.797 ns                               ; 72.48 MHz ( period = 13.797 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~56 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.552 ns               ;
; -5.794 ns                               ; 72.50 MHz ( period = 13.794 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.520 ns               ;
; -5.788 ns                               ; 72.53 MHz ( period = 13.788 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[19]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.514 ns               ;
; -5.786 ns                               ; 72.54 MHz ( period = 13.786 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.541 ns               ;
; -5.760 ns                               ; 72.67 MHz ( period = 13.760 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.699 ns                  ; 13.459 ns               ;
; -5.758 ns                               ; 72.68 MHz ( period = 13.758 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.511 ns               ;
; -5.756 ns                               ; 72.70 MHz ( period = 13.756 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[15]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.509 ns               ;
; -5.754 ns                               ; 72.71 MHz ( period = 13.754 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[3]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.507 ns               ;
; -5.749 ns                               ; 72.73 MHz ( period = 13.749 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[9]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.456 ns               ;
; -5.746 ns                               ; 72.75 MHz ( period = 13.746 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[7]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.453 ns               ;
; -5.742 ns                               ; 72.77 MHz ( period = 13.742 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[14]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.495 ns               ;
; -5.739 ns                               ; 72.79 MHz ( period = 13.739 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[2]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.446 ns               ;
; -5.736 ns                               ; 72.80 MHz ( period = 13.736 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[4]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.443 ns               ;
; -5.733 ns                               ; 72.82 MHz ( period = 13.733 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[10]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.440 ns               ;
; -5.726 ns                               ; 72.85 MHz ( period = 13.726 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[8]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.479 ns               ;
; -5.725 ns                               ; 72.86 MHz ( period = 13.725 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[0]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.736 ns                  ; 13.461 ns               ;
; -5.711 ns                               ; 72.93 MHz ( period = 13.711 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~56 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.466 ns               ;
; -5.708 ns                               ; 72.95 MHz ( period = 13.708 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.434 ns               ;
; -5.702 ns                               ; 72.98 MHz ( period = 13.702 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[19]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.428 ns               ;
; -5.700 ns                               ; 72.99 MHz ( period = 13.700 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[40] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.455 ns               ;
; -5.674 ns                               ; 73.13 MHz ( period = 13.674 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.699 ns                  ; 13.373 ns               ;
; -5.672 ns                               ; 73.14 MHz ( period = 13.672 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.425 ns               ;
; -5.670 ns                               ; 73.15 MHz ( period = 13.670 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[15]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.423 ns               ;
; -5.668 ns                               ; 73.16 MHz ( period = 13.668 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[3]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.421 ns               ;
; -5.663 ns                               ; 73.19 MHz ( period = 13.663 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[9]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.370 ns               ;
; -5.660 ns                               ; 73.21 MHz ( period = 13.660 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[7]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.367 ns               ;
; -5.660 ns                               ; 73.21 MHz ( period = 13.660 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[8]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.386 ns               ;
; -5.658 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[17]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.384 ns               ;
; -5.658 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.384 ns               ;
; -5.658 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[11]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.384 ns               ;
; -5.656 ns                               ; 73.23 MHz ( period = 13.656 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[14]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.409 ns               ;
; -5.656 ns                               ; 73.23 MHz ( period = 13.656 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[6]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.382 ns               ;
; -5.653 ns                               ; 73.24 MHz ( period = 13.653 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[2]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.360 ns               ;
; -5.650 ns                               ; 73.26 MHz ( period = 13.650 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[4]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.357 ns               ;
; -5.650 ns                               ; 73.26 MHz ( period = 13.650 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[12]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.376 ns               ;
; -5.650 ns                               ; 73.26 MHz ( period = 13.650 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[5]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.384 ns               ;
; -5.649 ns                               ; 73.27 MHz ( period = 13.649 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[14]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.375 ns               ;
; -5.647 ns                               ; 73.28 MHz ( period = 13.647 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[10]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.354 ns               ;
; -5.647 ns                               ; 73.28 MHz ( period = 13.647 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[15]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.373 ns               ;
; -5.640 ns                               ; 73.31 MHz ( period = 13.640 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[8]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.393 ns               ;
; -5.639 ns                               ; 73.32 MHz ( period = 13.639 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[0]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.736 ns                  ; 13.375 ns               ;
; -5.638 ns                               ; 73.32 MHz ( period = 13.638 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[3]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.364 ns               ;
; -5.634 ns                               ; 73.35 MHz ( period = 13.634 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[1]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.368 ns               ;
; -5.629 ns                               ; 73.37 MHz ( period = 13.629 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[13]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.363 ns               ;
; -5.625 ns                               ; 73.39 MHz ( period = 13.625 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~56 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.380 ns               ;
; -5.622 ns                               ; 73.41 MHz ( period = 13.622 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.348 ns               ;
; -5.616 ns                               ; 73.44 MHz ( period = 13.616 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[19]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.342 ns               ;
; -5.611 ns                               ; 73.47 MHz ( period = 13.611 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[21]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.699 ns                  ; 13.310 ns               ;
; -5.599 ns                               ; 73.53 MHz ( period = 13.599 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[19]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.699 ns                  ; 13.298 ns               ;
; -5.588 ns                               ; 73.59 MHz ( period = 13.588 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[40] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.699 ns                  ; 13.287 ns               ;
; -5.586 ns                               ; 73.61 MHz ( period = 13.586 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.339 ns               ;
; -5.584 ns                               ; 73.62 MHz ( period = 13.584 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[15]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.337 ns               ;
; -5.582 ns                               ; 73.63 MHz ( period = 13.582 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[3]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.335 ns               ;
; -5.577 ns                               ; 73.65 MHz ( period = 13.577 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[9]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[40] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.284 ns               ;
; -5.574 ns                               ; 73.67 MHz ( period = 13.574 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[7]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[40] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.281 ns               ;
; -5.574 ns                               ; 73.67 MHz ( period = 13.574 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[8]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.300 ns               ;
; -5.572 ns                               ; 73.68 MHz ( period = 13.572 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[17]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.298 ns               ;
; -5.572 ns                               ; 73.68 MHz ( period = 13.572 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.298 ns               ;
; -5.572 ns                               ; 73.68 MHz ( period = 13.572 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[11]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.298 ns               ;
; -5.572 ns                               ; 73.68 MHz ( period = 13.572 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[12]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.325 ns               ;
; -5.570 ns                               ; 73.69 MHz ( period = 13.570 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[6]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.296 ns               ;
; -5.570 ns                               ; 73.69 MHz ( period = 13.570 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[14]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.323 ns               ;
; -5.567 ns                               ; 73.71 MHz ( period = 13.567 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[2]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[40] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.274 ns               ;
; -5.565 ns                               ; 73.72 MHz ( period = 13.565 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[0]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.763 ns                  ; 13.328 ns               ;
; -5.564 ns                               ; 73.72 MHz ( period = 13.564 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[4]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[40] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.271 ns               ;
; -5.564 ns                               ; 73.72 MHz ( period = 13.564 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[12]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.290 ns               ;
; -5.564 ns                               ; 73.72 MHz ( period = 13.564 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[5]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.298 ns               ;
; -5.563 ns                               ; 73.73 MHz ( period = 13.563 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[14]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.289 ns               ;
; -5.561 ns                               ; 73.74 MHz ( period = 13.561 ns )                    ; frequency[17]                                                       ; SPI:Alex_SPI_Tx|SPI_data                 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 10.819 ns                 ; 16.380 ns               ;
; -5.561 ns                               ; 73.74 MHz ( period = 13.561 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[10]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[40] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.268 ns               ;
; -5.561 ns                               ; 73.74 MHz ( period = 13.561 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[15]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.287 ns               ;
; -5.560 ns                               ; 73.75 MHz ( period = 13.560 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[11]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.313 ns               ;
; -5.558 ns                               ; 73.76 MHz ( period = 13.558 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[5]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.761 ns                  ; 13.319 ns               ;
; -5.554 ns                               ; 73.78 MHz ( period = 13.554 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[8]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.307 ns               ;
; -5.554 ns                               ; 73.78 MHz ( period = 13.554 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[1]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.761 ns                  ; 13.315 ns               ;
; -5.553 ns                               ; 73.78 MHz ( period = 13.553 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[0]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[40] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.736 ns                  ; 13.289 ns               ;
; -5.552 ns                               ; 73.79 MHz ( period = 13.552 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[3]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.278 ns               ;
; -5.550 ns                               ; 73.80 MHz ( period = 13.550 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[17]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.303 ns               ;
; -5.550 ns                               ; 73.80 MHz ( period = 13.550 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[13]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.761 ns                  ; 13.311 ns               ;
; -5.548 ns                               ; 73.81 MHz ( period = 13.548 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[1]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.282 ns               ;
; -5.547 ns                               ; 73.82 MHz ( period = 13.547 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[20]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.699 ns                  ; 13.246 ns               ;
; -5.547 ns                               ; 73.82 MHz ( period = 13.547 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[6]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.300 ns               ;
; -5.543 ns                               ; 73.84 MHz ( period = 13.543 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[13]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.277 ns               ;
; -5.539 ns                               ; 73.86 MHz ( period = 13.539 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~56 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.294 ns               ;
; -5.536 ns                               ; 73.88 MHz ( period = 13.536 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.262 ns               ;
; -5.536 ns                               ; 73.88 MHz ( period = 13.536 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[10]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.270 ns               ;
; -5.530 ns                               ; 73.91 MHz ( period = 13.530 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[19]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.256 ns               ;
; -5.525 ns                               ; 73.94 MHz ( period = 13.525 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[21]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.699 ns                  ; 13.224 ns               ;
; -5.517 ns                               ; 73.98 MHz ( period = 13.517 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[9]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.251 ns               ;
; -5.513 ns                               ; 74.00 MHz ( period = 13.513 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[19]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.699 ns                  ; 13.212 ns               ;
; -5.510 ns                               ; 74.02 MHz ( period = 13.510 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[39] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.265 ns               ;
; -5.500 ns                               ; 74.07 MHz ( period = 13.500 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.253 ns               ;
; -5.498 ns                               ; 74.09 MHz ( period = 13.498 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[15]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[40] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.251 ns               ;
; -5.496 ns                               ; 74.10 MHz ( period = 13.496 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[3]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.249 ns               ;
; -5.488 ns                               ; 74.14 MHz ( period = 13.488 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[8]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.214 ns               ;
; -5.486 ns                               ; 74.15 MHz ( period = 13.486 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[17]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.212 ns               ;
; -5.486 ns                               ; 74.15 MHz ( period = 13.486 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.212 ns               ;
; -5.486 ns                               ; 74.15 MHz ( period = 13.486 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[11]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.212 ns               ;
; -5.486 ns                               ; 74.15 MHz ( period = 13.486 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[12]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.239 ns               ;
; -5.484 ns                               ; 74.16 MHz ( period = 13.484 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[6]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.210 ns               ;
; -5.484 ns                               ; 74.16 MHz ( period = 13.484 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[14]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.237 ns               ;
; -5.479 ns                               ; 74.19 MHz ( period = 13.479 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[0]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.763 ns                  ; 13.242 ns               ;
; -5.478 ns                               ; 74.19 MHz ( period = 13.478 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[12]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.204 ns               ;
; -5.478 ns                               ; 74.19 MHz ( period = 13.478 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[5]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.212 ns               ;
; -5.477 ns                               ; 74.20 MHz ( period = 13.477 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[14]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.203 ns               ;
; -5.475 ns                               ; 74.21 MHz ( period = 13.475 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[15]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.201 ns               ;
; -5.474 ns                               ; 74.22 MHz ( period = 13.474 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[11]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.227 ns               ;
; -5.472 ns                               ; 74.23 MHz ( period = 13.472 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[5]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.761 ns                  ; 13.233 ns               ;
; -5.468 ns                               ; 74.25 MHz ( period = 13.468 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[1]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.761 ns                  ; 13.229 ns               ;
; -5.468 ns                               ; 74.25 MHz ( period = 13.468 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[8]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.221 ns               ;
; -5.466 ns                               ; 74.26 MHz ( period = 13.466 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[3]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.192 ns               ;
; -5.464 ns                               ; 74.27 MHz ( period = 13.464 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[17]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.217 ns               ;
; -5.464 ns                               ; 74.27 MHz ( period = 13.464 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[13]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.761 ns                  ; 13.225 ns               ;
; -5.462 ns                               ; 74.28 MHz ( period = 13.462 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[1]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.196 ns               ;
; -5.461 ns                               ; 74.29 MHz ( period = 13.461 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[20]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.699 ns                  ; 13.160 ns               ;
; -5.461 ns                               ; 74.29 MHz ( period = 13.461 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[6]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.214 ns               ;
; -5.457 ns                               ; 74.31 MHz ( period = 13.457 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[13]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.191 ns               ;
; -5.453 ns                               ; 74.33 MHz ( period = 13.453 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~56 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[40] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.208 ns               ;
; -5.453 ns                               ; 74.33 MHz ( period = 13.453 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[20]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.179 ns               ;
; -5.450 ns                               ; 74.35 MHz ( period = 13.450 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[10]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.184 ns               ;
; -5.450 ns                               ; 74.35 MHz ( period = 13.450 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.176 ns               ;
; -5.444 ns                               ; 74.38 MHz ( period = 13.444 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[19]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.170 ns               ;
; -5.439 ns                               ; 74.41 MHz ( period = 13.439 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[21]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.699 ns                  ; 13.138 ns               ;
; -5.432 ns                               ; 74.45 MHz ( period = 13.432 ns )                    ; frequency[1]                                                        ; SPI:Alex_SPI_Tx|SPI_data                 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 10.926 ns                 ; 16.358 ns               ;
; -5.431 ns                               ; 74.45 MHz ( period = 13.431 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[9]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.165 ns               ;
; -5.427 ns                               ; 74.48 MHz ( period = 13.427 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[19]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.699 ns                  ; 13.126 ns               ;
; -5.424 ns                               ; 74.49 MHz ( period = 13.424 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[38] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.755 ns                  ; 13.179 ns               ;
; -5.414 ns                               ; 74.55 MHz ( period = 13.414 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[40] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.167 ns               ;
; -5.412 ns                               ; 74.56 MHz ( period = 13.412 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[2]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.146 ns               ;
; -5.411 ns                               ; 74.57 MHz ( period = 13.411 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[4]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.145 ns               ;
; -5.410 ns                               ; 74.57 MHz ( period = 13.410 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[3]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[40] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.163 ns               ;
; -5.402 ns                               ; 74.62 MHz ( period = 13.402 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[8]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.128 ns               ;
; -5.400 ns                               ; 74.63 MHz ( period = 13.400 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[17]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.126 ns               ;
; -5.400 ns                               ; 74.63 MHz ( period = 13.400 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.126 ns               ;
; -5.400 ns                               ; 74.63 MHz ( period = 13.400 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[11]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.126 ns               ;
; -5.400 ns                               ; 74.63 MHz ( period = 13.400 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[12]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.153 ns               ;
; -5.398 ns                               ; 74.64 MHz ( period = 13.398 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[6]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.124 ns               ;
; -5.398 ns                               ; 74.64 MHz ( period = 13.398 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[39] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.699 ns                  ; 13.097 ns               ;
; -5.398 ns                               ; 74.64 MHz ( period = 13.398 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[14]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[40] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.151 ns               ;
; -5.393 ns                               ; 74.67 MHz ( period = 13.393 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[0]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.763 ns                  ; 13.156 ns               ;
; -5.392 ns                               ; 74.67 MHz ( period = 13.392 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[12]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.118 ns               ;
; -5.392 ns                               ; 74.67 MHz ( period = 13.392 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[5]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.126 ns               ;
; -5.391 ns                               ; 74.68 MHz ( period = 13.391 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[14]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.117 ns               ;
; -5.389 ns                               ; 74.69 MHz ( period = 13.389 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[15]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.726 ns                  ; 13.115 ns               ;
; -5.389 ns                               ; 74.69 MHz ( period = 13.389 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[7]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.123 ns               ;
; -5.388 ns                               ; 74.69 MHz ( period = 13.388 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[11]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.141 ns               ;
; -5.387 ns                               ; 74.70 MHz ( period = 13.387 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[9]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[39] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.094 ns               ;
; -5.386 ns                               ; 74.70 MHz ( period = 13.386 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[5]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.761 ns                  ; 13.147 ns               ;
; -5.384 ns                               ; 74.72 MHz ( period = 13.384 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[7]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[39] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.707 ns                  ; 13.091 ns               ;
; -5.382 ns                               ; 74.73 MHz ( period = 13.382 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[1]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.761 ns                  ; 13.143 ns               ;
; -5.382 ns                               ; 74.73 MHz ( period = 13.382 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[8]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[40] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.753 ns                  ; 13.135 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                     ;                                          ;             ;             ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------+------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                          ; To                                                                                                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.389 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg2 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.478 ns                   ; 1.867 ns                 ;
; 0.400 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg4 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.478 ns                   ; 1.878 ns                 ;
; 0.412 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~porta_address_reg7 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.058 ns                   ; 1.470 ns                 ;
; 0.418 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg3 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.478 ns                   ; 1.896 ns                 ;
; 0.425 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~porta_address_reg3 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.058 ns                   ; 1.483 ns                 ;
; 0.425 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.478 ns                   ; 1.903 ns                 ;
; 0.428 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg9 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.478 ns                   ; 1.906 ns                 ;
; 0.471 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~porta_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.889 ns                   ; 2.360 ns                 ;
; 0.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~porta_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.889 ns                   ; 2.378 ns                 ;
; 0.499 ns                                ; got_sync                                                                                                                      ; got_sync                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|clean_pb                                                                                                      ; debounce:de_PTT|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|clean_pb                                                                                                      ; debounce:de_dot|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|clean_pb                                                                                                     ; debounce:de_dash|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLEN                                                                                                                          ; SLEN                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_sync.0000                                                                                                               ; state_sync.0000                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_sync.0100                                                                                                               ; state_sync.0100                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_ADR[1]~reg0                                                                                                              ; FIFO_ADR[1]~reg0                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLOE~reg0                                                                                                                     ; SLOE~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLRD~reg0                                                                                                                     ; SLRD~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_read_clock                                                                                                                 ; Tx_read_clock                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[2]                                                                                                                   ; state_FX[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[1]                                                                                                                   ; state_FX[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[3]                                                                                                                   ; state_FX[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[0]                                                                                                                   ; state_FX[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.768 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg6 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.478 ns                   ; 2.246 ns                 ;
; 0.777 ns                                ; state_FX[2]                                                                                                                   ; SLRD~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.779 ns                 ;
; 0.778 ns                                ; state_FX[2]                                                                                                                   ; state_FX[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.780 ns                 ;
; 0.780 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~porta_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.889 ns                   ; 2.669 ns                 ;
; 0.789 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~porta_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.889 ns                   ; 2.678 ns                 ;
; 0.796 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~porta_address_reg6 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.058 ns                   ; 1.854 ns                 ;
; 0.798 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg5 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.478 ns                   ; 2.276 ns                 ;
; 0.800 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~porta_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.892 ns                   ; 2.692 ns                 ;
; 0.803 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~porta_address_reg7 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.442 ns                   ; 2.245 ns                 ;
; 0.807 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~porta_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.040 ns                   ; 1.847 ns                 ;
; 0.814 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~porta_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.461 ns                   ; 2.275 ns                 ;
; 0.815 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~porta_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.892 ns                   ; 2.707 ns                 ;
; 0.827 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~porta_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.889 ns                   ; 2.716 ns                 ;
; 0.831 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~porta_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.889 ns                   ; 2.720 ns                 ;
; 0.838 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~porta_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.892 ns                   ; 2.730 ns                 ;
; 0.838 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~porta_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.461 ns                   ; 2.299 ns                 ;
; 0.839 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~porta_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.892 ns                   ; 2.731 ns                 ;
; 0.840 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~porta_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.465 ns                   ; 2.305 ns                 ;
; 0.841 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~porta_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.892 ns                   ; 2.733 ns                 ;
; 0.845 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~porta_address_reg6 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.442 ns                   ; 2.287 ns                 ;
; 0.855 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~porta_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.040 ns                   ; 1.895 ns                 ;
; 0.856 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg8 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.478 ns                   ; 2.334 ns                 ;
; 0.860 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~porta_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.040 ns                   ; 1.900 ns                 ;
; 0.864 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~porta_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.889 ns                   ; 2.753 ns                 ;
; 0.867 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg1 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.478 ns                   ; 2.345 ns                 ;
; 0.869 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~porta_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.892 ns                   ; 2.761 ns                 ;
; 0.871 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~porta_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.040 ns                   ; 1.911 ns                 ;
; 0.872 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~porta_address_reg8 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.442 ns                   ; 2.314 ns                 ;
; 0.872 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~porta_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.892 ns                   ; 2.764 ns                 ;
; 0.875 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~porta_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.461 ns                   ; 2.336 ns                 ;
; 0.878 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~porta_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.465 ns                   ; 2.343 ns                 ;
; 0.878 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~porta_address_reg3 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.442 ns                   ; 2.320 ns                 ;
; 0.879 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~porta_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.461 ns                   ; 2.340 ns                 ;
; 0.880 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~porta_address_reg1 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.442 ns                   ; 2.322 ns                 ;
; 0.880 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~porta_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.461 ns                   ; 2.341 ns                 ;
; 0.881 ns                                ; debounce:de_dot|pb_history[2]                                                                                                 ; debounce:de_dot|pb_history[3]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.883 ns                 ;
; 0.882 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|rdptr_g[1]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.329 ns                   ; 1.211 ns                 ;
; 0.884 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~porta_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.465 ns                   ; 2.349 ns                 ;
; 0.886 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~porta_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.465 ns                   ; 2.351 ns                 ;
; 0.887 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~porta_address_reg2 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.442 ns                   ; 2.329 ns                 ;
; 0.891 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[5]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.893 ns                 ;
; 0.892 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~porta_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.461 ns                   ; 2.353 ns                 ;
; 0.893 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[11]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.895 ns                 ;
; 0.893 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[6]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.895 ns                 ;
; 0.893 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|rdptr_g[8]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.329 ns                   ; 1.222 ns                 ;
; 0.897 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[4]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.899 ns                 ;
; 0.898 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~porta_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.461 ns                   ; 2.359 ns                 ;
; 0.898 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[9]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.900 ns                 ;
; 0.899 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~porta_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.465 ns                   ; 2.364 ns                 ;
; 0.900 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[0]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.902 ns                 ;
; 0.906 ns                                ; debounce:de_dot|pb_history[1]                                                                                                 ; debounce:de_dot|pb_history[2]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.908 ns                 ;
; 0.911 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~porta_address_reg9 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.442 ns                   ; 2.353 ns                 ;
; 0.916 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~porta_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.889 ns                   ; 2.805 ns                 ;
; 0.926 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~porta_address_reg4 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.442 ns                   ; 2.368 ns                 ;
; 0.927 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~porta_address_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.442 ns                   ; 2.369 ns                 ;
; 0.928 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~porta_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.892 ns                   ; 2.820 ns                 ;
; 0.932 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~porta_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.040 ns                   ; 1.972 ns                 ;
; 0.944 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|rdptr_g[0]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.946 ns                 ;
; 0.954 ns                                ; debounce:de_dash|pb_history[3]                                                                                                ; debounce:de_dash|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.956 ns                 ;
; 0.963 ns                                ; Rx_control_1[7]                                                                                                               ; frequency_HZ[31]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 0.964 ns                 ;
; 0.971 ns                                ; Rx_control_2[3]                                                                                                               ; frequency_HZ[19]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.973 ns                 ;
; 1.040 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[3]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.041 ns                 ;
; 1.042 ns                                ; Rx_control_2[5]                                                                                                               ; frequency_HZ[21]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.043 ns                 ;
; 1.054 ns                                ; Rx_control_3[0]                                                                                                               ; frequency_HZ[8]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.055 ns                 ;
; 1.056 ns                                ; Rx_control_3[5]                                                                                                               ; frequency_HZ[13]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.057 ns                 ;
; 1.058 ns                                ; Rx_control_4[3]                                                                                                               ; frequency_HZ[3]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.059 ns                 ;
; 1.067 ns                                ; Rx_control_3[3]                                                                                                               ; frequency_HZ[11]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.068 ns                 ;
; 1.068 ns                                ; state_sync.0000                                                                                                               ; state_sync.0001                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.070 ns                 ;
; 1.072 ns                                ; CC_sync_count[0]                                                                                                              ; CC_sync_count[7]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.074 ns                 ;
; 1.077 ns                                ; debounce:de_dash|pb_history[1]                                                                                                ; debounce:de_dash|pb_history[2]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.079 ns                 ;
; 1.106 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[12]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.109 ns                 ;
; 1.112 ns                                ; debounce:de_PTT|pb_history[1]                                                                                                 ; debounce:de_PTT|pb_history[2]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.114 ns                 ;
; 1.113 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[8]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.116 ns                 ;
; 1.124 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|rdptr_g[5]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.329 ns                   ; 1.453 ns                 ;
; 1.134 ns                                ; debounce:de_dash|pb_history[2]                                                                                                ; debounce:de_dash|pb_history[3]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.136 ns                 ;
; 1.146 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|rdptr_g[6]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.329 ns                   ; 1.475 ns                 ;
; 1.146 ns                                ; state_FX[0]                                                                                                                   ; SLWR~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.148 ns                 ;
; 1.149 ns                                ; debounce:de_dot|count[0]                                                                                                      ; debounce:de_dot|count[0]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.149 ns                                ; debounce:de_dash|count[0]                                                                                                     ; debounce:de_dash|count[0]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.151 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~porta_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.892 ns                   ; 3.043 ns                 ;
; 1.152 ns                                ; state_sync.0001                                                                                                               ; state_sync.0010                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.154 ns                 ;
; 1.154 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|rdptr_g[9]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.329 ns                   ; 1.483 ns                 ;
; 1.156 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[2]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[3]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.157 ns                                ; Rx_control_4[6]                                                                                                               ; frequency_HZ[6]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.159 ns                 ;
; 1.158 ns                                ; Rx_control_3[1]                                                                                                               ; frequency_HZ[9]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; debounce:de_PTT|count[9]                                                                                                      ; debounce:de_PTT|count[9]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; debounce:de_dash|count[9]                                                                                                     ; debounce:de_dash|count[9]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; debounce:de_dash|pb_history[0]                                                                                                ; debounce:de_dash|pb_history[1]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.161 ns                                ; Rx_control_3[2]                                                                                                               ; frequency_HZ[10]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[7]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[0]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[1]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.162 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[2]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.164 ns                 ;
; 1.162 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[10]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.164 ns                 ;
; 1.163 ns                                ; Rx_control_3[4]                                                                                                               ; frequency_HZ[12]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; Rx_control_1[6]                                                                                                               ; frequency_HZ[30]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; debounce:de_dot|count[9]                                                                                                      ; debounce:de_dot|count[9]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; debounce:de_PTT|count[10]                                                                                                     ; debounce:de_PTT|count[10]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; debounce:de_dot|count[10]                                                                                                     ; debounce:de_dot|count[10]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; debounce:de_dash|count[10]                                                                                                    ; debounce:de_dash|count[10]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.164 ns                                ; debounce:de_PTT|count[2]                                                                                                      ; debounce:de_PTT|count[2]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dot|count[2]                                                                                                      ; debounce:de_dot|count[2]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dash|count[2]                                                                                                     ; debounce:de_dash|count[2]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_PTT|count[4]                                                                                                      ; debounce:de_PTT|count[4]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dot|count[4]                                                                                                      ; debounce:de_dot|count[4]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dash|count[4]                                                                                                     ; debounce:de_dash|count[4]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.165 ns                                ; Rx_control_2[4]                                                                                                               ; frequency_HZ[20]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; debounce:de_dash|pb_history[2]                                                                                                ; debounce:de_dash|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; state_FX[1]                                                                                                                   ; SLOE~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.166 ns                                ; Rx_control_3[7]                                                                                                               ; frequency_HZ[15]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.167 ns                                ; Rx_control_1[0]                                                                                                               ; frequency_HZ[24]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.168 ns                                ; Rx_control_4[7]                                                                                                               ; frequency_HZ[7]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_PTT|count[11]                                                                                                     ; debounce:de_PTT|count[11]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_dot|count[11]                                                                                                     ; debounce:de_dot|count[11]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_dash|count[11]                                                                                                    ; debounce:de_dash|count[11]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[6]                                                                                                      ; debounce:de_PTT|count[6]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[6]                                                                                                      ; debounce:de_dot|count[6]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[6]                                                                                                     ; debounce:de_dash|count[6]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[7]                                                                                                      ; debounce:de_PTT|count[7]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[7]                                                                                                      ; debounce:de_dot|count[7]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[7]                                                                                                     ; debounce:de_dash|count[7]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[8]                                                                                                      ; debounce:de_PTT|count[8]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[8]                                                                                                      ; debounce:de_dot|count[8]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[8]                                                                                                     ; debounce:de_dash|count[8]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[13]                                                                                                     ; debounce:de_PTT|count[13]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[13]                                                                                                     ; debounce:de_dot|count[13]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[13]                                                                                                    ; debounce:de_dash|count[13]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[16]                                                                                                     ; debounce:de_PTT|count[16]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[16]                                                                                                     ; debounce:de_dot|count[16]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[16]                                                                                                    ; debounce:de_dash|count[16]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.171 ns                                ; state_FX[0]                                                                                                                   ; state_FX[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.172 ns                                ; debounce:de_PTT|pb_history[0]                                                                                                 ; debounce:de_PTT|pb_history[1]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; debounce:de_PTT|count[18]                                                                                                     ; debounce:de_PTT|count[18]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; debounce:de_dot|count[18]                                                                                                     ; debounce:de_dot|count[18]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; debounce:de_dash|count[18]                                                                                                    ; debounce:de_dash|count[18]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.173 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[11]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[11]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.174 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.174 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.174 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|rdptr_g[10]                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.329 ns                   ; 1.503 ns                 ;
; 1.175 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|rdptr_g[11]                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.329 ns                   ; 1.504 ns                 ;
; 1.176 ns                                ; debounce:de_dot|pb_history[3]                                                                                                 ; debounce:de_dot|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.176 ns                                ; state_sync.0010                                                                                                               ; state_sync.0011                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.177 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[7]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[7]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; state_FX[0]                                                                                                                   ; SLRD~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.179 ns                                ; debounce:de_PTT|pb_history[3]                                                                                                 ; debounce:de_PTT|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.182 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[5]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[5]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.184 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg7 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.478 ns                   ; 2.662 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[12]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[12]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[9]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[7]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.187 ns                                ; state_sync.0000                                                                                                               ; got_sync                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.187 ns                                ; CC_sync_count[1]                                                                                                              ; CC_sync_count[1]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.191 ns                                ; Rx_control_2[2]                                                                                                               ; frequency_HZ[18]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.192 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[2]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[2]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.192 ns                                ; CC_sync_count[8]                                                                                                              ; CC_sync_count[8]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.194 ns                 ;
; 1.194 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[5]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[6]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.196 ns                 ;
; 1.195 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[9]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[10]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.196 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~porta_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.461 ns                   ; 2.657 ns                 ;
; 1.197 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.199 ns                 ;
; 1.204 ns                                ; debounce:de_PTT|count[17]                                                                                                     ; debounce:de_PTT|count[17]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.204 ns                                ; debounce:de_dot|count[17]                                                                                                     ; debounce:de_dot|count[17]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.204 ns                                ; debounce:de_dash|count[17]                                                                                                    ; debounce:de_dash|count[17]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.205 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.207 ns                 ;
; 1.206 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[4]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[5]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.206 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.206 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.208 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.210 ns                 ;
; 1.208 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|rdptr_g[3]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.329 ns                   ; 1.537 ns                 ;
; 1.209 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.211 ns                 ;
; 1.209 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.211 ns                 ;
; 1.210 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[6]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[7]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.212 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                           ;                                                                                                                                                         ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FPGA_CLK6IN'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                           ; To                                                                                                                                                      ; From Clock  ; To Clock    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                                 ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                                                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                      ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI:Alex_SPI_Tx|spi_state.000                                                                                                  ; SPI:Alex_SPI_Tx|spi_state.000                                                                                                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI:Alex_SPI_Tx|SPI_data                                                                                                       ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[6]                                                                                                                     ; CCcount[6]                                                                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCstate.10                                                                                                                     ; CCstate.10                                                                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[0]                                                                                                                     ; CCcount[0]                                                                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[2]                                                                                                                     ; CCcount[2]                                                                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[1]                                                                                                                     ; CCcount[1]                                                                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[3]                                                                                                                     ; CCcount[3]                                                                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; reset_count[0]                                                                                                                 ; reset_count[0]                                                                                                                                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; cic_10_1_3_nofraction:cic_Q_1|cur_count[0]                                                                                     ; cic_10_1_3_nofraction:cic_Q_1|cur_count[0]                                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; cic_10_1_3_nofraction:cic_Q_1|cur_count[2]                                                                                     ; cic_10_1_3_nofraction:cic_Q_1|cur_count[2]                                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; cic_10_1_3_nofraction:cic_Q_1|cur_count[1]                                                                                     ; cic_10_1_3_nofraction:cic_Q_1|cur_count[1]                                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|sequence_counter[2]                                                                   ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|sequence_counter[2]                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; cic_10_1_3_nofraction:cic_Q_1|cur_count[3]                                                                                     ; cic_10_1_3_nofraction:cic_Q_1|cur_count[3]                                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|buff_wren                                                                                                          ; FIR_top:FIR|buff_wren                                                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; cic_8_1_5_nofraction:cic_I_2|cur_count[0]                                                                                      ; cic_8_1_5_nofraction:cic_I_2|cur_count[0]                                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; cic_8_1_5_nofraction:cic_I_2|cur_count[1]                                                                                      ; cic_8_1_5_nofraction:cic_I_2|cur_count[1]                                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; cic_8_1_5_nofraction:cic_I_2|cur_count[2]                                                                                      ; cic_8_1_5_nofraction:cic_I_2|cur_count[2]                                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|coeff_reset                                                                                                        ; FIR_top:FIR|coeff_reset                                                                                                                                 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; cic_4_1_8_nofraction:cic_I_3|cur_count[0]                                                                                      ; cic_4_1_8_nofraction:cic_I_3|cur_count[0]                                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; cic_4_1_8_nofraction:cic_I_3|cur_count[1]                                                                                      ; cic_4_1_8_nofraction:cic_I_3|cur_count[1]                                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|cycle_counter[2]                                                                                                   ; FIR_top:FIR|cycle_counter[2]                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|cycle_counter[0]                                                                                                   ; FIR_top:FIR|cycle_counter[0]                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|cycle_counter[3]                                                                                                   ; FIR_top:FIR|cycle_counter[3]                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|cycle_counter[1]                                                                                                   ; FIR_top:FIR|cycle_counter[1]                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|cycle_counter[4]                                                                                                   ; FIR_top:FIR|cycle_counter[4]                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|cycle_counter[5]                                                                                                   ; FIR_top:FIR|cycle_counter[5]                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|cycle_counter[6]                                                                                                   ; FIR_top:FIR|cycle_counter[6]                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|cycle_counter[7]                                                                                                   ; FIR_top:FIR|cycle_counter[7]                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|cycle_counter[8]                                                                                                   ; FIR_top:FIR|cycle_counter[8]                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|stb_state[1]                                                                                                       ; FIR_top:FIR|stb_state[1]                                                                                                                                ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|state.DO_MAC                                                                                                       ; FIR_top:FIR|state.DO_MAC                                                                                                                                ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|state.IDLE_STATE                                                                                                   ; FIR_top:FIR|state.IDLE_STATE                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|strobe_out                                                                                                         ; FIR_top:FIR|strobe_out                                                                                                                                  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|mac_rden                                                                                                           ; FIR_top:FIR|mac_rden                                                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|buff_rden                                                                                                          ; FIR_top:FIR|buff_rden                                                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|mac_reset                                                                                                          ; FIR_top:FIR|mac_reset                                                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[3]                                                                                                                    ; TX_state[3]                                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[0]                                                                                                                    ; TX_state[0]                                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[1]                                                                                                                    ; TX_state[1]                                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; register[6]                                                                                                                    ; register[6]                                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; register[3]                                                                                                                    ; register[3]                                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; register[2]                                                                                                                    ; register[2]                                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; register[15]                                                                                                                   ; register[15]                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; register[5]                                                                                                                    ; register[5]                                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; register[4]                                                                                                                    ; register[4]                                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; register[1]                                                                                                                    ; register[1]                                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; register[0]                                                                                                                    ; register[0]                                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.00000                                                                                                                ; state_PWM.00000                                                                                                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.00001                                                                                                                ; state_PWM.00001                                                                                                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; fifo_enable                                                                                                                    ; fifo_enable                                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                 ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                 ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                 ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[1]                                                                                                 ; I2SAudioOut:I2SAO|bit_count[1]                                                                                                                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[0]                                                                                                                    ; AD_state[0]                                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[3]                                                                                                                    ; AD_state[3]                                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[1]                                                                                                                    ; AD_state[1]                                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[2]                                                                                                                    ; AD_state[2]                                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[4]                                                                                                                    ; AD_state[4]                                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; PCLK_count[0]                                                                                                                  ; PCLK_count[0]                                                                                                                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; PCLK_count[2]                                                                                                                  ; PCLK_count[2]                                                                                                                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; PCLK_count[1]                                                                                                                  ; PCLK_count[1]                                                                                                                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; PCLK_12MHZ~reg0                                                                                                                ; PCLK_12MHZ~reg0                                                                                                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.922 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[5]                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.924 ns                 ;
; 0.956 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[5]                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.958 ns                 ;
; 0.963 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe9a[8]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[8]                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.965 ns                 ;
; 0.997 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg7 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.099 ns                   ; 1.096 ns                 ;
; 1.000 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg8 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.099 ns                   ; 1.099 ns                 ;
; 1.001 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg4 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.099 ns                   ; 1.100 ns                 ;
; 1.005 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg6 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.099 ns                   ; 1.104 ns                 ;
; 1.005 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg5 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.099 ns                   ; 1.104 ns                 ;
; 1.014 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg9 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.099 ns                   ; 1.113 ns                 ;
; 1.038 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe9a[2]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[2]                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.003 ns                   ; 1.041 ns                 ;
; 1.038 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe9a[10]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[10]                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.040 ns                 ;
; 1.043 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[8]                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.045 ns                 ;
; 1.045 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe9a[11]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[11]                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.047 ns                 ;
; 1.061 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[10]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[8]                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.063 ns                 ;
; 1.126 ns                                ; state_PWM.00101                                                                                                                ; state_PWM.00000                                                                                                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.128 ns                 ;
; 1.143 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[3]                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.145 ns                 ;
; 1.148 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[7]                                                                       ; dc_offset_correct_new:dc_offset_correct_i|accumulator[7]                                                                                                ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.150 ns                 ;
; 1.155 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[9]                                                                       ; dc_offset_correct_new:dc_offset_correct_q|accumulator[9]                                                                                                ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.157 ns                 ;
; 1.155 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[9]                                                                       ; dc_offset_correct_new:dc_offset_correct_i|accumulator[9]                                                                                                ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.157 ns                 ;
; 1.155 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[13]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[13]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.157 ns                 ;
; 1.156 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[7]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[7]                                                                                                     ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[4]                                                                       ; dc_offset_correct_new:dc_offset_correct_q|accumulator[4]                                                                                                ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[4]                                                                       ; dc_offset_correct_new:dc_offset_correct_i|accumulator[4]                                                                                                ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.157 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[8]                                                                       ; dc_offset_correct_new:dc_offset_correct_q|accumulator[8]                                                                                                ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.159 ns                 ;
; 1.159 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[0]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[0]                                                                                                     ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[1]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[1]                                                                                                     ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.160 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[9]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[9]                                                                                                     ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe9a[0]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[0]                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe9a[6]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[6]                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[6]                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.161 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[11]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[11]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.163 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe9a[4]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[4]                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.164 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[15]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[15]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[13]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[13]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[11]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[11]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[20]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[20]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.165 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[2]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[2]                                                                                                     ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[22]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[22]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe9a[5]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[5]                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[5]                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.167 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[17]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[17]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[16]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[16]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.168 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[25]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[25]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[23]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[23]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[29]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[29]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[27]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[27]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[10]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.171 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[9]                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.173 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[14]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[14]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[18]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[18]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[20]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[20]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.175 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe9a[1]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[1]                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.175 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.177 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[31]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[31]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[18]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[18]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; state_PWM.00001                                                                                                                ; fifo_enable                                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe9a[3]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[3]                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[8]                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.178 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[30]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[30]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.178 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[20]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[20]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.178 ns                                ; state_PWM.00001                                                                                                                ; state_PWM.00010                                                                                                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.179 ns                                ; state_PWM.00010                                                                                                                ; state_PWM.00011                                                                                                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.180 ns                                ; state_PWM.00011                                                                                                                ; state_PWM.00100                                                                                                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.182 ns                 ;
; 1.181 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff                                                 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.187 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[2]                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.187 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.188 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[4]                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.190 ns                 ;
; 1.191 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[8]                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.193 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[9]                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.195 ns                 ;
; 1.194 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe9a[7]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[7]                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.196 ns                 ;
; 1.194 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe9a[9]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[9]                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.196 ns                 ;
; 1.196 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.196 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[10]                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.197 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[25]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[25]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.199 ns                 ;
; 1.199 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.201 ns                 ;
; 1.199 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.201 ns                 ;
; 1.208 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.210 ns                 ;
; 1.208 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.210 ns                 ;
; 1.210 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.212 ns                 ;
; 1.210 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[2]                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.212 ns                 ;
; 1.210 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[5]                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.212 ns                 ;
; 1.213 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[3]                                                                       ; dc_offset_correct_new:dc_offset_correct_q|accumulator[3]                                                                                                ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.215 ns                 ;
; 1.213 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[5]                                                                       ; dc_offset_correct_new:dc_offset_correct_q|accumulator[5]                                                                                                ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.215 ns                 ;
; 1.215 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[33]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[33]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.215 ns                                ; state_PWM.00000                                                                                                                ; state_PWM.00001                                                                                                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.215 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.216 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[12]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[12]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.218 ns                 ;
; 1.216 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[8]                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.218 ns                 ;
; 1.217 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[3]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[3]                                                                                                     ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[1]                                                                       ; dc_offset_correct_new:dc_offset_correct_i|accumulator[1]                                                                                                ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[3]                                                                       ; dc_offset_correct_new:dc_offset_correct_i|accumulator[3]                                                                                                ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.218 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[5]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[5]                                                                                                     ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[5]                                                                       ; dc_offset_correct_new:dc_offset_correct_i|accumulator[5]                                                                                                ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.219 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[0]                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.003 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[8]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[8]                                                                                                     ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[10]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[10]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[33]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[33]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[0]                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[9]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[8]                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.221 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[6]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[6]                                                                                                     ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[19]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[19]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[21]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[21]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[15]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[15]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.222 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.224 ns                 ;
; 1.223 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[1]                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.225 ns                 ;
; 1.223 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.225 ns                 ;
; 1.224 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[12]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[12]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.226 ns                 ;
; 1.225 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[19]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[19]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[17]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[17]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[19]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[19]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.226 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[21]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[21]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[31]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[31]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[21]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[21]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[31]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[31]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.227 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[5]                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.229 ns                 ;
; 1.228 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[24]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[24]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.228 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[26]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[26]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.228 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[28]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[28]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.228 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[28]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[28]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.228 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[10]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.229 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[28]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[28]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.229 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[12]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[12]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.229 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[22]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[22]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.229 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[30]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[30]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.229 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[30]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[30]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.229 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[7]                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.230 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[2]                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.230 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[3]                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.231 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[9]                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.233 ns                 ;
; 1.232 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[6]                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.234 ns                 ;
; 1.235 ns                                ; state_PWM.00100                                                                                                                ; state_PWM.00101                                                                                                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.238 ns                                ; state_PWM.00101                                                                                                                ; fifo_enable                                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                            ;                                                                                                                                                         ;             ;             ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------+
; tsu                                                                                           ;
+-------+--------------+------------+------------+--------------------------------+-------------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                             ; To Clock    ;
+-------+--------------+------------+------------+--------------------------------+-------------+
; N/A   ; None         ; 8.363 ns   ; FLAGC      ; state_FX[0]                    ; IFCLK       ;
; N/A   ; None         ; 8.209 ns   ; FLAGA      ; state_FX[2]                    ; IFCLK       ;
; N/A   ; None         ; 8.006 ns   ; FLAGC      ; state_FX[1]                    ; IFCLK       ;
; N/A   ; None         ; 7.747 ns   ; FLAGA      ; state_FX[0]                    ; IFCLK       ;
; N/A   ; None         ; 6.559 ns   ; FLAGA      ; SLOE~reg0                      ; IFCLK       ;
; N/A   ; None         ; 6.503 ns   ; FLAGC      ; SLWR~reg0                      ; IFCLK       ;
; N/A   ; None         ; 6.411 ns   ; FLAGC      ; Tx_read_clock                  ; IFCLK       ;
; N/A   ; None         ; 6.181 ns   ; ADC[10]    ; temp_ADC[10]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 6.056 ns   ; dash       ; debounce:de_dash|pb_history[0] ; IFCLK       ;
; N/A   ; None         ; 5.991 ns   ; ADC[15]    ; temp_ADC[15]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.914 ns   ; ADC[0]     ; temp_ADC[0]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.898 ns   ; ADC[14]    ; temp_ADC[14]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.837 ns   ; ADC[0]     ; temp_ADC[4]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.805 ns   ; ADC[13]    ; temp_ADC[13]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.791 ns   ; ADC[12]    ; temp_ADC[12]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.511 ns   ; PTT_in     ; debounce:de_PTT|pb_history[0]  ; IFCLK       ;
; N/A   ; None         ; 5.454 ns   ; ADC[0]     ; temp_ADC[2]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.452 ns   ; ADC[0]     ; temp_ADC[9]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.452 ns   ; ADC[0]     ; temp_ADC[5]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.451 ns   ; ADC[0]     ; temp_ADC[7]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.446 ns   ; ADC[8]     ; temp_ADC[8]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.440 ns   ; ADC[0]     ; temp_ADC[11]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.371 ns   ; ADC[9]     ; temp_ADC[9]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.347 ns   ; ADC[11]    ; temp_ADC[11]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.139 ns   ; ADC[6]     ; temp_ADC[6]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.116 ns   ; ADC[1]     ; temp_ADC[1]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.096 ns   ; FX2_FD[13] ; Rx_register[5]                 ; IFCLK       ;
; N/A   ; None         ; 5.089 ns   ; ADC[7]     ; temp_ADC[7]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.074 ns   ; FX2_FD[15] ; Rx_register[7]                 ; IFCLK       ;
; N/A   ; None         ; 5.061 ns   ; FX2_FD[11] ; Rx_register[3]                 ; IFCLK       ;
; N/A   ; None         ; 5.050 ns   ; FX2_FD[8]  ; Rx_register[0]                 ; IFCLK       ;
; N/A   ; None         ; 5.031 ns   ; ADC[0]     ; temp_ADC[1]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.029 ns   ; ADC[0]     ; temp_ADC[3]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.028 ns   ; ADC[0]     ; temp_ADC[6]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.017 ns   ; ADC[0]     ; temp_ADC[8]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.016 ns   ; ADC[0]     ; temp_ADC[14]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.016 ns   ; ADC[0]     ; temp_ADC[13]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.014 ns   ; ADC[0]     ; temp_ADC[15]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.013 ns   ; ADC[0]     ; temp_ADC[12]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.012 ns   ; ADC[0]     ; temp_ADC[10]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.011 ns   ; ADC[4]     ; temp_ADC[4]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 4.969 ns   ; dot        ; debounce:de_dot|pb_history[0]  ; IFCLK       ;
; N/A   ; None         ; 4.959 ns   ; FX2_FD[7]  ; Rx_register[15]                ; IFCLK       ;
; N/A   ; None         ; 4.925 ns   ; FX2_FD[9]  ; Rx_register[1]                 ; IFCLK       ;
; N/A   ; None         ; 4.920 ns   ; FX2_FD[10] ; Rx_register[2]                 ; IFCLK       ;
; N/A   ; None         ; 4.893 ns   ; FX2_FD[14] ; Rx_register[6]                 ; IFCLK       ;
; N/A   ; None         ; 4.882 ns   ; FX2_FD[12] ; Rx_register[4]                 ; IFCLK       ;
; N/A   ; None         ; 4.774 ns   ; FX2_FD[5]  ; Rx_register[13]                ; IFCLK       ;
; N/A   ; None         ; 4.756 ns   ; ADC[3]     ; temp_ADC[3]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 4.748 ns   ; FX2_FD[1]  ; Rx_register[9]                 ; IFCLK       ;
; N/A   ; None         ; 4.740 ns   ; FX2_FD[0]  ; Rx_register[8]                 ; IFCLK       ;
; N/A   ; None         ; 4.631 ns   ; FX2_FD[4]  ; Rx_register[12]                ; IFCLK       ;
; N/A   ; None         ; 4.612 ns   ; FX2_FD[2]  ; Rx_register[10]                ; IFCLK       ;
; N/A   ; None         ; 4.603 ns   ; FX2_FD[3]  ; Rx_register[11]                ; IFCLK       ;
; N/A   ; None         ; 4.589 ns   ; FX2_FD[6]  ; Rx_register[14]                ; IFCLK       ;
; N/A   ; None         ; 4.556 ns   ; ADC[2]     ; temp_ADC[2]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 4.542 ns   ; ADC[5]     ; temp_ADC[5]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 4.462 ns   ; FLAGC      ; SLEN                           ; IFCLK       ;
; N/A   ; None         ; -2.876 ns  ; CDOUT_P    ; Tx_q[0]                        ; FPGA_CLK6IN ;
+-------+--------------+------------+------------+--------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                               ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                           ; To             ; From Clock  ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+
; N/A   ; None         ; 21.989 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[0]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 21.945 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[0]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 21.852 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[1]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 21.835 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[2]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 21.829 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[1]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 21.768 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[2]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 21.682 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[3]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 21.670 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[4]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 21.603 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[4]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 21.583 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[9]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 21.573 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[5]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 21.429 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[3]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 21.330 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[6]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 21.298 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[7]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 21.210 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[5]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 21.204 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[8]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 21.159 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[7]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 21.070 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[6]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 20.846 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[8]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 20.710 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[10]                               ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 20.674 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[0]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 20.630 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[0]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 20.537 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[1]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 20.526 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[9]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 20.520 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[2]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 20.514 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[1]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 20.453 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[2]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 20.367 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[3]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 20.364 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[10]                               ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 20.355 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[4]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 20.288 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[4]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 20.268 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[9]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 20.258 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[5]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 20.114 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[3]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 20.015 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[6]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.983 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[7]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.895 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[5]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.889 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[8]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.844 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[7]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.812 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[11]                               ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.755 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[6]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.531 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[8]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.472 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[11]                               ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.395 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[10]                               ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.211 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[9]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.063 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT          ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.049 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[10]                               ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 18.497 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[11]                               ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 18.157 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[11]                               ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 17.244 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN           ; FPGA_CLK6IN ;
; N/A   ; None         ; 17.100 ns  ; got_sync                                                                                                                       ; DEBUG_LED2     ; IFCLK       ;
; N/A   ; None         ; 16.550 ns  ; CC~reg0                                                                                                                        ; CC             ; FPGA_CLK6IN ;
; N/A   ; None         ; 16.541 ns  ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                                 ; Tx_load_strobe ; FPGA_CLK6IN ;
; N/A   ; None         ; 16.317 ns  ; SPI:Alex_SPI_Tx|SPI_data                                                                                                       ; SPI_data       ; FPGA_CLK6IN ;
; N/A   ; None         ; 16.218 ns  ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                      ; SPI_clock      ; FPGA_CLK6IN ;
; N/A   ; None         ; 15.785 ns  ; got_sync                                                                                                                       ; DEBUG_LED0     ; IFCLK       ;
; N/A   ; None         ; 13.335 ns  ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; CLRCLK         ; FPGA_CLK6IN ;
; N/A   ; None         ; 12.914 ns  ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                              ; CBCLK          ; FPGA_CLK6IN ;
; N/A   ; None         ; 12.210 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[10] ; FX2_FD[2]      ; IFCLK       ;
; N/A   ; None         ; 12.194 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[11] ; FX2_FD[3]      ; IFCLK       ;
; N/A   ; None         ; 12.079 ns  ; Rx_control_0[0]                                                                                                                ; DEBUG_LED2     ; IFCLK       ;
; N/A   ; None         ; 11.920 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[9]  ; FX2_FD[1]      ; IFCLK       ;
; N/A   ; None         ; 11.828 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[13] ; FX2_FD[5]      ; IFCLK       ;
; N/A   ; None         ; 11.813 ns  ; Rx_fifo_enable                                                                                                                 ; DEBUG_LED3     ; IFCLK       ;
; N/A   ; None         ; 11.776 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[12] ; FX2_FD[4]      ; IFCLK       ;
; N/A   ; None         ; 11.733 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[8]  ; FX2_FD[0]      ; IFCLK       ;
; N/A   ; None         ; 11.660 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[0]  ; FX2_FD[8]      ; IFCLK       ;
; N/A   ; None         ; 11.626 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[4]  ; FX2_FD[12]     ; IFCLK       ;
; N/A   ; None         ; 11.623 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[1]  ; FX2_FD[9]      ; IFCLK       ;
; N/A   ; None         ; 11.455 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[15] ; FX2_FD[7]      ; IFCLK       ;
; N/A   ; None         ; 11.453 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[14] ; FX2_FD[6]      ; IFCLK       ;
; N/A   ; None         ; 11.347 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[6]  ; FX2_FD[14]     ; IFCLK       ;
; N/A   ; None         ; 11.338 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[7]  ; FX2_FD[15]     ; IFCLK       ;
; N/A   ; None         ; 11.310 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[5]  ; FX2_FD[13]     ; IFCLK       ;
; N/A   ; None         ; 11.297 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[2]  ; FX2_FD[10]     ; IFCLK       ;
; N/A   ; None         ; 10.939 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[3]  ; FX2_FD[11]     ; IFCLK       ;
; N/A   ; None         ; 9.776 ns   ; PCLK_12MHZ~reg0                                                                                                                ; PCLK_12MHZ     ; FPGA_CLK6IN ;
; N/A   ; None         ; 9.347 ns   ; PCLK_12MHZ~reg0                                                                                                                ; CLK_MCLK       ; FPGA_CLK6IN ;
; N/A   ; None         ; 9.137 ns   ; SLOE~reg0                                                                                                                      ; SLOE           ; IFCLK       ;
; N/A   ; None         ; 8.762 ns   ; SLEN                                                                                                                           ; FX2_FD[14]     ; IFCLK       ;
; N/A   ; None         ; 8.762 ns   ; SLEN                                                                                                                           ; FX2_FD[15]     ; IFCLK       ;
; N/A   ; None         ; 8.762 ns   ; SLEN                                                                                                                           ; FX2_FD[13]     ; IFCLK       ;
; N/A   ; None         ; 8.742 ns   ; SLEN                                                                                                                           ; FX2_FD[12]     ; IFCLK       ;
; N/A   ; None         ; 8.553 ns   ; SLEN                                                                                                                           ; FX2_FD[6]      ; IFCLK       ;
; N/A   ; None         ; 8.553 ns   ; SLEN                                                                                                                           ; FX2_FD[4]      ; IFCLK       ;
; N/A   ; None         ; 8.553 ns   ; SLEN                                                                                                                           ; FX2_FD[5]      ; IFCLK       ;
; N/A   ; None         ; 8.544 ns   ; SLEN                                                                                                                           ; FX2_FD[7]      ; IFCLK       ;
; N/A   ; None         ; 8.375 ns   ; SLEN                                                                                                                           ; FX2_FD[9]      ; IFCLK       ;
; N/A   ; None         ; 8.355 ns   ; SLEN                                                                                                                           ; FX2_FD[8]      ; IFCLK       ;
; N/A   ; None         ; 8.207 ns   ; SLEN                                                                                                                           ; FX2_FD[2]      ; IFCLK       ;
; N/A   ; None         ; 8.207 ns   ; SLEN                                                                                                                           ; FX2_FD[3]      ; IFCLK       ;
; N/A   ; None         ; 8.197 ns   ; SLEN                                                                                                                           ; FX2_FD[1]      ; IFCLK       ;
; N/A   ; None         ; 8.187 ns   ; SLEN                                                                                                                           ; FX2_FD[0]      ; IFCLK       ;
; N/A   ; None         ; 8.095 ns   ; SLEN                                                                                                                           ; FX2_FD[10]     ; IFCLK       ;
; N/A   ; None         ; 8.075 ns   ; SLEN                                                                                                                           ; FX2_FD[11]     ; IFCLK       ;
; N/A   ; None         ; 7.693 ns   ; FIFO_ADR[1]~reg0                                                                                                               ; FIFO_ADR[1]    ; IFCLK       ;
; N/A   ; None         ; 7.670 ns   ; SLWR~reg0                                                                                                                      ; SLWR           ; IFCLK       ;
; N/A   ; None         ; 7.335 ns   ; SLRD~reg0                                                                                                                      ; DEBUG_LED1     ; IFCLK       ;
; N/A   ; None         ; 7.335 ns   ; SLRD~reg0                                                                                                                      ; SLRD           ; IFCLK       ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+


+-----------------------------------------------------------------------------------------------------+
; th                                                                                                  ;
+---------------+-------------+-----------+------------+--------------------------------+-------------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                             ; To Clock    ;
+---------------+-------------+-----------+------------+--------------------------------+-------------+
; N/A           ; None        ; 3.142 ns  ; CDOUT_P    ; Tx_q[0]                        ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.196 ns ; FLAGC      ; SLEN                           ; IFCLK       ;
; N/A           ; None        ; -4.276 ns ; ADC[5]     ; temp_ADC[5]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.290 ns ; ADC[2]     ; temp_ADC[2]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.323 ns ; FX2_FD[6]  ; Rx_register[14]                ; IFCLK       ;
; N/A           ; None        ; -4.337 ns ; FX2_FD[3]  ; Rx_register[11]                ; IFCLK       ;
; N/A           ; None        ; -4.346 ns ; FX2_FD[2]  ; Rx_register[10]                ; IFCLK       ;
; N/A           ; None        ; -4.365 ns ; FX2_FD[4]  ; Rx_register[12]                ; IFCLK       ;
; N/A           ; None        ; -4.474 ns ; FX2_FD[0]  ; Rx_register[8]                 ; IFCLK       ;
; N/A           ; None        ; -4.482 ns ; FX2_FD[1]  ; Rx_register[9]                 ; IFCLK       ;
; N/A           ; None        ; -4.490 ns ; ADC[3]     ; temp_ADC[3]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.508 ns ; FX2_FD[5]  ; Rx_register[13]                ; IFCLK       ;
; N/A           ; None        ; -4.616 ns ; FX2_FD[12] ; Rx_register[4]                 ; IFCLK       ;
; N/A           ; None        ; -4.627 ns ; FX2_FD[14] ; Rx_register[6]                 ; IFCLK       ;
; N/A           ; None        ; -4.654 ns ; FX2_FD[10] ; Rx_register[2]                 ; IFCLK       ;
; N/A           ; None        ; -4.659 ns ; FX2_FD[9]  ; Rx_register[1]                 ; IFCLK       ;
; N/A           ; None        ; -4.693 ns ; FX2_FD[7]  ; Rx_register[15]                ; IFCLK       ;
; N/A           ; None        ; -4.703 ns ; dot        ; debounce:de_dot|pb_history[0]  ; IFCLK       ;
; N/A           ; None        ; -4.745 ns ; ADC[4]     ; temp_ADC[4]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.746 ns ; ADC[0]     ; temp_ADC[10]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.747 ns ; ADC[0]     ; temp_ADC[12]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.748 ns ; ADC[0]     ; temp_ADC[15]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.750 ns ; ADC[0]     ; temp_ADC[14]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.750 ns ; ADC[0]     ; temp_ADC[13]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.751 ns ; ADC[0]     ; temp_ADC[8]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.762 ns ; ADC[0]     ; temp_ADC[6]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.763 ns ; ADC[0]     ; temp_ADC[3]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.765 ns ; ADC[0]     ; temp_ADC[1]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.784 ns ; FX2_FD[8]  ; Rx_register[0]                 ; IFCLK       ;
; N/A           ; None        ; -4.795 ns ; FX2_FD[11] ; Rx_register[3]                 ; IFCLK       ;
; N/A           ; None        ; -4.808 ns ; FX2_FD[15] ; Rx_register[7]                 ; IFCLK       ;
; N/A           ; None        ; -4.823 ns ; ADC[7]     ; temp_ADC[7]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.830 ns ; FX2_FD[13] ; Rx_register[5]                 ; IFCLK       ;
; N/A           ; None        ; -4.850 ns ; ADC[1]     ; temp_ADC[1]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.873 ns ; ADC[6]     ; temp_ADC[6]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.081 ns ; ADC[11]    ; temp_ADC[11]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.105 ns ; ADC[9]     ; temp_ADC[9]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.174 ns ; ADC[0]     ; temp_ADC[11]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.180 ns ; ADC[8]     ; temp_ADC[8]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.185 ns ; ADC[0]     ; temp_ADC[7]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.186 ns ; ADC[0]     ; temp_ADC[9]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.186 ns ; ADC[0]     ; temp_ADC[5]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.188 ns ; ADC[0]     ; temp_ADC[2]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.245 ns ; PTT_in     ; debounce:de_PTT|pb_history[0]  ; IFCLK       ;
; N/A           ; None        ; -5.525 ns ; ADC[12]    ; temp_ADC[12]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.539 ns ; ADC[13]    ; temp_ADC[13]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.571 ns ; ADC[0]     ; temp_ADC[4]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.632 ns ; ADC[14]    ; temp_ADC[14]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.648 ns ; ADC[0]     ; temp_ADC[0]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.725 ns ; ADC[15]    ; temp_ADC[15]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.790 ns ; dash       ; debounce:de_dash|pb_history[0] ; IFCLK       ;
; N/A           ; None        ; -5.915 ns ; ADC[10]    ; temp_ADC[10]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -6.145 ns ; FLAGC      ; Tx_read_clock                  ; IFCLK       ;
; N/A           ; None        ; -6.237 ns ; FLAGC      ; SLWR~reg0                      ; IFCLK       ;
; N/A           ; None        ; -6.293 ns ; FLAGA      ; SLOE~reg0                      ; IFCLK       ;
; N/A           ; None        ; -7.481 ns ; FLAGA      ; state_FX[0]                    ; IFCLK       ;
; N/A           ; None        ; -7.740 ns ; FLAGC      ; state_FX[1]                    ; IFCLK       ;
; N/A           ; None        ; -7.943 ns ; FLAGA      ; state_FX[2]                    ; IFCLK       ;
; N/A           ; None        ; -8.097 ns ; FLAGC      ; state_FX[0]                    ; IFCLK       ;
+---------------+-------------+-----------+------------+--------------------------------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Sat Nov 10 10:55:11 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mercury -c Mercury --timing_analysis_only
Warning: Found 18 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "division:division_DDS|bits[4]" as buffer
    Info: Detected ripple clock "division:division_DDS|bits[6]" as buffer
    Info: Detected ripple clock "division:division_DDS|bits[5]" as buffer
    Info: Detected ripple clock "division:division_DDS|bits[7]" as buffer
    Info: Detected ripple clock "division:division_DDS|bits[3]" as buffer
    Info: Detected ripple clock "division:division_DDS|bits[2]" as buffer
    Info: Detected ripple clock "division:division_DDS|bits[0]" as buffer
    Info: Detected ripple clock "division:division_DDS|bits[1]" as buffer
    Info: Detected gated clock "division:division_DDS|WideNor0~39" as buffer
    Info: Detected gated clock "division:division_DDS|WideNor0~40" as buffer
    Info: Detected ripple clock "cic_10_1_3_nofraction:cic_Q_1|ce_out_reg" as buffer
    Info: Detected ripple clock "cic_8_1_5_nofraction:cic_I_2|ce_out_reg" as buffer
    Info: Detected ripple clock "FIR_top:FIR|strobe_out" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected ripple clock "PCLK_12MHZ~reg0" as buffer
Info: Slack time is 4.389 ns for clock "IFCLK" between source register "Rx_fifo_enable" and destination memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg11"
    Info: Fmax is 82.96 MHz (period= 12.054 ns)
    Info: + Largest register to memory requirement is 10.167 ns
        Info: + Setup relationship between source and destination is 10.416 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.101 ns
            Info: + Shortest clock path from clock "IFCLK" to destination memory is 5.609 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 99; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N27; Fanout = 4; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.820 ns) + CELL(0.000 ns) = 3.927 ns; Loc. = CLKCTRL_G3; Fanout = 400; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.804 ns) + CELL(0.878 ns) = 5.609 ns; Loc. = M4K_X27_Y9; Fanout = 0; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg11'
                Info: Total cell delay = 2.978 ns ( 53.09 % )
                Info: Total interconnect delay = 2.631 ns ( 46.91 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 5.508 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 99; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N27; Fanout = 4; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.820 ns) + CELL(0.000 ns) = 3.927 ns; Loc. = CLKCTRL_G3; Fanout = 400; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.915 ns) + CELL(0.666 ns) = 5.508 ns; Loc. = LCFF_X13_Y7_N19; Fanout = 3; REG Node = 'Rx_fifo_enable'
                Info: Total cell delay = 2.766 ns ( 50.22 % )
                Info: Total interconnect delay = 2.742 ns ( 49.78 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest register to memory delay is 5.778 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y7_N19; Fanout = 3; REG Node = 'Rx_fifo_enable'
        Info: 2: + IC(1.206 ns) + CELL(0.651 ns) = 1.857 ns; Loc. = LCCOMB_X13_Y5_N24; Fanout = 244; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|valid_wrreq'
        Info: 3: + IC(3.096 ns) + CELL(0.825 ns) = 5.778 ns; Loc. = M4K_X27_Y9; Fanout = 0; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg11'
        Info: Total cell delay = 1.476 ns ( 25.55 % )
        Info: Total interconnect delay = 4.302 ns ( 74.45 % )
Info: Slack time is -6.216 ns for clock "FPGA_CLK6IN" between source register "FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55" and destination register "FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47]"
    Info: Fmax is 70.34 MHz (period= 14.216 ns)
    Info: + Largest register to register requirement is 7.755 ns
        Info: + Setup relationship between source and destination is 8.000 ns
            Info: + Latch edge is 8.000 ns
                Info: Clock period of Destination clock "FPGA_CLK6IN" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FPGA_CLK6IN" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.019 ns
            Info: + Shortest clock path from clock "FPGA_CLK6IN" to destination register is 2.840 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'FPGA_CLK6IN'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G7; Fanout = 2285; COMB Node = 'FPGA_CLK6IN~clkctrl'
                Info: 3: + IC(0.885 ns) + CELL(0.666 ns) = 2.840 ns; Loc. = LCFF_X18_Y7_N29; Fanout = 5; REG Node = 'FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47]'
                Info: Total cell delay = 1.816 ns ( 63.94 % )
                Info: Total interconnect delay = 1.024 ns ( 36.06 % )
            Info: - Longest clock path from clock "FPGA_CLK6IN" to source register is 2.821 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'FPGA_CLK6IN'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G7; Fanout = 2285; COMB Node = 'FPGA_CLK6IN~clkctrl'
                Info: 3: + IC(0.866 ns) + CELL(0.666 ns) = 2.821 ns; Loc. = LCFF_X21_Y10_N7; Fanout = 1; REG Node = 'FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55'
                Info: Total cell delay = 1.816 ns ( 64.37 % )
                Info: Total interconnect delay = 1.005 ns ( 35.63 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 13.971 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y10_N7; Fanout = 1; REG Node = 'FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55'
        Info: 2: + IC(0.434 ns) + CELL(0.206 ns) = 0.640 ns; Loc. = LCCOMB_X21_Y10_N8; Fanout = 52; COMB Node = 'FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data~89'
        Info: 3: + IC(1.082 ns) + CELL(4.740 ns) = 6.462 ns; Loc. = DSPMULT_X20_Y7_N0; Fanout = 1; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_Q|lpm_mult:Mult0|mult_8o01:auto_generated|mac_mult3~DATAOUT9'
        Info: 4: + IC(0.000 ns) + CELL(0.396 ns) = 6.858 ns; Loc. = DSPOUT_X20_Y7_N2; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_Q|lpm_mult:Mult0|mult_8o01:auto_generated|add_sub9_datab[9]'
        Info: 5: + IC(1.933 ns) + CELL(0.621 ns) = 9.412 ns; Loc. = LCCOMB_X19_Y8_N26; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_Q|lpm_mult:Mult0|mult_8o01:auto_generated|add_sub9_result[9]~67'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 9.498 ns; Loc. = LCCOMB_X19_Y8_N28; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_Q|lpm_mult:Mult0|mult_8o01:auto_generated|add_sub9_result[10]~69'
        Info: 7: + IC(0.000 ns) + CELL(0.175 ns) = 9.673 ns; Loc. = LCCOMB_X19_Y8_N30; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_Q|lpm_mult:Mult0|mult_8o01:auto_generated|add_sub9_result[11]~71'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 9.759 ns; Loc. = LCCOMB_X19_Y7_N0; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_Q|lpm_mult:Mult0|mult_8o01:auto_generated|add_sub9_result[12]~73'
        Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 10.265 ns; Loc. = LCCOMB_X19_Y7_N2; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_Q|lpm_mult:Mult0|mult_8o01:auto_generated|add_sub9_result[13]~74'
        Info: 10: + IC(1.079 ns) + CELL(0.705 ns) = 12.049 ns; Loc. = LCCOMB_X18_Y8_N30; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_Q|lpm_mult:Mult0|mult_8o01:auto_generated|op_2~198'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 12.135 ns; Loc. = LCCOMB_X18_Y7_N0; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_Q|lpm_mult:Mult0|mult_8o01:auto_generated|op_2~200'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 12.221 ns; Loc. = LCCOMB_X18_Y7_N2; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_Q|lpm_mult:Mult0|mult_8o01:auto_generated|op_2~202'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 12.307 ns; Loc. = LCCOMB_X18_Y7_N4; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_Q|lpm_mult:Mult0|mult_8o01:auto_generated|op_2~204'
        Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 12.393 ns; Loc. = LCCOMB_X18_Y7_N6; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_Q|lpm_mult:Mult0|mult_8o01:auto_generated|op_2~206'
        Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 12.479 ns; Loc. = LCCOMB_X18_Y7_N8; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_Q|lpm_mult:Mult0|mult_8o01:auto_generated|op_2~208'
        Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 12.565 ns; Loc. = LCCOMB_X18_Y7_N10; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_Q|lpm_mult:Mult0|mult_8o01:auto_generated|op_2~210'
        Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 12.651 ns; Loc. = LCCOMB_X18_Y7_N12; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_Q|lpm_mult:Mult0|mult_8o01:auto_generated|op_2~212'
        Info: 18: + IC(0.000 ns) + CELL(0.190 ns) = 12.841 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_Q|lpm_mult:Mult0|mult_8o01:auto_generated|op_2~214'
        Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 12.927 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_Q|lpm_mult:Mult0|mult_8o01:auto_generated|op_2~216'
        Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 13.013 ns; Loc. = LCCOMB_X18_Y7_N18; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_Q|lpm_mult:Mult0|mult_8o01:auto_generated|op_2~218'
        Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 13.099 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_Q|lpm_mult:Mult0|mult_8o01:auto_generated|op_2~220'
        Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 13.185 ns; Loc. = LCCOMB_X18_Y7_N22; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_Q|lpm_mult:Mult0|mult_8o01:auto_generated|op_2~222'
        Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 13.271 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 2; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_Q|lpm_mult:Mult0|mult_8o01:auto_generated|op_2~224'
        Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 13.357 ns; Loc. = LCCOMB_X18_Y7_N26; Fanout = 1; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_Q|lpm_mult:Mult0|mult_8o01:auto_generated|op_2~226'
        Info: 25: + IC(0.000 ns) + CELL(0.506 ns) = 13.863 ns; Loc. = LCCOMB_X18_Y7_N28; Fanout = 1; COMB Node = 'FIR_top:FIR|MAC:MAC_inst_Q|lpm_mult:Mult0|mult_8o01:auto_generated|op_2~227'
        Info: 26: + IC(0.000 ns) + CELL(0.108 ns) = 13.971 ns; Loc. = LCFF_X18_Y7_N29; Fanout = 5; REG Node = 'FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47]'
        Info: Total cell delay = 9.443 ns ( 67.59 % )
        Info: Total interconnect delay = 4.528 ns ( 32.41 % )
Warning: Can't achieve timing requirement Clock Setup: 'FPGA_CLK6IN' along 7736 path(s). See Report window for details.
Info: Minimum slack time is 389 ps for clock "IFCLK" between source register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]" and destination memory "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg2"
    Info: + Shortest register to memory delay is 1.867 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y11_N9; Fanout = 12; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]'
        Info: 2: + IC(1.691 ns) + CELL(0.176 ns) = 1.867 ns; Loc. = M4K_X11_Y10; Fanout = 2; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg2'
        Info: Total cell delay = 0.176 ns ( 9.43 % )
        Info: Total interconnect delay = 1.691 ns ( 90.57 % )
    Info: - Smallest register to memory requirement is 1.478 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 1.515 ns
            Info: + Longest clock path from clock "IFCLK" to destination memory is 5.714 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 99; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.892 ns) + CELL(0.970 ns) = 3.128 ns; Loc. = LCFF_X12_Y11_N1; Fanout = 132; REG Node = 'Tx_read_clock'
                Info: 4: + IC(1.751 ns) + CELL(0.835 ns) = 5.714 ns; Loc. = M4K_X11_Y10; Fanout = 2; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg2'
                Info: Total cell delay = 2.935 ns ( 51.37 % )
                Info: Total interconnect delay = 2.779 ns ( 48.63 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 4.199 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 99; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.892 ns) + CELL(0.970 ns) = 3.128 ns; Loc. = LCFF_X12_Y11_N1; Fanout = 132; REG Node = 'Tx_read_clock'
                Info: 4: + IC(0.405 ns) + CELL(0.666 ns) = 4.199 ns; Loc. = LCFF_X12_Y11_N9; Fanout = 12; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]'
                Info: Total cell delay = 2.766 ns ( 65.87 % )
                Info: Total interconnect delay = 1.433 ns ( 34.13 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.267 ns
Info: Minimum slack time is 499 ps for clock "FPGA_CLK6IN" between source register "SPI:Alex_SPI_Tx|Tx_load_strobe" and destination register "SPI:Alex_SPI_Tx|Tx_load_strobe"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y18_N11; Fanout = 2; REG Node = 'SPI:Alex_SPI_Tx|Tx_load_strobe'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X3_Y18_N10; Fanout = 1; COMB Node = 'SPI:Alex_SPI_Tx|Selector7~73'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X3_Y18_N11; Fanout = 2; REG Node = 'SPI:Alex_SPI_Tx|Tx_load_strobe'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FPGA_CLK6IN" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FPGA_CLK6IN" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "FPGA_CLK6IN" to destination register is 10.203 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'FPGA_CLK6IN'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G7; Fanout = 2285; COMB Node = 'FPGA_CLK6IN~clkctrl'
                Info: 3: + IC(0.927 ns) + CELL(0.970 ns) = 3.186 ns; Loc. = LCFF_X17_Y14_N3; Fanout = 4; REG Node = 'PCLK_12MHZ~reg0'
                Info: 4: + IC(2.464 ns) + CELL(0.000 ns) = 5.650 ns; Loc. = CLKCTRL_G0; Fanout = 582; COMB Node = 'PCLK_12MHZ~reg0clkctrl'
                Info: 5: + IC(0.879 ns) + CELL(0.970 ns) = 7.499 ns; Loc. = LCFF_X30_Y10_N9; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(1.118 ns) + CELL(0.000 ns) = 8.617 ns; Loc. = CLKCTRL_G5; Fanout = 144; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.920 ns) + CELL(0.666 ns) = 10.203 ns; Loc. = LCFF_X3_Y18_N11; Fanout = 2; REG Node = 'SPI:Alex_SPI_Tx|Tx_load_strobe'
                Info: Total cell delay = 3.756 ns ( 36.81 % )
                Info: Total interconnect delay = 6.447 ns ( 63.19 % )
            Info: - Shortest clock path from clock "FPGA_CLK6IN" to source register is 10.203 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'FPGA_CLK6IN'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G7; Fanout = 2285; COMB Node = 'FPGA_CLK6IN~clkctrl'
                Info: 3: + IC(0.927 ns) + CELL(0.970 ns) = 3.186 ns; Loc. = LCFF_X17_Y14_N3; Fanout = 4; REG Node = 'PCLK_12MHZ~reg0'
                Info: 4: + IC(2.464 ns) + CELL(0.000 ns) = 5.650 ns; Loc. = CLKCTRL_G0; Fanout = 582; COMB Node = 'PCLK_12MHZ~reg0clkctrl'
                Info: 5: + IC(0.879 ns) + CELL(0.970 ns) = 7.499 ns; Loc. = LCFF_X30_Y10_N9; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(1.118 ns) + CELL(0.000 ns) = 8.617 ns; Loc. = CLKCTRL_G5; Fanout = 144; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.920 ns) + CELL(0.666 ns) = 10.203 ns; Loc. = LCFF_X3_Y18_N11; Fanout = 2; REG Node = 'SPI:Alex_SPI_Tx|Tx_load_strobe'
                Info: Total cell delay = 3.756 ns ( 36.81 % )
                Info: Total interconnect delay = 6.447 ns ( 63.19 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "state_FX[0]" (data pin = "FLAGC", clock pin = "IFCLK") is 8.363 ns
    Info: + Longest pin to register delay is 11.206 ns
        Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 4; PIN Node = 'FLAGC'
        Info: 2: + IC(6.680 ns) + CELL(0.202 ns) = 7.887 ns; Loc. = LCCOMB_X12_Y12_N12; Fanout = 2; COMB Node = 'Mux23~171'
        Info: 3: + IC(2.587 ns) + CELL(0.624 ns) = 11.098 ns; Loc. = LCCOMB_X1_Y9_N30; Fanout = 1; COMB Node = 'Mux23~173'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 11.206 ns; Loc. = LCFF_X1_Y9_N31; Fanout = 14; REG Node = 'state_FX[0]'
        Info: Total cell delay = 1.939 ns ( 17.30 % )
        Info: Total interconnect delay = 9.267 ns ( 82.70 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.803 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 99; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.871 ns) + CELL(0.666 ns) = 2.803 ns; Loc. = LCFF_X1_Y9_N31; Fanout = 14; REG Node = 'state_FX[0]'
        Info: Total cell delay = 1.796 ns ( 64.07 % )
        Info: Total interconnect delay = 1.007 ns ( 35.93 % )
Info: tco from clock "FPGA_CLK6IN" to destination pin "DEBUG_LED2" through register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[0]" is 21.989 ns
    Info: + Longest clock path from clock "FPGA_CLK6IN" to source register is 7.222 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'FPGA_CLK6IN'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G7; Fanout = 2285; COMB Node = 'FPGA_CLK6IN~clkctrl'
        Info: 3: + IC(0.927 ns) + CELL(0.970 ns) = 3.186 ns; Loc. = LCFF_X17_Y14_N3; Fanout = 4; REG Node = 'PCLK_12MHZ~reg0'
        Info: 4: + IC(2.464 ns) + CELL(0.000 ns) = 5.650 ns; Loc. = CLKCTRL_G0; Fanout = 582; COMB Node = 'PCLK_12MHZ~reg0clkctrl'
        Info: 5: + IC(0.906 ns) + CELL(0.666 ns) = 7.222 ns; Loc. = LCFF_X3_Y6_N3; Fanout = 1; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[0]'
        Info: Total cell delay = 2.786 ns ( 38.58 % )
        Info: Total interconnect delay = 4.436 ns ( 61.42 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 14.463 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y6_N3; Fanout = 1; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[0]'
        Info: 2: + IC(0.763 ns) + CELL(0.621 ns) = 1.384 ns; Loc. = LCCOMB_X4_Y6_N4; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~240'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.470 ns; Loc. = LCCOMB_X4_Y6_N6; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~242'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.556 ns; Loc. = LCCOMB_X4_Y6_N8; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~244'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.642 ns; Loc. = LCCOMB_X4_Y6_N10; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~246'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.728 ns; Loc. = LCCOMB_X4_Y6_N12; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~248'
        Info: 7: + IC(0.000 ns) + CELL(0.190 ns) = 1.918 ns; Loc. = LCCOMB_X4_Y6_N14; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~250'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.004 ns; Loc. = LCCOMB_X4_Y6_N16; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~252'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.090 ns; Loc. = LCCOMB_X4_Y6_N18; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~254'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.176 ns; Loc. = LCCOMB_X4_Y6_N20; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~256'
        Info: 11: + IC(0.000 ns) + CELL(0.506 ns) = 2.682 ns; Loc. = LCCOMB_X4_Y6_N22; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~257'
        Info: 12: + IC(0.701 ns) + CELL(0.651 ns) = 4.034 ns; Loc. = LCCOMB_X4_Y6_N2; Fanout = 2; COMB Node = 'LessThan0~161'
        Info: 13: + IC(0.680 ns) + CELL(0.206 ns) = 4.920 ns; Loc. = LCCOMB_X3_Y6_N14; Fanout = 5; COMB Node = 'have_sync~0'
        Info: 14: + IC(4.108 ns) + CELL(0.651 ns) = 9.679 ns; Loc. = LCCOMB_X3_Y14_N6; Fanout = 3; COMB Node = 'Alex_Tx_data[3]'
        Info: 15: + IC(1.688 ns) + CELL(3.096 ns) = 14.463 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'DEBUG_LED2'
        Info: Total cell delay = 6.523 ns ( 45.10 % )
        Info: Total interconnect delay = 7.940 ns ( 54.90 % )
Info: th for register "Tx_q[0]" (data pin = "CDOUT_P", clock pin = "FPGA_CLK6IN") is 3.142 ns
    Info: + Longest clock path from clock "FPGA_CLK6IN" to destination register is 10.191 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'FPGA_CLK6IN'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G7; Fanout = 2285; COMB Node = 'FPGA_CLK6IN~clkctrl'
        Info: 3: + IC(0.927 ns) + CELL(0.970 ns) = 3.186 ns; Loc. = LCFF_X17_Y14_N3; Fanout = 4; REG Node = 'PCLK_12MHZ~reg0'
        Info: 4: + IC(2.464 ns) + CELL(0.000 ns) = 5.650 ns; Loc. = CLKCTRL_G0; Fanout = 582; COMB Node = 'PCLK_12MHZ~reg0clkctrl'
        Info: 5: + IC(0.879 ns) + CELL(0.970 ns) = 7.499 ns; Loc. = LCFF_X30_Y10_N9; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
        Info: 6: + IC(1.118 ns) + CELL(0.000 ns) = 8.617 ns; Loc. = CLKCTRL_G5; Fanout = 144; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
        Info: 7: + IC(0.908 ns) + CELL(0.666 ns) = 10.191 ns; Loc. = LCFF_X30_Y7_N17; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 3.756 ns ( 36.86 % )
        Info: Total interconnect delay = 6.435 ns ( 63.14 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.355 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_137; Fanout = 1; PIN Node = 'CDOUT_P'
        Info: 2: + IC(6.056 ns) + CELL(0.206 ns) = 7.247 ns; Loc. = LCCOMB_X30_Y7_N16; Fanout = 1; COMB Node = 'Tx_q[0]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.355 ns; Loc. = LCFF_X30_Y7_N17; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 1.299 ns ( 17.66 % )
        Info: Total interconnect delay = 6.056 ns ( 82.34 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Allocated 158 megabytes of memory during processing
    Info: Processing ended: Sat Nov 10 10:55:21 2007
    Info: Elapsed time: 00:00:10


