
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[v5,06/09] iommu/ipmmu-vmsa: Write IMCTR twice - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [v5,06/09] iommu/ipmmu-vmsa: Write IMCTR twice</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=19">Magnus Damm</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Oct. 16, 2017, 12:30 p.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;150815701852.32763.14169011352697521964.sendpatchset@little-apple&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/10008187/mbox/"
   >mbox</a>
|
   <a href="/patch/10008187/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/10008187/">/patch/10008187/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	A8B5160230 for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Mon, 16 Oct 2017 12:32:23 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 9D9981FF13
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Mon, 16 Oct 2017 12:32:23 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id 929B6284D2; Mon, 16 Oct 2017 12:32:23 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.8 required=2.0 tests=BAYES_00,
	DKIM_ADSP_CUSTOM_MED, 
	DKIM_SIGNED, FREEMAIL_FROM, RCVD_IN_DNSWL_HI,
	T_DKIM_INVALID autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 1475E1FF13
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Mon, 16 Oct 2017 12:32:23 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1752817AbdJPMcV (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Mon, 16 Oct 2017 08:32:21 -0400
Received: from mail-pg0-f65.google.com ([74.125.83.65]:56527 &quot;EHLO
	mail-pg0-f65.google.com&quot; rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1752281AbdJPMcT (ORCPT
	&lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Mon, 16 Oct 2017 08:32:19 -0400
Received: by mail-pg0-f65.google.com with SMTP id m18so6691230pgd.13;
	Mon, 16 Oct 2017 05:32:18 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=gmail.com; s=20161025;
	h=from:to:cc:date:message-id:in-reply-to:references:subject;
	bh=dGQI7Idom8Xki41/GxMgtPN0d1anIi5Otb3meqmYCRA=;
	b=UDRYYO3uE/hYA5swg5CEW0ttUSc5LTSzY5qVhX/BYDgbHXAiu0SVKvNIwSJLpUfniy
	56d/JD0dqgUMf7qJHV5XQX+QrhuioDAnqAlfC8tLWlFQM0uCjXAJp9AUb9ANr24Aza3i
	gpP1q3kW4AE0RD/Q7bxx0iwGDr9u+3c91xhst65AHDPhYGatQfDGShhap1RYoM099XCH
	TFPTVVx/Arf25p+CCJKeUcqysFCe+HzmLDV24QvTxy3PDOpwfV/n4WcCmNioeTTxuflI
	e5jF/2DSTaqW3Q/c4gE5DtqV5xhYly1NUQ6KsG+eRKLvG/d7gkrhpOqEkFDQ9DYFh/0h
	OF1w==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:from:to:cc:date:message-id:in-reply-to
	:references:subject;
	bh=dGQI7Idom8Xki41/GxMgtPN0d1anIi5Otb3meqmYCRA=;
	b=EYVknVeJvjwmjaNnMMtCiX1GD2v55cxXQOaaYBmxSe06UmY3C0tfBefAlCbRAhi/Hq
	Ir3xQd5cEhESaM2kmpOU3EvoiUn3GsHd3ZSkZ1BJXWkoo9XfG+lmNS16MiVIrK/hWBCd
	zFFBZQMvNTobBKMhmQrgPLSe+2UMChw7NGmkb8TbKddXMZHHFgLod1vIgMW5G2icSzsj
	jvXv/gEVN4H/wUbF7zfe7wq/NtREp61olhYyWaPnWN0AdIJJS5NipRaSBkcZtOuiWmfw
	HHbxxXtGEoDR28/2NHFXzgfLNUaPvfJgBBFZqEcuSxtBGnK/6x1Z5DDys8AR5WEu8O59
	gAdw==
X-Gm-Message-State: AMCzsaVkJRQCeRmZZXjhNZOl4zKpKwWTX+mNLvElYSPttcRMdrB/zklq
	E5XX64+ryBf9iiwkvlIjeXM=
X-Google-Smtp-Source: AOwi7QC8Y2co6Jz97ETndW6EsQaAWqDYRUVQh4G7uAw+ZnUCcfLljZN8PIKJJ+5DUnVfzF5D75n7wQ==
X-Received: by 10.99.116.93 with SMTP id e29mr8041150pgn.85.1508157138465;
	Mon, 16 Oct 2017 05:32:18 -0700 (PDT)
Received: from [127.0.0.1] (s214090.ppp.asahi-net.or.jp. [220.157.214.90])
	by smtp.gmail.com with ESMTPSA id
	e6sm12592480pfg.42.2017.10.16.05.32.14
	(version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
	Mon, 16 Oct 2017 05:32:17 -0700 (PDT)
From: Magnus Damm &lt;magnus.damm@gmail.com&gt;
To: joro@8bytes.org
Cc: laurent.pinchart+renesas@ideasonboard.com, geert+renesas@glider.be,
	linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org,
	iommu@lists.linux-foundation.org, horms+renesas@verge.net.au,
	Magnus Damm &lt;magnus.damm@gmail.com&gt;, robin.murphy@arm.com,
	m.szyprowski@samsung.com
Date: Mon, 16 Oct 2017 21:30:18 +0900
Message-Id: &lt;150815701852.32763.14169011352697521964.sendpatchset@little-apple&gt;
In-Reply-To: &lt;150815695455.32763.1660214306749693609.sendpatchset@little-apple&gt;
References: &lt;150815695455.32763.1660214306749693609.sendpatchset@little-apple&gt;
Subject: [PATCH v5 06/09] iommu/ipmmu-vmsa: Write IMCTR twice
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=19">Magnus Damm</a> - Oct. 16, 2017, 12:30 p.m.</div>
<pre class="content">
<span class="from">From: Magnus Damm &lt;damm+renesas@opensource.se&gt;</span>

Write IMCTR both in the root device and the leaf node.

To allow access of IMCTR introduce the following function:
 - ipmmu_ctx_write_all()

While at it also rename context functions:
 - ipmmu_ctx_read() -&gt; ipmmu_ctx_read_root()
 - ipmmu_ctx_write() -&gt; ipmmu_ctx_write_root()
<span class="signed-off-by">
Signed-off-by: Magnus Damm &lt;damm+renesas@opensource.se&gt;</span>
---

 Changes since V4:
 - Updated to make use of new root pointer location

 Changes since V3:
 - Changed function names to improve code readability - Thanks Robin!

 Changes since V2:
 - None

 Changes since V1:
 - None

 drivers/iommu/ipmmu-vmsa.c |   56 +++++++++++++++++++++++++++-----------------
 1 file changed, 35 insertions(+), 21 deletions(-)
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">--- 0015/drivers/iommu/ipmmu-vmsa.c</span>
<span class="p_header">+++ work/drivers/iommu/ipmmu-vmsa.c	2017-10-16 19:50:19.240607110 +0900</span>
<span class="p_chunk">@@ -248,19 +248,31 @@</span> <span class="p_context"> static void ipmmu_write(struct ipmmu_vms</span>
 	iowrite32(data, mmu-&gt;base + offset);
 }
 
<span class="p_del">-static u32 ipmmu_ctx_read(struct ipmmu_vmsa_domain *domain, unsigned int reg)</span>
<span class="p_add">+static u32 ipmmu_ctx_read_root(struct ipmmu_vmsa_domain *domain,</span>
<span class="p_add">+			       unsigned int reg)</span>
 {
 	return ipmmu_read(domain-&gt;mmu-&gt;root,
 			  domain-&gt;context_id * IM_CTX_SIZE + reg);
 }
 
<span class="p_del">-static void ipmmu_ctx_write(struct ipmmu_vmsa_domain *domain, unsigned int reg,</span>
<span class="p_del">-			    u32 data)</span>
<span class="p_add">+static void ipmmu_ctx_write_root(struct ipmmu_vmsa_domain *domain,</span>
<span class="p_add">+				 unsigned int reg, u32 data)</span>
 {
 	ipmmu_write(domain-&gt;mmu-&gt;root,
 		    domain-&gt;context_id * IM_CTX_SIZE + reg, data);
 }
 
<span class="p_add">+static void ipmmu_ctx_write_all(struct ipmmu_vmsa_domain *domain,</span>
<span class="p_add">+				unsigned int reg, u32 data)</span>
<span class="p_add">+{</span>
<span class="p_add">+	if (domain-&gt;mmu != domain-&gt;mmu-&gt;root)</span>
<span class="p_add">+		ipmmu_write(domain-&gt;mmu,</span>
<span class="p_add">+			    domain-&gt;context_id * IM_CTX_SIZE + reg, data);</span>
<span class="p_add">+</span>
<span class="p_add">+	ipmmu_write(domain-&gt;mmu-&gt;root,</span>
<span class="p_add">+		    domain-&gt;context_id * IM_CTX_SIZE + reg, data);</span>
<span class="p_add">+}</span>
<span class="p_add">+</span>
 /* -----------------------------------------------------------------------------
  * TLB and microTLB Management
  */
<span class="p_chunk">@@ -270,7 +282,7 @@</span> <span class="p_context"> static void ipmmu_tlb_sync(struct ipmmu_</span>
 {
 	unsigned int count = 0;
 
<span class="p_del">-	while (ipmmu_ctx_read(domain, IMCTR) &amp; IMCTR_FLUSH) {</span>
<span class="p_add">+	while (ipmmu_ctx_read_root(domain, IMCTR) &amp; IMCTR_FLUSH) {</span>
 		cpu_relax();
 		if (++count == TLB_LOOP_TIMEOUT) {
 			dev_err_ratelimited(domain-&gt;mmu-&gt;dev,
<span class="p_chunk">@@ -285,9 +297,9 @@</span> <span class="p_context"> static void ipmmu_tlb_invalidate(struct</span>
 {
 	u32 reg;
 
<span class="p_del">-	reg = ipmmu_ctx_read(domain, IMCTR);</span>
<span class="p_add">+	reg = ipmmu_ctx_read_root(domain, IMCTR);</span>
 	reg |= IMCTR_FLUSH;
<span class="p_del">-	ipmmu_ctx_write(domain, IMCTR, reg);</span>
<span class="p_add">+	ipmmu_ctx_write_all(domain, IMCTR, reg);</span>
 
 	ipmmu_tlb_sync(domain);
 }
<span class="p_chunk">@@ -428,31 +440,32 @@</span> <span class="p_context"> static int ipmmu_domain_init_context(str</span>
 
 	/* TTBR0 */
 	ttbr = domain-&gt;cfg.arm_lpae_s1_cfg.ttbr[0];
<span class="p_del">-	ipmmu_ctx_write(domain, IMTTLBR0, ttbr);</span>
<span class="p_del">-	ipmmu_ctx_write(domain, IMTTUBR0, ttbr &gt;&gt; 32);</span>
<span class="p_add">+	ipmmu_ctx_write_root(domain, IMTTLBR0, ttbr);</span>
<span class="p_add">+	ipmmu_ctx_write_root(domain, IMTTUBR0, ttbr &gt;&gt; 32);</span>
 
 	/*
 	 * TTBCR
 	 * We use long descriptors with inner-shareable WBWA tables and allocate
 	 * the whole 32-bit VA space to TTBR0.
 	 */
<span class="p_del">-	ipmmu_ctx_write(domain, IMTTBCR, IMTTBCR_EAE |</span>
<span class="p_del">-			IMTTBCR_SH0_INNER_SHAREABLE | IMTTBCR_ORGN0_WB_WA |</span>
<span class="p_del">-			IMTTBCR_IRGN0_WB_WA | IMTTBCR_SL0_LVL_1);</span>
<span class="p_add">+	ipmmu_ctx_write_root(domain, IMTTBCR, IMTTBCR_EAE |</span>
<span class="p_add">+			     IMTTBCR_SH0_INNER_SHAREABLE | IMTTBCR_ORGN0_WB_WA |</span>
<span class="p_add">+			     IMTTBCR_IRGN0_WB_WA | IMTTBCR_SL0_LVL_1);</span>
 
 	/* MAIR0 */
<span class="p_del">-	ipmmu_ctx_write(domain, IMMAIR0, domain-&gt;cfg.arm_lpae_s1_cfg.mair[0]);</span>
<span class="p_add">+	ipmmu_ctx_write_root(domain, IMMAIR0,</span>
<span class="p_add">+			     domain-&gt;cfg.arm_lpae_s1_cfg.mair[0]);</span>
 
 	/* IMBUSCR */
<span class="p_del">-	ipmmu_ctx_write(domain, IMBUSCR,</span>
<span class="p_del">-			ipmmu_ctx_read(domain, IMBUSCR) &amp;</span>
<span class="p_del">-			~(IMBUSCR_DVM | IMBUSCR_BUSSEL_MASK));</span>
<span class="p_add">+	ipmmu_ctx_write_root(domain, IMBUSCR,</span>
<span class="p_add">+			     ipmmu_ctx_read_root(domain, IMBUSCR) &amp;</span>
<span class="p_add">+			     ~(IMBUSCR_DVM | IMBUSCR_BUSSEL_MASK));</span>
 
 	/*
 	 * IMSTR
 	 * Clear all interrupt flags.
 	 */
<span class="p_del">-	ipmmu_ctx_write(domain, IMSTR, ipmmu_ctx_read(domain, IMSTR));</span>
<span class="p_add">+	ipmmu_ctx_write_root(domain, IMSTR, ipmmu_ctx_read_root(domain, IMSTR));</span>
 
 	/*
 	 * IMCTR
<span class="p_chunk">@@ -461,7 +474,8 @@</span> <span class="p_context"> static int ipmmu_domain_init_context(str</span>
 	 * software management as we have no use for it. Flush the TLB as
 	 * required when modifying the context registers.
 	 */
<span class="p_del">-	ipmmu_ctx_write(domain, IMCTR, IMCTR_INTEN | IMCTR_FLUSH | IMCTR_MMUEN);</span>
<span class="p_add">+	ipmmu_ctx_write_all(domain, IMCTR,</span>
<span class="p_add">+			    IMCTR_INTEN | IMCTR_FLUSH | IMCTR_MMUEN);</span>
 
 	return 0;
 }
<span class="p_chunk">@@ -474,7 +488,7 @@</span> <span class="p_context"> static void ipmmu_domain_destroy_context</span>
 	 *
 	 * TODO: Is TLB flush really needed ?
 	 */
<span class="p_del">-	ipmmu_ctx_write(domain, IMCTR, IMCTR_FLUSH);</span>
<span class="p_add">+	ipmmu_ctx_write_all(domain, IMCTR, IMCTR_FLUSH);</span>
 	ipmmu_tlb_sync(domain);
 	ipmmu_domain_free_context(domain-&gt;mmu-&gt;root, domain-&gt;context_id);
 }
<span class="p_chunk">@@ -490,11 +504,11 @@</span> <span class="p_context"> static irqreturn_t ipmmu_domain_irq(stru</span>
 	u32 status;
 	u32 iova;
 
<span class="p_del">-	status = ipmmu_ctx_read(domain, IMSTR);</span>
<span class="p_add">+	status = ipmmu_ctx_read_root(domain, IMSTR);</span>
 	if (!(status &amp; err_mask))
 		return IRQ_NONE;
 
<span class="p_del">-	iova = ipmmu_ctx_read(domain, IMEAR);</span>
<span class="p_add">+	iova = ipmmu_ctx_read_root(domain, IMEAR);</span>
 
 	/*
 	 * Clear the error status flags. Unlike traditional interrupt flag
<span class="p_chunk">@@ -502,7 +516,7 @@</span> <span class="p_context"> static irqreturn_t ipmmu_domain_irq(stru</span>
 	 * seems to require 0. The error address register must be read before,
 	 * otherwise its value will be 0.
 	 */
<span class="p_del">-	ipmmu_ctx_write(domain, IMSTR, 0);</span>
<span class="p_add">+	ipmmu_ctx_write_root(domain, IMSTR, 0);</span>
 
 	/* Log fatal errors. */
 	if (status &amp; IMSTR_MHIT)

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



