// Seed: 2307686295
module module_0 (
    output uwire id_0,
    output tri0 id_1,
    input supply1 id_2,
    output supply0 id_3,
    input tri id_4,
    input wor id_5,
    input supply1 id_6,
    output supply1 id_7,
    output wand id_8,
    input wand id_9,
    input wor id_10,
    input supply0 id_11
);
  wire [1 : -1] id_13, id_14;
  assign id_14 = {id_13};
endmodule
module module_1 #(
    parameter id_5 = 32'd51,
    parameter id_6 = 32'd80,
    parameter id_9 = 32'd31
) (
    input wand id_0,
    output wor id_1,
    input tri id_2,
    input tri0 id_3[-1  == "" : 1],
    input supply1 id_4,
    input supply1 _id_5,
    input wire _id_6,
    input wor id_7,
    output supply1 id_8,
    input wand _id_9,
    input wire id_10,
    input uwire id_11,
    input tri0 id_12,
    input tri id_13,
    input wand id_14
);
  logic id_16 = -1;
  tri   id_17;
  assign id_17 = -1;
  assign id_8  = 1'b0;
  wire [id_9 : id_5] id_18;
  logic [-1 : -1] id_19;
  ;
  assign id_8 = id_12;
  assign id_19[1] = -1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_14,
      id_1,
      id_2,
      id_4,
      id_11,
      id_8,
      id_8,
      id_14,
      id_12,
      id_7
  );
  assign modCall_1.id_2 = 0;
  always @(id_16 or posedge id_16) @(*);
  assign id_8 = id_19;
  logic id_20, id_21;
  wire [id_6 : -1] id_22;
endmodule
