

================================================================
== Vivado HLS Report for 'arithm_pro'
================================================================
* Date:           Wed Dec 19 22:30:21 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SobelNewVivado
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.483|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2108161|  2108161|  2108161|  2108161|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+-----+-----+-----+-----+----------+
        |                       |            |  Latency  |  Interval | Pipeline |
        |        Instance       |   Module   | min | max | min | max |   Type   |
        +-----------------------+------------+-----+-----+-----+-----+----------+
        |grp_operator_1_fu_261  |operator_1  |    2|    2|    1|    1| function |
        |grp_operator_1_fu_266  |operator_1  |    2|    2|    1|    1| function |
        |grp_operator_1_fu_271  |operator_1  |    2|    2|    1|    1| function |
        +-----------------------+------------+-----+-----+-----+-----+----------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height  |  2108160|  2108160|      1952|          -|          -|  1080|    no    |
        | + loop_width  |     1949|     1949|        31|          1|          1|  1920|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      72|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     84|    8100|   12891|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     144|
|Register         |        0|      -|    1357|      32|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     84|    9457|   13139|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|     11|       3|      10|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+------+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +---------------------------+----------------------+---------+-------+-----+------+
    |SobelFilter_dadd_DeQ_U135  |SobelFilter_dadd_DeQ  |        0|      3|  509|   817|
    |SobelFilter_dadd_DeQ_U136  |SobelFilter_dadd_DeQ  |        0|      3|  509|   817|
    |SobelFilter_dadd_DeQ_U137  |SobelFilter_dadd_DeQ  |        0|      3|  509|   817|
    |SobelFilter_dadd_DeQ_U138  |SobelFilter_dadd_DeQ  |        0|      3|  509|   817|
    |SobelFilter_dadd_DeQ_U139  |SobelFilter_dadd_DeQ  |        0|      3|  509|   817|
    |SobelFilter_dadd_DeQ_U140  |SobelFilter_dadd_DeQ  |        0|      3|  509|   817|
    |SobelFilter_dmul_Ee0_U141  |SobelFilter_dmul_Ee0  |        0|     11|  317|   204|
    |SobelFilter_dmul_Ee0_U142  |SobelFilter_dmul_Ee0  |        0|     11|  317|   204|
    |SobelFilter_dmul_Ee0_U143  |SobelFilter_dmul_Ee0  |        0|     11|  317|   204|
    |SobelFilter_dmul_Ee0_U144  |SobelFilter_dmul_Ee0  |        0|     11|  317|   204|
    |SobelFilter_dmul_Ee0_U145  |SobelFilter_dmul_Ee0  |        0|     11|  317|   204|
    |SobelFilter_dmul_Ee0_U146  |SobelFilter_dmul_Ee0  |        0|     11|  317|   204|
    |SobelFilter_sitodFfa_U147  |SobelFilter_sitodFfa  |        0|      0|  412|   452|
    |SobelFilter_sitodFfa_U148  |SobelFilter_sitodFfa  |        0|      0|  412|   452|
    |SobelFilter_sitodFfa_U149  |SobelFilter_sitodFfa  |        0|      0|  412|   452|
    |SobelFilter_sitodFfa_U150  |SobelFilter_sitodFfa  |        0|      0|  412|   452|
    |SobelFilter_sitodFfa_U151  |SobelFilter_sitodFfa  |        0|      0|  412|   452|
    |SobelFilter_sitodFfa_U152  |SobelFilter_sitodFfa  |        0|      0|  412|   452|
    |grp_operator_1_fu_261      |operator_1            |        0|      0|  224|  1351|
    |grp_operator_1_fu_266      |operator_1            |        0|      0|  224|  1351|
    |grp_operator_1_fu_271      |operator_1            |        0|      0|  224|  1351|
    +---------------------------+----------------------+---------+-------+-----+------+
    |Total                      |                      |        0|     84| 8100| 12891|
    +---------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_357_p2                       |     +    |      0|  0|  18|          11|           1|
    |j_V_fu_369_p2                       |     +    |      0|  0|  18|          11|           1|
    |exitcond4_fu_351_p2                 |   icmp   |      0|  0|  13|          11|          11|
    |exitcond_fu_363_p2                  |   icmp   |      0|  0|  13|          11|           9|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state33_pp0_stage0_iter30  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0|  72|          50|          28|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter30    |   9|          2|    1|          2|
    |dst_data_stream_0_V_blk_n   |   9|          2|    1|          2|
    |dst_data_stream_1_V_blk_n   |   9|          2|    1|          2|
    |dst_data_stream_2_V_blk_n   |   9|          2|    1|          2|
    |src1_data_stream_0_V_blk_n  |   9|          2|    1|          2|
    |src1_data_stream_1_V_blk_n  |   9|          2|    1|          2|
    |src1_data_stream_2_V_blk_n  |   9|          2|    1|          2|
    |src2_data_stream_0_V_blk_n  |   9|          2|    1|          2|
    |src2_data_stream_1_V_blk_n  |   9|          2|    1|          2|
    |src2_data_stream_2_V_blk_n  |   9|          2|    1|          2|
    |t_V_1_reg_250               |   9|          2|   11|         22|
    |t_V_reg_239                 |   9|          2|   11|         22|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 144|         31|   34|         71|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |d_val_0_reg_567           |   8|   0|    8|          0|
    |d_val_1_reg_572           |   8|   0|    8|          0|
    |exitcond_reg_408          |   1|   0|    1|          0|
    |i_V_reg_403               |  11|   0|   11|          0|
    |t1_1_reg_517              |  64|   0|   64|          0|
    |t1_2_reg_527              |  64|   0|   64|          0|
    |t1_reg_507                |  64|   0|   64|          0|
    |t2_1_reg_522              |  64|   0|   64|          0|
    |t2_2_reg_532              |  64|   0|   64|          0|
    |t2_reg_512                |  64|   0|   64|          0|
    |t_V_1_reg_250             |  11|   0|   11|          0|
    |t_V_reg_239               |  11|   0|   11|          0|
    |tmp_10_reg_577            |   8|   0|    8|          0|
    |tmp_27_reg_477            |  64|   0|   64|          0|
    |tmp_297_1_reg_487         |  64|   0|   64|          0|
    |tmp_297_2_reg_497         |  64|   0|   64|          0|
    |tmp_299_1_reg_492         |  64|   0|   64|          0|
    |tmp_299_2_reg_502         |  64|   0|   64|          0|
    |tmp_29_reg_482            |  64|   0|   64|          0|
    |tmp_300_1_reg_542         |  64|   0|   64|          0|
    |tmp_300_2_reg_547         |  64|   0|   64|          0|
    |tmp_30_reg_537            |  64|   0|   64|          0|
    |tmp_46_reg_417            |   8|   0|    8|          0|
    |tmp_47_reg_422            |   8|   0|    8|          0|
    |tmp_48_reg_427            |   8|   0|    8|          0|
    |tmp_49_reg_432            |   8|   0|    8|          0|
    |tmp_50_reg_437            |   8|   0|    8|          0|
    |tmp_51_reg_442            |   8|   0|    8|          0|
    |v_assign_1_reg_557        |  64|   0|   64|          0|
    |v_assign_2_reg_562        |  64|   0|   64|          0|
    |v_assign_reg_552          |  64|   0|   64|          0|
    |exitcond_reg_408          |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |1357|  32| 1294|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |      arithm_pro      | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |      arithm_pro      | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |      arithm_pro      | return value |
|ap_done                       | out |    1| ap_ctrl_hs |      arithm_pro      | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |      arithm_pro      | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |      arithm_pro      | return value |
|src1_data_stream_0_V_dout     |  in |    8|   ap_fifo  | src1_data_stream_0_V |    pointer   |
|src1_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | src1_data_stream_0_V |    pointer   |
|src1_data_stream_0_V_read     | out |    1|   ap_fifo  | src1_data_stream_0_V |    pointer   |
|src1_data_stream_1_V_dout     |  in |    8|   ap_fifo  | src1_data_stream_1_V |    pointer   |
|src1_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  | src1_data_stream_1_V |    pointer   |
|src1_data_stream_1_V_read     | out |    1|   ap_fifo  | src1_data_stream_1_V |    pointer   |
|src1_data_stream_2_V_dout     |  in |    8|   ap_fifo  | src1_data_stream_2_V |    pointer   |
|src1_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  | src1_data_stream_2_V |    pointer   |
|src1_data_stream_2_V_read     | out |    1|   ap_fifo  | src1_data_stream_2_V |    pointer   |
|src2_data_stream_0_V_dout     |  in |    8|   ap_fifo  | src2_data_stream_0_V |    pointer   |
|src2_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | src2_data_stream_0_V |    pointer   |
|src2_data_stream_0_V_read     | out |    1|   ap_fifo  | src2_data_stream_0_V |    pointer   |
|src2_data_stream_1_V_dout     |  in |    8|   ap_fifo  | src2_data_stream_1_V |    pointer   |
|src2_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  | src2_data_stream_1_V |    pointer   |
|src2_data_stream_1_V_read     | out |    1|   ap_fifo  | src2_data_stream_1_V |    pointer   |
|src2_data_stream_2_V_dout     |  in |    8|   ap_fifo  | src2_data_stream_2_V |    pointer   |
|src2_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  | src2_data_stream_2_V |    pointer   |
|src2_data_stream_2_V_read     | out |    1|   ap_fifo  | src2_data_stream_2_V |    pointer   |
|dst_data_stream_0_V_din       | out |    8|   ap_fifo  |  dst_data_stream_0_V |    pointer   |
|dst_data_stream_0_V_full_n    |  in |    1|   ap_fifo  |  dst_data_stream_0_V |    pointer   |
|dst_data_stream_0_V_write     | out |    1|   ap_fifo  |  dst_data_stream_0_V |    pointer   |
|dst_data_stream_1_V_din       | out |    8|   ap_fifo  |  dst_data_stream_1_V |    pointer   |
|dst_data_stream_1_V_full_n    |  in |    1|   ap_fifo  |  dst_data_stream_1_V |    pointer   |
|dst_data_stream_1_V_write     | out |    1|   ap_fifo  |  dst_data_stream_1_V |    pointer   |
|dst_data_stream_2_V_din       | out |    8|   ap_fifo  |  dst_data_stream_2_V |    pointer   |
|dst_data_stream_2_V_full_n    |  in |    1|   ap_fifo  |  dst_data_stream_2_V |    pointer   |
|dst_data_stream_2_V_write     | out |    1|   ap_fifo  |  dst_data_stream_2_V |    pointer   |
+------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 31


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 1
  Pipeline-0 : II = 1, D = 31, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	34  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	3  / true
34 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src2_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str584, i32 0, i32 0, [1 x i8]* @p_str585, [1 x i8]* @p_str586, [1 x i8]* @p_str587, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str588, [1 x i8]* @p_str589)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src2_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str591, i32 0, i32 0, [1 x i8]* @p_str592, [1 x i8]* @p_str593, [1 x i8]* @p_str594, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str595, [1 x i8]* @p_str596)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src2_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str598, i32 0, i32 0, [1 x i8]* @p_str599, [1 x i8]* @p_str600, [1 x i8]* @p_str601, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str602, [1 x i8]* @p_str603)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src1_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str605, i32 0, i32 0, [1 x i8]* @p_str606, [1 x i8]* @p_str607, [1 x i8]* @p_str608, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str609, [1 x i8]* @p_str610)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src1_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str612, i32 0, i32 0, [1 x i8]* @p_str613, [1 x i8]* @p_str614, [1 x i8]* @p_str615, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str616, [1 x i8]* @p_str617)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src1_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str619, i32 0, i32 0, [1 x i8]* @p_str620, [1 x i8]* @p_str621, [1 x i8]* @p_str622, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str623, [1 x i8]* @p_str624)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str626, i32 0, i32 0, [1 x i8]* @p_str627, [1 x i8]* @p_str628, [1 x i8]* @p_str629, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str630, [1 x i8]* @p_str631)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str633, i32 0, i32 0, [1 x i8]* @p_str634, [1 x i8]* @p_str635, [1 x i8]* @p_str636, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str637, [1 x i8]* @p_str638)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str640, i32 0, i32 0, [1 x i8]* @p_str641, [1 x i8]* @p_str642, [1 x i8]* @p_str643, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str644, [1 x i8]* @p_str645)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.66ns)   --->   "br label %0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:354]   --->   Operation 44 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.79>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%t_V = phi i11 [ 0, %._crit_edge ], [ %i_V, %3 ]"   --->   Operation 45 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.81ns)   --->   "%exitcond4 = icmp eq i11 %t_V, -968" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:354]   --->   Operation 46 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (2.12ns)   --->   "%i_V = add i11 %t_V, 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:354]   --->   Operation 47 'add' 'i_V' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080)"   --->   Operation 48 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %4, label %1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:354]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str8) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:354]   --->   Operation 50 'specloopname' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:354]   --->   Operation 51 'specregionbegin' 'tmp' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.66ns)   --->   "br label %2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:355]   --->   Operation 52 'br' <Predicate = (!exitcond4)> <Delay = 1.66>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "ret void" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:366]   --->   Operation 53 'ret' <Predicate = (exitcond4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.12>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%t_V_1 = phi i11 [ 0, %1 ], [ %j_V, %"operator>>.exit22" ]"   --->   Operation 54 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.81ns)   --->   "%exitcond = icmp eq i11 %t_V_1, -128" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:355]   --->   Operation 55 'icmp' 'exitcond' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (2.12ns)   --->   "%j_V = add i11 %t_V_1, 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:355]   --->   Operation 56 'add' 'j_V' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920)"   --->   Operation 57 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %"operator>>.exit22"" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:355]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.90>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:617->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:358]   --->   Operation 59 'specregionbegin' 'tmp_5' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:621->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:358]   --->   Operation 60 'specprotocol' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (3.90ns)   --->   "%tmp_46 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src1_data_stream_0_V)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:358]   --->   Operation 61 'read' 'tmp_46' <Predicate = (!exitcond)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_4 : Operation 62 [1/1] (3.90ns)   --->   "%tmp_47 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src1_data_stream_1_V)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:358]   --->   Operation 62 'read' 'tmp_47' <Predicate = (!exitcond)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_4 : Operation 63 [1/1] (3.90ns)   --->   "%tmp_48 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src1_data_stream_2_V)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:358]   --->   Operation 63 'read' 'tmp_48' <Predicate = (!exitcond)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_5)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:626->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:358]   --->   Operation 64 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:617->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:359]   --->   Operation 65 'specregionbegin' 'tmp_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:621->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:359]   --->   Operation 66 'specprotocol' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (3.90ns)   --->   "%tmp_49 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src2_data_stream_0_V)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:359]   --->   Operation 67 'read' 'tmp_49' <Predicate = (!exitcond)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_4 : Operation 68 [1/1] (3.90ns)   --->   "%tmp_50 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src2_data_stream_1_V)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:359]   --->   Operation 68 'read' 'tmp_50' <Predicate = (!exitcond)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_4 : Operation 69 [1/1] (3.90ns)   --->   "%tmp_51 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src2_data_stream_2_V)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:359]   --->   Operation 69 'read' 'tmp_51' <Predicate = (!exitcond)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_6)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:626->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:359]   --->   Operation 70 'specregionend' 'empty_19' <Predicate = (!exitcond)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.02>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_s = zext i8 %tmp_46 to i32" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 71 'zext' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 72 [6/6] (6.02ns)   --->   "%tmp_27 = sitofp i32 %tmp_s to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 72 'sitodp' 'tmp_27' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_28 = zext i8 %tmp_49 to i32" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 73 'zext' 'tmp_28' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 74 [6/6] (6.02ns)   --->   "%tmp_29 = sitofp i32 %tmp_28 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 74 'sitodp' 'tmp_29' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_296_1 = zext i8 %tmp_47 to i32" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 75 'zext' 'tmp_296_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 76 [6/6] (6.02ns)   --->   "%tmp_297_1 = sitofp i32 %tmp_296_1 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 76 'sitodp' 'tmp_297_1' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_298_1 = zext i8 %tmp_50 to i32" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 77 'zext' 'tmp_298_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 78 [6/6] (6.02ns)   --->   "%tmp_299_1 = sitofp i32 %tmp_298_1 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 78 'sitodp' 'tmp_299_1' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_296_2 = zext i8 %tmp_48 to i32" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 79 'zext' 'tmp_296_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 80 [6/6] (6.02ns)   --->   "%tmp_297_2 = sitofp i32 %tmp_296_2 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 80 'sitodp' 'tmp_297_2' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_298_2 = zext i8 %tmp_51 to i32" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 81 'zext' 'tmp_298_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 82 [6/6] (6.02ns)   --->   "%tmp_299_2 = sitofp i32 %tmp_298_2 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 82 'sitodp' 'tmp_299_2' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.02>
ST_6 : Operation 83 [5/6] (6.02ns)   --->   "%tmp_27 = sitofp i32 %tmp_s to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 83 'sitodp' 'tmp_27' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 84 [5/6] (6.02ns)   --->   "%tmp_29 = sitofp i32 %tmp_28 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 84 'sitodp' 'tmp_29' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 85 [5/6] (6.02ns)   --->   "%tmp_297_1 = sitofp i32 %tmp_296_1 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 85 'sitodp' 'tmp_297_1' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 86 [5/6] (6.02ns)   --->   "%tmp_299_1 = sitofp i32 %tmp_298_1 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 86 'sitodp' 'tmp_299_1' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 87 [5/6] (6.02ns)   --->   "%tmp_297_2 = sitofp i32 %tmp_296_2 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 87 'sitodp' 'tmp_297_2' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 88 [5/6] (6.02ns)   --->   "%tmp_299_2 = sitofp i32 %tmp_298_2 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 88 'sitodp' 'tmp_299_2' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.02>
ST_7 : Operation 89 [4/6] (6.02ns)   --->   "%tmp_27 = sitofp i32 %tmp_s to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 89 'sitodp' 'tmp_27' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 90 [4/6] (6.02ns)   --->   "%tmp_29 = sitofp i32 %tmp_28 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 90 'sitodp' 'tmp_29' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 91 [4/6] (6.02ns)   --->   "%tmp_297_1 = sitofp i32 %tmp_296_1 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 91 'sitodp' 'tmp_297_1' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 92 [4/6] (6.02ns)   --->   "%tmp_299_1 = sitofp i32 %tmp_298_1 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 92 'sitodp' 'tmp_299_1' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 93 [4/6] (6.02ns)   --->   "%tmp_297_2 = sitofp i32 %tmp_296_2 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 93 'sitodp' 'tmp_297_2' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 94 [4/6] (6.02ns)   --->   "%tmp_299_2 = sitofp i32 %tmp_298_2 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 94 'sitodp' 'tmp_299_2' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.02>
ST_8 : Operation 95 [3/6] (6.02ns)   --->   "%tmp_27 = sitofp i32 %tmp_s to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 95 'sitodp' 'tmp_27' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 96 [3/6] (6.02ns)   --->   "%tmp_29 = sitofp i32 %tmp_28 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 96 'sitodp' 'tmp_29' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 97 [3/6] (6.02ns)   --->   "%tmp_297_1 = sitofp i32 %tmp_296_1 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 97 'sitodp' 'tmp_297_1' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 98 [3/6] (6.02ns)   --->   "%tmp_299_1 = sitofp i32 %tmp_298_1 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 98 'sitodp' 'tmp_299_1' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 99 [3/6] (6.02ns)   --->   "%tmp_297_2 = sitofp i32 %tmp_296_2 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 99 'sitodp' 'tmp_297_2' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 100 [3/6] (6.02ns)   --->   "%tmp_299_2 = sitofp i32 %tmp_298_2 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 100 'sitodp' 'tmp_299_2' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.02>
ST_9 : Operation 101 [2/6] (6.02ns)   --->   "%tmp_27 = sitofp i32 %tmp_s to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 101 'sitodp' 'tmp_27' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 102 [2/6] (6.02ns)   --->   "%tmp_29 = sitofp i32 %tmp_28 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 102 'sitodp' 'tmp_29' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 103 [2/6] (6.02ns)   --->   "%tmp_297_1 = sitofp i32 %tmp_296_1 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 103 'sitodp' 'tmp_297_1' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 104 [2/6] (6.02ns)   --->   "%tmp_299_1 = sitofp i32 %tmp_298_1 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 104 'sitodp' 'tmp_299_1' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 105 [2/6] (6.02ns)   --->   "%tmp_297_2 = sitofp i32 %tmp_296_2 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 105 'sitodp' 'tmp_297_2' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 106 [2/6] (6.02ns)   --->   "%tmp_299_2 = sitofp i32 %tmp_298_2 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 106 'sitodp' 'tmp_299_2' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.02>
ST_10 : Operation 107 [1/6] (6.02ns)   --->   "%tmp_27 = sitofp i32 %tmp_s to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 107 'sitodp' 'tmp_27' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 108 [1/6] (6.02ns)   --->   "%tmp_29 = sitofp i32 %tmp_28 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 108 'sitodp' 'tmp_29' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 109 [1/6] (6.02ns)   --->   "%tmp_297_1 = sitofp i32 %tmp_296_1 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 109 'sitodp' 'tmp_297_1' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 110 [1/6] (6.02ns)   --->   "%tmp_299_1 = sitofp i32 %tmp_298_1 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 110 'sitodp' 'tmp_299_1' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 111 [1/6] (6.02ns)   --->   "%tmp_297_2 = sitofp i32 %tmp_296_2 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 111 'sitodp' 'tmp_297_2' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 112 [1/6] (6.02ns)   --->   "%tmp_299_2 = sitofp i32 %tmp_298_2 to double" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 112 'sitodp' 'tmp_299_2' <Predicate = (!exitcond)> <Delay = 6.02> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.79>
ST_11 : Operation 113 [6/6] (7.79ns)   --->   "%t1 = fmul double %tmp_27, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 113 'dmul' 't1' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [6/6] (7.79ns)   --->   "%t2 = fmul double %tmp_29, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 114 'dmul' 't2' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [6/6] (7.79ns)   --->   "%t1_1 = fmul double %tmp_297_1, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 115 'dmul' 't1_1' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [6/6] (7.79ns)   --->   "%t2_1 = fmul double %tmp_299_1, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 116 'dmul' 't2_1' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [6/6] (7.79ns)   --->   "%t1_2 = fmul double %tmp_297_2, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 117 'dmul' 't1_2' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [6/6] (7.79ns)   --->   "%t2_2 = fmul double %tmp_299_2, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 118 'dmul' 't2_2' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.79>
ST_12 : Operation 119 [5/6] (7.79ns)   --->   "%t1 = fmul double %tmp_27, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 119 'dmul' 't1' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [5/6] (7.79ns)   --->   "%t2 = fmul double %tmp_29, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 120 'dmul' 't2' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 121 [5/6] (7.79ns)   --->   "%t1_1 = fmul double %tmp_297_1, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 121 'dmul' 't1_1' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 122 [5/6] (7.79ns)   --->   "%t2_1 = fmul double %tmp_299_1, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 122 'dmul' 't2_1' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 123 [5/6] (7.79ns)   --->   "%t1_2 = fmul double %tmp_297_2, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 123 'dmul' 't1_2' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [5/6] (7.79ns)   --->   "%t2_2 = fmul double %tmp_299_2, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 124 'dmul' 't2_2' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.79>
ST_13 : Operation 125 [4/6] (7.79ns)   --->   "%t1 = fmul double %tmp_27, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 125 'dmul' 't1' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 126 [4/6] (7.79ns)   --->   "%t2 = fmul double %tmp_29, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 126 'dmul' 't2' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 127 [4/6] (7.79ns)   --->   "%t1_1 = fmul double %tmp_297_1, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 127 'dmul' 't1_1' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 128 [4/6] (7.79ns)   --->   "%t2_1 = fmul double %tmp_299_1, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 128 'dmul' 't2_1' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 129 [4/6] (7.79ns)   --->   "%t1_2 = fmul double %tmp_297_2, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 129 'dmul' 't1_2' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 130 [4/6] (7.79ns)   --->   "%t2_2 = fmul double %tmp_299_2, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 130 'dmul' 't2_2' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.79>
ST_14 : Operation 131 [3/6] (7.79ns)   --->   "%t1 = fmul double %tmp_27, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 131 'dmul' 't1' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 132 [3/6] (7.79ns)   --->   "%t2 = fmul double %tmp_29, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 132 'dmul' 't2' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 133 [3/6] (7.79ns)   --->   "%t1_1 = fmul double %tmp_297_1, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 133 'dmul' 't1_1' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [3/6] (7.79ns)   --->   "%t2_1 = fmul double %tmp_299_1, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 134 'dmul' 't2_1' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 135 [3/6] (7.79ns)   --->   "%t1_2 = fmul double %tmp_297_2, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 135 'dmul' 't1_2' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [3/6] (7.79ns)   --->   "%t2_2 = fmul double %tmp_299_2, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 136 'dmul' 't2_2' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.79>
ST_15 : Operation 137 [2/6] (7.79ns)   --->   "%t1 = fmul double %tmp_27, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 137 'dmul' 't1' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 138 [2/6] (7.79ns)   --->   "%t2 = fmul double %tmp_29, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 138 'dmul' 't2' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 139 [2/6] (7.79ns)   --->   "%t1_1 = fmul double %tmp_297_1, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 139 'dmul' 't1_1' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 140 [2/6] (7.79ns)   --->   "%t2_1 = fmul double %tmp_299_1, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 140 'dmul' 't2_1' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 141 [2/6] (7.79ns)   --->   "%t1_2 = fmul double %tmp_297_2, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 141 'dmul' 't1_2' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 142 [2/6] (7.79ns)   --->   "%t2_2 = fmul double %tmp_299_2, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 142 'dmul' 't2_2' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.79>
ST_16 : Operation 143 [1/6] (7.79ns)   --->   "%t1 = fmul double %tmp_27, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 143 'dmul' 't1' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 144 [1/6] (7.79ns)   --->   "%t2 = fmul double %tmp_29, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 144 'dmul' 't2' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 145 [1/6] (7.79ns)   --->   "%t1_1 = fmul double %tmp_297_1, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 145 'dmul' 't1_1' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 146 [1/6] (7.79ns)   --->   "%t2_1 = fmul double %tmp_299_1, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 146 'dmul' 't2_1' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 147 [1/6] (7.79ns)   --->   "%t1_2 = fmul double %tmp_297_2, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:276->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 147 'dmul' 't1_2' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 148 [1/6] (7.79ns)   --->   "%t2_2 = fmul double %tmp_299_2, 5.000000e-01" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:278->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 148 'dmul' 't2_2' <Predicate = (!exitcond)> <Delay = 7.79> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.79> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.39>
ST_17 : Operation 149 [6/6] (8.39ns)   --->   "%tmp_30 = fadd double %t1, %t2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 149 'dadd' 'tmp_30' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 150 [6/6] (8.39ns)   --->   "%tmp_300_1 = fadd double %t1_1, %t2_1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 150 'dadd' 'tmp_300_1' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 151 [6/6] (8.39ns)   --->   "%tmp_300_2 = fadd double %t1_2, %t2_2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 151 'dadd' 'tmp_300_2' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.39>
ST_18 : Operation 152 [5/6] (8.39ns)   --->   "%tmp_30 = fadd double %t1, %t2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 152 'dadd' 'tmp_30' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 153 [5/6] (8.39ns)   --->   "%tmp_300_1 = fadd double %t1_1, %t2_1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 153 'dadd' 'tmp_300_1' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 154 [5/6] (8.39ns)   --->   "%tmp_300_2 = fadd double %t1_2, %t2_2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 154 'dadd' 'tmp_300_2' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.39>
ST_19 : Operation 155 [4/6] (8.39ns)   --->   "%tmp_30 = fadd double %t1, %t2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 155 'dadd' 'tmp_30' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 156 [4/6] (8.39ns)   --->   "%tmp_300_1 = fadd double %t1_1, %t2_1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 156 'dadd' 'tmp_300_1' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 157 [4/6] (8.39ns)   --->   "%tmp_300_2 = fadd double %t1_2, %t2_2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 157 'dadd' 'tmp_300_2' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.39>
ST_20 : Operation 158 [3/6] (8.39ns)   --->   "%tmp_30 = fadd double %t1, %t2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 158 'dadd' 'tmp_30' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 159 [3/6] (8.39ns)   --->   "%tmp_300_1 = fadd double %t1_1, %t2_1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 159 'dadd' 'tmp_300_1' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 160 [3/6] (8.39ns)   --->   "%tmp_300_2 = fadd double %t1_2, %t2_2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 160 'dadd' 'tmp_300_2' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.39>
ST_21 : Operation 161 [2/6] (8.39ns)   --->   "%tmp_30 = fadd double %t1, %t2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 161 'dadd' 'tmp_30' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 162 [2/6] (8.39ns)   --->   "%tmp_300_1 = fadd double %t1_1, %t2_1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 162 'dadd' 'tmp_300_1' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 163 [2/6] (8.39ns)   --->   "%tmp_300_2 = fadd double %t1_2, %t2_2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 163 'dadd' 'tmp_300_2' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.39>
ST_22 : Operation 164 [1/6] (8.39ns)   --->   "%tmp_30 = fadd double %t1, %t2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 164 'dadd' 'tmp_30' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 165 [1/6] (8.39ns)   --->   "%tmp_300_1 = fadd double %t1_1, %t2_1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 165 'dadd' 'tmp_300_1' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 166 [1/6] (8.39ns)   --->   "%tmp_300_2 = fadd double %t1_2, %t2_2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 166 'dadd' 'tmp_300_2' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.39>
ST_23 : Operation 167 [6/6] (8.39ns)   --->   "%v_assign = fadd double %tmp_30, 0.000000e+00" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 167 'dadd' 'v_assign' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 168 [6/6] (8.39ns)   --->   "%v_assign_1 = fadd double %tmp_300_1, 0.000000e+00" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 168 'dadd' 'v_assign_1' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 169 [6/6] (8.39ns)   --->   "%v_assign_2 = fadd double %tmp_300_2, 0.000000e+00" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 169 'dadd' 'v_assign_2' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.39>
ST_24 : Operation 170 [5/6] (8.39ns)   --->   "%v_assign = fadd double %tmp_30, 0.000000e+00" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 170 'dadd' 'v_assign' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 171 [5/6] (8.39ns)   --->   "%v_assign_1 = fadd double %tmp_300_1, 0.000000e+00" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 171 'dadd' 'v_assign_1' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 172 [5/6] (8.39ns)   --->   "%v_assign_2 = fadd double %tmp_300_2, 0.000000e+00" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 172 'dadd' 'v_assign_2' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.39>
ST_25 : Operation 173 [4/6] (8.39ns)   --->   "%v_assign = fadd double %tmp_30, 0.000000e+00" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 173 'dadd' 'v_assign' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 174 [4/6] (8.39ns)   --->   "%v_assign_1 = fadd double %tmp_300_1, 0.000000e+00" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 174 'dadd' 'v_assign_1' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 175 [4/6] (8.39ns)   --->   "%v_assign_2 = fadd double %tmp_300_2, 0.000000e+00" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 175 'dadd' 'v_assign_2' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.39>
ST_26 : Operation 176 [3/6] (8.39ns)   --->   "%v_assign = fadd double %tmp_30, 0.000000e+00" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 176 'dadd' 'v_assign' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 177 [3/6] (8.39ns)   --->   "%v_assign_1 = fadd double %tmp_300_1, 0.000000e+00" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 177 'dadd' 'v_assign_1' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 178 [3/6] (8.39ns)   --->   "%v_assign_2 = fadd double %tmp_300_2, 0.000000e+00" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 178 'dadd' 'v_assign_2' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.39>
ST_27 : Operation 179 [2/6] (8.39ns)   --->   "%v_assign = fadd double %tmp_30, 0.000000e+00" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 179 'dadd' 'v_assign' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 180 [2/6] (8.39ns)   --->   "%v_assign_1 = fadd double %tmp_300_1, 0.000000e+00" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 180 'dadd' 'v_assign_1' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 181 [2/6] (8.39ns)   --->   "%v_assign_2 = fadd double %tmp_300_2, 0.000000e+00" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 181 'dadd' 'v_assign_2' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.39>
ST_28 : Operation 182 [1/6] (8.39ns)   --->   "%v_assign = fadd double %tmp_30, 0.000000e+00" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 182 'dadd' 'v_assign' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 183 [1/6] (8.39ns)   --->   "%v_assign_1 = fadd double %tmp_300_1, 0.000000e+00" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 183 'dadd' 'v_assign_1' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 184 [1/6] (8.39ns)   --->   "%v_assign_2 = fadd double %tmp_300_2, 0.000000e+00" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:280->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 184 'dadd' 'v_assign_2' <Predicate = (!exitcond)> <Delay = 8.39> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.39> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.87>
ST_29 : Operation 185 [4/4] (6.87ns)   --->   "%d_val_0 = call fastcc i8 @"operator().1"(double %v_assign) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 185 'call' 'd_val_0' <Predicate = (!exitcond)> <Delay = 6.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 186 [4/4] (6.87ns)   --->   "%d_val_1 = call fastcc i8 @"operator().1"(double %v_assign_1) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 186 'call' 'd_val_1' <Predicate = (!exitcond)> <Delay = 6.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 187 [4/4] (6.87ns)   --->   "%tmp_10 = call fastcc i8 @"operator().1"(double %v_assign_2) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 187 'call' 'tmp_10' <Predicate = (!exitcond)> <Delay = 6.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 8.48>
ST_30 : Operation 188 [3/4] (8.48ns)   --->   "%d_val_0 = call fastcc i8 @"operator().1"(double %v_assign) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 188 'call' 'd_val_0' <Predicate = (!exitcond)> <Delay = 8.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 189 [3/4] (8.48ns)   --->   "%d_val_1 = call fastcc i8 @"operator().1"(double %v_assign_1) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 189 'call' 'd_val_1' <Predicate = (!exitcond)> <Delay = 8.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 190 [3/4] (8.48ns)   --->   "%tmp_10 = call fastcc i8 @"operator().1"(double %v_assign_2) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 190 'call' 'tmp_10' <Predicate = (!exitcond)> <Delay = 8.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 8.48>
ST_31 : Operation 191 [2/4] (8.48ns)   --->   "%d_val_0 = call fastcc i8 @"operator().1"(double %v_assign) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 191 'call' 'd_val_0' <Predicate = (!exitcond)> <Delay = 8.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 192 [2/4] (8.48ns)   --->   "%d_val_1 = call fastcc i8 @"operator().1"(double %v_assign_1) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 192 'call' 'd_val_1' <Predicate = (!exitcond)> <Delay = 8.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 193 [2/4] (8.48ns)   --->   "%tmp_10 = call fastcc i8 @"operator().1"(double %v_assign_2) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 193 'call' 'tmp_10' <Predicate = (!exitcond)> <Delay = 8.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 7.93>
ST_32 : Operation 194 [1/4] (7.93ns)   --->   "%d_val_0 = call fastcc i8 @"operator().1"(double %v_assign) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 194 'call' 'd_val_0' <Predicate = (!exitcond)> <Delay = 7.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 195 [1/4] (7.93ns)   --->   "%d_val_1 = call fastcc i8 @"operator().1"(double %v_assign_1) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 195 'call' 'd_val_1' <Predicate = (!exitcond)> <Delay = 7.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 196 [1/4] (7.93ns)   --->   "%tmp_10 = call fastcc i8 @"operator().1"(double %v_assign_2) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361]   --->   Operation 196 'call' 'tmp_10' <Predicate = (!exitcond)> <Delay = 7.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 3.90>
ST_33 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str9) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:355]   --->   Operation 197 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_33 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str9)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:355]   --->   Operation 198 'specregionbegin' 'tmp_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_33 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:357]   --->   Operation 199 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_33 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str17)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:641->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:363]   --->   Operation 200 'specregionbegin' 'tmp_7' <Predicate = (!exitcond)> <Delay = 0.00>
ST_33 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:645->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:363]   --->   Operation 201 'specprotocol' <Predicate = (!exitcond)> <Delay = 0.00>
ST_33 : Operation 202 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_data_stream_0_V, i8 %d_val_0)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:363]   --->   Operation 202 'write' <Predicate = (!exitcond)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_33 : Operation 203 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_data_stream_1_V, i8 %d_val_1)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:363]   --->   Operation 203 'write' <Predicate = (!exitcond)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_33 : Operation 204 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_data_stream_2_V, i8 %tmp_10)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:363]   --->   Operation 204 'write' <Predicate = (!exitcond)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_33 : Operation 205 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str17, i32 %tmp_7)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:650->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:363]   --->   Operation 205 'specregionend' 'empty_20' <Predicate = (!exitcond)> <Delay = 0.00>
ST_33 : Operation 206 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str9, i32 %tmp_4)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:364]   --->   Operation 206 'specregionend' 'empty_21' <Predicate = (!exitcond)> <Delay = 0.00>
ST_33 : Operation 207 [1/1] (0.00ns)   --->   "br label %2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:355]   --->   Operation 207 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 34 <SV = 3> <Delay = 0.00>
ST_34 : Operation 208 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:365]   --->   Operation 208 'specregionend' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 209 [1/1] (0.00ns)   --->   "br label %0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:354]   --->   Operation 209 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src1_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src1_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src1_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src2_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src2_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src2_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_35  (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_36  (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_37  (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_38  (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_39  (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_40  (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_41  (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_42  (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_43  (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_44  (br               ) [ 01111111111111111111111111111111111]
t_V          (phi              ) [ 00100000000000000000000000000000000]
exitcond4    (icmp             ) [ 00111111111111111111111111111111111]
i_V          (add              ) [ 01111111111111111111111111111111111]
StgValue_48  (speclooptripcount) [ 00000000000000000000000000000000000]
StgValue_49  (br               ) [ 00000000000000000000000000000000000]
StgValue_50  (specloopname     ) [ 00000000000000000000000000000000000]
tmp          (specregionbegin  ) [ 00011111111111111111111111111111111]
StgValue_52  (br               ) [ 00111111111111111111111111111111111]
StgValue_53  (ret              ) [ 00000000000000000000000000000000000]
t_V_1        (phi              ) [ 00010000000000000000000000000000000]
exitcond     (icmp             ) [ 00111111111111111111111111111111111]
j_V          (add              ) [ 00111111111111111111111111111111111]
StgValue_57  (speclooptripcount) [ 00000000000000000000000000000000000]
StgValue_58  (br               ) [ 00000000000000000000000000000000000]
tmp_5        (specregionbegin  ) [ 00000000000000000000000000000000000]
StgValue_60  (specprotocol     ) [ 00000000000000000000000000000000000]
tmp_46       (read             ) [ 00010100000000000000000000000000000]
tmp_47       (read             ) [ 00010100000000000000000000000000000]
tmp_48       (read             ) [ 00010100000000000000000000000000000]
empty        (specregionend    ) [ 00000000000000000000000000000000000]
tmp_6        (specregionbegin  ) [ 00000000000000000000000000000000000]
StgValue_66  (specprotocol     ) [ 00000000000000000000000000000000000]
tmp_49       (read             ) [ 00010100000000000000000000000000000]
tmp_50       (read             ) [ 00010100000000000000000000000000000]
tmp_51       (read             ) [ 00010100000000000000000000000000000]
empty_19     (specregionend    ) [ 00000000000000000000000000000000000]
tmp_s        (zext             ) [ 00010011111000000000000000000000000]
tmp_28       (zext             ) [ 00010011111000000000000000000000000]
tmp_296_1    (zext             ) [ 00010011111000000000000000000000000]
tmp_298_1    (zext             ) [ 00010011111000000000000000000000000]
tmp_296_2    (zext             ) [ 00010011111000000000000000000000000]
tmp_298_2    (zext             ) [ 00010011111000000000000000000000000]
tmp_27       (sitodp           ) [ 00010000000111111000000000000000000]
tmp_29       (sitodp           ) [ 00010000000111111000000000000000000]
tmp_297_1    (sitodp           ) [ 00010000000111111000000000000000000]
tmp_299_1    (sitodp           ) [ 00010000000111111000000000000000000]
tmp_297_2    (sitodp           ) [ 00010000000111111000000000000000000]
tmp_299_2    (sitodp           ) [ 00010000000111111000000000000000000]
t1           (dmul             ) [ 00010000000000000111111000000000000]
t2           (dmul             ) [ 00010000000000000111111000000000000]
t1_1         (dmul             ) [ 00010000000000000111111000000000000]
t2_1         (dmul             ) [ 00010000000000000111111000000000000]
t1_2         (dmul             ) [ 00010000000000000111111000000000000]
t2_2         (dmul             ) [ 00010000000000000111111000000000000]
tmp_30       (dadd             ) [ 00010000000000000000000111111000000]
tmp_300_1    (dadd             ) [ 00010000000000000000000111111000000]
tmp_300_2    (dadd             ) [ 00010000000000000000000111111000000]
v_assign     (dadd             ) [ 00010000000000000000000000000111100]
v_assign_1   (dadd             ) [ 00010000000000000000000000000111100]
v_assign_2   (dadd             ) [ 00010000000000000000000000000111100]
d_val_0      (call             ) [ 00010000000000000000000000000000010]
d_val_1      (call             ) [ 00010000000000000000000000000000010]
tmp_10       (call             ) [ 00010000000000000000000000000000010]
StgValue_197 (specloopname     ) [ 00000000000000000000000000000000000]
tmp_4        (specregionbegin  ) [ 00000000000000000000000000000000000]
StgValue_199 (specpipeline     ) [ 00000000000000000000000000000000000]
tmp_7        (specregionbegin  ) [ 00000000000000000000000000000000000]
StgValue_201 (specprotocol     ) [ 00000000000000000000000000000000000]
StgValue_202 (write            ) [ 00000000000000000000000000000000000]
StgValue_203 (write            ) [ 00000000000000000000000000000000000]
StgValue_204 (write            ) [ 00000000000000000000000000000000000]
empty_20     (specregionend    ) [ 00000000000000000000000000000000000]
empty_21     (specregionend    ) [ 00000000000000000000000000000000000]
StgValue_207 (br               ) [ 00111111111111111111111111111111111]
empty_22     (specregionend    ) [ 00000000000000000000000000000000000]
StgValue_209 (br               ) [ 01111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src1_data_stream_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src1_data_stream_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src1_data_stream_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src2_data_stream_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src2_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src2_data_stream_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src2_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src2_data_stream_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src2_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dst_data_stream_0_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dst_data_stream_1_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dst_data_stream_2_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str584"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str585"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str586"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str587"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str588"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str589"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str591"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str592"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str593"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str594"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str595"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str596"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str598"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str599"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str600"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str601"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str602"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str603"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str605"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str606"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str607"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str608"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str609"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str610"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str612"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str613"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str614"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str615"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str616"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str617"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str619"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str620"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str621"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str622"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str623"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str624"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str626"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str627"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str628"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str629"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str630"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str631"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str633"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str634"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str635"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str636"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str637"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str638"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str640"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str641"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str642"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str643"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str644"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str645"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator().1"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_46_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_46/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_47_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_47/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_48_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_48/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_49_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_49/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_50_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_50/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_51_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_51/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="StgValue_202_write_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="0" index="2" bw="8" slack="1"/>
<pin id="222" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_202/33 "/>
</bind>
</comp>

<comp id="225" class="1004" name="StgValue_203_write_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="0" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="0"/>
<pin id="228" dir="0" index="2" bw="8" slack="1"/>
<pin id="229" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_203/33 "/>
</bind>
</comp>

<comp id="232" class="1004" name="StgValue_204_write_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="0"/>
<pin id="235" dir="0" index="2" bw="8" slack="1"/>
<pin id="236" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_204/33 "/>
</bind>
</comp>

<comp id="239" class="1005" name="t_V_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="11" slack="1"/>
<pin id="241" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="t_V_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="11" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="250" class="1005" name="t_V_1_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="11" slack="1"/>
<pin id="252" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V_1 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="t_V_1_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="11" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_1/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_operator_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="64" slack="1"/>
<pin id="264" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="d_val_0/29 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_operator_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="1"/>
<pin id="269" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="d_val_1/29 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_operator_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="64" slack="1"/>
<pin id="274" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_10/29 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="1"/>
<pin id="278" dir="0" index="1" bw="64" slack="1"/>
<pin id="279" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_30/17 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="1"/>
<pin id="282" dir="0" index="1" bw="64" slack="1"/>
<pin id="283" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_300_1/17 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="1"/>
<pin id="286" dir="0" index="1" bw="64" slack="1"/>
<pin id="287" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_300_2/17 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="1"/>
<pin id="290" dir="0" index="1" bw="64" slack="0"/>
<pin id="291" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="v_assign/23 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="1"/>
<pin id="295" dir="0" index="1" bw="64" slack="0"/>
<pin id="296" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="v_assign_1/23 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="1"/>
<pin id="300" dir="0" index="1" bw="64" slack="0"/>
<pin id="301" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="v_assign_2/23 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="1"/>
<pin id="305" dir="0" index="1" bw="64" slack="0"/>
<pin id="306" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="t1/11 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="1"/>
<pin id="310" dir="0" index="1" bw="64" slack="0"/>
<pin id="311" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="t2/11 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="1"/>
<pin id="315" dir="0" index="1" bw="64" slack="0"/>
<pin id="316" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="t1_1/11 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="1"/>
<pin id="320" dir="0" index="1" bw="64" slack="0"/>
<pin id="321" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="t2_1/11 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="1"/>
<pin id="325" dir="0" index="1" bw="64" slack="0"/>
<pin id="326" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="t1_2/11 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="1"/>
<pin id="330" dir="0" index="1" bw="64" slack="0"/>
<pin id="331" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="t2_2/11 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_27/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_29/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="0"/>
<pin id="341" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_297_1/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_299_1/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_297_2/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_299_2/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="exitcond4_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="11" slack="0"/>
<pin id="353" dir="0" index="1" bw="11" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="i_V_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="11" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="exitcond_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="11" slack="0"/>
<pin id="365" dir="0" index="1" bw="11" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="j_V_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="11" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_s_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_28_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_296_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="1"/>
<pin id="385" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_296_1/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_298_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_298_1/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_296_2_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_296_2/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_298_2_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="1"/>
<pin id="397" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_298_2/5 "/>
</bind>
</comp>

<comp id="399" class="1005" name="exitcond4_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="403" class="1005" name="i_V_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="11" slack="0"/>
<pin id="405" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="408" class="1005" name="exitcond_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="412" class="1005" name="j_V_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="11" slack="0"/>
<pin id="414" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="417" class="1005" name="tmp_46_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="1"/>
<pin id="419" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="422" class="1005" name="tmp_47_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="1"/>
<pin id="424" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="427" class="1005" name="tmp_48_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="1"/>
<pin id="429" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="432" class="1005" name="tmp_49_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="1"/>
<pin id="434" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="437" class="1005" name="tmp_50_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="1"/>
<pin id="439" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="442" class="1005" name="tmp_51_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="1"/>
<pin id="444" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="447" class="1005" name="tmp_s_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="452" class="1005" name="tmp_28_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="457" class="1005" name="tmp_296_1_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_296_1 "/>
</bind>
</comp>

<comp id="462" class="1005" name="tmp_298_1_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_298_1 "/>
</bind>
</comp>

<comp id="467" class="1005" name="tmp_296_2_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="1"/>
<pin id="469" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_296_2 "/>
</bind>
</comp>

<comp id="472" class="1005" name="tmp_298_2_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_298_2 "/>
</bind>
</comp>

<comp id="477" class="1005" name="tmp_27_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="64" slack="1"/>
<pin id="479" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="482" class="1005" name="tmp_29_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="64" slack="1"/>
<pin id="484" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="487" class="1005" name="tmp_297_1_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="64" slack="1"/>
<pin id="489" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_297_1 "/>
</bind>
</comp>

<comp id="492" class="1005" name="tmp_299_1_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="1"/>
<pin id="494" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_299_1 "/>
</bind>
</comp>

<comp id="497" class="1005" name="tmp_297_2_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="64" slack="1"/>
<pin id="499" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_297_2 "/>
</bind>
</comp>

<comp id="502" class="1005" name="tmp_299_2_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="64" slack="1"/>
<pin id="504" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_299_2 "/>
</bind>
</comp>

<comp id="507" class="1005" name="t1_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="1"/>
<pin id="509" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t1 "/>
</bind>
</comp>

<comp id="512" class="1005" name="t2_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="1"/>
<pin id="514" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t2 "/>
</bind>
</comp>

<comp id="517" class="1005" name="t1_1_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="64" slack="1"/>
<pin id="519" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t1_1 "/>
</bind>
</comp>

<comp id="522" class="1005" name="t2_1_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="64" slack="1"/>
<pin id="524" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t2_1 "/>
</bind>
</comp>

<comp id="527" class="1005" name="t1_2_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="64" slack="1"/>
<pin id="529" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t1_2 "/>
</bind>
</comp>

<comp id="532" class="1005" name="t2_2_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="64" slack="1"/>
<pin id="534" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t2_2 "/>
</bind>
</comp>

<comp id="537" class="1005" name="tmp_30_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="64" slack="1"/>
<pin id="539" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="542" class="1005" name="tmp_300_1_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="64" slack="1"/>
<pin id="544" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_300_1 "/>
</bind>
</comp>

<comp id="547" class="1005" name="tmp_300_2_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="64" slack="1"/>
<pin id="549" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_300_2 "/>
</bind>
</comp>

<comp id="552" class="1005" name="v_assign_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="64" slack="1"/>
<pin id="554" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_assign "/>
</bind>
</comp>

<comp id="557" class="1005" name="v_assign_1_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="64" slack="1"/>
<pin id="559" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_assign_1 "/>
</bind>
</comp>

<comp id="562" class="1005" name="v_assign_2_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="64" slack="1"/>
<pin id="564" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_assign_2 "/>
</bind>
</comp>

<comp id="567" class="1005" name="d_val_0_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="1"/>
<pin id="569" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="d_val_0 "/>
</bind>
</comp>

<comp id="572" class="1005" name="d_val_1_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="1"/>
<pin id="574" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="d_val_1 "/>
</bind>
</comp>

<comp id="577" class="1005" name="tmp_10_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="1"/>
<pin id="579" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="186"><net_src comp="162" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="162" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="2" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="162" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="162" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="6" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="162" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="8" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="162" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="10" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="180" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="12" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="180" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="14" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="180" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="16" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="136" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="136" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="265"><net_src comp="170" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="170" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="170" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="292"><net_src comp="168" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="168" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="168" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="166" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="166" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="166" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="166" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="166" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="166" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="355"><net_src comp="243" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="138" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="243" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="140" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="254" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="152" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="254" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="140" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="375" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="382"><net_src comp="379" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="386"><net_src comp="383" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="390"><net_src comp="387" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="394"><net_src comp="391" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="398"><net_src comp="395" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="402"><net_src comp="351" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="357" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="411"><net_src comp="363" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="369" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="420"><net_src comp="182" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="425"><net_src comp="188" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="430"><net_src comp="194" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="435"><net_src comp="200" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="440"><net_src comp="206" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="445"><net_src comp="212" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="450"><net_src comp="375" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="455"><net_src comp="379" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="460"><net_src comp="383" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="465"><net_src comp="387" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="470"><net_src comp="391" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="475"><net_src comp="395" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="480"><net_src comp="333" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="485"><net_src comp="336" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="490"><net_src comp="339" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="495"><net_src comp="342" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="500"><net_src comp="345" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="505"><net_src comp="348" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="510"><net_src comp="303" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="515"><net_src comp="308" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="520"><net_src comp="313" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="525"><net_src comp="318" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="530"><net_src comp="323" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="535"><net_src comp="328" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="540"><net_src comp="276" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="545"><net_src comp="280" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="550"><net_src comp="284" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="555"><net_src comp="288" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="560"><net_src comp="293" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="565"><net_src comp="298" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="570"><net_src comp="261" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="575"><net_src comp="266" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="580"><net_src comp="271" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="232" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: src1_data_stream_0_V | {}
	Port: src1_data_stream_1_V | {}
	Port: src1_data_stream_2_V | {}
	Port: src2_data_stream_0_V | {}
	Port: src2_data_stream_1_V | {}
	Port: src2_data_stream_2_V | {}
	Port: dst_data_stream_0_V | {33 }
	Port: dst_data_stream_1_V | {33 }
	Port: dst_data_stream_2_V | {33 }
 - Input state : 
	Port: arithm_pro : src1_data_stream_0_V | {4 }
	Port: arithm_pro : src1_data_stream_1_V | {4 }
	Port: arithm_pro : src1_data_stream_2_V | {4 }
	Port: arithm_pro : src2_data_stream_0_V | {4 }
	Port: arithm_pro : src2_data_stream_1_V | {4 }
	Port: arithm_pro : src2_data_stream_2_V | {4 }
	Port: arithm_pro : dst_data_stream_0_V | {}
	Port: arithm_pro : dst_data_stream_1_V | {}
	Port: arithm_pro : dst_data_stream_2_V | {}
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		i_V : 1
		StgValue_49 : 2
	State 3
		exitcond : 1
		j_V : 1
		StgValue_58 : 2
	State 4
		empty : 1
		empty_19 : 1
	State 5
		tmp_27 : 1
		tmp_29 : 1
		tmp_297_1 : 1
		tmp_299_1 : 1
		tmp_297_2 : 1
		tmp_299_2 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		empty_20 : 1
		empty_21 : 1
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_276        |    3    |   509   |   817   |
|          |         grp_fu_280        |    3    |   509   |   817   |
|   dadd   |         grp_fu_284        |    3    |   509   |   817   |
|          |         grp_fu_288        |    3    |   509   |   817   |
|          |         grp_fu_293        |    3    |   509   |   817   |
|          |         grp_fu_298        |    3    |   509   |   817   |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_333        |    0    |   412   |   452   |
|          |         grp_fu_336        |    0    |   412   |   452   |
|  sitodp  |         grp_fu_339        |    0    |   412   |   452   |
|          |         grp_fu_342        |    0    |   412   |   452   |
|          |         grp_fu_345        |    0    |   412   |   452   |
|          |         grp_fu_348        |    0    |   412   |   452   |
|----------|---------------------------|---------|---------|---------|
|          |   grp_operator_1_fu_261   |    0    |   125   |   1286  |
|   call   |   grp_operator_1_fu_266   |    0    |   125   |   1286  |
|          |   grp_operator_1_fu_271   |    0    |   125   |   1286  |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_303        |    11   |   317   |   204   |
|          |         grp_fu_308        |    11   |   317   |   204   |
|   dmul   |         grp_fu_313        |    11   |   317   |   204   |
|          |         grp_fu_318        |    11   |   317   |   204   |
|          |         grp_fu_323        |    11   |   317   |   204   |
|          |         grp_fu_328        |    11   |   317   |   204   |
|----------|---------------------------|---------|---------|---------|
|    add   |         i_V_fu_357        |    0    |    0    |    18   |
|          |         j_V_fu_369        |    0    |    0    |    18   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      exitcond4_fu_351     |    0    |    0    |    13   |
|          |      exitcond_fu_363      |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|          |     tmp_46_read_fu_182    |    0    |    0    |    0    |
|          |     tmp_47_read_fu_188    |    0    |    0    |    0    |
|   read   |     tmp_48_read_fu_194    |    0    |    0    |    0    |
|          |     tmp_49_read_fu_200    |    0    |    0    |    0    |
|          |     tmp_50_read_fu_206    |    0    |    0    |    0    |
|          |     tmp_51_read_fu_212    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          | StgValue_202_write_fu_218 |    0    |    0    |    0    |
|   write  | StgValue_203_write_fu_225 |    0    |    0    |    0    |
|          | StgValue_204_write_fu_232 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_s_fu_375       |    0    |    0    |    0    |
|          |       tmp_28_fu_379       |    0    |    0    |    0    |
|   zext   |      tmp_296_1_fu_383     |    0    |    0    |    0    |
|          |      tmp_298_1_fu_387     |    0    |    0    |    0    |
|          |      tmp_296_2_fu_391     |    0    |    0    |    0    |
|          |      tmp_298_2_fu_395     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    84   |   7803  |  12758  |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  d_val_0_reg_567 |    8   |
|  d_val_1_reg_572 |    8   |
| exitcond4_reg_399|    1   |
| exitcond_reg_408 |    1   |
|    i_V_reg_403   |   11   |
|    j_V_reg_412   |   11   |
|   t1_1_reg_517   |   64   |
|   t1_2_reg_527   |   64   |
|    t1_reg_507    |   64   |
|   t2_1_reg_522   |   64   |
|   t2_2_reg_532   |   64   |
|    t2_reg_512    |   64   |
|   t_V_1_reg_250  |   11   |
|    t_V_reg_239   |   11   |
|  tmp_10_reg_577  |    8   |
|  tmp_27_reg_477  |   64   |
|  tmp_28_reg_452  |   32   |
| tmp_296_1_reg_457|   32   |
| tmp_296_2_reg_467|   32   |
| tmp_297_1_reg_487|   64   |
| tmp_297_2_reg_497|   64   |
| tmp_298_1_reg_462|   32   |
| tmp_298_2_reg_472|   32   |
| tmp_299_1_reg_492|   64   |
| tmp_299_2_reg_502|   64   |
|  tmp_29_reg_482  |   64   |
| tmp_300_1_reg_542|   64   |
| tmp_300_2_reg_547|   64   |
|  tmp_30_reg_537  |   64   |
|  tmp_46_reg_417  |    8   |
|  tmp_47_reg_422  |    8   |
|  tmp_48_reg_427  |    8   |
|  tmp_49_reg_432  |    8   |
|  tmp_50_reg_437  |    8   |
|  tmp_51_reg_442  |    8   |
|   tmp_s_reg_447  |   32   |
|v_assign_1_reg_557|   64   |
|v_assign_2_reg_562|   64   |
| v_assign_reg_552 |   64   |
+------------------+--------+
|       Total      |  1462  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_333 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_336 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_339 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_342 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_345 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_348 |  p0  |   2  |   8  |   16   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   96   ||  9.984  ||    54   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   84   |    -   |  7803  |  12758 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   54   |
|  Register |    -   |    -   |  1462  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   84   |    9   |  9265  |  12812 |
+-----------+--------+--------+--------+--------+
