Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov 15 23:43:47 2024
| Host         : LAPTOP-5L2L4Q7N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file seven_seg_random_prime_generator_timing_summary_routed.rpt -pb seven_seg_random_prime_generator_timing_summary_routed.pb -rpx seven_seg_random_prime_generator_timing_summary_routed.rpx -warn_on_violation
| Design       : seven_seg_random_prime_generator
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: mbpg/prbs_init/hmc/one_hz_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.370        0.000                      0                   79        0.254        0.000                      0                   79        4.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.370        0.000                      0                   79        0.254        0.000                      0                   79        4.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 mbpg/prbs_init/hmc/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbpg/prbs_init/hmc/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 2.139ns (41.406%)  route 3.027ns (58.594%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.716     5.319    mbpg/prbs_init/hmc/counter_reg[26]_0
    SLICE_X5Y83          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  mbpg/prbs_init/hmc/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.324    mbpg/prbs_init/hmc/counter_reg[0]
    SLICE_X4Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.904 r  mbpg/prbs_init/hmc/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.904    mbpg/prbs_init/hmc/counter_reg[0]_i_9_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  mbpg/prbs_init/hmc/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.018    mbpg/prbs_init/hmc/counter_reg[0]_i_10_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  mbpg/prbs_init/hmc/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.132    mbpg/prbs_init/hmc/counter_reg[0]_i_11_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  mbpg/prbs_init/hmc/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.246    mbpg/prbs_init/hmc/counter_reg[0]_i_13_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.580 r  mbpg/prbs_init/hmc/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.385    mbpg/prbs_init/hmc/p_0_in[18]
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.303     8.688 r  mbpg/prbs_init/hmc/counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.508    mbpg/prbs_init/hmc/counter[0]_i_5_n_0
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.124     9.632 r  mbpg/prbs_init/hmc/counter[0]_i_1/O
                         net (fo=27, routed)          0.853    10.485    mbpg/prbs_init/hmc/clear
    SLICE_X5Y83          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.596    15.019    mbpg/prbs_init/hmc/counter_reg[26]_0
    SLICE_X5Y83          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[0]/C
                         clock pessimism              0.300    15.319    
                         clock uncertainty           -0.035    15.283    
    SLICE_X5Y83          FDRE (Setup_fdre_C_R)       -0.429    14.854    mbpg/prbs_init/hmc/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -10.485    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 mbpg/prbs_init/hmc/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbpg/prbs_init/hmc/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 2.139ns (41.406%)  route 3.027ns (58.594%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.716     5.319    mbpg/prbs_init/hmc/counter_reg[26]_0
    SLICE_X5Y83          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  mbpg/prbs_init/hmc/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.324    mbpg/prbs_init/hmc/counter_reg[0]
    SLICE_X4Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.904 r  mbpg/prbs_init/hmc/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.904    mbpg/prbs_init/hmc/counter_reg[0]_i_9_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  mbpg/prbs_init/hmc/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.018    mbpg/prbs_init/hmc/counter_reg[0]_i_10_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  mbpg/prbs_init/hmc/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.132    mbpg/prbs_init/hmc/counter_reg[0]_i_11_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  mbpg/prbs_init/hmc/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.246    mbpg/prbs_init/hmc/counter_reg[0]_i_13_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.580 r  mbpg/prbs_init/hmc/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.385    mbpg/prbs_init/hmc/p_0_in[18]
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.303     8.688 r  mbpg/prbs_init/hmc/counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.508    mbpg/prbs_init/hmc/counter[0]_i_5_n_0
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.124     9.632 r  mbpg/prbs_init/hmc/counter[0]_i_1/O
                         net (fo=27, routed)          0.853    10.485    mbpg/prbs_init/hmc/clear
    SLICE_X5Y83          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.596    15.019    mbpg/prbs_init/hmc/counter_reg[26]_0
    SLICE_X5Y83          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[1]/C
                         clock pessimism              0.300    15.319    
                         clock uncertainty           -0.035    15.283    
    SLICE_X5Y83          FDRE (Setup_fdre_C_R)       -0.429    14.854    mbpg/prbs_init/hmc/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -10.485    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 mbpg/prbs_init/hmc/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbpg/prbs_init/hmc/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 2.139ns (41.406%)  route 3.027ns (58.594%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.716     5.319    mbpg/prbs_init/hmc/counter_reg[26]_0
    SLICE_X5Y83          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  mbpg/prbs_init/hmc/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.324    mbpg/prbs_init/hmc/counter_reg[0]
    SLICE_X4Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.904 r  mbpg/prbs_init/hmc/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.904    mbpg/prbs_init/hmc/counter_reg[0]_i_9_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  mbpg/prbs_init/hmc/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.018    mbpg/prbs_init/hmc/counter_reg[0]_i_10_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  mbpg/prbs_init/hmc/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.132    mbpg/prbs_init/hmc/counter_reg[0]_i_11_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  mbpg/prbs_init/hmc/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.246    mbpg/prbs_init/hmc/counter_reg[0]_i_13_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.580 r  mbpg/prbs_init/hmc/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.385    mbpg/prbs_init/hmc/p_0_in[18]
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.303     8.688 r  mbpg/prbs_init/hmc/counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.508    mbpg/prbs_init/hmc/counter[0]_i_5_n_0
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.124     9.632 r  mbpg/prbs_init/hmc/counter[0]_i_1/O
                         net (fo=27, routed)          0.853    10.485    mbpg/prbs_init/hmc/clear
    SLICE_X5Y83          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.596    15.019    mbpg/prbs_init/hmc/counter_reg[26]_0
    SLICE_X5Y83          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[2]/C
                         clock pessimism              0.300    15.319    
                         clock uncertainty           -0.035    15.283    
    SLICE_X5Y83          FDRE (Setup_fdre_C_R)       -0.429    14.854    mbpg/prbs_init/hmc/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -10.485    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 mbpg/prbs_init/hmc/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbpg/prbs_init/hmc/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 2.139ns (41.406%)  route 3.027ns (58.594%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.716     5.319    mbpg/prbs_init/hmc/counter_reg[26]_0
    SLICE_X5Y83          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  mbpg/prbs_init/hmc/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.324    mbpg/prbs_init/hmc/counter_reg[0]
    SLICE_X4Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.904 r  mbpg/prbs_init/hmc/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.904    mbpg/prbs_init/hmc/counter_reg[0]_i_9_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  mbpg/prbs_init/hmc/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.018    mbpg/prbs_init/hmc/counter_reg[0]_i_10_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  mbpg/prbs_init/hmc/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.132    mbpg/prbs_init/hmc/counter_reg[0]_i_11_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  mbpg/prbs_init/hmc/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.246    mbpg/prbs_init/hmc/counter_reg[0]_i_13_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.580 r  mbpg/prbs_init/hmc/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.385    mbpg/prbs_init/hmc/p_0_in[18]
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.303     8.688 r  mbpg/prbs_init/hmc/counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.508    mbpg/prbs_init/hmc/counter[0]_i_5_n_0
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.124     9.632 r  mbpg/prbs_init/hmc/counter[0]_i_1/O
                         net (fo=27, routed)          0.853    10.485    mbpg/prbs_init/hmc/clear
    SLICE_X5Y83          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.596    15.019    mbpg/prbs_init/hmc/counter_reg[26]_0
    SLICE_X5Y83          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[3]/C
                         clock pessimism              0.300    15.319    
                         clock uncertainty           -0.035    15.283    
    SLICE_X5Y83          FDRE (Setup_fdre_C_R)       -0.429    14.854    mbpg/prbs_init/hmc/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -10.485    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 mbpg/prbs_init/hmc/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbpg/prbs_init/hmc/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.139ns (41.802%)  route 2.978ns (58.198%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.716     5.319    mbpg/prbs_init/hmc/counter_reg[26]_0
    SLICE_X5Y83          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  mbpg/prbs_init/hmc/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.324    mbpg/prbs_init/hmc/counter_reg[0]
    SLICE_X4Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.904 r  mbpg/prbs_init/hmc/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.904    mbpg/prbs_init/hmc/counter_reg[0]_i_9_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  mbpg/prbs_init/hmc/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.018    mbpg/prbs_init/hmc/counter_reg[0]_i_10_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  mbpg/prbs_init/hmc/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.132    mbpg/prbs_init/hmc/counter_reg[0]_i_11_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  mbpg/prbs_init/hmc/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.246    mbpg/prbs_init/hmc/counter_reg[0]_i_13_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.580 r  mbpg/prbs_init/hmc/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.385    mbpg/prbs_init/hmc/p_0_in[18]
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.303     8.688 r  mbpg/prbs_init/hmc/counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.508    mbpg/prbs_init/hmc/counter[0]_i_5_n_0
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.124     9.632 r  mbpg/prbs_init/hmc/counter[0]_i_1/O
                         net (fo=27, routed)          0.804    10.436    mbpg/prbs_init/hmc/clear
    SLICE_X5Y84          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.597    15.020    mbpg/prbs_init/hmc/counter_reg[26]_0
    SLICE_X5Y84          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[4]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X5Y84          FDRE (Setup_fdre_C_R)       -0.429    14.831    mbpg/prbs_init/hmc/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  4.396    

Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 mbpg/prbs_init/hmc/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbpg/prbs_init/hmc/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.139ns (41.802%)  route 2.978ns (58.198%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.716     5.319    mbpg/prbs_init/hmc/counter_reg[26]_0
    SLICE_X5Y83          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  mbpg/prbs_init/hmc/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.324    mbpg/prbs_init/hmc/counter_reg[0]
    SLICE_X4Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.904 r  mbpg/prbs_init/hmc/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.904    mbpg/prbs_init/hmc/counter_reg[0]_i_9_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  mbpg/prbs_init/hmc/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.018    mbpg/prbs_init/hmc/counter_reg[0]_i_10_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  mbpg/prbs_init/hmc/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.132    mbpg/prbs_init/hmc/counter_reg[0]_i_11_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  mbpg/prbs_init/hmc/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.246    mbpg/prbs_init/hmc/counter_reg[0]_i_13_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.580 r  mbpg/prbs_init/hmc/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.385    mbpg/prbs_init/hmc/p_0_in[18]
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.303     8.688 r  mbpg/prbs_init/hmc/counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.508    mbpg/prbs_init/hmc/counter[0]_i_5_n_0
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.124     9.632 r  mbpg/prbs_init/hmc/counter[0]_i_1/O
                         net (fo=27, routed)          0.804    10.436    mbpg/prbs_init/hmc/clear
    SLICE_X5Y84          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.597    15.020    mbpg/prbs_init/hmc/counter_reg[26]_0
    SLICE_X5Y84          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[5]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X5Y84          FDRE (Setup_fdre_C_R)       -0.429    14.831    mbpg/prbs_init/hmc/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  4.396    

Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 mbpg/prbs_init/hmc/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbpg/prbs_init/hmc/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.139ns (41.802%)  route 2.978ns (58.198%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.716     5.319    mbpg/prbs_init/hmc/counter_reg[26]_0
    SLICE_X5Y83          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  mbpg/prbs_init/hmc/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.324    mbpg/prbs_init/hmc/counter_reg[0]
    SLICE_X4Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.904 r  mbpg/prbs_init/hmc/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.904    mbpg/prbs_init/hmc/counter_reg[0]_i_9_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  mbpg/prbs_init/hmc/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.018    mbpg/prbs_init/hmc/counter_reg[0]_i_10_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  mbpg/prbs_init/hmc/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.132    mbpg/prbs_init/hmc/counter_reg[0]_i_11_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  mbpg/prbs_init/hmc/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.246    mbpg/prbs_init/hmc/counter_reg[0]_i_13_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.580 r  mbpg/prbs_init/hmc/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.385    mbpg/prbs_init/hmc/p_0_in[18]
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.303     8.688 r  mbpg/prbs_init/hmc/counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.508    mbpg/prbs_init/hmc/counter[0]_i_5_n_0
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.124     9.632 r  mbpg/prbs_init/hmc/counter[0]_i_1/O
                         net (fo=27, routed)          0.804    10.436    mbpg/prbs_init/hmc/clear
    SLICE_X5Y84          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.597    15.020    mbpg/prbs_init/hmc/counter_reg[26]_0
    SLICE_X5Y84          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[6]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X5Y84          FDRE (Setup_fdre_C_R)       -0.429    14.831    mbpg/prbs_init/hmc/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  4.396    

Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 mbpg/prbs_init/hmc/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbpg/prbs_init/hmc/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.139ns (41.802%)  route 2.978ns (58.198%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.716     5.319    mbpg/prbs_init/hmc/counter_reg[26]_0
    SLICE_X5Y83          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  mbpg/prbs_init/hmc/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.324    mbpg/prbs_init/hmc/counter_reg[0]
    SLICE_X4Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.904 r  mbpg/prbs_init/hmc/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.904    mbpg/prbs_init/hmc/counter_reg[0]_i_9_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  mbpg/prbs_init/hmc/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.018    mbpg/prbs_init/hmc/counter_reg[0]_i_10_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  mbpg/prbs_init/hmc/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.132    mbpg/prbs_init/hmc/counter_reg[0]_i_11_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  mbpg/prbs_init/hmc/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.246    mbpg/prbs_init/hmc/counter_reg[0]_i_13_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.580 r  mbpg/prbs_init/hmc/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.385    mbpg/prbs_init/hmc/p_0_in[18]
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.303     8.688 r  mbpg/prbs_init/hmc/counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.508    mbpg/prbs_init/hmc/counter[0]_i_5_n_0
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.124     9.632 r  mbpg/prbs_init/hmc/counter[0]_i_1/O
                         net (fo=27, routed)          0.804    10.436    mbpg/prbs_init/hmc/clear
    SLICE_X5Y84          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.597    15.020    mbpg/prbs_init/hmc/counter_reg[26]_0
    SLICE_X5Y84          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[7]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X5Y84          FDRE (Setup_fdre_C_R)       -0.429    14.831    mbpg/prbs_init/hmc/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  4.396    

Slack (MET) :             4.405ns  (required time - arrival time)
  Source:                 mbpg/prbs_init/hmc/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbpg/prbs_init/hmc/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 2.139ns (41.843%)  route 2.973ns (58.157%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.716     5.319    mbpg/prbs_init/hmc/counter_reg[26]_0
    SLICE_X5Y83          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  mbpg/prbs_init/hmc/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.324    mbpg/prbs_init/hmc/counter_reg[0]
    SLICE_X4Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.904 r  mbpg/prbs_init/hmc/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.904    mbpg/prbs_init/hmc/counter_reg[0]_i_9_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  mbpg/prbs_init/hmc/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.018    mbpg/prbs_init/hmc/counter_reg[0]_i_10_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  mbpg/prbs_init/hmc/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.132    mbpg/prbs_init/hmc/counter_reg[0]_i_11_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  mbpg/prbs_init/hmc/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.246    mbpg/prbs_init/hmc/counter_reg[0]_i_13_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.580 r  mbpg/prbs_init/hmc/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.385    mbpg/prbs_init/hmc/p_0_in[18]
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.303     8.688 r  mbpg/prbs_init/hmc/counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.508    mbpg/prbs_init/hmc/counter[0]_i_5_n_0
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.124     9.632 r  mbpg/prbs_init/hmc/counter[0]_i_1/O
                         net (fo=27, routed)          0.799    10.431    mbpg/prbs_init/hmc/clear
    SLICE_X5Y89          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.601    15.024    mbpg/prbs_init/hmc/counter_reg[26]_0
    SLICE_X5Y89          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[24]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y89          FDRE (Setup_fdre_C_R)       -0.429    14.835    mbpg/prbs_init/hmc/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -10.431    
  -------------------------------------------------------------------
                         slack                                  4.405    

Slack (MET) :             4.405ns  (required time - arrival time)
  Source:                 mbpg/prbs_init/hmc/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbpg/prbs_init/hmc/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 2.139ns (41.843%)  route 2.973ns (58.157%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.716     5.319    mbpg/prbs_init/hmc/counter_reg[26]_0
    SLICE_X5Y83          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  mbpg/prbs_init/hmc/counter_reg[0]/Q
                         net (fo=3, routed)           0.550     6.324    mbpg/prbs_init/hmc/counter_reg[0]
    SLICE_X4Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.904 r  mbpg/prbs_init/hmc/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.904    mbpg/prbs_init/hmc/counter_reg[0]_i_9_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  mbpg/prbs_init/hmc/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.018    mbpg/prbs_init/hmc/counter_reg[0]_i_10_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  mbpg/prbs_init/hmc/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.132    mbpg/prbs_init/hmc/counter_reg[0]_i_11_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  mbpg/prbs_init/hmc/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.246    mbpg/prbs_init/hmc/counter_reg[0]_i_13_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.580 r  mbpg/prbs_init/hmc/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.385    mbpg/prbs_init/hmc/p_0_in[18]
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.303     8.688 r  mbpg/prbs_init/hmc/counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.508    mbpg/prbs_init/hmc/counter[0]_i_5_n_0
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.124     9.632 r  mbpg/prbs_init/hmc/counter[0]_i_1/O
                         net (fo=27, routed)          0.799    10.431    mbpg/prbs_init/hmc/clear
    SLICE_X5Y89          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.601    15.024    mbpg/prbs_init/hmc/counter_reg[26]_0
    SLICE_X5Y89          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[25]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y89          FDRE (Setup_fdre_C_R)       -0.429    14.835    mbpg/prbs_init/hmc/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -10.431    
  -------------------------------------------------------------------
                         slack                                  4.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.594     1.513    display/CLK
    SLICE_X2Y78          FDRE                                         r  display/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  display/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.114     1.792    display/clkdiv_reg_n_0_[6]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.902 r  display/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    display/clkdiv_reg[4]_i_1_n_5
    SLICE_X2Y78          FDRE                                         r  display/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.865     2.030    display/CLK
    SLICE_X2Y78          FDRE                                         r  display/clkdiv_reg[6]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.134     1.647    display/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.595     1.514    display/CLK
    SLICE_X2Y79          FDRE                                         r  display/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  display/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.793    display/clkdiv_reg_n_0_[10]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  display/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    display/clkdiv_reg[8]_i_1_n_5
    SLICE_X2Y79          FDRE                                         r  display/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.866     2.031    display/CLK
    SLICE_X2Y79          FDRE                                         r  display/clkdiv_reg[10]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.134     1.648    display/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.596     1.515    display/CLK
    SLICE_X2Y80          FDRE                                         r  display/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  display/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.114     1.794    display/clkdiv_reg_n_0_[14]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.904 r  display/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.904    display/clkdiv_reg[12]_i_1_n_5
    SLICE_X2Y80          FDRE                                         r  display/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.867     2.032    display/CLK
    SLICE_X2Y80          FDRE                                         r  display/clkdiv_reg[14]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.134     1.649    display/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.594     1.513    display/CLK
    SLICE_X2Y77          FDRE                                         r  display/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  display/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.114     1.792    display/clkdiv_reg_n_0_[2]
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.902 r  display/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    display/clkdiv_reg[0]_i_1_n_5
    SLICE_X2Y77          FDRE                                         r  display/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.864     2.029    display/CLK
    SLICE_X2Y77          FDRE                                         r  display/clkdiv_reg[2]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.134     1.647    display/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mbpg/prbs_init/hmc/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbpg/prbs_init/hmc/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.599     1.518    mbpg/prbs_init/hmc/counter_reg[26]_0
    SLICE_X5Y85          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  mbpg/prbs_init/hmc/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.778    mbpg/prbs_init/hmc/counter_reg[11]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  mbpg/prbs_init/hmc/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    mbpg/prbs_init/hmc/counter_reg[8]_i_1_n_4
    SLICE_X5Y85          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.869     2.034    mbpg/prbs_init/hmc/counter_reg[26]_0
    SLICE_X5Y85          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[11]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y85          FDRE (Hold_fdre_C_D)         0.105     1.623    mbpg/prbs_init/hmc/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mbpg/prbs_init/hmc/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbpg/prbs_init/hmc/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.599     1.518    mbpg/prbs_init/hmc/counter_reg[26]_0
    SLICE_X5Y86          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  mbpg/prbs_init/hmc/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.778    mbpg/prbs_init/hmc/counter_reg[15]
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  mbpg/prbs_init/hmc/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    mbpg/prbs_init/hmc/counter_reg[12]_i_1_n_4
    SLICE_X5Y86          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.869     2.034    mbpg/prbs_init/hmc/counter_reg[26]_0
    SLICE_X5Y86          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[15]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y86          FDRE (Hold_fdre_C_D)         0.105     1.623    mbpg/prbs_init/hmc/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mbpg/prbs_init/hmc/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbpg/prbs_init/hmc/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.600     1.519    mbpg/prbs_init/hmc/counter_reg[26]_0
    SLICE_X5Y87          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  mbpg/prbs_init/hmc/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.779    mbpg/prbs_init/hmc/counter_reg[19]
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  mbpg/prbs_init/hmc/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    mbpg/prbs_init/hmc/counter_reg[16]_i_1_n_4
    SLICE_X5Y87          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.870     2.035    mbpg/prbs_init/hmc/counter_reg[26]_0
    SLICE_X5Y87          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[19]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X5Y87          FDRE (Hold_fdre_C_D)         0.105     1.624    mbpg/prbs_init/hmc/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mbpg/prbs_init/hmc/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbpg/prbs_init/hmc/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.601     1.520    mbpg/prbs_init/hmc/counter_reg[26]_0
    SLICE_X5Y88          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  mbpg/prbs_init/hmc/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.780    mbpg/prbs_init/hmc/counter_reg[23]
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  mbpg/prbs_init/hmc/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    mbpg/prbs_init/hmc/counter_reg[20]_i_1_n_4
    SLICE_X5Y88          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.872     2.037    mbpg/prbs_init/hmc/counter_reg[26]_0
    SLICE_X5Y88          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[23]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.105     1.625    mbpg/prbs_init/hmc/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mbpg/prbs_init/hmc/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbpg/prbs_init/hmc/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.599     1.518    mbpg/prbs_init/hmc/counter_reg[26]_0
    SLICE_X5Y84          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  mbpg/prbs_init/hmc/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.778    mbpg/prbs_init/hmc/counter_reg[7]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  mbpg/prbs_init/hmc/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    mbpg/prbs_init/hmc/counter_reg[4]_i_1_n_4
    SLICE_X5Y84          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.868     2.033    mbpg/prbs_init/hmc/counter_reg[26]_0
    SLICE_X5Y84          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[7]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X5Y84          FDRE (Hold_fdre_C_D)         0.105     1.623    mbpg/prbs_init/hmc/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mbpg/prbs_init/hmc/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mbpg/prbs_init/hmc/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.598     1.517    mbpg/prbs_init/hmc/counter_reg[26]_0
    SLICE_X5Y83          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  mbpg/prbs_init/hmc/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.777    mbpg/prbs_init/hmc/counter_reg[3]
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  mbpg/prbs_init/hmc/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.885    mbpg/prbs_init/hmc/counter_reg[0]_i_2_n_4
    SLICE_X5Y83          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.867     2.032    mbpg/prbs_init/hmc/counter_reg[26]_0
    SLICE_X5Y83          FDRE                                         r  mbpg/prbs_init/hmc/counter_reg[3]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.105     1.622    mbpg/prbs_init/hmc/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y77     display/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y79     display/clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y79     display/clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y80     display/clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y80     display/clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y80     display/clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y80     display/clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y81     display/clkdiv_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y81     display/clkdiv_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     display/clkdiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     display/clkdiv_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     display/clkdiv_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     display/clkdiv_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     display/clkdiv_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     display/clkdiv_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     display/clkdiv_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     display/clkdiv_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     mbpg/prbs_init/hmc/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     mbpg/prbs_init/hmc/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     display/digit_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     display/digit_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     display/digit_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     display/digit_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     mbpg/prbs_init/hmc/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     mbpg/prbs_init/hmc/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     mbpg/prbs_init/hmc/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     mbpg/prbs_init/hmc/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     mbpg/prbs_init/hmc/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     mbpg/prbs_init/hmc/counter_reg[5]/C



