Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 23 20:29:25 2018
| Host         : LAPTOP-UQ84BBO9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab9_3_1_timing_summary_routed.rpt -pb lab9_3_1_timing_summary_routed.pb -rpx lab9_3_1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab9_3_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: k_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: k_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: k_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: k_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: k_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: k_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: k_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: k_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: k_reg[17]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: k_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: k_reg[19]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: k_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: k_reg[20]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: k_reg[21]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: k_reg[22]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: k_reg[23]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: k_reg[24]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: k_reg[25]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: k_reg[26]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: k_reg[27]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: k_reg[28]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: k_reg[29]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: k_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: k_reg[30]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: k_reg[31]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: k_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: k_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: k_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: k_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: k_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: k_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: k_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 52 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    173.478        0.000                      0                  115        0.028        0.000                      0                  115        3.000        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        173.478        0.000                      0                  115        0.346        0.000                      0                  115       13.360        0.000                       0                    54  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      173.506        0.000                      0                  115        0.346        0.000                      0                  115       13.360        0.000                       0                    54  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        173.478        0.000                      0                  115        0.028        0.000                      0                  115  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      173.478        0.000                      0                  115        0.028        0.000                      0                  115  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      173.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             173.478ns  (required time - arrival time)
  Source:                 k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.270ns  (logic 8.997ns (34.249%)  route 17.273ns (65.751%))
  Logic Levels:           34  (CARRY4=19 LUT1=2 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[1]/Q
                         net (fo=23, routed)          1.970     1.594    k_reg_n_0_[1]
    SLICE_X2Y54          LUT1 (Prop_lut1_I0_O)        0.124     1.718 r  clk_out_i_148/O
                         net (fo=1, routed)           0.000     1.718    p_0_in[1]
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.231 r  clk_out_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000     2.231    clk_out_reg_i_100_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.348 r  clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000     2.348    clk_out_reg_i_92_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.465 r  clk_out_reg_i_91/CO[3]
                         net (fo=1, routed)           0.000     2.465    clk_out_reg_i_91_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.582 r  clk_out_reg_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.582    clk_out_reg_i_95_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.699 r  DP_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     2.699    DP_reg_i_57_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.014 r  DP_reg_i_29/O[3]
                         net (fo=17, routed)          1.896     4.910    clk_out5[24]
    SLICE_X12Y63         LUT3 (Prop_lut3_I0_O)        0.307     5.217 r  an_reg[6]_i_179/O
                         net (fo=34, routed)          2.653     7.870    an_reg[6]_i_179_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.994 r  clk_out_i_246/O
                         net (fo=1, routed)           0.000     7.994    clk_out_i_246_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.395 r  clk_out_reg_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.395    clk_out_reg_i_217_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.617 r  clk_out_reg_i_191/O[0]
                         net (fo=3, routed)           1.165     9.782    clk_out_reg_i_191_n_7
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.299    10.081 f  clk_out_i_218/O
                         net (fo=2, routed)           0.636    10.717    clk_out_i_218_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124    10.841 r  clk_out_i_181/O
                         net (fo=2, routed)           0.975    11.816    clk_out_i_181_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.940 r  clk_out_i_185/O
                         net (fo=1, routed)           0.000    11.940    clk_out_i_185_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.453 r  clk_out_reg_i_149/CO[3]
                         net (fo=1, routed)           0.000    12.453    clk_out_reg_i_149_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.570 r  clk_out_reg_i_106/CO[3]
                         net (fo=1, routed)           0.000    12.570    clk_out_reg_i_106_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.687 r  clk_out_reg_i_117/CO[3]
                         net (fo=1, routed)           0.000    12.687    clk_out_reg_i_117_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.010 r  clk_out_reg_i_116/O[1]
                         net (fo=4, routed)           1.316    14.326    clk_out_reg_i_116_n_6
    SLICE_X10Y65         LUT3 (Prop_lut3_I0_O)        0.306    14.632 r  clk_out_i_133/O
                         net (fo=2, routed)           0.820    15.452    clk_out_i_133_n_0
    SLICE_X11Y65         LUT4 (Prop_lut4_I3_O)        0.124    15.576 r  clk_out_i_137/O
                         net (fo=1, routed)           0.000    15.576    clk_out_i_137_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.824 r  clk_out_reg_i_97/O[2]
                         net (fo=2, routed)           0.437    16.261    clk_out_reg_i_97_n_5
    SLICE_X10Y66         LUT2 (Prop_lut2_I0_O)        0.302    16.563 r  clk_out_i_142/O
                         net (fo=1, routed)           0.000    16.563    clk_out_i_142_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    16.813 r  clk_out_reg_i_99/O[2]
                         net (fo=1, routed)           1.415    18.228    clk_out_reg_i_99_n_5
    SLICE_X3Y58          LUT4 (Prop_lut4_I3_O)        0.301    18.529 r  clk_out_i_66/O
                         net (fo=1, routed)           0.000    18.529    clk_out_i_66_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.169 f  clk_out_reg_i_18/O[3]
                         net (fo=1, routed)           0.803    19.972    clk_out_reg_i_18_n_4
    SLICE_X1Y58          LUT1 (Prop_lut1_I0_O)        0.306    20.278 r  clk_out_i_40/O
                         net (fo=1, routed)           0.000    20.278    clk_out_i_40_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    20.592 r  clk_out_reg_i_12/CO[2]
                         net (fo=22, routed)          0.922    21.514    clk_out_reg_i_12_n_1
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.313    21.827 r  clk_out_i_78/O
                         net (fo=1, routed)           0.000    21.827    clk_out_i_78_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.228 r  clk_out_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.228    clk_out_reg_i_27_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.342 r  clk_out_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.342    clk_out_reg_i_9_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.564 f  clk_out_reg_i_10/O[0]
                         net (fo=1, routed)           1.110    23.674    clk_out2[13]
    SLICE_X1Y59          LUT6 (Prop_lut6_I0_O)        0.299    23.973 r  clk_out_i_7/O
                         net (fo=1, routed)           0.300    24.273    clk_out_i_7_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I0_O)        0.124    24.397 r  clk_out_i_2/O
                         net (fo=1, routed)           0.855    25.252    clk_out_i_2_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I0_O)        0.124    25.376 r  clk_out_i_1/O
                         net (fo=1, routed)           0.000    25.376    clk_out_i_1_n_0
    SLICE_X1Y60          FDRE                                         r  clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.603   198.583    clk_5mhz
    SLICE_X1Y60          FDRE                                         r  clk_out_reg/C
                         clock pessimism              0.559   199.142    
                         clock uncertainty           -0.318   198.825    
    SLICE_X1Y60          FDRE (Setup_fdre_C_D)        0.029   198.854    clk_out_reg
  -------------------------------------------------------------------
                         required time                        198.854    
                         arrival time                         -25.376    
  -------------------------------------------------------------------
                         slack                                173.478    

Slack (MET) :             192.640ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.014ns (15.617%)  route 5.479ns (84.383%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 198.504 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          1.012     5.599    k[31]_i_1_n_0
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.524   198.504    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
                         clock pessimism              0.577   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X12Y55         FDRE (Setup_fdre_C_R)       -0.524   198.240    k_reg[1]
  -------------------------------------------------------------------
                         required time                        198.240    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                192.640    

Slack (MET) :             192.640ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.014ns (15.617%)  route 5.479ns (84.383%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 198.504 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          1.012     5.599    k[31]_i_1_n_0
    SLICE_X12Y55         FDRE                                         r  k_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.524   198.504    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[2]/C
                         clock pessimism              0.577   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X12Y55         FDRE (Setup_fdre_C_R)       -0.524   198.240    k_reg[2]
  -------------------------------------------------------------------
                         required time                        198.240    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                192.640    

Slack (MET) :             192.640ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.014ns (15.617%)  route 5.479ns (84.383%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 198.504 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          1.012     5.599    k[31]_i_1_n_0
    SLICE_X12Y55         FDRE                                         r  k_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.524   198.504    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[3]/C
                         clock pessimism              0.577   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X12Y55         FDRE (Setup_fdre_C_R)       -0.524   198.240    k_reg[3]
  -------------------------------------------------------------------
                         required time                        198.240    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                192.640    

Slack (MET) :             192.640ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.014ns (15.617%)  route 5.479ns (84.383%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 198.504 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          1.012     5.599    k[31]_i_1_n_0
    SLICE_X12Y55         FDRE                                         r  k_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.524   198.504    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[4]/C
                         clock pessimism              0.577   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X12Y55         FDRE (Setup_fdre_C_R)       -0.524   198.240    k_reg[4]
  -------------------------------------------------------------------
                         required time                        198.240    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                192.640    

Slack (MET) :             192.829ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.301ns  (logic 1.014ns (16.092%)  route 5.287ns (83.908%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          0.820     5.408    k[31]_i_1_n_0
    SLICE_X12Y61         FDRE                                         r  k_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.521   198.501    clk_5mhz
    SLICE_X12Y61         FDRE                                         r  k_reg[25]/C
                         clock pessimism              0.577   199.078    
                         clock uncertainty           -0.318   198.761    
    SLICE_X12Y61         FDRE (Setup_fdre_C_R)       -0.524   198.237    k_reg[25]
  -------------------------------------------------------------------
                         required time                        198.237    
                         arrival time                          -5.408    
  -------------------------------------------------------------------
                         slack                                192.829    

Slack (MET) :             192.829ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.301ns  (logic 1.014ns (16.092%)  route 5.287ns (83.908%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          0.820     5.408    k[31]_i_1_n_0
    SLICE_X12Y61         FDRE                                         r  k_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.521   198.501    clk_5mhz
    SLICE_X12Y61         FDRE                                         r  k_reg[26]/C
                         clock pessimism              0.577   199.078    
                         clock uncertainty           -0.318   198.761    
    SLICE_X12Y61         FDRE (Setup_fdre_C_R)       -0.524   198.237    k_reg[26]
  -------------------------------------------------------------------
                         required time                        198.237    
                         arrival time                          -5.408    
  -------------------------------------------------------------------
                         slack                                192.829    

Slack (MET) :             192.829ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.301ns  (logic 1.014ns (16.092%)  route 5.287ns (83.908%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          0.820     5.408    k[31]_i_1_n_0
    SLICE_X12Y61         FDRE                                         r  k_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.521   198.501    clk_5mhz
    SLICE_X12Y61         FDRE                                         r  k_reg[27]/C
                         clock pessimism              0.577   199.078    
                         clock uncertainty           -0.318   198.761    
    SLICE_X12Y61         FDRE (Setup_fdre_C_R)       -0.524   198.237    k_reg[27]
  -------------------------------------------------------------------
                         required time                        198.237    
                         arrival time                          -5.408    
  -------------------------------------------------------------------
                         slack                                192.829    

Slack (MET) :             192.829ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.301ns  (logic 1.014ns (16.092%)  route 5.287ns (83.908%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          0.820     5.408    k[31]_i_1_n_0
    SLICE_X12Y61         FDRE                                         r  k_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.521   198.501    clk_5mhz
    SLICE_X12Y61         FDRE                                         r  k_reg[28]/C
                         clock pessimism              0.577   199.078    
                         clock uncertainty           -0.318   198.761    
    SLICE_X12Y61         FDRE (Setup_fdre_C_R)       -0.524   198.237    k_reg[28]
  -------------------------------------------------------------------
                         required time                        198.237    
                         arrival time                          -5.408    
  -------------------------------------------------------------------
                         slack                                192.829    

Slack (MET) :             192.986ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.143ns  (logic 1.014ns (16.507%)  route 5.129ns (83.493%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 198.500 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          0.662     5.249    k[31]_i_1_n_0
    SLICE_X12Y62         FDRE                                         r  k_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.520   198.500    clk_5mhz
    SLICE_X12Y62         FDRE                                         r  k_reg[29]/C
                         clock pessimism              0.577   199.077    
                         clock uncertainty           -0.318   198.760    
    SLICE_X12Y62         FDRE (Setup_fdre_C_R)       -0.524   198.236    k_reg[29]
  -------------------------------------------------------------------
                         required time                        198.236    
                         arrival time                          -5.249    
  -------------------------------------------------------------------
                         slack                                192.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.279ns (58.120%)  route 0.201ns (41.880%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.575    -0.589    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  k_reg[1]/Q
                         net (fo=23, routed)          0.201    -0.224    k_reg_n_0_[1]
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.109 r  k_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.109    data0[1]
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.846    -0.827    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.134    -0.455    k_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.314ns (60.966%)  route 0.201ns (39.034%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.575    -0.589    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  k_reg[1]/Q
                         net (fo=23, routed)          0.201    -0.224    k_reg_n_0_[1]
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150    -0.074 r  k_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.074    data0[2]
    SLICE_X12Y55         FDRE                                         r  k_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.846    -0.827    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[2]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.134    -0.455    k_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 A/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            A/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.231ns (48.128%)  route 0.249ns (51.872%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.592    -0.572    A/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X1Y76          FDRE                                         r  A/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  A/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=4, routed)           0.114    -0.317    A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/THRESH0
    SLICE_X1Y76          LUT6 (Prop_lut6_I5_O)        0.045    -0.272 r  A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2/O
                         net (fo=1, routed)           0.135    -0.137    A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2_n_0
    SLICE_X1Y76          LUT2 (Prop_lut2_I0_O)        0.045    -0.092 r  A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000    -0.092    A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub_n_4
    SLICE_X1Y76          FDRE                                         r  A/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.862    -0.811    A/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X1Y76          FDRE                                         r  A/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.239    -0.572    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.091    -0.481    A/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 k_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.408%)  route 0.298ns (61.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.605    -0.559    clk_5mhz
    SLICE_X3Y52          FDRE                                         r  k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  k_reg[0]/Q
                         net (fo=50, routed)          0.173    -0.246    clk_out4[0]
    SLICE_X3Y52          LUT1 (Prop_lut1_I0_O)        0.045    -0.201 r  k[0]_i_1/O
                         net (fo=2, routed)           0.126    -0.075    k[0]
    SLICE_X3Y52          FDRE                                         r  k_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.878    -0.795    clk_5mhz
    SLICE_X3Y52          FDRE                                         r  k_reg[0]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.070    -0.489    k_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.354ns (63.779%)  route 0.201ns (36.221%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.575    -0.589    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  k_reg[1]/Q
                         net (fo=23, routed)          0.201    -0.224    k_reg_n_0_[1]
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.190    -0.034 r  k_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.034    data0[3]
    SLICE_X12Y55         FDRE                                         r  k_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.846    -0.827    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[3]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.134    -0.455    k_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.374ns (65.039%)  route 0.201ns (34.961%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.575    -0.589    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  k_reg[1]/Q
                         net (fo=23, routed)          0.201    -0.224    k_reg_n_0_[1]
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.210    -0.014 r  k_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.014    data0[4]
    SLICE_X12Y55         FDRE                                         r  k_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.846    -0.827    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[4]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.134    -0.455    k_reg[4]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.407ns (66.937%)  route 0.201ns (33.063%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.575    -0.589    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  k_reg[1]/Q
                         net (fo=23, routed)          0.201    -0.224    k_reg_n_0_[1]
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.034 r  k_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.034    k_reg[4]_i_1_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.019 r  k_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.019    data0[5]
    SLICE_X12Y56         FDRE                                         r  k_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.846    -0.827    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[5]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X12Y56         FDRE (Hold_fdre_C_D)         0.134    -0.439    k_reg[5]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.420ns (67.629%)  route 0.201ns (32.371%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.575    -0.589    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  k_reg[1]/Q
                         net (fo=23, routed)          0.201    -0.224    k_reg_n_0_[1]
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.034 r  k_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.034    k_reg[4]_i_1_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.032 r  k_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.032    data0[7]
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.846    -0.827    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X12Y56         FDRE (Hold_fdre_C_D)         0.134    -0.439    k_reg[7]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.672%)  route 0.283ns (60.328%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.594    -0.570    B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y77          FDRE                                         r  B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=9, routed)           0.103    -0.326    B/U0/i_synth/i_baseblox.i_baseblox_counter/Q[3]
    SLICE_X2Y77          LUT4 (Prop_lut4_I3_O)        0.045    -0.281 r  B/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count/O
                         net (fo=4, routed)           0.179    -0.101    B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X3Y77          FDRE                                         r  B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.864    -0.809    B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y77          FDRE                                         r  B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.239    -0.570    
    SLICE_X3Y77          FDRE (Hold_fdre_C_R)        -0.018    -0.588    B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.672%)  route 0.283ns (60.328%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.594    -0.570    B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y77          FDRE                                         r  B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=9, routed)           0.103    -0.326    B/U0/i_synth/i_baseblox.i_baseblox_counter/Q[3]
    SLICE_X2Y77          LUT4 (Prop_lut4_I3_O)        0.045    -0.281 r  B/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count/O
                         net (fo=4, routed)           0.179    -0.101    B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X3Y77          FDRE                                         r  B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.864    -0.809    B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y77          FDRE                                         r  B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.239    -0.570    
    SLICE_X3Y77          FDRE (Hold_fdre_C_R)        -0.018    -0.588    B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.487    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { CLK0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   CLK0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y76      A/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y76      A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y76      A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y76      A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y76      A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y77      B/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y77      B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y77      B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y52      k_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y59     k_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y60      clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y59     k_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y59     k_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y59     k_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y60     k_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y60     k_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y60     k_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y60     k_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y76      A/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y76      A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y76      A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y76      A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y76      A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y77      B/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y77      B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y77      B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y57     k_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y57     k_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLK0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      173.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             173.506ns  (required time - arrival time)
  Source:                 k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.270ns  (logic 8.997ns (34.249%)  route 17.273ns (65.751%))
  Logic Levels:           34  (CARRY4=19 LUT1=2 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[1]/Q
                         net (fo=23, routed)          1.970     1.594    k_reg_n_0_[1]
    SLICE_X2Y54          LUT1 (Prop_lut1_I0_O)        0.124     1.718 r  clk_out_i_148/O
                         net (fo=1, routed)           0.000     1.718    p_0_in[1]
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.231 r  clk_out_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000     2.231    clk_out_reg_i_100_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.348 r  clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000     2.348    clk_out_reg_i_92_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.465 r  clk_out_reg_i_91/CO[3]
                         net (fo=1, routed)           0.000     2.465    clk_out_reg_i_91_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.582 r  clk_out_reg_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.582    clk_out_reg_i_95_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.699 r  DP_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     2.699    DP_reg_i_57_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.014 r  DP_reg_i_29/O[3]
                         net (fo=17, routed)          1.896     4.910    clk_out5[24]
    SLICE_X12Y63         LUT3 (Prop_lut3_I0_O)        0.307     5.217 r  an_reg[6]_i_179/O
                         net (fo=34, routed)          2.653     7.870    an_reg[6]_i_179_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.994 r  clk_out_i_246/O
                         net (fo=1, routed)           0.000     7.994    clk_out_i_246_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.395 r  clk_out_reg_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.395    clk_out_reg_i_217_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.617 r  clk_out_reg_i_191/O[0]
                         net (fo=3, routed)           1.165     9.782    clk_out_reg_i_191_n_7
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.299    10.081 f  clk_out_i_218/O
                         net (fo=2, routed)           0.636    10.717    clk_out_i_218_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124    10.841 r  clk_out_i_181/O
                         net (fo=2, routed)           0.975    11.816    clk_out_i_181_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.940 r  clk_out_i_185/O
                         net (fo=1, routed)           0.000    11.940    clk_out_i_185_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.453 r  clk_out_reg_i_149/CO[3]
                         net (fo=1, routed)           0.000    12.453    clk_out_reg_i_149_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.570 r  clk_out_reg_i_106/CO[3]
                         net (fo=1, routed)           0.000    12.570    clk_out_reg_i_106_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.687 r  clk_out_reg_i_117/CO[3]
                         net (fo=1, routed)           0.000    12.687    clk_out_reg_i_117_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.010 r  clk_out_reg_i_116/O[1]
                         net (fo=4, routed)           1.316    14.326    clk_out_reg_i_116_n_6
    SLICE_X10Y65         LUT3 (Prop_lut3_I0_O)        0.306    14.632 r  clk_out_i_133/O
                         net (fo=2, routed)           0.820    15.452    clk_out_i_133_n_0
    SLICE_X11Y65         LUT4 (Prop_lut4_I3_O)        0.124    15.576 r  clk_out_i_137/O
                         net (fo=1, routed)           0.000    15.576    clk_out_i_137_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.824 r  clk_out_reg_i_97/O[2]
                         net (fo=2, routed)           0.437    16.261    clk_out_reg_i_97_n_5
    SLICE_X10Y66         LUT2 (Prop_lut2_I0_O)        0.302    16.563 r  clk_out_i_142/O
                         net (fo=1, routed)           0.000    16.563    clk_out_i_142_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    16.813 r  clk_out_reg_i_99/O[2]
                         net (fo=1, routed)           1.415    18.228    clk_out_reg_i_99_n_5
    SLICE_X3Y58          LUT4 (Prop_lut4_I3_O)        0.301    18.529 r  clk_out_i_66/O
                         net (fo=1, routed)           0.000    18.529    clk_out_i_66_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.169 f  clk_out_reg_i_18/O[3]
                         net (fo=1, routed)           0.803    19.972    clk_out_reg_i_18_n_4
    SLICE_X1Y58          LUT1 (Prop_lut1_I0_O)        0.306    20.278 r  clk_out_i_40/O
                         net (fo=1, routed)           0.000    20.278    clk_out_i_40_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    20.592 r  clk_out_reg_i_12/CO[2]
                         net (fo=22, routed)          0.922    21.514    clk_out_reg_i_12_n_1
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.313    21.827 r  clk_out_i_78/O
                         net (fo=1, routed)           0.000    21.827    clk_out_i_78_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.228 r  clk_out_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.228    clk_out_reg_i_27_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.342 r  clk_out_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.342    clk_out_reg_i_9_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.564 f  clk_out_reg_i_10/O[0]
                         net (fo=1, routed)           1.110    23.674    clk_out2[13]
    SLICE_X1Y59          LUT6 (Prop_lut6_I0_O)        0.299    23.973 r  clk_out_i_7/O
                         net (fo=1, routed)           0.300    24.273    clk_out_i_7_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I0_O)        0.124    24.397 r  clk_out_i_2/O
                         net (fo=1, routed)           0.855    25.252    clk_out_i_2_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I0_O)        0.124    25.376 r  clk_out_i_1/O
                         net (fo=1, routed)           0.000    25.376    clk_out_i_1_n_0
    SLICE_X1Y60          FDRE                                         r  clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.603   198.583    clk_5mhz
    SLICE_X1Y60          FDRE                                         r  clk_out_reg/C
                         clock pessimism              0.559   199.142    
                         clock uncertainty           -0.289   198.853    
    SLICE_X1Y60          FDRE (Setup_fdre_C_D)        0.029   198.882    clk_out_reg
  -------------------------------------------------------------------
                         required time                        198.882    
                         arrival time                         -25.376    
  -------------------------------------------------------------------
                         slack                                173.506    

Slack (MET) :             192.669ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.014ns (15.617%)  route 5.479ns (84.383%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 198.504 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          1.012     5.599    k[31]_i_1_n_0
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.524   198.504    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
                         clock pessimism              0.577   199.081    
                         clock uncertainty           -0.289   198.792    
    SLICE_X12Y55         FDRE (Setup_fdre_C_R)       -0.524   198.268    k_reg[1]
  -------------------------------------------------------------------
                         required time                        198.268    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                192.669    

Slack (MET) :             192.669ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.014ns (15.617%)  route 5.479ns (84.383%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 198.504 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          1.012     5.599    k[31]_i_1_n_0
    SLICE_X12Y55         FDRE                                         r  k_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.524   198.504    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[2]/C
                         clock pessimism              0.577   199.081    
                         clock uncertainty           -0.289   198.792    
    SLICE_X12Y55         FDRE (Setup_fdre_C_R)       -0.524   198.268    k_reg[2]
  -------------------------------------------------------------------
                         required time                        198.268    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                192.669    

Slack (MET) :             192.669ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.014ns (15.617%)  route 5.479ns (84.383%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 198.504 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          1.012     5.599    k[31]_i_1_n_0
    SLICE_X12Y55         FDRE                                         r  k_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.524   198.504    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[3]/C
                         clock pessimism              0.577   199.081    
                         clock uncertainty           -0.289   198.792    
    SLICE_X12Y55         FDRE (Setup_fdre_C_R)       -0.524   198.268    k_reg[3]
  -------------------------------------------------------------------
                         required time                        198.268    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                192.669    

Slack (MET) :             192.669ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.014ns (15.617%)  route 5.479ns (84.383%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 198.504 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          1.012     5.599    k[31]_i_1_n_0
    SLICE_X12Y55         FDRE                                         r  k_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.524   198.504    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[4]/C
                         clock pessimism              0.577   199.081    
                         clock uncertainty           -0.289   198.792    
    SLICE_X12Y55         FDRE (Setup_fdre_C_R)       -0.524   198.268    k_reg[4]
  -------------------------------------------------------------------
                         required time                        198.268    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                192.669    

Slack (MET) :             192.857ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.301ns  (logic 1.014ns (16.092%)  route 5.287ns (83.908%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          0.820     5.408    k[31]_i_1_n_0
    SLICE_X12Y61         FDRE                                         r  k_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.521   198.501    clk_5mhz
    SLICE_X12Y61         FDRE                                         r  k_reg[25]/C
                         clock pessimism              0.577   199.078    
                         clock uncertainty           -0.289   198.789    
    SLICE_X12Y61         FDRE (Setup_fdre_C_R)       -0.524   198.265    k_reg[25]
  -------------------------------------------------------------------
                         required time                        198.265    
                         arrival time                          -5.408    
  -------------------------------------------------------------------
                         slack                                192.857    

Slack (MET) :             192.857ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.301ns  (logic 1.014ns (16.092%)  route 5.287ns (83.908%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          0.820     5.408    k[31]_i_1_n_0
    SLICE_X12Y61         FDRE                                         r  k_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.521   198.501    clk_5mhz
    SLICE_X12Y61         FDRE                                         r  k_reg[26]/C
                         clock pessimism              0.577   199.078    
                         clock uncertainty           -0.289   198.789    
    SLICE_X12Y61         FDRE (Setup_fdre_C_R)       -0.524   198.265    k_reg[26]
  -------------------------------------------------------------------
                         required time                        198.265    
                         arrival time                          -5.408    
  -------------------------------------------------------------------
                         slack                                192.857    

Slack (MET) :             192.857ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.301ns  (logic 1.014ns (16.092%)  route 5.287ns (83.908%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          0.820     5.408    k[31]_i_1_n_0
    SLICE_X12Y61         FDRE                                         r  k_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.521   198.501    clk_5mhz
    SLICE_X12Y61         FDRE                                         r  k_reg[27]/C
                         clock pessimism              0.577   199.078    
                         clock uncertainty           -0.289   198.789    
    SLICE_X12Y61         FDRE (Setup_fdre_C_R)       -0.524   198.265    k_reg[27]
  -------------------------------------------------------------------
                         required time                        198.265    
                         arrival time                          -5.408    
  -------------------------------------------------------------------
                         slack                                192.857    

Slack (MET) :             192.857ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.301ns  (logic 1.014ns (16.092%)  route 5.287ns (83.908%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          0.820     5.408    k[31]_i_1_n_0
    SLICE_X12Y61         FDRE                                         r  k_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.521   198.501    clk_5mhz
    SLICE_X12Y61         FDRE                                         r  k_reg[28]/C
                         clock pessimism              0.577   199.078    
                         clock uncertainty           -0.289   198.789    
    SLICE_X12Y61         FDRE (Setup_fdre_C_R)       -0.524   198.265    k_reg[28]
  -------------------------------------------------------------------
                         required time                        198.265    
                         arrival time                          -5.408    
  -------------------------------------------------------------------
                         slack                                192.857    

Slack (MET) :             193.015ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.143ns  (logic 1.014ns (16.507%)  route 5.129ns (83.493%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 198.500 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          0.662     5.249    k[31]_i_1_n_0
    SLICE_X12Y62         FDRE                                         r  k_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.520   198.500    clk_5mhz
    SLICE_X12Y62         FDRE                                         r  k_reg[29]/C
                         clock pessimism              0.577   199.077    
                         clock uncertainty           -0.289   198.788    
    SLICE_X12Y62         FDRE (Setup_fdre_C_R)       -0.524   198.264    k_reg[29]
  -------------------------------------------------------------------
                         required time                        198.264    
                         arrival time                          -5.249    
  -------------------------------------------------------------------
                         slack                                193.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.279ns (58.120%)  route 0.201ns (41.880%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.575    -0.589    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  k_reg[1]/Q
                         net (fo=23, routed)          0.201    -0.224    k_reg_n_0_[1]
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.109 r  k_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.109    data0[1]
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.846    -0.827    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.134    -0.455    k_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.314ns (60.966%)  route 0.201ns (39.034%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.575    -0.589    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  k_reg[1]/Q
                         net (fo=23, routed)          0.201    -0.224    k_reg_n_0_[1]
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150    -0.074 r  k_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.074    data0[2]
    SLICE_X12Y55         FDRE                                         r  k_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.846    -0.827    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[2]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.134    -0.455    k_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 A/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            A/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.231ns (48.128%)  route 0.249ns (51.872%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.592    -0.572    A/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X1Y76          FDRE                                         r  A/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  A/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=4, routed)           0.114    -0.317    A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/THRESH0
    SLICE_X1Y76          LUT6 (Prop_lut6_I5_O)        0.045    -0.272 r  A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2/O
                         net (fo=1, routed)           0.135    -0.137    A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2_n_0
    SLICE_X1Y76          LUT2 (Prop_lut2_I0_O)        0.045    -0.092 r  A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000    -0.092    A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub_n_4
    SLICE_X1Y76          FDRE                                         r  A/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.862    -0.811    A/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X1Y76          FDRE                                         r  A/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.239    -0.572    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.091    -0.481    A/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 k_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.408%)  route 0.298ns (61.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.605    -0.559    clk_5mhz
    SLICE_X3Y52          FDRE                                         r  k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  k_reg[0]/Q
                         net (fo=50, routed)          0.173    -0.246    clk_out4[0]
    SLICE_X3Y52          LUT1 (Prop_lut1_I0_O)        0.045    -0.201 r  k[0]_i_1/O
                         net (fo=2, routed)           0.126    -0.075    k[0]
    SLICE_X3Y52          FDRE                                         r  k_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.878    -0.795    clk_5mhz
    SLICE_X3Y52          FDRE                                         r  k_reg[0]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.070    -0.489    k_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.354ns (63.779%)  route 0.201ns (36.221%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.575    -0.589    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  k_reg[1]/Q
                         net (fo=23, routed)          0.201    -0.224    k_reg_n_0_[1]
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.190    -0.034 r  k_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.034    data0[3]
    SLICE_X12Y55         FDRE                                         r  k_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.846    -0.827    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[3]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.134    -0.455    k_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.374ns (65.039%)  route 0.201ns (34.961%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.575    -0.589    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  k_reg[1]/Q
                         net (fo=23, routed)          0.201    -0.224    k_reg_n_0_[1]
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.210    -0.014 r  k_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.014    data0[4]
    SLICE_X12Y55         FDRE                                         r  k_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.846    -0.827    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[4]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.134    -0.455    k_reg[4]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.407ns (66.937%)  route 0.201ns (33.063%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.575    -0.589    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  k_reg[1]/Q
                         net (fo=23, routed)          0.201    -0.224    k_reg_n_0_[1]
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.034 r  k_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.034    k_reg[4]_i_1_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.019 r  k_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.019    data0[5]
    SLICE_X12Y56         FDRE                                         r  k_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.846    -0.827    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[5]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X12Y56         FDRE (Hold_fdre_C_D)         0.134    -0.439    k_reg[5]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.420ns (67.629%)  route 0.201ns (32.371%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.575    -0.589    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  k_reg[1]/Q
                         net (fo=23, routed)          0.201    -0.224    k_reg_n_0_[1]
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.034 r  k_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.034    k_reg[4]_i_1_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.032 r  k_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.032    data0[7]
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.846    -0.827    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X12Y56         FDRE (Hold_fdre_C_D)         0.134    -0.439    k_reg[7]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.672%)  route 0.283ns (60.328%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.594    -0.570    B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y77          FDRE                                         r  B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=9, routed)           0.103    -0.326    B/U0/i_synth/i_baseblox.i_baseblox_counter/Q[3]
    SLICE_X2Y77          LUT4 (Prop_lut4_I3_O)        0.045    -0.281 r  B/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count/O
                         net (fo=4, routed)           0.179    -0.101    B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X3Y77          FDRE                                         r  B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.864    -0.809    B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y77          FDRE                                         r  B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.239    -0.570    
    SLICE_X3Y77          FDRE (Hold_fdre_C_R)        -0.018    -0.588    B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.672%)  route 0.283ns (60.328%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.594    -0.570    B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y77          FDRE                                         r  B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=9, routed)           0.103    -0.326    B/U0/i_synth/i_baseblox.i_baseblox_counter/Q[3]
    SLICE_X2Y77          LUT4 (Prop_lut4_I3_O)        0.045    -0.281 r  B/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count/O
                         net (fo=4, routed)           0.179    -0.101    B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X3Y77          FDRE                                         r  B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.864    -0.809    B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y77          FDRE                                         r  B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.239    -0.570    
    SLICE_X3Y77          FDRE (Hold_fdre_C_R)        -0.018    -0.588    B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.487    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { CLK0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   CLK0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y76      A/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y76      A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y76      A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y76      A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y76      A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y77      B/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y77      B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y77      B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y52      k_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y59     k_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y60      clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y59     k_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y59     k_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y59     k_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y60     k_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y60     k_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y60     k_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y60     k_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y76      A/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y76      A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y76      A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y76      A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y76      A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y77      B/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y77      B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y77      B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y57     k_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y57     k_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLK0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      173.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             173.478ns  (required time - arrival time)
  Source:                 k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.270ns  (logic 8.997ns (34.249%)  route 17.273ns (65.751%))
  Logic Levels:           34  (CARRY4=19 LUT1=2 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[1]/Q
                         net (fo=23, routed)          1.970     1.594    k_reg_n_0_[1]
    SLICE_X2Y54          LUT1 (Prop_lut1_I0_O)        0.124     1.718 r  clk_out_i_148/O
                         net (fo=1, routed)           0.000     1.718    p_0_in[1]
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.231 r  clk_out_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000     2.231    clk_out_reg_i_100_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.348 r  clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000     2.348    clk_out_reg_i_92_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.465 r  clk_out_reg_i_91/CO[3]
                         net (fo=1, routed)           0.000     2.465    clk_out_reg_i_91_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.582 r  clk_out_reg_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.582    clk_out_reg_i_95_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.699 r  DP_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     2.699    DP_reg_i_57_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.014 r  DP_reg_i_29/O[3]
                         net (fo=17, routed)          1.896     4.910    clk_out5[24]
    SLICE_X12Y63         LUT3 (Prop_lut3_I0_O)        0.307     5.217 r  an_reg[6]_i_179/O
                         net (fo=34, routed)          2.653     7.870    an_reg[6]_i_179_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.994 r  clk_out_i_246/O
                         net (fo=1, routed)           0.000     7.994    clk_out_i_246_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.395 r  clk_out_reg_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.395    clk_out_reg_i_217_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.617 r  clk_out_reg_i_191/O[0]
                         net (fo=3, routed)           1.165     9.782    clk_out_reg_i_191_n_7
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.299    10.081 f  clk_out_i_218/O
                         net (fo=2, routed)           0.636    10.717    clk_out_i_218_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124    10.841 r  clk_out_i_181/O
                         net (fo=2, routed)           0.975    11.816    clk_out_i_181_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.940 r  clk_out_i_185/O
                         net (fo=1, routed)           0.000    11.940    clk_out_i_185_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.453 r  clk_out_reg_i_149/CO[3]
                         net (fo=1, routed)           0.000    12.453    clk_out_reg_i_149_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.570 r  clk_out_reg_i_106/CO[3]
                         net (fo=1, routed)           0.000    12.570    clk_out_reg_i_106_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.687 r  clk_out_reg_i_117/CO[3]
                         net (fo=1, routed)           0.000    12.687    clk_out_reg_i_117_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.010 r  clk_out_reg_i_116/O[1]
                         net (fo=4, routed)           1.316    14.326    clk_out_reg_i_116_n_6
    SLICE_X10Y65         LUT3 (Prop_lut3_I0_O)        0.306    14.632 r  clk_out_i_133/O
                         net (fo=2, routed)           0.820    15.452    clk_out_i_133_n_0
    SLICE_X11Y65         LUT4 (Prop_lut4_I3_O)        0.124    15.576 r  clk_out_i_137/O
                         net (fo=1, routed)           0.000    15.576    clk_out_i_137_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.824 r  clk_out_reg_i_97/O[2]
                         net (fo=2, routed)           0.437    16.261    clk_out_reg_i_97_n_5
    SLICE_X10Y66         LUT2 (Prop_lut2_I0_O)        0.302    16.563 r  clk_out_i_142/O
                         net (fo=1, routed)           0.000    16.563    clk_out_i_142_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    16.813 r  clk_out_reg_i_99/O[2]
                         net (fo=1, routed)           1.415    18.228    clk_out_reg_i_99_n_5
    SLICE_X3Y58          LUT4 (Prop_lut4_I3_O)        0.301    18.529 r  clk_out_i_66/O
                         net (fo=1, routed)           0.000    18.529    clk_out_i_66_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.169 f  clk_out_reg_i_18/O[3]
                         net (fo=1, routed)           0.803    19.972    clk_out_reg_i_18_n_4
    SLICE_X1Y58          LUT1 (Prop_lut1_I0_O)        0.306    20.278 r  clk_out_i_40/O
                         net (fo=1, routed)           0.000    20.278    clk_out_i_40_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    20.592 r  clk_out_reg_i_12/CO[2]
                         net (fo=22, routed)          0.922    21.514    clk_out_reg_i_12_n_1
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.313    21.827 r  clk_out_i_78/O
                         net (fo=1, routed)           0.000    21.827    clk_out_i_78_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.228 r  clk_out_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.228    clk_out_reg_i_27_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.342 r  clk_out_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.342    clk_out_reg_i_9_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.564 f  clk_out_reg_i_10/O[0]
                         net (fo=1, routed)           1.110    23.674    clk_out2[13]
    SLICE_X1Y59          LUT6 (Prop_lut6_I0_O)        0.299    23.973 r  clk_out_i_7/O
                         net (fo=1, routed)           0.300    24.273    clk_out_i_7_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I0_O)        0.124    24.397 r  clk_out_i_2/O
                         net (fo=1, routed)           0.855    25.252    clk_out_i_2_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I0_O)        0.124    25.376 r  clk_out_i_1/O
                         net (fo=1, routed)           0.000    25.376    clk_out_i_1_n_0
    SLICE_X1Y60          FDRE                                         r  clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.603   198.583    clk_5mhz
    SLICE_X1Y60          FDRE                                         r  clk_out_reg/C
                         clock pessimism              0.559   199.142    
                         clock uncertainty           -0.318   198.825    
    SLICE_X1Y60          FDRE (Setup_fdre_C_D)        0.029   198.854    clk_out_reg
  -------------------------------------------------------------------
                         required time                        198.854    
                         arrival time                         -25.376    
  -------------------------------------------------------------------
                         slack                                173.478    

Slack (MET) :             192.640ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.014ns (15.617%)  route 5.479ns (84.383%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 198.504 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          1.012     5.599    k[31]_i_1_n_0
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.524   198.504    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
                         clock pessimism              0.577   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X12Y55         FDRE (Setup_fdre_C_R)       -0.524   198.240    k_reg[1]
  -------------------------------------------------------------------
                         required time                        198.240    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                192.640    

Slack (MET) :             192.640ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.014ns (15.617%)  route 5.479ns (84.383%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 198.504 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          1.012     5.599    k[31]_i_1_n_0
    SLICE_X12Y55         FDRE                                         r  k_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.524   198.504    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[2]/C
                         clock pessimism              0.577   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X12Y55         FDRE (Setup_fdre_C_R)       -0.524   198.240    k_reg[2]
  -------------------------------------------------------------------
                         required time                        198.240    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                192.640    

Slack (MET) :             192.640ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.014ns (15.617%)  route 5.479ns (84.383%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 198.504 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          1.012     5.599    k[31]_i_1_n_0
    SLICE_X12Y55         FDRE                                         r  k_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.524   198.504    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[3]/C
                         clock pessimism              0.577   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X12Y55         FDRE (Setup_fdre_C_R)       -0.524   198.240    k_reg[3]
  -------------------------------------------------------------------
                         required time                        198.240    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                192.640    

Slack (MET) :             192.640ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.014ns (15.617%)  route 5.479ns (84.383%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 198.504 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          1.012     5.599    k[31]_i_1_n_0
    SLICE_X12Y55         FDRE                                         r  k_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.524   198.504    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[4]/C
                         clock pessimism              0.577   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X12Y55         FDRE (Setup_fdre_C_R)       -0.524   198.240    k_reg[4]
  -------------------------------------------------------------------
                         required time                        198.240    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                192.640    

Slack (MET) :             192.829ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.301ns  (logic 1.014ns (16.092%)  route 5.287ns (83.908%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          0.820     5.408    k[31]_i_1_n_0
    SLICE_X12Y61         FDRE                                         r  k_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.521   198.501    clk_5mhz
    SLICE_X12Y61         FDRE                                         r  k_reg[25]/C
                         clock pessimism              0.577   199.078    
                         clock uncertainty           -0.318   198.761    
    SLICE_X12Y61         FDRE (Setup_fdre_C_R)       -0.524   198.237    k_reg[25]
  -------------------------------------------------------------------
                         required time                        198.237    
                         arrival time                          -5.408    
  -------------------------------------------------------------------
                         slack                                192.829    

Slack (MET) :             192.829ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.301ns  (logic 1.014ns (16.092%)  route 5.287ns (83.908%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          0.820     5.408    k[31]_i_1_n_0
    SLICE_X12Y61         FDRE                                         r  k_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.521   198.501    clk_5mhz
    SLICE_X12Y61         FDRE                                         r  k_reg[26]/C
                         clock pessimism              0.577   199.078    
                         clock uncertainty           -0.318   198.761    
    SLICE_X12Y61         FDRE (Setup_fdre_C_R)       -0.524   198.237    k_reg[26]
  -------------------------------------------------------------------
                         required time                        198.237    
                         arrival time                          -5.408    
  -------------------------------------------------------------------
                         slack                                192.829    

Slack (MET) :             192.829ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.301ns  (logic 1.014ns (16.092%)  route 5.287ns (83.908%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          0.820     5.408    k[31]_i_1_n_0
    SLICE_X12Y61         FDRE                                         r  k_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.521   198.501    clk_5mhz
    SLICE_X12Y61         FDRE                                         r  k_reg[27]/C
                         clock pessimism              0.577   199.078    
                         clock uncertainty           -0.318   198.761    
    SLICE_X12Y61         FDRE (Setup_fdre_C_R)       -0.524   198.237    k_reg[27]
  -------------------------------------------------------------------
                         required time                        198.237    
                         arrival time                          -5.408    
  -------------------------------------------------------------------
                         slack                                192.829    

Slack (MET) :             192.829ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.301ns  (logic 1.014ns (16.092%)  route 5.287ns (83.908%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          0.820     5.408    k[31]_i_1_n_0
    SLICE_X12Y61         FDRE                                         r  k_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.521   198.501    clk_5mhz
    SLICE_X12Y61         FDRE                                         r  k_reg[28]/C
                         clock pessimism              0.577   199.078    
                         clock uncertainty           -0.318   198.761    
    SLICE_X12Y61         FDRE (Setup_fdre_C_R)       -0.524   198.237    k_reg[28]
  -------------------------------------------------------------------
                         required time                        198.237    
                         arrival time                          -5.408    
  -------------------------------------------------------------------
                         slack                                192.829    

Slack (MET) :             192.986ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.143ns  (logic 1.014ns (16.507%)  route 5.129ns (83.493%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 198.500 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          0.662     5.249    k[31]_i_1_n_0
    SLICE_X12Y62         FDRE                                         r  k_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.520   198.500    clk_5mhz
    SLICE_X12Y62         FDRE                                         r  k_reg[29]/C
                         clock pessimism              0.577   199.077    
                         clock uncertainty           -0.318   198.760    
    SLICE_X12Y62         FDRE (Setup_fdre_C_R)       -0.524   198.236    k_reg[29]
  -------------------------------------------------------------------
                         required time                        198.236    
                         arrival time                          -5.249    
  -------------------------------------------------------------------
                         slack                                192.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.279ns (58.120%)  route 0.201ns (41.880%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.575    -0.589    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  k_reg[1]/Q
                         net (fo=23, routed)          0.201    -0.224    k_reg_n_0_[1]
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.109 r  k_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.109    data0[1]
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.846    -0.827    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.318    -0.272    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.134    -0.138    k_reg[1]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.314ns (60.966%)  route 0.201ns (39.034%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.575    -0.589    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  k_reg[1]/Q
                         net (fo=23, routed)          0.201    -0.224    k_reg_n_0_[1]
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150    -0.074 r  k_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.074    data0[2]
    SLICE_X12Y55         FDRE                                         r  k_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.846    -0.827    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[2]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.318    -0.272    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.134    -0.138    k_reg[2]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 A/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            A/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.231ns (48.128%)  route 0.249ns (51.872%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.592    -0.572    A/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X1Y76          FDRE                                         r  A/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  A/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=4, routed)           0.114    -0.317    A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/THRESH0
    SLICE_X1Y76          LUT6 (Prop_lut6_I5_O)        0.045    -0.272 r  A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2/O
                         net (fo=1, routed)           0.135    -0.137    A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2_n_0
    SLICE_X1Y76          LUT2 (Prop_lut2_I0_O)        0.045    -0.092 r  A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000    -0.092    A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub_n_4
    SLICE_X1Y76          FDRE                                         r  A/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.862    -0.811    A/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X1Y76          FDRE                                         r  A/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.239    -0.572    
                         clock uncertainty            0.318    -0.255    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.091    -0.164    A/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 k_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.408%)  route 0.298ns (61.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.605    -0.559    clk_5mhz
    SLICE_X3Y52          FDRE                                         r  k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  k_reg[0]/Q
                         net (fo=50, routed)          0.173    -0.246    clk_out4[0]
    SLICE_X3Y52          LUT1 (Prop_lut1_I0_O)        0.045    -0.201 r  k[0]_i_1/O
                         net (fo=2, routed)           0.126    -0.075    k[0]
    SLICE_X3Y52          FDRE                                         r  k_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.878    -0.795    clk_5mhz
    SLICE_X3Y52          FDRE                                         r  k_reg[0]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.318    -0.242    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.070    -0.172    k_reg[0]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.354ns (63.779%)  route 0.201ns (36.221%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.575    -0.589    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  k_reg[1]/Q
                         net (fo=23, routed)          0.201    -0.224    k_reg_n_0_[1]
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.190    -0.034 r  k_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.034    data0[3]
    SLICE_X12Y55         FDRE                                         r  k_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.846    -0.827    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[3]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.318    -0.272    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.134    -0.138    k_reg[3]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.374ns (65.039%)  route 0.201ns (34.961%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.575    -0.589    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  k_reg[1]/Q
                         net (fo=23, routed)          0.201    -0.224    k_reg_n_0_[1]
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.210    -0.014 r  k_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.014    data0[4]
    SLICE_X12Y55         FDRE                                         r  k_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.846    -0.827    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[4]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.318    -0.272    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.134    -0.138    k_reg[4]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.407ns (66.937%)  route 0.201ns (33.063%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.575    -0.589    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  k_reg[1]/Q
                         net (fo=23, routed)          0.201    -0.224    k_reg_n_0_[1]
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.034 r  k_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.034    k_reg[4]_i_1_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.019 r  k_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.019    data0[5]
    SLICE_X12Y56         FDRE                                         r  k_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.846    -0.827    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[5]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.318    -0.256    
    SLICE_X12Y56         FDRE (Hold_fdre_C_D)         0.134    -0.122    k_reg[5]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.420ns (67.629%)  route 0.201ns (32.371%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.575    -0.589    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  k_reg[1]/Q
                         net (fo=23, routed)          0.201    -0.224    k_reg_n_0_[1]
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.034 r  k_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.034    k_reg[4]_i_1_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.032 r  k_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.032    data0[7]
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.846    -0.827    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.318    -0.256    
    SLICE_X12Y56         FDRE (Hold_fdre_C_D)         0.134    -0.122    k_reg[7]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.672%)  route 0.283ns (60.328%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.594    -0.570    B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y77          FDRE                                         r  B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=9, routed)           0.103    -0.326    B/U0/i_synth/i_baseblox.i_baseblox_counter/Q[3]
    SLICE_X2Y77          LUT4 (Prop_lut4_I3_O)        0.045    -0.281 r  B/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count/O
                         net (fo=4, routed)           0.179    -0.101    B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X3Y77          FDRE                                         r  B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.864    -0.809    B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y77          FDRE                                         r  B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.239    -0.570    
                         clock uncertainty            0.318    -0.253    
    SLICE_X3Y77          FDRE (Hold_fdre_C_R)        -0.018    -0.271    B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.672%)  route 0.283ns (60.328%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.594    -0.570    B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y77          FDRE                                         r  B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=9, routed)           0.103    -0.326    B/U0/i_synth/i_baseblox.i_baseblox_counter/Q[3]
    SLICE_X2Y77          LUT4 (Prop_lut4_I3_O)        0.045    -0.281 r  B/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count/O
                         net (fo=4, routed)           0.179    -0.101    B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X3Y77          FDRE                                         r  B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.864    -0.809    B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y77          FDRE                                         r  B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.239    -0.570    
                         clock uncertainty            0.318    -0.253    
    SLICE_X3Y77          FDRE (Hold_fdre_C_R)        -0.018    -0.271    B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.169    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      173.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             173.478ns  (required time - arrival time)
  Source:                 k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.270ns  (logic 8.997ns (34.249%)  route 17.273ns (65.751%))
  Logic Levels:           34  (CARRY4=19 LUT1=2 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[1]/Q
                         net (fo=23, routed)          1.970     1.594    k_reg_n_0_[1]
    SLICE_X2Y54          LUT1 (Prop_lut1_I0_O)        0.124     1.718 r  clk_out_i_148/O
                         net (fo=1, routed)           0.000     1.718    p_0_in[1]
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.231 r  clk_out_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000     2.231    clk_out_reg_i_100_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.348 r  clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000     2.348    clk_out_reg_i_92_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.465 r  clk_out_reg_i_91/CO[3]
                         net (fo=1, routed)           0.000     2.465    clk_out_reg_i_91_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.582 r  clk_out_reg_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.582    clk_out_reg_i_95_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.699 r  DP_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     2.699    DP_reg_i_57_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.014 r  DP_reg_i_29/O[3]
                         net (fo=17, routed)          1.896     4.910    clk_out5[24]
    SLICE_X12Y63         LUT3 (Prop_lut3_I0_O)        0.307     5.217 r  an_reg[6]_i_179/O
                         net (fo=34, routed)          2.653     7.870    an_reg[6]_i_179_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.994 r  clk_out_i_246/O
                         net (fo=1, routed)           0.000     7.994    clk_out_i_246_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.395 r  clk_out_reg_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.395    clk_out_reg_i_217_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.617 r  clk_out_reg_i_191/O[0]
                         net (fo=3, routed)           1.165     9.782    clk_out_reg_i_191_n_7
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.299    10.081 f  clk_out_i_218/O
                         net (fo=2, routed)           0.636    10.717    clk_out_i_218_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124    10.841 r  clk_out_i_181/O
                         net (fo=2, routed)           0.975    11.816    clk_out_i_181_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I0_O)        0.124    11.940 r  clk_out_i_185/O
                         net (fo=1, routed)           0.000    11.940    clk_out_i_185_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.453 r  clk_out_reg_i_149/CO[3]
                         net (fo=1, routed)           0.000    12.453    clk_out_reg_i_149_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.570 r  clk_out_reg_i_106/CO[3]
                         net (fo=1, routed)           0.000    12.570    clk_out_reg_i_106_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.687 r  clk_out_reg_i_117/CO[3]
                         net (fo=1, routed)           0.000    12.687    clk_out_reg_i_117_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.010 r  clk_out_reg_i_116/O[1]
                         net (fo=4, routed)           1.316    14.326    clk_out_reg_i_116_n_6
    SLICE_X10Y65         LUT3 (Prop_lut3_I0_O)        0.306    14.632 r  clk_out_i_133/O
                         net (fo=2, routed)           0.820    15.452    clk_out_i_133_n_0
    SLICE_X11Y65         LUT4 (Prop_lut4_I3_O)        0.124    15.576 r  clk_out_i_137/O
                         net (fo=1, routed)           0.000    15.576    clk_out_i_137_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.824 r  clk_out_reg_i_97/O[2]
                         net (fo=2, routed)           0.437    16.261    clk_out_reg_i_97_n_5
    SLICE_X10Y66         LUT2 (Prop_lut2_I0_O)        0.302    16.563 r  clk_out_i_142/O
                         net (fo=1, routed)           0.000    16.563    clk_out_i_142_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    16.813 r  clk_out_reg_i_99/O[2]
                         net (fo=1, routed)           1.415    18.228    clk_out_reg_i_99_n_5
    SLICE_X3Y58          LUT4 (Prop_lut4_I3_O)        0.301    18.529 r  clk_out_i_66/O
                         net (fo=1, routed)           0.000    18.529    clk_out_i_66_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.169 f  clk_out_reg_i_18/O[3]
                         net (fo=1, routed)           0.803    19.972    clk_out_reg_i_18_n_4
    SLICE_X1Y58          LUT1 (Prop_lut1_I0_O)        0.306    20.278 r  clk_out_i_40/O
                         net (fo=1, routed)           0.000    20.278    clk_out_i_40_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    20.592 r  clk_out_reg_i_12/CO[2]
                         net (fo=22, routed)          0.922    21.514    clk_out_reg_i_12_n_1
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.313    21.827 r  clk_out_i_78/O
                         net (fo=1, routed)           0.000    21.827    clk_out_i_78_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.228 r  clk_out_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.228    clk_out_reg_i_27_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.342 r  clk_out_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.342    clk_out_reg_i_9_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.564 f  clk_out_reg_i_10/O[0]
                         net (fo=1, routed)           1.110    23.674    clk_out2[13]
    SLICE_X1Y59          LUT6 (Prop_lut6_I0_O)        0.299    23.973 r  clk_out_i_7/O
                         net (fo=1, routed)           0.300    24.273    clk_out_i_7_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I0_O)        0.124    24.397 r  clk_out_i_2/O
                         net (fo=1, routed)           0.855    25.252    clk_out_i_2_n_0
    SLICE_X1Y60          LUT5 (Prop_lut5_I0_O)        0.124    25.376 r  clk_out_i_1/O
                         net (fo=1, routed)           0.000    25.376    clk_out_i_1_n_0
    SLICE_X1Y60          FDRE                                         r  clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.603   198.583    clk_5mhz
    SLICE_X1Y60          FDRE                                         r  clk_out_reg/C
                         clock pessimism              0.559   199.142    
                         clock uncertainty           -0.318   198.825    
    SLICE_X1Y60          FDRE (Setup_fdre_C_D)        0.029   198.854    clk_out_reg
  -------------------------------------------------------------------
                         required time                        198.854    
                         arrival time                         -25.376    
  -------------------------------------------------------------------
                         slack                                173.478    

Slack (MET) :             192.640ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.014ns (15.617%)  route 5.479ns (84.383%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 198.504 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          1.012     5.599    k[31]_i_1_n_0
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.524   198.504    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
                         clock pessimism              0.577   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X12Y55         FDRE (Setup_fdre_C_R)       -0.524   198.240    k_reg[1]
  -------------------------------------------------------------------
                         required time                        198.240    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                192.640    

Slack (MET) :             192.640ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.014ns (15.617%)  route 5.479ns (84.383%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 198.504 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          1.012     5.599    k[31]_i_1_n_0
    SLICE_X12Y55         FDRE                                         r  k_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.524   198.504    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[2]/C
                         clock pessimism              0.577   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X12Y55         FDRE (Setup_fdre_C_R)       -0.524   198.240    k_reg[2]
  -------------------------------------------------------------------
                         required time                        198.240    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                192.640    

Slack (MET) :             192.640ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.014ns (15.617%)  route 5.479ns (84.383%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 198.504 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          1.012     5.599    k[31]_i_1_n_0
    SLICE_X12Y55         FDRE                                         r  k_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.524   198.504    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[3]/C
                         clock pessimism              0.577   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X12Y55         FDRE (Setup_fdre_C_R)       -0.524   198.240    k_reg[3]
  -------------------------------------------------------------------
                         required time                        198.240    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                192.640    

Slack (MET) :             192.640ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.014ns (15.617%)  route 5.479ns (84.383%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 198.504 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          1.012     5.599    k[31]_i_1_n_0
    SLICE_X12Y55         FDRE                                         r  k_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.524   198.504    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[4]/C
                         clock pessimism              0.577   199.081    
                         clock uncertainty           -0.318   198.764    
    SLICE_X12Y55         FDRE (Setup_fdre_C_R)       -0.524   198.240    k_reg[4]
  -------------------------------------------------------------------
                         required time                        198.240    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                192.640    

Slack (MET) :             192.829ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.301ns  (logic 1.014ns (16.092%)  route 5.287ns (83.908%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          0.820     5.408    k[31]_i_1_n_0
    SLICE_X12Y61         FDRE                                         r  k_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.521   198.501    clk_5mhz
    SLICE_X12Y61         FDRE                                         r  k_reg[25]/C
                         clock pessimism              0.577   199.078    
                         clock uncertainty           -0.318   198.761    
    SLICE_X12Y61         FDRE (Setup_fdre_C_R)       -0.524   198.237    k_reg[25]
  -------------------------------------------------------------------
                         required time                        198.237    
                         arrival time                          -5.408    
  -------------------------------------------------------------------
                         slack                                192.829    

Slack (MET) :             192.829ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.301ns  (logic 1.014ns (16.092%)  route 5.287ns (83.908%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          0.820     5.408    k[31]_i_1_n_0
    SLICE_X12Y61         FDRE                                         r  k_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.521   198.501    clk_5mhz
    SLICE_X12Y61         FDRE                                         r  k_reg[26]/C
                         clock pessimism              0.577   199.078    
                         clock uncertainty           -0.318   198.761    
    SLICE_X12Y61         FDRE (Setup_fdre_C_R)       -0.524   198.237    k_reg[26]
  -------------------------------------------------------------------
                         required time                        198.237    
                         arrival time                          -5.408    
  -------------------------------------------------------------------
                         slack                                192.829    

Slack (MET) :             192.829ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.301ns  (logic 1.014ns (16.092%)  route 5.287ns (83.908%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          0.820     5.408    k[31]_i_1_n_0
    SLICE_X12Y61         FDRE                                         r  k_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.521   198.501    clk_5mhz
    SLICE_X12Y61         FDRE                                         r  k_reg[27]/C
                         clock pessimism              0.577   199.078    
                         clock uncertainty           -0.318   198.761    
    SLICE_X12Y61         FDRE (Setup_fdre_C_R)       -0.524   198.237    k_reg[27]
  -------------------------------------------------------------------
                         required time                        198.237    
                         arrival time                          -5.408    
  -------------------------------------------------------------------
                         slack                                192.829    

Slack (MET) :             192.829ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.301ns  (logic 1.014ns (16.092%)  route 5.287ns (83.908%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          0.820     5.408    k[31]_i_1_n_0
    SLICE_X12Y61         FDRE                                         r  k_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.521   198.501    clk_5mhz
    SLICE_X12Y61         FDRE                                         r  k_reg[28]/C
                         clock pessimism              0.577   199.078    
                         clock uncertainty           -0.318   198.761    
    SLICE_X12Y61         FDRE (Setup_fdre_C_R)       -0.524   198.237    k_reg[28]
  -------------------------------------------------------------------
                         required time                        198.237    
                         arrival time                          -5.408    
  -------------------------------------------------------------------
                         slack                                192.829    

Slack (MET) :             192.986ns  (required time - arrival time)
  Source:                 k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.143ns  (logic 1.014ns (16.507%)  route 5.129ns (83.493%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 198.500 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.646    -0.894    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  k_reg[7]/Q
                         net (fo=22, routed)          2.146     1.770    k_reg_n_0_[7]
    SLICE_X2Y62          LUT4 (Prop_lut4_I3_O)        0.124     1.894 f  k[31]_i_10/O
                         net (fo=1, routed)           0.894     2.788    k[31]_i_10_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.912 f  k[31]_i_8/O
                         net (fo=1, routed)           0.789     3.702    k[31]_i_8_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.826 r  k[31]_i_3/O
                         net (fo=1, routed)           0.638     4.464    k[31]_i_3_n_0
    SLICE_X15Y58         LUT6 (Prop_lut6_I0_O)        0.124     4.588 r  k[31]_i_1/O
                         net (fo=31, routed)          0.662     5.249    k[31]_i_1_n_0
    SLICE_X12Y62         FDRE                                         r  k_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          1.520   198.500    clk_5mhz
    SLICE_X12Y62         FDRE                                         r  k_reg[29]/C
                         clock pessimism              0.577   199.077    
                         clock uncertainty           -0.318   198.760    
    SLICE_X12Y62         FDRE (Setup_fdre_C_R)       -0.524   198.236    k_reg[29]
  -------------------------------------------------------------------
                         required time                        198.236    
                         arrival time                          -5.249    
  -------------------------------------------------------------------
                         slack                                192.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.279ns (58.120%)  route 0.201ns (41.880%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.575    -0.589    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  k_reg[1]/Q
                         net (fo=23, routed)          0.201    -0.224    k_reg_n_0_[1]
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.109 r  k_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.109    data0[1]
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.846    -0.827    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.318    -0.272    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.134    -0.138    k_reg[1]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.314ns (60.966%)  route 0.201ns (39.034%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.575    -0.589    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  k_reg[1]/Q
                         net (fo=23, routed)          0.201    -0.224    k_reg_n_0_[1]
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150    -0.074 r  k_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.074    data0[2]
    SLICE_X12Y55         FDRE                                         r  k_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.846    -0.827    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[2]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.318    -0.272    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.134    -0.138    k_reg[2]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 A/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            A/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.231ns (48.128%)  route 0.249ns (51.872%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.592    -0.572    A/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X1Y76          FDRE                                         r  A/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  A/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=4, routed)           0.114    -0.317    A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/THRESH0
    SLICE_X1Y76          LUT6 (Prop_lut6_I5_O)        0.045    -0.272 r  A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2/O
                         net (fo=1, routed)           0.135    -0.137    A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2_n_0
    SLICE_X1Y76          LUT2 (Prop_lut2_I0_O)        0.045    -0.092 r  A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000    -0.092    A/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub_n_4
    SLICE_X1Y76          FDRE                                         r  A/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.862    -0.811    A/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X1Y76          FDRE                                         r  A/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.239    -0.572    
                         clock uncertainty            0.318    -0.255    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.091    -0.164    A/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 k_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.408%)  route 0.298ns (61.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.605    -0.559    clk_5mhz
    SLICE_X3Y52          FDRE                                         r  k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  k_reg[0]/Q
                         net (fo=50, routed)          0.173    -0.246    clk_out4[0]
    SLICE_X3Y52          LUT1 (Prop_lut1_I0_O)        0.045    -0.201 r  k[0]_i_1/O
                         net (fo=2, routed)           0.126    -0.075    k[0]
    SLICE_X3Y52          FDRE                                         r  k_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.878    -0.795    clk_5mhz
    SLICE_X3Y52          FDRE                                         r  k_reg[0]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.318    -0.242    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.070    -0.172    k_reg[0]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.354ns (63.779%)  route 0.201ns (36.221%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.575    -0.589    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  k_reg[1]/Q
                         net (fo=23, routed)          0.201    -0.224    k_reg_n_0_[1]
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.190    -0.034 r  k_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.034    data0[3]
    SLICE_X12Y55         FDRE                                         r  k_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.846    -0.827    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[3]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.318    -0.272    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.134    -0.138    k_reg[3]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.374ns (65.039%)  route 0.201ns (34.961%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.575    -0.589    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  k_reg[1]/Q
                         net (fo=23, routed)          0.201    -0.224    k_reg_n_0_[1]
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.210    -0.014 r  k_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.014    data0[4]
    SLICE_X12Y55         FDRE                                         r  k_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.846    -0.827    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[4]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.318    -0.272    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.134    -0.138    k_reg[4]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.407ns (66.937%)  route 0.201ns (33.063%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.575    -0.589    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  k_reg[1]/Q
                         net (fo=23, routed)          0.201    -0.224    k_reg_n_0_[1]
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.034 r  k_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.034    k_reg[4]_i_1_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.019 r  k_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.019    data0[5]
    SLICE_X12Y56         FDRE                                         r  k_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.846    -0.827    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[5]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.318    -0.256    
    SLICE_X12Y56         FDRE (Hold_fdre_C_D)         0.134    -0.122    k_reg[5]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            k_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.420ns (67.629%)  route 0.201ns (32.371%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.575    -0.589    clk_5mhz
    SLICE_X12Y55         FDRE                                         r  k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  k_reg[1]/Q
                         net (fo=23, routed)          0.201    -0.224    k_reg_n_0_[1]
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    -0.034 r  k_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.034    k_reg[4]_i_1_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.032 r  k_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.032    data0[7]
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.846    -0.827    clk_5mhz
    SLICE_X12Y56         FDRE                                         r  k_reg[7]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.318    -0.256    
    SLICE_X12Y56         FDRE (Hold_fdre_C_D)         0.134    -0.122    k_reg[7]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.672%)  route 0.283ns (60.328%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.594    -0.570    B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y77          FDRE                                         r  B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=9, routed)           0.103    -0.326    B/U0/i_synth/i_baseblox.i_baseblox_counter/Q[3]
    SLICE_X2Y77          LUT4 (Prop_lut4_I3_O)        0.045    -0.281 r  B/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count/O
                         net (fo=4, routed)           0.179    -0.101    B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X3Y77          FDRE                                         r  B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.864    -0.809    B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y77          FDRE                                         r  B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.239    -0.570    
                         clock uncertainty            0.318    -0.253    
    SLICE_X3Y77          FDRE (Hold_fdre_C_R)        -0.018    -0.271    B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.672%)  route 0.283ns (60.328%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.594    -0.570    B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y77          FDRE                                         r  B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=9, routed)           0.103    -0.326    B/U0/i_synth/i_baseblox.i_baseblox_counter/Q[3]
    SLICE_X2Y77          LUT4 (Prop_lut4_I3_O)        0.045    -0.281 r  B/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count/O
                         net (fo=4, routed)           0.179    -0.101    B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X3Y77          FDRE                                         r  B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=52, routed)          0.864    -0.809    B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y77          FDRE                                         r  B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.239    -0.570    
                         clock uncertainty            0.318    -0.253    
    SLICE_X3Y77          FDRE (Hold_fdre_C_R)        -0.018    -0.271    B/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.169    





