[
    [
        {
            "scopes": [
                "source.verilog",
                "comment.line.double-slash.verilog",
                "punctuation.definition.comment.verilog"
            ],
            "text": "//",
            "start": 0,
            "end": 2
        },
        {
            "scopes": [
                "source.verilog",
                "comment.line.double-slash.verilog"
            ],
            "text": " File : tb_top.sv",
            "start": 2,
            "end": 19
        }
    ],
    [
        {
            "scopes": [
                "source.verilog",
                "meta.block.module.verilog",
                "storage.type.module.verilog"
            ],
            "text": "module",
            "start": 0,
            "end": 6
        },
        {
            "scopes": [
                "source.verilog",
                "meta.block.module.verilog"
            ],
            "text": " ",
            "start": 6,
            "end": 7
        },
        {
            "scopes": [
                "source.verilog",
                "meta.block.module.verilog",
                "entity.name.type.module.verilog"
            ],
            "text": "tb_top",
            "start": 7,
            "end": 13
        },
        {
            "scopes": [
                "source.verilog",
                "meta.block.module.verilog"
            ],
            "text": " ();",
            "start": 13,
            "end": 18
        }
    ],
    [
        {
            "scopes": [
                "source.verilog"
            ],
            "text": "",
            "start": 0,
            "end": 1
        }
    ],
    [
        {
            "scopes": [
                "source.verilog"
            ],
            "text": "    ",
            "start": 0,
            "end": 4
        },
        {
            "scopes": [
                "source.verilog",
                "keyword.other.verilog"
            ],
            "text": "reg",
            "start": 4,
            "end": 7
        },
        {
            "scopes": [
                "source.verilog"
            ],
            "text": " clk;",
            "start": 7,
            "end": 13
        }
    ],
    [
        {
            "scopes": [
                "source.verilog"
            ],
            "text": "    ",
            "start": 0,
            "end": 4
        },
        {
            "scopes": [
                "source.verilog",
                "keyword.other.verilog"
            ],
            "text": "reg",
            "start": 4,
            "end": 7
        },
        {
            "scopes": [
                "source.verilog"
            ],
            "text": " resetn;",
            "start": 7,
            "end": 16
        }
    ],
    [
        {
            "scopes": [
                "source.verilog"
            ],
            "text": "    ",
            "start": 0,
            "end": 4
        },
        {
            "scopes": [
                "source.verilog",
                "keyword.other.verilog"
            ],
            "text": "reg",
            "start": 4,
            "end": 7
        },
        {
            "scopes": [
                "source.verilog"
            ],
            "text": " d;",
            "start": 7,
            "end": 11
        }
    ],
    [
        {
            "scopes": [
                "source.verilog"
            ],
            "text": "    ",
            "start": 0,
            "end": 4
        },
        {
            "scopes": [
                "source.verilog",
                "keyword.other.verilog"
            ],
            "text": "wire",
            "start": 4,
            "end": 8
        },
        {
            "scopes": [
                "source.verilog"
            ],
            "text": " q;",
            "start": 8,
            "end": 12
        }
    ],
    [
        {
            "scopes": [
                "source.verilog"
            ],
            "text": "",
            "start": 0,
            "end": 1
        }
    ],
    [
        {
            "scopes": [
                "source.verilog",
                "punctuation.whitespace.comment.leading.verilog"
            ],
            "text": "    ",
            "start": 0,
            "end": 4
        },
        {
            "scopes": [
                "source.verilog",
                "comment.line.double-slash.verilog",
                "punctuation.definition.comment.verilog"
            ],
            "text": "//",
            "start": 4,
            "end": 6
        },
        {
            "scopes": [
                "source.verilog",
                "comment.line.double-slash.verilog"
            ],
            "text": " Instantiate the design",
            "start": 6,
            "end": 29
        }
    ],
    [
        {
            "scopes": [
                "source.verilog"
            ],
            "text": "    d_ff  d_ff0 (   .clk (clk),",
            "start": 0,
            "end": 32
        }
    ],
    [
        {
            "scopes": [
                "source.verilog"
            ],
            "text": "            .resetn (resetn),",
            "start": 0,
            "end": 30
        }
    ],
    [
        {
            "scopes": [
                "source.verilog"
            ],
            "text": "            .d (d),",
            "start": 0,
            "end": 20
        }
    ],
    [
        {
            "scopes": [
                "source.verilog"
            ],
            "text": "            .q (q));",
            "start": 0,
            "end": 21
        }
    ],
    [
        {
            "scopes": [
                "source.verilog"
            ],
            "text": "",
            "start": 0,
            "end": 1
        }
    ],
    [
        {
            "scopes": [
                "source.verilog",
                "punctuation.whitespace.comment.leading.verilog"
            ],
            "text": "    ",
            "start": 0,
            "end": 4
        },
        {
            "scopes": [
                "source.verilog",
                "comment.line.double-slash.verilog",
                "punctuation.definition.comment.verilog"
            ],
            "text": "//",
            "start": 4,
            "end": 6
        },
        {
            "scopes": [
                "source.verilog",
                "comment.line.double-slash.verilog"
            ],
            "text": " Create a clock",
            "start": 6,
            "end": 21
        }
    ],
    [
        {
            "scopes": [
                "source.verilog"
            ],
            "text": "    ",
            "start": 0,
            "end": 4
        },
        {
            "scopes": [
                "source.verilog",
                "keyword.other.verilog"
            ],
            "text": "always",
            "start": 4,
            "end": 10
        },
        {
            "scopes": [
                "source.verilog"
            ],
            "text": " ",
            "start": 10,
            "end": 11
        },
        {
            "scopes": [
                "source.verilog",
                "constant.numeric.delay.verilog"
            ],
            "text": "#10",
            "start": 11,
            "end": 14
        },
        {
            "scopes": [
                "source.verilog"
            ],
            "text": " clk ",
            "start": 14,
            "end": 19
        },
        {
            "scopes": [
                "source.verilog",
                "keyword.operator.verilog"
            ],
            "text": "<=",
            "start": 19,
            "end": 21
        },
        {
            "scopes": [
                "source.verilog"
            ],
            "text": " ",
            "start": 21,
            "end": 22
        },
        {
            "scopes": [
                "source.verilog",
                "keyword.operator.verilog"
            ],
            "text": "~",
            "start": 22,
            "end": 23
        },
        {
            "scopes": [
                "source.verilog"
            ],
            "text": "clk;",
            "start": 23,
            "end": 28
        }
    ],
    [
        {
            "scopes": [
                "source.verilog"
            ],
            "text": "",
            "start": 0,
            "end": 1
        }
    ],
    [
        {
            "scopes": [
                "source.verilog"
            ],
            "text": "    ",
            "start": 0,
            "end": 4
        },
        {
            "scopes": [
                "source.verilog",
                "keyword.other.verilog"
            ],
            "text": "initial",
            "start": 4,
            "end": 11
        },
        {
            "scopes": [
                "source.verilog"
            ],
            "text": " ",
            "start": 11,
            "end": 12
        },
        {
            "scopes": [
                "source.verilog",
                "keyword.other.verilog"
            ],
            "text": "begin",
            "start": 12,
            "end": 17
        }
    ],
    [
        {
            "scopes": [
                "source.verilog"
            ],
            "text": "    resetn ",
            "start": 0,
            "end": 11
        },
        {
            "scopes": [
                "source.verilog",
                "keyword.operator.verilog"
            ],
            "text": "<=",
            "start": 11,
            "end": 13
        },
        {
            "scopes": [
                "source.verilog"
            ],
            "text": " ",
            "start": 13,
            "end": 14
        },
        {
            "scopes": [
                "source.verilog",
                "constant.numeric.integer.verilog"
            ],
            "text": "0",
            "start": 14,
            "end": 15
        },
        {
            "scopes": [
                "source.verilog"
            ],
            "text": ";",
            "start": 15,
            "end": 17
        }
    ],
    [
        {
            "scopes": [
                "source.verilog"
            ],
            "text": "    d ",
            "start": 0,
            "end": 6
        },
        {
            "scopes": [
                "source.verilog",
                "keyword.operator.verilog"
            ],
            "text": "<=",
            "start": 6,
            "end": 8
        },
        {
            "scopes": [
                "source.verilog"
            ],
            "text": " ",
            "start": 8,
            "end": 9
        },
        {
            "scopes": [
                "source.verilog",
                "constant.numeric.integer.verilog"
            ],
            "text": "0",
            "start": 9,
            "end": 10
        },
        {
            "scopes": [
                "source.verilog"
            ],
            "text": ";",
            "start": 10,
            "end": 12
        }
    ],
    [
        {
            "scopes": [
                "source.verilog"
            ],
            "text": "",
            "start": 0,
            "end": 1
        }
    ],
    [
        {
            "scopes": [
                "source.verilog"
            ],
            "text": "    ",
            "start": 0,
            "end": 4
        },
        {
            "scopes": [
                "source.verilog",
                "constant.numeric.delay.verilog"
            ],
            "text": "#10",
            "start": 4,
            "end": 7
        },
        {
            "scopes": [
                "source.verilog"
            ],
            "text": " resetn ",
            "start": 7,
            "end": 15
        },
        {
            "scopes": [
                "source.verilog",
                "keyword.operator.verilog"
            ],
            "text": "<=",
            "start": 15,
            "end": 17
        },
        {
            "scopes": [
                "source.verilog"
            ],
            "text": " ",
            "start": 17,
            "end": 18
        },
        {
            "scopes": [
                "source.verilog",
                "constant.numeric.integer.verilog"
            ],
            "text": "1",
            "start": 18,
            "end": 19
        },
        {
            "scopes": [
                "source.verilog"
            ],
            "text": ";",
            "start": 19,
            "end": 21
        }
    ],
    [
        {
            "scopes": [
                "source.verilog"
            ],
            "text": "    ",
            "start": 0,
            "end": 4
        },
        {
            "scopes": [
                "source.verilog",
                "constant.numeric.delay.verilog"
            ],
            "text": "#5",
            "start": 4,
            "end": 6
        },
        {
            "scopes": [
                "source.verilog"
            ],
            "text": "      d ",
            "start": 6,
            "end": 14
        },
        {
            "scopes": [
                "source.verilog",
                "keyword.operator.verilog"
            ],
            "text": "<=",
            "start": 14,
            "end": 16
        },
        {
            "scopes": [
                "source.verilog"
            ],
            "text": " ",
            "start": 16,
            "end": 17
        },
        {
            "scopes": [
                "source.verilog",
                "constant.numeric.integer.verilog"
            ],
            "text": "1",
            "start": 17,
            "end": 18
        },
        {
            "scopes": [
                "source.verilog"
            ],
            "text": ";",
            "start": 18,
            "end": 20
        }
    ],
    [
        {
            "scopes": [
                "source.verilog"
            ],
            "text": "    ",
            "start": 0,
            "end": 4
        },
        {
            "scopes": [
                "source.verilog",
                "constant.numeric.delay.verilog"
            ],
            "text": "#8",
            "start": 4,
            "end": 6
        },
        {
            "scopes": [
                "source.verilog"
            ],
            "text": "      d ",
            "start": 6,
            "end": 14
        },
        {
            "scopes": [
                "source.verilog",
                "keyword.operator.verilog"
            ],
            "text": "<=",
            "start": 14,
            "end": 16
        },
        {
            "scopes": [
                "source.verilog"
            ],
            "text": " ",
            "start": 16,
            "end": 17
        },
        {
            "scopes": [
                "source.verilog",
                "constant.numeric.integer.verilog"
            ],
            "text": "0",
            "start": 17,
            "end": 18
        },
        {
            "scopes": [
                "source.verilog"
            ],
            "text": ";",
            "start": 18,
            "end": 20
        }
    ],
    [
        {
            "scopes": [
                "source.verilog"
            ],
            "text": "    ",
            "start": 0,
            "end": 4
        },
        {
            "scopes": [
                "source.verilog",
                "constant.numeric.delay.verilog"
            ],
            "text": "#2",
            "start": 4,
            "end": 6
        },
        {
            "scopes": [
                "source.verilog"
            ],
            "text": "      d ",
            "start": 6,
            "end": 14
        },
        {
            "scopes": [
                "source.verilog",
                "keyword.operator.verilog"
            ],
            "text": "<=",
            "start": 14,
            "end": 16
        },
        {
            "scopes": [
                "source.verilog"
            ],
            "text": " ",
            "start": 16,
            "end": 17
        },
        {
            "scopes": [
                "source.verilog",
                "constant.numeric.integer.verilog"
            ],
            "text": "1",
            "start": 17,
            "end": 18
        },
        {
            "scopes": [
                "source.verilog"
            ],
            "text": ";",
            "start": 18,
            "end": 20
        }
    ],
    [
        {
            "scopes": [
                "source.verilog"
            ],
            "text": "    ",
            "start": 0,
            "end": 4
        },
        {
            "scopes": [
                "source.verilog",
                "constant.numeric.delay.verilog"
            ],
            "text": "#10",
            "start": 4,
            "end": 7
        },
        {
            "scopes": [
                "source.verilog"
            ],
            "text": "     d ",
            "start": 7,
            "end": 14
        },
        {
            "scopes": [
                "source.verilog",
                "keyword.operator.verilog"
            ],
            "text": "<=",
            "start": 14,
            "end": 16
        },
        {
            "scopes": [
                "source.verilog"
            ],
            "text": " ",
            "start": 16,
            "end": 17
        },
        {
            "scopes": [
                "source.verilog",
                "constant.numeric.integer.verilog"
            ],
            "text": "0",
            "start": 17,
            "end": 18
        },
        {
            "scopes": [
                "source.verilog"
            ],
            "text": ";",
            "start": 18,
            "end": 20
        }
    ],
    [
        {
            "scopes": [
                "source.verilog"
            ],
            "text": "    ",
            "start": 0,
            "end": 4
        },
        {
            "scopes": [
                "source.verilog",
                "keyword.other.verilog"
            ],
            "text": "end",
            "start": 4,
            "end": 7
        }
    ],
    [
        {
            "scopes": [
                "source.verilog",
                "keyword.other.verilog"
            ],
            "text": "endmodule",
            "start": 0,
            "end": 9
        }
    ],
    [
        {
            "scopes": [
                "source.verilog"
            ],
            "text": "",
            "start": 0,
            "end": 1
        }
    ],
    [
        {
            "scopes": [
                "source.verilog",
                "comment.line.double-slash.verilog",
                "punctuation.definition.comment.verilog"
            ],
            "text": "//",
            "start": 0,
            "end": 2
        },
        {
            "scopes": [
                "source.verilog",
                "comment.line.double-slash.verilog"
            ],
            "text": " From https://www.chipverify.com/tutorials/systemverilog",
            "start": 2,
            "end": 58
        }
    ],
    [
        {
            "scopes": [
                "source.verilog"
            ],
            "text": "",
            "start": 0,
            "end": 1
        }
    ]
]
