%MSG-i configureMessageFacility:  CorePropertySupervisorBase  08-Jan-2019 14:06:18 CST pre-events configureMessageFacility.cc:286
Message Facility Application CorePropertySupervisorBase configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/CorePropertySupervisorBase" pattern:"CorePropertySupervisorBase-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i _TCPConnect:  CorePropertySupervisorBase 08-Jan-2019 14:06:18 CST  pre-events TCPConnect.cc:334
Resolving host 192.168.157.6, on port 30000
%MSG
%MSG-i _TCPConnect:  CorePropertySupervisorBase 08-Jan-2019 14:06:18 CST  pre-events TCPConnect.cc:241
Resolving ip mu2edaq05.fnal.gov
%MSG
%MSG-i configureMessageFacility:  RunControlStateMachine  08-Jan-2019 14:06:18 CST pre-events configureMessageFacility.cc:286
Message Facility Application RunControlStateMachine configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/RunControlStateMachine" pattern:"RunControlStateMachine-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i configureMessageFacility:  CoreSupervisorBase 08-Jan-2019 14:06:18 CST  pre-events configureMessageFacility.cc:286
Message Facility Application CoreSupervisorBase configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/CoreSupervisorBase" pattern:"CoreSupervisorBase-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 14:08:00 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [136]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 14:08:00 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [680]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 14:08:03 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [685]	............. firmware version 18111410
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 14:08:06 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [725]	Step 1: DTC0 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 14:08:06 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [743]	Step 2: DTC0 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 14:08:12 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [805]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 14:08:25 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [813]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 14:08:25 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [829]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 14:08:30 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [837]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 14:08:30 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [841]	DTC0 links OK 0xc3
%MSG
%MSG-d ots:  Early 08-Jan-2019 14:26:45 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  Early 08-Jan-2019 14:26:45 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  Early 08-Jan-2019 14:26:45 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0
%MSG
%MSG-d ots:  Early 08-Jan-2019 14:26:45 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 14:26:51 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [136]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 14:26:51 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [680]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 14:26:54 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [685]	............. firmware version 18111410
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 14:26:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [725]	Step 1: DTC0 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 14:26:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [743]	Step 2: DTC0 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 14:27:03 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [805]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 14:27:21 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [813]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 14:27:21 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [829]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 14:27:26 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [837]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 14:27:26 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [841]	DTC0 links OK 0xc3
%MSG
%MSG-d ots:  Early 08-Jan-2019 14:42:54 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  Early 08-Jan-2019 14:42:54 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  Early 08-Jan-2019 14:42:54 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0
%MSG
%MSG-d ots:  Early 08-Jan-2019 14:42:54 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 14:42:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [136]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 14:42:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [680]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 14:43:01 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [685]	............. firmware version 18111410
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 14:43:04 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [725]	Step 1: DTC0 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 14:43:04 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [743]	Step 2: DTC0 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 14:43:10 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [805]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 14:43:22 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [813]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 14:43:22 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [829]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 14:43:27 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [837]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 14:43:27 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [841]	DTC0 links OK 0xc3
%MSG
%MSG-d ots:  Early 08-Jan-2019 15:05:16 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  Early 08-Jan-2019 15:05:16 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  Early 08-Jan-2019 15:05:16 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0
%MSG
%MSG-d ots:  Early 08-Jan-2019 15:05:16 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 15:05:19 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [136]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 15:05:19 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [680]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 15:05:22 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [685]	............. firmware version 18111410
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 15:05:25 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [725]	Step 1: DTC0 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 15:05:25 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [743]	Step 2: DTC0 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 15:05:31 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [805]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 15:05:43 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [813]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 15:05:43 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [829]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 15:05:48 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [837]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 15:05:48 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [841]	DTC0 links OK 0xc3
%MSG
%MSG-d ots:  Early 08-Jan-2019 15:28:59 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  Early 08-Jan-2019 15:28:59 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  Early 08-Jan-2019 15:28:59 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0
%MSG
%MSG-d ots:  Early 08-Jan-2019 15:28:59 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 15:29:02 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [136]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 15:29:02 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [680]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 15:29:05 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [685]	............. firmware version 18111410
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 15:29:08 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [725]	Step 1: DTC0 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 15:29:08 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [743]	Step 2: DTC0 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 15:29:14 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [805]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 15:29:26 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [813]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 15:29:26 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [829]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 15:29:32 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [837]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 15:29:32 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [841]	DTC0 links OK 0xc3
%MSG
%MSG-d ots:  Early 08-Jan-2019 15:38:29 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  Early 08-Jan-2019 15:38:29 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  Early 08-Jan-2019 15:38:29 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0
%MSG
%MSG-d ots:  Early 08-Jan-2019 15:38:29 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 15:38:33 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [136]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 15:38:33 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [680]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 15:38:36 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [685]	............. firmware version 18111410
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 15:38:39 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [725]	Step 1: DTC0 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 15:38:39 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [743]	Step 2: DTC0 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 15:38:45 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [805]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 15:38:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [813]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 15:38:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [829]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 15:39:02 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [837]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 15:39:02 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [841]	DTC0 links OK 0xc3
%MSG
%MSG-d ots:  Early 08-Jan-2019 17:28:08 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  Early 08-Jan-2019 17:28:08 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  Early 08-Jan-2019 17:28:08 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0
%MSG
%MSG-d ots:  Early 08-Jan-2019 17:28:08 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 17:28:11 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [136]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 17:28:11 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [680]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 17:28:14 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [685]	............. firmware version 18111410
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 17:28:17 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [725]	Step 1: DTC0 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 17:28:17 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [743]	Step 2: DTC0 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 17:28:23 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [805]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 17:28:35 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [813]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 17:28:35 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [829]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 17:28:40 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [837]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 17:28:40 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [841]	DTC0 links OK 0xc3
%MSG
%MSG-d ots:  Early 08-Jan-2019 17:51:08 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  Early 08-Jan-2019 17:51:08 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  Early 08-Jan-2019 17:51:08 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0
%MSG
%MSG-d ots:  Early 08-Jan-2019 17:51:08 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 17:51:11 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [136]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 17:51:11 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [680]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 17:51:14 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [685]	............. firmware version 18111410
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 17:51:17 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [725]	Step 1: DTC0 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 17:51:17 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [743]	Step 2: DTC0 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 17:51:23 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [805]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 17:51:35 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [813]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 17:51:35 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [829]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 17:51:41 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [837]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 17:51:41 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [841]	DTC0 links OK 0xc3
%MSG
%MSG-d ots:  Early 08-Jan-2019 17:55:23 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  Early 08-Jan-2019 17:55:23 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  Early 08-Jan-2019 17:55:23 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0
%MSG
%MSG-d ots:  Early 08-Jan-2019 17:55:23 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 17:55:26 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [136]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 17:55:26 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [680]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 17:55:29 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [685]	............. firmware version 18111410
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 17:55:32 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [725]	Step 1: DTC0 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 17:55:32 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [743]	Step 2: DTC0 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 17:55:38 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [805]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 17:55:51 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [813]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 17:55:51 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [829]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 17:55:56 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [837]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 08-Jan-2019 17:55:56 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [841]	DTC0 links OK 0xc3
%MSG
%MSG-d ots:  Early 09-Jan-2019 16:22:15 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  Early 09-Jan-2019 16:22:15 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  Early 09-Jan-2019 16:22:15 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0
%MSG
%MSG-d ots:  Early 09-Jan-2019 16:22:15 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0
%MSG
%MSG-i DTCFrontEndInterface:  Early 09-Jan-2019 16:22:18 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [136]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 09-Jan-2019 16:22:18 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [680]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 09-Jan-2019 16:22:21 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [685]	............. firmware version 18111410
%MSG
%MSG-i DTCFrontEndInterface:  Early 09-Jan-2019 16:22:25 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [725]	Step 1: DTC0 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 09-Jan-2019 16:22:25 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [743]	Step 2: DTC0 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 09-Jan-2019 16:22:31 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [805]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  Early 09-Jan-2019 16:22:43 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [813]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  Early 09-Jan-2019 16:22:43 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [829]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i DTCFrontEndInterface:  Early 09-Jan-2019 16:22:48 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [837]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 09-Jan-2019 16:22:48 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [841]	DTC0 links OK 0xc3
%MSG
%MSG-d ots:  Early 09-Jan-2019 16:26:54 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  Early 09-Jan-2019 16:26:54 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  Early 09-Jan-2019 16:26:54 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0
%MSG
%MSG-d ots:  Early 09-Jan-2019 16:26:54 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0
%MSG
%MSG-i DTCFrontEndInterface:  Early 09-Jan-2019 16:26:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [136]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 09-Jan-2019 16:26:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [680]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 09-Jan-2019 16:27:00 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [685]	............. firmware version 18111410
%MSG
%MSG-i DTCFrontEndInterface:  Early 09-Jan-2019 16:27:03 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [725]	Step 1: DTC0 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 09-Jan-2019 16:27:03 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [743]	Step 2: DTC0 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 09-Jan-2019 16:27:09 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [805]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  Early 09-Jan-2019 16:27:21 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [813]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  Early 09-Jan-2019 16:27:21 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [829]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i DTCFrontEndInterface:  Early 09-Jan-2019 16:27:26 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [837]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 09-Jan-2019 16:27:26 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [841]	DTC0 links OK 0xc2
%MSG
%MSG-d ots:  Early 09-Jan-2019 16:28:05 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  Early 09-Jan-2019 16:28:11 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  Early 09-Jan-2019 16:28:19 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  Early 09-Jan-2019 16:28:22 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  Early 09-Jan-2019 16:28:38 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  Early 09-Jan-2019 16:28:55 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  Early 09-Jan-2019 16:28:58 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
