strict digraph "compose( ,  )" {
	node [label="\N"];
	"165:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f02eaa46c10>",
		def_var="['Yor']",
		fillcolor=deepskyblue,
		label="165:AS
Yor[4] = (Yreg == 'd4)? 1'b1 : 1'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Yreg']"];
	"149:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f02eaa26b90>",
		def_var="['Xmsb']",
		fillcolor=deepskyblue,
		label="149:AS
Xmsb = (y[2:0] == 0)? x[SHIFTER_WIDTH - 1] : 1'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['y', 'x']"];
	"152:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f02eaa26ed0>",
		def_var="['z']",
		fillcolor=deepskyblue,
		label="152:AS
z = (!direction)? Zout[SHIFTER_WIDTH-1:0] : { Xmsb, Zout[SHIFTER_WIDTH-1:1] } | ((y[2:0] == 0)? 'd0 : Zrev_copy);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['direction', 'Zout', 'Xmsb', 'Zout', 'y', 'Zrev_copy']"];
	"149:AS" -> "152:AS";
	"162:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f02eaa46310>",
		def_var="['Yor']",
		fillcolor=deepskyblue,
		label="162:AS
Yor[1] = (Yreg == 'd1)? 1'b1 : 1'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Yreg']"];
	"147:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f02eaa26590>",
		def_var="['Xrev']",
		fillcolor=deepskyblue,
		label="147:AS
Xrev = (!direction)? reverse({ 1'b0, x }) : reverse({ x, 1'b0 });",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['direction', 'reverse', 'x', 'reverse', 'x']"];
	"158:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f02eaa47cd0>",
		def_var="['Xreg']",
		fillcolor=deepskyblue,
		label="158:AS
Xreg = (!direction)? { 1'b0, x } : Xrev;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['direction', 'x', 'Xrev']"];
	"147:AS" -> "158:AS";
	"Leaf_187:AL"	 [def_var="['Zreg']",
		label="Leaf_187:AL"];
	"146:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f02eaa26290>",
		def_var="['Zrev']",
		fillcolor=deepskyblue,
		label="146:AS
Zrev = reverse(Zreg);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['reverse', 'Zreg']"];
	"Leaf_187:AL" -> "146:AS";
	"156:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f02eaa47a10>",
		def_var="['Zout']",
		fillcolor=deepskyblue,
		label="156:AS
Zout = (!direction)? Zreg : Zrev;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['direction', 'Zreg', 'Zrev']"];
	"Leaf_187:AL" -> "156:AS";
	"167:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f02eaa45250>",
		def_var="['Yor']",
		fillcolor=deepskyblue,
		label="167:AS
Yor[6] = (Yreg == 'd6)? 1'b1 : 1'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Yreg']"];
	"187:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f02ead2c2d0>",
		clk_sens=False,
		fillcolor=gold,
		label="187:AL",
		sens="['Xreg', 'Yreg', 'Yor']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="[]"];
	"188:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f02ead2c390>",
		fillcolor=turquoise,
		label="188:BL
Zreg = 'h0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f02ead2c350>]",
		style=filled,
		typ=Block];
	"187:AL" -> "188:BL"	 [cond="[]",
		lineno=None];
	"164:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f02eaa46910>",
		def_var="['Yor']",
		fillcolor=deepskyblue,
		label="164:AS
Yor[3] = (Yreg == 'd3)? 1'b1 : 1'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Yreg']"];
	"145:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f02eaa260d0>",
		def_var="['Yreg']",
		fillcolor=deepskyblue,
		label="145:AS
Yreg = { 1'b0, y & value_7 };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['y', 'value_7']"];
	"145:AS" -> "165:AS";
	"145:AS" -> "162:AS";
	"145:AS" -> "167:AS";
	"145:AS" -> "164:AS";
	"168:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f02eaa45550>",
		def_var="['Yor']",
		fillcolor=deepskyblue,
		label="168:AS
Yor[7] = (Yreg == 'd7)? 1'b1 : 1'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Yreg']"];
	"145:AS" -> "168:AS";
	"166:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f02eaa46f10>",
		def_var="['Yor']",
		fillcolor=deepskyblue,
		label="166:AS
Yor[5] = (Yreg == 'd5)? 1'b1 : 1'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Yreg']"];
	"145:AS" -> "166:AS";
	"163:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f02eaa46610>",
		def_var="['Yor']",
		fillcolor=deepskyblue,
		label="163:AS
Yor[2] = (Yreg == 'd2)? 1'b1 : 1'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Yreg']"];
	"145:AS" -> "163:AS";
	"161:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f02eaa47fd0>",
		def_var="['Yor']",
		fillcolor=deepskyblue,
		label="161:AS
Yor[0] = (Yreg == 'd0)? 1'b1 : 1'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Yreg']"];
	"145:AS" -> "161:AS";
	"146:AS" -> "156:AS";
	"169:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f02eaa45710>",
		def_var="['Yor']",
		fillcolor=deepskyblue,
		label="169:AS
Yor[8] = 1'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"182:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f02eaa45e90>",
		clk_sens=False,
		fillcolor=gold,
		label="182:AL",
		sens="['x', 'y', 'direction']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="[]"];
	"183:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f02eaa45c10>",
		fillcolor=turquoise,
		label="183:BL
update_extra_bits = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f02eaa45f50>]",
		style=filled,
		typ=Block];
	"182:AL" -> "183:BL"	 [cond="[]",
		lineno=None];
	"154:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f02eaa475d0>",
		def_var="['c']",
		fillcolor=deepskyblue,
		label="154:AS
c = (!direction)? Zout[SHIFTER_WIDTH] : Zout[0];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['direction', 'Zout', 'Zout']"];
	"156:AS" -> "154:AS";
	"156:AS" -> "152:AS";
	"188:BL" -> "Leaf_187:AL"	 [cond="[]",
		lineno=None];
	"Leaf_182:AL"	 [def_var="['update_extra_bits']",
		label="Leaf_182:AL"];
	"183:BL" -> "Leaf_182:AL"	 [cond="[]",
		lineno=None];
	"136:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f02eaa08e50>",
		def_var="['value_7']",
		fillcolor=deepskyblue,
		label="136:AS
value_7 = 'h7;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"136:AS" -> "145:AS";
}
