# Generated by Yosys 0.27+3 (git sha1 b58664d44, gcc 11.3.0-1ubuntu1~22.04 -fPIC -Os)

.model diffeq_f_systemC
.inputs aport[0] aport[1] aport[2] aport[3] aport[4] aport[5] aport[6] aport[7] aport[8] aport[9] aport[10] aport[11] aport[12] aport[13] aport[14] aport[15] aport[16] aport[17] aport[18] aport[19] aport[20] aport[21] aport[22] aport[23] aport[24] aport[25] aport[26] aport[27] aport[28] aport[29] aport[30] aport[31] dxport[0] dxport[1] dxport[2] dxport[3] dxport[4] dxport[5] dxport[6] dxport[7] dxport[8] dxport[9] dxport[10] dxport[11] dxport[12] dxport[13] dxport[14] dxport[15] dxport[16] dxport[17] dxport[18] dxport[19] dxport[20] dxport[21] dxport[22] dxport[23] dxport[24] dxport[25] dxport[26] dxport[27] dxport[28] dxport[29] dxport[30] dxport[31] clk reset
.outputs xport[0] xport[1] xport[2] xport[3] xport[4] xport[5] xport[6] xport[7] xport[8] xport[9] xport[10] xport[11] xport[12] xport[13] xport[14] xport[15] xport[16] xport[17] xport[18] xport[19] xport[20] xport[21] xport[22] xport[23] xport[24] xport[25] xport[26] xport[27] xport[28] xport[29] xport[30] xport[31] yport[0] yport[1] yport[2] yport[3] yport[4] yport[5] yport[6] yport[7] yport[8] yport[9] yport[10] yport[11] yport[12] yport[13] yport[14] yport[15] yport[16] yport[17] yport[18] yport[19] yport[20] yport[21] yport[22] yport[23] yport[24] yport[25] yport[26] yport[27] yport[28] yport[29] yport[30] yport[31] uport[0] uport[1] uport[2] uport[3] uport[4] uport[5] uport[6] uport[7] uport[8] uport[9] uport[10] uport[11] uport[12] uport[13] uport[14] uport[15] uport[16] uport[17] uport[18] uport[19] uport[20] uport[21] uport[22] uport[23] uport[24] uport[25] uport[26] uport[27] uport[28] uport[29] uport[30] uport[31]
.names $false
.names $true
1
.names $undef
.names uport[0] reset $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[0] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0] $abc$2125$new_n673_ $0\uport[31:0][0]
00011 1
00101 1
10000 1
10001 1
10010 1
10100 1
10110 1
10111 1
.names $abc$2125$new_n365_ $abc$2125$new_n358_ xport[12] aport[12] $abc$2125$new_n357_
1000 1
1010 1
1011 1
.names aport[10] aport[11] xport[10] xport[11] $abc$2125$new_n359_ $abc$2125$new_n358_
00001 1
01000 1
01001 1
01011 1
01100 1
01101 1
10000 1
10001 1
10101 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11111 1
.names $abc$2125$new_n360_ $abc$2125$new_n364_ aport[8] aport[9] xport[9] xport[8] $abc$2125$new_n359_
000100 1
000101 1
001000 1
001100 1
001101 1
001110 1
010000 1
010100 1
010101 1
010110 1
011000 1
011001 1
011100 1
011101 1
011110 1
011111 1
100000 1
100100 1
100101 1
100110 1
101000 1
101001 1
101100 1
101101 1
101110 1
101111 1
110000 1
110100 1
110101 1
110110 1
111000 1
111001 1
111100 1
111101 1
111110 1
111111 1
.names xport[6] aport[6] $abc$2125$new_n361_ xport[7] aport[7] $abc$2125$new_n360_
00100 1
00101 1
00111 1
01000 1
01001 1
01011 1
01100 1
01101 1
01111 1
11100 1
11101 1
11111 1
.names aport[4] aport[5] xport[4] xport[5] $abc$2125$new_n362_ $abc$2125$new_n361_
00001 1
01000 1
01001 1
01011 1
01100 1
01101 1
10000 1
10001 1
10101 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11111 1
.names aport[2] aport[3] xport[2] xport[3] $abc$2125$new_n363_ $abc$2125$new_n362_
00000 1
01000 1
01001 1
01010 1
01100 1
01101 1
10000 1
10001 1
10100 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names aport[0] aport[1] xport[0] xport[1] $abc$2125$new_n363_
0000 1
0001 1
0010 1
0011 1
0101 1
0111 1
1001 1
1010 1
1011 1
1111 1
.names aport[7] xport[7] $abc$2125$new_n364_
10 1
.names aport[15] xport[15] aport[14] xport[14] aport[13] xport[13] $abc$2125$new_n365_
000000 1
000001 1
000011 1
001100 1
001101 1
001111 1
110000 1
110001 1
110011 1
111100 1
111101 1
111111 1
.names xport[12] aport[12] xport[13] aport[13] $abc$2125$new_n366_
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1100 1
1101 1
1111 1
.names $abc$2125$new_n368_ aport[31] xport[31] $abc$2125$new_n377_ $abc$2125$new_n367_
0000 1
0100 1
0101 1
0110 1
.names $abc$2125$new_n676_ xport[22] aport[22] aport[23] xport[23] $abc$2125$new_n373_ $abc$2125$new_n368_
100001 1
100010 1
100011 1
100111 1
101010 1
101011 1
110000 1
110001 1
110010 1
110011 1
110110 1
110111 1
111001 1
111010 1
111011 1
111111 1
.names $abc$2125$new_n376_ aport[20] aport[21] $abc$2125$new_n374_ xport[21] xport[20] $abc$2125$new_n373_
000000 1
000001 1
000010 1
000011 1
000100 1
000101 1
000110 1
000111 1
001010 1
001011 1
001110 1
001111 1
010001 1
010010 1
010011 1
010101 1
010110 1
010111 1
011011 1
011111 1
100001 1
100010 1
100011 1
100100 1
100101 1
100110 1
100111 1
101011 1
101110 1
101111 1
110010 1
110011 1
110101 1
110110 1
110111 1
111111 1
.names $abc$2125$new_n375_ xport[16] aport[16] aport[17] xport[17] $abc$2125$new_n374_
10001 1
10101 1
11000 1
11001 1
11011 1
11101 1
.names aport[19] xport[19] aport[18] xport[18] $abc$2125$new_n375_
0000 1
0011 1
1100 1
1111 1
.names xport[18] aport[18] aport[19] xport[19] $abc$2125$new_n376_
0000 1
0010 1
0011 1
0100 1
0110 1
0111 1
1010 1
1100 1
1110 1
1111 1
.names xport[29] aport[29] aport[30] xport[30] $abc$2125$new_n378_ $abc$2125$new_n377_
00000 1
00010 1
00011 1
00110 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11000 1
11010 1
11011 1
11110 1
.names aport[27] aport[28] xport[27] xport[28] $abc$2125$new_n379_ $abc$2125$new_n378_
00001 1
01000 1
01001 1
01011 1
01100 1
01101 1
10000 1
10001 1
10101 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11111 1
.names xport[24] aport[24] aport[25] aport[26] xport[26] xport[25] $abc$2125$new_n379_
000000 1
000100 1
000101 1
000110 1
001000 1
001001 1
001100 1
001101 1
001110 1
001111 1
010000 1
010100 1
010101 1
010110 1
011000 1
011001 1
011100 1
011101 1
011110 1
011111 1
100100 1
100101 1
101000 1
101100 1
101101 1
101110 1
110000 1
110100 1
110101 1
110110 1
111000 1
111001 1
111100 1
111101 1
111110 1
111111 1
.names $abc$2125$new_n383_ aport[21] xport[21] aport[20] xport[20] $abc$2125$new_n382_
10000 1
10011 1
11100 1
11111 1
.names aport[23] xport[23] aport[22] xport[22] $abc$2125$new_n383_
0000 1
0011 1
1100 1
1111 1
.names xport[14] aport[14] aport[15] xport[15] $abc$2125$new_n365_ $abc$2125$new_n366_ $abc$2125$new_n384_
000000 1
000001 1
000011 1
001000 1
001001 1
001011 1
001100 1
001101 1
001111 1
010000 1
010001 1
010011 1
011000 1
011001 1
011011 1
011100 1
011101 1
011111 1
101000 1
101001 1
101011 1
110000 1
110001 1
110011 1
111000 1
111001 1
111011 1
111100 1
111101 1
111111 1
.names $abc$2125$new_n673_ reset $abc$2125$new_n386_ uport[1] $0\uport[31:0][1]
0001 1
0011 1
1010 1
1011 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[1] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[1] uport[1] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[0] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0] uport[0] $abc$2125$new_n386_
000010 1
000100 1
000110 1
000111 1
001000 1
001001 1
001011 1
001101 1
010000 1
010001 1
010011 1
010101 1
011010 1
011100 1
011110 1
011111 1
100000 1
100001 1
100011 1
100101 1
101010 1
101100 1
101110 1
101111 1
110010 1
110100 1
110110 1
110111 1
111000 1
111001 1
111011 1
111101 1
.names $abc$2125$new_n673_ reset $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[2] $abc$2125$new_n389_ $abc$2125$new_n388_ uport[2] $0\uport[31:0][2]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
100010 1
100011 1
100100 1
100101 1
101000 1
101001 1
101110 1
101111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[1] uport[1] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0] uport[0] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[0] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[1] $abc$2125$new_n388_
000001 1
000010 1
000011 1
000101 1
000111 1
001101 1
001110 1
001111 1
010011 1
011001 1
011011 1
011111 1
100011 1
101001 1
101011 1
101111 1
110001 1
110010 1
110011 1
110101 1
110111 1
111101 1
111110 1
111111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[2] uport[2] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[1] uport[1] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0] uport[0] $abc$2125$new_n389_
000010 1
001000 1
001001 1
001010 1
001011 1
001110 1
010000 1
010001 1
010011 1
010100 1
010101 1
010110 1
010111 1
011100 1
011101 1
011111 1
100000 1
100001 1
100011 1
100100 1
100101 1
100110 1
100111 1
101100 1
101101 1
101111 1
110010 1
111000 1
111001 1
111010 1
111011 1
111110 1
.names reset $abc$2125$new_n391_ $0\uport[31:0][3]
00 1
.names uport[3] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[3] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[3] $abc$2125$new_n393_ $abc$2125$new_n392_ $abc$2125$new_n673_ $abc$2125$new_n391_
000000 1
000001 1
000010 1
000100 1
000110 1
000111 1
001000 1
001010 1
001011 1
001100 1
001101 1
001110 1
010000 1
010010 1
010011 1
010100 1
010101 1
010110 1
011000 1
011001 1
011010 1
011100 1
011110 1
011111 1
100011 1
100101 1
101001 1
101111 1
110001 1
110111 1
111011 1
111101 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[2] $abc$2125$new_n389_ $abc$2125$new_n388_ $abc$2125$new_n392_
001 1
100 1
101 1
111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[1] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[2] uport[0] uport[2] uport[1] $abc$2125$new_n393_
001000 1
001001 1
001100 1
001101 1
010000 1
010100 1
011000 1
011001 1
011010 1
011100 1
011101 1
011110 1
100000 1
101000 1
101001 1
101010 1
101100 1
101101 1
110000 1
110001 1
110100 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111110 1
.names $abc$2125$new_n673_ reset $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[4] $abc$2125$new_n397_ $abc$2125$new_n395_ uport[4] $0\uport[31:0][4]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
100010 1
100011 1
100100 1
100101 1
101000 1
101001 1
101110 1
101111 1
.names $abc$2125$new_n396_ $abc$2125$new_n393_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[2] $abc$2125$new_n389_ $abc$2125$new_n388_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[3] $abc$2125$new_n395_
000011 1
001001 1
001011 1
001111 1
010001 1
010010 1
010011 1
010101 1
010111 1
011000 1
011001 1
011010 1
011011 1
011101 1
011110 1
011111 1
100001 1
100010 1
100011 1
100101 1
100111 1
101000 1
101001 1
101010 1
101011 1
101101 1
101110 1
101111 1
110011 1
111001 1
111011 1
111111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[3] uport[3] $abc$2125$new_n396_
00 1
11 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[4] uport[4] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[3] uport[3] $abc$2125$new_n393_ $abc$2125$new_n397_
00001 1
00100 1
00101 1
00111 1
01000 1
01010 1
01011 1
01110 1
10000 1
10010 1
10011 1
10110 1
11001 1
11100 1
11101 1
11111 1
.names $abc$2125$new_n673_ reset $abc$2125$new_n399_ uport[5] $0\uport[31:0][5]
0001 1
0011 1
1010 1
1011 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[5] $abc$2125$new_n400_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[4] $abc$2125$new_n397_ $abc$2125$new_n395_ $abc$2125$new_n399_
00001 1
00100 1
00101 1
00111 1
01000 1
01010 1
01011 1
01110 1
10000 1
10010 1
10011 1
10110 1
11001 1
11100 1
11101 1
11111 1
.names $abc$2125$new_n401_ uport[3] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[3] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[4] uport[4] $abc$2125$new_n393_ $abc$2125$new_n400_
000000 1
000010 1
000011 1
000110 1
001010 1
001011 1
010000 1
010001 1
010010 1
010011 1
010110 1
010111 1
011000 1
011010 1
011011 1
011110 1
100001 1
100100 1
100101 1
100111 1
101000 1
101001 1
101100 1
101101 1
101110 1
101111 1
110100 1
110101 1
111001 1
111100 1
111101 1
111111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[5] uport[5] $abc$2125$new_n401_
00 1
11 1
.names $abc$2125$new_n673_ reset $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[6] $abc$2125$new_n404_ $abc$2125$new_n403_ uport[6] $0\uport[31:0][6]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
100010 1
100011 1
100100 1
100101 1
101000 1
101001 1
101110 1
101111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[4] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[5] $abc$2125$new_n397_ $abc$2125$new_n400_ $abc$2125$new_n395_ $abc$2125$new_n403_
00001 1
01000 1
01001 1
01011 1
01100 1
01101 1
10000 1
10001 1
10101 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[6] uport[6] $abc$2125$new_n406_ $abc$2125$new_n405_ $abc$2125$new_n404_
0000 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1100 1
.names $abc$2125$new_n401_ uport[3] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[3] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[4] uport[4] $abc$2125$new_n393_ $abc$2125$new_n405_
100000 1
100010 1
100011 1
100110 1
101010 1
101011 1
110000 1
110001 1
110010 1
110011 1
110110 1
110111 1
111000 1
111010 1
111011 1
111110 1
.names uport[5] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[5] $abc$2125$new_n406_
10 1
.names $abc$2125$new_n673_ reset $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[7] $abc$2125$new_n409_ $abc$2125$new_n408_ uport[7] $0\uport[31:0][7]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
100010 1
100011 1
100100 1
100101 1
101000 1
101001 1
101110 1
101111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[6] $abc$2125$new_n404_ $abc$2125$new_n403_ $abc$2125$new_n408_
001 1
100 1
101 1
111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[7] uport[7] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[6] uport[6] $abc$2125$new_n406_ $abc$2125$new_n405_ $abc$2125$new_n409_
000000 1
001000 1
001001 1
001010 1
001011 1
001100 1
010001 1
010010 1
010011 1
010100 1
010101 1
010110 1
010111 1
011101 1
011110 1
011111 1
100001 1
100010 1
100011 1
100100 1
100101 1
100110 1
100111 1
101101 1
101110 1
101111 1
110000 1
111000 1
111001 1
111010 1
111011 1
111100 1
.names $abc$2125$new_n673_ reset $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[8] $abc$2125$new_n412_ $abc$2125$new_n411_ uport[8] $0\uport[31:0][8]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
100010 1
100011 1
100100 1
100101 1
101000 1
101001 1
101110 1
101111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[6] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[7] $abc$2125$new_n404_ $abc$2125$new_n409_ $abc$2125$new_n403_ $abc$2125$new_n411_
00001 1
01000 1
01001 1
01011 1
01100 1
01101 1
10000 1
10001 1
10101 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[8] uport[8] $abc$2125$new_n413_ $abc$2125$new_n412_
001 1
010 1
100 1
111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[6] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[7] $abc$2125$new_n406_ $abc$2125$new_n405_ uport[7] uport[6] $abc$2125$new_n413_
000000 1
010000 1
010001 1
010010 1
010100 1
010101 1
011000 1
011001 1
011100 1
011101 1
100000 1
100001 1
100100 1
101000 1
101100 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
111000 1
111001 1
111010 1
111100 1
111101 1
111110 1
.names $abc$2125$new_n673_ reset $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[9] $abc$2125$new_n416_ $abc$2125$new_n415_ uport[9] $0\uport[31:0][9]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
100000 1
100001 1
100110 1
100111 1
101010 1
101011 1
101100 1
101101 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[8] $abc$2125$new_n412_ $abc$2125$new_n411_ $abc$2125$new_n415_
001 1
100 1
101 1
111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[9] uport[9] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[8] uport[8] $abc$2125$new_n413_ $abc$2125$new_n416_
00000 1
00010 1
00011 1
00110 1
01001 1
01100 1
01101 1
01111 1
10001 1
10100 1
10101 1
10111 1
11000 1
11010 1
11011 1
11110 1
.names $abc$2125$new_n673_ reset $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[10] $abc$2125$new_n419_ $abc$2125$new_n418_ uport[10] $0\uport[31:0][10]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
100010 1
100011 1
100100 1
100101 1
101000 1
101001 1
101110 1
101111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[8] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[9] $abc$2125$new_n412_ $abc$2125$new_n416_ $abc$2125$new_n411_ $abc$2125$new_n418_
00011 1
01001 1
01010 1
01011 1
01110 1
01111 1
10010 1
10011 1
10111 1
11000 1
11001 1
11010 1
11011 1
11101 1
11110 1
11111 1
.names $abc$2125$new_n420_ uport[8] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[8] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[9] uport[9] $abc$2125$new_n413_ $abc$2125$new_n419_
000000 1
000010 1
000011 1
000110 1
001010 1
001011 1
010000 1
010001 1
010010 1
010011 1
010110 1
010111 1
011000 1
011010 1
011011 1
011110 1
100001 1
100100 1
100101 1
100111 1
101000 1
101001 1
101100 1
101101 1
101110 1
101111 1
110100 1
110101 1
111001 1
111100 1
111101 1
111111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[10] uport[10] $abc$2125$new_n420_
00 1
11 1
.names $abc$2125$new_n673_ reset $abc$2125$new_n423_ $abc$2125$new_n422_ uport[11] $0\uport[31:0][11]
00001 1
00011 1
00101 1
00111 1
10000 1
10001 1
10110 1
10111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[10] $abc$2125$new_n419_ $abc$2125$new_n418_ $abc$2125$new_n422_
001 1
100 1
101 1
111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[11] $abc$2125$new_n426_ $abc$2125$new_n425_ $abc$2125$new_n424_ $abc$2125$new_n423_
0000 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1100 1
.names $abc$2125$new_n420_ uport[8] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[8] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[9] uport[9] $abc$2125$new_n413_ $abc$2125$new_n424_
100000 1
100010 1
100011 1
100110 1
101010 1
101011 1
110000 1
110001 1
110010 1
110011 1
110110 1
110111 1
111000 1
111010 1
111011 1
111110 1
.names uport[10] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[10] $abc$2125$new_n425_
10 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[11] uport[11] $abc$2125$new_n426_
00 1
11 1
.names $abc$2125$new_n673_ reset $abc$2125$new_n428_ uport[12] $0\uport[31:0][12]
0001 1
0011 1
1010 1
1011 1
.names $abc$2125$new_n431_ $abc$2125$new_n430_ $abc$2125$new_n423_ $abc$2125$new_n422_ $abc$2125$new_n428_
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1011 1
.names $abc$2125$new_n431_ $abc$2125$new_n423_ $abc$2125$new_n419_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[10] $abc$2125$new_n418_ $abc$2125$new_n430_ $abc$2125$new_n429_
100001 1
100011 1
100101 1
100111 1
101001 1
101011 1
101101 1
101111 1
110000 1
110001 1
110011 1
110101 1
110111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111111 1
.names $abc$2125$new_n426_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[11] $abc$2125$new_n425_ $abc$2125$new_n424_ $abc$2125$new_n430_
0001 1
0010 1
0011 1
1000 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[12] $abc$2125$new_n432_ $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[11] uport[11] $abc$2125$new_n425_ $abc$2125$new_n424_ $abc$2125$new_n431_
000000 1
001000 1
001001 1
001010 1
001011 1
001100 1
010001 1
010010 1
010011 1
010100 1
010101 1
010110 1
010111 1
011101 1
011110 1
011111 1
100001 1
100010 1
100011 1
100100 1
100101 1
100110 1
100111 1
101101 1
101110 1
101111 1
110000 1
111000 1
111001 1
111010 1
111011 1
111100 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[12] uport[12] $abc$2125$new_n432_
00 1
11 1
.names $abc$2125$new_n673_ reset $abc$2125$new_n434_ $abc$2125$new_n436_ $abc$2125$new_n429_ uport[13] $0\uport[31:0][13]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
100010 1
100011 1
100100 1
100101 1
100110 1
100111 1
101000 1
101001 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[13] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[13] uport[13] $abc$2125$new_n435_ $abc$2125$new_n434_
0000 1
0011 1
0101 1
0110 1
1001 1
1010 1
1100 1
1111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[11] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[12] $abc$2125$new_n425_ $abc$2125$new_n424_ uport[12] uport[11] $abc$2125$new_n435_
000000 1
010000 1
010001 1
010010 1
010100 1
010101 1
011000 1
011001 1
011100 1
011101 1
100000 1
100001 1
100100 1
101000 1
101100 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
111000 1
111001 1
111010 1
111100 1
111101 1
111110 1
.names $abc$2125$new_n432_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[12] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[11] uport[11] $abc$2125$new_n425_ $abc$2125$new_n424_ $abc$2125$new_n436_
000001 1
000010 1
000011 1
000100 1
000101 1
000110 1
000111 1
001101 1
001110 1
001111 1
100000 1
101000 1
101001 1
101010 1
101011 1
101100 1
.names $abc$2125$new_n673_ reset $abc$2125$new_n440_ $abc$2125$new_n438_ uport[14] $0\uport[31:0][14]
00001 1
00011 1
00101 1
00111 1
10000 1
10001 1
10110 1
10111 1
.names $abc$2125$new_n439_ $abc$2125$new_n434_ $abc$2125$new_n436_ $abc$2125$new_n429_ $abc$2125$new_n438_
0000 1
0001 1
0010 1
0011 1
0100 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[13] uport[13] $abc$2125$new_n435_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[13] $abc$2125$new_n439_
0010 1
0100 1
1000 1
1110 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[14] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[14] uport[14] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[13] uport[13] $abc$2125$new_n435_ $abc$2125$new_n440_
000000 1
000010 1
000011 1
000110 1
001001 1
001100 1
001101 1
001111 1
010001 1
010100 1
010101 1
010111 1
011000 1
011010 1
011011 1
011110 1
100001 1
100100 1
100101 1
100111 1
101000 1
101010 1
101011 1
101110 1
110000 1
110010 1
110011 1
110110 1
111001 1
111100 1
111101 1
111111 1
.names $abc$2125$new_n673_ reset $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[15] $abc$2125$new_n444_ $abc$2125$new_n442_ uport[15] $0\uport[31:0][15]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
100000 1
100001 1
100110 1
100111 1
101010 1
101011 1
101100 1
101101 1
.names $abc$2125$new_n440_ $abc$2125$new_n439_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[14] $abc$2125$new_n434_ $abc$2125$new_n436_ $abc$2125$new_n429_ $abc$2125$new_n442_
001000 1
001001 1
001010 1
001011 1
001100 1
001101 1
001110 1
001111 1
011000 1
011001 1
011010 1
011011 1
011100 1
011101 1
011110 1
011111 1
100000 1
100001 1
100010 1
100011 1
100100 1
101000 1
101001 1
101010 1
101011 1
101100 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[15] uport[15] $abc$2125$new_n445_ $abc$2125$new_n444_
000 1
011 1
101 1
110 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[13] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[14] uport[13] uport[14] $abc$2125$new_n435_ $abc$2125$new_n445_
00001 1
01000 1
01001 1
01011 1
01100 1
01101 1
10000 1
10001 1
10101 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11111 1
.names $abc$2125$new_n673_ reset $abc$2125$new_n448_ $abc$2125$new_n447_ uport[16] $0\uport[31:0][16]
00001 1
00011 1
00101 1
00111 1
10000 1
10001 1
10110 1
10111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[15] $abc$2125$new_n444_ $abc$2125$new_n442_ $abc$2125$new_n447_
011 1
101 1
110 1
111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[16] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[16] uport[16] $abc$2125$new_n451_ $abc$2125$new_n449_ $abc$2125$new_n448_
00000 1
00101 1
00110 1
00111 1
01001 1
01010 1
01011 1
01100 1
10001 1
10010 1
10011 1
10100 1
11000 1
11101 1
11110 1
11111 1
.names $abc$2125$new_n450_ $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[13] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[14] uport[13] uport[14] $abc$2125$new_n435_ $abc$2125$new_n449_
000001 1
001000 1
001001 1
001011 1
001100 1
001101 1
010000 1
010001 1
010101 1
011000 1
011001 1
011010 1
011011 1
011100 1
011101 1
011111 1
.names uport[15] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[15] $abc$2125$new_n450_
10 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[15] uport[15] $abc$2125$new_n451_
10 1
.names $abc$2125$new_n673_ reset $abc$2125$new_n453_ uport[17] $0\uport[31:0][17]
0001 1
0011 1
1000 1
1001 1
.names $abc$2125$new_n454_ $abc$2125$new_n457_ $abc$2125$new_n455_ $abc$2125$new_n448_ $abc$2125$new_n447_ $abc$2125$new_n453_
00010 1
00100 1
00101 1
00111 1
01000 1
01001 1
01011 1
01100 1
01101 1
01111 1
10000 1
10001 1
10010 1
10011 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[16] uport[16] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[16] $abc$2125$new_n451_ $abc$2125$new_n449_ $abc$2125$new_n454_
00001 1
00010 1
00011 1
01000 1
10000 1
11001 1
11010 1
11011 1
.names $abc$2125$new_n456_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[17] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[16] uport[16] $abc$2125$new_n451_ $abc$2125$new_n449_ $abc$2125$new_n455_
000000 1
000100 1
000101 1
000110 1
000111 1
001100 1
100001 1
100010 1
100011 1
101000 1
101001 1
101010 1
101011 1
101101 1
101110 1
101111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[17] uport[17] $abc$2125$new_n456_
00 1
11 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[17] $abc$2125$new_n456_ $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[16] uport[16] $abc$2125$new_n451_ $abc$2125$new_n449_ $abc$2125$new_n457_
100001 1
100010 1
100011 1
101000 1
101001 1
101010 1
101011 1
101101 1
101110 1
101111 1
110000 1
110100 1
110101 1
110110 1
110111 1
111100 1
.names $abc$2125$new_n673_ reset $abc$2125$new_n459_ $abc$2125$new_n457_ $abc$2125$new_n461_ uport[18] $0\uport[31:0][18]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
100000 1
100001 1
101010 1
101011 1
101100 1
101101 1
101110 1
101111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[18] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[18] uport[18] $abc$2125$new_n460_ $abc$2125$new_n459_
0001 1
0010 1
0100 1
0111 1
1000 1
1011 1
1101 1
1110 1
.names $abc$2125$new_n449_ $abc$2125$new_n451_ $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[16] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[17] uport[17] uport[16] $abc$2125$new_n460_
000000 1
000001 1
000010 1
000011 1
000110 1
000111 1
001001 1
001010 1
001011 1
001111 1
010001 1
010010 1
010011 1
010111 1
011010 1
011011 1
100001 1
100010 1
100011 1
100111 1
101010 1
101011 1
110001 1
110010 1
110011 1
110111 1
111010 1
111011 1
.names $abc$2125$new_n454_ $abc$2125$new_n455_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[15] $abc$2125$new_n444_ $abc$2125$new_n442_ $abc$2125$new_n448_ $abc$2125$new_n461_
000000 1
000010 1
000100 1
000110 1
000111 1
001000 1
001010 1
001011 1
001100 1
001101 1
001110 1
001111 1
.names $abc$2125$new_n673_ reset $abc$2125$new_n463_ $abc$2125$new_n466_ $abc$2125$new_n465_ uport[19] $0\uport[31:0][19]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
100010 1
100011 1
100100 1
100101 1
100110 1
100111 1
101000 1
101001 1
.names $abc$2125$new_n464_ $abc$2125$new_n459_ $abc$2125$new_n457_ $abc$2125$new_n461_ $abc$2125$new_n463_
0000 1
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[18] uport[18] $abc$2125$new_n460_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[18] $abc$2125$new_n464_
0000 1
0110 1
1010 1
1100 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[19] uport[19] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[19] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[18] uport[18] $abc$2125$new_n460_ $abc$2125$new_n465_
000000 1
000100 1
000101 1
000110 1
010001 1
010010 1
010011 1
010111 1
100001 1
100010 1
100011 1
100111 1
110000 1
110100 1
110101 1
110110 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[19] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[19] uport[19] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[18] uport[18] $abc$2125$new_n460_ $abc$2125$new_n466_
100001 1
100010 1
100011 1
100111 1
101000 1
101100 1
101101 1
101110 1
110000 1
110100 1
110101 1
110110 1
111001 1
111010 1
111011 1
111111 1
.names $abc$2125$new_n673_ reset $abc$2125$new_n468_ $abc$2125$new_n473_ uport[20] $0\uport[31:0][20]
00001 1
00011 1
00101 1
00111 1
10000 1
10001 1
10110 1
10111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[20] $abc$2125$new_n469_ $abc$2125$new_n468_
00 1
11 1
.names $abc$2125$new_n470_ $abc$2125$new_n472_ $abc$2125$new_n469_
01 1
10 1
.names uport[18] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[18] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[19] uport[19] $abc$2125$new_n460_ $abc$2125$new_n470_
00001 1
00010 1
00011 1
00111 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11001 1
11010 1
11011 1
11111 1
.names $abc$2125$new_n472_ uport[18] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[18] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[19] uport[19] $abc$2125$new_n460_ $abc$2125$new_n471_
100001 1
100010 1
100011 1
100111 1
101010 1
101011 1
110000 1
110001 1
110010 1
110011 1
110110 1
110111 1
111001 1
111010 1
111011 1
111111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[20] uport[20] $abc$2125$new_n472_
00 1
11 1
.names $abc$2125$new_n466_ $abc$2125$new_n465_ $abc$2125$new_n464_ $abc$2125$new_n459_ $abc$2125$new_n457_ $abc$2125$new_n461_ $abc$2125$new_n473_
000000 1
000001 1
000010 1
000011 1
000101 1
000110 1
000111 1
100000 1
100001 1
100010 1
100011 1
100100 1
100101 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
101110 1
101111 1
.names $abc$2125$new_n673_ reset $abc$2125$new_n475_ $abc$2125$new_n476_ uport[21] $0\uport[31:0][21]
00001 1
00011 1
00101 1
00111 1
10000 1
10001 1
10110 1
10111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[20] $abc$2125$new_n473_ $abc$2125$new_n469_ $abc$2125$new_n475_
010 1
100 1
110 1
111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[21] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[21] uport[21] $abc$2125$new_n477_ $abc$2125$new_n471_ $abc$2125$new_n476_
00001 1
00010 1
00011 1
00100 1
01000 1
01101 1
01110 1
01111 1
10000 1
10101 1
10110 1
10111 1
11001 1
11010 1
11011 1
11100 1
.names uport[20] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[20] $abc$2125$new_n477_
10 1
.names $abc$2125$new_n673_ reset $abc$2125$new_n482_ $abc$2125$new_n479_ uport[22] $0\uport[31:0][22]
00001 1
00011 1
00101 1
00111 1
10000 1
10001 1
10110 1
10111 1
.names $abc$2125$new_n480_ $abc$2125$new_n475_ $abc$2125$new_n476_ $abc$2125$new_n479_
000 1
010 1
011 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[21] uport[21] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[21] $abc$2125$new_n477_ $abc$2125$new_n471_ $abc$2125$new_n480_
00000 1
01001 1
01010 1
01011 1
10001 1
10010 1
10011 1
11000 1
.names $abc$2125$new_n482_ $abc$2125$new_n476_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[20] $abc$2125$new_n473_ $abc$2125$new_n469_ $abc$2125$new_n480_ $abc$2125$new_n481_
100001 1
100011 1
100101 1
100111 1
101001 1
101011 1
101101 1
101111 1
110000 1
110001 1
110010 1
110011 1
110101 1
110110 1
110111 1
111001 1
111010 1
111011 1
111101 1
111111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[22] $abc$2125$new_n483_ $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[21] uport[21] $abc$2125$new_n477_ $abc$2125$new_n471_ $abc$2125$new_n482_
000000 1
001000 1
001001 1
001010 1
001011 1
001100 1
010001 1
010010 1
010011 1
010100 1
010101 1
010110 1
010111 1
011101 1
011110 1
011111 1
100001 1
100010 1
100011 1
100100 1
100101 1
100110 1
100111 1
101101 1
101110 1
101111 1
110000 1
111000 1
111001 1
111010 1
111011 1
111100 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[22] uport[22] $abc$2125$new_n483_
00 1
11 1
.names $abc$2125$new_n673_ reset $abc$2125$new_n487_ $abc$2125$new_n481_ $abc$2125$new_n485_ uport[23] $0\uport[31:0][23]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
100010 1
100011 1
100100 1
100101 1
100110 1
100111 1
101000 1
101001 1
.names $abc$2125$new_n482_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[22] $abc$2125$new_n485_
00 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[23] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[23] uport[23] $abc$2125$new_n488_ $abc$2125$new_n487_
0000 1
0011 1
0101 1
0110 1
1001 1
1010 1
1100 1
1111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[21] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[22] $abc$2125$new_n477_ $abc$2125$new_n471_ uport[22] uport[21] $abc$2125$new_n488_
000000 1
010000 1
010001 1
010010 1
010100 1
010101 1
011000 1
011001 1
011100 1
011101 1
100000 1
100001 1
100100 1
101000 1
101100 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
111000 1
111001 1
111010 1
111100 1
111101 1
111110 1
.names $abc$2125$new_n673_ reset $abc$2125$new_n490_ $abc$2125$new_n492_ uport[24] $0\uport[31:0][24]
00001 1
00011 1
00101 1
00111 1
10000 1
10001 1
10110 1
10111 1
.names $abc$2125$new_n491_ $abc$2125$new_n487_ $abc$2125$new_n485_ $abc$2125$new_n481_ $abc$2125$new_n490_
0000 1
0001 1
0010 1
0011 1
0100 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[23] uport[23] $abc$2125$new_n488_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[23] $abc$2125$new_n491_
0010 1
0100 1
1000 1
1110 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[24] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[24] uport[24] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[23] uport[23] $abc$2125$new_n488_ $abc$2125$new_n492_
000000 1
000010 1
000011 1
000110 1
001001 1
001100 1
001101 1
001111 1
010001 1
010100 1
010101 1
010111 1
011000 1
011010 1
011011 1
011110 1
100001 1
100100 1
100101 1
100111 1
101000 1
101010 1
101011 1
101110 1
110000 1
110010 1
110011 1
110110 1
111001 1
111100 1
111101 1
111111 1
.names $abc$2125$new_n673_ reset $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[25] $abc$2125$new_n496_ $abc$2125$new_n494_ uport[25] $0\uport[31:0][25]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
100010 1
100011 1
100100 1
100101 1
101000 1
101001 1
101110 1
101111 1
.names $abc$2125$new_n492_ $abc$2125$new_n491_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[24] $abc$2125$new_n487_ $abc$2125$new_n485_ $abc$2125$new_n481_ $abc$2125$new_n494_
001000 1
001001 1
001010 1
001011 1
001100 1
001101 1
001110 1
001111 1
011000 1
011001 1
011010 1
011011 1
011100 1
011101 1
011110 1
011111 1
100000 1
100001 1
100010 1
100011 1
100100 1
101000 1
101001 1
101010 1
101011 1
101100 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[25] uport[25] $abc$2125$new_n497_ $abc$2125$new_n496_
001 1
010 1
100 1
111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[23] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[24] uport[23] uport[24] $abc$2125$new_n488_ $abc$2125$new_n497_
00001 1
01000 1
01001 1
01011 1
01100 1
01101 1
10000 1
10001 1
10101 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11111 1
.names $abc$2125$new_n673_ reset $abc$2125$new_n499_ $abc$2125$new_n500_ uport[26] $0\uport[31:0][26]
00001 1
00011 1
00101 1
00111 1
10000 1
10001 1
10110 1
10111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[25] $abc$2125$new_n496_ $abc$2125$new_n494_ $abc$2125$new_n499_
001 1
100 1
101 1
111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[26] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[26] uport[26] $abc$2125$new_n503_ $abc$2125$new_n501_ $abc$2125$new_n500_
00001 1
00010 1
00011 1
00100 1
01000 1
01101 1
01110 1
01111 1
10000 1
10101 1
10110 1
10111 1
11001 1
11010 1
11011 1
11100 1
.names $abc$2125$new_n502_ uport[23] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[23] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[24] uport[24] $abc$2125$new_n488_ $abc$2125$new_n501_
000000 1
000010 1
000011 1
000110 1
001010 1
001011 1
010000 1
010001 1
010010 1
010011 1
010110 1
010111 1
011000 1
011010 1
011011 1
011110 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[25] uport[25] $abc$2125$new_n502_
10 1
.names uport[25] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[25] $abc$2125$new_n503_
10 1
.names $abc$2125$new_n673_ reset $abc$2125$new_n507_ $abc$2125$new_n506_ $abc$2125$new_n505_ uport[27] $0\uport[31:0][27]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
100010 1
100011 1
100100 1
100101 1
100110 1
100111 1
101000 1
101001 1
.names $abc$2125$new_n500_ $abc$2125$new_n499_ $abc$2125$new_n505_
10 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[26] uport[26] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[26] $abc$2125$new_n503_ $abc$2125$new_n501_ $abc$2125$new_n506_
00000 1
01001 1
01010 1
01011 1
10001 1
10010 1
10011 1
11000 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[27] $abc$2125$new_n508_ $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[26] uport[26] $abc$2125$new_n503_ $abc$2125$new_n501_ $abc$2125$new_n507_
000000 1
001000 1
001001 1
001010 1
001011 1
001100 1
010001 1
010010 1
010011 1
010100 1
010101 1
010110 1
010111 1
011101 1
011110 1
011111 1
100001 1
100010 1
100011 1
100100 1
100101 1
100110 1
100111 1
101101 1
101110 1
101111 1
110000 1
111000 1
111001 1
111010 1
111011 1
111100 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[27] uport[27] $abc$2125$new_n508_
00 1
11 1
.names $abc$2125$new_n673_ reset $abc$2125$new_n513_ $abc$2125$new_n512_ $abc$2125$new_n510_ uport[28] $0\uport[31:0][28]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
100010 1
100011 1
100100 1
100101 1
100110 1
100111 1
101000 1
101001 1
.names $abc$2125$new_n511_ $abc$2125$new_n508_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[27] $abc$2125$new_n510_
000 1
110 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[26] $abc$2125$new_n501_ $abc$2125$new_n503_ uport[26] $abc$2125$new_n511_
0000 1
1000 1
1001 1
1010 1
1100 1
1110 1
.names $abc$2125$new_n507_ $abc$2125$new_n500_ $abc$2125$new_n496_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[25] $abc$2125$new_n494_ $abc$2125$new_n506_ $abc$2125$new_n512_
100001 1
100011 1
100101 1
100111 1
101001 1
101011 1
101101 1
101111 1
110000 1
110001 1
110011 1
110101 1
110111 1
111000 1
111001 1
111010 1
111011 1
111100 1
111101 1
111111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[28] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[28] uport[28] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[27] uport[27] $abc$2125$new_n511_ $abc$2125$new_n513_
000000 1
000010 1
000011 1
000110 1
001001 1
001100 1
001101 1
001111 1
010001 1
010100 1
010101 1
010111 1
011000 1
011010 1
011011 1
011110 1
100001 1
100100 1
100101 1
100111 1
101000 1
101010 1
101011 1
101110 1
110000 1
110010 1
110011 1
110110 1
111001 1
111100 1
111101 1
111111 1
.names $abc$2125$new_n673_ reset $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[29] $abc$2125$new_n517_ $abc$2125$new_n515_ uport[29] $0\uport[31:0][29]
000001 1
000011 1
000101 1
000111 1
001001 1
001011 1
001101 1
001111 1
100010 1
100011 1
100100 1
100101 1
101000 1
101001 1
101110 1
101111 1
.names $abc$2125$new_n516_ $abc$2125$new_n513_ $abc$2125$new_n510_ $abc$2125$new_n512_ $abc$2125$new_n515_
0000 1
0001 1
0010 1
0011 1
0100 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[28] uport[28] $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[28] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[27] uport[27] $abc$2125$new_n511_ $abc$2125$new_n516_
000001 1
000100 1
000101 1
000111 1
010000 1
010010 1
010011 1
010110 1
100000 1
100010 1
100011 1
100110 1
110001 1
110100 1
110101 1
110111 1
.names $abc$2125$new_n518_ uport[27] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[27] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[28] uport[28] $abc$2125$new_n511_ $abc$2125$new_n517_
000000 1
000010 1
000011 1
000110 1
001010 1
001011 1
010000 1
010001 1
010010 1
010011 1
010110 1
010111 1
011000 1
011010 1
011011 1
011110 1
100001 1
100100 1
100101 1
100111 1
101000 1
101001 1
101100 1
101101 1
101110 1
101111 1
110100 1
110101 1
111001 1
111100 1
111101 1
111111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[29] uport[29] $abc$2125$new_n518_
00 1
11 1
.names $abc$2125$new_n673_ reset $abc$2125$new_n520_ $abc$2125$new_n521_ uport[30] $0\uport[31:0][30]
00001 1
00011 1
00101 1
00111 1
10000 1
10001 1
10110 1
10111 1
.names $abc$2125$new_n516_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[29] $abc$2125$new_n517_ $abc$2125$new_n510_ $abc$2125$new_n512_ $abc$2125$new_n513_ $abc$2125$new_n520_
000000 1
000001 1
000010 1
000100 1
000110 1
010000 1
010001 1
010010 1
010011 1
010100 1
010101 1
010110 1
010111 1
011000 1
011001 1
011010 1
011100 1
011110 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
110111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[30] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[30] uport[30] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[29] uport[29] $abc$2125$new_n522_ $abc$2125$new_n521_
000000 1
000010 1
000011 1
000110 1
001001 1
001100 1
001101 1
001111 1
010001 1
010100 1
010101 1
010111 1
011000 1
011010 1
011011 1
011110 1
100001 1
100100 1
100101 1
100111 1
101000 1
101010 1
101011 1
101110 1
110000 1
110010 1
110011 1
110110 1
111001 1
111100 1
111101 1
111111 1
.names $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[27] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[28] uport[27] uport[28] $abc$2125$new_n511_ $abc$2125$new_n522_
00001 1
01000 1
01001 1
01011 1
01100 1
01101 1
10000 1
10001 1
10101 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11111 1
.names $abc$2125$new_n527_ $abc$2125$new_n525_ $abc$2125$new_n521_ $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[30] $abc$2125$new_n520_ $abc$2125$new_n673_ $0\uport[31:0][31]
100000 1
100010 1
100100 1
100101 1
100110 1
100111 1
101000 1
101010 1
101011 1
101100 1
101110 1
101111 1
110000 1
110001 1
110010 1
110011 1
110100 1
110110 1
111000 1
111001 1
111010 1
111100 1
111101 1
111110 1
.names $abc$2125$new_n526_ $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[29] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[30] uport[29] uport[30] $abc$2125$new_n522_ $abc$2125$new_n525_
000001 1
001000 1
001001 1
001011 1
001100 1
001101 1
010000 1
010001 1
010101 1
011000 1
011001 1
011010 1
011011 1
011100 1
011101 1
011111 1
100000 1
100010 1
100011 1
100100 1
100101 1
100110 1
100111 1
101010 1
101110 1
101111 1
110010 1
110011 1
110100 1
110110 1
110111 1
111110 1
.names $techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[31] $techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[31] uport[31] $abc$2125$new_n526_
001 1
010 1
100 1
111 1
.names reset $abc$2125$new_n673_ uport[31] $abc$2125$new_n527_
001 1
010 1
011 1
.names yport[0] reset temp[0] $abc$2125$new_n673_ $0\yport[31:0][0]
0011 1
1000 1
1001 1
1010 1
.names yport[1] reset temp[1] temp[0] yport[0] $abc$2125$new_n673_ $0\yport[31:0][1]
000111 1
001001 1
001011 1
001101 1
100000 1
100001 1
100010 1
100011 1
100100 1
100101 1
100110 1
101000 1
101010 1
101100 1
101110 1
101111 1
.names yport[2] reset temp[2] $abc$2125$new_n531_ $abc$2125$new_n673_ $0\yport[31:0][2]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names yport[0] temp[0] temp[1] yport[1] $abc$2125$new_n531_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
1100 1
.names yport[3] reset temp[3] $abc$2125$new_n533_ $abc$2125$new_n673_ $0\yport[31:0][3]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names yport[0] temp[0] temp[1] temp[2] yport[2] yport[1] $abc$2125$new_n533_
000000 1
000001 1
000010 1
000011 1
000100 1
000101 1
001000 1
001001 1
001010 1
001100 1
010000 1
010001 1
010010 1
010011 1
010100 1
010101 1
011000 1
011001 1
011010 1
011100 1
100000 1
100001 1
100010 1
100011 1
100100 1
100101 1
101000 1
101001 1
101010 1
101100 1
110000 1
110001 1
110010 1
110100 1
111000 1
111001 1
.names reset $abc$2125$new_n535_ $0\yport[31:0][4]
00 1
.names yport[4] temp[4] temp[3] yport[3] $abc$2125$new_n533_ $abc$2125$new_n673_ $abc$2125$new_n535_
000000 1
000001 1
000010 1
000011 1
000100 1
000110 1
000111 1
001000 1
001010 1
001011 1
001100 1
001110 1
010000 1
010010 1
010100 1
010101 1
010110 1
011000 1
011001 1
011010 1
011100 1
011101 1
011110 1
011111 1
100101 1
101001 1
101101 1
101111 1
110001 1
110011 1
110111 1
111011 1
.names yport[5] reset temp[5] $abc$2125$new_n537_ $abc$2125$new_n673_ $0\yport[31:0][5]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names temp[3] yport[3] temp[4] yport[4] $abc$2125$new_n533_ $abc$2125$new_n537_
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names yport[6] reset temp[6] $abc$2125$new_n673_ $abc$2125$new_n541_ $abc$2125$new_n539_ $0\yport[31:0][6]
000101 1
000110 1
000111 1
001100 1
100000 1
100001 1
100010 1
100011 1
100100 1
101000 1
101001 1
101010 1
101011 1
101101 1
101110 1
101111 1
.names $abc$2125$new_n540_ temp[3] yport[3] temp[4] yport[4] $abc$2125$new_n533_ $abc$2125$new_n539_
100110 1
100111 1
101010 1
101100 1
101110 1
101111 1
110010 1
110100 1
110110 1
110111 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names temp[5] yport[5] $abc$2125$new_n540_
01 1
10 1
.names temp[5] yport[5] $abc$2125$new_n541_
11 1
.names yport[7] reset temp[7] $abc$2125$new_n543_ $abc$2125$new_n673_ $0\yport[31:0][7]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names $abc$2125$new_n541_ $abc$2125$new_n539_ temp[6] yport[6] $abc$2125$new_n543_
0000 1
0001 1
0010 1
0100 1
1000 1
1100 1
.names yport[8] reset temp[8] $abc$2125$new_n545_ $abc$2125$new_n673_ $0\yport[31:0][8]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names $abc$2125$new_n539_ $abc$2125$new_n541_ temp[6] temp[7] yport[7] yport[6] $abc$2125$new_n545_
000000 1
000001 1
000010 1
000011 1
000100 1
000101 1
001000 1
001001 1
001010 1
001100 1
010000 1
010001 1
010010 1
010100 1
011000 1
011001 1
100000 1
100001 1
100010 1
100100 1
101000 1
101001 1
110000 1
110001 1
110010 1
110100 1
111000 1
111001 1
.names yport[9] reset temp[9] $abc$2125$new_n547_ $abc$2125$new_n673_ $0\yport[31:0][9]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names temp[8] yport[8] $abc$2125$new_n545_ $abc$2125$new_n547_
000 1
001 1
011 1
101 1
.names yport[10] reset temp[10] $abc$2125$new_n549_ $abc$2125$new_n673_ $0\yport[31:0][10]
00011 1
00101 1
10000 1
10001 1
10010 1
10100 1
10110 1
10111 1
.names temp[9] yport[9] $abc$2125$new_n547_ $abc$2125$new_n549_
010 1
100 1
110 1
111 1
.names yport[11] reset temp[11] $abc$2125$new_n551_ $abc$2125$new_n673_ $0\yport[31:0][11]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names $abc$2125$new_n554_ $abc$2125$new_n552_ $abc$2125$new_n551_
00 1
.names $abc$2125$new_n553_ temp[8] yport[8] temp[9] yport[9] $abc$2125$new_n545_ $abc$2125$new_n552_
100110 1
100111 1
101010 1
101100 1
101110 1
101111 1
110010 1
110100 1
110110 1
110111 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names temp[10] yport[10] $abc$2125$new_n553_
01 1
10 1
.names temp[10] yport[10] $abc$2125$new_n554_
11 1
.names yport[12] reset temp[12] $abc$2125$new_n556_ $abc$2125$new_n673_ $0\yport[31:0][12]
00011 1
00101 1
10000 1
10001 1
10010 1
10100 1
10110 1
10111 1
.names temp[11] yport[11] $abc$2125$new_n551_ $abc$2125$new_n556_
010 1
100 1
110 1
111 1
.names yport[13] reset temp[13] $abc$2125$new_n558_ $abc$2125$new_n673_ $0\yport[31:0][13]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names $abc$2125$new_n554_ $abc$2125$new_n552_ temp[11] temp[12] yport[12] yport[11] $abc$2125$new_n558_
000000 1
000001 1
000010 1
000011 1
000100 1
000101 1
001000 1
001001 1
001010 1
001100 1
010000 1
010001 1
010010 1
010100 1
011000 1
011001 1
100000 1
100001 1
100010 1
100100 1
101000 1
101001 1
110000 1
110001 1
110010 1
110100 1
111000 1
111001 1
.names yport[14] reset temp[14] $abc$2125$new_n560_ $abc$2125$new_n673_ $0\yport[31:0][14]
00011 1
00101 1
10000 1
10001 1
10010 1
10100 1
10110 1
10111 1
.names temp[13] yport[13] $abc$2125$new_n558_ $abc$2125$new_n560_
010 1
100 1
110 1
111 1
.names yport[15] reset temp[15] $abc$2125$new_n562_ $abc$2125$new_n673_ $0\yport[31:0][15]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names temp[13] yport[13] temp[14] yport[14] $abc$2125$new_n558_ $abc$2125$new_n562_
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names yport[16] reset temp[16] $abc$2125$new_n564_ $abc$2125$new_n673_ $0\yport[31:0][16]
00011 1
00101 1
10000 1
10001 1
10010 1
10100 1
10110 1
10111 1
.names temp[15] yport[15] $abc$2125$new_n562_ $abc$2125$new_n564_
010 1
100 1
110 1
111 1
.names yport[17] reset temp[17] $abc$2125$new_n566_ $abc$2125$new_n673_ $0\yport[31:0][17]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names temp[16] yport[16] $abc$2125$new_n564_ $abc$2125$new_n566_
000 1
001 1
010 1
100 1
.names yport[18] reset temp[18] $abc$2125$new_n673_ $abc$2125$new_n570_ $abc$2125$new_n568_ $0\yport[31:0][18]
000100 1
001101 1
001110 1
001111 1
100000 1
100001 1
100010 1
100011 1
100101 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
.names $abc$2125$new_n569_ temp[15] yport[15] temp[16] yport[16] $abc$2125$new_n562_ $abc$2125$new_n568_
000000 1
000001 1
000010 1
000011 1
000100 1
000101 1
001000 1
001001 1
001011 1
001101 1
010000 1
010001 1
010011 1
010101 1
011000 1
011001 1
.names temp[17] yport[17] $abc$2125$new_n569_
11 1
.names temp[17] yport[17] $abc$2125$new_n570_
00 1
.names yport[19] reset temp[19] $abc$2125$new_n572_ $abc$2125$new_n673_ $0\yport[31:0][19]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names temp[18] $abc$2125$new_n568_ $abc$2125$new_n570_ yport[18] $abc$2125$new_n572_
0000 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1010 1
1100 1
1110 1
.names yport[20] reset temp[20] $abc$2125$new_n574_ $abc$2125$new_n673_ $0\yport[31:0][20]
00011 1
00101 1
10000 1
10001 1
10010 1
10100 1
10110 1
10111 1
.names temp[18] temp[19] $abc$2125$new_n570_ $abc$2125$new_n568_ yport[19] yport[18] $abc$2125$new_n574_
000011 1
010001 1
010010 1
010011 1
010110 1
010111 1
011010 1
011011 1
011110 1
011111 1
100010 1
100011 1
100111 1
101011 1
101111 1
110000 1
110001 1
110010 1
110011 1
110101 1
110110 1
110111 1
111001 1
111010 1
111011 1
111101 1
111110 1
111111 1
.names yport[21] reset temp[21] $abc$2125$new_n576_ $abc$2125$new_n673_ $0\yport[31:0][21]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names temp[20] yport[20] $abc$2125$new_n574_ $abc$2125$new_n576_
000 1
001 1
010 1
100 1
.names yport[22] reset temp[22] $abc$2125$new_n578_ $abc$2125$new_n673_ $0\yport[31:0][22]
00011 1
00101 1
10000 1
10001 1
10010 1
10100 1
10110 1
10111 1
.names temp[21] yport[21] $abc$2125$new_n576_ $abc$2125$new_n578_
010 1
100 1
110 1
111 1
.names yport[23] reset temp[23] $abc$2125$new_n580_ $abc$2125$new_n673_ $0\yport[31:0][23]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names $abc$2125$new_n583_ $abc$2125$new_n581_ $abc$2125$new_n580_
00 1
.names $abc$2125$new_n582_ temp[20] yport[20] temp[21] yport[21] $abc$2125$new_n574_ $abc$2125$new_n581_
100110 1
100111 1
101011 1
101101 1
101110 1
101111 1
110011 1
110101 1
110110 1
110111 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names temp[22] yport[22] $abc$2125$new_n582_
01 1
10 1
.names temp[22] yport[22] $abc$2125$new_n583_
11 1
.names yport[24] reset temp[24] $abc$2125$new_n585_ $abc$2125$new_n673_ $0\yport[31:0][24]
00011 1
00101 1
10000 1
10001 1
10010 1
10100 1
10110 1
10111 1
.names temp[23] yport[23] $abc$2125$new_n580_ $abc$2125$new_n585_
010 1
100 1
110 1
111 1
.names yport[25] reset temp[25] $abc$2125$new_n587_ $abc$2125$new_n673_ $0\yport[31:0][25]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names $abc$2125$new_n581_ $abc$2125$new_n583_ temp[23] temp[24] yport[24] yport[23] $abc$2125$new_n587_
000000 1
000001 1
000010 1
000011 1
000100 1
000101 1
001000 1
001001 1
001010 1
001100 1
010000 1
010001 1
010010 1
010100 1
011000 1
011001 1
100000 1
100001 1
100010 1
100100 1
101000 1
101001 1
110000 1
110001 1
110010 1
110100 1
111000 1
111001 1
.names yport[26] reset temp[26] $abc$2125$new_n589_ $abc$2125$new_n673_ $0\yport[31:0][26]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names temp[25] yport[25] $abc$2125$new_n587_ $abc$2125$new_n589_
000 1
001 1
011 1
101 1
.names yport[27] reset temp[27] $abc$2125$new_n591_ $abc$2125$new_n673_ $0\yport[31:0][27]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names temp[25] yport[25] temp[26] yport[26] $abc$2125$new_n587_ $abc$2125$new_n591_
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names yport[28] reset temp[28] $abc$2125$new_n593_ $abc$2125$new_n673_ $0\yport[31:0][28]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names temp[27] yport[27] $abc$2125$new_n591_ $abc$2125$new_n593_
000 1
001 1
011 1
101 1
.names yport[29] reset temp[29] $abc$2125$new_n595_ $abc$2125$new_n673_ $0\yport[31:0][29]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names temp[27] yport[27] temp[28] yport[28] $abc$2125$new_n591_ $abc$2125$new_n595_
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names yport[30] reset temp[30] $abc$2125$new_n597_ $abc$2125$new_n673_ $0\yport[31:0][30]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names temp[29] yport[29] $abc$2125$new_n595_ $abc$2125$new_n597_
000 1
001 1
011 1
101 1
.names yport[31] reset temp[31] $abc$2125$new_n599_ $abc$2125$new_n673_ $0\yport[31:0][31]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names temp[29] yport[29] temp[30] yport[30] $abc$2125$new_n595_ $abc$2125$new_n599_
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names xport[0] reset dxport[0] $abc$2125$new_n673_ $0\xport[31:0][0]
0011 1
1000 1
1001 1
1010 1
.names xport[1] reset dxport[1] dxport[0] xport[0] $abc$2125$new_n673_ $0\xport[31:0][1]
000111 1
001001 1
001011 1
001101 1
100000 1
100001 1
100010 1
100011 1
100100 1
100101 1
100110 1
101000 1
101010 1
101100 1
101110 1
101111 1
.names xport[2] reset dxport[2] $abc$2125$new_n603_ $abc$2125$new_n673_ $0\xport[31:0][2]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names xport[0] dxport[0] dxport[1] xport[1] $abc$2125$new_n603_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
1100 1
.names xport[3] reset dxport[3] $abc$2125$new_n605_ $abc$2125$new_n673_ $0\xport[31:0][3]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names xport[0] dxport[0] dxport[1] dxport[2] xport[2] xport[1] $abc$2125$new_n605_
000000 1
000001 1
000010 1
000011 1
000100 1
000101 1
001000 1
001001 1
001010 1
001100 1
010000 1
010001 1
010010 1
010011 1
010100 1
010101 1
011000 1
011001 1
011010 1
011100 1
100000 1
100001 1
100010 1
100011 1
100100 1
100101 1
101000 1
101001 1
101010 1
101100 1
110000 1
110001 1
110010 1
110100 1
111000 1
111001 1
.names reset $abc$2125$new_n607_ $0\xport[31:0][4]
00 1
.names xport[4] dxport[4] dxport[3] xport[3] $abc$2125$new_n605_ $abc$2125$new_n673_ $abc$2125$new_n607_
000000 1
000001 1
000010 1
000011 1
000100 1
000110 1
000111 1
001000 1
001010 1
001011 1
001100 1
001110 1
010000 1
010010 1
010100 1
010101 1
010110 1
011000 1
011001 1
011010 1
011100 1
011101 1
011110 1
011111 1
100101 1
101001 1
101101 1
101111 1
110001 1
110011 1
110111 1
111011 1
.names xport[5] reset dxport[5] $abc$2125$new_n609_ $abc$2125$new_n673_ $0\xport[31:0][5]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names dxport[3] xport[3] dxport[4] xport[4] $abc$2125$new_n605_ $abc$2125$new_n609_
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names xport[6] reset dxport[6] $abc$2125$new_n673_ $abc$2125$new_n613_ $abc$2125$new_n611_ $0\xport[31:0][6]
000101 1
000110 1
000111 1
001100 1
100000 1
100001 1
100010 1
100011 1
100100 1
101000 1
101001 1
101010 1
101011 1
101101 1
101110 1
101111 1
.names $abc$2125$new_n612_ dxport[3] xport[3] dxport[4] xport[4] $abc$2125$new_n605_ $abc$2125$new_n611_
100110 1
100111 1
101010 1
101100 1
101110 1
101111 1
110010 1
110100 1
110110 1
110111 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names dxport[5] xport[5] $abc$2125$new_n612_
01 1
10 1
.names dxport[5] xport[5] $abc$2125$new_n613_
11 1
.names xport[7] reset dxport[7] $abc$2125$new_n615_ $abc$2125$new_n673_ $0\xport[31:0][7]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names $abc$2125$new_n613_ $abc$2125$new_n611_ dxport[6] xport[6] $abc$2125$new_n615_
0000 1
0001 1
0010 1
0100 1
1000 1
1100 1
.names xport[8] reset dxport[8] $abc$2125$new_n617_ $abc$2125$new_n673_ $0\xport[31:0][8]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names $abc$2125$new_n611_ $abc$2125$new_n613_ dxport[6] dxport[7] xport[7] xport[6] $abc$2125$new_n617_
000000 1
000001 1
000010 1
000011 1
000100 1
000101 1
001000 1
001001 1
001010 1
001100 1
010000 1
010001 1
010010 1
010100 1
011000 1
011001 1
100000 1
100001 1
100010 1
100100 1
101000 1
101001 1
110000 1
110001 1
110010 1
110100 1
111000 1
111001 1
.names xport[9] reset dxport[9] $abc$2125$new_n619_ $abc$2125$new_n673_ $0\xport[31:0][9]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names dxport[8] xport[8] $abc$2125$new_n617_ $abc$2125$new_n619_
000 1
001 1
011 1
101 1
.names xport[10] reset dxport[10] $abc$2125$new_n621_ $abc$2125$new_n673_ $0\xport[31:0][10]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names dxport[9] xport[9] $abc$2125$new_n619_ $abc$2125$new_n621_
000 1
001 1
011 1
101 1
.names xport[11] reset dxport[11] $abc$2125$new_n623_ $abc$2125$new_n673_ $0\xport[31:0][11]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names $abc$2125$new_n626_ $abc$2125$new_n624_ $abc$2125$new_n623_
00 1
.names $abc$2125$new_n625_ dxport[8] xport[8] dxport[9] xport[9] $abc$2125$new_n617_ $abc$2125$new_n624_
100110 1
100111 1
101010 1
101100 1
101110 1
101111 1
110010 1
110100 1
110110 1
110111 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names dxport[10] xport[10] $abc$2125$new_n625_
01 1
10 1
.names dxport[10] xport[10] $abc$2125$new_n626_
11 1
.names xport[12] reset dxport[12] $abc$2125$new_n628_ $abc$2125$new_n673_ $0\xport[31:0][12]
00011 1
00101 1
10000 1
10001 1
10010 1
10100 1
10110 1
10111 1
.names dxport[11] xport[11] $abc$2125$new_n623_ $abc$2125$new_n628_
010 1
100 1
110 1
111 1
.names xport[13] reset dxport[13] $abc$2125$new_n630_ $abc$2125$new_n673_ $0\xport[31:0][13]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names $abc$2125$new_n624_ $abc$2125$new_n626_ dxport[11] dxport[12] xport[12] xport[11] $abc$2125$new_n630_
000000 1
000001 1
000010 1
000011 1
000100 1
000101 1
001000 1
001001 1
001010 1
001100 1
010000 1
010001 1
010010 1
010100 1
011000 1
011001 1
100000 1
100001 1
100010 1
100100 1
101000 1
101001 1
110000 1
110001 1
110010 1
110100 1
111000 1
111001 1
.names xport[14] reset dxport[14] $abc$2125$new_n632_ $abc$2125$new_n673_ $0\xport[31:0][14]
00011 1
00101 1
10000 1
10001 1
10010 1
10100 1
10110 1
10111 1
.names dxport[13] xport[13] $abc$2125$new_n630_ $abc$2125$new_n632_
010 1
100 1
110 1
111 1
.names xport[15] reset dxport[15] $abc$2125$new_n634_ $abc$2125$new_n673_ $0\xport[31:0][15]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names dxport[13] xport[13] dxport[14] xport[14] $abc$2125$new_n630_ $abc$2125$new_n634_
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names xport[16] reset dxport[16] $abc$2125$new_n636_ $abc$2125$new_n673_ $0\xport[31:0][16]
00011 1
00101 1
10000 1
10001 1
10010 1
10100 1
10110 1
10111 1
.names dxport[15] xport[15] $abc$2125$new_n634_ $abc$2125$new_n636_
010 1
100 1
110 1
111 1
.names xport[17] reset dxport[17] $abc$2125$new_n638_ $abc$2125$new_n673_ $0\xport[31:0][17]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names dxport[16] xport[16] $abc$2125$new_n636_ $abc$2125$new_n638_
000 1
001 1
010 1
100 1
.names xport[18] reset dxport[18] $abc$2125$new_n673_ $abc$2125$new_n642_ $abc$2125$new_n640_ $0\xport[31:0][18]
000100 1
001101 1
001110 1
001111 1
100000 1
100001 1
100010 1
100011 1
100101 1
100110 1
100111 1
101000 1
101001 1
101010 1
101011 1
101100 1
.names $abc$2125$new_n641_ dxport[15] xport[15] dxport[16] xport[16] $abc$2125$new_n634_ $abc$2125$new_n640_
000000 1
000001 1
000010 1
000011 1
000100 1
000101 1
001000 1
001001 1
001011 1
001101 1
010000 1
010001 1
010011 1
010101 1
011000 1
011001 1
.names dxport[17] xport[17] $abc$2125$new_n641_
11 1
.names dxport[17] xport[17] $abc$2125$new_n642_
00 1
.names xport[19] reset dxport[19] $abc$2125$new_n644_ $abc$2125$new_n673_ $0\xport[31:0][19]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names dxport[18] $abc$2125$new_n640_ $abc$2125$new_n642_ xport[18] $abc$2125$new_n644_
0000 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1010 1
1100 1
1110 1
.names xport[20] reset dxport[20] $abc$2125$new_n646_ $abc$2125$new_n673_ $0\xport[31:0][20]
00011 1
00101 1
10000 1
10001 1
10010 1
10100 1
10110 1
10111 1
.names dxport[18] dxport[19] $abc$2125$new_n642_ $abc$2125$new_n640_ xport[19] xport[18] $abc$2125$new_n646_
000011 1
010001 1
010010 1
010011 1
010110 1
010111 1
011010 1
011011 1
011110 1
011111 1
100010 1
100011 1
100111 1
101011 1
101111 1
110000 1
110001 1
110010 1
110011 1
110101 1
110110 1
110111 1
111001 1
111010 1
111011 1
111101 1
111110 1
111111 1
.names xport[21] reset dxport[21] $abc$2125$new_n648_ $abc$2125$new_n673_ $0\xport[31:0][21]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names dxport[20] xport[20] $abc$2125$new_n646_ $abc$2125$new_n648_
000 1
001 1
010 1
100 1
.names xport[22] reset dxport[22] $abc$2125$new_n650_ $abc$2125$new_n673_ $0\xport[31:0][22]
00011 1
00101 1
10000 1
10001 1
10010 1
10100 1
10110 1
10111 1
.names dxport[21] xport[21] $abc$2125$new_n648_ $abc$2125$new_n650_
010 1
100 1
110 1
111 1
.names xport[23] reset dxport[23] $abc$2125$new_n652_ $abc$2125$new_n673_ $0\xport[31:0][23]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names $abc$2125$new_n655_ $abc$2125$new_n653_ $abc$2125$new_n652_
00 1
.names $abc$2125$new_n654_ dxport[20] xport[20] dxport[21] xport[21] $abc$2125$new_n646_ $abc$2125$new_n653_
100110 1
100111 1
101011 1
101101 1
101110 1
101111 1
110011 1
110101 1
110110 1
110111 1
111010 1
111011 1
111100 1
111101 1
111110 1
111111 1
.names dxport[22] xport[22] $abc$2125$new_n654_
01 1
10 1
.names dxport[22] xport[22] $abc$2125$new_n655_
11 1
.names xport[24] reset dxport[24] $abc$2125$new_n657_ $abc$2125$new_n673_ $0\xport[31:0][24]
00011 1
00101 1
10000 1
10001 1
10010 1
10100 1
10110 1
10111 1
.names dxport[23] xport[23] $abc$2125$new_n652_ $abc$2125$new_n657_
010 1
100 1
110 1
111 1
.names xport[25] reset dxport[25] $abc$2125$new_n659_ $abc$2125$new_n673_ $0\xport[31:0][25]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names $abc$2125$new_n653_ $abc$2125$new_n655_ dxport[23] dxport[24] xport[24] xport[23] $abc$2125$new_n659_
000000 1
000001 1
000010 1
000011 1
000100 1
000101 1
001000 1
001001 1
001010 1
001100 1
010000 1
010001 1
010010 1
010100 1
011000 1
011001 1
100000 1
100001 1
100010 1
100100 1
101000 1
101001 1
110000 1
110001 1
110010 1
110100 1
111000 1
111001 1
.names xport[26] reset dxport[26] $abc$2125$new_n661_ $abc$2125$new_n673_ $0\xport[31:0][26]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names dxport[25] xport[25] $abc$2125$new_n659_ $abc$2125$new_n661_
000 1
001 1
011 1
101 1
.names xport[27] reset dxport[27] $abc$2125$new_n663_ $abc$2125$new_n673_ $0\xport[31:0][27]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names dxport[25] xport[25] dxport[26] xport[26] $abc$2125$new_n659_ $abc$2125$new_n663_
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names xport[28] reset dxport[28] $abc$2125$new_n665_ $abc$2125$new_n673_ $0\xport[31:0][28]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names dxport[27] xport[27] $abc$2125$new_n663_ $abc$2125$new_n665_
000 1
001 1
011 1
101 1
.names xport[29] reset dxport[29] $abc$2125$new_n667_ $abc$2125$new_n673_ $0\xport[31:0][29]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names dxport[27] xport[27] dxport[28] xport[28] $abc$2125$new_n663_ $abc$2125$new_n667_
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names xport[30] reset dxport[30] $abc$2125$new_n669_ $abc$2125$new_n673_ $0\xport[31:0][30]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names dxport[29] xport[29] $abc$2125$new_n667_ $abc$2125$new_n669_
000 1
001 1
011 1
101 1
.names xport[31] reset dxport[31] $abc$2125$new_n671_ $abc$2125$new_n673_ $0\xport[31:0][31]
00001 1
00111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
.names dxport[29] xport[29] dxport[30] xport[30] $abc$2125$new_n667_ $abc$2125$new_n671_
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names $abc$2125$new_n382_ $abc$2125$new_n375_ aport[17] xport[17] aport[16] xport[16] $abc$2125$new_n672_
110000 1
110011 1
111100 1
111111 1
.names $abc$2125$new_n367_ $abc$2125$new_n672_ $abc$2125$new_n676_ $abc$2125$new_n384_ $abc$2125$new_n357_ $abc$2125$new_n673_
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11110 1
.names aport[28] xport[28] aport[27] xport[27] aport[26] xport[26] $abc$2125$new_n674_
000000 1
000011 1
001100 1
001111 1
110000 1
110011 1
111100 1
111111 1
.names aport[31] xport[31] aport[30] xport[30] aport[29] xport[29] $abc$2125$new_n675_
000000 1
000011 1
001100 1
001111 1
110000 1
110011 1
111100 1
111111 1
.names $abc$2125$new_n675_ $abc$2125$new_n674_ aport[25] xport[25] aport[24] xport[24] $abc$2125$new_n676_
110000 1
110011 1
111100 1
111111 1
.latch $0\xport[31:0][0] xport[0] re clk 2
.latch $0\xport[31:0][1] xport[1] re clk 2
.latch $0\xport[31:0][2] xport[2] re clk 2
.latch $0\xport[31:0][3] xport[3] re clk 2
.latch $0\xport[31:0][4] xport[4] re clk 2
.latch $0\xport[31:0][5] xport[5] re clk 2
.latch $0\xport[31:0][6] xport[6] re clk 2
.latch $0\xport[31:0][7] xport[7] re clk 2
.latch $0\xport[31:0][8] xport[8] re clk 2
.latch $0\xport[31:0][9] xport[9] re clk 2
.latch $0\xport[31:0][10] xport[10] re clk 2
.latch $0\xport[31:0][11] xport[11] re clk 2
.latch $0\xport[31:0][12] xport[12] re clk 2
.latch $0\xport[31:0][13] xport[13] re clk 2
.latch $0\xport[31:0][14] xport[14] re clk 2
.latch $0\xport[31:0][15] xport[15] re clk 2
.latch $0\xport[31:0][16] xport[16] re clk 2
.latch $0\xport[31:0][17] xport[17] re clk 2
.latch $0\xport[31:0][18] xport[18] re clk 2
.latch $0\xport[31:0][19] xport[19] re clk 2
.latch $0\xport[31:0][20] xport[20] re clk 2
.latch $0\xport[31:0][21] xport[21] re clk 2
.latch $0\xport[31:0][22] xport[22] re clk 2
.latch $0\xport[31:0][23] xport[23] re clk 2
.latch $0\xport[31:0][24] xport[24] re clk 2
.latch $0\xport[31:0][25] xport[25] re clk 2
.latch $0\xport[31:0][26] xport[26] re clk 2
.latch $0\xport[31:0][27] xport[27] re clk 2
.latch $0\xport[31:0][28] xport[28] re clk 2
.latch $0\xport[31:0][29] xport[29] re clk 2
.latch $0\xport[31:0][30] xport[30] re clk 2
.latch $0\xport[31:0][31] xport[31] re clk 2
.latch $0\yport[31:0][0] yport[0] re clk 2
.latch $0\yport[31:0][1] yport[1] re clk 2
.latch $0\yport[31:0][2] yport[2] re clk 2
.latch $0\yport[31:0][3] yport[3] re clk 2
.latch $0\yport[31:0][4] yport[4] re clk 2
.latch $0\yport[31:0][5] yport[5] re clk 2
.latch $0\yport[31:0][6] yport[6] re clk 2
.latch $0\yport[31:0][7] yport[7] re clk 2
.latch $0\yport[31:0][8] yport[8] re clk 2
.latch $0\yport[31:0][9] yport[9] re clk 2
.latch $0\yport[31:0][10] yport[10] re clk 2
.latch $0\yport[31:0][11] yport[11] re clk 2
.latch $0\yport[31:0][12] yport[12] re clk 2
.latch $0\yport[31:0][13] yport[13] re clk 2
.latch $0\yport[31:0][14] yport[14] re clk 2
.latch $0\yport[31:0][15] yport[15] re clk 2
.latch $0\yport[31:0][16] yport[16] re clk 2
.latch $0\yport[31:0][17] yport[17] re clk 2
.latch $0\yport[31:0][18] yport[18] re clk 2
.latch $0\yport[31:0][19] yport[19] re clk 2
.latch $0\yport[31:0][20] yport[20] re clk 2
.latch $0\yport[31:0][21] yport[21] re clk 2
.latch $0\yport[31:0][22] yport[22] re clk 2
.latch $0\yport[31:0][23] yport[23] re clk 2
.latch $0\yport[31:0][24] yport[24] re clk 2
.latch $0\yport[31:0][25] yport[25] re clk 2
.latch $0\yport[31:0][26] yport[26] re clk 2
.latch $0\yport[31:0][27] yport[27] re clk 2
.latch $0\yport[31:0][28] yport[28] re clk 2
.latch $0\yport[31:0][29] yport[29] re clk 2
.latch $0\yport[31:0][30] yport[30] re clk 2
.latch $0\yport[31:0][31] yport[31] re clk 2
.latch $0\uport[31:0][0] uport[0] re clk 2
.latch $0\uport[31:0][1] uport[1] re clk 2
.latch $0\uport[31:0][2] uport[2] re clk 2
.latch $0\uport[31:0][3] uport[3] re clk 2
.latch $0\uport[31:0][4] uport[4] re clk 2
.latch $0\uport[31:0][5] uport[5] re clk 2
.latch $0\uport[31:0][6] uport[6] re clk 2
.latch $0\uport[31:0][7] uport[7] re clk 2
.latch $0\uport[31:0][8] uport[8] re clk 2
.latch $0\uport[31:0][9] uport[9] re clk 2
.latch $0\uport[31:0][10] uport[10] re clk 2
.latch $0\uport[31:0][11] uport[11] re clk 2
.latch $0\uport[31:0][12] uport[12] re clk 2
.latch $0\uport[31:0][13] uport[13] re clk 2
.latch $0\uport[31:0][14] uport[14] re clk 2
.latch $0\uport[31:0][15] uport[15] re clk 2
.latch $0\uport[31:0][16] uport[16] re clk 2
.latch $0\uport[31:0][17] uport[17] re clk 2
.latch $0\uport[31:0][18] uport[18] re clk 2
.latch $0\uport[31:0][19] uport[19] re clk 2
.latch $0\uport[31:0][20] uport[20] re clk 2
.latch $0\uport[31:0][21] uport[21] re clk 2
.latch $0\uport[31:0][22] uport[22] re clk 2
.latch $0\uport[31:0][23] uport[23] re clk 2
.latch $0\uport[31:0][24] uport[24] re clk 2
.latch $0\uport[31:0][25] uport[25] re clk 2
.latch $0\uport[31:0][26] uport[26] re clk 2
.latch $0\uport[31:0][27] uport[27] re clk 2
.latch $0\uport[31:0][28] uport[28] re clk 2
.latch $0\uport[31:0][29] uport[29] re clk 2
.latch $0\uport[31:0][30] uport[30] re clk 2
.latch $0\uport[31:0][31] uport[31] re clk 2
.subckt mult_36 A[35]=uport[0] A[34]=uport[1] A[33]=uport[2] A[32]=uport[3] A[31]=uport[4] A[30]=uport[5] A[29]=uport[6] A[28]=uport[7] A[27]=uport[8] A[26]=uport[9] A[25]=uport[10] A[24]=uport[11] A[23]=uport[12] A[22]=uport[13] A[21]=uport[14] A[20]=uport[15] A[19]=uport[16] A[18]=uport[17] A[17]=uport[18] A[16]=uport[19] A[15]=uport[20] A[14]=uport[21] A[13]=uport[22] A[12]=uport[23] A[11]=uport[24] A[10]=uport[25] A[9]=uport[26] A[8]=uport[27] A[7]=uport[28] A[6]=uport[29] A[5]=uport[30] A[4]=uport[31] A[3]=$false A[2]=$false A[1]=$false A[0]=$false B[35]=dxport[0] B[34]=dxport[1] B[33]=dxport[2] B[32]=dxport[3] B[31]=dxport[4] B[30]=dxport[5] B[29]=dxport[6] B[28]=dxport[7] B[27]=dxport[8] B[26]=dxport[9] B[25]=dxport[10] B[24]=dxport[11] B[23]=dxport[12] B[22]=dxport[13] B[21]=dxport[14] B[20]=dxport[15] B[19]=dxport[16] B[18]=dxport[17] B[17]=dxport[18] B[16]=dxport[19] B[15]=dxport[20] B[14]=dxport[21] B[13]=dxport[22] B[12]=dxport[23] B[11]=dxport[24] B[10]=dxport[25] B[9]=dxport[26] B[8]=dxport[27] B[7]=dxport[28] B[6]=dxport[29] B[5]=dxport[30] B[4]=dxport[31] B[3]=$false B[2]=$false B[1]=$false B[0]=$false Y[71]=temp[0] Y[70]=temp[1] Y[69]=temp[2] Y[68]=temp[3] Y[67]=temp[4] Y[66]=temp[5] Y[65]=temp[6] Y[64]=temp[7] Y[63]=temp[8] Y[62]=temp[9] Y[61]=temp[10] Y[60]=temp[11] Y[59]=temp[12] Y[58]=temp[13] Y[57]=temp[14] Y[56]=temp[15] Y[55]=temp[16] Y[54]=temp[17] Y[53]=temp[18] Y[52]=temp[19] Y[51]=temp[20] Y[50]=temp[21] Y[49]=temp[22] Y[48]=temp[23] Y[47]=temp[24] Y[46]=temp[25] Y[45]=temp[26] Y[44]=temp[27] Y[43]=temp[28] Y[42]=temp[29] Y[41]=temp[30] Y[40]=temp[31] Y[39]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[39] Y[38]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[38] Y[37]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[37] Y[36]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[36] Y[35]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[35] Y[34]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[34] Y[33]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[33] Y[32]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[32] Y[31]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[31] Y[30]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[30] Y[29]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[29] Y[28]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[28] Y[27]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[27] Y[26]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[26] Y[25]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[25] Y[24]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[24] Y[23]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[23] Y[22]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[22] Y[21]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[21] Y[20]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[20] Y[19]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[19] Y[18]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[18] Y[17]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[17] Y[16]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[16] Y[15]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[15] Y[14]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[14] Y[13]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[13] Y[12]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[12] Y[11]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[11] Y[10]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[10] Y[9]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[9] Y[8]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[8] Y[7]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[7] Y[6]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[6] Y[5]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[5] Y[4]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[4] Y[3]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[3] Y[2]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[2] Y[1]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[1] Y[0]=$techmap37$mul$./benchmark/diffeq2.v:46$1.Y[0]
.subckt mult_36 A[35]=yport[0] A[34]=yport[1] A[33]=yport[2] A[32]=yport[3] A[31]=yport[4] A[30]=yport[5] A[29]=yport[6] A[28]=yport[7] A[27]=yport[8] A[26]=yport[9] A[25]=yport[10] A[24]=yport[11] A[23]=yport[12] A[22]=yport[13] A[21]=yport[14] A[20]=yport[15] A[19]=yport[16] A[18]=yport[17] A[17]=yport[18] A[16]=yport[19] A[15]=yport[20] A[14]=yport[21] A[13]=yport[22] A[12]=yport[23] A[11]=yport[24] A[10]=yport[25] A[9]=yport[26] A[8]=yport[27] A[7]=yport[28] A[6]=yport[29] A[5]=yport[30] A[4]=yport[31] A[3]=$false A[2]=$false A[1]=$false A[0]=$false B[35]=$true B[34]=$true B[33]=$false B[32]=$false B[31]=$false B[30]=$false B[29]=$false B[28]=$false B[27]=$false B[26]=$false B[25]=$false B[24]=$false B[23]=$false B[22]=$false B[21]=$false B[20]=$false B[19]=$false B[18]=$false B[17]=$false B[16]=$false B[15]=$false B[14]=$false B[13]=$false B[12]=$false B[11]=$false B[10]=$false B[9]=$false B[8]=$false B[7]=$false B[6]=$false B[5]=$false B[4]=$false B[3]=$false B[2]=$false B[1]=$false B[0]=$false Y[71]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[0] Y[70]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[1] Y[69]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[2] Y[68]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[3] Y[67]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[4] Y[66]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[5] Y[65]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[6] Y[64]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[7] Y[63]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[8] Y[62]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[9] Y[61]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[10] Y[60]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[11] Y[59]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[12] Y[58]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[13] Y[57]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[14] Y[56]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[15] Y[55]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[16] Y[54]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[17] Y[53]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[18] Y[52]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[19] Y[51]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[20] Y[50]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[21] Y[49]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[22] Y[48]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[23] Y[47]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[24] Y[46]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[25] Y[45]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[26] Y[44]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[27] Y[43]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[28] Y[42]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[29] Y[41]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[30] Y[40]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[31] Y[39]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[39] Y[38]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[38] Y[37]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[37] Y[36]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[36] Y[35]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[35] Y[34]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[34] Y[33]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[33] Y[32]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[32] Y[31]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[31] Y[30]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[30] Y[29]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[29] Y[28]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[28] Y[27]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[27] Y[26]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[26] Y[25]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[25] Y[24]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[24] Y[23]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[23] Y[22]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[22] Y[21]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[21] Y[20]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[20] Y[19]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[19] Y[18]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[18] Y[17]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[17] Y[16]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[16] Y[15]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[15] Y[14]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[14] Y[13]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[13] Y[12]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[12] Y[11]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[11] Y[10]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[10] Y[9]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[9] Y[8]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[8] Y[7]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[7] Y[6]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[6] Y[5]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[5] Y[4]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[4] Y[3]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[3] Y[2]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[2] Y[1]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[1] Y[0]=$techmap43$mul$./benchmark/diffeq2.v:60$10.Y[0]
.subckt mult_36 A[35]=dxport[0] A[34]=dxport[1] A[33]=dxport[2] A[32]=dxport[3] A[31]=dxport[4] A[30]=dxport[5] A[29]=dxport[6] A[28]=dxport[7] A[27]=dxport[8] A[26]=dxport[9] A[25]=dxport[10] A[24]=dxport[11] A[23]=dxport[12] A[22]=dxport[13] A[21]=dxport[14] A[20]=dxport[15] A[19]=dxport[16] A[18]=dxport[17] A[17]=dxport[18] A[16]=dxport[19] A[15]=dxport[20] A[14]=dxport[21] A[13]=dxport[22] A[12]=dxport[23] A[11]=dxport[24] A[10]=dxport[25] A[9]=dxport[26] A[8]=dxport[27] A[7]=dxport[28] A[6]=dxport[29] A[5]=dxport[30] A[4]=dxport[31] A[3]=$false A[2]=$false A[1]=$false A[0]=$false B[35]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[0] B[34]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[1] B[33]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[2] B[32]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[3] B[31]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[4] B[30]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[5] B[29]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[6] B[28]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[7] B[27]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[8] B[26]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[9] B[25]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[10] B[24]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[11] B[23]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[12] B[22]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[13] B[21]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[14] B[20]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[15] B[19]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[16] B[18]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[17] B[17]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[18] B[16]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[19] B[15]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[20] B[14]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[21] B[13]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[22] B[12]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[23] B[11]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[24] B[10]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[25] B[9]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[26] B[8]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[27] B[7]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[28] B[6]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[29] B[5]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[30] B[4]=$techmap35$mul$./benchmark/diffeq2.v:60$10.Y[31] B[3]=$false B[2]=$false B[1]=$false B[0]=$false Y[71]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[0] Y[70]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[1] Y[69]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[2] Y[68]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[3] Y[67]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[4] Y[66]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[5] Y[65]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[6] Y[64]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[7] Y[63]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[8] Y[62]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[9] Y[61]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[10] Y[60]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[11] Y[59]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[12] Y[58]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[13] Y[57]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[14] Y[56]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[15] Y[55]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[16] Y[54]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[17] Y[53]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[18] Y[52]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[19] Y[51]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[20] Y[50]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[21] Y[49]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[22] Y[48]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[23] Y[47]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[24] Y[46]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[25] Y[45]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[26] Y[44]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[27] Y[43]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[28] Y[42]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[29] Y[41]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[30] Y[40]=$techmap$sub$./benchmark/diffeq2.v:60$12.$auto$alumacc.cc:485:replace_alu$130.B[31] Y[39]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[39] Y[38]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[38] Y[37]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[37] Y[36]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[36] Y[35]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[35] Y[34]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[34] Y[33]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[33] Y[32]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[32] Y[31]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[31] Y[30]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[30] Y[29]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[29] Y[28]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[28] Y[27]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[27] Y[26]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[26] Y[25]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[25] Y[24]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[24] Y[23]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[23] Y[22]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[22] Y[21]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[21] Y[20]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[20] Y[19]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[19] Y[18]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[18] Y[17]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[17] Y[16]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[16] Y[15]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[15] Y[14]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[14] Y[13]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[13] Y[12]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[12] Y[11]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[11] Y[10]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[10] Y[9]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[9] Y[8]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[8] Y[7]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[7] Y[6]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[6] Y[5]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[5] Y[4]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[4] Y[3]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[3] Y[2]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[2] Y[1]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[1] Y[0]=$techmap41$mul$./benchmark/diffeq2.v:60$11.Y[0]
.subckt mult_36 A[35]=xport[0] A[34]=xport[1] A[33]=xport[2] A[32]=xport[3] A[31]=xport[4] A[30]=xport[5] A[29]=xport[6] A[28]=xport[7] A[27]=xport[8] A[26]=xport[9] A[25]=xport[10] A[24]=xport[11] A[23]=xport[12] A[22]=xport[13] A[21]=xport[14] A[20]=xport[15] A[19]=xport[16] A[18]=xport[17] A[17]=xport[18] A[16]=xport[19] A[15]=xport[20] A[14]=xport[21] A[13]=xport[22] A[12]=xport[23] A[11]=xport[24] A[10]=xport[25] A[9]=xport[26] A[8]=xport[27] A[7]=xport[28] A[6]=xport[29] A[5]=xport[30] A[4]=xport[31] A[3]=$false A[2]=$false A[1]=$false A[0]=$false B[35]=$true B[34]=$false B[33]=$true B[32]=$false B[31]=$false B[30]=$false B[29]=$false B[28]=$false B[27]=$false B[26]=$false B[25]=$false B[24]=$false B[23]=$false B[22]=$false B[21]=$false B[20]=$false B[19]=$false B[18]=$false B[17]=$false B[16]=$false B[15]=$false B[14]=$false B[13]=$false B[12]=$false B[11]=$false B[10]=$false B[9]=$false B[8]=$false B[7]=$false B[6]=$false B[5]=$false B[4]=$false B[3]=$false B[2]=$false B[1]=$false B[0]=$false Y[71]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[0] Y[70]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[1] Y[69]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[2] Y[68]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[3] Y[67]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[4] Y[66]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[5] Y[65]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[6] Y[64]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[7] Y[63]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[8] Y[62]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[9] Y[61]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[10] Y[60]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[11] Y[59]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[12] Y[58]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[13] Y[57]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[14] Y[56]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[15] Y[55]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[16] Y[54]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[17] Y[53]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[18] Y[52]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[19] Y[51]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[20] Y[50]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[21] Y[49]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[22] Y[48]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[23] Y[47]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[24] Y[46]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[25] Y[45]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[26] Y[44]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[27] Y[43]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[28] Y[42]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[29] Y[41]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[30] Y[40]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[31] Y[39]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[39] Y[38]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[38] Y[37]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[37] Y[36]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[36] Y[35]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[35] Y[34]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[34] Y[33]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[33] Y[32]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[32] Y[31]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[31] Y[30]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[30] Y[29]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[29] Y[28]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[28] Y[27]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[27] Y[26]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[26] Y[25]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[25] Y[24]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[24] Y[23]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[23] Y[22]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[22] Y[21]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[21] Y[20]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[20] Y[19]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[19] Y[18]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[18] Y[17]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[17] Y[16]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[16] Y[15]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[15] Y[14]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[14] Y[13]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[13] Y[12]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[12] Y[11]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[11] Y[10]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[10] Y[9]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[9] Y[8]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[8] Y[7]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[7] Y[6]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[6] Y[5]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[5] Y[4]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[4] Y[3]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[3] Y[2]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[2] Y[1]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[1] Y[0]=$techmap42$mul$./benchmark/diffeq2.v:60$7.Y[0]
.subckt mult_36 A[35]=temp[0] A[34]=temp[1] A[33]=temp[2] A[32]=temp[3] A[31]=temp[4] A[30]=temp[5] A[29]=temp[6] A[28]=temp[7] A[27]=temp[8] A[26]=temp[9] A[25]=temp[10] A[24]=temp[11] A[23]=temp[12] A[22]=temp[13] A[21]=temp[14] A[20]=temp[15] A[19]=temp[16] A[18]=temp[17] A[17]=temp[18] A[16]=temp[19] A[15]=temp[20] A[14]=temp[21] A[13]=temp[22] A[12]=temp[23] A[11]=temp[24] A[10]=temp[25] A[9]=temp[26] A[8]=temp[27] A[7]=temp[28] A[6]=temp[29] A[5]=temp[30] A[4]=temp[31] A[3]=$false A[2]=$false A[1]=$false A[0]=$false B[35]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[0] B[34]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[1] B[33]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[2] B[32]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[3] B[31]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[4] B[30]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[5] B[29]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[6] B[28]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[7] B[27]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[8] B[26]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[9] B[25]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[10] B[24]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[11] B[23]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[12] B[22]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[13] B[21]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[14] B[20]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[15] B[19]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[16] B[18]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[17] B[17]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[18] B[16]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[19] B[15]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[20] B[14]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[21] B[13]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[22] B[12]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[23] B[11]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[24] B[10]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[25] B[9]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[26] B[8]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[27] B[7]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[28] B[6]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[29] B[5]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[30] B[4]=$techmap33$mul$./benchmark/diffeq2.v:60$7.Y[31] B[3]=$false B[2]=$false B[1]=$false B[0]=$false Y[71]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0] Y[70]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[1] Y[69]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[2] Y[68]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[3] Y[67]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[4] Y[66]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[5] Y[65]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[6] Y[64]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[7] Y[63]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[8] Y[62]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[9] Y[61]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[10] Y[60]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[11] Y[59]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[12] Y[58]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[13] Y[57]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[14] Y[56]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[15] Y[55]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[16] Y[54]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[17] Y[53]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[18] Y[52]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[19] Y[51]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[20] Y[50]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[21] Y[49]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[22] Y[48]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[23] Y[47]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[24] Y[46]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[25] Y[45]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[26] Y[44]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[27] Y[43]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[28] Y[42]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[29] Y[41]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[30] Y[40]=$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[31] Y[39]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[39] Y[38]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[38] Y[37]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[37] Y[36]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[36] Y[35]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[35] Y[34]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[34] Y[33]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[33] Y[32]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[32] Y[31]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[31] Y[30]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[30] Y[29]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[29] Y[28]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[28] Y[27]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[27] Y[26]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[26] Y[25]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[25] Y[24]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[24] Y[23]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[23] Y[22]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[22] Y[21]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[21] Y[20]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[20] Y[19]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[19] Y[18]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[18] Y[17]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[17] Y[16]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[16] Y[15]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[15] Y[14]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[14] Y[13]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[13] Y[12]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[12] Y[11]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[11] Y[10]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[10] Y[9]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[9] Y[8]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[8] Y[7]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[7] Y[6]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[6] Y[5]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[5] Y[4]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[4] Y[3]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[3] Y[2]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[2] Y[1]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[1] Y[0]=$techmap39$mul$./benchmark/diffeq2.v:60$8.Y[0]
.end
