// Seed: 197202052
module module_0 (
    output wor id_0,
    output tri id_1,
    input supply0 id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wand id_5,
    input supply0 id_6,
    input supply0 id_7,
    input wand id_8,
    output uwire id_9,
    input tri0 id_10,
    input supply1 id_11,
    output wand id_12
);
  assign id_12.id_6 = id_7;
endmodule
module module_1 #(
    parameter id_11 = 32'd86,
    parameter id_2  = 32'd25,
    parameter id_6  = 32'd52,
    parameter id_7  = 32'd96,
    parameter id_8  = 32'd75
) (
    output tri0 id_0,
    input uwire id_1,
    input tri _id_2,
    input wire id_3,
    input supply1 id_4,
    input supply1 id_5,
    input tri1 _id_6,
    output uwire _id_7,
    input tri1 _id_8
    , id_14,
    input supply0 id_9,
    input wire id_10,
    input wor _id_11,
    input tri0 id_12
);
  logic [id_11 : id_7  #  (
      .  id_11(  -1  ),
      .  id_2 (  -1  ),
      .  id_6 (  -1  ),
      .  id_8 (  1  )
)] id_15;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_9,
      id_9,
      id_3,
      id_4,
      id_1,
      id_10,
      id_0,
      id_1,
      id_12,
      id_0
  );
  assign modCall_1.id_10 = 0;
  wire id_16;
endmodule
