
---------- Begin Simulation Statistics ----------
host_inst_rate                                 365203                       # Simulator instruction rate (inst/s)
host_mem_usage                                 406232                       # Number of bytes of host memory used
host_seconds                                    54.76                       # Real time elapsed on the host
host_tick_rate                              325370140                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.017819                       # Number of seconds simulated
sim_ticks                                 17818660500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4256939                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 23481.078462                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 19912.631503                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4234240                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency      532997000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.005332                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                22699                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              8821                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    276347500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003260                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           13878                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2851610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 59821.139714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 65359.592873                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2799840                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    3096940403                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.018155                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses               51770                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            25503                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   1716800426                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          26267                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 16132.548859                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 40561.917600                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 242.320960                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs              4032                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            8301                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     65046437                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    336704478                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7108549                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 48744.274839                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 49648.721534                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7034080                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      3629937403                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.010476                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 74469                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              34324                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   1993147926                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.005647                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            40145                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.965813                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            988.992634                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7108549                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 48744.274839                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 49648.721534                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7034080                       # number of overall hits
system.cpu.dcache.overall_miss_latency     3629937403                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.010476                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                74469                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             34324                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   1993147926                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.005647                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           40145                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  28098                       # number of replacements
system.cpu.dcache.sampled_refs                  29122                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                988.992634                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7056871                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505699914000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    25299                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11139381                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14283.798570                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11394.208696                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11064437                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1070485000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.006728                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                74944                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              2195                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    828894500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006531                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           72747                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        25500                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 152.090572                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        51000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11139381                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14283.798570                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11394.208696                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11064437                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1070485000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.006728                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 74944                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               2195                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    828894500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.006531                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            72747                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.809523                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            414.475880                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11139381                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14283.798570                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11394.208696                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11064437                       # number of overall hits
system.cpu.icache.overall_miss_latency     1070485000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.006728                       # miss rate for overall accesses
system.cpu.icache.overall_misses                74944                       # number of overall misses
system.cpu.icache.overall_mshr_hits              2195                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    828894500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.006531                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           72747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  72308                       # number of replacements
system.cpu.icache.sampled_refs                  72749                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                414.475880                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11064437                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 101312.296097                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      1544505954                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 15245                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    15244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     121648.942145                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 110307.802452                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         7466                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            946185472                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.510234                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       7778                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     681                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       782854474                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.465560                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  7097                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      86627                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       78283.505155                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  67037.558685                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          85366                       # number of ReadReq hits
system.l2.ReadReq_miss_latency               98715500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.014557                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         1261                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       194                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency          71395000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.012294                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    1065                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   11023                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    57750.667241                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 41828.959630                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           636585605                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     11023                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      461080622                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11023                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    25299                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        25299                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.145257                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      101871                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        115599.178228                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   104661.783141                       # average overall mshr miss latency
system.l2.demand_hits                           92832                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1044900972                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.088730                       # miss rate for demand accesses
system.l2.demand_misses                          9039                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        875                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          854249474                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.080121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                     8162                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.071385                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.239213                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   1169.578172                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3919.272751                       # Average occupied blocks per context
system.l2.overall_accesses                     101871                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       115599.178228                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  102480.259239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          92832                       # number of overall hits
system.l2.overall_miss_latency             1044900972                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.088730                       # miss rate for overall accesses
system.l2.overall_misses                         9039                       # number of overall misses
system.l2.overall_mshr_hits                       875                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        2398755428                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.229771                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   23407                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.395408                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          6028                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        14192                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        36501                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            19358                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         2951                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           9398                       # number of replacements
system.l2.sampled_refs                          17438                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       5088.850923                       # Cycle average of tags in use
system.l2.total_refs                            89723                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8634                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3533281                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3533187                       # DTB hits
system.switch_cpus.dtb.data_misses                 94                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2118869                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2118830                       # DTB read hits
system.switch_cpus.dtb.read_misses                 39                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1414412                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1414357                       # DTB write hits
system.switch_cpus.dtb.write_misses                55                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000112                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000095                       # ITB hits
system.switch_cpus.itb.fetch_misses                17                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 29348375                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3723635                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         251064                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       410605                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        40147                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       472106                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         488094                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           5812                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       363562                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       371068                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      5913652                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.718994                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.418102                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      2962939     50.10%     50.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       904225     15.29%     65.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       415916      7.03%     72.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       403013      6.81%     79.24% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       403736      6.83%     86.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       192578      3.26%     89.33% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       147181      2.49%     91.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       112996      1.91%     93.73% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       371068      6.27%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      5913652                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10165532                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2313029                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3782914                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        40118                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10165532                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts       989682                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.628894                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.628894                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       988636                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           31                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        10138                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     12433015                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3142325                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      1770295                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       186996                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           83                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        12395                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3909603                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3908260                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1343                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2361052                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2360784                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              268                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1548551                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1547476                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            1075                       # DTB write misses
system.switch_cpus_1.fetch.Branches            488094                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1139284                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             2946650                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        38837                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             12600924                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        121324                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.077611                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1139284                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       256876                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.003663                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      6100648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.065506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.355383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4293302     70.37%     70.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          30841      0.51%     70.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          75535      1.24%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          48778      0.80%     72.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         165445      2.71%     75.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          48062      0.79%     76.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          49443      0.81%     77.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          40005      0.66%     77.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1349237     22.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      6100648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                188297                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         377609                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              179198                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.690837                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4128625                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1597172                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7535690                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10429520                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.752962                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5674087                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.658389                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10434298                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        42171                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         66584                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2604784                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       280461                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1733328                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     11157570                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2531453                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       116468                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10633579                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1515                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          222                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       186996                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         4603                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       192704                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        36785                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3049                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       291731                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       263432                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3049                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3523                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        38648                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.590093                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.590093                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3977518     37.00%     37.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult       389677      3.62%     40.62% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     40.62% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1331252     12.38%     53.01% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     53.01% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        18131      0.17%     53.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult       851284      7.92%     61.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv         6164      0.06%     61.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2561127     23.82%     84.98% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1614895     15.02%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     10750048                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       367351                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.034172                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        51510     14.02%     14.02% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult        52743     14.36%     28.38% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     28.38% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd        16473      4.48%     32.86% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     32.86% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     32.86% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        96802     26.35%     59.22% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       104885     28.55%     87.77% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        44938     12.23%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      6100648                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.762116                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     2.021514                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2534751     41.55%     41.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1       980550     16.07%     57.62% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       648712     10.63%     68.26% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       589253      9.66%     77.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       609000      9.98%     87.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       347039      5.69%     93.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       246502      4.04%     97.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       104620      1.71%     99.34% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        40221      0.66%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      6100648                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.709356                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         10978372                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        10750048                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined       978186                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        35045                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       639262                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1139306                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1139284                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              22                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       609358                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       446288                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2604784                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1733328                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6288945                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       495256                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012480                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        58121                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3246565                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       431311                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          453                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     18391939                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     12135119                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9347495                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1674571                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       186996                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       497259                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1334958                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       949924                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28900                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
