<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p26" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_26{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_26{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_26{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_26{left:82px;bottom:998px;letter-spacing:-0.2px;}
#t5_26{left:140px;bottom:998px;letter-spacing:-0.14px;}
#t6_26{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t7_26{left:424px;bottom:998px;letter-spacing:-0.12px;}
#t8_26{left:689px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9_26{left:689px;bottom:981px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ta_26{left:689px;bottom:964px;letter-spacing:-0.13px;}
#tb_26{left:689px;bottom:947px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tc_26{left:189px;bottom:923px;}
#td_26{left:424px;bottom:923px;letter-spacing:-0.13px;}
#te_26{left:424px;bottom:901px;letter-spacing:-0.11px;}
#tf_26{left:424px;bottom:885px;letter-spacing:-0.13px;}
#tg_26{left:424px;bottom:868px;letter-spacing:-0.11px;}
#th_26{left:424px;bottom:851px;letter-spacing:-0.11px;}
#ti_26{left:424px;bottom:834px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tj_26{left:189px;bottom:810px;letter-spacing:-0.11px;}
#tk_26{left:424px;bottom:810px;letter-spacing:-0.12px;}
#tl_26{left:83px;bottom:785px;letter-spacing:-0.17px;}
#tm_26{left:140px;bottom:785px;letter-spacing:-0.12px;}
#tn_26{left:189px;bottom:785px;letter-spacing:-0.12px;}
#to_26{left:189px;bottom:764px;letter-spacing:-0.13px;}
#tp_26{left:424px;bottom:785px;letter-spacing:-0.12px;}
#tq_26{left:689px;bottom:785px;letter-spacing:-0.11px;}
#tr_26{left:689px;bottom:768px;}
#ts_26{left:83px;bottom:739px;letter-spacing:-0.17px;}
#tt_26{left:140px;bottom:739px;letter-spacing:-0.12px;}
#tu_26{left:189px;bottom:739px;letter-spacing:-0.12px;}
#tv_26{left:189px;bottom:718px;letter-spacing:-0.13px;}
#tw_26{left:424px;bottom:739px;letter-spacing:-0.12px;}
#tx_26{left:689px;bottom:739px;letter-spacing:-0.11px;}
#ty_26{left:689px;bottom:723px;}
#tz_26{left:83px;bottom:694px;letter-spacing:-0.17px;}
#t10_26{left:140px;bottom:694px;letter-spacing:-0.13px;}
#t11_26{left:189px;bottom:694px;letter-spacing:-0.13px;}
#t12_26{left:424px;bottom:694px;letter-spacing:-0.12px;}
#t13_26{left:689px;bottom:694px;letter-spacing:-0.11px;}
#t14_26{left:689px;bottom:677px;}
#t15_26{left:83px;bottom:652px;letter-spacing:-0.17px;}
#t16_26{left:140px;bottom:652px;letter-spacing:-0.13px;}
#t17_26{left:189px;bottom:652px;letter-spacing:-0.13px;}
#t18_26{left:424px;bottom:652px;letter-spacing:-0.12px;}
#t19_26{left:689px;bottom:652px;letter-spacing:-0.11px;}
#t1a_26{left:689px;bottom:635px;}
#t1b_26{left:83px;bottom:611px;letter-spacing:-0.17px;}
#t1c_26{left:140px;bottom:611px;letter-spacing:-0.13px;}
#t1d_26{left:189px;bottom:611px;letter-spacing:-0.14px;}
#t1e_26{left:424px;bottom:611px;letter-spacing:-0.12px;}
#t1f_26{left:689px;bottom:611px;letter-spacing:-0.11px;}
#t1g_26{left:689px;bottom:594px;}
#t1h_26{left:83px;bottom:570px;letter-spacing:-0.17px;}
#t1i_26{left:140px;bottom:570px;letter-spacing:-0.13px;}
#t1j_26{left:189px;bottom:570px;letter-spacing:-0.13px;}
#t1k_26{left:424px;bottom:570px;letter-spacing:-0.12px;}
#t1l_26{left:689px;bottom:570px;letter-spacing:-0.11px;}
#t1m_26{left:689px;bottom:553px;}
#t1n_26{left:83px;bottom:529px;letter-spacing:-0.17px;}
#t1o_26{left:140px;bottom:529px;letter-spacing:-0.13px;}
#t1p_26{left:189px;bottom:529px;letter-spacing:-0.14px;}
#t1q_26{left:424px;bottom:529px;letter-spacing:-0.12px;}
#t1r_26{left:689px;bottom:529px;letter-spacing:-0.11px;}
#t1s_26{left:689px;bottom:512px;}
#t1t_26{left:83px;bottom:487px;letter-spacing:-0.17px;}
#t1u_26{left:140px;bottom:487px;letter-spacing:-0.13px;}
#t1v_26{left:189px;bottom:487px;letter-spacing:-0.14px;}
#t1w_26{left:424px;bottom:487px;letter-spacing:-0.12px;}
#t1x_26{left:689px;bottom:487px;letter-spacing:-0.11px;}
#t1y_26{left:689px;bottom:470px;}
#t1z_26{left:83px;bottom:446px;letter-spacing:-0.13px;}
#t20_26{left:140px;bottom:446px;letter-spacing:-0.13px;}
#t21_26{left:189px;bottom:446px;letter-spacing:-0.13px;}
#t22_26{left:424px;bottom:446px;letter-spacing:-0.11px;}
#t23_26{left:689px;bottom:446px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t24_26{left:689px;bottom:429px;letter-spacing:-0.12px;}
#t25_26{left:189px;bottom:405px;letter-spacing:-0.12px;}
#t26_26{left:424px;bottom:405px;letter-spacing:-0.12px;}
#t27_26{left:689px;bottom:405px;letter-spacing:-0.11px;}
#t28_26{left:689px;bottom:388px;letter-spacing:-0.1px;}
#t29_26{left:83px;bottom:364px;letter-spacing:-0.17px;}
#t2a_26{left:140px;bottom:364px;letter-spacing:-0.14px;}
#t2b_26{left:189px;bottom:364px;letter-spacing:-0.15px;}
#t2c_26{left:424px;bottom:364px;letter-spacing:-0.12px;}
#t2d_26{left:189px;bottom:339px;}
#t2e_26{left:424px;bottom:339px;letter-spacing:-0.11px;}
#t2f_26{left:424px;bottom:322px;letter-spacing:-0.11px;}
#t2g_26{left:189px;bottom:298px;}
#t2h_26{left:424px;bottom:298px;letter-spacing:-0.13px;}
#t2i_26{left:189px;bottom:273px;letter-spacing:-0.1px;}
#t2j_26{left:424px;bottom:273px;letter-spacing:-0.12px;}
#t2k_26{left:424px;bottom:257px;letter-spacing:-0.11px;}
#t2l_26{left:424px;bottom:240px;letter-spacing:-0.1px;}
#t2m_26{left:424px;bottom:223px;letter-spacing:-0.13px;}
#t2n_26{left:424px;bottom:206px;letter-spacing:-0.11px;}
#t2o_26{left:424px;bottom:189px;letter-spacing:-0.11px;word-spacing:-0.19px;}
#t2p_26{left:424px;bottom:173px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t2q_26{left:83px;bottom:148px;letter-spacing:-0.17px;}
#t2r_26{left:140px;bottom:148px;letter-spacing:-0.14px;}
#t2s_26{left:189px;bottom:148px;letter-spacing:-0.14px;}
#t2t_26{left:424px;bottom:148px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t2u_26{left:424px;bottom:131px;letter-spacing:-0.08px;}
#t2v_26{left:689px;bottom:148px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2w_26{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t2x_26{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2y_26{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t2z_26{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t30_26{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t31_26{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t32_26{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t33_26{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t34_26{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t35_26{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_26{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_26{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_26{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_26{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_26{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts26" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg26Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg26" style="-webkit-user-select: none;"><object width="935" height="1210" data="26/26.svg" type="image/svg+xml" id="pdf26" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_26" class="t s1_26">2-10 </span><span id="t2_26" class="t s1_26">Vol. 4 </span>
<span id="t3_26" class="t s2_26">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_26" class="t s3_26">BDH </span><span id="t5_26" class="t s3_26">189 </span><span id="t6_26" class="t s3_26">IA32_XAPIC_DISABLE_STATUS </span><span id="t7_26" class="t s3_26">xAPIC Disable Status (R/O) </span><span id="t8_26" class="t s3_26">If CPUID.(EAX-07H, </span>
<span id="t9_26" class="t s3_26">ECX=0):EDX[29]=1 and </span>
<span id="ta_26" class="t s3_26">IA32_ARCH_CAPABILITIES </span>
<span id="tb_26" class="t s3_26">[21] = 1 </span>
<span id="tc_26" class="t s3_26">0 </span><span id="td_26" class="t s3_26">LEGACY_XAPIC_DISABLED </span>
<span id="te_26" class="t s3_26">When set, indicates that the local APIC is in </span>
<span id="tf_26" class="t s3_26">x2APIC mode (IA32_APIC_BASE.EXTD = 1) </span>
<span id="tg_26" class="t s3_26">and that attempts to clear </span>
<span id="th_26" class="t s3_26">IA32_APIC_BASE.EXTD will fail (e.g., </span>
<span id="ti_26" class="t s3_26">WRMSR will #GP). </span>
<span id="tj_26" class="t s3_26">63:1 </span><span id="tk_26" class="t s3_26">Reserved </span>
<span id="tl_26" class="t s3_26">C1H </span><span id="tm_26" class="t s3_26">193 </span><span id="tn_26" class="t s3_26">IA32_PMC0 </span>
<span id="to_26" class="t s3_26">(PERFCTR0) </span>
<span id="tp_26" class="t s3_26">General Performance Counter 0 (R/W) </span><span id="tq_26" class="t s3_26">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="tr_26" class="t s3_26">0 </span>
<span id="ts_26" class="t s3_26">C2H </span><span id="tt_26" class="t s3_26">194 </span><span id="tu_26" class="t s3_26">IA32_PMC1 </span>
<span id="tv_26" class="t s3_26">(PERFCTR1) </span>
<span id="tw_26" class="t s3_26">General Performance Counter 1 (R/W) </span><span id="tx_26" class="t s3_26">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="ty_26" class="t s3_26">1 </span>
<span id="tz_26" class="t s3_26">C3H </span><span id="t10_26" class="t s3_26">195 </span><span id="t11_26" class="t s3_26">IA32_PMC2 </span><span id="t12_26" class="t s3_26">General Performance Counter 2 (R/W) </span><span id="t13_26" class="t s3_26">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t14_26" class="t s3_26">2 </span>
<span id="t15_26" class="t s3_26">C4H </span><span id="t16_26" class="t s3_26">196 </span><span id="t17_26" class="t s3_26">IA32_PMC3 </span><span id="t18_26" class="t s3_26">General Performance Counter 3 (R/W) </span><span id="t19_26" class="t s3_26">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t1a_26" class="t s3_26">3 </span>
<span id="t1b_26" class="t s3_26">C5H </span><span id="t1c_26" class="t s3_26">197 </span><span id="t1d_26" class="t s3_26">IA32_PMC4 </span><span id="t1e_26" class="t s3_26">General Performance Counter 4 (R/W) </span><span id="t1f_26" class="t s3_26">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t1g_26" class="t s3_26">4 </span>
<span id="t1h_26" class="t s3_26">C6H </span><span id="t1i_26" class="t s3_26">198 </span><span id="t1j_26" class="t s3_26">IA32_PMC5 </span><span id="t1k_26" class="t s3_26">General Performance Counter 5 (R/W) </span><span id="t1l_26" class="t s3_26">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t1m_26" class="t s3_26">5 </span>
<span id="t1n_26" class="t s3_26">C7H </span><span id="t1o_26" class="t s3_26">199 </span><span id="t1p_26" class="t s3_26">IA32_PMC6 </span><span id="t1q_26" class="t s3_26">General Performance Counter 6 (R/W) </span><span id="t1r_26" class="t s3_26">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t1s_26" class="t s3_26">6 </span>
<span id="t1t_26" class="t s3_26">C8H </span><span id="t1u_26" class="t s3_26">200 </span><span id="t1v_26" class="t s3_26">IA32_PMC7 </span><span id="t1w_26" class="t s3_26">General Performance Counter 7 (R/W) </span><span id="t1x_26" class="t s3_26">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t1y_26" class="t s3_26">7 </span>
<span id="t1z_26" class="t s3_26">CFH </span><span id="t20_26" class="t s3_26">207 </span><span id="t21_26" class="t s3_26">IA32_CORE_CAPABILITIES </span><span id="t22_26" class="t s3_26">IA32 Core Capabilities Register </span><span id="t23_26" class="t s3_26">If CPUID.(EAX=07H, </span>
<span id="t24_26" class="t s3_26">ECX=0):EDX[30] = 1 </span>
<span id="t25_26" class="t s3_26">63:0 </span><span id="t26_26" class="t s3_26">Reserved. </span><span id="t27_26" class="t s3_26">No architecturally defined </span>
<span id="t28_26" class="t s3_26">bits. </span>
<span id="t29_26" class="t s3_26">E1H </span><span id="t2a_26" class="t s3_26">225 </span><span id="t2b_26" class="t s3_26">IA32_UMWAIT_CONTROL </span><span id="t2c_26" class="t s3_26">UMWAIT Control (R/W) </span>
<span id="t2d_26" class="t s3_26">0 </span><span id="t2e_26" class="t s3_26">C0.2 is not allowed by the OS. Value of “1” </span>
<span id="t2f_26" class="t s3_26">means all C0.2 requests revert to C0.1. </span>
<span id="t2g_26" class="t s3_26">1 </span><span id="t2h_26" class="t s3_26">Reserved </span>
<span id="t2i_26" class="t s3_26">31:2 </span><span id="t2j_26" class="t s3_26">Determines the maximum time in TSC- </span>
<span id="t2k_26" class="t s3_26">quanta that the processor can reside in </span>
<span id="t2l_26" class="t s3_26">either C0.1 or C0.2. A zero value indicates </span>
<span id="t2m_26" class="t s3_26">no maximum time. The maximum time </span>
<span id="t2n_26" class="t s3_26">value is a 32-bit value where the upper 30 </span>
<span id="t2o_26" class="t s3_26">bits come from this field and the lower two </span>
<span id="t2p_26" class="t s3_26">bits are zero. </span>
<span id="t2q_26" class="t s3_26">E7H </span><span id="t2r_26" class="t s3_26">231 </span><span id="t2s_26" class="t s3_26">IA32_MPERF </span><span id="t2t_26" class="t s3_26">TSC Frequency Clock Counter (R/Write to </span>
<span id="t2u_26" class="t s3_26">clear) </span>
<span id="t2v_26" class="t s3_26">If CPUID.06H: ECX[0] = 1 </span>
<span id="t2w_26" class="t s4_26">Table 2-2. </span><span id="t2x_26" class="t s4_26">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2y_26" class="t s5_26">Register </span>
<span id="t2z_26" class="t s5_26">Address </span>
<span id="t30_26" class="t s5_26">Architectural MSR Name / Bit Fields </span>
<span id="t31_26" class="t s5_26">(Former MSR Name) </span><span id="t32_26" class="t s5_26">MSR/Bit Description </span><span id="t33_26" class="t s5_26">Comment </span>
<span id="t34_26" class="t s5_26">Hex </span><span id="t35_26" class="t s5_26">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
