{"Source Block": ["zipcpu/rtl/core/memops.v@224:236@HdlStmProcess", "\t\telse\n\t\t\to_err <= ((i_stb)&&(misaligned));\n\n\tassign\to_busy = (r_wb_cyc_gbl)||(r_wb_cyc_lcl);\n\n\talways @(posedge i_clk)\n\t\tif (i_stb)\n\t\t\to_wreg    <= i_oreg;\n\talways @(posedge i_clk)\n\tif ((OPT_ZERO_ON_IDLE)&&(!i_wb_ack))\n\t\to_result <= 32'h0;\n\telse begin\n\t\tcasez(r_op)\n"], "Clone Blocks": [["zipcpu/rtl/core/memops.v@222:232", "\t\telse if ((o_wb_cyc_gbl)||(o_wb_cyc_lcl))\n\t\t\to_err <= i_wb_err;\n\t\telse\n\t\t\to_err <= ((i_stb)&&(misaligned));\n\n\tassign\to_busy = (r_wb_cyc_gbl)||(r_wb_cyc_lcl);\n\n\talways @(posedge i_clk)\n\t\tif (i_stb)\n\t\t\to_wreg    <= i_oreg;\n\talways @(posedge i_clk)\n"]], "Diff Content": {"Delete": [[230, "\t\tif (i_stb)\n"]], "Add": [[230, "\tif (i_reset)\n"], [230, "\t\to_wreg <= 0;\n"], [230, "\telse if (i_stb)\n"]]}}