// Seed: 359757160
module module_0;
  always repeat (1) id_0 <= 1;
  logic id_1, id_2;
endmodule
`timescale 1 ps / 1 ps
module module_1 (
    input logic id_0,
    input logic id_1
);
  logic id_2, id_3;
  logic id_4;
endmodule
