Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun May 11 12:04:04 2025
| Host         : cax-ThinkPad-T495s running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file VGA_Top_timing_summary_routed.rpt -pb VGA_Top_timing_summary_routed.pb -rpx VGA_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-20  Warning           Non-clocked latch                                                 10          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (136)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (42)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (136)
--------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: vga_inst/disp_ena_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_x_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_x_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_x_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_x_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_x_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_x_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_x_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_y_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_y_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_y_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_y_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_y_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_y_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_y_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (42)
-------------------------------
 There are 42 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.469        0.000                      0                   52        0.047        0.000                      0                   52        3.000        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 19.865}     39.730          25.170          
  clkfbout_clk_wiz_0    {0.000 15.000}     30.000          33.333          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 19.865}     39.730          25.170          
  clkfbout_clk_wiz_0_1  {0.000 15.000}     30.000          33.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         36.469        0.000                      0                   52        0.153        0.000                      0                   52       19.365        0.000                       0                    44  
  clkfbout_clk_wiz_0                                                                                                                                                     22.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       36.474        0.000                      0                   52        0.153        0.000                      0                   52       19.365        0.000                       0                    44  
  clkfbout_clk_wiz_0_1                                                                                                                                                   22.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         36.469        0.000                      0                   52        0.047        0.000                      0                   52  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       36.469        0.000                      0                   52        0.047        0.000                      0                   52  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.469ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/h_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 1.078ns (34.084%)  route 2.085ns (65.916%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.724 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -2.398    vga_inst/CLK
    SLICE_X4Y28          FDCE                                         r  vga_inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.419    -1.979 f  vga_inst/h_count_reg[6]/Q
                         net (fo=9, routed)           1.240    -0.738    vga_inst/h_count_reg[6]
    SLICE_X4Y29          LUT5 (Prop_lut5_I3_O)        0.327    -0.411 r  vga_inst/h_count[4]_i_2/O
                         net (fo=4, routed)           0.844     0.433    vga_inst/h_count[4]_i_2_n_0
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.332     0.765 r  vga_inst/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.765    vga_inst/p_0_in[2]
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    37.724    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[2]/C
                         clock pessimism             -0.412    37.311    
                         clock uncertainty           -0.106    37.205    
    SLICE_X4Y31          FDCE (Setup_fdce_C_D)        0.029    37.234    vga_inst/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.234    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                 36.469    

Slack (MET) :             36.478ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/h_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 1.078ns (34.162%)  route 2.078ns (65.838%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.724 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -2.398    vga_inst/CLK
    SLICE_X4Y28          FDCE                                         r  vga_inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.419    -1.979 f  vga_inst/h_count_reg[6]/Q
                         net (fo=9, routed)           1.240    -0.738    vga_inst/h_count_reg[6]
    SLICE_X4Y29          LUT5 (Prop_lut5_I3_O)        0.327    -0.411 r  vga_inst/h_count[4]_i_2/O
                         net (fo=4, routed)           0.837     0.426    vga_inst/h_count[4]_i_2_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.332     0.758 r  vga_inst/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.758    vga_inst/p_0_in[4]
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    37.724    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[4]/C
                         clock pessimism             -0.412    37.311    
                         clock uncertainty           -0.106    37.205    
    SLICE_X4Y31          FDCE (Setup_fdce_C_D)        0.031    37.236    vga_inst/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.236    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                 36.478    

Slack (MET) :             36.487ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/h_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 1.106ns (34.663%)  route 2.085ns (65.337%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.724 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -2.398    vga_inst/CLK
    SLICE_X4Y28          FDCE                                         r  vga_inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.419    -1.979 f  vga_inst/h_count_reg[6]/Q
                         net (fo=9, routed)           1.240    -0.738    vga_inst/h_count_reg[6]
    SLICE_X4Y29          LUT5 (Prop_lut5_I3_O)        0.327    -0.411 r  vga_inst/h_count[4]_i_2/O
                         net (fo=4, routed)           0.844     0.433    vga_inst/h_count[4]_i_2_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I0_O)        0.360     0.793 r  vga_inst/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.793    vga_inst/p_0_in[3]
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    37.724    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[3]/C
                         clock pessimism             -0.412    37.311    
                         clock uncertainty           -0.106    37.205    
    SLICE_X4Y31          FDCE (Setup_fdce_C_D)        0.075    37.280    vga_inst/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.280    
                         arrival time                          -0.793    
  -------------------------------------------------------------------
                         slack                                 36.487    

Slack (MET) :             36.499ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.999ns (31.867%)  route 2.136ns (68.133%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.726 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -2.394    vga_inst/CLK
    SLICE_X2Y29          FDCE                                         r  vga_inst/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518    -1.876 f  vga_inst/v_count_reg[2]/Q
                         net (fo=12, routed)          1.462    -0.414    vga_inst/v_count_reg[2]
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.154    -0.260 r  vga_inst/v_count[8]_i_2/O
                         net (fo=1, routed)           0.674     0.414    vga_inst/v_count[8]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.327     0.741 r  vga_inst/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.741    vga_inst/p_0_in__0[8]
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509    37.726    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[8]/C
                         clock pessimism             -0.411    37.314    
                         clock uncertainty           -0.106    37.208    
    SLICE_X3Y31          FDCE (Setup_fdce_C_D)        0.032    37.240    vga_inst/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         37.240    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                 36.499    

Slack (MET) :             36.643ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/h_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 1.078ns (36.049%)  route 1.912ns (63.951%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.724 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -2.398    vga_inst/CLK
    SLICE_X4Y28          FDCE                                         r  vga_inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.419    -1.979 f  vga_inst/h_count_reg[6]/Q
                         net (fo=9, routed)           1.240    -0.738    vga_inst/h_count_reg[6]
    SLICE_X4Y29          LUT5 (Prop_lut5_I3_O)        0.327    -0.411 r  vga_inst/h_count[4]_i_2/O
                         net (fo=4, routed)           0.672     0.261    vga_inst/h_count[4]_i_2_n_0
    SLICE_X4Y31          LUT3 (Prop_lut3_I0_O)        0.332     0.593 r  vga_inst/h_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.593    vga_inst/p_0_in[1]
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    37.724    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[1]/C
                         clock pessimism             -0.412    37.311    
                         clock uncertainty           -0.106    37.205    
    SLICE_X4Y31          FDCE (Setup_fdce_C_D)        0.031    37.236    vga_inst/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.236    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                 36.643    

Slack (MET) :             36.877ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.704ns (28.087%)  route 1.802ns (71.913%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.726 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.624    -2.395    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_inst/h_count_reg[2]/Q
                         net (fo=5, routed)           0.850    -1.088    vga_inst/h_count_reg[2]
    SLICE_X4Y30          LUT5 (Prop_lut5_I3_O)        0.124    -0.964 f  vga_inst/h_count[9]_i_2/O
                         net (fo=6, routed)           0.430    -0.534    vga_inst/h_count[9]_i_2_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.124    -0.410 r  vga_inst/v_count[9]_i_1/O
                         net (fo=10, routed)          0.522     0.112    vga_inst/sel
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509    37.726    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[6]/C
                         clock pessimism             -0.425    37.300    
                         clock uncertainty           -0.106    37.194    
    SLICE_X3Y31          FDCE (Setup_fdce_C_CE)      -0.205    36.989    vga_inst/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.989    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                 36.877    

Slack (MET) :             36.877ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.704ns (28.087%)  route 1.802ns (71.913%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.726 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.624    -2.395    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_inst/h_count_reg[2]/Q
                         net (fo=5, routed)           0.850    -1.088    vga_inst/h_count_reg[2]
    SLICE_X4Y30          LUT5 (Prop_lut5_I3_O)        0.124    -0.964 f  vga_inst/h_count[9]_i_2/O
                         net (fo=6, routed)           0.430    -0.534    vga_inst/h_count[9]_i_2_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.124    -0.410 r  vga_inst/v_count[9]_i_1/O
                         net (fo=10, routed)          0.522     0.112    vga_inst/sel
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509    37.726    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[7]/C
                         clock pessimism             -0.425    37.300    
                         clock uncertainty           -0.106    37.194    
    SLICE_X3Y31          FDCE (Setup_fdce_C_CE)      -0.205    36.989    vga_inst/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.989    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                 36.877    

Slack (MET) :             36.877ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.704ns (28.087%)  route 1.802ns (71.913%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.726 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.624    -2.395    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_inst/h_count_reg[2]/Q
                         net (fo=5, routed)           0.850    -1.088    vga_inst/h_count_reg[2]
    SLICE_X4Y30          LUT5 (Prop_lut5_I3_O)        0.124    -0.964 f  vga_inst/h_count[9]_i_2/O
                         net (fo=6, routed)           0.430    -0.534    vga_inst/h_count[9]_i_2_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.124    -0.410 r  vga_inst/v_count[9]_i_1/O
                         net (fo=10, routed)          0.522     0.112    vga_inst/sel
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509    37.726    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[8]/C
                         clock pessimism             -0.425    37.300    
                         clock uncertainty           -0.106    37.194    
    SLICE_X3Y31          FDCE (Setup_fdce_C_CE)      -0.205    36.989    vga_inst/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         36.989    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                 36.877    

Slack (MET) :             36.899ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.704ns (25.777%)  route 2.027ns (74.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.725 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -2.394    vga_inst/CLK
    SLICE_X3Y29          FDCE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.456    -1.938 r  vga_inst/v_count_reg[1]/Q
                         net (fo=10, routed)          1.131    -0.807    vga_inst/v_count_reg[1]
    SLICE_X3Y30          LUT6 (Prop_lut6_I1_O)        0.124    -0.683 r  vga_inst/v_count[9]_i_4/O
                         net (fo=1, routed)           0.896     0.214    vga_inst/v_count[9]_i_4_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.338 r  vga_inst/v_count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.338    vga_inst/p_0_in__0[9]
    SLICE_X3Y30          FDCE                                         r  vga_inst/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    37.725    vga_inst/CLK
    SLICE_X3Y30          FDCE                                         r  vga_inst/v_count_reg[9]/C
                         clock pessimism             -0.411    37.313    
                         clock uncertainty           -0.106    37.207    
    SLICE_X3Y30          FDCE (Setup_fdce_C_D)        0.029    37.236    vga_inst/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         37.236    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                 36.899    

Slack (MET) :             37.017ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.704ns (29.761%)  route 1.662ns (70.239%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.725 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.624    -2.395    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_inst/h_count_reg[2]/Q
                         net (fo=5, routed)           0.850    -1.088    vga_inst/h_count_reg[2]
    SLICE_X4Y30          LUT5 (Prop_lut5_I3_O)        0.124    -0.964 f  vga_inst/h_count[9]_i_2/O
                         net (fo=6, routed)           0.430    -0.534    vga_inst/h_count[9]_i_2_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.124    -0.410 r  vga_inst/v_count[9]_i_1/O
                         net (fo=10, routed)          0.381    -0.029    vga_inst/sel
    SLICE_X3Y30          FDCE                                         r  vga_inst/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    37.725    vga_inst/CLK
    SLICE_X3Y30          FDCE                                         r  vga_inst/v_count_reg[0]/C
                         clock pessimism             -0.425    37.299    
                         clock uncertainty           -0.106    37.193    
    SLICE_X3Y30          FDCE (Setup_fdce_C_CE)      -0.205    36.988    vga_inst/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.988    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                 37.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/pixel_y_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.903%)  route 0.101ns (35.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.587    -0.542    vga_inst/CLK
    SLICE_X3Y30          FDCE                                         r  vga_inst/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  vga_inst/v_count_reg[0]/Q
                         net (fo=10, routed)          0.101    -0.301    vga_inst/v_count_reg[0]
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.045    -0.256 r  vga_inst/pixel_y[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    vga_inst/pixel_y[0]_i_1_n_0
    SLICE_X2Y30          FDCE                                         r  vga_inst/pixel_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.856    -0.313    vga_inst/CLK
    SLICE_X2Y30          FDCE                                         r  vga_inst/pixel_y_reg[0]/C
                         clock pessimism             -0.217    -0.529    
    SLICE_X2Y30          FDCE (Hold_fdce_C_D)         0.121    -0.408    vga_inst/pixel_y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.543    vga_inst/CLK
    SLICE_X3Y29          FDCE                                         r  vga_inst/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  vga_inst/v_count_reg[3]/Q
                         net (fo=12, routed)          0.121    -0.281    vga_inst/v_count_reg[3]
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.045    -0.236 r  vga_inst/v_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    vga_inst/p_0_in__0[2]
    SLICE_X2Y29          FDCE                                         r  vga_inst/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.314    vga_inst/CLK
    SLICE_X2Y29          FDCE                                         r  vga_inst/v_count_reg[2]/C
                         clock pessimism             -0.217    -0.530    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.120    -0.410    vga_inst/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/pixel_y_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.275%)  route 0.123ns (39.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.541    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.400 f  vga_inst/v_count_reg[7]/Q
                         net (fo=14, routed)          0.123    -0.278    vga_inst/v_count_reg[7]
    SLICE_X2Y31          LUT6 (Prop_lut6_I1_O)        0.045    -0.233 r  vga_inst/pixel_y[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    vga_inst/pixel_y[4]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[4]/C
                         clock pessimism             -0.217    -0.528    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.121    -0.407    vga_inst/pixel_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.543    vga_inst/CLK
    SLICE_X3Y29          FDCE                                         r  vga_inst/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  vga_inst/v_count_reg[3]/Q
                         net (fo=12, routed)          0.125    -0.277    vga_inst/v_count_reg[3]
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.045    -0.232 r  vga_inst/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    vga_inst/p_0_in__0[4]
    SLICE_X2Y29          FDCE                                         r  vga_inst/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.314    vga_inst/CLK
    SLICE_X2Y29          FDCE                                         r  vga_inst/v_count_reg[4]/C
                         clock pessimism             -0.217    -0.530    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.121    -0.409    vga_inst/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/pixel_y_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.190ns (57.801%)  route 0.139ns (42.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.541    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.400 f  vga_inst/v_count_reg[8]/Q
                         net (fo=13, routed)          0.139    -0.262    vga_inst/v_count_reg[8]
    SLICE_X2Y31          LUT5 (Prop_lut5_I3_O)        0.049    -0.213 r  vga_inst/pixel_y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    vga_inst/pixel_y[6]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[6]/C
                         clock pessimism             -0.217    -0.528    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.131    -0.397    vga_inst/pixel_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/pixel_y_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.669%)  route 0.137ns (42.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.543    vga_inst/CLK
    SLICE_X3Y29          FDCE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  vga_inst/v_count_reg[1]/Q
                         net (fo=10, routed)          0.137    -0.266    vga_inst/v_count_reg[1]
    SLICE_X2Y31          LUT6 (Prop_lut6_I5_O)        0.045    -0.221 r  vga_inst/pixel_y[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    vga_inst/pixel_y[1]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[1]/C
                         clock pessimism             -0.216    -0.527    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.120    -0.407    vga_inst/pixel_y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/pixel_y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.281%)  route 0.139ns (42.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.541    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.400 f  vga_inst/v_count_reg[8]/Q
                         net (fo=13, routed)          0.139    -0.262    vga_inst/v_count_reg[8]
    SLICE_X2Y31          LUT5 (Prop_lut5_I3_O)        0.045    -0.217 r  vga_inst/pixel_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    vga_inst/pixel_y[5]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[5]/C
                         clock pessimism             -0.217    -0.528    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.121    -0.407    vga_inst/pixel_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga_inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/h_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.456%)  route 0.091ns (28.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.543    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.128    -0.415 r  vga_inst/h_count_reg[3]/Q
                         net (fo=4, routed)           0.091    -0.325    vga_inst/h_count_reg[3]
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.099    -0.226 r  vga_inst/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    vga_inst/p_0_in[4]
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.314    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[4]/C
                         clock pessimism             -0.230    -0.543    
    SLICE_X4Y31          FDCE (Hold_fdce_C_D)         0.092    -0.451    vga_inst/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/pixel_y_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.572%)  route 0.182ns (49.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.541    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.400 f  vga_inst/v_count_reg[6]/Q
                         net (fo=15, routed)          0.182    -0.219    vga_inst/v_count_reg[6]
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.045    -0.174 r  vga_inst/pixel_y[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    vga_inst/pixel_y[3]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[3]/C
                         clock pessimism             -0.217    -0.528    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.121    -0.407    vga_inst/pixel_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.106%)  route 0.139ns (39.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.543    vga_inst/CLK
    SLICE_X2Y29          FDCE                                         r  vga_inst/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  vga_inst/v_count_reg[2]/Q
                         net (fo=12, routed)          0.139    -0.241    vga_inst/v_count_reg[2]
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.196 r  vga_inst/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    vga_inst/p_0_in__0[3]
    SLICE_X3Y29          FDCE                                         r  vga_inst/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.314    vga_inst/CLK
    SLICE_X3Y29          FDCE                                         r  vga_inst/v_count_reg[3]/C
                         clock pessimism             -0.217    -0.530    
    SLICE_X3Y29          FDCE (Hold_fdce_C_D)         0.091    -0.439    vga_inst/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.865 }
Period(ns):         39.730
Sources:            { clk_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         39.730      37.575     BUFGCTRL_X0Y0   clk_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         39.730      38.481     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X2Y30     vga_inst/disp_ena_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X4Y30     vga_inst/h_count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X4Y31     vga_inst/h_count_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X4Y31     vga_inst/h_count_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X4Y31     vga_inst/h_count_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X4Y31     vga_inst/h_count_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X4Y28     vga_inst/h_count_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X4Y28     vga_inst/h_count_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       39.730      120.270    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X2Y30     vga_inst/disp_ena_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X2Y30     vga_inst/disp_ena_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X4Y30     vga_inst/h_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X4Y30     vga_inst/h_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X4Y31     vga_inst/h_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X4Y31     vga_inst/h_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X4Y31     vga_inst/h_count_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X4Y31     vga_inst/h_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X4Y31     vga_inst/h_count_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X4Y31     vga_inst/h_count_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X2Y30     vga_inst/disp_ena_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X2Y30     vga_inst/disp_ena_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X4Y30     vga_inst/h_count_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X4Y30     vga_inst/h_count_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X4Y31     vga_inst/h_count_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X4Y31     vga_inst/h_count_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X4Y31     vga_inst/h_count_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X4Y31     vga_inst/h_count_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X4Y31     vga_inst/h_count_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X4Y31     vga_inst/h_count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         30.000      27.845     BUFGCTRL_X0Y1   clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        30.000      22.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       30.000      130.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.474ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/h_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 1.078ns (34.084%)  route 2.085ns (65.916%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.724 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -2.398    vga_inst/CLK
    SLICE_X4Y28          FDCE                                         r  vga_inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.419    -1.979 f  vga_inst/h_count_reg[6]/Q
                         net (fo=9, routed)           1.240    -0.738    vga_inst/h_count_reg[6]
    SLICE_X4Y29          LUT5 (Prop_lut5_I3_O)        0.327    -0.411 r  vga_inst/h_count[4]_i_2/O
                         net (fo=4, routed)           0.844     0.433    vga_inst/h_count[4]_i_2_n_0
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.332     0.765 r  vga_inst/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.765    vga_inst/p_0_in[2]
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    37.724    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[2]/C
                         clock pessimism             -0.412    37.311    
                         clock uncertainty           -0.101    37.210    
    SLICE_X4Y31          FDCE (Setup_fdce_C_D)        0.029    37.239    vga_inst/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.239    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                 36.474    

Slack (MET) :             36.483ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/h_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 1.078ns (34.162%)  route 2.078ns (65.838%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.724 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -2.398    vga_inst/CLK
    SLICE_X4Y28          FDCE                                         r  vga_inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.419    -1.979 f  vga_inst/h_count_reg[6]/Q
                         net (fo=9, routed)           1.240    -0.738    vga_inst/h_count_reg[6]
    SLICE_X4Y29          LUT5 (Prop_lut5_I3_O)        0.327    -0.411 r  vga_inst/h_count[4]_i_2/O
                         net (fo=4, routed)           0.837     0.426    vga_inst/h_count[4]_i_2_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.332     0.758 r  vga_inst/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.758    vga_inst/p_0_in[4]
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    37.724    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[4]/C
                         clock pessimism             -0.412    37.311    
                         clock uncertainty           -0.101    37.210    
    SLICE_X4Y31          FDCE (Setup_fdce_C_D)        0.031    37.241    vga_inst/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.241    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                 36.483    

Slack (MET) :             36.492ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/h_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 1.106ns (34.663%)  route 2.085ns (65.337%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.724 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -2.398    vga_inst/CLK
    SLICE_X4Y28          FDCE                                         r  vga_inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.419    -1.979 f  vga_inst/h_count_reg[6]/Q
                         net (fo=9, routed)           1.240    -0.738    vga_inst/h_count_reg[6]
    SLICE_X4Y29          LUT5 (Prop_lut5_I3_O)        0.327    -0.411 r  vga_inst/h_count[4]_i_2/O
                         net (fo=4, routed)           0.844     0.433    vga_inst/h_count[4]_i_2_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I0_O)        0.360     0.793 r  vga_inst/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.793    vga_inst/p_0_in[3]
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    37.724    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[3]/C
                         clock pessimism             -0.412    37.311    
                         clock uncertainty           -0.101    37.210    
    SLICE_X4Y31          FDCE (Setup_fdce_C_D)        0.075    37.285    vga_inst/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.285    
                         arrival time                          -0.793    
  -------------------------------------------------------------------
                         slack                                 36.492    

Slack (MET) :             36.504ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.999ns (31.867%)  route 2.136ns (68.133%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.726 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -2.394    vga_inst/CLK
    SLICE_X2Y29          FDCE                                         r  vga_inst/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518    -1.876 f  vga_inst/v_count_reg[2]/Q
                         net (fo=12, routed)          1.462    -0.414    vga_inst/v_count_reg[2]
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.154    -0.260 r  vga_inst/v_count[8]_i_2/O
                         net (fo=1, routed)           0.674     0.414    vga_inst/v_count[8]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.327     0.741 r  vga_inst/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.741    vga_inst/p_0_in__0[8]
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509    37.726    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[8]/C
                         clock pessimism             -0.411    37.314    
                         clock uncertainty           -0.101    37.213    
    SLICE_X3Y31          FDCE (Setup_fdce_C_D)        0.032    37.245    vga_inst/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         37.245    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                 36.504    

Slack (MET) :             36.648ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/h_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 1.078ns (36.049%)  route 1.912ns (63.951%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.724 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -2.398    vga_inst/CLK
    SLICE_X4Y28          FDCE                                         r  vga_inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.419    -1.979 f  vga_inst/h_count_reg[6]/Q
                         net (fo=9, routed)           1.240    -0.738    vga_inst/h_count_reg[6]
    SLICE_X4Y29          LUT5 (Prop_lut5_I3_O)        0.327    -0.411 r  vga_inst/h_count[4]_i_2/O
                         net (fo=4, routed)           0.672     0.261    vga_inst/h_count[4]_i_2_n_0
    SLICE_X4Y31          LUT3 (Prop_lut3_I0_O)        0.332     0.593 r  vga_inst/h_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.593    vga_inst/p_0_in[1]
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    37.724    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[1]/C
                         clock pessimism             -0.412    37.311    
                         clock uncertainty           -0.101    37.210    
    SLICE_X4Y31          FDCE (Setup_fdce_C_D)        0.031    37.241    vga_inst/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.241    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                 36.648    

Slack (MET) :             36.882ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.704ns (28.087%)  route 1.802ns (71.913%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.726 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.624    -2.395    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_inst/h_count_reg[2]/Q
                         net (fo=5, routed)           0.850    -1.088    vga_inst/h_count_reg[2]
    SLICE_X4Y30          LUT5 (Prop_lut5_I3_O)        0.124    -0.964 f  vga_inst/h_count[9]_i_2/O
                         net (fo=6, routed)           0.430    -0.534    vga_inst/h_count[9]_i_2_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.124    -0.410 r  vga_inst/v_count[9]_i_1/O
                         net (fo=10, routed)          0.522     0.112    vga_inst/sel
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509    37.726    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[6]/C
                         clock pessimism             -0.425    37.300    
                         clock uncertainty           -0.101    37.199    
    SLICE_X3Y31          FDCE (Setup_fdce_C_CE)      -0.205    36.994    vga_inst/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.994    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                 36.882    

Slack (MET) :             36.882ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.704ns (28.087%)  route 1.802ns (71.913%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.726 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.624    -2.395    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_inst/h_count_reg[2]/Q
                         net (fo=5, routed)           0.850    -1.088    vga_inst/h_count_reg[2]
    SLICE_X4Y30          LUT5 (Prop_lut5_I3_O)        0.124    -0.964 f  vga_inst/h_count[9]_i_2/O
                         net (fo=6, routed)           0.430    -0.534    vga_inst/h_count[9]_i_2_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.124    -0.410 r  vga_inst/v_count[9]_i_1/O
                         net (fo=10, routed)          0.522     0.112    vga_inst/sel
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509    37.726    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[7]/C
                         clock pessimism             -0.425    37.300    
                         clock uncertainty           -0.101    37.199    
    SLICE_X3Y31          FDCE (Setup_fdce_C_CE)      -0.205    36.994    vga_inst/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.994    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                 36.882    

Slack (MET) :             36.882ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.704ns (28.087%)  route 1.802ns (71.913%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.726 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.624    -2.395    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_inst/h_count_reg[2]/Q
                         net (fo=5, routed)           0.850    -1.088    vga_inst/h_count_reg[2]
    SLICE_X4Y30          LUT5 (Prop_lut5_I3_O)        0.124    -0.964 f  vga_inst/h_count[9]_i_2/O
                         net (fo=6, routed)           0.430    -0.534    vga_inst/h_count[9]_i_2_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.124    -0.410 r  vga_inst/v_count[9]_i_1/O
                         net (fo=10, routed)          0.522     0.112    vga_inst/sel
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509    37.726    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[8]/C
                         clock pessimism             -0.425    37.300    
                         clock uncertainty           -0.101    37.199    
    SLICE_X3Y31          FDCE (Setup_fdce_C_CE)      -0.205    36.994    vga_inst/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         36.994    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                 36.882    

Slack (MET) :             36.904ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.704ns (25.777%)  route 2.027ns (74.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.725 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -2.394    vga_inst/CLK
    SLICE_X3Y29          FDCE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.456    -1.938 r  vga_inst/v_count_reg[1]/Q
                         net (fo=10, routed)          1.131    -0.807    vga_inst/v_count_reg[1]
    SLICE_X3Y30          LUT6 (Prop_lut6_I1_O)        0.124    -0.683 r  vga_inst/v_count[9]_i_4/O
                         net (fo=1, routed)           0.896     0.214    vga_inst/v_count[9]_i_4_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.338 r  vga_inst/v_count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.338    vga_inst/p_0_in__0[9]
    SLICE_X3Y30          FDCE                                         r  vga_inst/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    37.725    vga_inst/CLK
    SLICE_X3Y30          FDCE                                         r  vga_inst/v_count_reg[9]/C
                         clock pessimism             -0.411    37.313    
                         clock uncertainty           -0.101    37.212    
    SLICE_X3Y30          FDCE (Setup_fdce_C_D)        0.029    37.241    vga_inst/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         37.241    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                 36.904    

Slack (MET) :             37.022ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.704ns (29.761%)  route 1.662ns (70.239%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.725 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.624    -2.395    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_inst/h_count_reg[2]/Q
                         net (fo=5, routed)           0.850    -1.088    vga_inst/h_count_reg[2]
    SLICE_X4Y30          LUT5 (Prop_lut5_I3_O)        0.124    -0.964 f  vga_inst/h_count[9]_i_2/O
                         net (fo=6, routed)           0.430    -0.534    vga_inst/h_count[9]_i_2_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.124    -0.410 r  vga_inst/v_count[9]_i_1/O
                         net (fo=10, routed)          0.381    -0.029    vga_inst/sel
    SLICE_X3Y30          FDCE                                         r  vga_inst/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    37.725    vga_inst/CLK
    SLICE_X3Y30          FDCE                                         r  vga_inst/v_count_reg[0]/C
                         clock pessimism             -0.425    37.299    
                         clock uncertainty           -0.101    37.198    
    SLICE_X3Y30          FDCE (Setup_fdce_C_CE)      -0.205    36.993    vga_inst/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.993    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                 37.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/pixel_y_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.903%)  route 0.101ns (35.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.587    -0.542    vga_inst/CLK
    SLICE_X3Y30          FDCE                                         r  vga_inst/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  vga_inst/v_count_reg[0]/Q
                         net (fo=10, routed)          0.101    -0.301    vga_inst/v_count_reg[0]
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.045    -0.256 r  vga_inst/pixel_y[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    vga_inst/pixel_y[0]_i_1_n_0
    SLICE_X2Y30          FDCE                                         r  vga_inst/pixel_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.856    -0.313    vga_inst/CLK
    SLICE_X2Y30          FDCE                                         r  vga_inst/pixel_y_reg[0]/C
                         clock pessimism             -0.217    -0.529    
    SLICE_X2Y30          FDCE (Hold_fdce_C_D)         0.121    -0.408    vga_inst/pixel_y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.543    vga_inst/CLK
    SLICE_X3Y29          FDCE                                         r  vga_inst/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  vga_inst/v_count_reg[3]/Q
                         net (fo=12, routed)          0.121    -0.281    vga_inst/v_count_reg[3]
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.045    -0.236 r  vga_inst/v_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    vga_inst/p_0_in__0[2]
    SLICE_X2Y29          FDCE                                         r  vga_inst/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.314    vga_inst/CLK
    SLICE_X2Y29          FDCE                                         r  vga_inst/v_count_reg[2]/C
                         clock pessimism             -0.217    -0.530    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.120    -0.410    vga_inst/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/pixel_y_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.275%)  route 0.123ns (39.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.541    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.400 f  vga_inst/v_count_reg[7]/Q
                         net (fo=14, routed)          0.123    -0.278    vga_inst/v_count_reg[7]
    SLICE_X2Y31          LUT6 (Prop_lut6_I1_O)        0.045    -0.233 r  vga_inst/pixel_y[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    vga_inst/pixel_y[4]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[4]/C
                         clock pessimism             -0.217    -0.528    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.121    -0.407    vga_inst/pixel_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.543    vga_inst/CLK
    SLICE_X3Y29          FDCE                                         r  vga_inst/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  vga_inst/v_count_reg[3]/Q
                         net (fo=12, routed)          0.125    -0.277    vga_inst/v_count_reg[3]
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.045    -0.232 r  vga_inst/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    vga_inst/p_0_in__0[4]
    SLICE_X2Y29          FDCE                                         r  vga_inst/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.314    vga_inst/CLK
    SLICE_X2Y29          FDCE                                         r  vga_inst/v_count_reg[4]/C
                         clock pessimism             -0.217    -0.530    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.121    -0.409    vga_inst/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/pixel_y_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.190ns (57.801%)  route 0.139ns (42.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.541    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.400 f  vga_inst/v_count_reg[8]/Q
                         net (fo=13, routed)          0.139    -0.262    vga_inst/v_count_reg[8]
    SLICE_X2Y31          LUT5 (Prop_lut5_I3_O)        0.049    -0.213 r  vga_inst/pixel_y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    vga_inst/pixel_y[6]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[6]/C
                         clock pessimism             -0.217    -0.528    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.131    -0.397    vga_inst/pixel_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/pixel_y_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.669%)  route 0.137ns (42.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.543    vga_inst/CLK
    SLICE_X3Y29          FDCE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  vga_inst/v_count_reg[1]/Q
                         net (fo=10, routed)          0.137    -0.266    vga_inst/v_count_reg[1]
    SLICE_X2Y31          LUT6 (Prop_lut6_I5_O)        0.045    -0.221 r  vga_inst/pixel_y[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    vga_inst/pixel_y[1]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[1]/C
                         clock pessimism             -0.216    -0.527    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.120    -0.407    vga_inst/pixel_y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/pixel_y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.281%)  route 0.139ns (42.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.541    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.400 f  vga_inst/v_count_reg[8]/Q
                         net (fo=13, routed)          0.139    -0.262    vga_inst/v_count_reg[8]
    SLICE_X2Y31          LUT5 (Prop_lut5_I3_O)        0.045    -0.217 r  vga_inst/pixel_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    vga_inst/pixel_y[5]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[5]/C
                         clock pessimism             -0.217    -0.528    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.121    -0.407    vga_inst/pixel_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga_inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/h_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.456%)  route 0.091ns (28.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.543    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.128    -0.415 r  vga_inst/h_count_reg[3]/Q
                         net (fo=4, routed)           0.091    -0.325    vga_inst/h_count_reg[3]
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.099    -0.226 r  vga_inst/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    vga_inst/p_0_in[4]
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.314    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[4]/C
                         clock pessimism             -0.230    -0.543    
    SLICE_X4Y31          FDCE (Hold_fdce_C_D)         0.092    -0.451    vga_inst/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/pixel_y_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.572%)  route 0.182ns (49.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.541    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.400 f  vga_inst/v_count_reg[6]/Q
                         net (fo=15, routed)          0.182    -0.219    vga_inst/v_count_reg[6]
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.045    -0.174 r  vga_inst/pixel_y[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    vga_inst/pixel_y[3]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[3]/C
                         clock pessimism             -0.217    -0.528    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.121    -0.407    vga_inst/pixel_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.106%)  route 0.139ns (39.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.543    vga_inst/CLK
    SLICE_X2Y29          FDCE                                         r  vga_inst/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  vga_inst/v_count_reg[2]/Q
                         net (fo=12, routed)          0.139    -0.241    vga_inst/v_count_reg[2]
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.196 r  vga_inst/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    vga_inst/p_0_in__0[3]
    SLICE_X3Y29          FDCE                                         r  vga_inst/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.314    vga_inst/CLK
    SLICE_X3Y29          FDCE                                         r  vga_inst/v_count_reg[3]/C
                         clock pessimism             -0.217    -0.530    
    SLICE_X3Y29          FDCE (Hold_fdce_C_D)         0.091    -0.439    vga_inst/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 19.865 }
Period(ns):         39.730
Sources:            { clk_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         39.730      37.575     BUFGCTRL_X0Y0   clk_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         39.730      38.481     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X2Y30     vga_inst/disp_ena_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X4Y30     vga_inst/h_count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X4Y31     vga_inst/h_count_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X4Y31     vga_inst/h_count_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X4Y31     vga_inst/h_count_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X4Y31     vga_inst/h_count_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X4Y28     vga_inst/h_count_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         39.730      38.730     SLICE_X4Y28     vga_inst/h_count_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       39.730      120.270    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X2Y30     vga_inst/disp_ena_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X2Y30     vga_inst/disp_ena_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X4Y30     vga_inst/h_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X4Y30     vga_inst/h_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X4Y31     vga_inst/h_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X4Y31     vga_inst/h_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X4Y31     vga_inst/h_count_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X4Y31     vga_inst/h_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X4Y31     vga_inst/h_count_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X4Y31     vga_inst/h_count_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X2Y30     vga_inst/disp_ena_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X2Y30     vga_inst/disp_ena_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X4Y30     vga_inst/h_count_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X4Y30     vga_inst/h_count_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X4Y31     vga_inst/h_count_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X4Y31     vga_inst/h_count_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X4Y31     vga_inst/h_count_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X4Y31     vga_inst/h_count_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X4Y31     vga_inst/h_count_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         19.865      19.365     SLICE_X4Y31     vga_inst/h_count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         30.000      27.845     BUFGCTRL_X0Y1   clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        30.000      22.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       30.000      130.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.469ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/h_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 1.078ns (34.084%)  route 2.085ns (65.916%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.724 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -2.398    vga_inst/CLK
    SLICE_X4Y28          FDCE                                         r  vga_inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.419    -1.979 f  vga_inst/h_count_reg[6]/Q
                         net (fo=9, routed)           1.240    -0.738    vga_inst/h_count_reg[6]
    SLICE_X4Y29          LUT5 (Prop_lut5_I3_O)        0.327    -0.411 r  vga_inst/h_count[4]_i_2/O
                         net (fo=4, routed)           0.844     0.433    vga_inst/h_count[4]_i_2_n_0
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.332     0.765 r  vga_inst/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.765    vga_inst/p_0_in[2]
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    37.724    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[2]/C
                         clock pessimism             -0.412    37.311    
                         clock uncertainty           -0.106    37.205    
    SLICE_X4Y31          FDCE (Setup_fdce_C_D)        0.029    37.234    vga_inst/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.234    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                 36.469    

Slack (MET) :             36.478ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/h_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 1.078ns (34.162%)  route 2.078ns (65.838%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.724 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -2.398    vga_inst/CLK
    SLICE_X4Y28          FDCE                                         r  vga_inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.419    -1.979 f  vga_inst/h_count_reg[6]/Q
                         net (fo=9, routed)           1.240    -0.738    vga_inst/h_count_reg[6]
    SLICE_X4Y29          LUT5 (Prop_lut5_I3_O)        0.327    -0.411 r  vga_inst/h_count[4]_i_2/O
                         net (fo=4, routed)           0.837     0.426    vga_inst/h_count[4]_i_2_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.332     0.758 r  vga_inst/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.758    vga_inst/p_0_in[4]
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    37.724    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[4]/C
                         clock pessimism             -0.412    37.311    
                         clock uncertainty           -0.106    37.205    
    SLICE_X4Y31          FDCE (Setup_fdce_C_D)        0.031    37.236    vga_inst/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.236    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                 36.478    

Slack (MET) :             36.487ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/h_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 1.106ns (34.663%)  route 2.085ns (65.337%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.724 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -2.398    vga_inst/CLK
    SLICE_X4Y28          FDCE                                         r  vga_inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.419    -1.979 f  vga_inst/h_count_reg[6]/Q
                         net (fo=9, routed)           1.240    -0.738    vga_inst/h_count_reg[6]
    SLICE_X4Y29          LUT5 (Prop_lut5_I3_O)        0.327    -0.411 r  vga_inst/h_count[4]_i_2/O
                         net (fo=4, routed)           0.844     0.433    vga_inst/h_count[4]_i_2_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I0_O)        0.360     0.793 r  vga_inst/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.793    vga_inst/p_0_in[3]
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    37.724    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[3]/C
                         clock pessimism             -0.412    37.311    
                         clock uncertainty           -0.106    37.205    
    SLICE_X4Y31          FDCE (Setup_fdce_C_D)        0.075    37.280    vga_inst/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.280    
                         arrival time                          -0.793    
  -------------------------------------------------------------------
                         slack                                 36.487    

Slack (MET) :             36.499ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.999ns (31.867%)  route 2.136ns (68.133%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.726 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -2.394    vga_inst/CLK
    SLICE_X2Y29          FDCE                                         r  vga_inst/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518    -1.876 f  vga_inst/v_count_reg[2]/Q
                         net (fo=12, routed)          1.462    -0.414    vga_inst/v_count_reg[2]
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.154    -0.260 r  vga_inst/v_count[8]_i_2/O
                         net (fo=1, routed)           0.674     0.414    vga_inst/v_count[8]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.327     0.741 r  vga_inst/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.741    vga_inst/p_0_in__0[8]
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509    37.726    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[8]/C
                         clock pessimism             -0.411    37.314    
                         clock uncertainty           -0.106    37.208    
    SLICE_X3Y31          FDCE (Setup_fdce_C_D)        0.032    37.240    vga_inst/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         37.240    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                 36.499    

Slack (MET) :             36.643ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/h_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 1.078ns (36.049%)  route 1.912ns (63.951%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.724 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -2.398    vga_inst/CLK
    SLICE_X4Y28          FDCE                                         r  vga_inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.419    -1.979 f  vga_inst/h_count_reg[6]/Q
                         net (fo=9, routed)           1.240    -0.738    vga_inst/h_count_reg[6]
    SLICE_X4Y29          LUT5 (Prop_lut5_I3_O)        0.327    -0.411 r  vga_inst/h_count[4]_i_2/O
                         net (fo=4, routed)           0.672     0.261    vga_inst/h_count[4]_i_2_n_0
    SLICE_X4Y31          LUT3 (Prop_lut3_I0_O)        0.332     0.593 r  vga_inst/h_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.593    vga_inst/p_0_in[1]
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    37.724    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[1]/C
                         clock pessimism             -0.412    37.311    
                         clock uncertainty           -0.106    37.205    
    SLICE_X4Y31          FDCE (Setup_fdce_C_D)        0.031    37.236    vga_inst/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.236    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                 36.643    

Slack (MET) :             36.877ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.704ns (28.087%)  route 1.802ns (71.913%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.726 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.624    -2.395    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_inst/h_count_reg[2]/Q
                         net (fo=5, routed)           0.850    -1.088    vga_inst/h_count_reg[2]
    SLICE_X4Y30          LUT5 (Prop_lut5_I3_O)        0.124    -0.964 f  vga_inst/h_count[9]_i_2/O
                         net (fo=6, routed)           0.430    -0.534    vga_inst/h_count[9]_i_2_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.124    -0.410 r  vga_inst/v_count[9]_i_1/O
                         net (fo=10, routed)          0.522     0.112    vga_inst/sel
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509    37.726    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[6]/C
                         clock pessimism             -0.425    37.300    
                         clock uncertainty           -0.106    37.194    
    SLICE_X3Y31          FDCE (Setup_fdce_C_CE)      -0.205    36.989    vga_inst/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.989    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                 36.877    

Slack (MET) :             36.877ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.704ns (28.087%)  route 1.802ns (71.913%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.726 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.624    -2.395    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_inst/h_count_reg[2]/Q
                         net (fo=5, routed)           0.850    -1.088    vga_inst/h_count_reg[2]
    SLICE_X4Y30          LUT5 (Prop_lut5_I3_O)        0.124    -0.964 f  vga_inst/h_count[9]_i_2/O
                         net (fo=6, routed)           0.430    -0.534    vga_inst/h_count[9]_i_2_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.124    -0.410 r  vga_inst/v_count[9]_i_1/O
                         net (fo=10, routed)          0.522     0.112    vga_inst/sel
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509    37.726    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[7]/C
                         clock pessimism             -0.425    37.300    
                         clock uncertainty           -0.106    37.194    
    SLICE_X3Y31          FDCE (Setup_fdce_C_CE)      -0.205    36.989    vga_inst/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.989    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                 36.877    

Slack (MET) :             36.877ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.704ns (28.087%)  route 1.802ns (71.913%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.726 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.624    -2.395    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_inst/h_count_reg[2]/Q
                         net (fo=5, routed)           0.850    -1.088    vga_inst/h_count_reg[2]
    SLICE_X4Y30          LUT5 (Prop_lut5_I3_O)        0.124    -0.964 f  vga_inst/h_count[9]_i_2/O
                         net (fo=6, routed)           0.430    -0.534    vga_inst/h_count[9]_i_2_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.124    -0.410 r  vga_inst/v_count[9]_i_1/O
                         net (fo=10, routed)          0.522     0.112    vga_inst/sel
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509    37.726    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[8]/C
                         clock pessimism             -0.425    37.300    
                         clock uncertainty           -0.106    37.194    
    SLICE_X3Y31          FDCE (Setup_fdce_C_CE)      -0.205    36.989    vga_inst/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         36.989    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                 36.877    

Slack (MET) :             36.899ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.704ns (25.777%)  route 2.027ns (74.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.725 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -2.394    vga_inst/CLK
    SLICE_X3Y29          FDCE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.456    -1.938 r  vga_inst/v_count_reg[1]/Q
                         net (fo=10, routed)          1.131    -0.807    vga_inst/v_count_reg[1]
    SLICE_X3Y30          LUT6 (Prop_lut6_I1_O)        0.124    -0.683 r  vga_inst/v_count[9]_i_4/O
                         net (fo=1, routed)           0.896     0.214    vga_inst/v_count[9]_i_4_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.338 r  vga_inst/v_count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.338    vga_inst/p_0_in__0[9]
    SLICE_X3Y30          FDCE                                         r  vga_inst/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    37.725    vga_inst/CLK
    SLICE_X3Y30          FDCE                                         r  vga_inst/v_count_reg[9]/C
                         clock pessimism             -0.411    37.313    
                         clock uncertainty           -0.106    37.207    
    SLICE_X3Y30          FDCE (Setup_fdce_C_D)        0.029    37.236    vga_inst/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         37.236    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                 36.899    

Slack (MET) :             37.017ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0 rise@39.730ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.704ns (29.761%)  route 1.662ns (70.239%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.725 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.624    -2.395    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_inst/h_count_reg[2]/Q
                         net (fo=5, routed)           0.850    -1.088    vga_inst/h_count_reg[2]
    SLICE_X4Y30          LUT5 (Prop_lut5_I3_O)        0.124    -0.964 f  vga_inst/h_count[9]_i_2/O
                         net (fo=6, routed)           0.430    -0.534    vga_inst/h_count[9]_i_2_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.124    -0.410 r  vga_inst/v_count[9]_i_1/O
                         net (fo=10, routed)          0.381    -0.029    vga_inst/sel
    SLICE_X3Y30          FDCE                                         r  vga_inst/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    37.725    vga_inst/CLK
    SLICE_X3Y30          FDCE                                         r  vga_inst/v_count_reg[0]/C
                         clock pessimism             -0.425    37.299    
                         clock uncertainty           -0.106    37.193    
    SLICE_X3Y30          FDCE (Setup_fdce_C_CE)      -0.205    36.988    vga_inst/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.988    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                 37.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/pixel_y_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.903%)  route 0.101ns (35.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.587    -0.542    vga_inst/CLK
    SLICE_X3Y30          FDCE                                         r  vga_inst/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  vga_inst/v_count_reg[0]/Q
                         net (fo=10, routed)          0.101    -0.301    vga_inst/v_count_reg[0]
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.045    -0.256 r  vga_inst/pixel_y[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    vga_inst/pixel_y[0]_i_1_n_0
    SLICE_X2Y30          FDCE                                         r  vga_inst/pixel_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.856    -0.313    vga_inst/CLK
    SLICE_X2Y30          FDCE                                         r  vga_inst/pixel_y_reg[0]/C
                         clock pessimism             -0.217    -0.529    
                         clock uncertainty            0.106    -0.423    
    SLICE_X2Y30          FDCE (Hold_fdce_C_D)         0.121    -0.302    vga_inst/pixel_y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.543    vga_inst/CLK
    SLICE_X3Y29          FDCE                                         r  vga_inst/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  vga_inst/v_count_reg[3]/Q
                         net (fo=12, routed)          0.121    -0.281    vga_inst/v_count_reg[3]
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.045    -0.236 r  vga_inst/v_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    vga_inst/p_0_in__0[2]
    SLICE_X2Y29          FDCE                                         r  vga_inst/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.314    vga_inst/CLK
    SLICE_X2Y29          FDCE                                         r  vga_inst/v_count_reg[2]/C
                         clock pessimism             -0.217    -0.530    
                         clock uncertainty            0.106    -0.424    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.120    -0.304    vga_inst/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/pixel_y_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.275%)  route 0.123ns (39.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.541    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.400 f  vga_inst/v_count_reg[7]/Q
                         net (fo=14, routed)          0.123    -0.278    vga_inst/v_count_reg[7]
    SLICE_X2Y31          LUT6 (Prop_lut6_I1_O)        0.045    -0.233 r  vga_inst/pixel_y[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    vga_inst/pixel_y[4]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[4]/C
                         clock pessimism             -0.217    -0.528    
                         clock uncertainty            0.106    -0.422    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.121    -0.301    vga_inst/pixel_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.543    vga_inst/CLK
    SLICE_X3Y29          FDCE                                         r  vga_inst/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  vga_inst/v_count_reg[3]/Q
                         net (fo=12, routed)          0.125    -0.277    vga_inst/v_count_reg[3]
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.045    -0.232 r  vga_inst/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    vga_inst/p_0_in__0[4]
    SLICE_X2Y29          FDCE                                         r  vga_inst/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.314    vga_inst/CLK
    SLICE_X2Y29          FDCE                                         r  vga_inst/v_count_reg[4]/C
                         clock pessimism             -0.217    -0.530    
                         clock uncertainty            0.106    -0.424    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.121    -0.303    vga_inst/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/pixel_y_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.190ns (57.801%)  route 0.139ns (42.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.541    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.400 f  vga_inst/v_count_reg[8]/Q
                         net (fo=13, routed)          0.139    -0.262    vga_inst/v_count_reg[8]
    SLICE_X2Y31          LUT5 (Prop_lut5_I3_O)        0.049    -0.213 r  vga_inst/pixel_y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    vga_inst/pixel_y[6]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[6]/C
                         clock pessimism             -0.217    -0.528    
                         clock uncertainty            0.106    -0.422    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.131    -0.291    vga_inst/pixel_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/pixel_y_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.669%)  route 0.137ns (42.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.543    vga_inst/CLK
    SLICE_X3Y29          FDCE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  vga_inst/v_count_reg[1]/Q
                         net (fo=10, routed)          0.137    -0.266    vga_inst/v_count_reg[1]
    SLICE_X2Y31          LUT6 (Prop_lut6_I5_O)        0.045    -0.221 r  vga_inst/pixel_y[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    vga_inst/pixel_y[1]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[1]/C
                         clock pessimism             -0.216    -0.527    
                         clock uncertainty            0.106    -0.421    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.120    -0.301    vga_inst/pixel_y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/pixel_y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.281%)  route 0.139ns (42.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.541    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.400 f  vga_inst/v_count_reg[8]/Q
                         net (fo=13, routed)          0.139    -0.262    vga_inst/v_count_reg[8]
    SLICE_X2Y31          LUT5 (Prop_lut5_I3_O)        0.045    -0.217 r  vga_inst/pixel_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    vga_inst/pixel_y[5]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[5]/C
                         clock pessimism             -0.217    -0.528    
                         clock uncertainty            0.106    -0.422    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.121    -0.301    vga_inst/pixel_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 vga_inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/h_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.456%)  route 0.091ns (28.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.543    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.128    -0.415 r  vga_inst/h_count_reg[3]/Q
                         net (fo=4, routed)           0.091    -0.325    vga_inst/h_count_reg[3]
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.099    -0.226 r  vga_inst/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    vga_inst/p_0_in[4]
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.314    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[4]/C
                         clock pessimism             -0.230    -0.543    
                         clock uncertainty            0.106    -0.437    
    SLICE_X4Y31          FDCE (Hold_fdce_C_D)         0.092    -0.345    vga_inst/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/pixel_y_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.572%)  route 0.182ns (49.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.541    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.400 f  vga_inst/v_count_reg[6]/Q
                         net (fo=15, routed)          0.182    -0.219    vga_inst/v_count_reg[6]
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.045    -0.174 r  vga_inst/pixel_y[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    vga_inst/pixel_y[3]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[3]/C
                         clock pessimism             -0.217    -0.528    
                         clock uncertainty            0.106    -0.422    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.121    -0.301    vga_inst/pixel_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.106%)  route 0.139ns (39.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.543    vga_inst/CLK
    SLICE_X2Y29          FDCE                                         r  vga_inst/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  vga_inst/v_count_reg[2]/Q
                         net (fo=12, routed)          0.139    -0.241    vga_inst/v_count_reg[2]
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.196 r  vga_inst/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    vga_inst/p_0_in__0[3]
    SLICE_X3Y29          FDCE                                         r  vga_inst/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.314    vga_inst/CLK
    SLICE_X3Y29          FDCE                                         r  vga_inst/v_count_reg[3]/C
                         clock pessimism             -0.217    -0.530    
                         clock uncertainty            0.106    -0.424    
    SLICE_X3Y29          FDCE (Hold_fdce_C_D)         0.091    -0.333    vga_inst/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.469ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/h_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 1.078ns (34.084%)  route 2.085ns (65.916%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.724 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -2.398    vga_inst/CLK
    SLICE_X4Y28          FDCE                                         r  vga_inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.419    -1.979 f  vga_inst/h_count_reg[6]/Q
                         net (fo=9, routed)           1.240    -0.738    vga_inst/h_count_reg[6]
    SLICE_X4Y29          LUT5 (Prop_lut5_I3_O)        0.327    -0.411 r  vga_inst/h_count[4]_i_2/O
                         net (fo=4, routed)           0.844     0.433    vga_inst/h_count[4]_i_2_n_0
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.332     0.765 r  vga_inst/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.765    vga_inst/p_0_in[2]
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    37.724    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[2]/C
                         clock pessimism             -0.412    37.311    
                         clock uncertainty           -0.106    37.205    
    SLICE_X4Y31          FDCE (Setup_fdce_C_D)        0.029    37.234    vga_inst/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.234    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                 36.469    

Slack (MET) :             36.478ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/h_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 1.078ns (34.162%)  route 2.078ns (65.838%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.724 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -2.398    vga_inst/CLK
    SLICE_X4Y28          FDCE                                         r  vga_inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.419    -1.979 f  vga_inst/h_count_reg[6]/Q
                         net (fo=9, routed)           1.240    -0.738    vga_inst/h_count_reg[6]
    SLICE_X4Y29          LUT5 (Prop_lut5_I3_O)        0.327    -0.411 r  vga_inst/h_count[4]_i_2/O
                         net (fo=4, routed)           0.837     0.426    vga_inst/h_count[4]_i_2_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.332     0.758 r  vga_inst/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.758    vga_inst/p_0_in[4]
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    37.724    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[4]/C
                         clock pessimism             -0.412    37.311    
                         clock uncertainty           -0.106    37.205    
    SLICE_X4Y31          FDCE (Setup_fdce_C_D)        0.031    37.236    vga_inst/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.236    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                 36.478    

Slack (MET) :             36.487ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/h_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 1.106ns (34.663%)  route 2.085ns (65.337%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.724 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -2.398    vga_inst/CLK
    SLICE_X4Y28          FDCE                                         r  vga_inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.419    -1.979 f  vga_inst/h_count_reg[6]/Q
                         net (fo=9, routed)           1.240    -0.738    vga_inst/h_count_reg[6]
    SLICE_X4Y29          LUT5 (Prop_lut5_I3_O)        0.327    -0.411 r  vga_inst/h_count[4]_i_2/O
                         net (fo=4, routed)           0.844     0.433    vga_inst/h_count[4]_i_2_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I0_O)        0.360     0.793 r  vga_inst/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.793    vga_inst/p_0_in[3]
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    37.724    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[3]/C
                         clock pessimism             -0.412    37.311    
                         clock uncertainty           -0.106    37.205    
    SLICE_X4Y31          FDCE (Setup_fdce_C_D)        0.075    37.280    vga_inst/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.280    
                         arrival time                          -0.793    
  -------------------------------------------------------------------
                         slack                                 36.487    

Slack (MET) :             36.499ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.999ns (31.867%)  route 2.136ns (68.133%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.726 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -2.394    vga_inst/CLK
    SLICE_X2Y29          FDCE                                         r  vga_inst/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518    -1.876 f  vga_inst/v_count_reg[2]/Q
                         net (fo=12, routed)          1.462    -0.414    vga_inst/v_count_reg[2]
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.154    -0.260 r  vga_inst/v_count[8]_i_2/O
                         net (fo=1, routed)           0.674     0.414    vga_inst/v_count[8]_i_2_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.327     0.741 r  vga_inst/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.741    vga_inst/p_0_in__0[8]
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509    37.726    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[8]/C
                         clock pessimism             -0.411    37.314    
                         clock uncertainty           -0.106    37.208    
    SLICE_X3Y31          FDCE (Setup_fdce_C_D)        0.032    37.240    vga_inst/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         37.240    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                 36.499    

Slack (MET) :             36.643ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/h_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 1.078ns (36.049%)  route 1.912ns (63.951%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.724 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -2.398    vga_inst/CLK
    SLICE_X4Y28          FDCE                                         r  vga_inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.419    -1.979 f  vga_inst/h_count_reg[6]/Q
                         net (fo=9, routed)           1.240    -0.738    vga_inst/h_count_reg[6]
    SLICE_X4Y29          LUT5 (Prop_lut5_I3_O)        0.327    -0.411 r  vga_inst/h_count[4]_i_2/O
                         net (fo=4, routed)           0.672     0.261    vga_inst/h_count[4]_i_2_n_0
    SLICE_X4Y31          LUT3 (Prop_lut3_I0_O)        0.332     0.593 r  vga_inst/h_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.593    vga_inst/p_0_in[1]
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    37.724    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[1]/C
                         clock pessimism             -0.412    37.311    
                         clock uncertainty           -0.106    37.205    
    SLICE_X4Y31          FDCE (Setup_fdce_C_D)        0.031    37.236    vga_inst/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.236    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                 36.643    

Slack (MET) :             36.877ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.704ns (28.087%)  route 1.802ns (71.913%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.726 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.624    -2.395    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_inst/h_count_reg[2]/Q
                         net (fo=5, routed)           0.850    -1.088    vga_inst/h_count_reg[2]
    SLICE_X4Y30          LUT5 (Prop_lut5_I3_O)        0.124    -0.964 f  vga_inst/h_count[9]_i_2/O
                         net (fo=6, routed)           0.430    -0.534    vga_inst/h_count[9]_i_2_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.124    -0.410 r  vga_inst/v_count[9]_i_1/O
                         net (fo=10, routed)          0.522     0.112    vga_inst/sel
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509    37.726    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[6]/C
                         clock pessimism             -0.425    37.300    
                         clock uncertainty           -0.106    37.194    
    SLICE_X3Y31          FDCE (Setup_fdce_C_CE)      -0.205    36.989    vga_inst/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.989    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                 36.877    

Slack (MET) :             36.877ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.704ns (28.087%)  route 1.802ns (71.913%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.726 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.624    -2.395    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_inst/h_count_reg[2]/Q
                         net (fo=5, routed)           0.850    -1.088    vga_inst/h_count_reg[2]
    SLICE_X4Y30          LUT5 (Prop_lut5_I3_O)        0.124    -0.964 f  vga_inst/h_count[9]_i_2/O
                         net (fo=6, routed)           0.430    -0.534    vga_inst/h_count[9]_i_2_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.124    -0.410 r  vga_inst/v_count[9]_i_1/O
                         net (fo=10, routed)          0.522     0.112    vga_inst/sel
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509    37.726    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[7]/C
                         clock pessimism             -0.425    37.300    
                         clock uncertainty           -0.106    37.194    
    SLICE_X3Y31          FDCE (Setup_fdce_C_CE)      -0.205    36.989    vga_inst/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.989    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                 36.877    

Slack (MET) :             36.877ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.704ns (28.087%)  route 1.802ns (71.913%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.726 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.624    -2.395    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_inst/h_count_reg[2]/Q
                         net (fo=5, routed)           0.850    -1.088    vga_inst/h_count_reg[2]
    SLICE_X4Y30          LUT5 (Prop_lut5_I3_O)        0.124    -0.964 f  vga_inst/h_count[9]_i_2/O
                         net (fo=6, routed)           0.430    -0.534    vga_inst/h_count[9]_i_2_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.124    -0.410 r  vga_inst/v_count[9]_i_1/O
                         net (fo=10, routed)          0.522     0.112    vga_inst/sel
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509    37.726    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[8]/C
                         clock pessimism             -0.425    37.300    
                         clock uncertainty           -0.106    37.194    
    SLICE_X3Y31          FDCE (Setup_fdce_C_CE)      -0.205    36.989    vga_inst/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         36.989    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                 36.877    

Slack (MET) :             36.899ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.704ns (25.777%)  route 2.027ns (74.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.725 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -2.394    vga_inst/CLK
    SLICE_X3Y29          FDCE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.456    -1.938 r  vga_inst/v_count_reg[1]/Q
                         net (fo=10, routed)          1.131    -0.807    vga_inst/v_count_reg[1]
    SLICE_X3Y30          LUT6 (Prop_lut6_I1_O)        0.124    -0.683 r  vga_inst/v_count[9]_i_4/O
                         net (fo=1, routed)           0.896     0.214    vga_inst/v_count[9]_i_4_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I5_O)        0.124     0.338 r  vga_inst/v_count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.338    vga_inst/p_0_in__0[9]
    SLICE_X3Y30          FDCE                                         r  vga_inst/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    37.725    vga_inst/CLK
    SLICE_X3Y30          FDCE                                         r  vga_inst/v_count_reg[9]/C
                         clock pessimism             -0.411    37.313    
                         clock uncertainty           -0.106    37.207    
    SLICE_X3Y30          FDCE (Setup_fdce_C_D)        0.029    37.236    vga_inst/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         37.236    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                 36.899    

Slack (MET) :             37.017ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_0_1 rise@39.730ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.704ns (29.761%)  route 1.662ns (70.239%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.725 - 39.730 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.624    -2.395    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_inst/h_count_reg[2]/Q
                         net (fo=5, routed)           0.850    -1.088    vga_inst/h_count_reg[2]
    SLICE_X4Y30          LUT5 (Prop_lut5_I3_O)        0.124    -0.964 f  vga_inst/h_count[9]_i_2/O
                         net (fo=6, routed)           0.430    -0.534    vga_inst/h_count[9]_i_2_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.124    -0.410 r  vga_inst/v_count[9]_i_1/O
                         net (fo=10, routed)          0.381    -0.029    vga_inst/sel
    SLICE_X3Y30          FDCE                                         r  vga_inst/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.730    39.730 r  
    W5                                                0.000    39.730 r  clk (IN)
                         net (fo=0)                   0.000    39.730    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.118 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.299    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.549 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.125    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.216 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    37.725    vga_inst/CLK
    SLICE_X3Y30          FDCE                                         r  vga_inst/v_count_reg[0]/C
                         clock pessimism             -0.425    37.299    
                         clock uncertainty           -0.106    37.193    
    SLICE_X3Y30          FDCE (Setup_fdce_C_CE)      -0.205    36.988    vga_inst/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.988    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                 37.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/pixel_y_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.903%)  route 0.101ns (35.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.587    -0.542    vga_inst/CLK
    SLICE_X3Y30          FDCE                                         r  vga_inst/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  vga_inst/v_count_reg[0]/Q
                         net (fo=10, routed)          0.101    -0.301    vga_inst/v_count_reg[0]
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.045    -0.256 r  vga_inst/pixel_y[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    vga_inst/pixel_y[0]_i_1_n_0
    SLICE_X2Y30          FDCE                                         r  vga_inst/pixel_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.856    -0.313    vga_inst/CLK
    SLICE_X2Y30          FDCE                                         r  vga_inst/pixel_y_reg[0]/C
                         clock pessimism             -0.217    -0.529    
                         clock uncertainty            0.106    -0.423    
    SLICE_X2Y30          FDCE (Hold_fdce_C_D)         0.121    -0.302    vga_inst/pixel_y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.543    vga_inst/CLK
    SLICE_X3Y29          FDCE                                         r  vga_inst/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  vga_inst/v_count_reg[3]/Q
                         net (fo=12, routed)          0.121    -0.281    vga_inst/v_count_reg[3]
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.045    -0.236 r  vga_inst/v_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    vga_inst/p_0_in__0[2]
    SLICE_X2Y29          FDCE                                         r  vga_inst/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.314    vga_inst/CLK
    SLICE_X2Y29          FDCE                                         r  vga_inst/v_count_reg[2]/C
                         clock pessimism             -0.217    -0.530    
                         clock uncertainty            0.106    -0.424    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.120    -0.304    vga_inst/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/pixel_y_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.275%)  route 0.123ns (39.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.541    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.400 f  vga_inst/v_count_reg[7]/Q
                         net (fo=14, routed)          0.123    -0.278    vga_inst/v_count_reg[7]
    SLICE_X2Y31          LUT6 (Prop_lut6_I1_O)        0.045    -0.233 r  vga_inst/pixel_y[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    vga_inst/pixel_y[4]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[4]/C
                         clock pessimism             -0.217    -0.528    
                         clock uncertainty            0.106    -0.422    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.121    -0.301    vga_inst/pixel_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.543    vga_inst/CLK
    SLICE_X3Y29          FDCE                                         r  vga_inst/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  vga_inst/v_count_reg[3]/Q
                         net (fo=12, routed)          0.125    -0.277    vga_inst/v_count_reg[3]
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.045    -0.232 r  vga_inst/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    vga_inst/p_0_in__0[4]
    SLICE_X2Y29          FDCE                                         r  vga_inst/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.314    vga_inst/CLK
    SLICE_X2Y29          FDCE                                         r  vga_inst/v_count_reg[4]/C
                         clock pessimism             -0.217    -0.530    
                         clock uncertainty            0.106    -0.424    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.121    -0.303    vga_inst/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/pixel_y_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.190ns (57.801%)  route 0.139ns (42.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.541    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.400 f  vga_inst/v_count_reg[8]/Q
                         net (fo=13, routed)          0.139    -0.262    vga_inst/v_count_reg[8]
    SLICE_X2Y31          LUT5 (Prop_lut5_I3_O)        0.049    -0.213 r  vga_inst/pixel_y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    vga_inst/pixel_y[6]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[6]/C
                         clock pessimism             -0.217    -0.528    
                         clock uncertainty            0.106    -0.422    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.131    -0.291    vga_inst/pixel_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/pixel_y_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.669%)  route 0.137ns (42.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.543    vga_inst/CLK
    SLICE_X3Y29          FDCE                                         r  vga_inst/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  vga_inst/v_count_reg[1]/Q
                         net (fo=10, routed)          0.137    -0.266    vga_inst/v_count_reg[1]
    SLICE_X2Y31          LUT6 (Prop_lut6_I5_O)        0.045    -0.221 r  vga_inst/pixel_y[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    vga_inst/pixel_y[1]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[1]/C
                         clock pessimism             -0.216    -0.527    
                         clock uncertainty            0.106    -0.421    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.120    -0.301    vga_inst/pixel_y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/pixel_y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.281%)  route 0.139ns (42.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.541    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.400 f  vga_inst/v_count_reg[8]/Q
                         net (fo=13, routed)          0.139    -0.262    vga_inst/v_count_reg[8]
    SLICE_X2Y31          LUT5 (Prop_lut5_I3_O)        0.045    -0.217 r  vga_inst/pixel_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    vga_inst/pixel_y[5]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[5]/C
                         clock pessimism             -0.217    -0.528    
                         clock uncertainty            0.106    -0.422    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.121    -0.301    vga_inst/pixel_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 vga_inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/h_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.456%)  route 0.091ns (28.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.543    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.128    -0.415 r  vga_inst/h_count_reg[3]/Q
                         net (fo=4, routed)           0.091    -0.325    vga_inst/h_count_reg[3]
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.099    -0.226 r  vga_inst/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    vga_inst/p_0_in[4]
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.314    vga_inst/CLK
    SLICE_X4Y31          FDCE                                         r  vga_inst/h_count_reg[4]/C
                         clock pessimism             -0.230    -0.543    
                         clock uncertainty            0.106    -0.437    
    SLICE_X4Y31          FDCE (Hold_fdce_C_D)         0.092    -0.345    vga_inst/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/pixel_y_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.572%)  route 0.182ns (49.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.541    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.400 f  vga_inst/v_count_reg[6]/Q
                         net (fo=15, routed)          0.182    -0.219    vga_inst/v_count_reg[6]
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.045    -0.174 r  vga_inst/pixel_y[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    vga_inst/pixel_y[3]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[3]/C
                         clock pessimism             -0.217    -0.528    
                         clock uncertainty            0.106    -0.422    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.121    -0.301    vga_inst/pixel_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_inst/v_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.106%)  route 0.139ns (39.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.543    vga_inst/CLK
    SLICE_X2Y29          FDCE                                         r  vga_inst/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  vga_inst/v_count_reg[2]/Q
                         net (fo=12, routed)          0.139    -0.241    vga_inst/v_count_reg[2]
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.196 r  vga_inst/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    vga_inst/p_0_in__0[3]
    SLICE_X3Y29          FDCE                                         r  vga_inst/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.314    vga_inst/CLK
    SLICE_X3Y29          FDCE                                         r  vga_inst/v_count_reg[3]/C
                         clock pessimism             -0.217    -0.530    
                         clock uncertainty            0.106    -0.424    
    SLICE_X3Y29          FDCE (Hold_fdce_C_D)         0.091    -0.333    vga_inst/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.138    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v_renderer_inst/grid_y_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.877ns  (logic 6.961ns (43.845%)  route 8.916ns (56.155%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         LDCE                         0.000     0.000 r  v_renderer_inst/grid_y_reg[1]/G
    SLICE_X11Y46         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  v_renderer_inst/grid_y_reg[1]/Q
                         net (fo=14, routed)          1.214     1.975    v_renderer_inst/grid_y[1]
    SLICE_X14Y46         LUT5 (Prop_lut5_I0_O)        0.124     2.099 f  v_renderer_inst/i__carry__0_i_4__1/O
                         net (fo=9, routed)           0.714     2.813    v_renderer_inst/i__carry__0_i_4__1_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.937 r  v_renderer_inst/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.532     3.470    v_renderer_inst/i__carry__0_i_1__2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.866 r  v_renderer_inst/red5_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.866    v_renderer_inst/red5_inferred__1/i__carry__0_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.085 r  v_renderer_inst/red5_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.610     4.695    v_renderer_inst/red5_inferred__1/i__carry__1_n_7
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.865     5.560 r  v_renderer_inst/red4_inferred__1/i__carry__1/CO[2]
                         net (fo=33, routed)          1.376     6.936    v_renderer_inst/red4_inferred__1/i__carry__1_n_1
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.782 r  v_renderer_inst/red3_inferred__2/i__carry__2/CO[3]
                         net (fo=2, routed)           1.351     9.133    v_renderer_inst/red33_in
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.257 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           3.118    12.375    vga_blue_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    15.877 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.877    vga_red[3]
    N19                                                               r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_renderer_inst/grid_y_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.779ns  (logic 6.954ns (44.073%)  route 8.825ns (55.927%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         LDCE                         0.000     0.000 r  v_renderer_inst/grid_y_reg[1]/G
    SLICE_X11Y46         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  v_renderer_inst/grid_y_reg[1]/Q
                         net (fo=14, routed)          1.214     1.975    v_renderer_inst/grid_y[1]
    SLICE_X14Y46         LUT5 (Prop_lut5_I0_O)        0.124     2.099 f  v_renderer_inst/i__carry__0_i_4__1/O
                         net (fo=9, routed)           0.714     2.813    v_renderer_inst/i__carry__0_i_4__1_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.937 r  v_renderer_inst/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.532     3.470    v_renderer_inst/i__carry__0_i_1__2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.866 r  v_renderer_inst/red5_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.866    v_renderer_inst/red5_inferred__1/i__carry__0_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.085 r  v_renderer_inst/red5_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.610     4.695    v_renderer_inst/red5_inferred__1/i__carry__1_n_7
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.865     5.560 r  v_renderer_inst/red4_inferred__1/i__carry__1/CO[2]
                         net (fo=33, routed)          1.376     6.936    v_renderer_inst/red4_inferred__1/i__carry__1_n_1
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.782 r  v_renderer_inst/red3_inferred__2/i__carry__2/CO[3]
                         net (fo=2, routed)           1.317     9.099    v_renderer_inst/red33_in
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.223 r  v_renderer_inst/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           3.061    12.284    vga_blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    15.779 r  vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.779    vga_blue[0]
    N18                                                               r  vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_renderer_inst/grid_y_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.663ns  (logic 6.978ns (44.551%)  route 8.685ns (55.449%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         LDCE                         0.000     0.000 r  v_renderer_inst/grid_y_reg[1]/G
    SLICE_X11Y46         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  v_renderer_inst/grid_y_reg[1]/Q
                         net (fo=14, routed)          1.214     1.975    v_renderer_inst/grid_y[1]
    SLICE_X14Y46         LUT5 (Prop_lut5_I0_O)        0.124     2.099 f  v_renderer_inst/i__carry__0_i_4__1/O
                         net (fo=9, routed)           0.714     2.813    v_renderer_inst/i__carry__0_i_4__1_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.937 r  v_renderer_inst/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.532     3.470    v_renderer_inst/i__carry__0_i_1__2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.866 r  v_renderer_inst/red5_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.866    v_renderer_inst/red5_inferred__1/i__carry__0_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.085 r  v_renderer_inst/red5_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.610     4.695    v_renderer_inst/red5_inferred__1/i__carry__1_n_7
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.865     5.560 r  v_renderer_inst/red4_inferred__1/i__carry__1/CO[2]
                         net (fo=33, routed)          1.376     6.936    v_renderer_inst/red4_inferred__1/i__carry__1_n_1
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.782 r  v_renderer_inst/red3_inferred__2/i__carry__2/CO[3]
                         net (fo=2, routed)           1.317     9.099    v_renderer_inst/red33_in
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.223 r  v_renderer_inst/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           2.921    12.144    vga_blue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    15.663 r  vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.663    vga_blue[2]
    K18                                                               r  vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_renderer_inst/grid_y_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.612ns  (logic 6.984ns (44.732%)  route 8.629ns (55.268%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         LDCE                         0.000     0.000 r  v_renderer_inst/grid_y_reg[1]/G
    SLICE_X11Y46         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  v_renderer_inst/grid_y_reg[1]/Q
                         net (fo=14, routed)          1.214     1.975    v_renderer_inst/grid_y[1]
    SLICE_X14Y46         LUT5 (Prop_lut5_I0_O)        0.124     2.099 f  v_renderer_inst/i__carry__0_i_4__1/O
                         net (fo=9, routed)           0.714     2.813    v_renderer_inst/i__carry__0_i_4__1_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.937 r  v_renderer_inst/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.532     3.470    v_renderer_inst/i__carry__0_i_1__2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.866 r  v_renderer_inst/red5_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.866    v_renderer_inst/red5_inferred__1/i__carry__0_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.085 r  v_renderer_inst/red5_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.610     4.695    v_renderer_inst/red5_inferred__1/i__carry__1_n_7
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.865     5.560 r  v_renderer_inst/red4_inferred__1/i__carry__1/CO[2]
                         net (fo=33, routed)          1.376     6.936    v_renderer_inst/red4_inferred__1/i__carry__1_n_1
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.782 r  v_renderer_inst/red3_inferred__2/i__carry__2/CO[3]
                         net (fo=2, routed)           1.351     9.133    v_renderer_inst/red33_in
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.257 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.831    12.088    vga_blue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    15.612 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.612    vga_blue[3]
    J18                                                               r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_renderer_inst/grid_y_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.497ns  (logic 6.962ns (44.926%)  route 8.535ns (55.074%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         LDCE                         0.000     0.000 r  v_renderer_inst/grid_y_reg[1]/G
    SLICE_X11Y46         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  v_renderer_inst/grid_y_reg[1]/Q
                         net (fo=14, routed)          1.214     1.975    v_renderer_inst/grid_y[1]
    SLICE_X14Y46         LUT5 (Prop_lut5_I0_O)        0.124     2.099 f  v_renderer_inst/i__carry__0_i_4__1/O
                         net (fo=9, routed)           0.714     2.813    v_renderer_inst/i__carry__0_i_4__1_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.937 r  v_renderer_inst/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.532     3.470    v_renderer_inst/i__carry__0_i_1__2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.866 r  v_renderer_inst/red5_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.866    v_renderer_inst/red5_inferred__1/i__carry__0_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.085 r  v_renderer_inst/red5_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.610     4.695    v_renderer_inst/red5_inferred__1/i__carry__1_n_7
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.865     5.560 r  v_renderer_inst/red4_inferred__1/i__carry__1/CO[2]
                         net (fo=33, routed)          1.376     6.936    v_renderer_inst/red4_inferred__1/i__carry__1_n_1
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.782 r  v_renderer_inst/red3_inferred__2/i__carry__2/CO[3]
                         net (fo=2, routed)           1.317     9.099    v_renderer_inst/red33_in
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.223 r  v_renderer_inst/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           2.771    11.994    vga_blue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    15.497 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.497    vga_blue[1]
    L18                                                               r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_renderer_inst/grid_y_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.361ns  (logic 6.980ns (45.438%)  route 8.382ns (54.562%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         LDCE                         0.000     0.000 r  v_renderer_inst/grid_y_reg[1]/G
    SLICE_X11Y46         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  v_renderer_inst/grid_y_reg[1]/Q
                         net (fo=14, routed)          1.214     1.975    v_renderer_inst/grid_y[1]
    SLICE_X14Y46         LUT5 (Prop_lut5_I0_O)        0.124     2.099 f  v_renderer_inst/i__carry__0_i_4__1/O
                         net (fo=9, routed)           0.714     2.813    v_renderer_inst/i__carry__0_i_4__1_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.937 r  v_renderer_inst/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.532     3.470    v_renderer_inst/i__carry__0_i_1__2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.866 r  v_renderer_inst/red5_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.866    v_renderer_inst/red5_inferred__1/i__carry__0_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.085 r  v_renderer_inst/red5_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.610     4.695    v_renderer_inst/red5_inferred__1/i__carry__1_n_7
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.865     5.560 r  v_renderer_inst/red4_inferred__1/i__carry__1/CO[2]
                         net (fo=33, routed)          1.376     6.936    v_renderer_inst/red4_inferred__1/i__carry__1_n_1
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.782 r  v_renderer_inst/red3_inferred__2/i__carry__2/CO[3]
                         net (fo=2, routed)           1.317     9.099    v_renderer_inst/red33_in
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.223 r  v_renderer_inst/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           2.618    11.841    vga_blue_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    15.361 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.361    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_renderer_inst/grid_y_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.215ns  (logic 6.983ns (45.896%)  route 8.232ns (54.104%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         LDCE                         0.000     0.000 r  v_renderer_inst/grid_y_reg[1]/G
    SLICE_X11Y46         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  v_renderer_inst/grid_y_reg[1]/Q
                         net (fo=14, routed)          1.214     1.975    v_renderer_inst/grid_y[1]
    SLICE_X14Y46         LUT5 (Prop_lut5_I0_O)        0.124     2.099 f  v_renderer_inst/i__carry__0_i_4__1/O
                         net (fo=9, routed)           0.714     2.813    v_renderer_inst/i__carry__0_i_4__1_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.937 r  v_renderer_inst/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.532     3.470    v_renderer_inst/i__carry__0_i_1__2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.866 r  v_renderer_inst/red5_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.866    v_renderer_inst/red5_inferred__1/i__carry__0_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.085 r  v_renderer_inst/red5_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.610     4.695    v_renderer_inst/red5_inferred__1/i__carry__1_n_7
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.865     5.560 r  v_renderer_inst/red4_inferred__1/i__carry__1/CO[2]
                         net (fo=33, routed)          1.376     6.936    v_renderer_inst/red4_inferred__1/i__carry__1_n_1
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.782 r  v_renderer_inst/red3_inferred__2/i__carry__2/CO[3]
                         net (fo=2, routed)           1.317     9.099    v_renderer_inst/red33_in
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.223 r  v_renderer_inst/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           2.468    11.691    vga_blue_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    15.215 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.215    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_renderer_inst/grid_y_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.066ns  (logic 6.988ns (46.382%)  route 8.078ns (53.618%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         LDCE                         0.000     0.000 r  v_renderer_inst/grid_y_reg[1]/G
    SLICE_X11Y46         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  v_renderer_inst/grid_y_reg[1]/Q
                         net (fo=14, routed)          1.214     1.975    v_renderer_inst/grid_y[1]
    SLICE_X14Y46         LUT5 (Prop_lut5_I0_O)        0.124     2.099 f  v_renderer_inst/i__carry__0_i_4__1/O
                         net (fo=9, routed)           0.714     2.813    v_renderer_inst/i__carry__0_i_4__1_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.937 r  v_renderer_inst/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.532     3.470    v_renderer_inst/i__carry__0_i_1__2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.866 r  v_renderer_inst/red5_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.866    v_renderer_inst/red5_inferred__1/i__carry__0_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.085 r  v_renderer_inst/red5_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.610     4.695    v_renderer_inst/red5_inferred__1/i__carry__1_n_7
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.865     5.560 r  v_renderer_inst/red4_inferred__1/i__carry__1/CO[2]
                         net (fo=33, routed)          1.376     6.936    v_renderer_inst/red4_inferred__1/i__carry__1_n_1
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.782 r  v_renderer_inst/red3_inferred__2/i__carry__2/CO[3]
                         net (fo=2, routed)           1.317     9.099    v_renderer_inst/red33_in
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.223 r  v_renderer_inst/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           2.315    11.537    vga_blue_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    15.066 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.066    vga_green[2]
    G17                                                               r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_renderer_inst/grid_y_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.917ns  (logic 6.978ns (46.782%)  route 7.938ns (53.218%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         LDCE                         0.000     0.000 r  v_renderer_inst/grid_y_reg[1]/G
    SLICE_X11Y46         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  v_renderer_inst/grid_y_reg[1]/Q
                         net (fo=14, routed)          1.214     1.975    v_renderer_inst/grid_y[1]
    SLICE_X14Y46         LUT5 (Prop_lut5_I0_O)        0.124     2.099 f  v_renderer_inst/i__carry__0_i_4__1/O
                         net (fo=9, routed)           0.714     2.813    v_renderer_inst/i__carry__0_i_4__1_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.937 r  v_renderer_inst/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.532     3.470    v_renderer_inst/i__carry__0_i_1__2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.866 r  v_renderer_inst/red5_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.866    v_renderer_inst/red5_inferred__1/i__carry__0_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.085 r  v_renderer_inst/red5_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.610     4.695    v_renderer_inst/red5_inferred__1/i__carry__1_n_7
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.865     5.560 r  v_renderer_inst/red4_inferred__1/i__carry__1/CO[2]
                         net (fo=33, routed)          1.376     6.936    v_renderer_inst/red4_inferred__1/i__carry__1_n_1
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.782 r  v_renderer_inst/red3_inferred__2/i__carry__2/CO[3]
                         net (fo=2, routed)           1.317     9.099    v_renderer_inst/red33_in
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.223 r  v_renderer_inst/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           2.175    11.397    vga_blue_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    14.917 r  vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.917    vga_red[1]
    H19                                                               r  vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_renderer_inst/grid_y_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.911ns  (logic 6.989ns (46.875%)  route 7.921ns (53.125%))
  Logic Levels:           9  (CARRY4=4 LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         LDCE                         0.000     0.000 r  v_renderer_inst/grid_y_reg[1]/G
    SLICE_X11Y46         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  v_renderer_inst/grid_y_reg[1]/Q
                         net (fo=14, routed)          1.214     1.975    v_renderer_inst/grid_y[1]
    SLICE_X14Y46         LUT5 (Prop_lut5_I0_O)        0.124     2.099 f  v_renderer_inst/i__carry__0_i_4__1/O
                         net (fo=9, routed)           0.714     2.813    v_renderer_inst/i__carry__0_i_4__1_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.937 r  v_renderer_inst/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.532     3.470    v_renderer_inst/i__carry__0_i_1__2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.866 r  v_renderer_inst/red5_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.866    v_renderer_inst/red5_inferred__1/i__carry__0_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.085 r  v_renderer_inst/red5_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.610     4.695    v_renderer_inst/red5_inferred__1/i__carry__1_n_7
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.865     5.560 r  v_renderer_inst/red4_inferred__1/i__carry__1/CO[2]
                         net (fo=33, routed)          1.376     6.936    v_renderer_inst/red4_inferred__1/i__carry__1_n_1
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.782 r  v_renderer_inst/red3_inferred__2/i__carry__2/CO[3]
                         net (fo=2, routed)           1.351     9.133    v_renderer_inst/red33_in
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.257 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.123    11.380    vga_blue_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    14.911 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.911    vga_green[3]
    D17                                                               r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v_renderer_inst/grid_y_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.351ns  (logic 1.561ns (66.413%)  route 0.790ns (33.587%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         LDCE                         0.000     0.000 r  v_renderer_inst/grid_y_reg[3]/G
    SLICE_X10Y46         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 f  v_renderer_inst/grid_y_reg[3]/Q
                         net (fo=11, routed)          0.128     0.368    v_renderer_inst/grid_y[3]
    SLICE_X11Y45         LUT6 (Prop_lut6_I1_O)        0.045     0.413 f  v_renderer_inst/vga_red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.093     0.506    v_renderer_inst/vga_red_OBUF[3]_inst_i_4_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I4_O)        0.045     0.551 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.568     1.120    vga_blue_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.231     2.351 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.351    vga_green[3]
    D17                                                               r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_renderer_inst/grid_y_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.468ns  (logic 1.555ns (62.999%)  route 0.913ns (37.001%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         LDCE                         0.000     0.000 r  v_renderer_inst/grid_y_reg[3]/G
    SLICE_X10Y46         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  v_renderer_inst/grid_y_reg[3]/Q
                         net (fo=11, routed)          0.128     0.368    v_renderer_inst/grid_y[3]
    SLICE_X11Y45         LUT6 (Prop_lut6_I1_O)        0.045     0.413 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.231     0.644    v_renderer_inst/vga_red_OBUF[3]_inst_i_4_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.689 r  v_renderer_inst/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           0.554     1.243    vga_blue_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     2.468 r  vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.468    vga_red[0]
    G19                                                               r  vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_renderer_inst/grid_y_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.476ns  (logic 1.537ns (62.063%)  route 0.939ns (37.937%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         LDCE                         0.000     0.000 r  v_renderer_inst/grid_y_reg[3]/G
    SLICE_X10Y46         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  v_renderer_inst/grid_y_reg[3]/Q
                         net (fo=11, routed)          0.128     0.368    v_renderer_inst/grid_y[3]
    SLICE_X11Y45         LUT6 (Prop_lut6_I1_O)        0.045     0.413 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.231     0.644    v_renderer_inst/vga_red_OBUF[3]_inst_i_4_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.689 r  v_renderer_inst/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           0.580     1.269    vga_blue_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.207     2.476 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.476    vga_green[1]
    H17                                                               r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_renderer_inst/grid_y_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.511ns  (logic 1.550ns (61.734%)  route 0.961ns (38.266%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         LDCE                         0.000     0.000 r  v_renderer_inst/grid_y_reg[3]/G
    SLICE_X10Y46         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  v_renderer_inst/grid_y_reg[3]/Q
                         net (fo=11, routed)          0.128     0.368    v_renderer_inst/grid_y[3]
    SLICE_X11Y45         LUT6 (Prop_lut6_I1_O)        0.045     0.413 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.231     0.644    v_renderer_inst/vga_red_OBUF[3]_inst_i_4_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.689 r  v_renderer_inst/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           0.602     1.291    vga_blue_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         1.220     2.511 r  vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.511    vga_red[1]
    H19                                                               r  vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_renderer_inst/grid_y_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.592ns  (logic 1.560ns (60.187%)  route 1.032ns (39.813%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         LDCE                         0.000     0.000 r  v_renderer_inst/grid_y_reg[3]/G
    SLICE_X10Y46         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  v_renderer_inst/grid_y_reg[3]/Q
                         net (fo=11, routed)          0.128     0.368    v_renderer_inst/grid_y[3]
    SLICE_X11Y45         LUT6 (Prop_lut6_I1_O)        0.045     0.413 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.231     0.644    v_renderer_inst/vga_red_OBUF[3]_inst_i_4_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.689 r  v_renderer_inst/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           0.673     1.362    vga_blue_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     2.592 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.592    vga_green[2]
    G17                                                               r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_renderer_inst/grid_y_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.628ns  (logic 1.556ns (59.188%)  route 1.073ns (40.812%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         LDCE                         0.000     0.000 r  v_renderer_inst/grid_y_reg[3]/G
    SLICE_X10Y46         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 f  v_renderer_inst/grid_y_reg[3]/Q
                         net (fo=11, routed)          0.128     0.368    v_renderer_inst/grid_y[3]
    SLICE_X11Y45         LUT6 (Prop_lut6_I1_O)        0.045     0.413 f  v_renderer_inst/vga_red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.093     0.506    v_renderer_inst/vga_red_OBUF[3]_inst_i_4_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I4_O)        0.045     0.551 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.852     1.403    vga_blue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     2.628 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.628    vga_blue[3]
    J18                                                               r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_renderer_inst/grid_y_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.656ns  (logic 1.555ns (58.540%)  route 1.101ns (41.460%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         LDCE                         0.000     0.000 r  v_renderer_inst/grid_y_reg[3]/G
    SLICE_X10Y46         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  v_renderer_inst/grid_y_reg[3]/Q
                         net (fo=11, routed)          0.128     0.368    v_renderer_inst/grid_y[3]
    SLICE_X11Y45         LUT6 (Prop_lut6_I1_O)        0.045     0.413 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.231     0.644    v_renderer_inst/vga_red_OBUF[3]_inst_i_4_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.689 r  v_renderer_inst/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           0.742     1.431    vga_blue_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     2.656 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.656    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_renderer_inst/grid_y_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.716ns  (logic 1.552ns (57.137%)  route 1.164ns (42.863%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         LDCE                         0.000     0.000 r  v_renderer_inst/grid_y_reg[3]/G
    SLICE_X10Y46         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  v_renderer_inst/grid_y_reg[3]/Q
                         net (fo=11, routed)          0.128     0.368    v_renderer_inst/grid_y[3]
    SLICE_X11Y45         LUT6 (Prop_lut6_I1_O)        0.045     0.413 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.231     0.644    v_renderer_inst/vga_red_OBUF[3]_inst_i_4_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.689 r  v_renderer_inst/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           0.805     1.494    vga_blue_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     2.716 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.716    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_renderer_inst/grid_y_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.726ns  (logic 1.534ns (56.267%)  route 1.192ns (43.733%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         LDCE                         0.000     0.000 r  v_renderer_inst/grid_y_reg[3]/G
    SLICE_X10Y46         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 f  v_renderer_inst/grid_y_reg[3]/Q
                         net (fo=11, routed)          0.128     0.368    v_renderer_inst/grid_y[3]
    SLICE_X11Y45         LUT6 (Prop_lut6_I1_O)        0.045     0.413 f  v_renderer_inst/vga_red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.093     0.506    v_renderer_inst/vga_red_OBUF[3]_inst_i_4_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I4_O)        0.045     0.551 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.971     1.522    vga_blue_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     2.726 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.726    vga_red[3]
    N19                                                               r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v_renderer_inst/grid_y_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.768ns  (logic 1.535ns (55.438%)  route 1.233ns (44.562%))
  Logic Levels:           4  (LDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         LDCE                         0.000     0.000 r  v_renderer_inst/grid_y_reg[3]/G
    SLICE_X10Y46         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  v_renderer_inst/grid_y_reg[3]/Q
                         net (fo=11, routed)          0.128     0.368    v_renderer_inst/grid_y[3]
    SLICE_X11Y45         LUT6 (Prop_lut6_I1_O)        0.045     0.413 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.231     0.644    v_renderer_inst/vga_red_OBUF[3]_inst_i_4_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.689 r  v_renderer_inst/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           0.874     1.563    vga_blue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     2.768 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.768    vga_blue[1]
    L18                                                               r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/pixel_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.787ns  (logic 9.561ns (32.100%)  route 20.225ns (67.900%))
  Logic Levels:           24  (CARRY4=9 LUT2=4 LUT3=2 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.623    -2.396    vga_inst/CLK
    SLICE_X5Y30          FDCE                                         r  vga_inst/pixel_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_inst/pixel_x_reg[7]/Q
                         net (fo=4, routed)           1.041    -0.899    vga_inst/pixel_x[7]
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.124    -0.775 r  vga_inst/i__carry__1_i_10/O
                         net (fo=68, routed)          1.373     0.598    vga_inst/i__carry__1_i_10_n_0
    SLICE_X12Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.722 r  vga_inst/inside_game_area_reg_i_2/O
                         net (fo=19, routed)          1.671     2.393    vga_inst/pixel_x_reg[9]_2
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.124     2.517 r  vga_inst/i__carry__0_i_4/O
                         net (fo=59, routed)          3.716     6.233    vga_inst/pixel_x_reg[0]_2[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.357 r  vga_inst/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.357    v_renderer_inst/i___136_carry_i_4_1[1]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.737 r  v_renderer_inst/red8_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.737    v_renderer_inst/red8_inferred__1/i__carry_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.854 r  v_renderer_inst/red8_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.854    v_renderer_inst/red8_inferred__1/i__carry__0_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.971 r  v_renderer_inst/red8_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.971    v_renderer_inst/red8_inferred__1/i__carry__1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.088 f  v_renderer_inst/red8_inferred__1/i__carry__2/CO[3]
                         net (fo=45, routed)          1.915     9.003    vga_inst/red8_inferred__1/i___109_carry__0[0]
    SLICE_X14Y33         LUT3 (Prop_lut3_I2_O)        0.153     9.156 r  vga_inst/i___109_carry_i_1/O
                         net (fo=2, routed)           0.822     9.979    vga_inst/pixel_x_reg[0]_36[2]
    SLICE_X14Y33         LUT4 (Prop_lut4_I3_O)        0.331    10.310 r  vga_inst/i___109_carry_i_4/O
                         net (fo=1, routed)           0.000    10.310    v_renderer_inst/i___136_carry__3_i_5_4[3]
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    10.565 r  v_renderer_inst/red8_inferred__1/i___109_carry/O[3]
                         net (fo=3, routed)           0.579    11.144    v_renderer_inst/red8_inferred__1/i___109_carry_n_4
    SLICE_X14Y32         LUT3 (Prop_lut3_I2_O)        0.299    11.443 r  v_renderer_inst/i___136_carry__4_i_9/O
                         net (fo=2, routed)           0.468    11.911    v_renderer_inst/i___136_carry__4_i_9_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I0_O)        0.357    12.268 r  v_renderer_inst/i___136_carry__4_i_2/O
                         net (fo=2, routed)           1.007    13.275    v_renderer_inst/i___136_carry__4_i_2_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.331    13.606 r  v_renderer_inst/i___136_carry__4_i_6/O
                         net (fo=1, routed)           0.000    13.606    v_renderer_inst/i___136_carry__4_i_6_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.004 r  v_renderer_inst/red8_inferred__1/i___136_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.004    v_renderer_inst/red8_inferred__1/i___136_carry__4_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.226 r  v_renderer_inst/red8_inferred__1/i___136_carry__5/O[0]
                         net (fo=2, routed)           0.951    15.177    v_renderer_inst/i___136_carry__5_i_7_0[0]
    SLICE_X13Y36         LUT2 (Prop_lut2_I1_O)        0.299    15.476 r  v_renderer_inst/i___194_carry_i_2/O
                         net (fo=1, routed)           0.000    15.476    v_renderer_inst/i___194_carry_i_2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    15.703 r  v_renderer_inst/red8_inferred__1/i___194_carry/O[1]
                         net (fo=1, routed)           0.812    16.516    vga_inst/red8_inferred__1/i___200_carry__0[1]
    SLICE_X13Y38         LUT2 (Prop_lut2_I1_O)        0.303    16.819 r  vga_inst/i___200_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.819    v_renderer_inst/vga_red_OBUF[3]_inst_i_11_0[0]
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.243 r  v_renderer_inst/red8_inferred__1/i___200_carry__0/O[1]
                         net (fo=3, routed)           0.821    18.064    v_renderer_inst/red8_inferred__1/i___200_carry__0_n_6
    SLICE_X12Y38         LUT4 (Prop_lut4_I1_O)        0.325    18.389 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.845    19.235    v_renderer_inst/vga_red_OBUF[3]_inst_i_10_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.328    19.563 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.084    20.647    v_renderer_inst/vga_red_OBUF[3]_inst_i_3_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.124    20.771 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           3.118    23.889    vga_blue_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    27.391 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    27.391    vga_red[3]
    N19                                                               r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.651ns  (logic 9.554ns (32.222%)  route 20.097ns (67.778%))
  Logic Levels:           24  (CARRY4=9 LUT2=4 LUT3=2 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.623    -2.396    vga_inst/CLK
    SLICE_X5Y30          FDCE                                         r  vga_inst/pixel_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_inst/pixel_x_reg[7]/Q
                         net (fo=4, routed)           1.041    -0.899    vga_inst/pixel_x[7]
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.124    -0.775 r  vga_inst/i__carry__1_i_10/O
                         net (fo=68, routed)          1.373     0.598    vga_inst/i__carry__1_i_10_n_0
    SLICE_X12Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.722 r  vga_inst/inside_game_area_reg_i_2/O
                         net (fo=19, routed)          1.671     2.393    vga_inst/pixel_x_reg[9]_2
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.124     2.517 r  vga_inst/i__carry__0_i_4/O
                         net (fo=59, routed)          3.716     6.233    vga_inst/pixel_x_reg[0]_2[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.357 r  vga_inst/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.357    v_renderer_inst/i___136_carry_i_4_1[1]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.737 r  v_renderer_inst/red8_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.737    v_renderer_inst/red8_inferred__1/i__carry_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.854 r  v_renderer_inst/red8_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.854    v_renderer_inst/red8_inferred__1/i__carry__0_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.971 r  v_renderer_inst/red8_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.971    v_renderer_inst/red8_inferred__1/i__carry__1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.088 f  v_renderer_inst/red8_inferred__1/i__carry__2/CO[3]
                         net (fo=45, routed)          1.915     9.003    vga_inst/red8_inferred__1/i___109_carry__0[0]
    SLICE_X14Y33         LUT3 (Prop_lut3_I2_O)        0.153     9.156 r  vga_inst/i___109_carry_i_1/O
                         net (fo=2, routed)           0.822     9.979    vga_inst/pixel_x_reg[0]_36[2]
    SLICE_X14Y33         LUT4 (Prop_lut4_I3_O)        0.331    10.310 r  vga_inst/i___109_carry_i_4/O
                         net (fo=1, routed)           0.000    10.310    v_renderer_inst/i___136_carry__3_i_5_4[3]
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    10.565 r  v_renderer_inst/red8_inferred__1/i___109_carry/O[3]
                         net (fo=3, routed)           0.579    11.144    v_renderer_inst/red8_inferred__1/i___109_carry_n_4
    SLICE_X14Y32         LUT3 (Prop_lut3_I2_O)        0.299    11.443 r  v_renderer_inst/i___136_carry__4_i_9/O
                         net (fo=2, routed)           0.468    11.911    v_renderer_inst/i___136_carry__4_i_9_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I0_O)        0.357    12.268 r  v_renderer_inst/i___136_carry__4_i_2/O
                         net (fo=2, routed)           1.007    13.275    v_renderer_inst/i___136_carry__4_i_2_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.331    13.606 r  v_renderer_inst/i___136_carry__4_i_6/O
                         net (fo=1, routed)           0.000    13.606    v_renderer_inst/i___136_carry__4_i_6_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.004 r  v_renderer_inst/red8_inferred__1/i___136_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.004    v_renderer_inst/red8_inferred__1/i___136_carry__4_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.226 r  v_renderer_inst/red8_inferred__1/i___136_carry__5/O[0]
                         net (fo=2, routed)           0.951    15.177    v_renderer_inst/i___136_carry__5_i_7_0[0]
    SLICE_X13Y36         LUT2 (Prop_lut2_I1_O)        0.299    15.476 r  v_renderer_inst/i___194_carry_i_2/O
                         net (fo=1, routed)           0.000    15.476    v_renderer_inst/i___194_carry_i_2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    15.703 r  v_renderer_inst/red8_inferred__1/i___194_carry/O[1]
                         net (fo=1, routed)           0.812    16.516    vga_inst/red8_inferred__1/i___200_carry__0[1]
    SLICE_X13Y38         LUT2 (Prop_lut2_I1_O)        0.303    16.819 r  vga_inst/i___200_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.819    v_renderer_inst/vga_red_OBUF[3]_inst_i_11_0[0]
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.243 r  v_renderer_inst/red8_inferred__1/i___200_carry__0/O[1]
                         net (fo=3, routed)           0.821    18.064    v_renderer_inst/red8_inferred__1/i___200_carry__0_n_6
    SLICE_X12Y38         LUT4 (Prop_lut4_I1_O)        0.325    18.389 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.845    19.235    v_renderer_inst/vga_red_OBUF[3]_inst_i_10_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.328    19.563 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.012    20.575    v_renderer_inst/vga_red_OBUF[3]_inst_i_3_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I4_O)        0.124    20.699 r  v_renderer_inst/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           3.061    23.760    vga_blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    27.256 r  vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    27.256    vga_blue[0]
    N18                                                               r  vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.535ns  (logic 9.578ns (32.429%)  route 19.957ns (67.571%))
  Logic Levels:           24  (CARRY4=9 LUT2=4 LUT3=2 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.623    -2.396    vga_inst/CLK
    SLICE_X5Y30          FDCE                                         r  vga_inst/pixel_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_inst/pixel_x_reg[7]/Q
                         net (fo=4, routed)           1.041    -0.899    vga_inst/pixel_x[7]
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.124    -0.775 r  vga_inst/i__carry__1_i_10/O
                         net (fo=68, routed)          1.373     0.598    vga_inst/i__carry__1_i_10_n_0
    SLICE_X12Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.722 r  vga_inst/inside_game_area_reg_i_2/O
                         net (fo=19, routed)          1.671     2.393    vga_inst/pixel_x_reg[9]_2
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.124     2.517 r  vga_inst/i__carry__0_i_4/O
                         net (fo=59, routed)          3.716     6.233    vga_inst/pixel_x_reg[0]_2[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.357 r  vga_inst/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.357    v_renderer_inst/i___136_carry_i_4_1[1]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.737 r  v_renderer_inst/red8_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.737    v_renderer_inst/red8_inferred__1/i__carry_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.854 r  v_renderer_inst/red8_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.854    v_renderer_inst/red8_inferred__1/i__carry__0_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.971 r  v_renderer_inst/red8_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.971    v_renderer_inst/red8_inferred__1/i__carry__1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.088 f  v_renderer_inst/red8_inferred__1/i__carry__2/CO[3]
                         net (fo=45, routed)          1.915     9.003    vga_inst/red8_inferred__1/i___109_carry__0[0]
    SLICE_X14Y33         LUT3 (Prop_lut3_I2_O)        0.153     9.156 r  vga_inst/i___109_carry_i_1/O
                         net (fo=2, routed)           0.822     9.979    vga_inst/pixel_x_reg[0]_36[2]
    SLICE_X14Y33         LUT4 (Prop_lut4_I3_O)        0.331    10.310 r  vga_inst/i___109_carry_i_4/O
                         net (fo=1, routed)           0.000    10.310    v_renderer_inst/i___136_carry__3_i_5_4[3]
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    10.565 r  v_renderer_inst/red8_inferred__1/i___109_carry/O[3]
                         net (fo=3, routed)           0.579    11.144    v_renderer_inst/red8_inferred__1/i___109_carry_n_4
    SLICE_X14Y32         LUT3 (Prop_lut3_I2_O)        0.299    11.443 r  v_renderer_inst/i___136_carry__4_i_9/O
                         net (fo=2, routed)           0.468    11.911    v_renderer_inst/i___136_carry__4_i_9_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I0_O)        0.357    12.268 r  v_renderer_inst/i___136_carry__4_i_2/O
                         net (fo=2, routed)           1.007    13.275    v_renderer_inst/i___136_carry__4_i_2_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.331    13.606 r  v_renderer_inst/i___136_carry__4_i_6/O
                         net (fo=1, routed)           0.000    13.606    v_renderer_inst/i___136_carry__4_i_6_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.004 r  v_renderer_inst/red8_inferred__1/i___136_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.004    v_renderer_inst/red8_inferred__1/i___136_carry__4_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.226 r  v_renderer_inst/red8_inferred__1/i___136_carry__5/O[0]
                         net (fo=2, routed)           0.951    15.177    v_renderer_inst/i___136_carry__5_i_7_0[0]
    SLICE_X13Y36         LUT2 (Prop_lut2_I1_O)        0.299    15.476 r  v_renderer_inst/i___194_carry_i_2/O
                         net (fo=1, routed)           0.000    15.476    v_renderer_inst/i___194_carry_i_2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    15.703 r  v_renderer_inst/red8_inferred__1/i___194_carry/O[1]
                         net (fo=1, routed)           0.812    16.516    vga_inst/red8_inferred__1/i___200_carry__0[1]
    SLICE_X13Y38         LUT2 (Prop_lut2_I1_O)        0.303    16.819 r  vga_inst/i___200_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.819    v_renderer_inst/vga_red_OBUF[3]_inst_i_11_0[0]
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.243 r  v_renderer_inst/red8_inferred__1/i___200_carry__0/O[1]
                         net (fo=3, routed)           0.821    18.064    v_renderer_inst/red8_inferred__1/i___200_carry__0_n_6
    SLICE_X12Y38         LUT4 (Prop_lut4_I1_O)        0.325    18.389 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.845    19.235    v_renderer_inst/vga_red_OBUF[3]_inst_i_10_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.328    19.563 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.012    20.575    v_renderer_inst/vga_red_OBUF[3]_inst_i_3_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I4_O)        0.124    20.699 r  v_renderer_inst/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           2.921    23.620    vga_blue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    27.139 r  vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    27.139    vga_blue[2]
    K18                                                               r  vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.522ns  (logic 9.584ns (32.463%)  route 19.938ns (67.537%))
  Logic Levels:           24  (CARRY4=9 LUT2=4 LUT3=2 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.623    -2.396    vga_inst/CLK
    SLICE_X5Y30          FDCE                                         r  vga_inst/pixel_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_inst/pixel_x_reg[7]/Q
                         net (fo=4, routed)           1.041    -0.899    vga_inst/pixel_x[7]
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.124    -0.775 r  vga_inst/i__carry__1_i_10/O
                         net (fo=68, routed)          1.373     0.598    vga_inst/i__carry__1_i_10_n_0
    SLICE_X12Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.722 r  vga_inst/inside_game_area_reg_i_2/O
                         net (fo=19, routed)          1.671     2.393    vga_inst/pixel_x_reg[9]_2
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.124     2.517 r  vga_inst/i__carry__0_i_4/O
                         net (fo=59, routed)          3.716     6.233    vga_inst/pixel_x_reg[0]_2[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.357 r  vga_inst/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.357    v_renderer_inst/i___136_carry_i_4_1[1]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.737 r  v_renderer_inst/red8_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.737    v_renderer_inst/red8_inferred__1/i__carry_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.854 r  v_renderer_inst/red8_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.854    v_renderer_inst/red8_inferred__1/i__carry__0_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.971 r  v_renderer_inst/red8_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.971    v_renderer_inst/red8_inferred__1/i__carry__1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.088 f  v_renderer_inst/red8_inferred__1/i__carry__2/CO[3]
                         net (fo=45, routed)          1.915     9.003    vga_inst/red8_inferred__1/i___109_carry__0[0]
    SLICE_X14Y33         LUT3 (Prop_lut3_I2_O)        0.153     9.156 r  vga_inst/i___109_carry_i_1/O
                         net (fo=2, routed)           0.822     9.979    vga_inst/pixel_x_reg[0]_36[2]
    SLICE_X14Y33         LUT4 (Prop_lut4_I3_O)        0.331    10.310 r  vga_inst/i___109_carry_i_4/O
                         net (fo=1, routed)           0.000    10.310    v_renderer_inst/i___136_carry__3_i_5_4[3]
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    10.565 r  v_renderer_inst/red8_inferred__1/i___109_carry/O[3]
                         net (fo=3, routed)           0.579    11.144    v_renderer_inst/red8_inferred__1/i___109_carry_n_4
    SLICE_X14Y32         LUT3 (Prop_lut3_I2_O)        0.299    11.443 r  v_renderer_inst/i___136_carry__4_i_9/O
                         net (fo=2, routed)           0.468    11.911    v_renderer_inst/i___136_carry__4_i_9_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I0_O)        0.357    12.268 r  v_renderer_inst/i___136_carry__4_i_2/O
                         net (fo=2, routed)           1.007    13.275    v_renderer_inst/i___136_carry__4_i_2_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.331    13.606 r  v_renderer_inst/i___136_carry__4_i_6/O
                         net (fo=1, routed)           0.000    13.606    v_renderer_inst/i___136_carry__4_i_6_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.004 r  v_renderer_inst/red8_inferred__1/i___136_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.004    v_renderer_inst/red8_inferred__1/i___136_carry__4_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.226 r  v_renderer_inst/red8_inferred__1/i___136_carry__5/O[0]
                         net (fo=2, routed)           0.951    15.177    v_renderer_inst/i___136_carry__5_i_7_0[0]
    SLICE_X13Y36         LUT2 (Prop_lut2_I1_O)        0.299    15.476 r  v_renderer_inst/i___194_carry_i_2/O
                         net (fo=1, routed)           0.000    15.476    v_renderer_inst/i___194_carry_i_2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    15.703 r  v_renderer_inst/red8_inferred__1/i___194_carry/O[1]
                         net (fo=1, routed)           0.812    16.516    vga_inst/red8_inferred__1/i___200_carry__0[1]
    SLICE_X13Y38         LUT2 (Prop_lut2_I1_O)        0.303    16.819 r  vga_inst/i___200_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.819    v_renderer_inst/vga_red_OBUF[3]_inst_i_11_0[0]
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.243 r  v_renderer_inst/red8_inferred__1/i___200_carry__0/O[1]
                         net (fo=3, routed)           0.821    18.064    v_renderer_inst/red8_inferred__1/i___200_carry__0_n_6
    SLICE_X12Y38         LUT4 (Prop_lut4_I1_O)        0.325    18.389 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.845    19.235    v_renderer_inst/vga_red_OBUF[3]_inst_i_10_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.328    19.563 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.084    20.647    v_renderer_inst/vga_red_OBUF[3]_inst_i_3_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.124    20.771 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.831    23.602    vga_blue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    27.126 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    27.126    vga_blue[3]
    J18                                                               r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.369ns  (logic 9.562ns (32.559%)  route 19.807ns (67.441%))
  Logic Levels:           24  (CARRY4=9 LUT2=4 LUT3=2 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.623    -2.396    vga_inst/CLK
    SLICE_X5Y30          FDCE                                         r  vga_inst/pixel_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_inst/pixel_x_reg[7]/Q
                         net (fo=4, routed)           1.041    -0.899    vga_inst/pixel_x[7]
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.124    -0.775 r  vga_inst/i__carry__1_i_10/O
                         net (fo=68, routed)          1.373     0.598    vga_inst/i__carry__1_i_10_n_0
    SLICE_X12Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.722 r  vga_inst/inside_game_area_reg_i_2/O
                         net (fo=19, routed)          1.671     2.393    vga_inst/pixel_x_reg[9]_2
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.124     2.517 r  vga_inst/i__carry__0_i_4/O
                         net (fo=59, routed)          3.716     6.233    vga_inst/pixel_x_reg[0]_2[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.357 r  vga_inst/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.357    v_renderer_inst/i___136_carry_i_4_1[1]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.737 r  v_renderer_inst/red8_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.737    v_renderer_inst/red8_inferred__1/i__carry_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.854 r  v_renderer_inst/red8_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.854    v_renderer_inst/red8_inferred__1/i__carry__0_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.971 r  v_renderer_inst/red8_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.971    v_renderer_inst/red8_inferred__1/i__carry__1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.088 f  v_renderer_inst/red8_inferred__1/i__carry__2/CO[3]
                         net (fo=45, routed)          1.915     9.003    vga_inst/red8_inferred__1/i___109_carry__0[0]
    SLICE_X14Y33         LUT3 (Prop_lut3_I2_O)        0.153     9.156 r  vga_inst/i___109_carry_i_1/O
                         net (fo=2, routed)           0.822     9.979    vga_inst/pixel_x_reg[0]_36[2]
    SLICE_X14Y33         LUT4 (Prop_lut4_I3_O)        0.331    10.310 r  vga_inst/i___109_carry_i_4/O
                         net (fo=1, routed)           0.000    10.310    v_renderer_inst/i___136_carry__3_i_5_4[3]
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    10.565 r  v_renderer_inst/red8_inferred__1/i___109_carry/O[3]
                         net (fo=3, routed)           0.579    11.144    v_renderer_inst/red8_inferred__1/i___109_carry_n_4
    SLICE_X14Y32         LUT3 (Prop_lut3_I2_O)        0.299    11.443 r  v_renderer_inst/i___136_carry__4_i_9/O
                         net (fo=2, routed)           0.468    11.911    v_renderer_inst/i___136_carry__4_i_9_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I0_O)        0.357    12.268 r  v_renderer_inst/i___136_carry__4_i_2/O
                         net (fo=2, routed)           1.007    13.275    v_renderer_inst/i___136_carry__4_i_2_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.331    13.606 r  v_renderer_inst/i___136_carry__4_i_6/O
                         net (fo=1, routed)           0.000    13.606    v_renderer_inst/i___136_carry__4_i_6_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.004 r  v_renderer_inst/red8_inferred__1/i___136_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.004    v_renderer_inst/red8_inferred__1/i___136_carry__4_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.226 r  v_renderer_inst/red8_inferred__1/i___136_carry__5/O[0]
                         net (fo=2, routed)           0.951    15.177    v_renderer_inst/i___136_carry__5_i_7_0[0]
    SLICE_X13Y36         LUT2 (Prop_lut2_I1_O)        0.299    15.476 r  v_renderer_inst/i___194_carry_i_2/O
                         net (fo=1, routed)           0.000    15.476    v_renderer_inst/i___194_carry_i_2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    15.703 r  v_renderer_inst/red8_inferred__1/i___194_carry/O[1]
                         net (fo=1, routed)           0.812    16.516    vga_inst/red8_inferred__1/i___200_carry__0[1]
    SLICE_X13Y38         LUT2 (Prop_lut2_I1_O)        0.303    16.819 r  vga_inst/i___200_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.819    v_renderer_inst/vga_red_OBUF[3]_inst_i_11_0[0]
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.243 r  v_renderer_inst/red8_inferred__1/i___200_carry__0/O[1]
                         net (fo=3, routed)           0.821    18.064    v_renderer_inst/red8_inferred__1/i___200_carry__0_n_6
    SLICE_X12Y38         LUT4 (Prop_lut4_I1_O)        0.325    18.389 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.845    19.235    v_renderer_inst/vga_red_OBUF[3]_inst_i_10_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.328    19.563 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.012    20.575    v_renderer_inst/vga_red_OBUF[3]_inst_i_3_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I4_O)        0.124    20.699 r  v_renderer_inst/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           2.771    23.470    vga_blue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    26.974 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.974    vga_blue[1]
    L18                                                               r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.233ns  (logic 9.580ns (32.770%)  route 19.654ns (67.230%))
  Logic Levels:           24  (CARRY4=9 LUT2=4 LUT3=2 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.623    -2.396    vga_inst/CLK
    SLICE_X5Y30          FDCE                                         r  vga_inst/pixel_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_inst/pixel_x_reg[7]/Q
                         net (fo=4, routed)           1.041    -0.899    vga_inst/pixel_x[7]
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.124    -0.775 r  vga_inst/i__carry__1_i_10/O
                         net (fo=68, routed)          1.373     0.598    vga_inst/i__carry__1_i_10_n_0
    SLICE_X12Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.722 r  vga_inst/inside_game_area_reg_i_2/O
                         net (fo=19, routed)          1.671     2.393    vga_inst/pixel_x_reg[9]_2
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.124     2.517 r  vga_inst/i__carry__0_i_4/O
                         net (fo=59, routed)          3.716     6.233    vga_inst/pixel_x_reg[0]_2[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.357 r  vga_inst/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.357    v_renderer_inst/i___136_carry_i_4_1[1]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.737 r  v_renderer_inst/red8_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.737    v_renderer_inst/red8_inferred__1/i__carry_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.854 r  v_renderer_inst/red8_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.854    v_renderer_inst/red8_inferred__1/i__carry__0_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.971 r  v_renderer_inst/red8_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.971    v_renderer_inst/red8_inferred__1/i__carry__1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.088 f  v_renderer_inst/red8_inferred__1/i__carry__2/CO[3]
                         net (fo=45, routed)          1.915     9.003    vga_inst/red8_inferred__1/i___109_carry__0[0]
    SLICE_X14Y33         LUT3 (Prop_lut3_I2_O)        0.153     9.156 r  vga_inst/i___109_carry_i_1/O
                         net (fo=2, routed)           0.822     9.979    vga_inst/pixel_x_reg[0]_36[2]
    SLICE_X14Y33         LUT4 (Prop_lut4_I3_O)        0.331    10.310 r  vga_inst/i___109_carry_i_4/O
                         net (fo=1, routed)           0.000    10.310    v_renderer_inst/i___136_carry__3_i_5_4[3]
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    10.565 r  v_renderer_inst/red8_inferred__1/i___109_carry/O[3]
                         net (fo=3, routed)           0.579    11.144    v_renderer_inst/red8_inferred__1/i___109_carry_n_4
    SLICE_X14Y32         LUT3 (Prop_lut3_I2_O)        0.299    11.443 r  v_renderer_inst/i___136_carry__4_i_9/O
                         net (fo=2, routed)           0.468    11.911    v_renderer_inst/i___136_carry__4_i_9_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I0_O)        0.357    12.268 r  v_renderer_inst/i___136_carry__4_i_2/O
                         net (fo=2, routed)           1.007    13.275    v_renderer_inst/i___136_carry__4_i_2_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.331    13.606 r  v_renderer_inst/i___136_carry__4_i_6/O
                         net (fo=1, routed)           0.000    13.606    v_renderer_inst/i___136_carry__4_i_6_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.004 r  v_renderer_inst/red8_inferred__1/i___136_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.004    v_renderer_inst/red8_inferred__1/i___136_carry__4_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.226 r  v_renderer_inst/red8_inferred__1/i___136_carry__5/O[0]
                         net (fo=2, routed)           0.951    15.177    v_renderer_inst/i___136_carry__5_i_7_0[0]
    SLICE_X13Y36         LUT2 (Prop_lut2_I1_O)        0.299    15.476 r  v_renderer_inst/i___194_carry_i_2/O
                         net (fo=1, routed)           0.000    15.476    v_renderer_inst/i___194_carry_i_2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    15.703 r  v_renderer_inst/red8_inferred__1/i___194_carry/O[1]
                         net (fo=1, routed)           0.812    16.516    vga_inst/red8_inferred__1/i___200_carry__0[1]
    SLICE_X13Y38         LUT2 (Prop_lut2_I1_O)        0.303    16.819 r  vga_inst/i___200_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.819    v_renderer_inst/vga_red_OBUF[3]_inst_i_11_0[0]
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.243 r  v_renderer_inst/red8_inferred__1/i___200_carry__0/O[1]
                         net (fo=3, routed)           0.821    18.064    v_renderer_inst/red8_inferred__1/i___200_carry__0_n_6
    SLICE_X12Y38         LUT4 (Prop_lut4_I1_O)        0.325    18.389 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.845    19.235    v_renderer_inst/vga_red_OBUF[3]_inst_i_10_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.328    19.563 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.012    20.575    v_renderer_inst/vga_red_OBUF[3]_inst_i_3_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I4_O)        0.124    20.699 r  v_renderer_inst/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           2.618    23.317    vga_blue_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    26.838 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    26.838    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.087ns  (logic 9.583ns (32.946%)  route 19.504ns (67.054%))
  Logic Levels:           24  (CARRY4=9 LUT2=4 LUT3=2 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.623    -2.396    vga_inst/CLK
    SLICE_X5Y30          FDCE                                         r  vga_inst/pixel_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_inst/pixel_x_reg[7]/Q
                         net (fo=4, routed)           1.041    -0.899    vga_inst/pixel_x[7]
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.124    -0.775 r  vga_inst/i__carry__1_i_10/O
                         net (fo=68, routed)          1.373     0.598    vga_inst/i__carry__1_i_10_n_0
    SLICE_X12Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.722 r  vga_inst/inside_game_area_reg_i_2/O
                         net (fo=19, routed)          1.671     2.393    vga_inst/pixel_x_reg[9]_2
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.124     2.517 r  vga_inst/i__carry__0_i_4/O
                         net (fo=59, routed)          3.716     6.233    vga_inst/pixel_x_reg[0]_2[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.357 r  vga_inst/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.357    v_renderer_inst/i___136_carry_i_4_1[1]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.737 r  v_renderer_inst/red8_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.737    v_renderer_inst/red8_inferred__1/i__carry_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.854 r  v_renderer_inst/red8_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.854    v_renderer_inst/red8_inferred__1/i__carry__0_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.971 r  v_renderer_inst/red8_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.971    v_renderer_inst/red8_inferred__1/i__carry__1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.088 f  v_renderer_inst/red8_inferred__1/i__carry__2/CO[3]
                         net (fo=45, routed)          1.915     9.003    vga_inst/red8_inferred__1/i___109_carry__0[0]
    SLICE_X14Y33         LUT3 (Prop_lut3_I2_O)        0.153     9.156 r  vga_inst/i___109_carry_i_1/O
                         net (fo=2, routed)           0.822     9.979    vga_inst/pixel_x_reg[0]_36[2]
    SLICE_X14Y33         LUT4 (Prop_lut4_I3_O)        0.331    10.310 r  vga_inst/i___109_carry_i_4/O
                         net (fo=1, routed)           0.000    10.310    v_renderer_inst/i___136_carry__3_i_5_4[3]
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    10.565 r  v_renderer_inst/red8_inferred__1/i___109_carry/O[3]
                         net (fo=3, routed)           0.579    11.144    v_renderer_inst/red8_inferred__1/i___109_carry_n_4
    SLICE_X14Y32         LUT3 (Prop_lut3_I2_O)        0.299    11.443 r  v_renderer_inst/i___136_carry__4_i_9/O
                         net (fo=2, routed)           0.468    11.911    v_renderer_inst/i___136_carry__4_i_9_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I0_O)        0.357    12.268 r  v_renderer_inst/i___136_carry__4_i_2/O
                         net (fo=2, routed)           1.007    13.275    v_renderer_inst/i___136_carry__4_i_2_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.331    13.606 r  v_renderer_inst/i___136_carry__4_i_6/O
                         net (fo=1, routed)           0.000    13.606    v_renderer_inst/i___136_carry__4_i_6_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.004 r  v_renderer_inst/red8_inferred__1/i___136_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.004    v_renderer_inst/red8_inferred__1/i___136_carry__4_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.226 r  v_renderer_inst/red8_inferred__1/i___136_carry__5/O[0]
                         net (fo=2, routed)           0.951    15.177    v_renderer_inst/i___136_carry__5_i_7_0[0]
    SLICE_X13Y36         LUT2 (Prop_lut2_I1_O)        0.299    15.476 r  v_renderer_inst/i___194_carry_i_2/O
                         net (fo=1, routed)           0.000    15.476    v_renderer_inst/i___194_carry_i_2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    15.703 r  v_renderer_inst/red8_inferred__1/i___194_carry/O[1]
                         net (fo=1, routed)           0.812    16.516    vga_inst/red8_inferred__1/i___200_carry__0[1]
    SLICE_X13Y38         LUT2 (Prop_lut2_I1_O)        0.303    16.819 r  vga_inst/i___200_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.819    v_renderer_inst/vga_red_OBUF[3]_inst_i_11_0[0]
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.243 r  v_renderer_inst/red8_inferred__1/i___200_carry__0/O[1]
                         net (fo=3, routed)           0.821    18.064    v_renderer_inst/red8_inferred__1/i___200_carry__0_n_6
    SLICE_X12Y38         LUT4 (Prop_lut4_I1_O)        0.325    18.389 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.845    19.235    v_renderer_inst/vga_red_OBUF[3]_inst_i_10_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.328    19.563 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.012    20.575    v_renderer_inst/vga_red_OBUF[3]_inst_i_3_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I4_O)        0.124    20.699 r  v_renderer_inst/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           2.468    23.167    vga_blue_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    26.691 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.691    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.938ns  (logic 9.588ns (33.133%)  route 19.350ns (66.867%))
  Logic Levels:           24  (CARRY4=9 LUT2=4 LUT3=2 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.623    -2.396    vga_inst/CLK
    SLICE_X5Y30          FDCE                                         r  vga_inst/pixel_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_inst/pixel_x_reg[7]/Q
                         net (fo=4, routed)           1.041    -0.899    vga_inst/pixel_x[7]
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.124    -0.775 r  vga_inst/i__carry__1_i_10/O
                         net (fo=68, routed)          1.373     0.598    vga_inst/i__carry__1_i_10_n_0
    SLICE_X12Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.722 r  vga_inst/inside_game_area_reg_i_2/O
                         net (fo=19, routed)          1.671     2.393    vga_inst/pixel_x_reg[9]_2
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.124     2.517 r  vga_inst/i__carry__0_i_4/O
                         net (fo=59, routed)          3.716     6.233    vga_inst/pixel_x_reg[0]_2[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.357 r  vga_inst/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.357    v_renderer_inst/i___136_carry_i_4_1[1]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.737 r  v_renderer_inst/red8_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.737    v_renderer_inst/red8_inferred__1/i__carry_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.854 r  v_renderer_inst/red8_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.854    v_renderer_inst/red8_inferred__1/i__carry__0_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.971 r  v_renderer_inst/red8_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.971    v_renderer_inst/red8_inferred__1/i__carry__1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.088 f  v_renderer_inst/red8_inferred__1/i__carry__2/CO[3]
                         net (fo=45, routed)          1.915     9.003    vga_inst/red8_inferred__1/i___109_carry__0[0]
    SLICE_X14Y33         LUT3 (Prop_lut3_I2_O)        0.153     9.156 r  vga_inst/i___109_carry_i_1/O
                         net (fo=2, routed)           0.822     9.979    vga_inst/pixel_x_reg[0]_36[2]
    SLICE_X14Y33         LUT4 (Prop_lut4_I3_O)        0.331    10.310 r  vga_inst/i___109_carry_i_4/O
                         net (fo=1, routed)           0.000    10.310    v_renderer_inst/i___136_carry__3_i_5_4[3]
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    10.565 r  v_renderer_inst/red8_inferred__1/i___109_carry/O[3]
                         net (fo=3, routed)           0.579    11.144    v_renderer_inst/red8_inferred__1/i___109_carry_n_4
    SLICE_X14Y32         LUT3 (Prop_lut3_I2_O)        0.299    11.443 r  v_renderer_inst/i___136_carry__4_i_9/O
                         net (fo=2, routed)           0.468    11.911    v_renderer_inst/i___136_carry__4_i_9_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I0_O)        0.357    12.268 r  v_renderer_inst/i___136_carry__4_i_2/O
                         net (fo=2, routed)           1.007    13.275    v_renderer_inst/i___136_carry__4_i_2_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.331    13.606 r  v_renderer_inst/i___136_carry__4_i_6/O
                         net (fo=1, routed)           0.000    13.606    v_renderer_inst/i___136_carry__4_i_6_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.004 r  v_renderer_inst/red8_inferred__1/i___136_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.004    v_renderer_inst/red8_inferred__1/i___136_carry__4_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.226 r  v_renderer_inst/red8_inferred__1/i___136_carry__5/O[0]
                         net (fo=2, routed)           0.951    15.177    v_renderer_inst/i___136_carry__5_i_7_0[0]
    SLICE_X13Y36         LUT2 (Prop_lut2_I1_O)        0.299    15.476 r  v_renderer_inst/i___194_carry_i_2/O
                         net (fo=1, routed)           0.000    15.476    v_renderer_inst/i___194_carry_i_2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    15.703 r  v_renderer_inst/red8_inferred__1/i___194_carry/O[1]
                         net (fo=1, routed)           0.812    16.516    vga_inst/red8_inferred__1/i___200_carry__0[1]
    SLICE_X13Y38         LUT2 (Prop_lut2_I1_O)        0.303    16.819 r  vga_inst/i___200_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.819    v_renderer_inst/vga_red_OBUF[3]_inst_i_11_0[0]
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.243 r  v_renderer_inst/red8_inferred__1/i___200_carry__0/O[1]
                         net (fo=3, routed)           0.821    18.064    v_renderer_inst/red8_inferred__1/i___200_carry__0_n_6
    SLICE_X12Y38         LUT4 (Prop_lut4_I1_O)        0.325    18.389 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.845    19.235    v_renderer_inst/vga_red_OBUF[3]_inst_i_10_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.328    19.563 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.012    20.575    v_renderer_inst/vga_red_OBUF[3]_inst_i_3_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I4_O)        0.124    20.699 r  v_renderer_inst/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           2.315    23.014    vga_blue_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    26.543 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.543    vga_green[2]
    G17                                                               r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.820ns  (logic 9.589ns (33.273%)  route 19.231ns (66.727%))
  Logic Levels:           24  (CARRY4=9 LUT2=4 LUT3=2 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.623    -2.396    vga_inst/CLK
    SLICE_X5Y30          FDCE                                         r  vga_inst/pixel_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_inst/pixel_x_reg[7]/Q
                         net (fo=4, routed)           1.041    -0.899    vga_inst/pixel_x[7]
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.124    -0.775 r  vga_inst/i__carry__1_i_10/O
                         net (fo=68, routed)          1.373     0.598    vga_inst/i__carry__1_i_10_n_0
    SLICE_X12Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.722 r  vga_inst/inside_game_area_reg_i_2/O
                         net (fo=19, routed)          1.671     2.393    vga_inst/pixel_x_reg[9]_2
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.124     2.517 r  vga_inst/i__carry__0_i_4/O
                         net (fo=59, routed)          3.716     6.233    vga_inst/pixel_x_reg[0]_2[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.357 r  vga_inst/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.357    v_renderer_inst/i___136_carry_i_4_1[1]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.737 r  v_renderer_inst/red8_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.737    v_renderer_inst/red8_inferred__1/i__carry_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.854 r  v_renderer_inst/red8_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.854    v_renderer_inst/red8_inferred__1/i__carry__0_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.971 r  v_renderer_inst/red8_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.971    v_renderer_inst/red8_inferred__1/i__carry__1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.088 f  v_renderer_inst/red8_inferred__1/i__carry__2/CO[3]
                         net (fo=45, routed)          1.915     9.003    vga_inst/red8_inferred__1/i___109_carry__0[0]
    SLICE_X14Y33         LUT3 (Prop_lut3_I2_O)        0.153     9.156 r  vga_inst/i___109_carry_i_1/O
                         net (fo=2, routed)           0.822     9.979    vga_inst/pixel_x_reg[0]_36[2]
    SLICE_X14Y33         LUT4 (Prop_lut4_I3_O)        0.331    10.310 r  vga_inst/i___109_carry_i_4/O
                         net (fo=1, routed)           0.000    10.310    v_renderer_inst/i___136_carry__3_i_5_4[3]
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    10.565 r  v_renderer_inst/red8_inferred__1/i___109_carry/O[3]
                         net (fo=3, routed)           0.579    11.144    v_renderer_inst/red8_inferred__1/i___109_carry_n_4
    SLICE_X14Y32         LUT3 (Prop_lut3_I2_O)        0.299    11.443 r  v_renderer_inst/i___136_carry__4_i_9/O
                         net (fo=2, routed)           0.468    11.911    v_renderer_inst/i___136_carry__4_i_9_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I0_O)        0.357    12.268 r  v_renderer_inst/i___136_carry__4_i_2/O
                         net (fo=2, routed)           1.007    13.275    v_renderer_inst/i___136_carry__4_i_2_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.331    13.606 r  v_renderer_inst/i___136_carry__4_i_6/O
                         net (fo=1, routed)           0.000    13.606    v_renderer_inst/i___136_carry__4_i_6_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.004 r  v_renderer_inst/red8_inferred__1/i___136_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.004    v_renderer_inst/red8_inferred__1/i___136_carry__4_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.226 r  v_renderer_inst/red8_inferred__1/i___136_carry__5/O[0]
                         net (fo=2, routed)           0.951    15.177    v_renderer_inst/i___136_carry__5_i_7_0[0]
    SLICE_X13Y36         LUT2 (Prop_lut2_I1_O)        0.299    15.476 r  v_renderer_inst/i___194_carry_i_2/O
                         net (fo=1, routed)           0.000    15.476    v_renderer_inst/i___194_carry_i_2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    15.703 r  v_renderer_inst/red8_inferred__1/i___194_carry/O[1]
                         net (fo=1, routed)           0.812    16.516    vga_inst/red8_inferred__1/i___200_carry__0[1]
    SLICE_X13Y38         LUT2 (Prop_lut2_I1_O)        0.303    16.819 r  vga_inst/i___200_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.819    v_renderer_inst/vga_red_OBUF[3]_inst_i_11_0[0]
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.243 r  v_renderer_inst/red8_inferred__1/i___200_carry__0/O[1]
                         net (fo=3, routed)           0.821    18.064    v_renderer_inst/red8_inferred__1/i___200_carry__0_n_6
    SLICE_X12Y38         LUT4 (Prop_lut4_I1_O)        0.325    18.389 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.845    19.235    v_renderer_inst/vga_red_OBUF[3]_inst_i_10_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.328    19.563 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.084    20.647    v_renderer_inst/vga_red_OBUF[3]_inst_i_3_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.124    20.771 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.123    22.894    vga_blue_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    26.425 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.425    vga_green[3]
    D17                                                               r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.789ns  (logic 9.578ns (33.271%)  route 19.210ns (66.729%))
  Logic Levels:           24  (CARRY4=9 LUT2=4 LUT3=2 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.623    -2.396    vga_inst/CLK
    SLICE_X5Y30          FDCE                                         r  vga_inst/pixel_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_inst/pixel_x_reg[7]/Q
                         net (fo=4, routed)           1.041    -0.899    vga_inst/pixel_x[7]
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.124    -0.775 r  vga_inst/i__carry__1_i_10/O
                         net (fo=68, routed)          1.373     0.598    vga_inst/i__carry__1_i_10_n_0
    SLICE_X12Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.722 r  vga_inst/inside_game_area_reg_i_2/O
                         net (fo=19, routed)          1.671     2.393    vga_inst/pixel_x_reg[9]_2
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.124     2.517 r  vga_inst/i__carry__0_i_4/O
                         net (fo=59, routed)          3.716     6.233    vga_inst/pixel_x_reg[0]_2[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.357 r  vga_inst/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.357    v_renderer_inst/i___136_carry_i_4_1[1]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.737 r  v_renderer_inst/red8_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.737    v_renderer_inst/red8_inferred__1/i__carry_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.854 r  v_renderer_inst/red8_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.854    v_renderer_inst/red8_inferred__1/i__carry__0_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.971 r  v_renderer_inst/red8_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.971    v_renderer_inst/red8_inferred__1/i__carry__1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.088 f  v_renderer_inst/red8_inferred__1/i__carry__2/CO[3]
                         net (fo=45, routed)          1.915     9.003    vga_inst/red8_inferred__1/i___109_carry__0[0]
    SLICE_X14Y33         LUT3 (Prop_lut3_I2_O)        0.153     9.156 r  vga_inst/i___109_carry_i_1/O
                         net (fo=2, routed)           0.822     9.979    vga_inst/pixel_x_reg[0]_36[2]
    SLICE_X14Y33         LUT4 (Prop_lut4_I3_O)        0.331    10.310 r  vga_inst/i___109_carry_i_4/O
                         net (fo=1, routed)           0.000    10.310    v_renderer_inst/i___136_carry__3_i_5_4[3]
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    10.565 r  v_renderer_inst/red8_inferred__1/i___109_carry/O[3]
                         net (fo=3, routed)           0.579    11.144    v_renderer_inst/red8_inferred__1/i___109_carry_n_4
    SLICE_X14Y32         LUT3 (Prop_lut3_I2_O)        0.299    11.443 r  v_renderer_inst/i___136_carry__4_i_9/O
                         net (fo=2, routed)           0.468    11.911    v_renderer_inst/i___136_carry__4_i_9_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I0_O)        0.357    12.268 r  v_renderer_inst/i___136_carry__4_i_2/O
                         net (fo=2, routed)           1.007    13.275    v_renderer_inst/i___136_carry__4_i_2_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.331    13.606 r  v_renderer_inst/i___136_carry__4_i_6/O
                         net (fo=1, routed)           0.000    13.606    v_renderer_inst/i___136_carry__4_i_6_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.004 r  v_renderer_inst/red8_inferred__1/i___136_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.004    v_renderer_inst/red8_inferred__1/i___136_carry__4_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.226 r  v_renderer_inst/red8_inferred__1/i___136_carry__5/O[0]
                         net (fo=2, routed)           0.951    15.177    v_renderer_inst/i___136_carry__5_i_7_0[0]
    SLICE_X13Y36         LUT2 (Prop_lut2_I1_O)        0.299    15.476 r  v_renderer_inst/i___194_carry_i_2/O
                         net (fo=1, routed)           0.000    15.476    v_renderer_inst/i___194_carry_i_2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    15.703 r  v_renderer_inst/red8_inferred__1/i___194_carry/O[1]
                         net (fo=1, routed)           0.812    16.516    vga_inst/red8_inferred__1/i___200_carry__0[1]
    SLICE_X13Y38         LUT2 (Prop_lut2_I1_O)        0.303    16.819 r  vga_inst/i___200_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.819    v_renderer_inst/vga_red_OBUF[3]_inst_i_11_0[0]
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.243 r  v_renderer_inst/red8_inferred__1/i___200_carry__0/O[1]
                         net (fo=3, routed)           0.821    18.064    v_renderer_inst/red8_inferred__1/i___200_carry__0_n_6
    SLICE_X12Y38         LUT4 (Prop_lut4_I1_O)        0.325    18.389 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.845    19.235    v_renderer_inst/vga_red_OBUF[3]_inst_i_10_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.328    19.563 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.012    20.575    v_renderer_inst/vga_red_OBUF[3]_inst_i_3_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I4_O)        0.124    20.699 r  v_renderer_inst/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           2.175    22.874    vga_blue_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    26.393 r  vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.393    vga_red[1]
    H19                                                               r  vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/pixel_y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            v_renderer_inst/inside_game_area_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.419ns  (logic 0.567ns (39.960%)  route 0.852ns (60.040%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509    -2.004    vga_inst/CLK
    SLICE_X1Y31          FDCE                                         r  vga_inst/pixel_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.367    -1.637 f  vga_inst/pixel_y_reg[7]/Q
                         net (fo=11, routed)          0.487    -1.150    vga_inst/pixel_y[7]
    SLICE_X4Y32          LUT6 (Prop_lut6_I4_O)        0.100    -1.050 f  vga_inst/inside_game_area_reg_i_4/O
                         net (fo=2, routed)           0.365    -0.685    vga_inst/inside_game_area_reg_i_4_n_0
    SLICE_X4Y32          LUT3 (Prop_lut3_I2_O)        0.100    -0.585 r  vga_inst/inside_game_area_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.585    v_renderer_inst/inside_game_area0
    SLICE_X4Y32          LDCE                                         r  v_renderer_inst/inside_game_area_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            v_renderer_inst/grid_x_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.782ns  (logic 0.678ns (24.374%)  route 2.104ns (75.626%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -2.007    vga_inst/CLK
    SLICE_X5Y29          FDCE                                         r  vga_inst/pixel_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.337    -1.670 r  vga_inst/pixel_x_reg[9]/Q
                         net (fo=79, routed)          1.018    -0.652    vga_inst/pixel_x[9]
    SLICE_X12Y37         LUT2 (Prop_lut2_I0_O)        0.241    -0.411 r  vga_inst/inside_game_area_reg_i_2/O
                         net (fo=19, routed)          0.768     0.358    v_renderer_inst/grid_x_reg[3]_i_1
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.100     0.458 r  v_renderer_inst/grid_x_reg[1]_i_1/O
                         net (fo=1, routed)           0.317     0.775    v_renderer_inst/grid_x_reg[1]_i_1_n_0
    SLICE_X12Y42         LDCE                                         r  v_renderer_inst/grid_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            v_renderer_inst/grid_y_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.492ns  (logic 0.272ns (18.234%)  route 1.220ns (81.766%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.541    vga_inst/CLK
    SLICE_X1Y31          FDCE                                         r  vga_inst/pixel_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.128    -0.413 r  vga_inst/pixel_y_reg[8]/Q
                         net (fo=89, routed)          0.583     0.169    vga_inst/pixel_y[8]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.099     0.268 r  vga_inst/inside_game_area_reg_i_3/O
                         net (fo=19, routed)          0.438     0.706    v_renderer_inst/grid_y_reg[2]_i_1_1
    SLICE_X10Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.751 r  v_renderer_inst/grid_y_reg[3]_i_1/O
                         net (fo=1, routed)           0.199     0.950    v_renderer_inst/grid_y_reg[3]_i_1_n_0
    SLICE_X10Y46         LDCE                                         r  v_renderer_inst/grid_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            v_renderer_inst/grid_x_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.508ns  (logic 0.272ns (18.035%)  route 1.236ns (81.965%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.584    -0.545    vga_inst/CLK
    SLICE_X5Y29          FDCE                                         r  vga_inst/pixel_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.128    -0.417 r  vga_inst/pixel_x_reg[9]/Q
                         net (fo=79, routed)          0.578     0.161    vga_inst/pixel_x[9]
    SLICE_X12Y37         LUT2 (Prop_lut2_I0_O)        0.099     0.260 r  vga_inst/inside_game_area_reg_i_2/O
                         net (fo=19, routed)          0.542     0.802    vga_inst/pixel_x_reg[9]_2
    SLICE_X12Y42         LUT6 (Prop_lut6_I0_O)        0.045     0.847 r  vga_inst/grid_x_reg[3]_i_1/O
                         net (fo=1, routed)           0.116     0.963    v_renderer_inst/D[0]
    SLICE_X12Y42         LDCE                                         r  v_renderer_inst/grid_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            v_renderer_inst/grid_x_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.539ns  (logic 0.272ns (17.674%)  route 1.267ns (82.326%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.584    -0.545    vga_inst/CLK
    SLICE_X5Y29          FDCE                                         r  vga_inst/pixel_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.128    -0.417 r  vga_inst/pixel_x_reg[9]/Q
                         net (fo=79, routed)          0.578     0.161    vga_inst/pixel_x[9]
    SLICE_X12Y37         LUT2 (Prop_lut2_I0_O)        0.099     0.260 r  vga_inst/inside_game_area_reg_i_2/O
                         net (fo=19, routed)          0.573     0.833    v_renderer_inst/grid_x_reg[3]_i_1
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.045     0.878 r  v_renderer_inst/grid_x_reg[2]_i_1/O
                         net (fo=1, routed)           0.116     0.994    v_renderer_inst/grid_x_reg[2]_i_1_n_0
    SLICE_X12Y42         LDCE                                         r  v_renderer_inst/grid_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            v_renderer_inst/grid_y_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.584ns  (logic 0.272ns (17.171%)  route 1.312ns (82.829%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.541    vga_inst/CLK
    SLICE_X1Y31          FDCE                                         r  vga_inst/pixel_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.128    -0.413 r  vga_inst/pixel_y_reg[8]/Q
                         net (fo=89, routed)          0.583     0.169    vga_inst/pixel_y[8]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.099     0.268 r  vga_inst/inside_game_area_reg_i_3/O
                         net (fo=19, routed)          0.429     0.697    v_renderer_inst/grid_y_reg[2]_i_1_1
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.742 r  v_renderer_inst/grid_y_reg[1]_i_1/O
                         net (fo=1, routed)           0.300     1.043    v_renderer_inst/grid_y_reg[1]_i_1_n_0
    SLICE_X11Y46         LDCE                                         r  v_renderer_inst/grid_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/hsync_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.723ns  (logic 1.339ns (77.684%)  route 0.385ns (22.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.584    -0.545    vga_inst/CLK
    SLICE_X4Y29          FDPE                                         r  vga_inst/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDPE (Prop_fdpe_C_Q)         0.141    -0.404 r  vga_inst/hsync_reg/Q
                         net (fo=1, routed)           0.385    -0.020    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.178 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.178    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            v_renderer_inst/grid_y_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.724ns  (logic 0.272ns (15.777%)  route 1.452ns (84.223%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.541    vga_inst/CLK
    SLICE_X1Y31          FDCE                                         r  vga_inst/pixel_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.128    -0.413 r  vga_inst/pixel_y_reg[8]/Q
                         net (fo=89, routed)          0.583     0.169    vga_inst/pixel_y[8]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.099     0.268 r  vga_inst/inside_game_area_reg_i_3/O
                         net (fo=19, routed)          0.609     0.877    v_renderer_inst/grid_y_reg[2]_i_1_1
    SLICE_X10Y51         LUT5 (Prop_lut5_I1_O)        0.045     0.922 r  v_renderer_inst/grid_y_reg[4]_i_1/O
                         net (fo=1, routed)           0.260     1.183    v_renderer_inst/grid_y_reg[4]_i_1_n_0
    SLICE_X11Y46         LDCE                                         r  v_renderer_inst/grid_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            v_renderer_inst/grid_y_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 0.272ns (15.689%)  route 1.462ns (84.311%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.541    vga_inst/CLK
    SLICE_X1Y31          FDCE                                         r  vga_inst/pixel_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.128    -0.413 r  vga_inst/pixel_y_reg[8]/Q
                         net (fo=89, routed)          0.583     0.169    vga_inst/pixel_y[8]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.099     0.268 r  vga_inst/inside_game_area_reg_i_3/O
                         net (fo=19, routed)          0.640     0.908    vga_inst/pixel_y_reg[8]_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I0_O)        0.045     0.953 r  vga_inst/grid_y_reg[2]_i_1/O
                         net (fo=1, routed)           0.239     1.192    v_renderer_inst/i__carry__0_i_4__1_0[0]
    SLICE_X10Y46         LDCE                                         r  v_renderer_inst/grid_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vsync_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.750ns  (logic 1.368ns (78.183%)  route 0.382ns (21.817%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.587    -0.542    vga_inst/CLK
    SLICE_X2Y30          FDPE                                         r  vga_inst/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDPE (Prop_fdpe_C_Q)         0.164    -0.378 r  vga_inst/vsync_reg/Q
                         net (fo=1, routed)           0.382     0.004    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.208 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.208    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/pixel_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.787ns  (logic 9.561ns (32.100%)  route 20.225ns (67.900%))
  Logic Levels:           24  (CARRY4=9 LUT2=4 LUT3=2 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.623    -2.396    vga_inst/CLK
    SLICE_X5Y30          FDCE                                         r  vga_inst/pixel_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_inst/pixel_x_reg[7]/Q
                         net (fo=4, routed)           1.041    -0.899    vga_inst/pixel_x[7]
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.124    -0.775 r  vga_inst/i__carry__1_i_10/O
                         net (fo=68, routed)          1.373     0.598    vga_inst/i__carry__1_i_10_n_0
    SLICE_X12Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.722 r  vga_inst/inside_game_area_reg_i_2/O
                         net (fo=19, routed)          1.671     2.393    vga_inst/pixel_x_reg[9]_2
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.124     2.517 r  vga_inst/i__carry__0_i_4/O
                         net (fo=59, routed)          3.716     6.233    vga_inst/pixel_x_reg[0]_2[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.357 r  vga_inst/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.357    v_renderer_inst/i___136_carry_i_4_1[1]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.737 r  v_renderer_inst/red8_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.737    v_renderer_inst/red8_inferred__1/i__carry_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.854 r  v_renderer_inst/red8_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.854    v_renderer_inst/red8_inferred__1/i__carry__0_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.971 r  v_renderer_inst/red8_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.971    v_renderer_inst/red8_inferred__1/i__carry__1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.088 f  v_renderer_inst/red8_inferred__1/i__carry__2/CO[3]
                         net (fo=45, routed)          1.915     9.003    vga_inst/red8_inferred__1/i___109_carry__0[0]
    SLICE_X14Y33         LUT3 (Prop_lut3_I2_O)        0.153     9.156 r  vga_inst/i___109_carry_i_1/O
                         net (fo=2, routed)           0.822     9.979    vga_inst/pixel_x_reg[0]_36[2]
    SLICE_X14Y33         LUT4 (Prop_lut4_I3_O)        0.331    10.310 r  vga_inst/i___109_carry_i_4/O
                         net (fo=1, routed)           0.000    10.310    v_renderer_inst/i___136_carry__3_i_5_4[3]
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    10.565 r  v_renderer_inst/red8_inferred__1/i___109_carry/O[3]
                         net (fo=3, routed)           0.579    11.144    v_renderer_inst/red8_inferred__1/i___109_carry_n_4
    SLICE_X14Y32         LUT3 (Prop_lut3_I2_O)        0.299    11.443 r  v_renderer_inst/i___136_carry__4_i_9/O
                         net (fo=2, routed)           0.468    11.911    v_renderer_inst/i___136_carry__4_i_9_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I0_O)        0.357    12.268 r  v_renderer_inst/i___136_carry__4_i_2/O
                         net (fo=2, routed)           1.007    13.275    v_renderer_inst/i___136_carry__4_i_2_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.331    13.606 r  v_renderer_inst/i___136_carry__4_i_6/O
                         net (fo=1, routed)           0.000    13.606    v_renderer_inst/i___136_carry__4_i_6_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.004 r  v_renderer_inst/red8_inferred__1/i___136_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.004    v_renderer_inst/red8_inferred__1/i___136_carry__4_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.226 r  v_renderer_inst/red8_inferred__1/i___136_carry__5/O[0]
                         net (fo=2, routed)           0.951    15.177    v_renderer_inst/i___136_carry__5_i_7_0[0]
    SLICE_X13Y36         LUT2 (Prop_lut2_I1_O)        0.299    15.476 r  v_renderer_inst/i___194_carry_i_2/O
                         net (fo=1, routed)           0.000    15.476    v_renderer_inst/i___194_carry_i_2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    15.703 r  v_renderer_inst/red8_inferred__1/i___194_carry/O[1]
                         net (fo=1, routed)           0.812    16.516    vga_inst/red8_inferred__1/i___200_carry__0[1]
    SLICE_X13Y38         LUT2 (Prop_lut2_I1_O)        0.303    16.819 r  vga_inst/i___200_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.819    v_renderer_inst/vga_red_OBUF[3]_inst_i_11_0[0]
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.243 r  v_renderer_inst/red8_inferred__1/i___200_carry__0/O[1]
                         net (fo=3, routed)           0.821    18.064    v_renderer_inst/red8_inferred__1/i___200_carry__0_n_6
    SLICE_X12Y38         LUT4 (Prop_lut4_I1_O)        0.325    18.389 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.845    19.235    v_renderer_inst/vga_red_OBUF[3]_inst_i_10_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.328    19.563 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.084    20.647    v_renderer_inst/vga_red_OBUF[3]_inst_i_3_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.124    20.771 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           3.118    23.889    vga_blue_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    27.391 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    27.391    vga_red[3]
    N19                                                               r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.651ns  (logic 9.554ns (32.222%)  route 20.097ns (67.778%))
  Logic Levels:           24  (CARRY4=9 LUT2=4 LUT3=2 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.623    -2.396    vga_inst/CLK
    SLICE_X5Y30          FDCE                                         r  vga_inst/pixel_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_inst/pixel_x_reg[7]/Q
                         net (fo=4, routed)           1.041    -0.899    vga_inst/pixel_x[7]
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.124    -0.775 r  vga_inst/i__carry__1_i_10/O
                         net (fo=68, routed)          1.373     0.598    vga_inst/i__carry__1_i_10_n_0
    SLICE_X12Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.722 r  vga_inst/inside_game_area_reg_i_2/O
                         net (fo=19, routed)          1.671     2.393    vga_inst/pixel_x_reg[9]_2
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.124     2.517 r  vga_inst/i__carry__0_i_4/O
                         net (fo=59, routed)          3.716     6.233    vga_inst/pixel_x_reg[0]_2[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.357 r  vga_inst/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.357    v_renderer_inst/i___136_carry_i_4_1[1]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.737 r  v_renderer_inst/red8_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.737    v_renderer_inst/red8_inferred__1/i__carry_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.854 r  v_renderer_inst/red8_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.854    v_renderer_inst/red8_inferred__1/i__carry__0_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.971 r  v_renderer_inst/red8_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.971    v_renderer_inst/red8_inferred__1/i__carry__1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.088 f  v_renderer_inst/red8_inferred__1/i__carry__2/CO[3]
                         net (fo=45, routed)          1.915     9.003    vga_inst/red8_inferred__1/i___109_carry__0[0]
    SLICE_X14Y33         LUT3 (Prop_lut3_I2_O)        0.153     9.156 r  vga_inst/i___109_carry_i_1/O
                         net (fo=2, routed)           0.822     9.979    vga_inst/pixel_x_reg[0]_36[2]
    SLICE_X14Y33         LUT4 (Prop_lut4_I3_O)        0.331    10.310 r  vga_inst/i___109_carry_i_4/O
                         net (fo=1, routed)           0.000    10.310    v_renderer_inst/i___136_carry__3_i_5_4[3]
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    10.565 r  v_renderer_inst/red8_inferred__1/i___109_carry/O[3]
                         net (fo=3, routed)           0.579    11.144    v_renderer_inst/red8_inferred__1/i___109_carry_n_4
    SLICE_X14Y32         LUT3 (Prop_lut3_I2_O)        0.299    11.443 r  v_renderer_inst/i___136_carry__4_i_9/O
                         net (fo=2, routed)           0.468    11.911    v_renderer_inst/i___136_carry__4_i_9_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I0_O)        0.357    12.268 r  v_renderer_inst/i___136_carry__4_i_2/O
                         net (fo=2, routed)           1.007    13.275    v_renderer_inst/i___136_carry__4_i_2_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.331    13.606 r  v_renderer_inst/i___136_carry__4_i_6/O
                         net (fo=1, routed)           0.000    13.606    v_renderer_inst/i___136_carry__4_i_6_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.004 r  v_renderer_inst/red8_inferred__1/i___136_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.004    v_renderer_inst/red8_inferred__1/i___136_carry__4_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.226 r  v_renderer_inst/red8_inferred__1/i___136_carry__5/O[0]
                         net (fo=2, routed)           0.951    15.177    v_renderer_inst/i___136_carry__5_i_7_0[0]
    SLICE_X13Y36         LUT2 (Prop_lut2_I1_O)        0.299    15.476 r  v_renderer_inst/i___194_carry_i_2/O
                         net (fo=1, routed)           0.000    15.476    v_renderer_inst/i___194_carry_i_2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    15.703 r  v_renderer_inst/red8_inferred__1/i___194_carry/O[1]
                         net (fo=1, routed)           0.812    16.516    vga_inst/red8_inferred__1/i___200_carry__0[1]
    SLICE_X13Y38         LUT2 (Prop_lut2_I1_O)        0.303    16.819 r  vga_inst/i___200_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.819    v_renderer_inst/vga_red_OBUF[3]_inst_i_11_0[0]
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.243 r  v_renderer_inst/red8_inferred__1/i___200_carry__0/O[1]
                         net (fo=3, routed)           0.821    18.064    v_renderer_inst/red8_inferred__1/i___200_carry__0_n_6
    SLICE_X12Y38         LUT4 (Prop_lut4_I1_O)        0.325    18.389 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.845    19.235    v_renderer_inst/vga_red_OBUF[3]_inst_i_10_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.328    19.563 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.012    20.575    v_renderer_inst/vga_red_OBUF[3]_inst_i_3_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I4_O)        0.124    20.699 r  v_renderer_inst/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           3.061    23.760    vga_blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    27.256 r  vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    27.256    vga_blue[0]
    N18                                                               r  vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.535ns  (logic 9.578ns (32.429%)  route 19.957ns (67.571%))
  Logic Levels:           24  (CARRY4=9 LUT2=4 LUT3=2 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.623    -2.396    vga_inst/CLK
    SLICE_X5Y30          FDCE                                         r  vga_inst/pixel_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_inst/pixel_x_reg[7]/Q
                         net (fo=4, routed)           1.041    -0.899    vga_inst/pixel_x[7]
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.124    -0.775 r  vga_inst/i__carry__1_i_10/O
                         net (fo=68, routed)          1.373     0.598    vga_inst/i__carry__1_i_10_n_0
    SLICE_X12Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.722 r  vga_inst/inside_game_area_reg_i_2/O
                         net (fo=19, routed)          1.671     2.393    vga_inst/pixel_x_reg[9]_2
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.124     2.517 r  vga_inst/i__carry__0_i_4/O
                         net (fo=59, routed)          3.716     6.233    vga_inst/pixel_x_reg[0]_2[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.357 r  vga_inst/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.357    v_renderer_inst/i___136_carry_i_4_1[1]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.737 r  v_renderer_inst/red8_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.737    v_renderer_inst/red8_inferred__1/i__carry_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.854 r  v_renderer_inst/red8_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.854    v_renderer_inst/red8_inferred__1/i__carry__0_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.971 r  v_renderer_inst/red8_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.971    v_renderer_inst/red8_inferred__1/i__carry__1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.088 f  v_renderer_inst/red8_inferred__1/i__carry__2/CO[3]
                         net (fo=45, routed)          1.915     9.003    vga_inst/red8_inferred__1/i___109_carry__0[0]
    SLICE_X14Y33         LUT3 (Prop_lut3_I2_O)        0.153     9.156 r  vga_inst/i___109_carry_i_1/O
                         net (fo=2, routed)           0.822     9.979    vga_inst/pixel_x_reg[0]_36[2]
    SLICE_X14Y33         LUT4 (Prop_lut4_I3_O)        0.331    10.310 r  vga_inst/i___109_carry_i_4/O
                         net (fo=1, routed)           0.000    10.310    v_renderer_inst/i___136_carry__3_i_5_4[3]
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    10.565 r  v_renderer_inst/red8_inferred__1/i___109_carry/O[3]
                         net (fo=3, routed)           0.579    11.144    v_renderer_inst/red8_inferred__1/i___109_carry_n_4
    SLICE_X14Y32         LUT3 (Prop_lut3_I2_O)        0.299    11.443 r  v_renderer_inst/i___136_carry__4_i_9/O
                         net (fo=2, routed)           0.468    11.911    v_renderer_inst/i___136_carry__4_i_9_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I0_O)        0.357    12.268 r  v_renderer_inst/i___136_carry__4_i_2/O
                         net (fo=2, routed)           1.007    13.275    v_renderer_inst/i___136_carry__4_i_2_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.331    13.606 r  v_renderer_inst/i___136_carry__4_i_6/O
                         net (fo=1, routed)           0.000    13.606    v_renderer_inst/i___136_carry__4_i_6_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.004 r  v_renderer_inst/red8_inferred__1/i___136_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.004    v_renderer_inst/red8_inferred__1/i___136_carry__4_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.226 r  v_renderer_inst/red8_inferred__1/i___136_carry__5/O[0]
                         net (fo=2, routed)           0.951    15.177    v_renderer_inst/i___136_carry__5_i_7_0[0]
    SLICE_X13Y36         LUT2 (Prop_lut2_I1_O)        0.299    15.476 r  v_renderer_inst/i___194_carry_i_2/O
                         net (fo=1, routed)           0.000    15.476    v_renderer_inst/i___194_carry_i_2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    15.703 r  v_renderer_inst/red8_inferred__1/i___194_carry/O[1]
                         net (fo=1, routed)           0.812    16.516    vga_inst/red8_inferred__1/i___200_carry__0[1]
    SLICE_X13Y38         LUT2 (Prop_lut2_I1_O)        0.303    16.819 r  vga_inst/i___200_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.819    v_renderer_inst/vga_red_OBUF[3]_inst_i_11_0[0]
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.243 r  v_renderer_inst/red8_inferred__1/i___200_carry__0/O[1]
                         net (fo=3, routed)           0.821    18.064    v_renderer_inst/red8_inferred__1/i___200_carry__0_n_6
    SLICE_X12Y38         LUT4 (Prop_lut4_I1_O)        0.325    18.389 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.845    19.235    v_renderer_inst/vga_red_OBUF[3]_inst_i_10_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.328    19.563 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.012    20.575    v_renderer_inst/vga_red_OBUF[3]_inst_i_3_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I4_O)        0.124    20.699 r  v_renderer_inst/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           2.921    23.620    vga_blue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    27.139 r  vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    27.139    vga_blue[2]
    K18                                                               r  vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.522ns  (logic 9.584ns (32.463%)  route 19.938ns (67.537%))
  Logic Levels:           24  (CARRY4=9 LUT2=4 LUT3=2 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.623    -2.396    vga_inst/CLK
    SLICE_X5Y30          FDCE                                         r  vga_inst/pixel_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_inst/pixel_x_reg[7]/Q
                         net (fo=4, routed)           1.041    -0.899    vga_inst/pixel_x[7]
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.124    -0.775 r  vga_inst/i__carry__1_i_10/O
                         net (fo=68, routed)          1.373     0.598    vga_inst/i__carry__1_i_10_n_0
    SLICE_X12Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.722 r  vga_inst/inside_game_area_reg_i_2/O
                         net (fo=19, routed)          1.671     2.393    vga_inst/pixel_x_reg[9]_2
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.124     2.517 r  vga_inst/i__carry__0_i_4/O
                         net (fo=59, routed)          3.716     6.233    vga_inst/pixel_x_reg[0]_2[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.357 r  vga_inst/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.357    v_renderer_inst/i___136_carry_i_4_1[1]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.737 r  v_renderer_inst/red8_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.737    v_renderer_inst/red8_inferred__1/i__carry_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.854 r  v_renderer_inst/red8_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.854    v_renderer_inst/red8_inferred__1/i__carry__0_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.971 r  v_renderer_inst/red8_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.971    v_renderer_inst/red8_inferred__1/i__carry__1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.088 f  v_renderer_inst/red8_inferred__1/i__carry__2/CO[3]
                         net (fo=45, routed)          1.915     9.003    vga_inst/red8_inferred__1/i___109_carry__0[0]
    SLICE_X14Y33         LUT3 (Prop_lut3_I2_O)        0.153     9.156 r  vga_inst/i___109_carry_i_1/O
                         net (fo=2, routed)           0.822     9.979    vga_inst/pixel_x_reg[0]_36[2]
    SLICE_X14Y33         LUT4 (Prop_lut4_I3_O)        0.331    10.310 r  vga_inst/i___109_carry_i_4/O
                         net (fo=1, routed)           0.000    10.310    v_renderer_inst/i___136_carry__3_i_5_4[3]
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    10.565 r  v_renderer_inst/red8_inferred__1/i___109_carry/O[3]
                         net (fo=3, routed)           0.579    11.144    v_renderer_inst/red8_inferred__1/i___109_carry_n_4
    SLICE_X14Y32         LUT3 (Prop_lut3_I2_O)        0.299    11.443 r  v_renderer_inst/i___136_carry__4_i_9/O
                         net (fo=2, routed)           0.468    11.911    v_renderer_inst/i___136_carry__4_i_9_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I0_O)        0.357    12.268 r  v_renderer_inst/i___136_carry__4_i_2/O
                         net (fo=2, routed)           1.007    13.275    v_renderer_inst/i___136_carry__4_i_2_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.331    13.606 r  v_renderer_inst/i___136_carry__4_i_6/O
                         net (fo=1, routed)           0.000    13.606    v_renderer_inst/i___136_carry__4_i_6_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.004 r  v_renderer_inst/red8_inferred__1/i___136_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.004    v_renderer_inst/red8_inferred__1/i___136_carry__4_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.226 r  v_renderer_inst/red8_inferred__1/i___136_carry__5/O[0]
                         net (fo=2, routed)           0.951    15.177    v_renderer_inst/i___136_carry__5_i_7_0[0]
    SLICE_X13Y36         LUT2 (Prop_lut2_I1_O)        0.299    15.476 r  v_renderer_inst/i___194_carry_i_2/O
                         net (fo=1, routed)           0.000    15.476    v_renderer_inst/i___194_carry_i_2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    15.703 r  v_renderer_inst/red8_inferred__1/i___194_carry/O[1]
                         net (fo=1, routed)           0.812    16.516    vga_inst/red8_inferred__1/i___200_carry__0[1]
    SLICE_X13Y38         LUT2 (Prop_lut2_I1_O)        0.303    16.819 r  vga_inst/i___200_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.819    v_renderer_inst/vga_red_OBUF[3]_inst_i_11_0[0]
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.243 r  v_renderer_inst/red8_inferred__1/i___200_carry__0/O[1]
                         net (fo=3, routed)           0.821    18.064    v_renderer_inst/red8_inferred__1/i___200_carry__0_n_6
    SLICE_X12Y38         LUT4 (Prop_lut4_I1_O)        0.325    18.389 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.845    19.235    v_renderer_inst/vga_red_OBUF[3]_inst_i_10_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.328    19.563 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.084    20.647    v_renderer_inst/vga_red_OBUF[3]_inst_i_3_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.124    20.771 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.831    23.602    vga_blue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    27.126 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    27.126    vga_blue[3]
    J18                                                               r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.369ns  (logic 9.562ns (32.559%)  route 19.807ns (67.441%))
  Logic Levels:           24  (CARRY4=9 LUT2=4 LUT3=2 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.623    -2.396    vga_inst/CLK
    SLICE_X5Y30          FDCE                                         r  vga_inst/pixel_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_inst/pixel_x_reg[7]/Q
                         net (fo=4, routed)           1.041    -0.899    vga_inst/pixel_x[7]
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.124    -0.775 r  vga_inst/i__carry__1_i_10/O
                         net (fo=68, routed)          1.373     0.598    vga_inst/i__carry__1_i_10_n_0
    SLICE_X12Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.722 r  vga_inst/inside_game_area_reg_i_2/O
                         net (fo=19, routed)          1.671     2.393    vga_inst/pixel_x_reg[9]_2
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.124     2.517 r  vga_inst/i__carry__0_i_4/O
                         net (fo=59, routed)          3.716     6.233    vga_inst/pixel_x_reg[0]_2[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.357 r  vga_inst/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.357    v_renderer_inst/i___136_carry_i_4_1[1]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.737 r  v_renderer_inst/red8_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.737    v_renderer_inst/red8_inferred__1/i__carry_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.854 r  v_renderer_inst/red8_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.854    v_renderer_inst/red8_inferred__1/i__carry__0_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.971 r  v_renderer_inst/red8_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.971    v_renderer_inst/red8_inferred__1/i__carry__1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.088 f  v_renderer_inst/red8_inferred__1/i__carry__2/CO[3]
                         net (fo=45, routed)          1.915     9.003    vga_inst/red8_inferred__1/i___109_carry__0[0]
    SLICE_X14Y33         LUT3 (Prop_lut3_I2_O)        0.153     9.156 r  vga_inst/i___109_carry_i_1/O
                         net (fo=2, routed)           0.822     9.979    vga_inst/pixel_x_reg[0]_36[2]
    SLICE_X14Y33         LUT4 (Prop_lut4_I3_O)        0.331    10.310 r  vga_inst/i___109_carry_i_4/O
                         net (fo=1, routed)           0.000    10.310    v_renderer_inst/i___136_carry__3_i_5_4[3]
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    10.565 r  v_renderer_inst/red8_inferred__1/i___109_carry/O[3]
                         net (fo=3, routed)           0.579    11.144    v_renderer_inst/red8_inferred__1/i___109_carry_n_4
    SLICE_X14Y32         LUT3 (Prop_lut3_I2_O)        0.299    11.443 r  v_renderer_inst/i___136_carry__4_i_9/O
                         net (fo=2, routed)           0.468    11.911    v_renderer_inst/i___136_carry__4_i_9_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I0_O)        0.357    12.268 r  v_renderer_inst/i___136_carry__4_i_2/O
                         net (fo=2, routed)           1.007    13.275    v_renderer_inst/i___136_carry__4_i_2_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.331    13.606 r  v_renderer_inst/i___136_carry__4_i_6/O
                         net (fo=1, routed)           0.000    13.606    v_renderer_inst/i___136_carry__4_i_6_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.004 r  v_renderer_inst/red8_inferred__1/i___136_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.004    v_renderer_inst/red8_inferred__1/i___136_carry__4_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.226 r  v_renderer_inst/red8_inferred__1/i___136_carry__5/O[0]
                         net (fo=2, routed)           0.951    15.177    v_renderer_inst/i___136_carry__5_i_7_0[0]
    SLICE_X13Y36         LUT2 (Prop_lut2_I1_O)        0.299    15.476 r  v_renderer_inst/i___194_carry_i_2/O
                         net (fo=1, routed)           0.000    15.476    v_renderer_inst/i___194_carry_i_2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    15.703 r  v_renderer_inst/red8_inferred__1/i___194_carry/O[1]
                         net (fo=1, routed)           0.812    16.516    vga_inst/red8_inferred__1/i___200_carry__0[1]
    SLICE_X13Y38         LUT2 (Prop_lut2_I1_O)        0.303    16.819 r  vga_inst/i___200_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.819    v_renderer_inst/vga_red_OBUF[3]_inst_i_11_0[0]
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.243 r  v_renderer_inst/red8_inferred__1/i___200_carry__0/O[1]
                         net (fo=3, routed)           0.821    18.064    v_renderer_inst/red8_inferred__1/i___200_carry__0_n_6
    SLICE_X12Y38         LUT4 (Prop_lut4_I1_O)        0.325    18.389 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.845    19.235    v_renderer_inst/vga_red_OBUF[3]_inst_i_10_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.328    19.563 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.012    20.575    v_renderer_inst/vga_red_OBUF[3]_inst_i_3_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I4_O)        0.124    20.699 r  v_renderer_inst/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           2.771    23.470    vga_blue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    26.974 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.974    vga_blue[1]
    L18                                                               r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.233ns  (logic 9.580ns (32.770%)  route 19.654ns (67.230%))
  Logic Levels:           24  (CARRY4=9 LUT2=4 LUT3=2 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.623    -2.396    vga_inst/CLK
    SLICE_X5Y30          FDCE                                         r  vga_inst/pixel_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_inst/pixel_x_reg[7]/Q
                         net (fo=4, routed)           1.041    -0.899    vga_inst/pixel_x[7]
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.124    -0.775 r  vga_inst/i__carry__1_i_10/O
                         net (fo=68, routed)          1.373     0.598    vga_inst/i__carry__1_i_10_n_0
    SLICE_X12Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.722 r  vga_inst/inside_game_area_reg_i_2/O
                         net (fo=19, routed)          1.671     2.393    vga_inst/pixel_x_reg[9]_2
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.124     2.517 r  vga_inst/i__carry__0_i_4/O
                         net (fo=59, routed)          3.716     6.233    vga_inst/pixel_x_reg[0]_2[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.357 r  vga_inst/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.357    v_renderer_inst/i___136_carry_i_4_1[1]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.737 r  v_renderer_inst/red8_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.737    v_renderer_inst/red8_inferred__1/i__carry_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.854 r  v_renderer_inst/red8_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.854    v_renderer_inst/red8_inferred__1/i__carry__0_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.971 r  v_renderer_inst/red8_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.971    v_renderer_inst/red8_inferred__1/i__carry__1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.088 f  v_renderer_inst/red8_inferred__1/i__carry__2/CO[3]
                         net (fo=45, routed)          1.915     9.003    vga_inst/red8_inferred__1/i___109_carry__0[0]
    SLICE_X14Y33         LUT3 (Prop_lut3_I2_O)        0.153     9.156 r  vga_inst/i___109_carry_i_1/O
                         net (fo=2, routed)           0.822     9.979    vga_inst/pixel_x_reg[0]_36[2]
    SLICE_X14Y33         LUT4 (Prop_lut4_I3_O)        0.331    10.310 r  vga_inst/i___109_carry_i_4/O
                         net (fo=1, routed)           0.000    10.310    v_renderer_inst/i___136_carry__3_i_5_4[3]
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    10.565 r  v_renderer_inst/red8_inferred__1/i___109_carry/O[3]
                         net (fo=3, routed)           0.579    11.144    v_renderer_inst/red8_inferred__1/i___109_carry_n_4
    SLICE_X14Y32         LUT3 (Prop_lut3_I2_O)        0.299    11.443 r  v_renderer_inst/i___136_carry__4_i_9/O
                         net (fo=2, routed)           0.468    11.911    v_renderer_inst/i___136_carry__4_i_9_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I0_O)        0.357    12.268 r  v_renderer_inst/i___136_carry__4_i_2/O
                         net (fo=2, routed)           1.007    13.275    v_renderer_inst/i___136_carry__4_i_2_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.331    13.606 r  v_renderer_inst/i___136_carry__4_i_6/O
                         net (fo=1, routed)           0.000    13.606    v_renderer_inst/i___136_carry__4_i_6_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.004 r  v_renderer_inst/red8_inferred__1/i___136_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.004    v_renderer_inst/red8_inferred__1/i___136_carry__4_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.226 r  v_renderer_inst/red8_inferred__1/i___136_carry__5/O[0]
                         net (fo=2, routed)           0.951    15.177    v_renderer_inst/i___136_carry__5_i_7_0[0]
    SLICE_X13Y36         LUT2 (Prop_lut2_I1_O)        0.299    15.476 r  v_renderer_inst/i___194_carry_i_2/O
                         net (fo=1, routed)           0.000    15.476    v_renderer_inst/i___194_carry_i_2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    15.703 r  v_renderer_inst/red8_inferred__1/i___194_carry/O[1]
                         net (fo=1, routed)           0.812    16.516    vga_inst/red8_inferred__1/i___200_carry__0[1]
    SLICE_X13Y38         LUT2 (Prop_lut2_I1_O)        0.303    16.819 r  vga_inst/i___200_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.819    v_renderer_inst/vga_red_OBUF[3]_inst_i_11_0[0]
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.243 r  v_renderer_inst/red8_inferred__1/i___200_carry__0/O[1]
                         net (fo=3, routed)           0.821    18.064    v_renderer_inst/red8_inferred__1/i___200_carry__0_n_6
    SLICE_X12Y38         LUT4 (Prop_lut4_I1_O)        0.325    18.389 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.845    19.235    v_renderer_inst/vga_red_OBUF[3]_inst_i_10_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.328    19.563 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.012    20.575    v_renderer_inst/vga_red_OBUF[3]_inst_i_3_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I4_O)        0.124    20.699 r  v_renderer_inst/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           2.618    23.317    vga_blue_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    26.838 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    26.838    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.087ns  (logic 9.583ns (32.946%)  route 19.504ns (67.054%))
  Logic Levels:           24  (CARRY4=9 LUT2=4 LUT3=2 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.623    -2.396    vga_inst/CLK
    SLICE_X5Y30          FDCE                                         r  vga_inst/pixel_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_inst/pixel_x_reg[7]/Q
                         net (fo=4, routed)           1.041    -0.899    vga_inst/pixel_x[7]
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.124    -0.775 r  vga_inst/i__carry__1_i_10/O
                         net (fo=68, routed)          1.373     0.598    vga_inst/i__carry__1_i_10_n_0
    SLICE_X12Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.722 r  vga_inst/inside_game_area_reg_i_2/O
                         net (fo=19, routed)          1.671     2.393    vga_inst/pixel_x_reg[9]_2
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.124     2.517 r  vga_inst/i__carry__0_i_4/O
                         net (fo=59, routed)          3.716     6.233    vga_inst/pixel_x_reg[0]_2[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.357 r  vga_inst/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.357    v_renderer_inst/i___136_carry_i_4_1[1]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.737 r  v_renderer_inst/red8_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.737    v_renderer_inst/red8_inferred__1/i__carry_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.854 r  v_renderer_inst/red8_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.854    v_renderer_inst/red8_inferred__1/i__carry__0_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.971 r  v_renderer_inst/red8_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.971    v_renderer_inst/red8_inferred__1/i__carry__1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.088 f  v_renderer_inst/red8_inferred__1/i__carry__2/CO[3]
                         net (fo=45, routed)          1.915     9.003    vga_inst/red8_inferred__1/i___109_carry__0[0]
    SLICE_X14Y33         LUT3 (Prop_lut3_I2_O)        0.153     9.156 r  vga_inst/i___109_carry_i_1/O
                         net (fo=2, routed)           0.822     9.979    vga_inst/pixel_x_reg[0]_36[2]
    SLICE_X14Y33         LUT4 (Prop_lut4_I3_O)        0.331    10.310 r  vga_inst/i___109_carry_i_4/O
                         net (fo=1, routed)           0.000    10.310    v_renderer_inst/i___136_carry__3_i_5_4[3]
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    10.565 r  v_renderer_inst/red8_inferred__1/i___109_carry/O[3]
                         net (fo=3, routed)           0.579    11.144    v_renderer_inst/red8_inferred__1/i___109_carry_n_4
    SLICE_X14Y32         LUT3 (Prop_lut3_I2_O)        0.299    11.443 r  v_renderer_inst/i___136_carry__4_i_9/O
                         net (fo=2, routed)           0.468    11.911    v_renderer_inst/i___136_carry__4_i_9_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I0_O)        0.357    12.268 r  v_renderer_inst/i___136_carry__4_i_2/O
                         net (fo=2, routed)           1.007    13.275    v_renderer_inst/i___136_carry__4_i_2_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.331    13.606 r  v_renderer_inst/i___136_carry__4_i_6/O
                         net (fo=1, routed)           0.000    13.606    v_renderer_inst/i___136_carry__4_i_6_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.004 r  v_renderer_inst/red8_inferred__1/i___136_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.004    v_renderer_inst/red8_inferred__1/i___136_carry__4_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.226 r  v_renderer_inst/red8_inferred__1/i___136_carry__5/O[0]
                         net (fo=2, routed)           0.951    15.177    v_renderer_inst/i___136_carry__5_i_7_0[0]
    SLICE_X13Y36         LUT2 (Prop_lut2_I1_O)        0.299    15.476 r  v_renderer_inst/i___194_carry_i_2/O
                         net (fo=1, routed)           0.000    15.476    v_renderer_inst/i___194_carry_i_2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    15.703 r  v_renderer_inst/red8_inferred__1/i___194_carry/O[1]
                         net (fo=1, routed)           0.812    16.516    vga_inst/red8_inferred__1/i___200_carry__0[1]
    SLICE_X13Y38         LUT2 (Prop_lut2_I1_O)        0.303    16.819 r  vga_inst/i___200_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.819    v_renderer_inst/vga_red_OBUF[3]_inst_i_11_0[0]
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.243 r  v_renderer_inst/red8_inferred__1/i___200_carry__0/O[1]
                         net (fo=3, routed)           0.821    18.064    v_renderer_inst/red8_inferred__1/i___200_carry__0_n_6
    SLICE_X12Y38         LUT4 (Prop_lut4_I1_O)        0.325    18.389 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.845    19.235    v_renderer_inst/vga_red_OBUF[3]_inst_i_10_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.328    19.563 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.012    20.575    v_renderer_inst/vga_red_OBUF[3]_inst_i_3_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I4_O)        0.124    20.699 r  v_renderer_inst/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           2.468    23.167    vga_blue_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    26.691 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.691    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.938ns  (logic 9.588ns (33.133%)  route 19.350ns (66.867%))
  Logic Levels:           24  (CARRY4=9 LUT2=4 LUT3=2 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.623    -2.396    vga_inst/CLK
    SLICE_X5Y30          FDCE                                         r  vga_inst/pixel_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_inst/pixel_x_reg[7]/Q
                         net (fo=4, routed)           1.041    -0.899    vga_inst/pixel_x[7]
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.124    -0.775 r  vga_inst/i__carry__1_i_10/O
                         net (fo=68, routed)          1.373     0.598    vga_inst/i__carry__1_i_10_n_0
    SLICE_X12Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.722 r  vga_inst/inside_game_area_reg_i_2/O
                         net (fo=19, routed)          1.671     2.393    vga_inst/pixel_x_reg[9]_2
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.124     2.517 r  vga_inst/i__carry__0_i_4/O
                         net (fo=59, routed)          3.716     6.233    vga_inst/pixel_x_reg[0]_2[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.357 r  vga_inst/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.357    v_renderer_inst/i___136_carry_i_4_1[1]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.737 r  v_renderer_inst/red8_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.737    v_renderer_inst/red8_inferred__1/i__carry_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.854 r  v_renderer_inst/red8_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.854    v_renderer_inst/red8_inferred__1/i__carry__0_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.971 r  v_renderer_inst/red8_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.971    v_renderer_inst/red8_inferred__1/i__carry__1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.088 f  v_renderer_inst/red8_inferred__1/i__carry__2/CO[3]
                         net (fo=45, routed)          1.915     9.003    vga_inst/red8_inferred__1/i___109_carry__0[0]
    SLICE_X14Y33         LUT3 (Prop_lut3_I2_O)        0.153     9.156 r  vga_inst/i___109_carry_i_1/O
                         net (fo=2, routed)           0.822     9.979    vga_inst/pixel_x_reg[0]_36[2]
    SLICE_X14Y33         LUT4 (Prop_lut4_I3_O)        0.331    10.310 r  vga_inst/i___109_carry_i_4/O
                         net (fo=1, routed)           0.000    10.310    v_renderer_inst/i___136_carry__3_i_5_4[3]
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    10.565 r  v_renderer_inst/red8_inferred__1/i___109_carry/O[3]
                         net (fo=3, routed)           0.579    11.144    v_renderer_inst/red8_inferred__1/i___109_carry_n_4
    SLICE_X14Y32         LUT3 (Prop_lut3_I2_O)        0.299    11.443 r  v_renderer_inst/i___136_carry__4_i_9/O
                         net (fo=2, routed)           0.468    11.911    v_renderer_inst/i___136_carry__4_i_9_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I0_O)        0.357    12.268 r  v_renderer_inst/i___136_carry__4_i_2/O
                         net (fo=2, routed)           1.007    13.275    v_renderer_inst/i___136_carry__4_i_2_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.331    13.606 r  v_renderer_inst/i___136_carry__4_i_6/O
                         net (fo=1, routed)           0.000    13.606    v_renderer_inst/i___136_carry__4_i_6_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.004 r  v_renderer_inst/red8_inferred__1/i___136_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.004    v_renderer_inst/red8_inferred__1/i___136_carry__4_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.226 r  v_renderer_inst/red8_inferred__1/i___136_carry__5/O[0]
                         net (fo=2, routed)           0.951    15.177    v_renderer_inst/i___136_carry__5_i_7_0[0]
    SLICE_X13Y36         LUT2 (Prop_lut2_I1_O)        0.299    15.476 r  v_renderer_inst/i___194_carry_i_2/O
                         net (fo=1, routed)           0.000    15.476    v_renderer_inst/i___194_carry_i_2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    15.703 r  v_renderer_inst/red8_inferred__1/i___194_carry/O[1]
                         net (fo=1, routed)           0.812    16.516    vga_inst/red8_inferred__1/i___200_carry__0[1]
    SLICE_X13Y38         LUT2 (Prop_lut2_I1_O)        0.303    16.819 r  vga_inst/i___200_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.819    v_renderer_inst/vga_red_OBUF[3]_inst_i_11_0[0]
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.243 r  v_renderer_inst/red8_inferred__1/i___200_carry__0/O[1]
                         net (fo=3, routed)           0.821    18.064    v_renderer_inst/red8_inferred__1/i___200_carry__0_n_6
    SLICE_X12Y38         LUT4 (Prop_lut4_I1_O)        0.325    18.389 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.845    19.235    v_renderer_inst/vga_red_OBUF[3]_inst_i_10_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.328    19.563 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.012    20.575    v_renderer_inst/vga_red_OBUF[3]_inst_i_3_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I4_O)        0.124    20.699 r  v_renderer_inst/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           2.315    23.014    vga_blue_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    26.543 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.543    vga_green[2]
    G17                                                               r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.820ns  (logic 9.589ns (33.273%)  route 19.231ns (66.727%))
  Logic Levels:           24  (CARRY4=9 LUT2=4 LUT3=2 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.623    -2.396    vga_inst/CLK
    SLICE_X5Y30          FDCE                                         r  vga_inst/pixel_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_inst/pixel_x_reg[7]/Q
                         net (fo=4, routed)           1.041    -0.899    vga_inst/pixel_x[7]
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.124    -0.775 r  vga_inst/i__carry__1_i_10/O
                         net (fo=68, routed)          1.373     0.598    vga_inst/i__carry__1_i_10_n_0
    SLICE_X12Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.722 r  vga_inst/inside_game_area_reg_i_2/O
                         net (fo=19, routed)          1.671     2.393    vga_inst/pixel_x_reg[9]_2
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.124     2.517 r  vga_inst/i__carry__0_i_4/O
                         net (fo=59, routed)          3.716     6.233    vga_inst/pixel_x_reg[0]_2[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.357 r  vga_inst/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.357    v_renderer_inst/i___136_carry_i_4_1[1]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.737 r  v_renderer_inst/red8_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.737    v_renderer_inst/red8_inferred__1/i__carry_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.854 r  v_renderer_inst/red8_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.854    v_renderer_inst/red8_inferred__1/i__carry__0_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.971 r  v_renderer_inst/red8_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.971    v_renderer_inst/red8_inferred__1/i__carry__1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.088 f  v_renderer_inst/red8_inferred__1/i__carry__2/CO[3]
                         net (fo=45, routed)          1.915     9.003    vga_inst/red8_inferred__1/i___109_carry__0[0]
    SLICE_X14Y33         LUT3 (Prop_lut3_I2_O)        0.153     9.156 r  vga_inst/i___109_carry_i_1/O
                         net (fo=2, routed)           0.822     9.979    vga_inst/pixel_x_reg[0]_36[2]
    SLICE_X14Y33         LUT4 (Prop_lut4_I3_O)        0.331    10.310 r  vga_inst/i___109_carry_i_4/O
                         net (fo=1, routed)           0.000    10.310    v_renderer_inst/i___136_carry__3_i_5_4[3]
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    10.565 r  v_renderer_inst/red8_inferred__1/i___109_carry/O[3]
                         net (fo=3, routed)           0.579    11.144    v_renderer_inst/red8_inferred__1/i___109_carry_n_4
    SLICE_X14Y32         LUT3 (Prop_lut3_I2_O)        0.299    11.443 r  v_renderer_inst/i___136_carry__4_i_9/O
                         net (fo=2, routed)           0.468    11.911    v_renderer_inst/i___136_carry__4_i_9_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I0_O)        0.357    12.268 r  v_renderer_inst/i___136_carry__4_i_2/O
                         net (fo=2, routed)           1.007    13.275    v_renderer_inst/i___136_carry__4_i_2_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.331    13.606 r  v_renderer_inst/i___136_carry__4_i_6/O
                         net (fo=1, routed)           0.000    13.606    v_renderer_inst/i___136_carry__4_i_6_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.004 r  v_renderer_inst/red8_inferred__1/i___136_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.004    v_renderer_inst/red8_inferred__1/i___136_carry__4_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.226 r  v_renderer_inst/red8_inferred__1/i___136_carry__5/O[0]
                         net (fo=2, routed)           0.951    15.177    v_renderer_inst/i___136_carry__5_i_7_0[0]
    SLICE_X13Y36         LUT2 (Prop_lut2_I1_O)        0.299    15.476 r  v_renderer_inst/i___194_carry_i_2/O
                         net (fo=1, routed)           0.000    15.476    v_renderer_inst/i___194_carry_i_2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    15.703 r  v_renderer_inst/red8_inferred__1/i___194_carry/O[1]
                         net (fo=1, routed)           0.812    16.516    vga_inst/red8_inferred__1/i___200_carry__0[1]
    SLICE_X13Y38         LUT2 (Prop_lut2_I1_O)        0.303    16.819 r  vga_inst/i___200_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.819    v_renderer_inst/vga_red_OBUF[3]_inst_i_11_0[0]
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.243 r  v_renderer_inst/red8_inferred__1/i___200_carry__0/O[1]
                         net (fo=3, routed)           0.821    18.064    v_renderer_inst/red8_inferred__1/i___200_carry__0_n_6
    SLICE_X12Y38         LUT4 (Prop_lut4_I1_O)        0.325    18.389 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.845    19.235    v_renderer_inst/vga_red_OBUF[3]_inst_i_10_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.328    19.563 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.084    20.647    v_renderer_inst/vga_red_OBUF[3]_inst_i_3_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.124    20.771 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.123    22.894    vga_blue_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    26.425 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.425    vga_green[3]
    D17                                                               r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.789ns  (logic 9.578ns (33.271%)  route 19.210ns (66.729%))
  Logic Levels:           24  (CARRY4=9 LUT2=4 LUT3=2 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.623    -2.396    vga_inst/CLK
    SLICE_X5Y30          FDCE                                         r  vga_inst/pixel_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_inst/pixel_x_reg[7]/Q
                         net (fo=4, routed)           1.041    -0.899    vga_inst/pixel_x[7]
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.124    -0.775 r  vga_inst/i__carry__1_i_10/O
                         net (fo=68, routed)          1.373     0.598    vga_inst/i__carry__1_i_10_n_0
    SLICE_X12Y37         LUT2 (Prop_lut2_I1_O)        0.124     0.722 r  vga_inst/inside_game_area_reg_i_2/O
                         net (fo=19, routed)          1.671     2.393    vga_inst/pixel_x_reg[9]_2
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.124     2.517 r  vga_inst/i__carry__0_i_4/O
                         net (fo=59, routed)          3.716     6.233    vga_inst/pixel_x_reg[0]_2[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.357 r  vga_inst/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.357    v_renderer_inst/i___136_carry_i_4_1[1]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.737 r  v_renderer_inst/red8_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.737    v_renderer_inst/red8_inferred__1/i__carry_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.854 r  v_renderer_inst/red8_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.854    v_renderer_inst/red8_inferred__1/i__carry__0_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.971 r  v_renderer_inst/red8_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.971    v_renderer_inst/red8_inferred__1/i__carry__1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.088 f  v_renderer_inst/red8_inferred__1/i__carry__2/CO[3]
                         net (fo=45, routed)          1.915     9.003    vga_inst/red8_inferred__1/i___109_carry__0[0]
    SLICE_X14Y33         LUT3 (Prop_lut3_I2_O)        0.153     9.156 r  vga_inst/i___109_carry_i_1/O
                         net (fo=2, routed)           0.822     9.979    vga_inst/pixel_x_reg[0]_36[2]
    SLICE_X14Y33         LUT4 (Prop_lut4_I3_O)        0.331    10.310 r  vga_inst/i___109_carry_i_4/O
                         net (fo=1, routed)           0.000    10.310    v_renderer_inst/i___136_carry__3_i_5_4[3]
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    10.565 r  v_renderer_inst/red8_inferred__1/i___109_carry/O[3]
                         net (fo=3, routed)           0.579    11.144    v_renderer_inst/red8_inferred__1/i___109_carry_n_4
    SLICE_X14Y32         LUT3 (Prop_lut3_I2_O)        0.299    11.443 r  v_renderer_inst/i___136_carry__4_i_9/O
                         net (fo=2, routed)           0.468    11.911    v_renderer_inst/i___136_carry__4_i_9_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I0_O)        0.357    12.268 r  v_renderer_inst/i___136_carry__4_i_2/O
                         net (fo=2, routed)           1.007    13.275    v_renderer_inst/i___136_carry__4_i_2_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.331    13.606 r  v_renderer_inst/i___136_carry__4_i_6/O
                         net (fo=1, routed)           0.000    13.606    v_renderer_inst/i___136_carry__4_i_6_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.004 r  v_renderer_inst/red8_inferred__1/i___136_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.004    v_renderer_inst/red8_inferred__1/i___136_carry__4_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.226 r  v_renderer_inst/red8_inferred__1/i___136_carry__5/O[0]
                         net (fo=2, routed)           0.951    15.177    v_renderer_inst/i___136_carry__5_i_7_0[0]
    SLICE_X13Y36         LUT2 (Prop_lut2_I1_O)        0.299    15.476 r  v_renderer_inst/i___194_carry_i_2/O
                         net (fo=1, routed)           0.000    15.476    v_renderer_inst/i___194_carry_i_2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    15.703 r  v_renderer_inst/red8_inferred__1/i___194_carry/O[1]
                         net (fo=1, routed)           0.812    16.516    vga_inst/red8_inferred__1/i___200_carry__0[1]
    SLICE_X13Y38         LUT2 (Prop_lut2_I1_O)        0.303    16.819 r  vga_inst/i___200_carry__0_i_3/O
                         net (fo=1, routed)           0.000    16.819    v_renderer_inst/vga_red_OBUF[3]_inst_i_11_0[0]
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.243 r  v_renderer_inst/red8_inferred__1/i___200_carry__0/O[1]
                         net (fo=3, routed)           0.821    18.064    v_renderer_inst/red8_inferred__1/i___200_carry__0_n_6
    SLICE_X12Y38         LUT4 (Prop_lut4_I1_O)        0.325    18.389 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.845    19.235    v_renderer_inst/vga_red_OBUF[3]_inst_i_10_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.328    19.563 r  v_renderer_inst/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           1.012    20.575    v_renderer_inst/vga_red_OBUF[3]_inst_i_3_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I4_O)        0.124    20.699 r  v_renderer_inst/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           2.175    22.874    vga_blue_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    26.393 r  vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.393    vga_red[1]
    H19                                                               r  vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/pixel_y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            v_renderer_inst/inside_game_area_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.419ns  (logic 0.567ns (39.960%)  route 0.852ns (60.040%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509    -2.004    vga_inst/CLK
    SLICE_X1Y31          FDCE                                         r  vga_inst/pixel_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.367    -1.637 f  vga_inst/pixel_y_reg[7]/Q
                         net (fo=11, routed)          0.487    -1.150    vga_inst/pixel_y[7]
    SLICE_X4Y32          LUT6 (Prop_lut6_I4_O)        0.100    -1.050 f  vga_inst/inside_game_area_reg_i_4/O
                         net (fo=2, routed)           0.365    -0.685    vga_inst/inside_game_area_reg_i_4_n_0
    SLICE_X4Y32          LUT3 (Prop_lut3_I2_O)        0.100    -0.585 r  vga_inst/inside_game_area_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.585    v_renderer_inst/inside_game_area0
    SLICE_X4Y32          LDCE                                         r  v_renderer_inst/inside_game_area_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            v_renderer_inst/grid_x_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.782ns  (logic 0.678ns (24.374%)  route 2.104ns (75.626%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -2.007    vga_inst/CLK
    SLICE_X5Y29          FDCE                                         r  vga_inst/pixel_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.337    -1.670 r  vga_inst/pixel_x_reg[9]/Q
                         net (fo=79, routed)          1.018    -0.652    vga_inst/pixel_x[9]
    SLICE_X12Y37         LUT2 (Prop_lut2_I0_O)        0.241    -0.411 r  vga_inst/inside_game_area_reg_i_2/O
                         net (fo=19, routed)          0.768     0.358    v_renderer_inst/grid_x_reg[3]_i_1
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.100     0.458 r  v_renderer_inst/grid_x_reg[1]_i_1/O
                         net (fo=1, routed)           0.317     0.775    v_renderer_inst/grid_x_reg[1]_i_1_n_0
    SLICE_X12Y42         LDCE                                         r  v_renderer_inst/grid_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            v_renderer_inst/grid_y_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.492ns  (logic 0.272ns (18.234%)  route 1.220ns (81.766%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.541    vga_inst/CLK
    SLICE_X1Y31          FDCE                                         r  vga_inst/pixel_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.128    -0.413 r  vga_inst/pixel_y_reg[8]/Q
                         net (fo=89, routed)          0.583     0.169    vga_inst/pixel_y[8]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.099     0.268 r  vga_inst/inside_game_area_reg_i_3/O
                         net (fo=19, routed)          0.438     0.706    v_renderer_inst/grid_y_reg[2]_i_1_1
    SLICE_X10Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.751 r  v_renderer_inst/grid_y_reg[3]_i_1/O
                         net (fo=1, routed)           0.199     0.950    v_renderer_inst/grid_y_reg[3]_i_1_n_0
    SLICE_X10Y46         LDCE                                         r  v_renderer_inst/grid_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            v_renderer_inst/grid_x_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.508ns  (logic 0.272ns (18.035%)  route 1.236ns (81.965%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.584    -0.545    vga_inst/CLK
    SLICE_X5Y29          FDCE                                         r  vga_inst/pixel_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.128    -0.417 r  vga_inst/pixel_x_reg[9]/Q
                         net (fo=79, routed)          0.578     0.161    vga_inst/pixel_x[9]
    SLICE_X12Y37         LUT2 (Prop_lut2_I0_O)        0.099     0.260 r  vga_inst/inside_game_area_reg_i_2/O
                         net (fo=19, routed)          0.542     0.802    vga_inst/pixel_x_reg[9]_2
    SLICE_X12Y42         LUT6 (Prop_lut6_I0_O)        0.045     0.847 r  vga_inst/grid_x_reg[3]_i_1/O
                         net (fo=1, routed)           0.116     0.963    v_renderer_inst/D[0]
    SLICE_X12Y42         LDCE                                         r  v_renderer_inst/grid_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            v_renderer_inst/grid_x_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.539ns  (logic 0.272ns (17.674%)  route 1.267ns (82.326%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.584    -0.545    vga_inst/CLK
    SLICE_X5Y29          FDCE                                         r  vga_inst/pixel_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.128    -0.417 r  vga_inst/pixel_x_reg[9]/Q
                         net (fo=79, routed)          0.578     0.161    vga_inst/pixel_x[9]
    SLICE_X12Y37         LUT2 (Prop_lut2_I0_O)        0.099     0.260 r  vga_inst/inside_game_area_reg_i_2/O
                         net (fo=19, routed)          0.573     0.833    v_renderer_inst/grid_x_reg[3]_i_1
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.045     0.878 r  v_renderer_inst/grid_x_reg[2]_i_1/O
                         net (fo=1, routed)           0.116     0.994    v_renderer_inst/grid_x_reg[2]_i_1_n_0
    SLICE_X12Y42         LDCE                                         r  v_renderer_inst/grid_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            v_renderer_inst/grid_y_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.584ns  (logic 0.272ns (17.171%)  route 1.312ns (82.829%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.541    vga_inst/CLK
    SLICE_X1Y31          FDCE                                         r  vga_inst/pixel_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.128    -0.413 r  vga_inst/pixel_y_reg[8]/Q
                         net (fo=89, routed)          0.583     0.169    vga_inst/pixel_y[8]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.099     0.268 r  vga_inst/inside_game_area_reg_i_3/O
                         net (fo=19, routed)          0.429     0.697    v_renderer_inst/grid_y_reg[2]_i_1_1
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.742 r  v_renderer_inst/grid_y_reg[1]_i_1/O
                         net (fo=1, routed)           0.300     1.043    v_renderer_inst/grid_y_reg[1]_i_1_n_0
    SLICE_X11Y46         LDCE                                         r  v_renderer_inst/grid_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/hsync_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.723ns  (logic 1.339ns (77.684%)  route 0.385ns (22.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.584    -0.545    vga_inst/CLK
    SLICE_X4Y29          FDPE                                         r  vga_inst/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDPE (Prop_fdpe_C_Q)         0.141    -0.404 r  vga_inst/hsync_reg/Q
                         net (fo=1, routed)           0.385    -0.020    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.178 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.178    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            v_renderer_inst/grid_y_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.724ns  (logic 0.272ns (15.777%)  route 1.452ns (84.223%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.541    vga_inst/CLK
    SLICE_X1Y31          FDCE                                         r  vga_inst/pixel_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.128    -0.413 r  vga_inst/pixel_y_reg[8]/Q
                         net (fo=89, routed)          0.583     0.169    vga_inst/pixel_y[8]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.099     0.268 r  vga_inst/inside_game_area_reg_i_3/O
                         net (fo=19, routed)          0.609     0.877    v_renderer_inst/grid_y_reg[2]_i_1_1
    SLICE_X10Y51         LUT5 (Prop_lut5_I1_O)        0.045     0.922 r  v_renderer_inst/grid_y_reg[4]_i_1/O
                         net (fo=1, routed)           0.260     1.183    v_renderer_inst/grid_y_reg[4]_i_1_n_0
    SLICE_X11Y46         LDCE                                         r  v_renderer_inst/grid_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            v_renderer_inst/grid_y_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 0.272ns (15.689%)  route 1.462ns (84.311%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.541    vga_inst/CLK
    SLICE_X1Y31          FDCE                                         r  vga_inst/pixel_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.128    -0.413 r  vga_inst/pixel_y_reg[8]/Q
                         net (fo=89, routed)          0.583     0.169    vga_inst/pixel_y[8]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.099     0.268 r  vga_inst/inside_game_area_reg_i_3/O
                         net (fo=19, routed)          0.640     0.908    vga_inst/pixel_y_reg[8]_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I0_O)        0.045     0.953 r  vga_inst/grid_y_reg[2]_i_1/O
                         net (fo=1, routed)           0.239     1.192    v_renderer_inst/i__carry__0_i_4__1_0[0]
    SLICE_X10Y46         LDCE                                         r  v_renderer_inst/grid_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vsync_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.750ns  (logic 1.368ns (78.183%)  route 0.382ns (21.817%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.587    -0.542    vga_inst/CLK
    SLICE_X2Y30          FDPE                                         r  vga_inst/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDPE (Prop_fdpe_C_Q)         0.164    -0.378 r  vga_inst/vsync_reg/Q
                         net (fo=1, routed)           0.382     0.004    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.208 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.208    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            clk_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    15.414 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    15.895    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638    13.257 f  clk_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546    13.803    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    13.832 f  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.822    14.653    clk_inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clk_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            clk_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clk_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clk_inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clk_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            clk_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    15.414 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    15.895    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638    13.257 f  clk_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546    13.803    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    13.832 f  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.822    14.653    clk_inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clk_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            clk_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clk_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clk_inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clk_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/h_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.982ns  (logic 1.441ns (36.194%)  route 2.541ns (63.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=43, routed)          2.541     3.982    vga_inst/AR[0]
    SLICE_X4Y30          FDCE                                         f  vga_inst/h_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -2.007    vga_inst/CLK
    SLICE_X4Y30          FDCE                                         r  vga_inst/h_count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/pixel_x_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.982ns  (logic 1.441ns (36.194%)  route 2.541ns (63.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=43, routed)          2.541     3.982    vga_inst/AR[0]
    SLICE_X4Y30          FDCE                                         f  vga_inst/pixel_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -2.007    vga_inst/CLK
    SLICE_X4Y30          FDCE                                         r  vga_inst/pixel_x_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/pixel_x_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.982ns  (logic 1.441ns (36.194%)  route 2.541ns (63.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=43, routed)          2.541     3.982    vga_inst/AR[0]
    SLICE_X4Y30          FDCE                                         f  vga_inst/pixel_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -2.007    vga_inst/CLK
    SLICE_X4Y30          FDCE                                         r  vga_inst/pixel_x_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/pixel_x_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.982ns  (logic 1.441ns (36.194%)  route 2.541ns (63.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=43, routed)          2.541     3.982    vga_inst/AR[0]
    SLICE_X4Y30          FDCE                                         f  vga_inst/pixel_x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -2.007    vga_inst/CLK
    SLICE_X4Y30          FDCE                                         r  vga_inst/pixel_x_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/pixel_x_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.978ns  (logic 1.441ns (36.233%)  route 2.537ns (63.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=43, routed)          2.537     3.978    vga_inst/AR[0]
    SLICE_X5Y30          FDCE                                         f  vga_inst/pixel_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -2.007    vga_inst/CLK
    SLICE_X5Y30          FDCE                                         r  vga_inst/pixel_x_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/pixel_x_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.978ns  (logic 1.441ns (36.233%)  route 2.537ns (63.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=43, routed)          2.537     3.978    vga_inst/AR[0]
    SLICE_X5Y30          FDCE                                         f  vga_inst/pixel_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -2.007    vga_inst/CLK
    SLICE_X5Y30          FDCE                                         r  vga_inst/pixel_x_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/pixel_x_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.978ns  (logic 1.441ns (36.233%)  route 2.537ns (63.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=43, routed)          2.537     3.978    vga_inst/AR[0]
    SLICE_X5Y30          FDCE                                         f  vga_inst/pixel_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -2.007    vga_inst/CLK
    SLICE_X5Y30          FDCE                                         r  vga_inst/pixel_x_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/pixel_x_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.978ns  (logic 1.441ns (36.233%)  route 2.537ns (63.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=43, routed)          2.537     3.978    vga_inst/AR[0]
    SLICE_X5Y30          FDCE                                         f  vga_inst/pixel_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -2.007    vga_inst/CLK
    SLICE_X5Y30          FDCE                                         r  vga_inst/pixel_x_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/hsync_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.802ns  (logic 1.441ns (37.910%)  route 2.361ns (62.090%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=43, routed)          2.361     3.802    vga_inst/AR[0]
    SLICE_X4Y29          FDPE                                         f  vga_inst/hsync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -2.007    vga_inst/CLK
    SLICE_X4Y29          FDPE                                         r  vga_inst/hsync_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/pixel_x_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.798ns  (logic 1.441ns (37.954%)  route 2.356ns (62.046%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=43, routed)          2.356     3.798    vga_inst/AR[0]
    SLICE_X5Y29          FDCE                                         f  vga_inst/pixel_x_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -2.007    vga_inst/CLK
    SLICE_X5Y29          FDCE                                         r  vga_inst/pixel_x_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/pixel_y_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.965ns  (logic 0.210ns (21.707%)  route 0.756ns (78.293%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.756     0.965    vga_inst/AR[0]
    SLICE_X1Y31          FDCE                                         f  vga_inst/pixel_y_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X1Y31          FDCE                                         r  vga_inst/pixel_y_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/pixel_y_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.965ns  (logic 0.210ns (21.707%)  route 0.756ns (78.293%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.756     0.965    vga_inst/AR[0]
    SLICE_X1Y31          FDCE                                         f  vga_inst/pixel_y_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X1Y31          FDCE                                         r  vga_inst/pixel_y_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/pixel_y_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.210ns (21.654%)  route 0.758ns (78.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.758     0.968    vga_inst/AR[0]
    SLICE_X2Y31          FDCE                                         f  vga_inst/pixel_y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/pixel_y_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.210ns (21.654%)  route 0.758ns (78.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.758     0.968    vga_inst/AR[0]
    SLICE_X2Y31          FDCE                                         f  vga_inst/pixel_y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/pixel_y_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.210ns (21.654%)  route 0.758ns (78.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.758     0.968    vga_inst/AR[0]
    SLICE_X2Y31          FDCE                                         f  vga_inst/pixel_y_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/pixel_y_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.210ns (21.654%)  route 0.758ns (78.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.758     0.968    vga_inst/AR[0]
    SLICE_X2Y31          FDCE                                         f  vga_inst/pixel_y_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/pixel_y_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.210ns (21.654%)  route 0.758ns (78.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.758     0.968    vga_inst/AR[0]
    SLICE_X2Y31          FDCE                                         f  vga_inst/pixel_y_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/v_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.210ns (21.654%)  route 0.758ns (78.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.758     0.968    vga_inst/AR[0]
    SLICE_X3Y31          FDCE                                         f  vga_inst/v_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/v_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.210ns (21.654%)  route 0.758ns (78.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.758     0.968    vga_inst/AR[0]
    SLICE_X3Y31          FDCE                                         f  vga_inst/v_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/v_count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.210ns (21.654%)  route 0.758ns (78.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.758     0.968    vga_inst/AR[0]
    SLICE_X3Y31          FDCE                                         f  vga_inst/v_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/h_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.982ns  (logic 1.441ns (36.194%)  route 2.541ns (63.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=43, routed)          2.541     3.982    vga_inst/AR[0]
    SLICE_X4Y30          FDCE                                         f  vga_inst/h_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -2.007    vga_inst/CLK
    SLICE_X4Y30          FDCE                                         r  vga_inst/h_count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/pixel_x_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.982ns  (logic 1.441ns (36.194%)  route 2.541ns (63.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=43, routed)          2.541     3.982    vga_inst/AR[0]
    SLICE_X4Y30          FDCE                                         f  vga_inst/pixel_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -2.007    vga_inst/CLK
    SLICE_X4Y30          FDCE                                         r  vga_inst/pixel_x_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/pixel_x_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.982ns  (logic 1.441ns (36.194%)  route 2.541ns (63.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=43, routed)          2.541     3.982    vga_inst/AR[0]
    SLICE_X4Y30          FDCE                                         f  vga_inst/pixel_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -2.007    vga_inst/CLK
    SLICE_X4Y30          FDCE                                         r  vga_inst/pixel_x_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/pixel_x_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.982ns  (logic 1.441ns (36.194%)  route 2.541ns (63.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=43, routed)          2.541     3.982    vga_inst/AR[0]
    SLICE_X4Y30          FDCE                                         f  vga_inst/pixel_x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -2.007    vga_inst/CLK
    SLICE_X4Y30          FDCE                                         r  vga_inst/pixel_x_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/pixel_x_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.978ns  (logic 1.441ns (36.233%)  route 2.537ns (63.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=43, routed)          2.537     3.978    vga_inst/AR[0]
    SLICE_X5Y30          FDCE                                         f  vga_inst/pixel_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -2.007    vga_inst/CLK
    SLICE_X5Y30          FDCE                                         r  vga_inst/pixel_x_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/pixel_x_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.978ns  (logic 1.441ns (36.233%)  route 2.537ns (63.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=43, routed)          2.537     3.978    vga_inst/AR[0]
    SLICE_X5Y30          FDCE                                         f  vga_inst/pixel_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -2.007    vga_inst/CLK
    SLICE_X5Y30          FDCE                                         r  vga_inst/pixel_x_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/pixel_x_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.978ns  (logic 1.441ns (36.233%)  route 2.537ns (63.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=43, routed)          2.537     3.978    vga_inst/AR[0]
    SLICE_X5Y30          FDCE                                         f  vga_inst/pixel_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -2.007    vga_inst/CLK
    SLICE_X5Y30          FDCE                                         r  vga_inst/pixel_x_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/pixel_x_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.978ns  (logic 1.441ns (36.233%)  route 2.537ns (63.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=43, routed)          2.537     3.978    vga_inst/AR[0]
    SLICE_X5Y30          FDCE                                         f  vga_inst/pixel_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -2.007    vga_inst/CLK
    SLICE_X5Y30          FDCE                                         r  vga_inst/pixel_x_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/hsync_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.802ns  (logic 1.441ns (37.910%)  route 2.361ns (62.090%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=43, routed)          2.361     3.802    vga_inst/AR[0]
    SLICE_X4Y29          FDPE                                         f  vga_inst/hsync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -2.007    vga_inst/CLK
    SLICE_X4Y29          FDPE                                         r  vga_inst/hsync_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/pixel_x_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.798ns  (logic 1.441ns (37.954%)  route 2.356ns (62.046%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=43, routed)          2.356     3.798    vga_inst/AR[0]
    SLICE_X5Y29          FDCE                                         f  vga_inst/pixel_x_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -2.007    vga_inst/CLK
    SLICE_X5Y29          FDCE                                         r  vga_inst/pixel_x_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/pixel_y_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.965ns  (logic 0.210ns (21.707%)  route 0.756ns (78.293%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.756     0.965    vga_inst/AR[0]
    SLICE_X1Y31          FDCE                                         f  vga_inst/pixel_y_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X1Y31          FDCE                                         r  vga_inst/pixel_y_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/pixel_y_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.965ns  (logic 0.210ns (21.707%)  route 0.756ns (78.293%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.756     0.965    vga_inst/AR[0]
    SLICE_X1Y31          FDCE                                         f  vga_inst/pixel_y_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X1Y31          FDCE                                         r  vga_inst/pixel_y_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/pixel_y_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.210ns (21.654%)  route 0.758ns (78.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.758     0.968    vga_inst/AR[0]
    SLICE_X2Y31          FDCE                                         f  vga_inst/pixel_y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/pixel_y_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.210ns (21.654%)  route 0.758ns (78.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.758     0.968    vga_inst/AR[0]
    SLICE_X2Y31          FDCE                                         f  vga_inst/pixel_y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/pixel_y_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.210ns (21.654%)  route 0.758ns (78.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.758     0.968    vga_inst/AR[0]
    SLICE_X2Y31          FDCE                                         f  vga_inst/pixel_y_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/pixel_y_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.210ns (21.654%)  route 0.758ns (78.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.758     0.968    vga_inst/AR[0]
    SLICE_X2Y31          FDCE                                         f  vga_inst/pixel_y_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/pixel_y_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.210ns (21.654%)  route 0.758ns (78.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.758     0.968    vga_inst/AR[0]
    SLICE_X2Y31          FDCE                                         f  vga_inst/pixel_y_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X2Y31          FDCE                                         r  vga_inst/pixel_y_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/v_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.210ns (21.654%)  route 0.758ns (78.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.758     0.968    vga_inst/AR[0]
    SLICE_X3Y31          FDCE                                         f  vga_inst/v_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/v_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.210ns (21.654%)  route 0.758ns (78.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.758     0.968    vga_inst/AR[0]
    SLICE_X3Y31          FDCE                                         f  vga_inst/v_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/v_count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.210ns (21.654%)  route 0.758ns (78.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.758     0.968    vga_inst/AR[0]
    SLICE_X3Y31          FDCE                                         f  vga_inst/v_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.312    vga_inst/CLK
    SLICE_X3Y31          FDCE                                         r  vga_inst/v_count_reg[8]/C





