set_property IOSTANDARD LVCMOS33 [get_ports {AN[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {AN[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {AN[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {AN[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {C[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {C[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {C[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {C[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {C[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {C[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {C[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dig1[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dig1[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dig1[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dig1[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dig2[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dig2[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dig2[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dig2[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dig3[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dig3[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dig3[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dig3[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dig4[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dig4[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dig4[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dig4[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports reset]
set_property PACKAGE_PIN W5 [get_ports clk]
set_property PACKAGE_PIN T17 [get_ports reset]
set_property PACKAGE_PIN V17 [get_ports {dig1[0]}]
set_property PACKAGE_PIN V16 [get_ports {dig1[1]}]
set_property PACKAGE_PIN W16 [get_ports {dig1[2]}]
set_property PACKAGE_PIN W17 [get_ports {dig1[3]}]
set_property PACKAGE_PIN W15 [get_ports {dig2[0]}]
set_property PACKAGE_PIN V15 [get_ports {dig2[1]}]
set_property PACKAGE_PIN W14 [get_ports {dig2[2]}]
set_property PACKAGE_PIN W13 [get_ports {dig2[3]}]
set_property PACKAGE_PIN V2 [get_ports {dig3[0]}]
set_property PACKAGE_PIN T3 [get_ports {dig3[1]}]
set_property PACKAGE_PIN T2 [get_ports {dig3[2]}]
set_property PACKAGE_PIN R3 [get_ports {dig3[3]}]
set_property PACKAGE_PIN W2 [get_ports {dig4[0]}]
set_property PACKAGE_PIN U1 [get_ports {dig4[1]}]
set_property PACKAGE_PIN T1 [get_ports {dig4[2]}]
set_property PACKAGE_PIN R2 [get_ports {dig4[3]}]
set_property PACKAGE_PIN J1 [get_ports {C[0]}]
set_property PACKAGE_PIN L2 [get_ports {C[1]}]
set_property PACKAGE_PIN J2 [get_ports {C[2]}]
set_property PACKAGE_PIN G2 [get_ports {C[3]}]
set_property PACKAGE_PIN H1 [get_ports {C[4]}]
set_property PACKAGE_PIN K2 [get_ports {C[5]}]
set_property PACKAGE_PIN H2 [get_ports {C[6]}]
set_property PACKAGE_PIN J3 [get_ports {AN[0]}]
set_property PACKAGE_PIN L3 [get_ports {AN[1]}]
set_property PACKAGE_PIN M2 [get_ports {AN[2]}]
set_property PACKAGE_PIN N2 [get_ports {AN[3]}]
create_clock -name sys_clk  -period 10.000 [get_ports {clk}]