// Seed: 1748633156
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  bit id_4;
  always @(negedge -1) begin : LABEL_0
    $unsigned(60);
    ;
  end
  assign id_1 = id_4;
  always @(*) begin : LABEL_1
    id_4 = 1;
  end
  logic id_5;
  parameter id_6 = 1;
  initial begin : LABEL_2
    id_4 = id_3;
  end
  assign id_5[-1] = 1;
  wire id_7;
  ;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  module_0 modCall_1 (
      id_8,
      id_17,
      id_14
  );
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout logic [7:0] id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_18 = id_8[1 : 1'b0];
  localparam id_19 = 1'b0;
  logic id_20;
endmodule
