// Copyright (C) 2021  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition"

// DATE "10/29/2024 15:00:08"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module PRINCIPAL_TESTE (
	ULA_WARN,
	MEM,
	CLK,
	CNT,
	MASTER_CLR,
	JUMP,
	mem_d0,
	mem_d1,
	mem_d2,
	mem_d3,
	R1,
	R2,
	ULA_OUT);
output 	ULA_WARN;
output 	[15:0] MEM;
input 	CLK;
output 	[7:0] CNT;
input 	MASTER_CLR;
output 	JUMP;
output 	[6:0] mem_d0;
output 	[6:0] mem_d1;
output 	[6:0] mem_d2;
output 	[6:0] mem_d3;
output 	[3:0] R1;
output 	[3:0] R2;
output 	[3:0] ULA_OUT;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ULA_WARN~output_o ;
wire \MEM[15]~output_o ;
wire \MEM[14]~output_o ;
wire \MEM[13]~output_o ;
wire \MEM[12]~output_o ;
wire \MEM[11]~output_o ;
wire \MEM[10]~output_o ;
wire \MEM[9]~output_o ;
wire \MEM[8]~output_o ;
wire \MEM[7]~output_o ;
wire \MEM[6]~output_o ;
wire \MEM[5]~output_o ;
wire \MEM[4]~output_o ;
wire \MEM[3]~output_o ;
wire \MEM[2]~output_o ;
wire \MEM[1]~output_o ;
wire \MEM[0]~output_o ;
wire \CNT[7]~output_o ;
wire \CNT[6]~output_o ;
wire \CNT[5]~output_o ;
wire \CNT[4]~output_o ;
wire \CNT[3]~output_o ;
wire \CNT[2]~output_o ;
wire \CNT[1]~output_o ;
wire \CNT[0]~output_o ;
wire \JUMP~output_o ;
wire \mem_d0[6]~output_o ;
wire \mem_d0[5]~output_o ;
wire \mem_d0[4]~output_o ;
wire \mem_d0[3]~output_o ;
wire \mem_d0[2]~output_o ;
wire \mem_d0[1]~output_o ;
wire \mem_d0[0]~output_o ;
wire \mem_d1[6]~output_o ;
wire \mem_d1[5]~output_o ;
wire \mem_d1[4]~output_o ;
wire \mem_d1[3]~output_o ;
wire \mem_d1[2]~output_o ;
wire \mem_d1[1]~output_o ;
wire \mem_d1[0]~output_o ;
wire \mem_d2[6]~output_o ;
wire \mem_d2[5]~output_o ;
wire \mem_d2[4]~output_o ;
wire \mem_d2[3]~output_o ;
wire \mem_d2[2]~output_o ;
wire \mem_d2[1]~output_o ;
wire \mem_d2[0]~output_o ;
wire \mem_d3[6]~output_o ;
wire \mem_d3[5]~output_o ;
wire \mem_d3[4]~output_o ;
wire \mem_d3[3]~output_o ;
wire \mem_d3[2]~output_o ;
wire \mem_d3[1]~output_o ;
wire \mem_d3[0]~output_o ;
wire \R1[3]~output_o ;
wire \R1[2]~output_o ;
wire \R1[1]~output_o ;
wire \R1[0]~output_o ;
wire \R2[3]~output_o ;
wire \R2[2]~output_o ;
wire \R2[1]~output_o ;
wire \R2[0]~output_o ;
wire \ULA_OUT[3]~output_o ;
wire \ULA_OUT[2]~output_o ;
wire \ULA_OUT[1]~output_o ;
wire \ULA_OUT[0]~output_o ;
wire \CLK~input_o ;
wire \inst5|inst14~combout ;
wire \inst5|inst25~combout ;
wire \inst5|inst169~combout ;
wire \inst5|inst43~combout ;
wire \MASTER_CLR~input_o ;
wire \inst5|inst44~combout ;
wire \inst5|inst229~1_combout ;
wire \inst5|inst229~3_combout ;
wire \inst5|inst229~0_combout ;
wire \inst5|inst229~_emulated_q ;
wire \inst5|inst229~2_combout ;
wire \inst5|inst39~combout ;
wire \inst5|inst40~combout ;
wire \inst5|inst219~1_combout ;
wire \inst5|inst219~3_combout ;
wire \inst5|inst219~0_combout ;
wire \inst5|inst219~_emulated_q ;
wire \inst5|inst219~2_combout ;
wire \inst5|inst35~combout ;
wire \inst5|inst36~combout ;
wire \inst5|inst20~1_combout ;
wire \inst5|inst20~3_combout ;
wire \inst5|inst20~0_combout ;
wire \inst5|inst20~_emulated_q ;
wire \inst5|inst20~2_combout ;
wire \inst5|inst31~combout ;
wire \inst5|inst32~combout ;
wire \inst5|inst199~1_combout ;
wire \inst5|inst199~3_combout ;
wire \inst5|inst199~0_combout ;
wire \inst5|inst199~_emulated_q ;
wire \inst5|inst199~2_combout ;
wire \inst5|inst17~combout ;
wire \inst5|inst28~combout ;
wire \inst5|inst4~1_combout ;
wire \inst5|inst4~3_combout ;
wire \inst5|inst4~0_combout ;
wire \inst5|inst4~_emulated_q ;
wire \inst5|inst4~2_combout ;
wire \inst5|inst16~combout ;
wire \inst5|inst24~combout ;
wire \inst5|inst3~1_combout ;
wire \inst5|inst3~3_combout ;
wire \inst5|inst3~0_combout ;
wire \inst5|inst3~_emulated_q ;
wire \inst5|inst3~2_combout ;
wire \inst5|inst12~combout ;
wire \inst5|inst13~combout ;
wire \inst5|inst2~1_combout ;
wire \inst5|inst2~3_combout ;
wire \inst5|inst2~0_combout ;
wire \inst5|inst2~_emulated_q ;
wire \inst5|inst2~2_combout ;
wire \inst5|inst1~combout ;
wire \inst5|inst6~combout ;
wire \inst5|inst99~1_combout ;
wire \inst5|inst99~3_combout ;
wire \inst5|inst99~0_combout ;
wire \inst5|inst99~_emulated_q ;
wire \inst5|inst99~2_combout ;
wire \inst99~combout ;
wire \inst10|inst2~combout ;
wire \registrador_1|inst~q ;
wire \ula|inst|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout ;
wire \inst10|inst3~0_combout ;
wire \registrador_2|inst~q ;
wire \inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \registrador_1|inst1~q ;
wire \ula|inst11|inst1|inst1~0_combout ;
wire \ula|inst|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0_combout ;
wire \registrador_2|inst1~q ;
wire \inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \registrador_1|inst2~q ;
wire \ula|inst11|inst2|inst1~0_combout ;
wire \ula|inst13|inst3|inst2~combout ;
wire \ula|inst11|inst2|inst1~combout ;
wire \ula|inst|LPM_MUX_component|auto_generated|l2_w2_n0_mux_dataout~0_combout ;
wire \registrador_2|inst2~q ;
wire \inst11|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ;
wire \ula|inst11|inst2|inst5~0_combout ;
wire \ula|inst13|inst3|inst6~0_combout ;
wire \registrador_1|inst3~q ;
wire \ula|inst11|inst3|inst1~0_combout ;
wire \ula|inst|LPM_MUX_component|auto_generated|l2_w3_n0_mux_dataout~0_combout ;
wire \registrador_2|inst3~q ;
wire \inst11|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout ;
wire \ula|inst9|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout ;
wire \inst1|inst4~0_combout ;
wire \memdisp0|inst78~0_combout ;
wire \memdisp0|inst60~0_combout ;
wire \memdisp0|inst50~0_combout ;
wire \memdisp0|inst49~0_combout ;
wire \memdisp0|inst24~0_combout ;
wire \memdisp0|inst21~0_combout ;
wire \memdisp0|inst9~0_combout ;
wire \memdisp1|inst78~0_combout ;
wire \memdisp1|inst60~0_combout ;
wire \memdisp1|inst50~0_combout ;
wire \memdisp1|inst49~0_combout ;
wire \memdisp1|inst24~0_combout ;
wire \memdisp1|inst21~0_combout ;
wire \memdisp1|inst9~0_combout ;
wire \memdisp2|inst78~0_combout ;
wire \memdisp2|inst60~0_combout ;
wire \memdisp2|inst50~0_combout ;
wire \memdisp2|inst49~0_combout ;
wire \memdisp2|inst24~0_combout ;
wire \memdisp2|inst21~0_combout ;
wire \memdisp2|inst9~0_combout ;
wire \memdisp3|inst78~0_combout ;
wire \memdisp3|inst60~0_combout ;
wire \memdisp3|inst50~0_combout ;
wire \memdisp3|inst49~0_combout ;
wire \memdisp3|inst24~0_combout ;
wire \memdisp3|inst21~0_combout ;
wire \memdisp3|inst9~0_combout ;
wire [15:0] \inst2|altsyncram_component|auto_generated|q_a ;

wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;

assign \inst2|altsyncram_component|auto_generated|q_a [8] = \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [3] = \inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [9] = \inst2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [13] = \inst2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [2] = \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [1] = \inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [0] = \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [15] = \inst2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [14] = \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [12] = \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [11] = \inst2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [10] = \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [7] = \inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [6] = \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [5] = \inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [4] = \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

cyclonev_io_obuf \ULA_WARN~output (
	.i(\ula|inst9|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_WARN~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_WARN~output .bus_hold = "false";
defparam \ULA_WARN~output .open_drain_output = "false";
defparam \ULA_WARN~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEM[15]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM[15]~output .bus_hold = "false";
defparam \MEM[15]~output .open_drain_output = "false";
defparam \MEM[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEM[14]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM[14]~output .bus_hold = "false";
defparam \MEM[14]~output .open_drain_output = "false";
defparam \MEM[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEM[13]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM[13]~output .bus_hold = "false";
defparam \MEM[13]~output .open_drain_output = "false";
defparam \MEM[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEM[12]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM[12]~output .bus_hold = "false";
defparam \MEM[12]~output .open_drain_output = "false";
defparam \MEM[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEM[11]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM[11]~output .bus_hold = "false";
defparam \MEM[11]~output .open_drain_output = "false";
defparam \MEM[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEM[10]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM[10]~output .bus_hold = "false";
defparam \MEM[10]~output .open_drain_output = "false";
defparam \MEM[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEM[9]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM[9]~output .bus_hold = "false";
defparam \MEM[9]~output .open_drain_output = "false";
defparam \MEM[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEM[8]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM[8]~output .bus_hold = "false";
defparam \MEM[8]~output .open_drain_output = "false";
defparam \MEM[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEM[7]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM[7]~output .bus_hold = "false";
defparam \MEM[7]~output .open_drain_output = "false";
defparam \MEM[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEM[6]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM[6]~output .bus_hold = "false";
defparam \MEM[6]~output .open_drain_output = "false";
defparam \MEM[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEM[5]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM[5]~output .bus_hold = "false";
defparam \MEM[5]~output .open_drain_output = "false";
defparam \MEM[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEM[4]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM[4]~output .bus_hold = "false";
defparam \MEM[4]~output .open_drain_output = "false";
defparam \MEM[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEM[3]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM[3]~output .bus_hold = "false";
defparam \MEM[3]~output .open_drain_output = "false";
defparam \MEM[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEM[2]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM[2]~output .bus_hold = "false";
defparam \MEM[2]~output .open_drain_output = "false";
defparam \MEM[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEM[1]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM[1]~output .bus_hold = "false";
defparam \MEM[1]~output .open_drain_output = "false";
defparam \MEM[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEM[0]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM[0]~output .bus_hold = "false";
defparam \MEM[0]~output .open_drain_output = "false";
defparam \MEM[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \CNT[7]~output (
	.i(\inst5|inst229~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CNT[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \CNT[7]~output .bus_hold = "false";
defparam \CNT[7]~output .open_drain_output = "false";
defparam \CNT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \CNT[6]~output (
	.i(\inst5|inst219~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CNT[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \CNT[6]~output .bus_hold = "false";
defparam \CNT[6]~output .open_drain_output = "false";
defparam \CNT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \CNT[5]~output (
	.i(\inst5|inst20~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CNT[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \CNT[5]~output .bus_hold = "false";
defparam \CNT[5]~output .open_drain_output = "false";
defparam \CNT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \CNT[4]~output (
	.i(\inst5|inst199~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CNT[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \CNT[4]~output .bus_hold = "false";
defparam \CNT[4]~output .open_drain_output = "false";
defparam \CNT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \CNT[3]~output (
	.i(\inst5|inst4~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CNT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \CNT[3]~output .bus_hold = "false";
defparam \CNT[3]~output .open_drain_output = "false";
defparam \CNT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \CNT[2]~output (
	.i(\inst5|inst3~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CNT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \CNT[2]~output .bus_hold = "false";
defparam \CNT[2]~output .open_drain_output = "false";
defparam \CNT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \CNT[1]~output (
	.i(\inst5|inst2~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CNT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \CNT[1]~output .bus_hold = "false";
defparam \CNT[1]~output .open_drain_output = "false";
defparam \CNT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \CNT[0]~output (
	.i(\inst5|inst99~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CNT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \CNT[0]~output .bus_hold = "false";
defparam \CNT[0]~output .open_drain_output = "false";
defparam \CNT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \JUMP~output (
	.i(\inst1|inst4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\JUMP~output_o ),
	.obar());
// synopsys translate_off
defparam \JUMP~output .bus_hold = "false";
defparam \JUMP~output .open_drain_output = "false";
defparam \JUMP~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_d0[6]~output (
	.i(!\memdisp0|inst78~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_d0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_d0[6]~output .bus_hold = "false";
defparam \mem_d0[6]~output .open_drain_output = "false";
defparam \mem_d0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_d0[5]~output (
	.i(!\memdisp0|inst60~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_d0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_d0[5]~output .bus_hold = "false";
defparam \mem_d0[5]~output .open_drain_output = "false";
defparam \mem_d0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_d0[4]~output (
	.i(!\memdisp0|inst50~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_d0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_d0[4]~output .bus_hold = "false";
defparam \mem_d0[4]~output .open_drain_output = "false";
defparam \mem_d0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_d0[3]~output (
	.i(!\memdisp0|inst49~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_d0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_d0[3]~output .bus_hold = "false";
defparam \mem_d0[3]~output .open_drain_output = "false";
defparam \mem_d0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_d0[2]~output (
	.i(!\memdisp0|inst24~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_d0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_d0[2]~output .bus_hold = "false";
defparam \mem_d0[2]~output .open_drain_output = "false";
defparam \mem_d0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_d0[1]~output (
	.i(!\memdisp0|inst21~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_d0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_d0[1]~output .bus_hold = "false";
defparam \mem_d0[1]~output .open_drain_output = "false";
defparam \mem_d0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_d0[0]~output (
	.i(!\memdisp0|inst9~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_d0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_d0[0]~output .bus_hold = "false";
defparam \mem_d0[0]~output .open_drain_output = "false";
defparam \mem_d0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_d1[6]~output (
	.i(!\memdisp1|inst78~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_d1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_d1[6]~output .bus_hold = "false";
defparam \mem_d1[6]~output .open_drain_output = "false";
defparam \mem_d1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_d1[5]~output (
	.i(!\memdisp1|inst60~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_d1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_d1[5]~output .bus_hold = "false";
defparam \mem_d1[5]~output .open_drain_output = "false";
defparam \mem_d1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_d1[4]~output (
	.i(!\memdisp1|inst50~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_d1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_d1[4]~output .bus_hold = "false";
defparam \mem_d1[4]~output .open_drain_output = "false";
defparam \mem_d1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_d1[3]~output (
	.i(!\memdisp1|inst49~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_d1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_d1[3]~output .bus_hold = "false";
defparam \mem_d1[3]~output .open_drain_output = "false";
defparam \mem_d1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_d1[2]~output (
	.i(!\memdisp1|inst24~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_d1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_d1[2]~output .bus_hold = "false";
defparam \mem_d1[2]~output .open_drain_output = "false";
defparam \mem_d1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_d1[1]~output (
	.i(!\memdisp1|inst21~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_d1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_d1[1]~output .bus_hold = "false";
defparam \mem_d1[1]~output .open_drain_output = "false";
defparam \mem_d1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_d1[0]~output (
	.i(!\memdisp1|inst9~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_d1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_d1[0]~output .bus_hold = "false";
defparam \mem_d1[0]~output .open_drain_output = "false";
defparam \mem_d1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_d2[6]~output (
	.i(!\memdisp2|inst78~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_d2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_d2[6]~output .bus_hold = "false";
defparam \mem_d2[6]~output .open_drain_output = "false";
defparam \mem_d2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_d2[5]~output (
	.i(!\memdisp2|inst60~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_d2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_d2[5]~output .bus_hold = "false";
defparam \mem_d2[5]~output .open_drain_output = "false";
defparam \mem_d2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_d2[4]~output (
	.i(!\memdisp2|inst50~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_d2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_d2[4]~output .bus_hold = "false";
defparam \mem_d2[4]~output .open_drain_output = "false";
defparam \mem_d2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_d2[3]~output (
	.i(!\memdisp2|inst49~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_d2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_d2[3]~output .bus_hold = "false";
defparam \mem_d2[3]~output .open_drain_output = "false";
defparam \mem_d2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_d2[2]~output (
	.i(!\memdisp2|inst24~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_d2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_d2[2]~output .bus_hold = "false";
defparam \mem_d2[2]~output .open_drain_output = "false";
defparam \mem_d2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_d2[1]~output (
	.i(!\memdisp2|inst21~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_d2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_d2[1]~output .bus_hold = "false";
defparam \mem_d2[1]~output .open_drain_output = "false";
defparam \mem_d2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_d2[0]~output (
	.i(!\memdisp2|inst9~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_d2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_d2[0]~output .bus_hold = "false";
defparam \mem_d2[0]~output .open_drain_output = "false";
defparam \mem_d2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_d3[6]~output (
	.i(!\memdisp3|inst78~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_d3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_d3[6]~output .bus_hold = "false";
defparam \mem_d3[6]~output .open_drain_output = "false";
defparam \mem_d3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_d3[5]~output (
	.i(!\memdisp3|inst60~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_d3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_d3[5]~output .bus_hold = "false";
defparam \mem_d3[5]~output .open_drain_output = "false";
defparam \mem_d3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_d3[4]~output (
	.i(!\memdisp3|inst50~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_d3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_d3[4]~output .bus_hold = "false";
defparam \mem_d3[4]~output .open_drain_output = "false";
defparam \mem_d3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_d3[3]~output (
	.i(!\memdisp3|inst49~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_d3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_d3[3]~output .bus_hold = "false";
defparam \mem_d3[3]~output .open_drain_output = "false";
defparam \mem_d3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_d3[2]~output (
	.i(!\memdisp3|inst24~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_d3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_d3[2]~output .bus_hold = "false";
defparam \mem_d3[2]~output .open_drain_output = "false";
defparam \mem_d3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_d3[1]~output (
	.i(!\memdisp3|inst21~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_d3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_d3[1]~output .bus_hold = "false";
defparam \mem_d3[1]~output .open_drain_output = "false";
defparam \mem_d3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \mem_d3[0]~output (
	.i(!\memdisp3|inst9~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_d3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_d3[0]~output .bus_hold = "false";
defparam \mem_d3[0]~output .open_drain_output = "false";
defparam \mem_d3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R1[3]~output (
	.i(\registrador_1|inst3~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[3]~output .bus_hold = "false";
defparam \R1[3]~output .open_drain_output = "false";
defparam \R1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R1[2]~output (
	.i(\registrador_1|inst2~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[2]~output .bus_hold = "false";
defparam \R1[2]~output .open_drain_output = "false";
defparam \R1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R1[1]~output (
	.i(\registrador_1|inst1~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[1]~output .bus_hold = "false";
defparam \R1[1]~output .open_drain_output = "false";
defparam \R1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R1[0]~output (
	.i(\registrador_1|inst~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[0]~output .bus_hold = "false";
defparam \R1[0]~output .open_drain_output = "false";
defparam \R1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R2[3]~output (
	.i(\registrador_2|inst3~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2[3]~output .bus_hold = "false";
defparam \R2[3]~output .open_drain_output = "false";
defparam \R2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R2[2]~output (
	.i(\registrador_2|inst2~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2[2]~output .bus_hold = "false";
defparam \R2[2]~output .open_drain_output = "false";
defparam \R2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R2[1]~output (
	.i(\registrador_2|inst1~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2[1]~output .bus_hold = "false";
defparam \R2[1]~output .open_drain_output = "false";
defparam \R2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R2[0]~output (
	.i(\registrador_2|inst~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2[0]~output .bus_hold = "false";
defparam \R2[0]~output .open_drain_output = "false";
defparam \R2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[3]~output (
	.i(\ula|inst|LPM_MUX_component|auto_generated|l2_w3_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[3]~output .bus_hold = "false";
defparam \ULA_OUT[3]~output .open_drain_output = "false";
defparam \ULA_OUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[2]~output (
	.i(\ula|inst|LPM_MUX_component|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[2]~output .bus_hold = "false";
defparam \ULA_OUT[2]~output .open_drain_output = "false";
defparam \ULA_OUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[1]~output (
	.i(\ula|inst|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[1]~output .bus_hold = "false";
defparam \ULA_OUT[1]~output .open_drain_output = "false";
defparam \ULA_OUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_OUT[0]~output (
	.i(\ula|inst|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_OUT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_OUT[0]~output .bus_hold = "false";
defparam \ULA_OUT[0]~output .open_drain_output = "false";
defparam \ULA_OUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst14 (
// Equation(s):
// \inst5|inst14~combout  = (\inst5|inst4~2_combout  & (\inst5|inst3~2_combout  & (\inst5|inst2~2_combout  & \inst5|inst99~2_combout )))

	.dataa(!\inst5|inst4~2_combout ),
	.datab(!\inst5|inst3~2_combout ),
	.datac(!\inst5|inst2~2_combout ),
	.datad(!\inst5|inst99~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst14~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst14 .extended_lut = "off";
defparam \inst5|inst14 .lut_mask = 64'h0001000100010001;
defparam \inst5|inst14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst25 (
// Equation(s):
// \inst5|inst25~combout  = ( \inst5|inst99~2_combout  & ( (\inst5|inst199~2_combout  & (\inst5|inst4~2_combout  & (\inst5|inst3~2_combout  & \inst5|inst2~2_combout ))) ) )

	.dataa(!\inst5|inst199~2_combout ),
	.datab(!\inst5|inst4~2_combout ),
	.datac(!\inst5|inst3~2_combout ),
	.datad(!\inst5|inst2~2_combout ),
	.datae(!\inst5|inst99~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst25~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst25 .extended_lut = "off";
defparam \inst5|inst25 .lut_mask = 64'h0000000100000001;
defparam \inst5|inst25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst169 (
// Equation(s):
// \inst5|inst169~combout  = ( \inst5|inst2~2_combout  & ( \inst5|inst99~2_combout  & ( (\inst5|inst20~2_combout  & (\inst5|inst199~2_combout  & (\inst5|inst4~2_combout  & \inst5|inst3~2_combout ))) ) ) )

	.dataa(!\inst5|inst20~2_combout ),
	.datab(!\inst5|inst199~2_combout ),
	.datac(!\inst5|inst4~2_combout ),
	.datad(!\inst5|inst3~2_combout ),
	.datae(!\inst5|inst2~2_combout ),
	.dataf(!\inst5|inst99~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst169~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst169 .extended_lut = "off";
defparam \inst5|inst169 .lut_mask = 64'h0000000000000001;
defparam \inst5|inst169 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst5|inst229~2_combout ,\inst5|inst219~2_combout ,\inst5|inst20~2_combout ,\inst5|inst199~2_combout ,\inst5|inst4~2_combout ,\inst5|inst3~2_combout ,\inst5|inst2~2_combout ,\inst5|inst99~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../Mem01.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ROM1:inst2|altsyncram:altsyncram_component|altsyncram_i224:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 255;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 256;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst43 (
// Equation(s):
// \inst5|inst43~combout  = (\inst2|altsyncram_component|auto_generated|q_a [11] & (\inst2|altsyncram_component|auto_generated|q_a [10] & \inst2|altsyncram_component|auto_generated|q_a [7]))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst43~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst43 .extended_lut = "off";
defparam \inst5|inst43 .lut_mask = 64'h0101010101010101;
defparam \inst5|inst43 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \MASTER_CLR~input (
	.i(MASTER_CLR),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MASTER_CLR~input_o ));
// synopsys translate_off
defparam \MASTER_CLR~input .bus_hold = "false";
defparam \MASTER_CLR~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst44 (
// Equation(s):
// \inst5|inst44~combout  = ((\inst2|altsyncram_component|auto_generated|q_a [11] & ((!\inst2|altsyncram_component|auto_generated|q_a [10]) # (!\inst2|altsyncram_component|auto_generated|q_a [7])))) # (\MASTER_CLR~input_o )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\MASTER_CLR~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst44~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst44 .extended_lut = "off";
defparam \inst5|inst44 .lut_mask = 64'h54FF54FF54FF54FF;
defparam \inst5|inst44 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst229~1 (
// Equation(s):
// \inst5|inst229~1_combout  = ( \inst5|inst43~combout  & ( !\inst5|inst44~combout  ) ) # ( !\inst5|inst43~combout  & ( !\inst5|inst44~combout  & ( \inst5|inst229~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst5|inst229~1_combout ),
	.datae(!\inst5|inst43~combout ),
	.dataf(!\inst5|inst44~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst229~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst229~1 .extended_lut = "off";
defparam \inst5|inst229~1 .lut_mask = 64'h00FFFFFF00000000;
defparam \inst5|inst229~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst229~3 (
// Equation(s):
// \inst5|inst229~3_combout  = !\inst5|inst229~2_combout  $ (!\inst5|inst229~1_combout  $ (((\inst5|inst219~2_combout  & \inst5|inst169~combout ))))

	.dataa(!\inst5|inst219~2_combout ),
	.datab(!\inst5|inst169~combout ),
	.datac(!\inst5|inst229~2_combout ),
	.datad(!\inst5|inst229~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst229~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst229~3 .extended_lut = "off";
defparam \inst5|inst229~3 .lut_mask = 64'h1EE11EE11EE11EE1;
defparam \inst5|inst229~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst229~0 (
// Equation(s):
// \inst5|inst229~0_combout  = (\inst5|inst43~combout ) # (\inst5|inst44~combout )

	.dataa(!\inst5|inst44~combout ),
	.datab(!\inst5|inst43~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst229~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst229~0 .extended_lut = "off";
defparam \inst5|inst229~0 .lut_mask = 64'h7777777777777777;
defparam \inst5|inst229~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst5|inst229~_emulated (
	.clk(\CLK~input_o ),
	.d(\inst5|inst229~3_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst229~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst229~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst229~_emulated .is_wysiwyg = "true";
defparam \inst5|inst229~_emulated .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst229~2 (
// Equation(s):
// \inst5|inst229~2_combout  = (!\inst5|inst44~combout  & ((!\inst5|inst229~_emulated_q  $ (!\inst5|inst229~1_combout )) # (\inst5|inst43~combout )))

	.dataa(!\inst5|inst229~_emulated_q ),
	.datab(!\inst5|inst229~1_combout ),
	.datac(!\inst5|inst43~combout ),
	.datad(!\inst5|inst44~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst229~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst229~2 .extended_lut = "off";
defparam \inst5|inst229~2 .lut_mask = 64'h6F006F006F006F00;
defparam \inst5|inst229~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst5|inst229~2_combout ,\inst5|inst219~2_combout ,\inst5|inst20~2_combout ,\inst5|inst199~2_combout ,\inst5|inst4~2_combout ,\inst5|inst3~2_combout ,\inst5|inst2~2_combout ,\inst5|inst99~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../Mem01.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ROM1:inst2|altsyncram:altsyncram_component|altsyncram_i224:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 255;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 256;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst39 (
// Equation(s):
// \inst5|inst39~combout  = (\inst2|altsyncram_component|auto_generated|q_a [11] & (\inst2|altsyncram_component|auto_generated|q_a [10] & \inst2|altsyncram_component|auto_generated|q_a [6]))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst39~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst39 .extended_lut = "off";
defparam \inst5|inst39 .lut_mask = 64'h0101010101010101;
defparam \inst5|inst39 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst40 (
// Equation(s):
// \inst5|inst40~combout  = ((\inst2|altsyncram_component|auto_generated|q_a [11] & ((!\inst2|altsyncram_component|auto_generated|q_a [10]) # (!\inst2|altsyncram_component|auto_generated|q_a [6])))) # (\MASTER_CLR~input_o )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\MASTER_CLR~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst40~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst40 .extended_lut = "off";
defparam \inst5|inst40 .lut_mask = 64'h54FF54FF54FF54FF;
defparam \inst5|inst40 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst219~1 (
// Equation(s):
// \inst5|inst219~1_combout  = ( \inst5|inst39~combout  & ( !\inst5|inst40~combout  ) ) # ( !\inst5|inst39~combout  & ( !\inst5|inst40~combout  & ( \inst5|inst219~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst5|inst219~1_combout ),
	.datae(!\inst5|inst39~combout ),
	.dataf(!\inst5|inst40~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst219~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst219~1 .extended_lut = "off";
defparam \inst5|inst219~1 .lut_mask = 64'h00FFFFFF00000000;
defparam \inst5|inst219~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst219~3 (
// Equation(s):
// \inst5|inst219~3_combout  = !\inst5|inst219~2_combout  $ (!\inst5|inst219~1_combout  $ (((\inst5|inst20~2_combout  & \inst5|inst25~combout ))))

	.dataa(!\inst5|inst20~2_combout ),
	.datab(!\inst5|inst25~combout ),
	.datac(!\inst5|inst219~2_combout ),
	.datad(!\inst5|inst219~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst219~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst219~3 .extended_lut = "off";
defparam \inst5|inst219~3 .lut_mask = 64'h1EE11EE11EE11EE1;
defparam \inst5|inst219~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst219~0 (
// Equation(s):
// \inst5|inst219~0_combout  = (\inst5|inst39~combout ) # (\inst5|inst40~combout )

	.dataa(!\inst5|inst40~combout ),
	.datab(!\inst5|inst39~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst219~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst219~0 .extended_lut = "off";
defparam \inst5|inst219~0 .lut_mask = 64'h7777777777777777;
defparam \inst5|inst219~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst5|inst219~_emulated (
	.clk(\CLK~input_o ),
	.d(\inst5|inst219~3_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst219~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst219~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst219~_emulated .is_wysiwyg = "true";
defparam \inst5|inst219~_emulated .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst219~2 (
// Equation(s):
// \inst5|inst219~2_combout  = (!\inst5|inst40~combout  & ((!\inst5|inst219~_emulated_q  $ (!\inst5|inst219~1_combout )) # (\inst5|inst39~combout )))

	.dataa(!\inst5|inst219~_emulated_q ),
	.datab(!\inst5|inst219~1_combout ),
	.datac(!\inst5|inst39~combout ),
	.datad(!\inst5|inst40~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst219~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst219~2 .extended_lut = "off";
defparam \inst5|inst219~2 .lut_mask = 64'h6F006F006F006F00;
defparam \inst5|inst219~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst5|inst229~2_combout ,\inst5|inst219~2_combout ,\inst5|inst20~2_combout ,\inst5|inst199~2_combout ,\inst5|inst4~2_combout ,\inst5|inst3~2_combout ,\inst5|inst2~2_combout ,\inst5|inst99~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../Mem01.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ROM1:inst2|altsyncram:altsyncram_component|altsyncram_i224:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 255;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 256;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000110";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst5|inst229~2_combout ,\inst5|inst219~2_combout ,\inst5|inst20~2_combout ,\inst5|inst199~2_combout ,\inst5|inst4~2_combout ,\inst5|inst3~2_combout ,\inst5|inst2~2_combout ,\inst5|inst99~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../Mem01.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ROM1:inst2|altsyncram:altsyncram_component|altsyncram_i224:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 255;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 256;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst35 (
// Equation(s):
// \inst5|inst35~combout  = (\inst2|altsyncram_component|auto_generated|q_a [11] & (\inst2|altsyncram_component|auto_generated|q_a [10] & \inst2|altsyncram_component|auto_generated|q_a [5]))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst35~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst35 .extended_lut = "off";
defparam \inst5|inst35 .lut_mask = 64'h0101010101010101;
defparam \inst5|inst35 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst36 (
// Equation(s):
// \inst5|inst36~combout  = ((\inst2|altsyncram_component|auto_generated|q_a [11] & ((!\inst2|altsyncram_component|auto_generated|q_a [10]) # (!\inst2|altsyncram_component|auto_generated|q_a [5])))) # (\MASTER_CLR~input_o )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\MASTER_CLR~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst36~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst36 .extended_lut = "off";
defparam \inst5|inst36 .lut_mask = 64'h54FF54FF54FF54FF;
defparam \inst5|inst36 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst20~1 (
// Equation(s):
// \inst5|inst20~1_combout  = ( \inst5|inst35~combout  & ( !\inst5|inst36~combout  ) ) # ( !\inst5|inst35~combout  & ( !\inst5|inst36~combout  & ( \inst5|inst20~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst5|inst20~1_combout ),
	.datae(!\inst5|inst35~combout ),
	.dataf(!\inst5|inst36~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst20~1 .extended_lut = "off";
defparam \inst5|inst20~1 .lut_mask = 64'h00FFFFFF00000000;
defparam \inst5|inst20~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst20~3 (
// Equation(s):
// \inst5|inst20~3_combout  = !\inst5|inst20~2_combout  $ (!\inst5|inst20~1_combout  $ (((\inst5|inst199~2_combout  & \inst5|inst14~combout ))))

	.dataa(!\inst5|inst199~2_combout ),
	.datab(!\inst5|inst14~combout ),
	.datac(!\inst5|inst20~2_combout ),
	.datad(!\inst5|inst20~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst20~3 .extended_lut = "off";
defparam \inst5|inst20~3 .lut_mask = 64'h1EE11EE11EE11EE1;
defparam \inst5|inst20~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst20~0 (
// Equation(s):
// \inst5|inst20~0_combout  = (\inst5|inst35~combout ) # (\inst5|inst36~combout )

	.dataa(!\inst5|inst36~combout ),
	.datab(!\inst5|inst35~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst20~0 .extended_lut = "off";
defparam \inst5|inst20~0 .lut_mask = 64'h7777777777777777;
defparam \inst5|inst20~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst5|inst20~_emulated (
	.clk(\CLK~input_o ),
	.d(\inst5|inst20~3_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst20~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst20~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst20~_emulated .is_wysiwyg = "true";
defparam \inst5|inst20~_emulated .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst20~2 (
// Equation(s):
// \inst5|inst20~2_combout  = (!\inst5|inst36~combout  & ((!\inst5|inst20~_emulated_q  $ (!\inst5|inst20~1_combout )) # (\inst5|inst35~combout )))

	.dataa(!\inst5|inst20~_emulated_q ),
	.datab(!\inst5|inst20~1_combout ),
	.datac(!\inst5|inst35~combout ),
	.datad(!\inst5|inst36~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst20~2 .extended_lut = "off";
defparam \inst5|inst20~2 .lut_mask = 64'h6F006F006F006F00;
defparam \inst5|inst20~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst5|inst229~2_combout ,\inst5|inst219~2_combout ,\inst5|inst20~2_combout ,\inst5|inst199~2_combout ,\inst5|inst4~2_combout ,\inst5|inst3~2_combout ,\inst5|inst2~2_combout ,\inst5|inst99~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../Mem01.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ROM1:inst2|altsyncram:altsyncram_component|altsyncram_i224:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 255;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 256;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000020010";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst5|inst229~2_combout ,\inst5|inst219~2_combout ,\inst5|inst20~2_combout ,\inst5|inst199~2_combout ,\inst5|inst4~2_combout ,\inst5|inst3~2_combout ,\inst5|inst2~2_combout ,\inst5|inst99~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../Mem01.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ROM1:inst2|altsyncram:altsyncram_component|altsyncram_i224:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 255;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 256;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst31 (
// Equation(s):
// \inst5|inst31~combout  = (\inst2|altsyncram_component|auto_generated|q_a [11] & (\inst2|altsyncram_component|auto_generated|q_a [10] & \inst2|altsyncram_component|auto_generated|q_a [4]))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst31~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst31 .extended_lut = "off";
defparam \inst5|inst31 .lut_mask = 64'h0101010101010101;
defparam \inst5|inst31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst32 (
// Equation(s):
// \inst5|inst32~combout  = ((\inst2|altsyncram_component|auto_generated|q_a [11] & ((!\inst2|altsyncram_component|auto_generated|q_a [10]) # (!\inst2|altsyncram_component|auto_generated|q_a [4])))) # (\MASTER_CLR~input_o )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\MASTER_CLR~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst32~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst32 .extended_lut = "off";
defparam \inst5|inst32 .lut_mask = 64'h54FF54FF54FF54FF;
defparam \inst5|inst32 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst199~1 (
// Equation(s):
// \inst5|inst199~1_combout  = ( \inst5|inst31~combout  & ( !\inst5|inst32~combout  ) ) # ( !\inst5|inst31~combout  & ( !\inst5|inst32~combout  & ( \inst5|inst199~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst5|inst199~1_combout ),
	.datae(!\inst5|inst31~combout ),
	.dataf(!\inst5|inst32~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst199~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst199~1 .extended_lut = "off";
defparam \inst5|inst199~1 .lut_mask = 64'h00FFFFFF00000000;
defparam \inst5|inst199~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst199~3 (
// Equation(s):
// \inst5|inst199~3_combout  = ( \inst5|inst2~2_combout  & ( \inst5|inst99~2_combout  & ( !\inst5|inst199~2_combout  $ (!\inst5|inst199~1_combout  $ (((\inst5|inst4~2_combout  & \inst5|inst3~2_combout )))) ) ) ) # ( !\inst5|inst2~2_combout  & ( 
// \inst5|inst99~2_combout  & ( !\inst5|inst199~2_combout  $ (!\inst5|inst199~1_combout ) ) ) ) # ( \inst5|inst2~2_combout  & ( !\inst5|inst99~2_combout  & ( !\inst5|inst199~2_combout  $ (!\inst5|inst199~1_combout ) ) ) ) # ( !\inst5|inst2~2_combout  & ( 
// !\inst5|inst99~2_combout  & ( !\inst5|inst199~2_combout  $ (!\inst5|inst199~1_combout ) ) ) )

	.dataa(!\inst5|inst4~2_combout ),
	.datab(!\inst5|inst199~2_combout ),
	.datac(!\inst5|inst199~1_combout ),
	.datad(!\inst5|inst3~2_combout ),
	.datae(!\inst5|inst2~2_combout ),
	.dataf(!\inst5|inst99~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst199~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst199~3 .extended_lut = "off";
defparam \inst5|inst199~3 .lut_mask = 64'h3C3C3C3C3C3C3C69;
defparam \inst5|inst199~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst199~0 (
// Equation(s):
// \inst5|inst199~0_combout  = (\inst5|inst31~combout ) # (\inst5|inst32~combout )

	.dataa(!\inst5|inst32~combout ),
	.datab(!\inst5|inst31~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst199~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst199~0 .extended_lut = "off";
defparam \inst5|inst199~0 .lut_mask = 64'h7777777777777777;
defparam \inst5|inst199~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst5|inst199~_emulated (
	.clk(\CLK~input_o ),
	.d(\inst5|inst199~3_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst199~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst199~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst199~_emulated .is_wysiwyg = "true";
defparam \inst5|inst199~_emulated .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst199~2 (
// Equation(s):
// \inst5|inst199~2_combout  = (!\inst5|inst32~combout  & ((!\inst5|inst199~_emulated_q  $ (!\inst5|inst199~1_combout )) # (\inst5|inst31~combout )))

	.dataa(!\inst5|inst199~_emulated_q ),
	.datab(!\inst5|inst199~1_combout ),
	.datac(!\inst5|inst31~combout ),
	.datad(!\inst5|inst32~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst199~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst199~2 .extended_lut = "off";
defparam \inst5|inst199~2 .lut_mask = 64'h6F006F006F006F00;
defparam \inst5|inst199~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst5|inst229~2_combout ,\inst5|inst219~2_combout ,\inst5|inst20~2_combout ,\inst5|inst199~2_combout ,\inst5|inst4~2_combout ,\inst5|inst3~2_combout ,\inst5|inst2~2_combout ,\inst5|inst99~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../Mem01.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ROM1:inst2|altsyncram:altsyncram_component|altsyncram_i224:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 255;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 256;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000010";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst17 (
// Equation(s):
// \inst5|inst17~combout  = (\inst2|altsyncram_component|auto_generated|q_a [3] & (\inst2|altsyncram_component|auto_generated|q_a [11] & \inst2|altsyncram_component|auto_generated|q_a [10]))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst17~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst17 .extended_lut = "off";
defparam \inst5|inst17 .lut_mask = 64'h0101010101010101;
defparam \inst5|inst17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst28 (
// Equation(s):
// \inst5|inst28~combout  = ((\inst2|altsyncram_component|auto_generated|q_a [11] & ((!\inst2|altsyncram_component|auto_generated|q_a [3]) # (!\inst2|altsyncram_component|auto_generated|q_a [10])))) # (\MASTER_CLR~input_o )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\MASTER_CLR~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst28~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst28 .extended_lut = "off";
defparam \inst5|inst28 .lut_mask = 64'h32FF32FF32FF32FF;
defparam \inst5|inst28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst4~1 (
// Equation(s):
// \inst5|inst4~1_combout  = ( \inst5|inst17~combout  & ( !\inst5|inst28~combout  ) ) # ( !\inst5|inst17~combout  & ( !\inst5|inst28~combout  & ( \inst5|inst4~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst5|inst4~1_combout ),
	.datae(!\inst5|inst17~combout ),
	.dataf(!\inst5|inst28~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst4~1 .extended_lut = "off";
defparam \inst5|inst4~1 .lut_mask = 64'h00FFFFFF00000000;
defparam \inst5|inst4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst4~3 (
// Equation(s):
// \inst5|inst4~3_combout  = ( \inst5|inst99~2_combout  & ( !\inst5|inst4~2_combout  $ (!\inst5|inst4~1_combout  $ (((\inst5|inst3~2_combout  & \inst5|inst2~2_combout )))) ) ) # ( !\inst5|inst99~2_combout  & ( !\inst5|inst4~2_combout  $ 
// (!\inst5|inst4~1_combout ) ) )

	.dataa(!\inst5|inst3~2_combout ),
	.datab(!\inst5|inst4~2_combout ),
	.datac(!\inst5|inst4~1_combout ),
	.datad(!\inst5|inst2~2_combout ),
	.datae(!\inst5|inst99~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst4~3 .extended_lut = "off";
defparam \inst5|inst4~3 .lut_mask = 64'h3C3C3C693C3C3C69;
defparam \inst5|inst4~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst4~0 (
// Equation(s):
// \inst5|inst4~0_combout  = (\inst5|inst17~combout ) # (\inst5|inst28~combout )

	.dataa(!\inst5|inst28~combout ),
	.datab(!\inst5|inst17~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst4~0 .extended_lut = "off";
defparam \inst5|inst4~0 .lut_mask = 64'h7777777777777777;
defparam \inst5|inst4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst5|inst4~_emulated (
	.clk(\CLK~input_o ),
	.d(\inst5|inst4~3_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst4~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst4~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst4~_emulated .is_wysiwyg = "true";
defparam \inst5|inst4~_emulated .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst4~2 (
// Equation(s):
// \inst5|inst4~2_combout  = (!\inst5|inst28~combout  & ((!\inst5|inst4~_emulated_q  $ (!\inst5|inst4~1_combout )) # (\inst5|inst17~combout )))

	.dataa(!\inst5|inst4~_emulated_q ),
	.datab(!\inst5|inst4~1_combout ),
	.datac(!\inst5|inst17~combout ),
	.datad(!\inst5|inst28~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst4~2 .extended_lut = "off";
defparam \inst5|inst4~2 .lut_mask = 64'h6F006F006F006F00;
defparam \inst5|inst4~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst5|inst229~2_combout ,\inst5|inst219~2_combout ,\inst5|inst20~2_combout ,\inst5|inst199~2_combout ,\inst5|inst4~2_combout ,\inst5|inst3~2_combout ,\inst5|inst2~2_combout ,\inst5|inst99~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../Mem01.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ROM1:inst2|altsyncram:altsyncram_component|altsyncram_i224:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 255;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 256;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000009";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst16 (
// Equation(s):
// \inst5|inst16~combout  = (\inst2|altsyncram_component|auto_generated|q_a [2] & (\inst2|altsyncram_component|auto_generated|q_a [11] & \inst2|altsyncram_component|auto_generated|q_a [10]))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst16~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst16 .extended_lut = "off";
defparam \inst5|inst16 .lut_mask = 64'h0101010101010101;
defparam \inst5|inst16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst24 (
// Equation(s):
// \inst5|inst24~combout  = ((\inst2|altsyncram_component|auto_generated|q_a [11] & ((!\inst2|altsyncram_component|auto_generated|q_a [2]) # (!\inst2|altsyncram_component|auto_generated|q_a [10])))) # (\MASTER_CLR~input_o )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\MASTER_CLR~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst24~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst24 .extended_lut = "off";
defparam \inst5|inst24 .lut_mask = 64'h32FF32FF32FF32FF;
defparam \inst5|inst24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst3~1 (
// Equation(s):
// \inst5|inst3~1_combout  = ( \inst5|inst16~combout  & ( !\inst5|inst24~combout  ) ) # ( !\inst5|inst16~combout  & ( !\inst5|inst24~combout  & ( \inst5|inst3~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst5|inst3~1_combout ),
	.datae(!\inst5|inst16~combout ),
	.dataf(!\inst5|inst24~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst3~1 .extended_lut = "off";
defparam \inst5|inst3~1 .lut_mask = 64'h00FFFFFF00000000;
defparam \inst5|inst3~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst3~3 (
// Equation(s):
// \inst5|inst3~3_combout  = !\inst5|inst3~2_combout  $ (!\inst5|inst3~1_combout  $ (((\inst5|inst99~2_combout  & \inst5|inst2~2_combout ))))

	.dataa(!\inst5|inst99~2_combout ),
	.datab(!\inst5|inst2~2_combout ),
	.datac(!\inst5|inst3~2_combout ),
	.datad(!\inst5|inst3~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst3~3 .extended_lut = "off";
defparam \inst5|inst3~3 .lut_mask = 64'h1EE11EE11EE11EE1;
defparam \inst5|inst3~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst3~0 (
// Equation(s):
// \inst5|inst3~0_combout  = (\inst5|inst16~combout ) # (\inst5|inst24~combout )

	.dataa(!\inst5|inst24~combout ),
	.datab(!\inst5|inst16~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst3~0 .extended_lut = "off";
defparam \inst5|inst3~0 .lut_mask = 64'h7777777777777777;
defparam \inst5|inst3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst5|inst3~_emulated (
	.clk(\CLK~input_o ),
	.d(\inst5|inst3~3_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst3~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst3~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst3~_emulated .is_wysiwyg = "true";
defparam \inst5|inst3~_emulated .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst3~2 (
// Equation(s):
// \inst5|inst3~2_combout  = (!\inst5|inst24~combout  & ((!\inst5|inst3~_emulated_q  $ (!\inst5|inst3~1_combout )) # (\inst5|inst16~combout )))

	.dataa(!\inst5|inst3~_emulated_q ),
	.datab(!\inst5|inst3~1_combout ),
	.datac(!\inst5|inst16~combout ),
	.datad(!\inst5|inst24~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst3~2 .extended_lut = "off";
defparam \inst5|inst3~2 .lut_mask = 64'h6F006F006F006F00;
defparam \inst5|inst3~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst5|inst229~2_combout ,\inst5|inst219~2_combout ,\inst5|inst20~2_combout ,\inst5|inst199~2_combout ,\inst5|inst4~2_combout ,\inst5|inst3~2_combout ,\inst5|inst2~2_combout ,\inst5|inst99~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../Mem01.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ROM1:inst2|altsyncram:altsyncram_component|altsyncram_i224:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 256;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000007804";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst12 (
// Equation(s):
// \inst5|inst12~combout  = (\inst2|altsyncram_component|auto_generated|q_a [1] & (\inst2|altsyncram_component|auto_generated|q_a [11] & \inst2|altsyncram_component|auto_generated|q_a [10]))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst12~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst12 .extended_lut = "off";
defparam \inst5|inst12 .lut_mask = 64'h0101010101010101;
defparam \inst5|inst12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst13 (
// Equation(s):
// \inst5|inst13~combout  = ((\inst2|altsyncram_component|auto_generated|q_a [11] & ((!\inst2|altsyncram_component|auto_generated|q_a [1]) # (!\inst2|altsyncram_component|auto_generated|q_a [10])))) # (\MASTER_CLR~input_o )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\MASTER_CLR~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst13~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst13 .extended_lut = "off";
defparam \inst5|inst13 .lut_mask = 64'h32FF32FF32FF32FF;
defparam \inst5|inst13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst2~1 (
// Equation(s):
// \inst5|inst2~1_combout  = ( \inst5|inst12~combout  & ( !\inst5|inst13~combout  ) ) # ( !\inst5|inst12~combout  & ( !\inst5|inst13~combout  & ( \inst5|inst2~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst5|inst2~1_combout ),
	.datae(!\inst5|inst12~combout ),
	.dataf(!\inst5|inst13~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst2~1 .extended_lut = "off";
defparam \inst5|inst2~1 .lut_mask = 64'h00FFFFFF00000000;
defparam \inst5|inst2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst2~3 (
// Equation(s):
// \inst5|inst2~3_combout  = !\inst5|inst2~1_combout  $ (!\inst5|inst2~2_combout  $ (\inst5|inst99~2_combout ))

	.dataa(!\inst5|inst2~1_combout ),
	.datab(!\inst5|inst2~2_combout ),
	.datac(!\inst5|inst99~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst2~3 .extended_lut = "off";
defparam \inst5|inst2~3 .lut_mask = 64'h6969696969696969;
defparam \inst5|inst2~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst2~0 (
// Equation(s):
// \inst5|inst2~0_combout  = (\inst5|inst12~combout ) # (\inst5|inst13~combout )

	.dataa(!\inst5|inst13~combout ),
	.datab(!\inst5|inst12~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst2~0 .extended_lut = "off";
defparam \inst5|inst2~0 .lut_mask = 64'h7777777777777777;
defparam \inst5|inst2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst5|inst2~_emulated (
	.clk(\CLK~input_o ),
	.d(\inst5|inst2~3_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst2~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst2~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst2~_emulated .is_wysiwyg = "true";
defparam \inst5|inst2~_emulated .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst2~2 (
// Equation(s):
// \inst5|inst2~2_combout  = (!\inst5|inst13~combout  & ((!\inst5|inst2~_emulated_q  $ (!\inst5|inst2~1_combout )) # (\inst5|inst12~combout )))

	.dataa(!\inst5|inst2~_emulated_q ),
	.datab(!\inst5|inst2~1_combout ),
	.datac(!\inst5|inst12~combout ),
	.datad(!\inst5|inst13~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst2~2 .extended_lut = "off";
defparam \inst5|inst2~2 .lut_mask = 64'h6F006F006F006F00;
defparam \inst5|inst2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst5|inst229~2_combout ,\inst5|inst219~2_combout ,\inst5|inst20~2_combout ,\inst5|inst199~2_combout ,\inst5|inst4~2_combout ,\inst5|inst3~2_combout ,\inst5|inst2~2_combout ,\inst5|inst99~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../Mem01.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ROM1:inst2|altsyncram:altsyncram_component|altsyncram_i224:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000010603";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst1 (
// Equation(s):
// \inst5|inst1~combout  = (\inst2|altsyncram_component|auto_generated|q_a [0] & (\inst2|altsyncram_component|auto_generated|q_a [11] & \inst2|altsyncram_component|auto_generated|q_a [10]))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [0]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst1 .extended_lut = "off";
defparam \inst5|inst1 .lut_mask = 64'h0101010101010101;
defparam \inst5|inst1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst6 (
// Equation(s):
// \inst5|inst6~combout  = ((\inst2|altsyncram_component|auto_generated|q_a [11] & ((!\inst2|altsyncram_component|auto_generated|q_a [0]) # (!\inst2|altsyncram_component|auto_generated|q_a [10])))) # (\MASTER_CLR~input_o )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [0]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\MASTER_CLR~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst6 .extended_lut = "off";
defparam \inst5|inst6 .lut_mask = 64'h32FF32FF32FF32FF;
defparam \inst5|inst6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst99~1 (
// Equation(s):
// \inst5|inst99~1_combout  = ( \inst5|inst1~combout  & ( !\inst5|inst6~combout  ) ) # ( !\inst5|inst1~combout  & ( !\inst5|inst6~combout  & ( \inst5|inst99~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst5|inst99~1_combout ),
	.datae(!\inst5|inst1~combout ),
	.dataf(!\inst5|inst6~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst99~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst99~1 .extended_lut = "off";
defparam \inst5|inst99~1 .lut_mask = 64'h00FFFFFF00000000;
defparam \inst5|inst99~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst99~3 (
// Equation(s):
// \inst5|inst99~3_combout  = !\inst5|inst99~2_combout  $ (\inst5|inst99~1_combout )

	.dataa(!\inst5|inst99~2_combout ),
	.datab(!\inst5|inst99~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst99~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst99~3 .extended_lut = "off";
defparam \inst5|inst99~3 .lut_mask = 64'h9999999999999999;
defparam \inst5|inst99~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst99~0 (
// Equation(s):
// \inst5|inst99~0_combout  = (\inst5|inst1~combout ) # (\inst5|inst6~combout )

	.dataa(!\inst5|inst6~combout ),
	.datab(!\inst5|inst1~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst99~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst99~0 .extended_lut = "off";
defparam \inst5|inst99~0 .lut_mask = 64'h7777777777777777;
defparam \inst5|inst99~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst5|inst99~_emulated (
	.clk(\CLK~input_o ),
	.d(\inst5|inst99~3_combout ),
	.asdata(vcc),
	.clrn(!\inst5|inst99~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst99~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst99~_emulated .is_wysiwyg = "true";
defparam \inst5|inst99~_emulated .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst99~2 (
// Equation(s):
// \inst5|inst99~2_combout  = (!\inst5|inst6~combout  & ((!\inst5|inst99~_emulated_q  $ (!\inst5|inst99~1_combout )) # (\inst5|inst1~combout )))

	.dataa(!\inst5|inst99~_emulated_q ),
	.datab(!\inst5|inst99~1_combout ),
	.datac(!\inst5|inst1~combout ),
	.datad(!\inst5|inst6~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst99~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst99~2 .extended_lut = "off";
defparam \inst5|inst99~2 .lut_mask = 64'h6F006F006F006F00;
defparam \inst5|inst99~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst5|inst229~2_combout ,\inst5|inst219~2_combout ,\inst5|inst20~2_combout ,\inst5|inst199~2_combout ,\inst5|inst4~2_combout ,\inst5|inst3~2_combout ,\inst5|inst2~2_combout ,\inst5|inst99~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../Mem01.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ROM1:inst2|altsyncram:altsyncram_component|altsyncram_i224:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 255;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 256;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000700A";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst5|inst229~2_combout ,\inst5|inst219~2_combout ,\inst5|inst20~2_combout ,\inst5|inst199~2_combout ,\inst5|inst4~2_combout ,\inst5|inst3~2_combout ,\inst5|inst2~2_combout ,\inst5|inst99~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../Mem01.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ROM1:inst2|altsyncram:altsyncram_component|altsyncram_i224:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 255;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 256;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000D00C";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst5|inst229~2_combout ,\inst5|inst219~2_combout ,\inst5|inst20~2_combout ,\inst5|inst199~2_combout ,\inst5|inst4~2_combout ,\inst5|inst3~2_combout ,\inst5|inst2~2_combout ,\inst5|inst99~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../Mem01.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ROM1:inst2|altsyncram:altsyncram_component|altsyncram_i224:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 255;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 256;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000001B20D";
// synopsys translate_on

cyclonev_lcell_comb inst99(
// Equation(s):
// \inst99~combout  = ((!\inst2|altsyncram_component|auto_generated|q_a [11] & \inst2|altsyncram_component|auto_generated|q_a [10])) # (\MASTER_CLR~input_o )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\MASTER_CLR~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst99~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam inst99.extended_lut = "off";
defparam inst99.lut_mask = 64'h2F2F2F2F2F2F2F2F;
defparam inst99.shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst5|inst229~2_combout ,\inst5|inst219~2_combout ,\inst5|inst20~2_combout ,\inst5|inst199~2_combout ,\inst5|inst4~2_combout ,\inst5|inst3~2_combout ,\inst5|inst2~2_combout ,\inst5|inst99~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../Mem01.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ROM1:inst2|altsyncram:altsyncram_component|altsyncram_i224:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 255;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 256;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000004C02";
// synopsys translate_on

cyclonev_lcell_comb \inst10|inst2 (
// Equation(s):
// \inst10|inst2~combout  = (!\inst2|altsyncram_component|auto_generated|q_a [15] & (!\inst2|altsyncram_component|auto_generated|q_a [11] & !\inst2|altsyncram_component|auto_generated|q_a [10]))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst10|inst2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst10|inst2 .extended_lut = "off";
defparam \inst10|inst2 .lut_mask = 64'h8080808080808080;
defparam \inst10|inst2 .shared_arith = "off";
// synopsys translate_on

dffeas \registrador_1|inst (
	.clk(\CLK~input_o ),
	.d(\ula|inst|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(!\inst99~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|inst2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_1|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_1|inst .is_wysiwyg = "true";
defparam \registrador_1|inst .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ula|inst|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \ula|inst|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout  = ( !\inst2|altsyncram_component|auto_generated|q_a [13] & ( (!\inst2|altsyncram_component|auto_generated|q_a [8] & (((!\registrador_1|inst~q  $ 
// (!\inst2|altsyncram_component|auto_generated|q_a [0]))))) # (\inst2|altsyncram_component|auto_generated|q_a [8] & (\inst2|altsyncram_component|auto_generated|q_a [1] & (\inst2|altsyncram_component|auto_generated|q_a [9]))) ) ) # ( 
// \inst2|altsyncram_component|auto_generated|q_a [13] & ( (!\inst2|altsyncram_component|auto_generated|q_a [8] & (((!\registrador_2|inst~q  $ (!\inst2|altsyncram_component|auto_generated|q_a [0]))))) # (\inst2|altsyncram_component|auto_generated|q_a [8] & 
// (\inst2|altsyncram_component|auto_generated|q_a [1] & (\inst2|altsyncram_component|auto_generated|q_a [9]))) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\registrador_2|inst~q ),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [0]),
	.datae(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.dataf(!\inst2|altsyncram_component|auto_generated|q_a [8]),
	.datag(!\registrador_1|inst~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|inst|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|inst|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0 .extended_lut = "on";
defparam \ula|inst|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h0FF00FF011111111;
defparam \ula|inst|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst10|inst3~0 (
// Equation(s):
// \inst10|inst3~0_combout  = (\inst2|altsyncram_component|auto_generated|q_a [15] & (!\inst2|altsyncram_component|auto_generated|q_a [11] & !\inst2|altsyncram_component|auto_generated|q_a [10]))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst10|inst3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst10|inst3~0 .extended_lut = "off";
defparam \inst10|inst3~0 .lut_mask = 64'h4040404040404040;
defparam \inst10|inst3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \registrador_2|inst (
	.clk(\CLK~input_o ),
	.d(\ula|inst|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(!\inst99~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|inst3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_2|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_2|inst .is_wysiwyg = "true";
defparam \registrador_2|inst .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout  = (!\inst2|altsyncram_component|auto_generated|q_a [13] & ((\registrador_1|inst~q ))) # (\inst2|altsyncram_component|auto_generated|q_a [13] & (\registrador_2|inst~q ))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\registrador_2|inst~q ),
	.datac(!\registrador_1|inst~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \registrador_1|inst1 (
	.clk(\CLK~input_o ),
	.d(\ula|inst|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(!\inst99~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|inst2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_1|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_1|inst1 .is_wysiwyg = "true";
defparam \registrador_1|inst1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ula|inst11|inst1|inst1~0 (
// Equation(s):
// \ula|inst11|inst1|inst1~0_combout  = !\inst2|altsyncram_component|auto_generated|q_a [1] $ (((!\inst2|altsyncram_component|auto_generated|q_a [13] & ((!\registrador_1|inst1~q ))) # (\inst2|altsyncram_component|auto_generated|q_a [13] & 
// (!\registrador_2|inst1~q ))))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\registrador_2|inst1~q ),
	.datad(!\registrador_1|inst1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|inst11|inst1|inst1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|inst11|inst1|inst1~0 .extended_lut = "off";
defparam \ula|inst11|inst1|inst1~0 .lut_mask = 64'h369C369C369C369C;
defparam \ula|inst11|inst1|inst1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula|inst|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \ula|inst|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0_combout  = ( \inst2|altsyncram_component|auto_generated|q_a [2] & ( \inst2|altsyncram_component|auto_generated|q_a [0] & ( 
// (!\inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout  $ (!\ula|inst11|inst1|inst1~0_combout  $ (\inst2|altsyncram_component|auto_generated|q_a [9]))) # (\inst2|altsyncram_component|auto_generated|q_a [8]) ) ) ) # ( 
// !\inst2|altsyncram_component|auto_generated|q_a [2] & ( \inst2|altsyncram_component|auto_generated|q_a [0] & ( !\inst2|altsyncram_component|auto_generated|q_a [9] $ (((!\inst2|altsyncram_component|auto_generated|q_a [8] & 
// (!\inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout  $ (\ula|inst11|inst1|inst1~0_combout ))))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|q_a [2] & ( !\inst2|altsyncram_component|auto_generated|q_a [0] & ( 
// (!\inst2|altsyncram_component|auto_generated|q_a [8] & (\ula|inst11|inst1|inst1~0_combout )) # (\inst2|altsyncram_component|auto_generated|q_a [8] & ((\inst2|altsyncram_component|auto_generated|q_a [9]))) ) ) ) # ( 
// !\inst2|altsyncram_component|auto_generated|q_a [2] & ( !\inst2|altsyncram_component|auto_generated|q_a [0] & ( (\ula|inst11|inst1|inst1~0_combout  & !\inst2|altsyncram_component|auto_generated|q_a [8]) ) ) )

	.dataa(!\inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.datab(!\ula|inst11|inst1|inst1~0_combout ),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [8]),
	.datae(!\inst2|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\inst2|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|inst|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|inst|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \ula|inst|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h3300330F69F069FF;
defparam \ula|inst|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \registrador_2|inst1 (
	.clk(\CLK~input_o ),
	.d(\ula|inst|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(!\inst99~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|inst3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_2|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_2|inst1 .is_wysiwyg = "true";
defparam \registrador_2|inst1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout  = (!\inst2|altsyncram_component|auto_generated|q_a [13] & ((\registrador_1|inst1~q ))) # (\inst2|altsyncram_component|auto_generated|q_a [13] & (\registrador_2|inst1~q ))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\registrador_2|inst1~q ),
	.datac(!\registrador_1|inst1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \registrador_1|inst2 (
	.clk(\CLK~input_o ),
	.d(\ula|inst|LPM_MUX_component|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(!\inst99~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|inst2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_1|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_1|inst2 .is_wysiwyg = "true";
defparam \registrador_1|inst2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ula|inst11|inst2|inst1~0 (
// Equation(s):
// \ula|inst11|inst2|inst1~0_combout  = !\inst2|altsyncram_component|auto_generated|q_a [2] $ (((!\inst2|altsyncram_component|auto_generated|q_a [13] & ((!\registrador_1|inst2~q ))) # (\inst2|altsyncram_component|auto_generated|q_a [13] & 
// (!\registrador_2|inst2~q ))))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\registrador_2|inst2~q ),
	.datad(!\registrador_1|inst2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|inst11|inst2|inst1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|inst11|inst2|inst1~0 .extended_lut = "off";
defparam \ula|inst11|inst2|inst1~0 .lut_mask = 64'h369C369C369C369C;
defparam \ula|inst11|inst2|inst1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula|inst13|inst3|inst2 (
// Equation(s):
// \ula|inst13|inst3|inst2~combout  = ( \ula|inst11|inst2|inst1~0_combout  & ( (!\inst2|altsyncram_component|auto_generated|q_a [1] & ((!\inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ) # 
// ((!\inst2|altsyncram_component|auto_generated|q_a [0]) # (!\inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout )))) # (\inst2|altsyncram_component|auto_generated|q_a [1] & 
// (!\inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ((!\inst2|altsyncram_component|auto_generated|q_a [0]) # (!\inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout )))) ) ) # ( !\ula|inst11|inst2|inst1~0_combout 
//  & ( (!\inst2|altsyncram_component|auto_generated|q_a [1] & (\inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout  & (\inst2|altsyncram_component|auto_generated|q_a [0] & 
// \inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ))) # (\inst2|altsyncram_component|auto_generated|q_a [1] & (((\inst2|altsyncram_component|auto_generated|q_a [0] & 
// \inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout )) # (\inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.datae(!\ula|inst11|inst2|inst1~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|inst13|inst3|inst2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|inst13|inst3|inst2 .extended_lut = "off";
defparam \ula|inst13|inst3|inst2 .lut_mask = 64'h1117EEE81117EEE8;
defparam \ula|inst13|inst3|inst2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula|inst11|inst2|inst1 (
// Equation(s):
// \ula|inst11|inst2|inst1~combout  = ( \ula|inst11|inst2|inst1~0_combout  & ( (!\inst2|altsyncram_component|auto_generated|q_a [1] & (((!\inst2|altsyncram_component|auto_generated|q_a [0]) # 
// (\inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout )) # (\inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ))) # (\inst2|altsyncram_component|auto_generated|q_a [1] & 
// (\inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ((!\inst2|altsyncram_component|auto_generated|q_a [0]) # (\inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout )))) ) ) # ( !\ula|inst11|inst2|inst1~0_combout  
// & ( (!\inst2|altsyncram_component|auto_generated|q_a [1] & (!\inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout  & (\inst2|altsyncram_component|auto_generated|q_a [0] & 
// !\inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ))) # (\inst2|altsyncram_component|auto_generated|q_a [1] & ((!\inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ) # 
// ((\inst2|altsyncram_component|auto_generated|q_a [0] & !\inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.datae(!\ula|inst11|inst2|inst1~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|inst11|inst2|inst1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|inst11|inst2|inst1 .extended_lut = "off";
defparam \ula|inst11|inst2|inst1 .lut_mask = 64'h4D44B2BB4D44B2BB;
defparam \ula|inst11|inst2|inst1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula|inst|LPM_MUX_component|auto_generated|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \ula|inst|LPM_MUX_component|auto_generated|l2_w2_n0_mux_dataout~0_combout  = ( \inst2|altsyncram_component|auto_generated|q_a [8] & ( \inst2|altsyncram_component|auto_generated|q_a [9] & ( \inst2|altsyncram_component|auto_generated|q_a [3] ) ) ) # ( 
// !\inst2|altsyncram_component|auto_generated|q_a [8] & ( \inst2|altsyncram_component|auto_generated|q_a [9] & ( \ula|inst11|inst2|inst1~combout  ) ) ) # ( \inst2|altsyncram_component|auto_generated|q_a [8] & ( 
// !\inst2|altsyncram_component|auto_generated|q_a [9] & ( \inst2|altsyncram_component|auto_generated|q_a [1] ) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a [8] & ( !\inst2|altsyncram_component|auto_generated|q_a [9] & ( 
// \ula|inst13|inst3|inst2~combout  ) ) )

	.dataa(!\ula|inst13|inst3|inst2~combout ),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\ula|inst11|inst2|inst1~combout ),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [3]),
	.datae(!\inst2|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst2|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|inst|LPM_MUX_component|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|inst|LPM_MUX_component|auto_generated|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \ula|inst|LPM_MUX_component|auto_generated|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h555533330F0F00FF;
defparam \ula|inst|LPM_MUX_component|auto_generated|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \registrador_2|inst2 (
	.clk(\CLK~input_o ),
	.d(\ula|inst|LPM_MUX_component|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(!\inst99~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|inst3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_2|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_2|inst2 .is_wysiwyg = "true";
defparam \registrador_2|inst2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \inst11|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout  = (!\inst2|altsyncram_component|auto_generated|q_a [13] & ((\registrador_1|inst2~q ))) # (\inst2|altsyncram_component|auto_generated|q_a [13] & (\registrador_2|inst2~q ))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\registrador_2|inst2~q ),
	.datac(!\registrador_1|inst2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst11|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula|inst11|inst2|inst5~0 (
// Equation(s):
// \ula|inst11|inst2|inst5~0_combout  = ( \inst2|altsyncram_component|auto_generated|q_a [0] & ( \inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( (!\inst2|altsyncram_component|auto_generated|q_a [2] & 
// (!\inst11|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout  & (\inst2|altsyncram_component|auto_generated|q_a [1] & !\inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ))) # 
// (\inst2|altsyncram_component|auto_generated|q_a [2] & ((!\inst11|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ) # ((\inst2|altsyncram_component|auto_generated|q_a [1] & 
// !\inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout )))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a [0] & ( \inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// (!\inst2|altsyncram_component|auto_generated|q_a [2] & (!\inst11|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout  & (\inst2|altsyncram_component|auto_generated|q_a [1] & 
// !\inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ))) # (\inst2|altsyncram_component|auto_generated|q_a [2] & ((!\inst11|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ) # 
// ((\inst2|altsyncram_component|auto_generated|q_a [1] & !\inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout )))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|q_a [0] & ( 
// !\inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( (!\inst2|altsyncram_component|auto_generated|q_a [2] & (!\inst11|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout  & 
// ((!\inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ) # (\inst2|altsyncram_component|auto_generated|q_a [1])))) # (\inst2|altsyncram_component|auto_generated|q_a [2] & 
// ((!\inst11|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ) # ((!\inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ) # (\inst2|altsyncram_component|auto_generated|q_a [1])))) ) ) ) # ( 
// !\inst2|altsyncram_component|auto_generated|q_a [0] & ( !\inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( (!\inst2|altsyncram_component|auto_generated|q_a [2] & 
// (!\inst11|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout  & (\inst2|altsyncram_component|auto_generated|q_a [1] & !\inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ))) # 
// (\inst2|altsyncram_component|auto_generated|q_a [2] & ((!\inst11|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ) # ((\inst2|altsyncram_component|auto_generated|q_a [1] & 
// !\inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\inst11|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datae(!\inst2|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|inst11|inst2|inst5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|inst11|inst2|inst5~0 .extended_lut = "off";
defparam \ula|inst11|inst2|inst5~0 .lut_mask = 64'h4D44DD4D4D444D44;
defparam \ula|inst11|inst2|inst5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula|inst13|inst3|inst6~0 (
// Equation(s):
// \ula|inst13|inst3|inst6~0_combout  = ( \inst2|altsyncram_component|auto_generated|q_a [0] & ( \inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( (!\inst2|altsyncram_component|auto_generated|q_a [2] & 
// (\inst11|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ((\inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ) # (\inst2|altsyncram_component|auto_generated|q_a [1])))) # 
// (\inst2|altsyncram_component|auto_generated|q_a [2] & (((\inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ) # (\inst2|altsyncram_component|auto_generated|q_a [1])) # 
// (\inst11|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a [0] & ( \inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( 
// (!\inst2|altsyncram_component|auto_generated|q_a [2] & (\inst11|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout  & (\inst2|altsyncram_component|auto_generated|q_a [1] & 
// \inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ))) # (\inst2|altsyncram_component|auto_generated|q_a [2] & (((\inst2|altsyncram_component|auto_generated|q_a [1] & 
// \inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout )) # (\inst11|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ))) ) ) ) # ( \inst2|altsyncram_component|auto_generated|q_a [0] & ( 
// !\inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( (!\inst2|altsyncram_component|auto_generated|q_a [2] & (\inst11|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout  & 
// (\inst2|altsyncram_component|auto_generated|q_a [1] & \inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ))) # (\inst2|altsyncram_component|auto_generated|q_a [2] & (((\inst2|altsyncram_component|auto_generated|q_a [1] & 
// \inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout )) # (\inst11|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ))) ) ) ) # ( !\inst2|altsyncram_component|auto_generated|q_a [0] & ( 
// !\inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout  & ( (!\inst2|altsyncram_component|auto_generated|q_a [2] & (\inst11|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout  & 
// (\inst2|altsyncram_component|auto_generated|q_a [1] & \inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ))) # (\inst2|altsyncram_component|auto_generated|q_a [2] & (((\inst2|altsyncram_component|auto_generated|q_a [1] & 
// \inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout )) # (\inst11|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\inst11|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\inst11|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datae(!\inst2|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\inst11|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|inst13|inst3|inst6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|inst13|inst3|inst6~0 .extended_lut = "off";
defparam \ula|inst13|inst3|inst6~0 .lut_mask = 64'h1117111711171777;
defparam \ula|inst13|inst3|inst6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \registrador_1|inst3 (
	.clk(\CLK~input_o ),
	.d(\ula|inst|LPM_MUX_component|auto_generated|l2_w3_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(!\inst99~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|inst2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_1|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_1|inst3 .is_wysiwyg = "true";
defparam \registrador_1|inst3 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ula|inst11|inst3|inst1~0 (
// Equation(s):
// \ula|inst11|inst3|inst1~0_combout  = !\inst2|altsyncram_component|auto_generated|q_a [3] $ (((!\inst2|altsyncram_component|auto_generated|q_a [13] & ((!\registrador_1|inst3~q ))) # (\inst2|altsyncram_component|auto_generated|q_a [13] & 
// (!\registrador_2|inst3~q ))))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\registrador_2|inst3~q ),
	.datad(!\registrador_1|inst3~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|inst11|inst3|inst1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|inst11|inst3|inst1~0 .extended_lut = "off";
defparam \ula|inst11|inst3|inst1~0 .lut_mask = 64'h569A569A569A569A;
defparam \ula|inst11|inst3|inst1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula|inst|LPM_MUX_component|auto_generated|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \ula|inst|LPM_MUX_component|auto_generated|l2_w3_n0_mux_dataout~0_combout  = ( \ula|inst13|inst3|inst6~0_combout  & ( \ula|inst11|inst3|inst1~0_combout  & ( (!\inst2|altsyncram_component|auto_generated|q_a [8] & 
// (\inst2|altsyncram_component|auto_generated|q_a [9] & ((!\ula|inst11|inst2|inst5~0_combout )))) # (\inst2|altsyncram_component|auto_generated|q_a [8] & (!\inst2|altsyncram_component|auto_generated|q_a [9] & (\inst2|altsyncram_component|auto_generated|q_a 
// [2]))) ) ) ) # ( !\ula|inst13|inst3|inst6~0_combout  & ( \ula|inst11|inst3|inst1~0_combout  & ( (!\inst2|altsyncram_component|auto_generated|q_a [8] & ((!\inst2|altsyncram_component|auto_generated|q_a [9]) # ((!\ula|inst11|inst2|inst5~0_combout )))) # 
// (\inst2|altsyncram_component|auto_generated|q_a [8] & (!\inst2|altsyncram_component|auto_generated|q_a [9] & (\inst2|altsyncram_component|auto_generated|q_a [2]))) ) ) ) # ( \ula|inst13|inst3|inst6~0_combout  & ( !\ula|inst11|inst3|inst1~0_combout  & ( 
// (!\inst2|altsyncram_component|auto_generated|q_a [8] & ((!\inst2|altsyncram_component|auto_generated|q_a [9]) # ((\ula|inst11|inst2|inst5~0_combout )))) # (\inst2|altsyncram_component|auto_generated|q_a [8] & 
// (!\inst2|altsyncram_component|auto_generated|q_a [9] & (\inst2|altsyncram_component|auto_generated|q_a [2]))) ) ) ) # ( !\ula|inst13|inst3|inst6~0_combout  & ( !\ula|inst11|inst3|inst1~0_combout  & ( (!\inst2|altsyncram_component|auto_generated|q_a [8] & 
// (\inst2|altsyncram_component|auto_generated|q_a [9] & ((\ula|inst11|inst2|inst5~0_combout )))) # (\inst2|altsyncram_component|auto_generated|q_a [8] & (!\inst2|altsyncram_component|auto_generated|q_a [9] & (\inst2|altsyncram_component|auto_generated|q_a 
// [2]))) ) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\ula|inst11|inst2|inst5~0_combout ),
	.datae(!\ula|inst13|inst3|inst6~0_combout ),
	.dataf(!\ula|inst11|inst3|inst1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|inst|LPM_MUX_component|auto_generated|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|inst|LPM_MUX_component|auto_generated|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \ula|inst|LPM_MUX_component|auto_generated|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h04268CAEAE8C2604;
defparam \ula|inst|LPM_MUX_component|auto_generated|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \registrador_2|inst3 (
	.clk(\CLK~input_o ),
	.d(\ula|inst|LPM_MUX_component|auto_generated|l2_w3_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(!\inst99~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|inst3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registrador_2|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registrador_2|inst3 .is_wysiwyg = "true";
defparam \registrador_2|inst3 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \inst11|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout  = (!\inst2|altsyncram_component|auto_generated|q_a [13] & ((\registrador_1|inst3~q ))) # (\inst2|altsyncram_component|auto_generated|q_a [13] & (\registrador_2|inst3~q ))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\registrador_2|inst3~q ),
	.datac(!\registrador_1|inst3~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst11|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ula|inst9|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \ula|inst9|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout  = ( \ula|inst11|inst2|inst5~0_combout  & ( \ula|inst13|inst3|inst6~0_combout  & ( (!\inst2|altsyncram_component|auto_generated|q_a [8] & 
// ((!\inst2|altsyncram_component|auto_generated|q_a [9] $ (!\inst11|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout )) # (\inst2|altsyncram_component|auto_generated|q_a [3]))) ) ) ) # ( !\ula|inst11|inst2|inst5~0_combout  & ( 
// \ula|inst13|inst3|inst6~0_combout  & ( (!\inst2|altsyncram_component|auto_generated|q_a [8] & ((!\inst11|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout  & (\inst2|altsyncram_component|auto_generated|q_a [3])) # 
// (\inst11|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ((!\inst2|altsyncram_component|auto_generated|q_a [9]))))) ) ) ) # ( \ula|inst11|inst2|inst5~0_combout  & ( !\ula|inst13|inst3|inst6~0_combout  & ( 
// (!\inst2|altsyncram_component|auto_generated|q_a [8] & ((!\inst11|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ((\inst2|altsyncram_component|auto_generated|q_a [9]))) # 
// (\inst11|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout  & (\inst2|altsyncram_component|auto_generated|q_a [3])))) ) ) ) # ( !\ula|inst11|inst2|inst5~0_combout  & ( !\ula|inst13|inst3|inst6~0_combout  & ( 
// (!\inst2|altsyncram_component|auto_generated|q_a [8] & (\inst2|altsyncram_component|auto_generated|q_a [3] & (!\inst2|altsyncram_component|auto_generated|q_a [9] $ (!\inst11|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\inst11|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datae(!\ula|inst11|inst2|inst5~0_combout ),
	.dataf(!\ula|inst13|inst3|inst6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|inst9|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|inst9|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \ula|inst9|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h02200A2222A02AA2;
defparam \ula|inst9|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst5|inst229~2_combout ,\inst5|inst219~2_combout ,\inst5|inst20~2_combout ,\inst5|inst199~2_combout ,\inst5|inst4~2_combout ,\inst5|inst3~2_combout ,\inst5|inst2~2_combout ,\inst5|inst99~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../Mem01.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ROM1:inst2|altsyncram:altsyncram_component|altsyncram_i224:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 255;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 256;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "000000000000000000000000000000000000000000000000000000000001B20D";
// synopsys translate_on

cyclonev_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst5|inst229~2_combout ,\inst5|inst219~2_combout ,\inst5|inst20~2_combout ,\inst5|inst199~2_combout ,\inst5|inst4~2_combout ,\inst5|inst3~2_combout ,\inst5|inst2~2_combout ,\inst5|inst99~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../Mem01.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ROM1:inst2|altsyncram:altsyncram_component|altsyncram_i224:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 255;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 256;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000004C02";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst4~0 (
// Equation(s):
// \inst1|inst4~0_combout  = (\inst2|altsyncram_component|auto_generated|q_a [11] & \inst2|altsyncram_component|auto_generated|q_a [10])

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst4~0 .extended_lut = "off";
defparam \inst1|inst4~0 .lut_mask = 64'h1111111111111111;
defparam \inst1|inst4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memdisp0|inst78~0 (
// Equation(s):
// \memdisp0|inst78~0_combout  = (!\inst2|altsyncram_component|auto_generated|q_a [12] & ((!\inst2|altsyncram_component|auto_generated|q_a [15] $ (!\inst2|altsyncram_component|auto_generated|q_a [14])) # (\inst2|altsyncram_component|auto_generated|q_a 
// [13]))) # (\inst2|altsyncram_component|auto_generated|q_a [12] & ((!\inst2|altsyncram_component|auto_generated|q_a [13] $ (!\inst2|altsyncram_component|auto_generated|q_a [14])) # (\inst2|altsyncram_component|auto_generated|q_a [15])))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memdisp0|inst78~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memdisp0|inst78~0 .extended_lut = "off";
defparam \memdisp0|inst78~0 .lut_mask = 64'h7D7B7D7B7D7B7D7B;
defparam \memdisp0|inst78~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memdisp0|inst60~0 (
// Equation(s):
// \memdisp0|inst60~0_combout  = (!\inst2|altsyncram_component|auto_generated|q_a [13] & ((!\inst2|altsyncram_component|auto_generated|q_a [12]) # (!\inst2|altsyncram_component|auto_generated|q_a [15] $ (!\inst2|altsyncram_component|auto_generated|q_a 
// [14])))) # (\inst2|altsyncram_component|auto_generated|q_a [13] & (((\inst2|altsyncram_component|auto_generated|q_a [14] & !\inst2|altsyncram_component|auto_generated|q_a [12])) # (\inst2|altsyncram_component|auto_generated|q_a [15])))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memdisp0|inst60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memdisp0|inst60~0 .extended_lut = "off";
defparam \memdisp0|inst60~0 .lut_mask = 64'hBF39BF39BF39BF39;
defparam \memdisp0|inst60~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memdisp0|inst50~0 (
// Equation(s):
// \memdisp0|inst50~0_combout  = (!\inst2|altsyncram_component|auto_generated|q_a [13] & ((!\inst2|altsyncram_component|auto_generated|q_a [14] & ((!\inst2|altsyncram_component|auto_generated|q_a [12]))) # (\inst2|altsyncram_component|auto_generated|q_a [14] 
// & (\inst2|altsyncram_component|auto_generated|q_a [15])))) # (\inst2|altsyncram_component|auto_generated|q_a [13] & (((!\inst2|altsyncram_component|auto_generated|q_a [12])) # (\inst2|altsyncram_component|auto_generated|q_a [15])))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memdisp0|inst50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memdisp0|inst50~0 .extended_lut = "off";
defparam \memdisp0|inst50~0 .lut_mask = 64'hF713F713F713F713;
defparam \memdisp0|inst50~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memdisp0|inst49~0 (
// Equation(s):
// \memdisp0|inst49~0_combout  = (!\inst2|altsyncram_component|auto_generated|q_a [13] & ((!\inst2|altsyncram_component|auto_generated|q_a [14] $ (\inst2|altsyncram_component|auto_generated|q_a [12])) # (\inst2|altsyncram_component|auto_generated|q_a [15]))) 
// # (\inst2|altsyncram_component|auto_generated|q_a [13] & ((!\inst2|altsyncram_component|auto_generated|q_a [14] & ((!\inst2|altsyncram_component|auto_generated|q_a [15]) # (\inst2|altsyncram_component|auto_generated|q_a [12]))) # 
// (\inst2|altsyncram_component|auto_generated|q_a [14] & ((!\inst2|altsyncram_component|auto_generated|q_a [12])))))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memdisp0|inst49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memdisp0|inst49~0 .extended_lut = "off";
defparam \memdisp0|inst49~0 .lut_mask = 64'hE77AE77AE77AE77A;
defparam \memdisp0|inst49~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memdisp0|inst24~0 (
// Equation(s):
// \memdisp0|inst24~0_combout  = (!\inst2|altsyncram_component|auto_generated|q_a [15] & ((!\inst2|altsyncram_component|auto_generated|q_a [13]) # ((\inst2|altsyncram_component|auto_generated|q_a [12]) # (\inst2|altsyncram_component|auto_generated|q_a 
// [14])))) # (\inst2|altsyncram_component|auto_generated|q_a [15] & ((!\inst2|altsyncram_component|auto_generated|q_a [14]) # ((!\inst2|altsyncram_component|auto_generated|q_a [13] & \inst2|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memdisp0|inst24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memdisp0|inst24~0 .extended_lut = "off";
defparam \memdisp0|inst24~0 .lut_mask = 64'hBCFEBCFEBCFEBCFE;
defparam \memdisp0|inst24~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memdisp0|inst21~0 (
// Equation(s):
// \memdisp0|inst21~0_combout  = (!\inst2|altsyncram_component|auto_generated|q_a [13] & ((!\inst2|altsyncram_component|auto_generated|q_a [14]) # (!\inst2|altsyncram_component|auto_generated|q_a [15] $ (\inst2|altsyncram_component|auto_generated|q_a 
// [12])))) # (\inst2|altsyncram_component|auto_generated|q_a [13] & ((!\inst2|altsyncram_component|auto_generated|q_a [12] & ((!\inst2|altsyncram_component|auto_generated|q_a [14]))) # (\inst2|altsyncram_component|auto_generated|q_a [12] & 
// (!\inst2|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memdisp0|inst21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memdisp0|inst21~0 .extended_lut = "off";
defparam \memdisp0|inst21~0 .lut_mask = 64'hF8E6F8E6F8E6F8E6;
defparam \memdisp0|inst21~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memdisp0|inst9~0 (
// Equation(s):
// \memdisp0|inst9~0_combout  = (!\inst2|altsyncram_component|auto_generated|q_a [15] & ((!\inst2|altsyncram_component|auto_generated|q_a [14] $ (\inst2|altsyncram_component|auto_generated|q_a [12])) # (\inst2|altsyncram_component|auto_generated|q_a [13]))) 
// # (\inst2|altsyncram_component|auto_generated|q_a [15] & ((!\inst2|altsyncram_component|auto_generated|q_a [12]) # (!\inst2|altsyncram_component|auto_generated|q_a [13] $ (\inst2|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memdisp0|inst9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memdisp0|inst9~0 .extended_lut = "off";
defparam \memdisp0|inst9~0 .lut_mask = 64'hF76DF76DF76DF76D;
defparam \memdisp0|inst9~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memdisp1|inst78~0 (
// Equation(s):
// \memdisp1|inst78~0_combout  = (!\inst2|altsyncram_component|auto_generated|q_a [8] & ((!\inst2|altsyncram_component|auto_generated|q_a [11] $ (!\inst2|altsyncram_component|auto_generated|q_a [10])) # (\inst2|altsyncram_component|auto_generated|q_a [9]))) 
// # (\inst2|altsyncram_component|auto_generated|q_a [8] & ((!\inst2|altsyncram_component|auto_generated|q_a [9] $ (!\inst2|altsyncram_component|auto_generated|q_a [10])) # (\inst2|altsyncram_component|auto_generated|q_a [11])))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memdisp1|inst78~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memdisp1|inst78~0 .extended_lut = "off";
defparam \memdisp1|inst78~0 .lut_mask = 64'h3FE73FE73FE73FE7;
defparam \memdisp1|inst78~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memdisp1|inst60~0 (
// Equation(s):
// \memdisp1|inst60~0_combout  = (!\inst2|altsyncram_component|auto_generated|q_a [8] & ((!\inst2|altsyncram_component|auto_generated|q_a [9]) # ((\inst2|altsyncram_component|auto_generated|q_a [10]) # (\inst2|altsyncram_component|auto_generated|q_a [11])))) 
// # (\inst2|altsyncram_component|auto_generated|q_a [8] & (!\inst2|altsyncram_component|auto_generated|q_a [11] $ (((!\inst2|altsyncram_component|auto_generated|q_a [10]) # (\inst2|altsyncram_component|auto_generated|q_a [9])))))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memdisp1|inst60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memdisp1|inst60~0 .extended_lut = "off";
defparam \memdisp1|inst60~0 .lut_mask = 64'h8FEB8FEB8FEB8FEB;
defparam \memdisp1|inst60~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memdisp1|inst50~0 (
// Equation(s):
// \memdisp1|inst50~0_combout  = (!\inst2|altsyncram_component|auto_generated|q_a [9] & ((!\inst2|altsyncram_component|auto_generated|q_a [10] & (!\inst2|altsyncram_component|auto_generated|q_a [8])) # (\inst2|altsyncram_component|auto_generated|q_a [10] & 
// ((\inst2|altsyncram_component|auto_generated|q_a [11]))))) # (\inst2|altsyncram_component|auto_generated|q_a [9] & ((!\inst2|altsyncram_component|auto_generated|q_a [8]) # ((\inst2|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memdisp1|inst50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memdisp1|inst50~0 .extended_lut = "off";
defparam \memdisp1|inst50~0 .lut_mask = 64'hAB2FAB2FAB2FAB2F;
defparam \memdisp1|inst50~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memdisp1|inst49~0 (
// Equation(s):
// \memdisp1|inst49~0_combout  = (!\inst2|altsyncram_component|auto_generated|q_a [9] & ((!\inst2|altsyncram_component|auto_generated|q_a [8] $ (\inst2|altsyncram_component|auto_generated|q_a [10])) # (\inst2|altsyncram_component|auto_generated|q_a [11]))) # 
// (\inst2|altsyncram_component|auto_generated|q_a [9] & ((!\inst2|altsyncram_component|auto_generated|q_a [8] & ((!\inst2|altsyncram_component|auto_generated|q_a [11]) # (\inst2|altsyncram_component|auto_generated|q_a [10]))) # 
// (\inst2|altsyncram_component|auto_generated|q_a [8] & ((!\inst2|altsyncram_component|auto_generated|q_a [10])))))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memdisp1|inst49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memdisp1|inst49~0 .extended_lut = "off";
defparam \memdisp1|inst49~0 .lut_mask = 64'hBD6EBD6EBD6EBD6E;
defparam \memdisp1|inst49~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memdisp1|inst24~0 (
// Equation(s):
// \memdisp1|inst24~0_combout  = (!\inst2|altsyncram_component|auto_generated|q_a [11] & (((!\inst2|altsyncram_component|auto_generated|q_a [9]) # (\inst2|altsyncram_component|auto_generated|q_a [10])) # (\inst2|altsyncram_component|auto_generated|q_a [8]))) 
// # (\inst2|altsyncram_component|auto_generated|q_a [11] & ((!\inst2|altsyncram_component|auto_generated|q_a [10]) # ((\inst2|altsyncram_component|auto_generated|q_a [8] & !\inst2|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memdisp1|inst24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memdisp1|inst24~0 .extended_lut = "off";
defparam \memdisp1|inst24~0 .lut_mask = 64'hDFF4DFF4DFF4DFF4;
defparam \memdisp1|inst24~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memdisp1|inst21~0 (
// Equation(s):
// \memdisp1|inst21~0_combout  = (!\inst2|altsyncram_component|auto_generated|q_a [9] & ((!\inst2|altsyncram_component|auto_generated|q_a [10]) # (!\inst2|altsyncram_component|auto_generated|q_a [8] $ (\inst2|altsyncram_component|auto_generated|q_a [11])))) 
// # (\inst2|altsyncram_component|auto_generated|q_a [9] & ((!\inst2|altsyncram_component|auto_generated|q_a [8] & ((!\inst2|altsyncram_component|auto_generated|q_a [10]))) # (\inst2|altsyncram_component|auto_generated|q_a [8] & 
// (!\inst2|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memdisp1|inst21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memdisp1|inst21~0 .extended_lut = "off";
defparam \memdisp1|inst21~0 .lut_mask = 64'hFE94FE94FE94FE94;
defparam \memdisp1|inst21~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memdisp1|inst9~0 (
// Equation(s):
// \memdisp1|inst9~0_combout  = (!\inst2|altsyncram_component|auto_generated|q_a [11] & ((!\inst2|altsyncram_component|auto_generated|q_a [8] $ (\inst2|altsyncram_component|auto_generated|q_a [10])) # (\inst2|altsyncram_component|auto_generated|q_a [9]))) # 
// (\inst2|altsyncram_component|auto_generated|q_a [11] & ((!\inst2|altsyncram_component|auto_generated|q_a [8]) # (!\inst2|altsyncram_component|auto_generated|q_a [9] $ (\inst2|altsyncram_component|auto_generated|q_a [10]))))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memdisp1|inst9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memdisp1|inst9~0 .extended_lut = "off";
defparam \memdisp1|inst9~0 .lut_mask = 64'hBE7BBE7BBE7BBE7B;
defparam \memdisp1|inst9~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memdisp2|inst78~0 (
// Equation(s):
// \memdisp2|inst78~0_combout  = (!\inst2|altsyncram_component|auto_generated|q_a [4] & ((!\inst2|altsyncram_component|auto_generated|q_a [7] $ (!\inst2|altsyncram_component|auto_generated|q_a [6])) # (\inst2|altsyncram_component|auto_generated|q_a [5]))) # 
// (\inst2|altsyncram_component|auto_generated|q_a [4] & ((!\inst2|altsyncram_component|auto_generated|q_a [6] $ (!\inst2|altsyncram_component|auto_generated|q_a [5])) # (\inst2|altsyncram_component|auto_generated|q_a [7])))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memdisp2|inst78~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memdisp2|inst78~0 .extended_lut = "off";
defparam \memdisp2|inst78~0 .lut_mask = 64'h6F7D6F7D6F7D6F7D;
defparam \memdisp2|inst78~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memdisp2|inst60~0 (
// Equation(s):
// \memdisp2|inst60~0_combout  = (!\inst2|altsyncram_component|auto_generated|q_a [6] & (((!\inst2|altsyncram_component|auto_generated|q_a [5] & !\inst2|altsyncram_component|auto_generated|q_a [4])) # (\inst2|altsyncram_component|auto_generated|q_a [7]))) # 
// (\inst2|altsyncram_component|auto_generated|q_a [6] & ((!\inst2|altsyncram_component|auto_generated|q_a [4]) # (!\inst2|altsyncram_component|auto_generated|q_a [7] $ (\inst2|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memdisp2|inst60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memdisp2|inst60~0 .extended_lut = "off";
defparam \memdisp2|inst60~0 .lut_mask = 64'hF765F765F765F765;
defparam \memdisp2|inst60~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memdisp2|inst50~0 (
// Equation(s):
// \memdisp2|inst50~0_combout  = (!\inst2|altsyncram_component|auto_generated|q_a [5] & ((!\inst2|altsyncram_component|auto_generated|q_a [6] & ((!\inst2|altsyncram_component|auto_generated|q_a [4]))) # (\inst2|altsyncram_component|auto_generated|q_a [6] & 
// (\inst2|altsyncram_component|auto_generated|q_a [7])))) # (\inst2|altsyncram_component|auto_generated|q_a [5] & (((!\inst2|altsyncram_component|auto_generated|q_a [4])) # (\inst2|altsyncram_component|auto_generated|q_a [7])))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memdisp2|inst50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memdisp2|inst50~0 .extended_lut = "off";
defparam \memdisp2|inst50~0 .lut_mask = 64'hDF15DF15DF15DF15;
defparam \memdisp2|inst50~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memdisp2|inst49~0 (
// Equation(s):
// \memdisp2|inst49~0_combout  = (!\inst2|altsyncram_component|auto_generated|q_a [5] & ((!\inst2|altsyncram_component|auto_generated|q_a [6] $ (\inst2|altsyncram_component|auto_generated|q_a [4])) # (\inst2|altsyncram_component|auto_generated|q_a [7]))) # 
// (\inst2|altsyncram_component|auto_generated|q_a [5] & ((!\inst2|altsyncram_component|auto_generated|q_a [6] & ((!\inst2|altsyncram_component|auto_generated|q_a [7]) # (\inst2|altsyncram_component|auto_generated|q_a [4]))) # 
// (\inst2|altsyncram_component|auto_generated|q_a [6] & ((!\inst2|altsyncram_component|auto_generated|q_a [4])))))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memdisp2|inst49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memdisp2|inst49~0 .extended_lut = "off";
defparam \memdisp2|inst49~0 .lut_mask = 64'hDB7CDB7CDB7CDB7C;
defparam \memdisp2|inst49~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memdisp2|inst24~0 (
// Equation(s):
// \memdisp2|inst24~0_combout  = (!\inst2|altsyncram_component|auto_generated|q_a [7] & (((!\inst2|altsyncram_component|auto_generated|q_a [5]) # (\inst2|altsyncram_component|auto_generated|q_a [4])) # (\inst2|altsyncram_component|auto_generated|q_a [6]))) # 
// (\inst2|altsyncram_component|auto_generated|q_a [7] & ((!\inst2|altsyncram_component|auto_generated|q_a [6]) # ((!\inst2|altsyncram_component|auto_generated|q_a [5] & \inst2|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memdisp2|inst24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memdisp2|inst24~0 .extended_lut = "off";
defparam \memdisp2|inst24~0 .lut_mask = 64'hE6FEE6FEE6FEE6FE;
defparam \memdisp2|inst24~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memdisp2|inst21~0 (
// Equation(s):
// \memdisp2|inst21~0_combout  = (!\inst2|altsyncram_component|auto_generated|q_a [7] & ((!\inst2|altsyncram_component|auto_generated|q_a [6]) # (!\inst2|altsyncram_component|auto_generated|q_a [5] $ (\inst2|altsyncram_component|auto_generated|q_a [4])))) # 
// (\inst2|altsyncram_component|auto_generated|q_a [7] & ((!\inst2|altsyncram_component|auto_generated|q_a [4] & (!\inst2|altsyncram_component|auto_generated|q_a [6])) # (\inst2|altsyncram_component|auto_generated|q_a [4] & 
// ((!\inst2|altsyncram_component|auto_generated|q_a [5])))))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memdisp2|inst21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memdisp2|inst21~0 .extended_lut = "off";
defparam \memdisp2|inst21~0 .lut_mask = 64'hECDAECDAECDAECDA;
defparam \memdisp2|inst21~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memdisp2|inst9~0 (
// Equation(s):
// \memdisp2|inst9~0_combout  = (!\inst2|altsyncram_component|auto_generated|q_a [7] & ((!\inst2|altsyncram_component|auto_generated|q_a [6] $ (\inst2|altsyncram_component|auto_generated|q_a [4])) # (\inst2|altsyncram_component|auto_generated|q_a [5]))) # 
// (\inst2|altsyncram_component|auto_generated|q_a [7] & ((!\inst2|altsyncram_component|auto_generated|q_a [4]) # (!\inst2|altsyncram_component|auto_generated|q_a [6] $ (\inst2|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memdisp2|inst9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memdisp2|inst9~0 .extended_lut = "off";
defparam \memdisp2|inst9~0 .lut_mask = 64'hDF6BDF6BDF6BDF6B;
defparam \memdisp2|inst9~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memdisp3|inst78~0 (
// Equation(s):
// \memdisp3|inst78~0_combout  = (!\inst2|altsyncram_component|auto_generated|q_a [0] & ((!\inst2|altsyncram_component|auto_generated|q_a [3] $ (!\inst2|altsyncram_component|auto_generated|q_a [2])) # (\inst2|altsyncram_component|auto_generated|q_a [1]))) # 
// (\inst2|altsyncram_component|auto_generated|q_a [0] & ((!\inst2|altsyncram_component|auto_generated|q_a [2] $ (!\inst2|altsyncram_component|auto_generated|q_a [1])) # (\inst2|altsyncram_component|auto_generated|q_a [3])))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memdisp3|inst78~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memdisp3|inst78~0 .extended_lut = "off";
defparam \memdisp3|inst78~0 .lut_mask = 64'h6F7D6F7D6F7D6F7D;
defparam \memdisp3|inst78~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memdisp3|inst60~0 (
// Equation(s):
// \memdisp3|inst60~0_combout  = (!\inst2|altsyncram_component|auto_generated|q_a [2] & (((!\inst2|altsyncram_component|auto_generated|q_a [1] & !\inst2|altsyncram_component|auto_generated|q_a [0])) # (\inst2|altsyncram_component|auto_generated|q_a [3]))) # 
// (\inst2|altsyncram_component|auto_generated|q_a [2] & ((!\inst2|altsyncram_component|auto_generated|q_a [0]) # (!\inst2|altsyncram_component|auto_generated|q_a [3] $ (\inst2|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memdisp3|inst60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memdisp3|inst60~0 .extended_lut = "off";
defparam \memdisp3|inst60~0 .lut_mask = 64'hF765F765F765F765;
defparam \memdisp3|inst60~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memdisp3|inst50~0 (
// Equation(s):
// \memdisp3|inst50~0_combout  = (!\inst2|altsyncram_component|auto_generated|q_a [1] & ((!\inst2|altsyncram_component|auto_generated|q_a [2] & ((!\inst2|altsyncram_component|auto_generated|q_a [0]))) # (\inst2|altsyncram_component|auto_generated|q_a [2] & 
// (\inst2|altsyncram_component|auto_generated|q_a [3])))) # (\inst2|altsyncram_component|auto_generated|q_a [1] & (((!\inst2|altsyncram_component|auto_generated|q_a [0])) # (\inst2|altsyncram_component|auto_generated|q_a [3])))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memdisp3|inst50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memdisp3|inst50~0 .extended_lut = "off";
defparam \memdisp3|inst50~0 .lut_mask = 64'hDF15DF15DF15DF15;
defparam \memdisp3|inst50~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memdisp3|inst49~0 (
// Equation(s):
// \memdisp3|inst49~0_combout  = (!\inst2|altsyncram_component|auto_generated|q_a [1] & ((!\inst2|altsyncram_component|auto_generated|q_a [2] $ (\inst2|altsyncram_component|auto_generated|q_a [0])) # (\inst2|altsyncram_component|auto_generated|q_a [3]))) # 
// (\inst2|altsyncram_component|auto_generated|q_a [1] & ((!\inst2|altsyncram_component|auto_generated|q_a [2] & ((!\inst2|altsyncram_component|auto_generated|q_a [3]) # (\inst2|altsyncram_component|auto_generated|q_a [0]))) # 
// (\inst2|altsyncram_component|auto_generated|q_a [2] & ((!\inst2|altsyncram_component|auto_generated|q_a [0])))))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memdisp3|inst49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memdisp3|inst49~0 .extended_lut = "off";
defparam \memdisp3|inst49~0 .lut_mask = 64'hDB7CDB7CDB7CDB7C;
defparam \memdisp3|inst49~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memdisp3|inst24~0 (
// Equation(s):
// \memdisp3|inst24~0_combout  = (!\inst2|altsyncram_component|auto_generated|q_a [3] & (((!\inst2|altsyncram_component|auto_generated|q_a [1]) # (\inst2|altsyncram_component|auto_generated|q_a [0])) # (\inst2|altsyncram_component|auto_generated|q_a [2]))) # 
// (\inst2|altsyncram_component|auto_generated|q_a [3] & ((!\inst2|altsyncram_component|auto_generated|q_a [2]) # ((!\inst2|altsyncram_component|auto_generated|q_a [1] & \inst2|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memdisp3|inst24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memdisp3|inst24~0 .extended_lut = "off";
defparam \memdisp3|inst24~0 .lut_mask = 64'hE6FEE6FEE6FEE6FE;
defparam \memdisp3|inst24~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memdisp3|inst21~0 (
// Equation(s):
// \memdisp3|inst21~0_combout  = (!\inst2|altsyncram_component|auto_generated|q_a [3] & ((!\inst2|altsyncram_component|auto_generated|q_a [2]) # (!\inst2|altsyncram_component|auto_generated|q_a [1] $ (\inst2|altsyncram_component|auto_generated|q_a [0])))) # 
// (\inst2|altsyncram_component|auto_generated|q_a [3] & ((!\inst2|altsyncram_component|auto_generated|q_a [0] & (!\inst2|altsyncram_component|auto_generated|q_a [2])) # (\inst2|altsyncram_component|auto_generated|q_a [0] & 
// ((!\inst2|altsyncram_component|auto_generated|q_a [1])))))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memdisp3|inst21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memdisp3|inst21~0 .extended_lut = "off";
defparam \memdisp3|inst21~0 .lut_mask = 64'hECDAECDAECDAECDA;
defparam \memdisp3|inst21~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \memdisp3|inst9~0 (
// Equation(s):
// \memdisp3|inst9~0_combout  = (!\inst2|altsyncram_component|auto_generated|q_a [3] & ((!\inst2|altsyncram_component|auto_generated|q_a [2] $ (\inst2|altsyncram_component|auto_generated|q_a [0])) # (\inst2|altsyncram_component|auto_generated|q_a [1]))) # 
// (\inst2|altsyncram_component|auto_generated|q_a [3] & ((!\inst2|altsyncram_component|auto_generated|q_a [0]) # (!\inst2|altsyncram_component|auto_generated|q_a [2] $ (\inst2|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(!\inst2|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\inst2|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\inst2|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\inst2|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memdisp3|inst9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memdisp3|inst9~0 .extended_lut = "off";
defparam \memdisp3|inst9~0 .lut_mask = 64'hDF6BDF6BDF6BDF6B;
defparam \memdisp3|inst9~0 .shared_arith = "off";
// synopsys translate_on

assign ULA_WARN = \ULA_WARN~output_o ;

assign MEM[15] = \MEM[15]~output_o ;

assign MEM[14] = \MEM[14]~output_o ;

assign MEM[13] = \MEM[13]~output_o ;

assign MEM[12] = \MEM[12]~output_o ;

assign MEM[11] = \MEM[11]~output_o ;

assign MEM[10] = \MEM[10]~output_o ;

assign MEM[9] = \MEM[9]~output_o ;

assign MEM[8] = \MEM[8]~output_o ;

assign MEM[7] = \MEM[7]~output_o ;

assign MEM[6] = \MEM[6]~output_o ;

assign MEM[5] = \MEM[5]~output_o ;

assign MEM[4] = \MEM[4]~output_o ;

assign MEM[3] = \MEM[3]~output_o ;

assign MEM[2] = \MEM[2]~output_o ;

assign MEM[1] = \MEM[1]~output_o ;

assign MEM[0] = \MEM[0]~output_o ;

assign CNT[7] = \CNT[7]~output_o ;

assign CNT[6] = \CNT[6]~output_o ;

assign CNT[5] = \CNT[5]~output_o ;

assign CNT[4] = \CNT[4]~output_o ;

assign CNT[3] = \CNT[3]~output_o ;

assign CNT[2] = \CNT[2]~output_o ;

assign CNT[1] = \CNT[1]~output_o ;

assign CNT[0] = \CNT[0]~output_o ;

assign JUMP = \JUMP~output_o ;

assign mem_d0[6] = \mem_d0[6]~output_o ;

assign mem_d0[5] = \mem_d0[5]~output_o ;

assign mem_d0[4] = \mem_d0[4]~output_o ;

assign mem_d0[3] = \mem_d0[3]~output_o ;

assign mem_d0[2] = \mem_d0[2]~output_o ;

assign mem_d0[1] = \mem_d0[1]~output_o ;

assign mem_d0[0] = \mem_d0[0]~output_o ;

assign mem_d1[6] = \mem_d1[6]~output_o ;

assign mem_d1[5] = \mem_d1[5]~output_o ;

assign mem_d1[4] = \mem_d1[4]~output_o ;

assign mem_d1[3] = \mem_d1[3]~output_o ;

assign mem_d1[2] = \mem_d1[2]~output_o ;

assign mem_d1[1] = \mem_d1[1]~output_o ;

assign mem_d1[0] = \mem_d1[0]~output_o ;

assign mem_d2[6] = \mem_d2[6]~output_o ;

assign mem_d2[5] = \mem_d2[5]~output_o ;

assign mem_d2[4] = \mem_d2[4]~output_o ;

assign mem_d2[3] = \mem_d2[3]~output_o ;

assign mem_d2[2] = \mem_d2[2]~output_o ;

assign mem_d2[1] = \mem_d2[1]~output_o ;

assign mem_d2[0] = \mem_d2[0]~output_o ;

assign mem_d3[6] = \mem_d3[6]~output_o ;

assign mem_d3[5] = \mem_d3[5]~output_o ;

assign mem_d3[4] = \mem_d3[4]~output_o ;

assign mem_d3[3] = \mem_d3[3]~output_o ;

assign mem_d3[2] = \mem_d3[2]~output_o ;

assign mem_d3[1] = \mem_d3[1]~output_o ;

assign mem_d3[0] = \mem_d3[0]~output_o ;

assign R1[3] = \R1[3]~output_o ;

assign R1[2] = \R1[2]~output_o ;

assign R1[1] = \R1[1]~output_o ;

assign R1[0] = \R1[0]~output_o ;

assign R2[3] = \R2[3]~output_o ;

assign R2[2] = \R2[2]~output_o ;

assign R2[1] = \R2[1]~output_o ;

assign R2[0] = \R2[0]~output_o ;

assign ULA_OUT[3] = \ULA_OUT[3]~output_o ;

assign ULA_OUT[2] = \ULA_OUT[2]~output_o ;

assign ULA_OUT[1] = \ULA_OUT[1]~output_o ;

assign ULA_OUT[0] = \ULA_OUT[0]~output_o ;

endmodule
