# (C) Copyright Axelera AI 2024
# All Rights Reserved
# *** Axelera AI Confidential ***
#
# Description: Testlist for CVA6V
# Owner: Raymond Garcia <raymond.garcia@axelera.ai>

# ================================================================================
#                  Regression test list format
# --------------------------------------------------------------------------------
# test            : Assembly test name
# description     : Description of this test
# gen_opts        : Instruction generator options
# iterations      : Number of iterations of this test
# no_iss          : Enable/disable ISS simulator (Optional)
# gen_test        : Test name used by the instruction generator
# rtl_test        : RTL simulation test name
# cmp_opts        : Compile options passed to the instruction generator
# sim_opts        : Simulation options passed to the instruction generator
# no_post_compare : Enable/disable comparison of trace log and ISS log (Optional)
# compare_opts    : Options for the RTL & ISS trace comparison
# gcc_opts        : gcc compile options
# --------------------------------------------------------------------------------
# Base + Floating point + Vector
- test: vector
  description: >
    base + fp + random vector test
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +report_stats=1
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: vector_ldst
  description: >
    Vector load/store random test
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +directed_instr_0=riscv_vector_load_store_instr_stream,10
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
     +report_stats=1
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: vector_ldst_jumps
  description: >
    Vector load/store random test
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=2
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +directed_instr_0=riscv_vector_load_store_instr_stream,10
    +no_csr_instr=1
    +boot_mode=m
     +report_stats=1
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: vector_only
  description: >
    Arithmetic vector instruction stress test, only vector ops are generated. Domenic test CVA6V Bringup
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_vector_extension=1
    +vector_instr_only=1
    +vreg_init_method=SAME_VALUES_ALL_ELEMS
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +report_stats=1
  iterations: 1
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test
