Component file contents:
module properties:
13
design files:
26
interfaces:
add_interface clock_reset clock end
add_interface fu_avalon_sfu_avalon_master avalon start
add_interface fu_avalon_sfu_avalon_masterinterrupt_recv interrupt start
add_interface fu_lsu_avalon_master avalon start
add_interface fu_lsu_avalon_masterinterrupt_recv interrupt start
add_interface conduit_interface conduit end
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use work.globals.all;
use work.util.all;
use work.imem_mau.all;
use work.tta_avalon_lsu_sfu_params.all;

entity tta_avalon_lsu_sfu is

  port (
    clk : in std_logic;
    rstx : in std_logic;
    fu_lsu_avalon_d_address : out std_logic_vector(fu_lsu_a_addrw_g-1 downto 0);
    fu_lsu_avalon_d_byteenable : out std_logic_vector(fu_lsu_a_byteenable_g-1 downto 0);
    fu_lsu_avalon_d_read : out std_logic;
    fu_lsu_avalon_d_write : out std_logic;
    fu_lsu_avalon_d_irq : in std_logic_vector(fu_lsu_a_irqw_g-1 downto 0);
    fu_lsu_avalon_d_readdata : in std_logic_vector(fu_lsu_a_dataw_g-1 downto 0);
    fu_lsu_avalon_d_waitrequest : in std_logic;
    fu_lsu_avalon_d_writedata : out std_logic_vector(fu_lsu_a_dataw_g-1 downto 0);
    fu_leds_STRATIXII_LED : out std_logic_vector(fu_leds_led_count-1 downto 0);
    fu_avalon_sfu_avalon_d_address : out std_logic_vector(fu_avalon_sfu_a_addrw_g-1 downto 0);
    fu_avalon_sfu_avalon_d_byteenable : out std_logic_vector(fu_avalon_sfu_a_byteenable_g-1 downto 0);
    fu_avalon_sfu_avalon_d_read : out std_logic;
    fu_avalon_sfu_avalon_d_write : out std_logic;
    fu_avalon_sfu_avalon_d_writedata : out std_logic_vector(fu_avalon_sfu_a_dataw_g-1 downto 0);
    fu_avalon_sfu_avalon_d_irq : in std_logic_vector(fu_avalon_sfu_a_irqw_g-1 downto 0);
    fu_avalon_sfu_avalon_d_readdata : in std_logic_vector(fu_avalon_sfu_a_dataw_g-1 downto 0);
    fu_avalon_sfu_avalon_d_waitrequest : in std_logic);

end tta_avalon_lsu_sfu;

architecture structural of tta_avalon_lsu_sfu is


  component toplevel
    port (
      clk : in std_logic;
      rstx : in std_logic;
      busy : in std_logic;
      imem_en_x : out std_logic;
      imem_addr : out std_logic_vector(IMEMADDRWIDTH-1 downto 0);
      imem_data : in std_logic_vector(IMEMWIDTHINMAUS*IMEMMAUWIDTH-1 downto 0);
      pc_init : in std_logic_vector(IMEMADDRWIDTH-1 downto 0);
      fu_lsu_avalon_d_address : out std_logic_vector(fu_lsu_a_addrw_g-1 downto 0);
      fu_lsu_avalon_d_byteenable : out std_logic_vector(fu_lsu_a_byteenable_g-1 downto 0);
      fu_lsu_avalon_d_read : out std_logic_vector(1-1 downto 0);
      fu_lsu_avalon_d_write : out std_logic_vector(1-1 downto 0);
      fu_lsu_avalon_d_irq : in std_logic_vector(fu_lsu_a_irqw_g-1 downto 0);
      fu_lsu_avalon_d_readdata : in std_logic_vector(fu_lsu_a_dataw_g-1 downto 0);
      fu_lsu_avalon_d_waitrequest : in std_logic_vector(1-1 downto 0);
      fu_lsu_avalon_d_writedata : out std_logic_vector(fu_lsu_a_dataw_g-1 downto 0);
      fu_leds_STRATIXII_LED : out std_logic_vector(fu_leds_led_count-1 downto 0);
      fu_avalon_sfu_avalon_d_address : out std_logic_vector(fu_avalon_sfu_a_addrw_g-1 downto 0);
      fu_avalon_sfu_avalon_d_byteenable : out std_logic_vector(fu_avalon_sfu_a_byteenable_g-1 downto 0);
      fu_avalon_sfu_avalon_d_read : out std_logic_vector(1-1 downto 0);
      fu_avalon_sfu_avalon_d_write : out std_logic_vector(1-1 downto 0);
      fu_avalon_sfu_avalon_d_writedata : out std_logic_vector(fu_avalon_sfu_a_dataw_g-1 downto 0);
      fu_avalon_sfu_avalon_d_irq : in std_logic_vector(fu_avalon_sfu_a_irqw_g-1 downto 0);
      fu_avalon_sfu_avalon_d_readdata : in std_logic_vector(fu_avalon_sfu_a_dataw_g-1 downto 0);
      fu_avalon_sfu_avalon_d_waitrequest : in std_logic_vector(1-1 downto 0));
  end component;

  component altera_onchip_rom_comp
    port (
      clock : in std_logic;
      address : in std_logic_vector(IMEMADDRWIDTH-1 downto 0);
      q : out std_logic_vector(IMEMWIDTHINMAUS*IMEMMAUWIDTH-1 downto 0));
  end component;


begin

  core_busy_wire <= '0';
  onchip_imem_address_wire <= core_imem_addr_wire;
  core_imem_data_wire <= onchip_imem_q_wire;
  core_pc_init_wire <= (others => '0');
  ground_signal <= (others => '0');

  core : toplevel
    port map (
      clk => clk,
      rstx => rstx,
      busy => core_busy_wire,
      imem_en_x => core_imem_en_x_wire,
      imem_addr => core_imem_addr_wire,
      imem_data => core_imem_data_wire,
      pc_init => core_pc_init_wire,
      fu_lsu_avalon_d_address => fu_lsu_avalon_d_address,
      fu_lsu_avalon_d_byteenable => fu_lsu_avalon_d_byteenable,
      fu_lsu_avalon_d_read(0) => fu_lsu_avalon_d_read,
      fu_lsu_avalon_d_write(0) => fu_lsu_avalon_d_write,
      fu_lsu_avalon_d_irq => fu_lsu_avalon_d_irq,
      fu_lsu_avalon_d_readdata => fu_lsu_avalon_d_readdata,
      fu_lsu_avalon_d_waitrequest(0) => fu_lsu_avalon_d_waitrequest,
      fu_lsu_avalon_d_writedata => fu_lsu_avalon_d_writedata,
      fu_leds_STRATIXII_LED => fu_leds_STRATIXII_LED,
      fu_avalon_sfu_avalon_d_address => fu_avalon_sfu_avalon_d_address,
      fu_avalon_sfu_avalon_d_byteenable => fu_avalon_sfu_avalon_d_byteenable,
      fu_avalon_sfu_avalon_d_read(0) => fu_avalon_sfu_avalon_d_read,
      fu_avalon_sfu_avalon_d_write(0) => fu_avalon_sfu_avalon_d_write,
      fu_avalon_sfu_avalon_d_writedata => fu_avalon_sfu_avalon_d_writedata,
      fu_avalon_sfu_avalon_d_irq => fu_avalon_sfu_avalon_d_irq,
      fu_avalon_sfu_avalon_d_readdata => fu_avalon_sfu_avalon_d_readdata,
      fu_avalon_sfu_avalon_d_waitrequest(0) => fu_avalon_sfu_avalon_d_waitrequest);

  onchip_imem : altera_onchip_rom_comp
    port map (
      clock => clk,
      address => onchip_imem_address_wire,
      q => onchip_imem_q_wire);

end structural;
