Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Feb 23 15:36:32 2024
| Host         : Wheatley running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              42 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              82 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                         Enable Signal                         |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/button_0/U0/sel_reg[0]_i_2_n_0 |                                                               |                                                                |                1 |              1 |         1.00 |
|  design_1_i/button_0/U0/sel_reg[2]_i_2_n_0 |                                                               |                                                                |                1 |              1 |         1.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/Neopixel_0/U0/index[5]_i_2_n_0                     | design_1_i/Neopixel_0/U0/index[5]_i_1_n_0                      |                1 |              1 |         1.00 |
|  R_0_IBUF                                  |                                                               |                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                               |                                                                |                2 |              3 |         1.50 |
| ~design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/Neopixel_0/U0/index[5]_i_2_n_0                     |                                                                |                1 |              3 |         3.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr[5]_i_1_n_0 |                                                                |                2 |              4 |         2.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out1        |                                                               |                                                                |                3 |              6 |         2.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/Neopixel_0/U0/comb_proc.delay_low_cntr[12]_i_1_n_0 |                                                                |                2 |             11 |         5.50 |
| ~design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/Neopixel_0/U0/comb_proc.delay_low_cntr[12]_i_1_n_0 | design_1_i/Neopixel_0/U0/comb_proc.delay_low_cntr[31]_i_1_n_0  |                7 |             21 |         3.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1_n_0            |                                                                |                6 |             24 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr[5]_i_1_n_0 | design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr[31]_i_1_n_0 |                9 |             28 |         3.11 |
| ~design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/Neopixel_0/U0/comb_proc.bit_cntr[0]_i_1_n_0        | design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1_n_0             |                8 |             32 |         4.00 |
+--------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+


