vendor_name = ModelSim
source_file = 1, /home/junior/Desktop/maoi/teste/LCD.v
source_file = 1, /home/junior/Desktop/maoi/teste/Memoria.v
source_file = 1, /home/junior/Desktop/maoi/teste/muxPc2.v
source_file = 1, /home/junior/Desktop/maoi/teste/muxA.v
source_file = 1, /home/junior/Desktop/maoi/teste/muxReg.v
source_file = 1, /home/junior/Desktop/maoi/teste/mux_PC.v
source_file = 1, /home/junior/Desktop/maoi/teste/ALU.v
source_file = 1, /home/junior/Desktop/maoi/teste/Banco.v
source_file = 1, /home/junior/Desktop/maoi/teste/muxData.v
source_file = 1, /home/junior/Desktop/maoi/teste/Display.v
source_file = 1, /home/junior/Desktop/maoi/teste/Controle.v
source_file = 1, /home/junior/Desktop/maoi/teste/muxB.v
source_file = 1, /home/junior/Desktop/maoi/teste/tp1.v
source_file = 1, /home/junior/Desktop/maoi/teste/AluControl.v
source_file = 1, /home/junior/Desktop/maoi/teste/db/tp1.cbx.xml
source_file = 1, /home/junior/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/junior/altera/11.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/junior/altera/11.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/junior/altera/11.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/junior/altera/11.0/quartus/libraries/megafunctions/aglobal110.inc
source_file = 1, /home/junior/altera/11.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/junior/altera/11.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/junior/altera/11.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/junior/altera/11.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/junior/altera/11.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/junior/Desktop/maoi/teste/db/altsyncram_o1h1.tdf
source_file = 1, /home/junior/Desktop/maoi/teste/db/tp1.ram0_Memoria_e03d9be0.hdl.mif
design_name = tp1
instance = comp, \alu|Add1~2 , alu|Add1~2, tp1, 1
instance = comp, \alu|Add0~4 , alu|Add0~4, tp1, 1
instance = comp, \alu|Add0~10 , alu|Add0~10, tp1, 1
instance = comp, \alu|Add0~26 , alu|Add0~26, tp1, 1
instance = comp, \alu|Add0~28 , alu|Add0~28, tp1, 1
instance = comp, \alu|LessThan0~1 , alu|LessThan0~1, tp1, 1
instance = comp, \alu|LessThan0~3 , alu|LessThan0~3, tp1, 1
instance = comp, \alu|LessThan0~5 , alu|LessThan0~5, tp1, 1
instance = comp, \alu|LessThan0~7 , alu|LessThan0~7, tp1, 1
instance = comp, \alu|LessThan0~9 , alu|LessThan0~9, tp1, 1
instance = comp, \alu|LessThan0~11 , alu|LessThan0~11, tp1, 1
instance = comp, \alu|LessThan0~13 , alu|LessThan0~13, tp1, 1
instance = comp, \alu|LessThan0~15 , alu|LessThan0~15, tp1, 1
instance = comp, \alu|LessThan0~17 , alu|LessThan0~17, tp1, 1
instance = comp, \alu|LessThan0~19 , alu|LessThan0~19, tp1, 1
instance = comp, \alu|LessThan0~21 , alu|LessThan0~21, tp1, 1
instance = comp, \alu|LessThan0~23 , alu|LessThan0~23, tp1, 1
instance = comp, \alu|LessThan0~25 , alu|LessThan0~25, tp1, 1
instance = comp, \alu|LessThan0~27 , alu|LessThan0~27, tp1, 1
instance = comp, \alu|LessThan0~29 , alu|LessThan0~29, tp1, 1
instance = comp, \alu|LessThan0~30 , alu|LessThan0~30, tp1, 1
instance = comp, \display_LCD|conta_clock[13] , display_LCD|conta_clock[13], tp1, 1
instance = comp, \display_LCD|conta_clock[6] , display_LCD|conta_clock[6], tp1, 1
instance = comp, \display_LCD|conta_clock[6]~24 , display_LCD|conta_clock[6]~24, tp1, 1
instance = comp, \display_LCD|conta_clock[13]~38 , display_LCD|conta_clock[13]~38, tp1, 1
instance = comp, \Add0~7 , Add0~7, tp1, 1
instance = comp, \Add0~10 , Add0~10, tp1, 1
instance = comp, \Add0~13 , Add0~13, tp1, 1
instance = comp, \bnc|Registradores[5][0] , bnc|Registradores[5][0], tp1, 1
instance = comp, \bnc|VALOR[0]~2 , bnc|VALOR[0]~2, tp1, 1
instance = comp, \bnc|VALOR[0]~3 , bnc|VALOR[0]~3, tp1, 1
instance = comp, \bnc|VALOR[0]~4 , bnc|VALOR[0]~4, tp1, 1
instance = comp, \bnc|VALOR[0]~5 , bnc|VALOR[0]~5, tp1, 1
instance = comp, \bnc|VALOR[0]~6 , bnc|VALOR[0]~6, tp1, 1
instance = comp, \bnc|VALOR[1]~13 , bnc|VALOR[1]~13, tp1, 1
instance = comp, \bnc|Registradores[7][1] , bnc|Registradores[7][1], tp1, 1
instance = comp, \bnc|VALOR[1]~18 , bnc|VALOR[1]~18, tp1, 1
instance = comp, \bnc|VALOR[1]~19 , bnc|VALOR[1]~19, tp1, 1
instance = comp, \bnc|Registradores[1][2] , bnc|Registradores[1][2], tp1, 1
instance = comp, \bnc|VALOR[2]~26 , bnc|VALOR[2]~26, tp1, 1
instance = comp, \bnc|VALOR[2]~27 , bnc|VALOR[2]~27, tp1, 1
instance = comp, \bnc|VALOR[2]~29 , bnc|VALOR[2]~29, tp1, 1
instance = comp, \bnc|VALOR[3]~35 , bnc|VALOR[3]~35, tp1, 1
instance = comp, \bnc|Registradores[10][4] , bnc|Registradores[10][4], tp1, 1
instance = comp, \bnc|Registradores[9][4] , bnc|Registradores[9][4], tp1, 1
instance = comp, \bnc|VALOR[4]~46 , bnc|VALOR[4]~46, tp1, 1
instance = comp, \bnc|VALOR[4]~47 , bnc|VALOR[4]~47, tp1, 1
instance = comp, \bnc|VALOR[4]~48 , bnc|VALOR[4]~48, tp1, 1
instance = comp, \bnc|VALOR[4]~51 , bnc|VALOR[4]~51, tp1, 1
instance = comp, \bnc|Registradores[14][5] , bnc|Registradores[14][5], tp1, 1
instance = comp, \bnc|VALOR[5]~57 , bnc|VALOR[5]~57, tp1, 1
instance = comp, \bnc|VALOR[5]~58 , bnc|VALOR[5]~58, tp1, 1
instance = comp, \bnc|VALOR[5]~59 , bnc|VALOR[5]~59, tp1, 1
instance = comp, \bnc|VALOR[5]~60 , bnc|VALOR[5]~60, tp1, 1
instance = comp, \bnc|VALOR[5]~61 , bnc|VALOR[5]~61, tp1, 1
instance = comp, \bnc|Registradores[11][5] , bnc|Registradores[11][5], tp1, 1
instance = comp, \bnc|Registradores[3][5] , bnc|Registradores[3][5], tp1, 1
instance = comp, \bnc|VALOR[6]~70 , bnc|VALOR[6]~70, tp1, 1
instance = comp, \bnc|VALOR[6]~73 , bnc|VALOR[6]~73, tp1, 1
instance = comp, \bnc|VALOR[6]~74 , bnc|VALOR[6]~74, tp1, 1
instance = comp, \bnc|VALOR[7]~77 , bnc|VALOR[7]~77, tp1, 1
instance = comp, \bnc|VALOR[7]~79 , bnc|VALOR[7]~79, tp1, 1
instance = comp, \bnc|VALOR[7]~80 , bnc|VALOR[7]~80, tp1, 1
instance = comp, \bnc|VALOR[7]~84 , bnc|VALOR[7]~84, tp1, 1
instance = comp, \bnc|VALOR[7]~85 , bnc|VALOR[7]~85, tp1, 1
instance = comp, \bnc|VALOR[8]~95 , bnc|VALOR[8]~95, tp1, 1
instance = comp, \bnc|VALOR[8]~96 , bnc|VALOR[8]~96, tp1, 1
instance = comp, \bnc|Registradores[2][9] , bnc|Registradores[2][9], tp1, 1
instance = comp, \bnc|VALOR[9]~99 , bnc|VALOR[9]~99, tp1, 1
instance = comp, \bnc|Registradores[14][9] , bnc|Registradores[14][9], tp1, 1
instance = comp, \bnc|VALOR[9]~100 , bnc|VALOR[9]~100, tp1, 1
instance = comp, \bnc|VALOR[9]~103 , bnc|VALOR[9]~103, tp1, 1
instance = comp, \bnc|VALOR[9]~104 , bnc|VALOR[9]~104, tp1, 1
instance = comp, \bnc|Registradores[15][9] , bnc|Registradores[15][9], tp1, 1
instance = comp, \bnc|VALOR[10]~112 , bnc|VALOR[10]~112, tp1, 1
instance = comp, \bnc|VALOR[10]~113 , bnc|VALOR[10]~113, tp1, 1
instance = comp, \bnc|VALOR[10]~114 , bnc|VALOR[10]~114, tp1, 1
instance = comp, \bnc|VALOR[10]~115 , bnc|VALOR[10]~115, tp1, 1
instance = comp, \bnc|VALOR[10]~116 , bnc|VALOR[10]~116, tp1, 1
instance = comp, \bnc|Registradores[15][10] , bnc|Registradores[15][10], tp1, 1
instance = comp, \bnc|Registradores[5][11] , bnc|Registradores[5][11], tp1, 1
instance = comp, \bnc|VALOR[11]~121 , bnc|VALOR[11]~121, tp1, 1
instance = comp, \bnc|VALOR[11]~122 , bnc|VALOR[11]~122, tp1, 1
instance = comp, \bnc|VALOR[11]~123 , bnc|VALOR[11]~123, tp1, 1
instance = comp, \bnc|VALOR[11]~124 , bnc|VALOR[11]~124, tp1, 1
instance = comp, \bnc|Registradores[4][11] , bnc|Registradores[4][11], tp1, 1
instance = comp, \bnc|VALOR[11]~125 , bnc|VALOR[11]~125, tp1, 1
instance = comp, \bnc|Registradores[12][11] , bnc|Registradores[12][11], tp1, 1
instance = comp, \bnc|VALOR[11]~126 , bnc|VALOR[11]~126, tp1, 1
instance = comp, \bnc|VALOR[11]~127 , bnc|VALOR[11]~127, tp1, 1
instance = comp, \bnc|Registradores[7][11] , bnc|Registradores[7][11], tp1, 1
instance = comp, \bnc|Registradores[3][11] , bnc|Registradores[3][11], tp1, 1
instance = comp, \bnc|VALOR[11]~128 , bnc|VALOR[11]~128, tp1, 1
instance = comp, \bnc|VALOR[11]~129 , bnc|VALOR[11]~129, tp1, 1
instance = comp, \bnc|VALOR[11]~130 , bnc|VALOR[11]~130, tp1, 1
instance = comp, \bnc|Registradores[9][12] , bnc|Registradores[9][12], tp1, 1
instance = comp, \bnc|VALOR[12]~136 , bnc|VALOR[12]~136, tp1, 1
instance = comp, \bnc|VALOR[12]~137 , bnc|VALOR[12]~137, tp1, 1
instance = comp, \bnc|VALOR[12]~139 , bnc|VALOR[12]~139, tp1, 1
instance = comp, \bnc|VALOR[12]~140 , bnc|VALOR[12]~140, tp1, 1
instance = comp, \bnc|VALOR[13]~143 , bnc|VALOR[13]~143, tp1, 1
instance = comp, \bnc|VALOR[14]~154 , bnc|VALOR[14]~154, tp1, 1
instance = comp, \bnc|VALOR[14]~155 , bnc|VALOR[14]~155, tp1, 1
instance = comp, \bnc|Registradores[1][14] , bnc|Registradores[1][14], tp1, 1
instance = comp, \bnc|VALOR[15]~167 , bnc|VALOR[15]~167, tp1, 1
instance = comp, \bnc|VALOR[15]~168 , bnc|VALOR[15]~168, tp1, 1
instance = comp, \bnc|VALOR[15]~172 , bnc|VALOR[15]~172, tp1, 1
instance = comp, \alu|RegALUout~21 , alu|RegALUout~21, tp1, 1
instance = comp, \bnc|B[5] , bnc|B[5], tp1, 1
instance = comp, \bnc|B[9] , bnc|B[9], tp1, 1
instance = comp, \ctl|signal[12] , ctl|signal[12], tp1, 1
instance = comp, \Equal0~0 , Equal0~0, tp1, 1
instance = comp, \alu|ShiftRight0~14 , alu|ShiftRight0~14, tp1, 1
instance = comp, \mxB|Mux4~2 , mxB|Mux4~2, tp1, 1
instance = comp, \alu|RegALUout[1]~40 , alu|RegALUout[1]~40, tp1, 1
instance = comp, \alu|ShiftRight0~16 , alu|ShiftRight0~16, tp1, 1
instance = comp, \alu|ShiftRight0~18 , alu|ShiftRight0~18, tp1, 1
instance = comp, \alu|RegALUout[1]~41 , alu|RegALUout[1]~41, tp1, 1
instance = comp, \alu|RegALUout[1]~42 , alu|RegALUout[1]~42, tp1, 1
instance = comp, \alu|RegALUout~44 , alu|RegALUout~44, tp1, 1
instance = comp, \alu|ShiftLeft0~6 , alu|ShiftLeft0~6, tp1, 1
instance = comp, \alu|ShiftLeft0~7 , alu|ShiftLeft0~7, tp1, 1
instance = comp, \alu|RegALUout~49 , alu|RegALUout~49, tp1, 1
instance = comp, \alu|RegALUout[2]~51 , alu|RegALUout[2]~51, tp1, 1
instance = comp, \alu|RegALUout[2]~52 , alu|RegALUout[2]~52, tp1, 1
instance = comp, \alu|RegALUout[2]~53 , alu|RegALUout[2]~53, tp1, 1
instance = comp, \alu|RegALUout[2]~54 , alu|RegALUout[2]~54, tp1, 1
instance = comp, \alu|RegALUout[2]~55 , alu|RegALUout[2]~55, tp1, 1
instance = comp, \alu|RegALUout[2]~56 , alu|RegALUout[2]~56, tp1, 1
instance = comp, \alu|RegALUout[2]~57 , alu|RegALUout[2]~57, tp1, 1
instance = comp, \alu|ShiftLeft0~11 , alu|ShiftLeft0~11, tp1, 1
instance = comp, \alu|ShiftLeft0~13 , alu|ShiftLeft0~13, tp1, 1
instance = comp, \alu|RegALUout[4]~75 , alu|RegALUout[4]~75, tp1, 1
instance = comp, \alu|RegALUout[5]~77 , alu|RegALUout[5]~77, tp1, 1
instance = comp, \alu|RegALUout[5]~78 , alu|RegALUout[5]~78, tp1, 1
instance = comp, \alu|RegALUout[5]~79 , alu|RegALUout[5]~79, tp1, 1
instance = comp, \alu|RegALUout[5]~80 , alu|RegALUout[5]~80, tp1, 1
instance = comp, \alu|RegALUout[6]~88 , alu|RegALUout[6]~88, tp1, 1
instance = comp, \alu|RegALUout[7]~91 , alu|RegALUout[7]~91, tp1, 1
instance = comp, \alu|RegALUout[7]~92 , alu|RegALUout[7]~92, tp1, 1
instance = comp, \alu|ShiftLeft0~21 , alu|ShiftLeft0~21, tp1, 1
instance = comp, \alu|ShiftLeft0~22 , alu|ShiftLeft0~22, tp1, 1
instance = comp, \alu|ShiftLeft0~23 , alu|ShiftLeft0~23, tp1, 1
instance = comp, \alu|RegALUout~98 , alu|RegALUout~98, tp1, 1
instance = comp, \alu|RegALUout~106 , alu|RegALUout~106, tp1, 1
instance = comp, \alu|RegALUout[9]~107 , alu|RegALUout[9]~107, tp1, 1
instance = comp, \alu|RegALUout[9]~108 , alu|RegALUout[9]~108, tp1, 1
instance = comp, \alu|RegALUout~110 , alu|RegALUout~110, tp1, 1
instance = comp, \alu|RegALUout~114 , alu|RegALUout~114, tp1, 1
instance = comp, \alu|RegALUout[10]~115 , alu|RegALUout[10]~115, tp1, 1
instance = comp, \alu|RegALUout[11]~124 , alu|RegALUout[11]~124, tp1, 1
instance = comp, \alu|ShiftLeft0~34 , alu|ShiftLeft0~34, tp1, 1
instance = comp, \alu|RegALUout[12]~129 , alu|RegALUout[12]~129, tp1, 1
instance = comp, \alu|RegALUout[12]~130 , alu|RegALUout[12]~130, tp1, 1
instance = comp, \alu|ShiftLeft0~35 , alu|ShiftLeft0~35, tp1, 1
instance = comp, \alu|RegALUout[13]~141 , alu|RegALUout[13]~141, tp1, 1
instance = comp, \alu|RegALUout[13]~142 , alu|RegALUout[13]~142, tp1, 1
instance = comp, \alu|RegALUout[13]~143 , alu|RegALUout[13]~143, tp1, 1
instance = comp, \alu|RegALUout~146 , alu|RegALUout~146, tp1, 1
instance = comp, \alu|RegALUout[15]~147 , alu|RegALUout[15]~147, tp1, 1
instance = comp, \alu|RegALUout[14]~148 , alu|RegALUout[14]~148, tp1, 1
instance = comp, \alu|RegALUout[14]~149 , alu|RegALUout[14]~149, tp1, 1
instance = comp, \alu|RegALUout[14]~150 , alu|RegALUout[14]~150, tp1, 1
instance = comp, \alu|ShiftLeft0~36 , alu|ShiftLeft0~36, tp1, 1
instance = comp, \alu|RegALUout[14]~151 , alu|RegALUout[14]~151, tp1, 1
instance = comp, \alu|RegALUout~152 , alu|RegALUout~152, tp1, 1
instance = comp, \alu|RegALUout[15]~153 , alu|RegALUout[15]~153, tp1, 1
instance = comp, \alu|RegALUout[14]~154 , alu|RegALUout[14]~154, tp1, 1
instance = comp, \alu|RegALUout[14]~155 , alu|RegALUout[14]~155, tp1, 1
instance = comp, \alu|RegALUout[14]~156 , alu|RegALUout[14]~156, tp1, 1
instance = comp, \alu|RegALUout[15]~158 , alu|RegALUout[15]~158, tp1, 1
instance = comp, \alu|RegALUout[15]~159 , alu|RegALUout[15]~159, tp1, 1
instance = comp, \alu|RegALUout[15]~160 , alu|RegALUout[15]~160, tp1, 1
instance = comp, \alu|RegALUout[15]~161 , alu|RegALUout[15]~161, tp1, 1
instance = comp, \alu|RegALUout[15]~163 , alu|RegALUout[15]~163, tp1, 1
instance = comp, \alu|RegALUout[15]~164 , alu|RegALUout[15]~164, tp1, 1
instance = comp, \alu|RegALUout[15]~165 , alu|RegALUout[15]~165, tp1, 1
instance = comp, \alu|regZero~7 , alu|regZero~7, tp1, 1
instance = comp, \alu|regZero~8 , alu|regZero~8, tp1, 1
instance = comp, \display_LCD|conta_clock[0] , display_LCD|conta_clock[0], tp1, 1
instance = comp, \bnc|A[11] , bnc|A[11], tp1, 1
instance = comp, \bnc|Mux31~2 , bnc|Mux31~2, tp1, 1
instance = comp, \bnc|Mux31~3 , bnc|Mux31~3, tp1, 1
instance = comp, \bnc|Mux31~7 , bnc|Mux31~7, tp1, 1
instance = comp, \bnc|Mux31~8 , bnc|Mux31~8, tp1, 1
instance = comp, \bnc|A[13] , bnc|A[13], tp1, 1
instance = comp, \alc|aux[3]~0 , alc|aux[3]~0, tp1, 1
instance = comp, \bnc|Mux20~0 , bnc|Mux20~0, tp1, 1
instance = comp, \bnc|Mux20~1 , bnc|Mux20~1, tp1, 1
instance = comp, \bnc|Mux20~2 , bnc|Mux20~2, tp1, 1
instance = comp, \bnc|Mux20~3 , bnc|Mux20~3, tp1, 1
instance = comp, \bnc|Mux24~7 , bnc|Mux24~7, tp1, 1
instance = comp, \bnc|Mux24~8 , bnc|Mux24~8, tp1, 1
instance = comp, \bnc|Mux25~7 , bnc|Mux25~7, tp1, 1
instance = comp, \bnc|Mux26~0 , bnc|Mux26~0, tp1, 1
instance = comp, \bnc|Mux26~1 , bnc|Mux26~1, tp1, 1
instance = comp, \bnc|Mux26~2 , bnc|Mux26~2, tp1, 1
instance = comp, \bnc|Mux26~3 , bnc|Mux26~3, tp1, 1
instance = comp, \bnc|Mux26~4 , bnc|Mux26~4, tp1, 1
instance = comp, \bnc|Mux26~5 , bnc|Mux26~5, tp1, 1
instance = comp, \bnc|Mux26~6 , bnc|Mux26~6, tp1, 1
instance = comp, \bnc|Mux26~7 , bnc|Mux26~7, tp1, 1
instance = comp, \bnc|Mux26~8 , bnc|Mux26~8, tp1, 1
instance = comp, \bnc|Mux26~9 , bnc|Mux26~9, tp1, 1
instance = comp, \bnc|Mux27~0 , bnc|Mux27~0, tp1, 1
instance = comp, \bnc|Mux27~1 , bnc|Mux27~1, tp1, 1
instance = comp, \bnc|Mux18~0 , bnc|Mux18~0, tp1, 1
instance = comp, \bnc|Mux18~1 , bnc|Mux18~1, tp1, 1
instance = comp, \bnc|Mux17~0 , bnc|Mux17~0, tp1, 1
instance = comp, \bnc|Mux16~2 , bnc|Mux16~2, tp1, 1
instance = comp, \bnc|Mux16~7 , bnc|Mux16~7, tp1, 1
instance = comp, \bnc|Mux16~8 , bnc|Mux16~8, tp1, 1
instance = comp, \bnc|Mux23~0 , bnc|Mux23~0, tp1, 1
instance = comp, \bnc|Mux23~7 , bnc|Mux23~7, tp1, 1
instance = comp, \bnc|Mux23~8 , bnc|Mux23~8, tp1, 1
instance = comp, \bnc|Mux22~0 , bnc|Mux22~0, tp1, 1
instance = comp, \bnc|Mux22~1 , bnc|Mux22~1, tp1, 1
instance = comp, \bnc|Mux22~2 , bnc|Mux22~2, tp1, 1
instance = comp, \bnc|Mux22~3 , bnc|Mux22~3, tp1, 1
instance = comp, \bnc|Mux22~4 , bnc|Mux22~4, tp1, 1
instance = comp, \bnc|Mux22~5 , bnc|Mux22~5, tp1, 1
instance = comp, \bnc|Mux22~6 , bnc|Mux22~6, tp1, 1
instance = comp, \bnc|Mux22~7 , bnc|Mux22~7, tp1, 1
instance = comp, \bnc|Mux22~8 , bnc|Mux22~8, tp1, 1
instance = comp, \bnc|Mux22~9 , bnc|Mux22~9, tp1, 1
instance = comp, \bnc|Mux28~2 , bnc|Mux28~2, tp1, 1
instance = comp, \bnc|Mux28~3 , bnc|Mux28~3, tp1, 1
instance = comp, \bnc|Mux28~4 , bnc|Mux28~4, tp1, 1
instance = comp, \bnc|Mux28~5 , bnc|Mux28~5, tp1, 1
instance = comp, \bnc|Mux28~6 , bnc|Mux28~6, tp1, 1
instance = comp, \ctl|Mux3~0 , ctl|Mux3~0, tp1, 1
instance = comp, \ctl|Mux12~0 , ctl|Mux12~0, tp1, 1
instance = comp, \bnc|Mux46~4 , bnc|Mux46~4, tp1, 1
instance = comp, \bnc|Mux46~5 , bnc|Mux46~5, tp1, 1
instance = comp, \bnc|Mux46~7 , bnc|Mux46~7, tp1, 1
instance = comp, \bnc|Mux46~8 , bnc|Mux46~8, tp1, 1
instance = comp, \bnc|Mux42~7 , bnc|Mux42~7, tp1, 1
instance = comp, \bnc|Mux42~8 , bnc|Mux42~8, tp1, 1
instance = comp, \bnc|Mux41~2 , bnc|Mux41~2, tp1, 1
instance = comp, \bnc|Mux41~3 , bnc|Mux41~3, tp1, 1
instance = comp, \bnc|Mux41~4 , bnc|Mux41~4, tp1, 1
instance = comp, \bnc|Mux41~5 , bnc|Mux41~5, tp1, 1
instance = comp, \bnc|Mux41~6 , bnc|Mux41~6, tp1, 1
instance = comp, \bnc|Mux40~0 , bnc|Mux40~0, tp1, 1
instance = comp, \bnc|Mux40~1 , bnc|Mux40~1, tp1, 1
instance = comp, \bnc|Mux38~0 , bnc|Mux38~0, tp1, 1
instance = comp, \bnc|Mux38~1 , bnc|Mux38~1, tp1, 1
instance = comp, \bnc|Mux37~0 , bnc|Mux37~0, tp1, 1
instance = comp, \bnc|Mux37~1 , bnc|Mux37~1, tp1, 1
instance = comp, \bnc|Mux34~2 , bnc|Mux34~2, tp1, 1
instance = comp, \bnc|Mux34~3 , bnc|Mux34~3, tp1, 1
instance = comp, \bnc|Mux34~4 , bnc|Mux34~4, tp1, 1
instance = comp, \bnc|Mux34~5 , bnc|Mux34~5, tp1, 1
instance = comp, \bnc|Mux34~6 , bnc|Mux34~6, tp1, 1
instance = comp, \bnc|Mux33~2 , bnc|Mux33~2, tp1, 1
instance = comp, \bnc|Mux33~3 , bnc|Mux33~3, tp1, 1
instance = comp, \bnc|Mux33~4 , bnc|Mux33~4, tp1, 1
instance = comp, \bnc|Mux33~5 , bnc|Mux33~5, tp1, 1
instance = comp, \bnc|Mux33~6 , bnc|Mux33~6, tp1, 1
instance = comp, \bnc|Mux32~0 , bnc|Mux32~0, tp1, 1
instance = comp, \bnc|Mux32~1 , bnc|Mux32~1, tp1, 1
instance = comp, \bnc|Mux32~2 , bnc|Mux32~2, tp1, 1
instance = comp, \Add0~12 , Add0~12, tp1, 1
instance = comp, \bnc|Mux4~0 , bnc|Mux4~0, tp1, 1
instance = comp, \bnc|Mux4~1 , bnc|Mux4~1, tp1, 1
instance = comp, \bnc|Mux4~2 , bnc|Mux4~2, tp1, 1
instance = comp, \bnc|Mux4~3 , bnc|Mux4~3, tp1, 1
instance = comp, \bnc|Mux4~4 , bnc|Mux4~4, tp1, 1
instance = comp, \bnc|Mux4~5 , bnc|Mux4~5, tp1, 1
instance = comp, \bnc|Mux4~6 , bnc|Mux4~6, tp1, 1
instance = comp, \bnc|Mux4~7 , bnc|Mux4~7, tp1, 1
instance = comp, \bnc|Mux4~8 , bnc|Mux4~8, tp1, 1
instance = comp, \bnc|Mux4~9 , bnc|Mux4~9, tp1, 1
instance = comp, \bnc|Mux6~7 , bnc|Mux6~7, tp1, 1
instance = comp, \bnc|Mux6~8 , bnc|Mux6~8, tp1, 1
instance = comp, \bnc|Mux5~2 , bnc|Mux5~2, tp1, 1
instance = comp, \bnc|Mux7~0 , bnc|Mux7~0, tp1, 1
instance = comp, \bnc|Mux7~1 , bnc|Mux7~1, tp1, 1
instance = comp, \bnc|Mux0~7 , bnc|Mux0~7, tp1, 1
instance = comp, \bnc|Mux0~8 , bnc|Mux0~8, tp1, 1
instance = comp, \bnc|Mux1~7 , bnc|Mux1~7, tp1, 1
instance = comp, \bnc|Mux1~8 , bnc|Mux1~8, tp1, 1
instance = comp, \bnc|Mux2~0 , bnc|Mux2~0, tp1, 1
instance = comp, \bnc|Mux2~1 , bnc|Mux2~1, tp1, 1
instance = comp, \bnc|Mux2~2 , bnc|Mux2~2, tp1, 1
instance = comp, \bnc|Mux2~3 , bnc|Mux2~3, tp1, 1
instance = comp, \bnc|Mux2~4 , bnc|Mux2~4, tp1, 1
instance = comp, \bnc|Mux2~5 , bnc|Mux2~5, tp1, 1
instance = comp, \bnc|Mux2~6 , bnc|Mux2~6, tp1, 1
instance = comp, \bnc|Mux2~7 , bnc|Mux2~7, tp1, 1
instance = comp, \bnc|Mux2~8 , bnc|Mux2~8, tp1, 1
instance = comp, \bnc|Mux2~9 , bnc|Mux2~9, tp1, 1
instance = comp, \bnc|Mux15~0 , bnc|Mux15~0, tp1, 1
instance = comp, \bnc|Mux15~1 , bnc|Mux15~1, tp1, 1
instance = comp, \bnc|Mux13~0 , bnc|Mux13~0, tp1, 1
instance = comp, \bnc|Mux8~2 , bnc|Mux8~2, tp1, 1
instance = comp, \bnc|Mux8~7 , bnc|Mux8~7, tp1, 1
instance = comp, \bnc|Mux8~8 , bnc|Mux8~8, tp1, 1
instance = comp, \bnc|Mux10~2 , bnc|Mux10~2, tp1, 1
instance = comp, \bnc|Mux10~7 , bnc|Mux10~7, tp1, 1
instance = comp, \bnc|Mux10~8 , bnc|Mux10~8, tp1, 1
instance = comp, \bnc|Mux11~2 , bnc|Mux11~2, tp1, 1
instance = comp, \bnc|Mux11~3 , bnc|Mux11~3, tp1, 1
instance = comp, \bnc|Mux11~4 , bnc|Mux11~4, tp1, 1
instance = comp, \bnc|Mux11~5 , bnc|Mux11~5, tp1, 1
instance = comp, \bnc|Mux11~6 , bnc|Mux11~6, tp1, 1
instance = comp, \display_LCD|Selector1~7 , display_LCD|Selector1~7, tp1, 1
instance = comp, \alu|ShiftLeft0~37 , alu|ShiftLeft0~37, tp1, 1
instance = comp, \alu|ShiftLeft0~38 , alu|ShiftLeft0~38, tp1, 1
instance = comp, \alu|RegALUout[13]~168 , alu|RegALUout[13]~168, tp1, 1
instance = comp, \alu|RegALUout[7]~169 , alu|RegALUout[7]~169, tp1, 1
instance = comp, \display_LCD|conta_clock[0]~42 , display_LCD|conta_clock[0]~42, tp1, 1
instance = comp, \endereco[1] , endereco[1], tp1, 1
instance = comp, \endereco[5] , endereco[5], tp1, 1
instance = comp, \immediate[3] , immediate[3], tp1, 1
instance = comp, \bnch[1] , bnch[1], tp1, 1
instance = comp, \bnch[2] , bnch[2], tp1, 1
instance = comp, \bnch[3] , bnch[3], tp1, 1
instance = comp, \CLOCK_50~I , CLOCK_50, tp1, 1
instance = comp, \CLOCK_50~clkctrl , CLOCK_50~clkctrl, tp1, 1
instance = comp, \EscrevePC~clkctrl , EscrevePC~clkctrl, tp1, 1
instance = comp, \bnc|Registradores[7][1]~feeder , bnc|Registradores[7][1]~feeder, tp1, 1
instance = comp, \bnc|Registradores[9][4]~feeder , bnc|Registradores[9][4]~feeder, tp1, 1
instance = comp, \bnc|Registradores[4][11]~feeder , bnc|Registradores[4][11]~feeder, tp1, 1
instance = comp, \bnc|Registradores[9][12]~feeder , bnc|Registradores[9][12]~feeder, tp1, 1
instance = comp, \bnc|Registradores[1][14]~feeder , bnc|Registradores[1][14]~feeder, tp1, 1
instance = comp, \ctl|Mux18~1 , ctl|Mux18~1, tp1, 1
instance = comp, \ctl|Mux17~0 , ctl|Mux17~0, tp1, 1
instance = comp, \ctl|Mux3~1 , ctl|Mux3~1, tp1, 1
instance = comp, \ctl|signal[11]~feeder , ctl|signal[11]~feeder, tp1, 1
instance = comp, \~GND , ~GND, tp1, 1
instance = comp, \ctl|Mux16~0 , ctl|Mux16~0, tp1, 1
instance = comp, \ctl|Mux11~0 , ctl|Mux11~0, tp1, 1
instance = comp, \ctl|signal[9]~1 , ctl|signal[9]~1, tp1, 1
instance = comp, \ctl|signal[4] , ctl|signal[4], tp1, 1
instance = comp, \ctl|Mux13~0 , ctl|Mux13~0, tp1, 1
instance = comp, \ctl|signal[2]~0 , ctl|signal[2]~0, tp1, 1
instance = comp, \ctl|Mux13~1 , ctl|Mux13~1, tp1, 1
instance = comp, \ctl|signal[2] , ctl|signal[2], tp1, 1
instance = comp, \Equal0~3 , Equal0~3, tp1, 1
instance = comp, \ctl|signal[13]~feeder , ctl|signal[13]~feeder, tp1, 1
instance = comp, \ctl|signal[13] , ctl|signal[13], tp1, 1
instance = comp, \Equal5~0 , Equal5~0, tp1, 1
instance = comp, \ctl|signal[15]~feeder , ctl|signal[15]~feeder, tp1, 1
instance = comp, \state[0]~_wirecell , state[0]~_wirecell, tp1, 1
instance = comp, \ctl|signal[15] , ctl|signal[15], tp1, 1
instance = comp, \Equal0~2 , Equal0~2, tp1, 1
instance = comp, \ctl|signal[8]~feeder , ctl|signal[8]~feeder, tp1, 1
instance = comp, \ctl|signal[8] , ctl|signal[8], tp1, 1
instance = comp, \ctl|Mux19~7 , ctl|Mux19~7, tp1, 1
instance = comp, \ctl|signal[6] , ctl|signal[6], tp1, 1
instance = comp, \ctl|signal[10] , ctl|signal[10], tp1, 1
instance = comp, \Equal0~1 , Equal0~1, tp1, 1
instance = comp, \Equal0~4 , Equal0~4, tp1, 1
instance = comp, \Equal0~4clkctrl , Equal0~4clkctrl, tp1, 1
instance = comp, \EscreveMem~clkctrl , EscreveMem~clkctrl, tp1, 1
instance = comp, \ctl|Mux8~0 , ctl|Mux8~0, tp1, 1
instance = comp, \ctl|signal[7] , ctl|signal[7], tp1, 1
instance = comp, \LeMem~clkctrl , LeMem~clkctrl, tp1, 1
instance = comp, \mem|Equal0~0 , mem|Equal0~0, tp1, 1
instance = comp, \ctl|Mux18~4 , ctl|Mux18~4, tp1, 1
instance = comp, \ctl|signal[1] , ctl|signal[1], tp1, 1
instance = comp, \bnc|Registradores[0][11]~0 , bnc|Registradores[0][11]~0, tp1, 1
instance = comp, \Equal5~1 , Equal5~1, tp1, 1
instance = comp, \OrigPC[1] , OrigPC[1], tp1, 1
instance = comp, \ctl|Mux1~0 , ctl|Mux1~0, tp1, 1
instance = comp, \ctl|signal[14] , ctl|signal[14], tp1, 1
instance = comp, \OrigPC[0] , OrigPC[0], tp1, 1
instance = comp, \mxPC2|Mux6~0 , mxPC2|Mux6~0, tp1, 1
instance = comp, \mxPC2|Mux6~0clkctrl , mxPC2|Mux6~0clkctrl, tp1, 1
instance = comp, \regjump[5]~2 , regjump[5]~2, tp1, 1
instance = comp, \Equal5~1clkctrl , Equal5~1clkctrl, tp1, 1
instance = comp, \OpALU[0] , OpALU[0], tp1, 1
instance = comp, \alc|always0~1 , alc|always0~1, tp1, 1
instance = comp, \alc|always0~0 , alc|always0~0, tp1, 1
instance = comp, \alc|aux[3]~1 , alc|aux[3]~1, tp1, 1
instance = comp, \OpALU[1] , OpALU[1], tp1, 1
instance = comp, \alc|aux~6 , alc|aux~6, tp1, 1
instance = comp, \alc|aux[3] , alc|aux[3], tp1, 1
instance = comp, \alc|aux[3]~clkctrl , alc|aux[3]~clkctrl, tp1, 1
instance = comp, \alu|RegALUout[2] , alu|RegALUout[2], tp1, 1
instance = comp, \mxDT|Data[2]~2 , mxDT|Data[2]~2, tp1, 1
instance = comp, \bnc|Registradores~19 , bnc|Registradores~19, tp1, 1
instance = comp, \bnc|Registradores[6][2]~feeder , bnc|Registradores[6][2]~feeder, tp1, 1
instance = comp, \regADDRB[2]~2 , regADDRB[2]~2, tp1, 1
instance = comp, \regADDRB[2] , regADDRB[2], tp1, 1
instance = comp, \bnc|Registradores~20 , bnc|Registradores~20, tp1, 1
instance = comp, \ctl|Mux19~4 , ctl|Mux19~4, tp1, 1
instance = comp, \alc|aux~3 , alc|aux~3, tp1, 1
instance = comp, \alc|aux~4 , alc|aux~4, tp1, 1
instance = comp, \alc|aux[0] , alc|aux[0], tp1, 1
instance = comp, \alc|aux~2 , alc|aux~2, tp1, 1
instance = comp, \alc|aux[2] , alc|aux[2], tp1, 1
instance = comp, \alu|RegALUout[1]~22 , alu|RegALUout[1]~22, tp1, 1
instance = comp, \OrigBALU[1] , OrigBALU[1], tp1, 1
instance = comp, \ctl|Mux12~1 , ctl|Mux12~1, tp1, 1
instance = comp, \ctl|signal[3] , ctl|signal[3], tp1, 1
instance = comp, \OrigBALU[0] , OrigBALU[0], tp1, 1
instance = comp, \ctl|Equal0~1 , ctl|Equal0~1, tp1, 1
instance = comp, \mxB|Mux2~0 , mxB|Mux2~0, tp1, 1
instance = comp, \regADDRB[0]~0 , regADDRB[0]~0, tp1, 1
instance = comp, \regADDRB[0] , regADDRB[0], tp1, 1
instance = comp, \bnc|Decoder0~1 , bnc|Decoder0~1, tp1, 1
instance = comp, \bnc|Registradores[9][7]~3 , bnc|Registradores[9][7]~3, tp1, 1
instance = comp, \bnc|Registradores[9][3] , bnc|Registradores[9][3], tp1, 1
instance = comp, \bnc|Decoder0~13 , bnc|Decoder0~13, tp1, 1
instance = comp, \bnc|Registradores[14][15]~15 , bnc|Registradores[14][15]~15, tp1, 1
instance = comp, \bnc|Registradores[14][7] , bnc|Registradores[14][7], tp1, 1
instance = comp, \bnc|Decoder0~8 , bnc|Decoder0~8, tp1, 1
instance = comp, \bnc|Registradores[2][2]~10 , bnc|Registradores[2][2]~10, tp1, 1
instance = comp, \bnc|Registradores[2][7] , bnc|Registradores[2][7], tp1, 1
instance = comp, \KEY[1]~I , KEY[1], tp1, 1
instance = comp, \bnc|Decoder0~0 , bnc|Decoder0~0, tp1, 1
instance = comp, \bnc|Registradores[10][7]~2 , bnc|Registradores[10][7]~2, tp1, 1
instance = comp, \bnc|Registradores[10][7] , bnc|Registradores[10][7], tp1, 1
instance = comp, \bnc|Mux24~0 , bnc|Mux24~0, tp1, 1
instance = comp, \bnc|Mux24~1 , bnc|Mux24~1, tp1, 1
instance = comp, \bnc|Decoder0~6 , bnc|Decoder0~6, tp1, 1
instance = comp, \bnc|Registradores[4][3]~8 , bnc|Registradores[4][3]~8, tp1, 1
instance = comp, \bnc|Registradores[4][7] , bnc|Registradores[4][7], tp1, 1
instance = comp, \bnc|Decoder0~14 , bnc|Decoder0~14, tp1, 1
instance = comp, \bnc|Registradores[12][5]~16 , bnc|Registradores[12][5]~16, tp1, 1
instance = comp, \bnc|Registradores[12][7] , bnc|Registradores[12][7], tp1, 1
instance = comp, \bnc|Decoder0~2 , bnc|Decoder0~2, tp1, 1
instance = comp, \bnc|Registradores[8][8]~4 , bnc|Registradores[8][8]~4, tp1, 1
instance = comp, \bnc|Registradores[8][7] , bnc|Registradores[8][7], tp1, 1
instance = comp, \bnc|Registradores[0][7]~feeder , bnc|Registradores[0][7]~feeder, tp1, 1
instance = comp, \bnc|Decoder0~10 , bnc|Decoder0~10, tp1, 1
instance = comp, \bnc|Registradores[0][11]~12 , bnc|Registradores[0][11]~12, tp1, 1
instance = comp, \bnc|Registradores[0][7] , bnc|Registradores[0][7], tp1, 1
instance = comp, \bnc|Mux24~4 , bnc|Mux24~4, tp1, 1
instance = comp, \bnc|Mux24~5 , bnc|Mux24~5, tp1, 1
instance = comp, \bnc|Registradores[9][7] , bnc|Registradores[9][7], tp1, 1
instance = comp, \bnc|Registradores[5][7]~feeder , bnc|Registradores[5][7]~feeder, tp1, 1
instance = comp, \bnc|Registradores[5][7] , bnc|Registradores[5][7], tp1, 1
instance = comp, \bnc|Mux24~2 , bnc|Mux24~2, tp1, 1
instance = comp, \bnc|Mux24~3 , bnc|Mux24~3, tp1, 1
instance = comp, \bnc|Mux24~6 , bnc|Mux24~6, tp1, 1
instance = comp, \bnc|Mux24~9 , bnc|Mux24~9, tp1, 1
instance = comp, \bnc|B[7] , bnc|B[7], tp1, 1
instance = comp, \mxB|Data[7]~27 , mxB|Data[7]~27, tp1, 1
instance = comp, \regADDRA[2]~3 , regADDRA[2]~3, tp1, 1
instance = comp, \regADDRA[2] , regADDRA[2], tp1, 1
instance = comp, \bnc|Registradores[6][7] , bnc|Registradores[6][7], tp1, 1
instance = comp, \alc|aux~5 , alc|aux~5, tp1, 1
instance = comp, \alc|aux[1] , alc|aux[1], tp1, 1
instance = comp, \alu|RegALUout[1]~35 , alu|RegALUout[1]~35, tp1, 1
instance = comp, \mxB|Data[9]~25 , mxB|Data[9]~25, tp1, 1
instance = comp, \alu|RegALUout[15] , alu|RegALUout[15], tp1, 1
instance = comp, \mxDT|Data[15]~15 , mxDT|Data[15]~15, tp1, 1
instance = comp, \bnc|Registradores~32 , bnc|Registradores~32, tp1, 1
instance = comp, \bnc|Registradores[6][15] , bnc|Registradores[6][15], tp1, 1
instance = comp, \bnc|Registradores[14][15] , bnc|Registradores[14][15], tp1, 1
instance = comp, \bnc|Registradores[2][15] , bnc|Registradores[2][15], tp1, 1
instance = comp, \bnc|Mux16~0 , bnc|Mux16~0, tp1, 1
instance = comp, \bnc|Mux16~1 , bnc|Mux16~1, tp1, 1
instance = comp, \bnc|Registradores[12][15] , bnc|Registradores[12][15], tp1, 1
instance = comp, \bnc|Registradores[8][15] , bnc|Registradores[8][15], tp1, 1
instance = comp, \bnc|Mux16~4 , bnc|Mux16~4, tp1, 1
instance = comp, \bnc|Mux16~5 , bnc|Mux16~5, tp1, 1
instance = comp, \bnc|Decoder0~12 , bnc|Decoder0~12, tp1, 1
instance = comp, \bnc|Registradores[13][15]~14 , bnc|Registradores[13][15]~14, tp1, 1
instance = comp, \bnc|Registradores[13][15] , bnc|Registradores[13][15], tp1, 1
instance = comp, \bnc|Registradores[9][15] , bnc|Registradores[9][15], tp1, 1
instance = comp, \bnc|Mux16~3 , bnc|Mux16~3, tp1, 1
instance = comp, \bnc|Mux16~6 , bnc|Mux16~6, tp1, 1
instance = comp, \bnc|Mux16~9 , bnc|Mux16~9, tp1, 1
instance = comp, \bnc|B[15] , bnc|B[15], tp1, 1
instance = comp, \mxB|Data[15]~23 , mxB|Data[15]~23, tp1, 1
instance = comp, \alu|RegOverflowDetected~7 , alu|RegOverflowDetected~7, tp1, 1
instance = comp, \bnc|Decoder0~11 , bnc|Decoder0~11, tp1, 1
instance = comp, \bnc|Registradores[3][13]~13 , bnc|Registradores[3][13]~13, tp1, 1
instance = comp, \bnc|Registradores[3][8] , bnc|Registradores[3][8], tp1, 1
instance = comp, \bnc|Mux7~7 , bnc|Mux7~7, tp1, 1
instance = comp, \bnc|Decoder0~15 , bnc|Decoder0~15, tp1, 1
instance = comp, \bnc|Registradores[15][4]~17 , bnc|Registradores[15][4]~17, tp1, 1
instance = comp, \bnc|Registradores[15][8] , bnc|Registradores[15][8], tp1, 1
instance = comp, \bnc|Mux7~8 , bnc|Mux7~8, tp1, 1
instance = comp, \regADDRA[0]~1 , regADDRA[0]~1, tp1, 1
instance = comp, \regADDRA[0] , regADDRA[0], tp1, 1
instance = comp, \bnc|Registradores[12][8] , bnc|Registradores[12][8], tp1, 1
instance = comp, \bnc|Registradores[4][8] , bnc|Registradores[4][8], tp1, 1
instance = comp, \bnc|Mux7~4 , bnc|Mux7~4, tp1, 1
instance = comp, \bnc|Mux7~5 , bnc|Mux7~5, tp1, 1
instance = comp, \bnc|Registradores[14][8]~feeder , bnc|Registradores[14][8]~feeder, tp1, 1
instance = comp, \bnc|Registradores[14][8] , bnc|Registradores[14][8], tp1, 1
instance = comp, \bnc|Registradores[10][8] , bnc|Registradores[10][8], tp1, 1
instance = comp, \bnc|Registradores[2][8] , bnc|Registradores[2][8], tp1, 1
instance = comp, \bnc|Mux7~2 , bnc|Mux7~2, tp1, 1
instance = comp, \bnc|Mux7~3 , bnc|Mux7~3, tp1, 1
instance = comp, \bnc|Mux7~6 , bnc|Mux7~6, tp1, 1
instance = comp, \bnc|Mux7~9 , bnc|Mux7~9, tp1, 1
instance = comp, \bnc|A[8] , bnc|A[8], tp1, 1
instance = comp, \mxA|Reg~9 , mxA|Reg~9, tp1, 1
instance = comp, \mxA|Reg[8] , mxA|Reg[8], tp1, 1
instance = comp, \bnc|Registradores[5][6]~feeder , bnc|Registradores[5][6]~feeder, tp1, 1
instance = comp, \bnc|Registradores[5][6] , bnc|Registradores[5][6], tp1, 1
instance = comp, \bnc|Registradores[4][6] , bnc|Registradores[4][6], tp1, 1
instance = comp, \bnc|Mux25~0 , bnc|Mux25~0, tp1, 1
instance = comp, \bnc|Mux25~1 , bnc|Mux25~1, tp1, 1
instance = comp, \bnc|Registradores[15][6] , bnc|Registradores[15][6], tp1, 1
instance = comp, \bnc|Registradores[14][6]~feeder , bnc|Registradores[14][6]~feeder, tp1, 1
instance = comp, \bnc|Registradores[14][6] , bnc|Registradores[14][6], tp1, 1
instance = comp, \bnc|Mux25~8 , bnc|Mux25~8, tp1, 1
instance = comp, \bnc|Registradores[8][6]~feeder , bnc|Registradores[8][6]~feeder, tp1, 1
instance = comp, \bnc|Registradores[8][6] , bnc|Registradores[8][6], tp1, 1
instance = comp, \bnc|Mux25~2 , bnc|Mux25~2, tp1, 1
instance = comp, \bnc|Decoder0~3 , bnc|Decoder0~3, tp1, 1
instance = comp, \bnc|Registradores[11][3]~5 , bnc|Registradores[11][3]~5, tp1, 1
instance = comp, \bnc|Registradores[11][6] , bnc|Registradores[11][6], tp1, 1
instance = comp, \bnc|Mux25~3 , bnc|Mux25~3, tp1, 1
instance = comp, \bnc|Registradores[3][6]~feeder , bnc|Registradores[3][6]~feeder, tp1, 1
instance = comp, \bnc|Registradores[3][6] , bnc|Registradores[3][6], tp1, 1
instance = comp, \bnc|Registradores[2][6] , bnc|Registradores[2][6], tp1, 1
instance = comp, \bnc|Mux25~4 , bnc|Mux25~4, tp1, 1
instance = comp, \bnc|Mux25~5 , bnc|Mux25~5, tp1, 1
instance = comp, \bnc|Mux25~6 , bnc|Mux25~6, tp1, 1
instance = comp, \bnc|Mux25~9 , bnc|Mux25~9, tp1, 1
instance = comp, \bnc|B[6] , bnc|B[6], tp1, 1
instance = comp, \mxB|Data[6]~26 , mxB|Data[6]~26, tp1, 1
instance = comp, \bnc|Registradores[13][4] , bnc|Registradores[13][4], tp1, 1
instance = comp, \bnc|Registradores[1][4] , bnc|Registradores[1][4], tp1, 1
instance = comp, \bnc|Mux11~0 , bnc|Mux11~0, tp1, 1
instance = comp, \bnc|Mux11~1 , bnc|Mux11~1, tp1, 1
instance = comp, \bnc|Registradores[15][4] , bnc|Registradores[15][4], tp1, 1
instance = comp, \bnc|Decoder0~7 , bnc|Decoder0~7, tp1, 1
instance = comp, \bnc|Registradores[7][12]~9 , bnc|Registradores[7][12]~9, tp1, 1
instance = comp, \bnc|Registradores[7][4] , bnc|Registradores[7][4], tp1, 1
instance = comp, \bnc|Mux11~7 , bnc|Mux11~7, tp1, 1
instance = comp, \bnc|Mux11~8 , bnc|Mux11~8, tp1, 1
instance = comp, \bnc|Mux11~9 , bnc|Mux11~9, tp1, 1
instance = comp, \bnc|A[4] , bnc|A[4], tp1, 1
instance = comp, \mxA|Reg[4] , mxA|Reg[4], tp1, 1
instance = comp, \bnc|Registradores[6][3]~feeder , bnc|Registradores[6][3]~feeder, tp1, 1
instance = comp, \bnc|Registradores[6][3] , bnc|Registradores[6][3], tp1, 1
instance = comp, \bnc|Mux12~0 , bnc|Mux12~0, tp1, 1
instance = comp, \bnc|Mux12~1 , bnc|Mux12~1, tp1, 1
instance = comp, \bnc|Registradores[3][3] , bnc|Registradores[3][3], tp1, 1
instance = comp, \bnc|Registradores[2][3] , bnc|Registradores[2][3], tp1, 1
instance = comp, \bnc|Mux12~4 , bnc|Mux12~4, tp1, 1
instance = comp, \bnc|Mux12~5 , bnc|Mux12~5, tp1, 1
instance = comp, \bnc|Registradores[8][3] , bnc|Registradores[8][3], tp1, 1
instance = comp, \bnc|Mux12~2 , bnc|Mux12~2, tp1, 1
instance = comp, \bnc|Mux12~3 , bnc|Mux12~3, tp1, 1
instance = comp, \bnc|Mux12~6 , bnc|Mux12~6, tp1, 1
instance = comp, \bnc|Registradores[14][3] , bnc|Registradores[14][3], tp1, 1
instance = comp, \bnc|Registradores[13][3]~feeder , bnc|Registradores[13][3]~feeder, tp1, 1
instance = comp, \bnc|Registradores[13][3] , bnc|Registradores[13][3], tp1, 1
instance = comp, \bnc|Registradores[12][3] , bnc|Registradores[12][3], tp1, 1
instance = comp, \bnc|Mux12~7 , bnc|Mux12~7, tp1, 1
instance = comp, \bnc|Mux12~8 , bnc|Mux12~8, tp1, 1
instance = comp, \bnc|Mux12~9 , bnc|Mux12~9, tp1, 1
instance = comp, \bnc|A[3] , bnc|A[3], tp1, 1
instance = comp, \mxA|Reg[3] , mxA|Reg[3], tp1, 1
instance = comp, \bnc|Registradores[15][2] , bnc|Registradores[15][2], tp1, 1
instance = comp, \bnc|Registradores[7][2]~feeder , bnc|Registradores[7][2]~feeder, tp1, 1
instance = comp, \bnc|Registradores[7][2] , bnc|Registradores[7][2], tp1, 1
instance = comp, \bnc|Registradores[3][2] , bnc|Registradores[3][2], tp1, 1
instance = comp, \bnc|Mux13~7 , bnc|Mux13~7, tp1, 1
instance = comp, \bnc|Mux13~8 , bnc|Mux13~8, tp1, 1
instance = comp, \bnc|Registradores[14][2] , bnc|Registradores[14][2], tp1, 1
instance = comp, \bnc|Mux13~1 , bnc|Mux13~1, tp1, 1
instance = comp, \bnc|Registradores[12][2] , bnc|Registradores[12][2], tp1, 1
instance = comp, \bnc|Registradores[8][2]~feeder , bnc|Registradores[8][2]~feeder, tp1, 1
instance = comp, \bnc|Registradores[8][2] , bnc|Registradores[8][2], tp1, 1
instance = comp, \bnc|Registradores[0][2]~feeder , bnc|Registradores[0][2]~feeder, tp1, 1
instance = comp, \bnc|Registradores[0][2] , bnc|Registradores[0][2], tp1, 1
instance = comp, \bnc|Mux13~4 , bnc|Mux13~4, tp1, 1
instance = comp, \bnc|Mux13~5 , bnc|Mux13~5, tp1, 1
instance = comp, \bnc|Registradores[9][2] , bnc|Registradores[9][2], tp1, 1
instance = comp, \bnc|Registradores[13][2] , bnc|Registradores[13][2], tp1, 1
instance = comp, \bnc|Registradores[5][2]~feeder , bnc|Registradores[5][2]~feeder, tp1, 1
instance = comp, \bnc|Registradores[5][2] , bnc|Registradores[5][2], tp1, 1
instance = comp, \bnc|Mux13~2 , bnc|Mux13~2, tp1, 1
instance = comp, \bnc|Mux13~3 , bnc|Mux13~3, tp1, 1
instance = comp, \bnc|Mux13~6 , bnc|Mux13~6, tp1, 1
instance = comp, \bnc|Mux13~9 , bnc|Mux13~9, tp1, 1
instance = comp, \bnc|A[2] , bnc|A[2], tp1, 1
instance = comp, \mxA|Reg[2] , mxA|Reg[2], tp1, 1
instance = comp, \alu|RegALUout[1]~36 , alu|RegALUout[1]~36, tp1, 1
instance = comp, \alu|RegALUout~39 , alu|RegALUout~39, tp1, 1
instance = comp, \alu|RegALUout[15]~23 , alu|RegALUout[15]~23, tp1, 1
instance = comp, \bnc|Registradores[14][0] , bnc|Registradores[14][0], tp1, 1
instance = comp, \bnc|Registradores[2][0] , bnc|Registradores[2][0], tp1, 1
instance = comp, \bnc|Registradores[10][0] , bnc|Registradores[10][0], tp1, 1
instance = comp, \bnc|Mux31~0 , bnc|Mux31~0, tp1, 1
instance = comp, \bnc|Mux31~1 , bnc|Mux31~1, tp1, 1
instance = comp, \bnc|Registradores[4][0] , bnc|Registradores[4][0], tp1, 1
instance = comp, \bnc|Registradores[8][0] , bnc|Registradores[8][0], tp1, 1
instance = comp, \bnc|Registradores[0][0] , bnc|Registradores[0][0], tp1, 1
instance = comp, \bnc|Mux31~4 , bnc|Mux31~4, tp1, 1
instance = comp, \bnc|Mux31~5 , bnc|Mux31~5, tp1, 1
instance = comp, \bnc|Mux31~6 , bnc|Mux31~6, tp1, 1
instance = comp, \bnc|Mux31~9 , bnc|Mux31~9, tp1, 1
instance = comp, \bnc|B[0] , bnc|B[0], tp1, 1
instance = comp, \mxB|Mux5~0 , mxB|Mux5~0, tp1, 1
instance = comp, \mxB|Mux5~1 , mxB|Mux5~1, tp1, 1
instance = comp, \alu|Add0~0 , alu|Add0~0, tp1, 1
instance = comp, \alu|Add0~2 , alu|Add0~2, tp1, 1
instance = comp, \alu|RegALUout[1]~30 , alu|RegALUout[1]~30, tp1, 1
instance = comp, \alu|RegALUout[1]~43 , alu|RegALUout[1]~43, tp1, 1
instance = comp, \alu|RegALUout[1]~45 , alu|RegALUout[1]~45, tp1, 1
instance = comp, \alu|RegALUout[1]~46 , alu|RegALUout[1]~46, tp1, 1
instance = comp, \alu|RegALUout[1]~24 , alu|RegALUout[1]~24, tp1, 1
instance = comp, \alu|RegALUout[1]~47 , alu|RegALUout[1]~47, tp1, 1
instance = comp, \alu|RegALUout[14] , alu|RegALUout[14], tp1, 1
instance = comp, \mxDT|Data[14]~14 , mxDT|Data[14]~14, tp1, 1
instance = comp, \bnc|Registradores~31 , bnc|Registradores~31, tp1, 1
instance = comp, \bnc|Registradores[6][14] , bnc|Registradores[6][14], tp1, 1
instance = comp, \bnc|Registradores[10][14] , bnc|Registradores[10][14], tp1, 1
instance = comp, \bnc|Registradores[2][14]~feeder , bnc|Registradores[2][14]~feeder, tp1, 1
instance = comp, \bnc|Registradores[2][14] , bnc|Registradores[2][14], tp1, 1
instance = comp, \bnc|Mux1~0 , bnc|Mux1~0, tp1, 1
instance = comp, \bnc|Mux1~1 , bnc|Mux1~1, tp1, 1
instance = comp, \bnc|Registradores[13][14] , bnc|Registradores[13][14], tp1, 1
instance = comp, \bnc|Registradores[5][14] , bnc|Registradores[5][14], tp1, 1
instance = comp, \bnc|Mux1~2 , bnc|Mux1~2, tp1, 1
instance = comp, \bnc|Mux1~3 , bnc|Mux1~3, tp1, 1
instance = comp, \bnc|Registradores[4][14]~feeder , bnc|Registradores[4][14]~feeder, tp1, 1
instance = comp, \bnc|Registradores[4][14] , bnc|Registradores[4][14], tp1, 1
instance = comp, \bnc|Registradores[12][14]~feeder , bnc|Registradores[12][14]~feeder, tp1, 1
instance = comp, \bnc|Registradores[12][14] , bnc|Registradores[12][14], tp1, 1
instance = comp, \bnc|Registradores[0][14]~feeder , bnc|Registradores[0][14]~feeder, tp1, 1
instance = comp, \bnc|Registradores[0][14] , bnc|Registradores[0][14], tp1, 1
instance = comp, \bnc|Mux1~4 , bnc|Mux1~4, tp1, 1
instance = comp, \bnc|Mux1~5 , bnc|Mux1~5, tp1, 1
instance = comp, \bnc|Mux1~6 , bnc|Mux1~6, tp1, 1
instance = comp, \bnc|Mux1~9 , bnc|Mux1~9, tp1, 1
instance = comp, \bnc|A[14] , bnc|A[14], tp1, 1
instance = comp, \mxA|Reg~11 , mxA|Reg~11, tp1, 1
instance = comp, \mxA|Reg[14] , mxA|Reg[14], tp1, 1
instance = comp, \bnc|Registradores~18 , bnc|Registradores~18, tp1, 1
instance = comp, \bnc|Registradores[6][1] , bnc|Registradores[6][1], tp1, 1
instance = comp, \bnc|Registradores[4][1]~feeder , bnc|Registradores[4][1]~feeder, tp1, 1
instance = comp, \bnc|Registradores[4][1] , bnc|Registradores[4][1], tp1, 1
instance = comp, \bnc|Registradores[5][1] , bnc|Registradores[5][1], tp1, 1
instance = comp, \bnc|Mux30~0 , bnc|Mux30~0, tp1, 1
instance = comp, \bnc|Mux30~1 , bnc|Mux30~1, tp1, 1
instance = comp, \bnc|Registradores[13][1] , bnc|Registradores[13][1], tp1, 1
instance = comp, \bnc|Registradores[12][1] , bnc|Registradores[12][1], tp1, 1
instance = comp, \bnc|Mux30~7 , bnc|Mux30~7, tp1, 1
instance = comp, \bnc|Mux30~8 , bnc|Mux30~8, tp1, 1
instance = comp, \bnc|Registradores[9][1] , bnc|Registradores[9][1], tp1, 1
instance = comp, \bnc|Registradores[11][1] , bnc|Registradores[11][1], tp1, 1
instance = comp, \bnc|Registradores[10][1]~feeder , bnc|Registradores[10][1]~feeder, tp1, 1
instance = comp, \bnc|Registradores[10][1] , bnc|Registradores[10][1], tp1, 1
instance = comp, \bnc|Mux30~2 , bnc|Mux30~2, tp1, 1
instance = comp, \bnc|Mux30~3 , bnc|Mux30~3, tp1, 1
instance = comp, \bnc|Registradores[3][1] , bnc|Registradores[3][1], tp1, 1
instance = comp, \bnc|Registradores[2][1]~feeder , bnc|Registradores[2][1]~feeder, tp1, 1
instance = comp, \bnc|Registradores[2][1] , bnc|Registradores[2][1], tp1, 1
instance = comp, \bnc|Mux30~4 , bnc|Mux30~4, tp1, 1
instance = comp, \bnc|Mux30~5 , bnc|Mux30~5, tp1, 1
instance = comp, \bnc|Mux30~6 , bnc|Mux30~6, tp1, 1
instance = comp, \bnc|Mux30~9 , bnc|Mux30~9, tp1, 1
instance = comp, \bnc|B[1] , bnc|B[1], tp1, 1
instance = comp, \mxB|Mux4~0 , mxB|Mux4~0, tp1, 1
instance = comp, \mxB|Mux4~1 , mxB|Mux4~1, tp1, 1
instance = comp, \bnc|Registradores[11][15]~feeder , bnc|Registradores[11][15]~feeder, tp1, 1
instance = comp, \bnc|Registradores[11][15] , bnc|Registradores[11][15], tp1, 1
instance = comp, \bnc|Mux0~0 , bnc|Mux0~0, tp1, 1
instance = comp, \bnc|Mux0~1 , bnc|Mux0~1, tp1, 1
instance = comp, \bnc|Registradores[5][15] , bnc|Registradores[5][15], tp1, 1
instance = comp, \bnc|Registradores[7][15] , bnc|Registradores[7][15], tp1, 1
instance = comp, \bnc|Mux0~2 , bnc|Mux0~2, tp1, 1
instance = comp, \bnc|Mux0~3 , bnc|Mux0~3, tp1, 1
instance = comp, \bnc|Registradores[3][15] , bnc|Registradores[3][15], tp1, 1
instance = comp, \bnc|Registradores[0][15] , bnc|Registradores[0][15], tp1, 1
instance = comp, \bnc|Registradores[1][15] , bnc|Registradores[1][15], tp1, 1
instance = comp, \bnc|Mux0~4 , bnc|Mux0~4, tp1, 1
instance = comp, \bnc|Mux0~5 , bnc|Mux0~5, tp1, 1
instance = comp, \bnc|Mux0~6 , bnc|Mux0~6, tp1, 1
instance = comp, \bnc|Mux0~9 , bnc|Mux0~9, tp1, 1
instance = comp, \bnc|A[15] , bnc|A[15], tp1, 1
instance = comp, \mxA|Reg~10 , mxA|Reg~10, tp1, 1
instance = comp, \mxA|Reg[15] , mxA|Reg[15], tp1, 1
instance = comp, \alu|ShiftRight0~11 , alu|ShiftRight0~11, tp1, 1
instance = comp, \alu|ShiftRight0~12 , alu|ShiftRight0~12, tp1, 1
instance = comp, \immediate[2] , immediate[2], tp1, 1
instance = comp, \bnc|Mux29~7 , bnc|Mux29~7, tp1, 1
instance = comp, \bnc|Mux29~8 , bnc|Mux29~8, tp1, 1
instance = comp, \bnc|Registradores[10][2] , bnc|Registradores[10][2], tp1, 1
instance = comp, \bnc|Mux29~0 , bnc|Mux29~0, tp1, 1
instance = comp, \bnc|Mux29~1 , bnc|Mux29~1, tp1, 1
instance = comp, \bnc|Registradores[4][2] , bnc|Registradores[4][2], tp1, 1
instance = comp, \bnc|Mux29~2 , bnc|Mux29~2, tp1, 1
instance = comp, \bnc|Mux29~3 , bnc|Mux29~3, tp1, 1
instance = comp, \bnc|Registradores[2][2]~feeder , bnc|Registradores[2][2]~feeder, tp1, 1
instance = comp, \bnc|Registradores[2][2] , bnc|Registradores[2][2], tp1, 1
instance = comp, \bnc|Mux29~4 , bnc|Mux29~4, tp1, 1
instance = comp, \bnc|Mux29~5 , bnc|Mux29~5, tp1, 1
instance = comp, \bnc|Mux29~6 , bnc|Mux29~6, tp1, 1
instance = comp, \bnc|Mux29~9 , bnc|Mux29~9, tp1, 1
instance = comp, \bnc|B[2] , bnc|B[2], tp1, 1
instance = comp, \mxB|Mux3~0 , mxB|Mux3~0, tp1, 1
instance = comp, \mxB|Mux3~1 , mxB|Mux3~1, tp1, 1
instance = comp, \alu|RegALUout[9]~38 , alu|RegALUout[9]~38, tp1, 1
instance = comp, \alu|RegALUout[1]~48 , alu|RegALUout[1]~48, tp1, 1
instance = comp, \alu|RegALUout[1] , alu|RegALUout[1], tp1, 1
instance = comp, \mxDT|Data[1]~1 , mxDT|Data[1]~1, tp1, 1
instance = comp, \bnc|Registradores[15][1] , bnc|Registradores[15][1], tp1, 1
instance = comp, \bnc|Mux14~7 , bnc|Mux14~7, tp1, 1
instance = comp, \bnc|Mux14~8 , bnc|Mux14~8, tp1, 1
instance = comp, \bnc|Mux14~0 , bnc|Mux14~0, tp1, 1
instance = comp, \bnc|Mux14~1 , bnc|Mux14~1, tp1, 1
instance = comp, \bnc|Registradores[14][1] , bnc|Registradores[14][1], tp1, 1
instance = comp, \bnc|Mux14~2 , bnc|Mux14~2, tp1, 1
instance = comp, \bnc|Mux14~3 , bnc|Mux14~3, tp1, 1
instance = comp, \bnc|Registradores[8][1] , bnc|Registradores[8][1], tp1, 1
instance = comp, \bnc|Registradores[0][1] , bnc|Registradores[0][1], tp1, 1
instance = comp, \bnc|Mux14~4 , bnc|Mux14~4, tp1, 1
instance = comp, \bnc|Mux14~5 , bnc|Mux14~5, tp1, 1
instance = comp, \bnc|Mux14~6 , bnc|Mux14~6, tp1, 1
instance = comp, \bnc|Mux14~9 , bnc|Mux14~9, tp1, 1
instance = comp, \bnc|A[1] , bnc|A[1], tp1, 1
instance = comp, \mxA|Reg[1] , mxA|Reg[1], tp1, 1
instance = comp, \alu|Add0~6 , alu|Add0~6, tp1, 1
instance = comp, \alu|Add0~8 , alu|Add0~8, tp1, 1
instance = comp, \alu|Add0~12 , alu|Add0~12, tp1, 1
instance = comp, \alu|Add0~14 , alu|Add0~14, tp1, 1
instance = comp, \alu|Add0~16 , alu|Add0~16, tp1, 1
instance = comp, \alu|Add0~18 , alu|Add0~18, tp1, 1
instance = comp, \bnc|Registradores[7][9] , bnc|Registradores[7][9], tp1, 1
instance = comp, \bnc|Registradores[6][9] , bnc|Registradores[6][9], tp1, 1
instance = comp, \bnc|Registradores[4][9] , bnc|Registradores[4][9], tp1, 1
instance = comp, \bnc|Registradores[5][9]~feeder , bnc|Registradores[5][9]~feeder, tp1, 1
instance = comp, \bnc|Registradores[5][9] , bnc|Registradores[5][9], tp1, 1
instance = comp, \bnc|Mux6~0 , bnc|Mux6~0, tp1, 1
instance = comp, \bnc|Mux6~1 , bnc|Mux6~1, tp1, 1
instance = comp, \bnc|Registradores[3][9] , bnc|Registradores[3][9], tp1, 1
instance = comp, \bnc|Registradores[0][9]~feeder , bnc|Registradores[0][9]~feeder, tp1, 1
instance = comp, \bnc|Registradores[0][9] , bnc|Registradores[0][9], tp1, 1
instance = comp, \bnc|Mux6~4 , bnc|Mux6~4, tp1, 1
instance = comp, \bnc|Mux6~5 , bnc|Mux6~5, tp1, 1
instance = comp, \bnc|Registradores[9][9]~feeder , bnc|Registradores[9][9]~feeder, tp1, 1
instance = comp, \bnc|Registradores[9][9] , bnc|Registradores[9][9], tp1, 1
instance = comp, \bnc|Registradores[8][9] , bnc|Registradores[8][9], tp1, 1
instance = comp, \bnc|Registradores[10][9]~feeder , bnc|Registradores[10][9]~feeder, tp1, 1
instance = comp, \bnc|Registradores[10][9] , bnc|Registradores[10][9], tp1, 1
instance = comp, \bnc|Mux6~2 , bnc|Mux6~2, tp1, 1
instance = comp, \bnc|Mux6~3 , bnc|Mux6~3, tp1, 1
instance = comp, \bnc|Mux6~6 , bnc|Mux6~6, tp1, 1
instance = comp, \bnc|Mux6~9 , bnc|Mux6~9, tp1, 1
instance = comp, \bnc|A[9] , bnc|A[9], tp1, 1
instance = comp, \mxA|Reg~7 , mxA|Reg~7, tp1, 1
instance = comp, \mxA|Reg[9] , mxA|Reg[9], tp1, 1
instance = comp, \bnc|Mux23~1 , bnc|Mux23~1, tp1, 1
instance = comp, \bnc|Registradores[1][8]~feeder , bnc|Registradores[1][8]~feeder, tp1, 1
instance = comp, \bnc|Registradores[1][8] , bnc|Registradores[1][8], tp1, 1
instance = comp, \bnc|Mux23~4 , bnc|Mux23~4, tp1, 1
instance = comp, \bnc|Mux23~5 , bnc|Mux23~5, tp1, 1
instance = comp, \bnc|Registradores[7][8]~feeder , bnc|Registradores[7][8]~feeder, tp1, 1
instance = comp, \bnc|Registradores[7][8] , bnc|Registradores[7][8], tp1, 1
instance = comp, \bnc|Registradores[6][8]~feeder , bnc|Registradores[6][8]~feeder, tp1, 1
instance = comp, \bnc|Registradores[6][8] , bnc|Registradores[6][8], tp1, 1
instance = comp, \bnc|Mux23~2 , bnc|Mux23~2, tp1, 1
instance = comp, \bnc|Registradores[5][8] , bnc|Registradores[5][8], tp1, 1
instance = comp, \bnc|Mux23~3 , bnc|Mux23~3, tp1, 1
instance = comp, \bnc|Mux23~6 , bnc|Mux23~6, tp1, 1
instance = comp, \bnc|Mux23~9 , bnc|Mux23~9, tp1, 1
instance = comp, \bnc|B[8] , bnc|B[8], tp1, 1
instance = comp, \mxB|Data[8]~24 , mxB|Data[8]~24, tp1, 1
instance = comp, \bnc|Registradores[7][6] , bnc|Registradores[7][6], tp1, 1
instance = comp, \bnc|Mux9~7 , bnc|Mux9~7, tp1, 1
instance = comp, \bnc|Mux9~8 , bnc|Mux9~8, tp1, 1
instance = comp, \bnc|Registradores[9][6]~feeder , bnc|Registradores[9][6]~feeder, tp1, 1
instance = comp, \bnc|Registradores[9][6] , bnc|Registradores[9][6], tp1, 1
instance = comp, \bnc|Registradores[1][6] , bnc|Registradores[1][6], tp1, 1
instance = comp, \bnc|Mux9~2 , bnc|Mux9~2, tp1, 1
instance = comp, \bnc|Mux9~3 , bnc|Mux9~3, tp1, 1
instance = comp, \bnc|Registradores[12][6] , bnc|Registradores[12][6], tp1, 1
instance = comp, \bnc|Registradores[0][6] , bnc|Registradores[0][6], tp1, 1
instance = comp, \bnc|Mux9~4 , bnc|Mux9~4, tp1, 1
instance = comp, \bnc|Mux9~5 , bnc|Mux9~5, tp1, 1
instance = comp, \bnc|Mux9~6 , bnc|Mux9~6, tp1, 1
instance = comp, \bnc|Registradores[10][6]~feeder , bnc|Registradores[10][6]~feeder, tp1, 1
instance = comp, \bnc|Registradores[10][6] , bnc|Registradores[10][6], tp1, 1
instance = comp, \bnc|Mux9~0 , bnc|Mux9~0, tp1, 1
instance = comp, \bnc|Mux9~1 , bnc|Mux9~1, tp1, 1
instance = comp, \bnc|Mux9~9 , bnc|Mux9~9, tp1, 1
instance = comp, \bnc|A[6] , bnc|A[6], tp1, 1
instance = comp, \mxA|Reg~15 , mxA|Reg~15, tp1, 1
instance = comp, \mxA|Reg[6] , mxA|Reg[6], tp1, 1
instance = comp, \mxB|Mux3~2 , mxB|Mux3~2, tp1, 1
instance = comp, \mxB|Mux0~0 , mxB|Mux0~0, tp1, 1
instance = comp, \mxB|Mux0~1 , mxB|Mux0~1, tp1, 1
instance = comp, \bnc|Registradores[6][4] , bnc|Registradores[6][4], tp1, 1
instance = comp, \bnc|Registradores[2][4] , bnc|Registradores[2][4], tp1, 1
instance = comp, \bnc|Mux27~2 , bnc|Mux27~2, tp1, 1
instance = comp, \bnc|Registradores[14][4]~feeder , bnc|Registradores[14][4]~feeder, tp1, 1
instance = comp, \bnc|Registradores[14][4] , bnc|Registradores[14][4], tp1, 1
instance = comp, \bnc|Mux27~3 , bnc|Mux27~3, tp1, 1
instance = comp, \bnc|Registradores[8][4] , bnc|Registradores[8][4], tp1, 1
instance = comp, \bnc|Registradores[12][4] , bnc|Registradores[12][4], tp1, 1
instance = comp, \bnc|Registradores[0][4] , bnc|Registradores[0][4], tp1, 1
instance = comp, \bnc|Registradores[4][4] , bnc|Registradores[4][4], tp1, 1
instance = comp, \bnc|Mux27~4 , bnc|Mux27~4, tp1, 1
instance = comp, \bnc|Mux27~5 , bnc|Mux27~5, tp1, 1
instance = comp, \bnc|Mux27~6 , bnc|Mux27~6, tp1, 1
instance = comp, \bnc|Registradores[3][4] , bnc|Registradores[3][4], tp1, 1
instance = comp, \bnc|Mux27~7 , bnc|Mux27~7, tp1, 1
instance = comp, \bnc|Mux27~8 , bnc|Mux27~8, tp1, 1
instance = comp, \bnc|Mux27~9 , bnc|Mux27~9, tp1, 1
instance = comp, \bnc|B[4] , bnc|B[4], tp1, 1
instance = comp, \mxB|Mux1~0 , mxB|Mux1~0, tp1, 1
instance = comp, \mxB|Mux1~1 , mxB|Mux1~1, tp1, 1
instance = comp, \alu|Add1~0 , alu|Add1~0, tp1, 1
instance = comp, \alu|Add1~4 , alu|Add1~4, tp1, 1
instance = comp, \alu|Add1~6 , alu|Add1~6, tp1, 1
instance = comp, \alu|Add1~8 , alu|Add1~8, tp1, 1
instance = comp, \alu|Add1~10 , alu|Add1~10, tp1, 1
instance = comp, \alu|Add1~12 , alu|Add1~12, tp1, 1
instance = comp, \alu|Add1~14 , alu|Add1~14, tp1, 1
instance = comp, \alu|Add1~16 , alu|Add1~16, tp1, 1
instance = comp, \alu|Add1~18 , alu|Add1~18, tp1, 1
instance = comp, \alu|RegALUout[9]~109 , alu|RegALUout[9]~109, tp1, 1
instance = comp, \alu|RegALUout[9]~111 , alu|RegALUout[9]~111, tp1, 1
instance = comp, \alu|RegALUout[9]~112 , alu|RegALUout[9]~112, tp1, 1
instance = comp, \alu|RegALUout[9]~113 , alu|RegALUout[9]~113, tp1, 1
instance = comp, \alu|RegALUout[9] , alu|RegALUout[9], tp1, 1
instance = comp, \mxDT|Data[9]~9 , mxDT|Data[9]~9, tp1, 1
instance = comp, \bnc|Registradores~26 , bnc|Registradores~26, tp1, 1
instance = comp, \bnc|Registradores[11][9] , bnc|Registradores[11][9], tp1, 1
instance = comp, \bnc|Mux38~7 , bnc|Mux38~7, tp1, 1
instance = comp, \bnc|Mux38~8 , bnc|Mux38~8, tp1, 1
instance = comp, \bnc|Registradores[13][9] , bnc|Registradores[13][9], tp1, 1
instance = comp, \bnc|Registradores[1][9] , bnc|Registradores[1][9], tp1, 1
instance = comp, \bnc|Mux38~2 , bnc|Mux38~2, tp1, 1
instance = comp, \bnc|Mux38~3 , bnc|Mux38~3, tp1, 1
instance = comp, \bnc|Registradores[12][9] , bnc|Registradores[12][9], tp1, 1
instance = comp, \bnc|Mux38~4 , bnc|Mux38~4, tp1, 1
instance = comp, \bnc|Mux38~5 , bnc|Mux38~5, tp1, 1
instance = comp, \bnc|Mux38~6 , bnc|Mux38~6, tp1, 1
instance = comp, \bnc|Mux38~9 , bnc|Mux38~9, tp1, 1
instance = comp, \bnc|S[9] , bnc|S[9], tp1, 1
instance = comp, \alu|RegALUout[13]~171 , alu|RegALUout[13]~171, tp1, 1
instance = comp, \bnc|Registradores[11][12]~feeder , bnc|Registradores[11][12]~feeder, tp1, 1
instance = comp, \bnc|Registradores[11][12] , bnc|Registradores[11][12], tp1, 1
instance = comp, \bnc|Registradores[10][12]~feeder , bnc|Registradores[10][12]~feeder, tp1, 1
instance = comp, \bnc|Registradores[10][12] , bnc|Registradores[10][12], tp1, 1
instance = comp, \bnc|Registradores[8][12] , bnc|Registradores[8][12], tp1, 1
instance = comp, \bnc|Mux19~2 , bnc|Mux19~2, tp1, 1
instance = comp, \bnc|Mux19~3 , bnc|Mux19~3, tp1, 1
instance = comp, \bnc|Registradores[1][12] , bnc|Registradores[1][12], tp1, 1
instance = comp, \bnc|Registradores[2][12] , bnc|Registradores[2][12], tp1, 1
instance = comp, \bnc|Mux19~4 , bnc|Mux19~4, tp1, 1
instance = comp, \bnc|Registradores[3][12]~feeder , bnc|Registradores[3][12]~feeder, tp1, 1
instance = comp, \bnc|Registradores[3][12] , bnc|Registradores[3][12], tp1, 1
instance = comp, \bnc|Mux19~5 , bnc|Mux19~5, tp1, 1
instance = comp, \bnc|Mux19~6 , bnc|Mux19~6, tp1, 1
instance = comp, \bnc|Registradores[15][12] , bnc|Registradores[15][12], tp1, 1
instance = comp, \bnc|Registradores[12][12] , bnc|Registradores[12][12], tp1, 1
instance = comp, \bnc|Registradores[13][12] , bnc|Registradores[13][12], tp1, 1
instance = comp, \bnc|Mux19~7 , bnc|Mux19~7, tp1, 1
instance = comp, \bnc|Registradores[14][12]~feeder , bnc|Registradores[14][12]~feeder, tp1, 1
instance = comp, \bnc|Registradores[14][12] , bnc|Registradores[14][12], tp1, 1
instance = comp, \bnc|Mux19~8 , bnc|Mux19~8, tp1, 1
instance = comp, \bnc|Registradores[6][12]~feeder , bnc|Registradores[6][12]~feeder, tp1, 1
instance = comp, \bnc|Registradores[6][12] , bnc|Registradores[6][12], tp1, 1
instance = comp, \bnc|Registradores[4][12]~feeder , bnc|Registradores[4][12]~feeder, tp1, 1
instance = comp, \bnc|Registradores[4][12] , bnc|Registradores[4][12], tp1, 1
instance = comp, \bnc|Mux19~0 , bnc|Mux19~0, tp1, 1
instance = comp, \bnc|Mux19~1 , bnc|Mux19~1, tp1, 1
instance = comp, \bnc|Mux19~9 , bnc|Mux19~9, tp1, 1
instance = comp, \bnc|B[12] , bnc|B[12], tp1, 1
instance = comp, \alu|RegALUout~131 , alu|RegALUout~131, tp1, 1
instance = comp, \alu|ShiftRight0~6 , alu|ShiftRight0~6, tp1, 1
instance = comp, \alu|ShiftRight0~24 , alu|ShiftRight0~24, tp1, 1
instance = comp, \alu|ShiftRight0~30 , alu|ShiftRight0~30, tp1, 1
instance = comp, \alu|RegOverflowDetected~12 , alu|RegOverflowDetected~12, tp1, 1
instance = comp, \alu|RegALUout[12]~132 , alu|RegALUout[12]~132, tp1, 1
instance = comp, \mxB|Data[12]~20 , mxB|Data[12]~20, tp1, 1
instance = comp, \alu|ShiftLeft0~10 , alu|ShiftLeft0~10, tp1, 1
instance = comp, \mxA|Reg~6 , mxA|Reg~6, tp1, 1
instance = comp, \mxA|Reg[11] , mxA|Reg[11], tp1, 1
instance = comp, \alu|ShiftRight0~22 , alu|ShiftRight0~22, tp1, 1
instance = comp, \alu|ShiftRight0~27 , alu|ShiftRight0~27, tp1, 1
instance = comp, \alu|ShiftRight0~28 , alu|ShiftRight0~28, tp1, 1
instance = comp, \alu|ShiftRight0~29 , alu|ShiftRight0~29, tp1, 1
instance = comp, \alu|ShiftLeft0~31 , alu|ShiftLeft0~31, tp1, 1
instance = comp, \bnc|Registradores[11][10]~feeder , bnc|Registradores[11][10]~feeder, tp1, 1
instance = comp, \bnc|Registradores[11][10] , bnc|Registradores[11][10], tp1, 1
instance = comp, \bnc|Registradores[3][10]~feeder , bnc|Registradores[3][10]~feeder, tp1, 1
instance = comp, \bnc|Registradores[3][10] , bnc|Registradores[3][10], tp1, 1
instance = comp, \bnc|Mux5~7 , bnc|Mux5~7, tp1, 1
instance = comp, \bnc|Mux5~8 , bnc|Mux5~8, tp1, 1
instance = comp, \bnc|Registradores[10][10] , bnc|Registradores[10][10], tp1, 1
instance = comp, \bnc|Registradores[2][10]~feeder , bnc|Registradores[2][10]~feeder, tp1, 1
instance = comp, \bnc|Registradores[2][10] , bnc|Registradores[2][10], tp1, 1
instance = comp, \bnc|Mux5~0 , bnc|Mux5~0, tp1, 1
instance = comp, \bnc|Mux5~1 , bnc|Mux5~1, tp1, 1
instance = comp, \bnc|Registradores[13][10] , bnc|Registradores[13][10], tp1, 1
instance = comp, \bnc|Registradores[9][10] , bnc|Registradores[9][10], tp1, 1
instance = comp, \bnc|Mux5~3 , bnc|Mux5~3, tp1, 1
instance = comp, \bnc|Registradores[12][10] , bnc|Registradores[12][10], tp1, 1
instance = comp, \bnc|Registradores[8][10] , bnc|Registradores[8][10], tp1, 1
instance = comp, \bnc|Registradores[0][10]~feeder , bnc|Registradores[0][10]~feeder, tp1, 1
instance = comp, \bnc|Registradores[0][10] , bnc|Registradores[0][10], tp1, 1
instance = comp, \bnc|Mux5~4 , bnc|Mux5~4, tp1, 1
instance = comp, \bnc|Mux5~5 , bnc|Mux5~5, tp1, 1
instance = comp, \bnc|Mux5~6 , bnc|Mux5~6, tp1, 1
instance = comp, \bnc|Mux5~9 , bnc|Mux5~9, tp1, 1
instance = comp, \bnc|A[10] , bnc|A[10], tp1, 1
instance = comp, \mxA|Reg~8 , mxA|Reg~8, tp1, 1
instance = comp, \mxA|Reg[10] , mxA|Reg[10], tp1, 1
instance = comp, \alu|ShiftLeft0~32 , alu|ShiftLeft0~32, tp1, 1
instance = comp, \alu|ShiftLeft0~33 , alu|ShiftLeft0~33, tp1, 1
instance = comp, \alu|RegALUout[11]~74 , alu|RegALUout[11]~74, tp1, 1
instance = comp, \alu|RegALUout[11]~99 , alu|RegALUout[11]~99, tp1, 1
instance = comp, \alu|RegALUout~121 , alu|RegALUout~121, tp1, 1
instance = comp, \alu|ShiftLeft0~8 , alu|ShiftLeft0~8, tp1, 1
instance = comp, \bnc|Registradores[12][0] , bnc|Registradores[12][0], tp1, 1
instance = comp, \bnc|Mux15~7 , bnc|Mux15~7, tp1, 1
instance = comp, \bnc|Mux15~8 , bnc|Mux15~8, tp1, 1
instance = comp, \bnc|Registradores[7][0] , bnc|Registradores[7][0], tp1, 1
instance = comp, \bnc|Mux15~2 , bnc|Mux15~2, tp1, 1
instance = comp, \bnc|Mux15~3 , bnc|Mux15~3, tp1, 1
instance = comp, \bnc|Registradores[3][0] , bnc|Registradores[3][0], tp1, 1
instance = comp, \bnc|Registradores[1][0] , bnc|Registradores[1][0], tp1, 1
instance = comp, \bnc|Mux15~4 , bnc|Mux15~4, tp1, 1
instance = comp, \bnc|Mux15~5 , bnc|Mux15~5, tp1, 1
instance = comp, \bnc|Mux15~6 , bnc|Mux15~6, tp1, 1
instance = comp, \bnc|Mux15~9 , bnc|Mux15~9, tp1, 1
instance = comp, \bnc|A[0] , bnc|A[0], tp1, 1
instance = comp, \mxA|Reg[0] , mxA|Reg[0], tp1, 1
instance = comp, \alu|ShiftLeft0~5 , alu|ShiftLeft0~5, tp1, 1
instance = comp, \alu|ShiftLeft0~9 , alu|ShiftLeft0~9, tp1, 1
instance = comp, \alu|RegALUout[11]~122 , alu|RegALUout[11]~122, tp1, 1
instance = comp, \alu|RegALUout[11]~123 , alu|RegALUout[11]~123, tp1, 1
instance = comp, \mxB|Data[10]~28 , mxB|Data[10]~28, tp1, 1
instance = comp, \alu|Add1~20 , alu|Add1~20, tp1, 1
instance = comp, \alu|Add1~22 , alu|Add1~22, tp1, 1
instance = comp, \alu|Add0~20 , alu|Add0~20, tp1, 1
instance = comp, \alu|Add0~22 , alu|Add0~22, tp1, 1
instance = comp, \alu|RegALUout[11]~125 , alu|RegALUout[11]~125, tp1, 1
instance = comp, \alu|RegALUout[11]~126 , alu|RegALUout[11]~126, tp1, 1
instance = comp, \alu|RegALUout[11]~127 , alu|RegALUout[11]~127, tp1, 1
instance = comp, \alu|RegALUout[11]~128 , alu|RegALUout[11]~128, tp1, 1
instance = comp, \alu|RegALUout[11] , alu|RegALUout[11], tp1, 1
instance = comp, \mxDT|Data[11]~11 , mxDT|Data[11]~11, tp1, 1
instance = comp, \bnc|Registradores~28 , bnc|Registradores~28, tp1, 1
instance = comp, \bnc|Registradores[2][11] , bnc|Registradores[2][11], tp1, 1
instance = comp, \bnc|Registradores[0][11] , bnc|Registradores[0][11], tp1, 1
instance = comp, \bnc|Registradores[1][11] , bnc|Registradores[1][11], tp1, 1
instance = comp, \bnc|Mux20~4 , bnc|Mux20~4, tp1, 1
instance = comp, \bnc|Mux20~5 , bnc|Mux20~5, tp1, 1
instance = comp, \bnc|Mux20~6 , bnc|Mux20~6, tp1, 1
instance = comp, \bnc|Registradores[13][11] , bnc|Registradores[13][11], tp1, 1
instance = comp, \bnc|Registradores[14][11] , bnc|Registradores[14][11], tp1, 1
instance = comp, \bnc|Mux20~7 , bnc|Mux20~7, tp1, 1
instance = comp, \bnc|Mux20~8 , bnc|Mux20~8, tp1, 1
instance = comp, \bnc|Mux20~9 , bnc|Mux20~9, tp1, 1
instance = comp, \bnc|B[11] , bnc|B[11], tp1, 1
instance = comp, \mxB|Data[11]~29 , mxB|Data[11]~29, tp1, 1
instance = comp, \alu|Add0~24 , alu|Add0~24, tp1, 1
instance = comp, \alu|Add1~24 , alu|Add1~24, tp1, 1
instance = comp, \alu|RegALUout[12]~133 , alu|RegALUout[12]~133, tp1, 1
instance = comp, \alu|RegALUout[12]~134 , alu|RegALUout[12]~134, tp1, 1
instance = comp, \alu|RegALUout[12]~135 , alu|RegALUout[12]~135, tp1, 1
instance = comp, \alu|RegALUout[12]~136 , alu|RegALUout[12]~136, tp1, 1
instance = comp, \alu|RegALUout[12] , alu|RegALUout[12], tp1, 1
instance = comp, \mxDT|Data[12]~12 , mxDT|Data[12]~12, tp1, 1
instance = comp, \bnc|Registradores~29 , bnc|Registradores~29, tp1, 1
instance = comp, \bnc|Registradores[5][12] , bnc|Registradores[5][12], tp1, 1
instance = comp, \bnc|Mux3~0 , bnc|Mux3~0, tp1, 1
instance = comp, \bnc|Mux3~1 , bnc|Mux3~1, tp1, 1
instance = comp, \bnc|Mux3~7 , bnc|Mux3~7, tp1, 1
instance = comp, \bnc|Mux3~8 , bnc|Mux3~8, tp1, 1
instance = comp, \bnc|Mux3~4 , bnc|Mux3~4, tp1, 1
instance = comp, \bnc|Mux3~5 , bnc|Mux3~5, tp1, 1
instance = comp, \bnc|Mux3~2 , bnc|Mux3~2, tp1, 1
instance = comp, \bnc|Mux3~3 , bnc|Mux3~3, tp1, 1
instance = comp, \bnc|Mux3~6 , bnc|Mux3~6, tp1, 1
instance = comp, \bnc|Mux3~9 , bnc|Mux3~9, tp1, 1
instance = comp, \bnc|A[12] , bnc|A[12], tp1, 1
instance = comp, \mxA|Reg~13 , mxA|Reg~13, tp1, 1
instance = comp, \mxA|Reg[12] , mxA|Reg[12], tp1, 1
instance = comp, \alu|ShiftRight0~13 , alu|ShiftRight0~13, tp1, 1
instance = comp, \alu|ShiftRight0~23 , alu|ShiftRight0~23, tp1, 1
instance = comp, \alu|ShiftRight0~25 , alu|ShiftRight0~25, tp1, 1
instance = comp, \alu|RegALUout[10]~117 , alu|RegALUout[10]~117, tp1, 1
instance = comp, \alu|RegALUout[10]~118 , alu|RegALUout[10]~118, tp1, 1
instance = comp, \alu|ShiftLeft0~18 , alu|ShiftLeft0~18, tp1, 1
instance = comp, \alu|ShiftLeft0~15 , alu|ShiftLeft0~15, tp1, 1
instance = comp, \alu|ShiftLeft0~19 , alu|ShiftLeft0~19, tp1, 1
instance = comp, \alu|ShiftLeft0~28 , alu|ShiftLeft0~28, tp1, 1
instance = comp, \alu|ShiftLeft0~29 , alu|ShiftLeft0~29, tp1, 1
instance = comp, \alu|ShiftLeft0~30 , alu|ShiftLeft0~30, tp1, 1
instance = comp, \alu|RegALUout[10]~116 , alu|RegALUout[10]~116, tp1, 1
instance = comp, \alu|RegALUout[10]~119 , alu|RegALUout[10]~119, tp1, 1
instance = comp, \alu|RegALUout[10]~120 , alu|RegALUout[10]~120, tp1, 1
instance = comp, \alu|RegALUout[10] , alu|RegALUout[10], tp1, 1
instance = comp, \mxDT|Data[10]~10 , mxDT|Data[10]~10, tp1, 1
instance = comp, \bnc|Registradores~27 , bnc|Registradores~27, tp1, 1
instance = comp, \bnc|Registradores[14][10] , bnc|Registradores[14][10], tp1, 1
instance = comp, \bnc|Mux37~7 , bnc|Mux37~7, tp1, 1
instance = comp, \bnc|Mux37~8 , bnc|Mux37~8, tp1, 1
instance = comp, \bnc|Registradores[1][10] , bnc|Registradores[1][10], tp1, 1
instance = comp, \bnc|Mux37~4 , bnc|Mux37~4, tp1, 1
instance = comp, \bnc|Mux37~5 , bnc|Mux37~5, tp1, 1
instance = comp, \bnc|Mux37~2 , bnc|Mux37~2, tp1, 1
instance = comp, \bnc|Mux37~3 , bnc|Mux37~3, tp1, 1
instance = comp, \bnc|Mux37~6 , bnc|Mux37~6, tp1, 1
instance = comp, \bnc|Mux37~9 , bnc|Mux37~9, tp1, 1
instance = comp, \bnc|S[10] , bnc|S[10], tp1, 1
instance = comp, \bnc|Registradores[15][11] , bnc|Registradores[15][11], tp1, 1
instance = comp, \bnc|Registradores[11][11] , bnc|Registradores[11][11], tp1, 1
instance = comp, \bnc|Mux36~7 , bnc|Mux36~7, tp1, 1
instance = comp, \bnc|Mux36~8 , bnc|Mux36~8, tp1, 1
instance = comp, \bnc|Registradores[8][11] , bnc|Registradores[8][11], tp1, 1
instance = comp, \bnc|Mux36~4 , bnc|Mux36~4, tp1, 1
instance = comp, \bnc|Mux36~5 , bnc|Mux36~5, tp1, 1
instance = comp, \bnc|Registradores[10][11] , bnc|Registradores[10][11], tp1, 1
instance = comp, \bnc|Registradores[6][11]~feeder , bnc|Registradores[6][11]~feeder, tp1, 1
instance = comp, \bnc|Registradores[6][11] , bnc|Registradores[6][11], tp1, 1
instance = comp, \bnc|Mux36~2 , bnc|Mux36~2, tp1, 1
instance = comp, \bnc|Mux36~3 , bnc|Mux36~3, tp1, 1
instance = comp, \bnc|Mux36~6 , bnc|Mux36~6, tp1, 1
instance = comp, \bnc|Registradores[9][11]~feeder , bnc|Registradores[9][11]~feeder, tp1, 1
instance = comp, \bnc|Registradores[9][11] , bnc|Registradores[9][11], tp1, 1
instance = comp, \bnc|Mux36~0 , bnc|Mux36~0, tp1, 1
instance = comp, \bnc|Mux36~1 , bnc|Mux36~1, tp1, 1
instance = comp, \bnc|Mux36~9 , bnc|Mux36~9, tp1, 1
instance = comp, \bnc|S[11] , bnc|S[11], tp1, 1
instance = comp, \bnc|Mux35~0 , bnc|Mux35~0, tp1, 1
instance = comp, \bnc|Mux35~1 , bnc|Mux35~1, tp1, 1
instance = comp, \bnc|Mux35~7 , bnc|Mux35~7, tp1, 1
instance = comp, \bnc|Mux35~8 , bnc|Mux35~8, tp1, 1
instance = comp, \bnc|Registradores[7][12] , bnc|Registradores[7][12], tp1, 1
instance = comp, \bnc|Mux35~2 , bnc|Mux35~2, tp1, 1
instance = comp, \bnc|Mux35~3 , bnc|Mux35~3, tp1, 1
instance = comp, \bnc|Registradores[0][12] , bnc|Registradores[0][12], tp1, 1
instance = comp, \bnc|Mux35~4 , bnc|Mux35~4, tp1, 1
instance = comp, \bnc|Mux35~5 , bnc|Mux35~5, tp1, 1
instance = comp, \bnc|Mux35~6 , bnc|Mux35~6, tp1, 1
instance = comp, \bnc|Mux35~9 , bnc|Mux35~9, tp1, 1
instance = comp, \bnc|S[12] , bnc|S[12], tp1, 1
instance = comp, \bnc|Registradores[15][13] , bnc|Registradores[15][13], tp1, 1
instance = comp, \bnc|Mux34~7 , bnc|Mux34~7, tp1, 1
instance = comp, \bnc|Registradores[11][13] , bnc|Registradores[11][13], tp1, 1
instance = comp, \bnc|Mux34~8 , bnc|Mux34~8, tp1, 1
instance = comp, \bnc|Registradores[6][13]~feeder , bnc|Registradores[6][13]~feeder, tp1, 1
instance = comp, \bnc|Registradores[6][13] , bnc|Registradores[6][13], tp1, 1
instance = comp, \bnc|Registradores[10][13]~feeder , bnc|Registradores[10][13]~feeder, tp1, 1
instance = comp, \bnc|Registradores[10][13] , bnc|Registradores[10][13], tp1, 1
instance = comp, \bnc|Registradores[2][13] , bnc|Registradores[2][13], tp1, 1
instance = comp, \bnc|Mux34~0 , bnc|Mux34~0, tp1, 1
instance = comp, \bnc|Mux34~1 , bnc|Mux34~1, tp1, 1
instance = comp, \bnc|Mux34~9 , bnc|Mux34~9, tp1, 1
instance = comp, \bnc|S[13] , bnc|S[13], tp1, 1
instance = comp, \bnc|Registradores[7][14]~feeder , bnc|Registradores[7][14]~feeder, tp1, 1
instance = comp, \bnc|Registradores[7][14] , bnc|Registradores[7][14], tp1, 1
instance = comp, \bnc|Mux33~0 , bnc|Mux33~0, tp1, 1
instance = comp, \bnc|Mux33~1 , bnc|Mux33~1, tp1, 1
instance = comp, \bnc|Registradores[15][14] , bnc|Registradores[15][14], tp1, 1
instance = comp, \bnc|Mux33~7 , bnc|Mux33~7, tp1, 1
instance = comp, \bnc|Mux33~8 , bnc|Mux33~8, tp1, 1
instance = comp, \bnc|Mux33~9 , bnc|Mux33~9, tp1, 1
instance = comp, \bnc|S[14] , bnc|S[14], tp1, 1
instance = comp, \bnc|Registradores[10][15] , bnc|Registradores[10][15], tp1, 1
instance = comp, \bnc|Mux32~3 , bnc|Mux32~3, tp1, 1
instance = comp, \bnc|Mux32~4 , bnc|Mux32~4, tp1, 1
instance = comp, \bnc|Mux32~5 , bnc|Mux32~5, tp1, 1
instance = comp, \bnc|Mux32~6 , bnc|Mux32~6, tp1, 1
instance = comp, \bnc|Registradores[15][15] , bnc|Registradores[15][15], tp1, 1
instance = comp, \bnc|Mux32~7 , bnc|Mux32~7, tp1, 1
instance = comp, \bnc|Mux32~8 , bnc|Mux32~8, tp1, 1
instance = comp, \bnc|Mux32~9 , bnc|Mux32~9, tp1, 1
instance = comp, \bnc|S[15] , bnc|S[15], tp1, 1
instance = comp, \mem|memory_rtl_0|auto_generated|ram_block1a0 , mem|memory_rtl_0|auto_generated|ram_block1a0, tp1, 1
instance = comp, \mxA|Reg~12 , mxA|Reg~12, tp1, 1
instance = comp, \mxA|Reg[13] , mxA|Reg[13], tp1, 1
instance = comp, \alu|RegALUout~139 , alu|RegALUout~139, tp1, 1
instance = comp, \alu|RegALUout[13]~140 , alu|RegALUout[13]~140, tp1, 1
instance = comp, \alu|RegALUout[13]~144 , alu|RegALUout[13]~144, tp1, 1
instance = comp, \alu|ShiftLeft0~12 , alu|ShiftLeft0~12, tp1, 1
instance = comp, \alu|ShiftLeft0~16 , alu|ShiftLeft0~16, tp1, 1
instance = comp, \alu|ShiftLeft0~17 , alu|ShiftLeft0~17, tp1, 1
instance = comp, \alu|RegALUout[2]~166 , alu|RegALUout[2]~166, tp1, 1
instance = comp, \alu|ShiftLeft0~24 , alu|ShiftLeft0~24, tp1, 1
instance = comp, \alu|ShiftLeft0~26 , alu|ShiftLeft0~26, tp1, 1
instance = comp, \alu|ShiftLeft0~27 , alu|ShiftLeft0~27, tp1, 1
instance = comp, \alu|RegALUout[2]~50 , alu|RegALUout[2]~50, tp1, 1
instance = comp, \alu|RegALUout[13]~137 , alu|RegALUout[13]~137, tp1, 1
instance = comp, \alu|RegALUout[13]~138 , alu|RegALUout[13]~138, tp1, 1
instance = comp, \alu|RegALUout[13]~145 , alu|RegALUout[13]~145, tp1, 1
instance = comp, \alu|RegALUout[13] , alu|RegALUout[13], tp1, 1
instance = comp, \mxDT|Data[13]~13 , mxDT|Data[13]~13, tp1, 1
instance = comp, \bnc|Registradores~30 , bnc|Registradores~30, tp1, 1
instance = comp, \bnc|Registradores[7][13]~feeder , bnc|Registradores[7][13]~feeder, tp1, 1
instance = comp, \bnc|Registradores[7][13] , bnc|Registradores[7][13], tp1, 1
instance = comp, \bnc|Mux18~7 , bnc|Mux18~7, tp1, 1
instance = comp, \bnc|Mux18~8 , bnc|Mux18~8, tp1, 1
instance = comp, \bnc|Registradores[14][13] , bnc|Registradores[14][13], tp1, 1
instance = comp, \bnc|Mux18~2 , bnc|Mux18~2, tp1, 1
instance = comp, \bnc|Mux18~3 , bnc|Mux18~3, tp1, 1
instance = comp, \bnc|Registradores[8][13] , bnc|Registradores[8][13], tp1, 1
instance = comp, \bnc|Registradores[12][13] , bnc|Registradores[12][13], tp1, 1
instance = comp, \bnc|Registradores[0][13] , bnc|Registradores[0][13], tp1, 1
instance = comp, \bnc|Registradores[4][13] , bnc|Registradores[4][13], tp1, 1
instance = comp, \bnc|Mux18~4 , bnc|Mux18~4, tp1, 1
instance = comp, \bnc|Mux18~5 , bnc|Mux18~5, tp1, 1
instance = comp, \bnc|Mux18~6 , bnc|Mux18~6, tp1, 1
instance = comp, \bnc|Mux18~9 , bnc|Mux18~9, tp1, 1
instance = comp, \bnc|B[13] , bnc|B[13], tp1, 1
instance = comp, \mxB|Data[13]~21 , mxB|Data[13]~21, tp1, 1
instance = comp, \bnc|Registradores[11][14] , bnc|Registradores[11][14], tp1, 1
instance = comp, \bnc|Mux17~1 , bnc|Mux17~1, tp1, 1
instance = comp, \bnc|Registradores[14][14]~feeder , bnc|Registradores[14][14]~feeder, tp1, 1
instance = comp, \bnc|Registradores[14][14] , bnc|Registradores[14][14], tp1, 1
instance = comp, \bnc|Mux17~7 , bnc|Mux17~7, tp1, 1
instance = comp, \bnc|Mux17~8 , bnc|Mux17~8, tp1, 1
instance = comp, \bnc|Mux17~2 , bnc|Mux17~2, tp1, 1
instance = comp, \bnc|Mux17~3 , bnc|Mux17~3, tp1, 1
instance = comp, \bnc|Registradores[3][14]~feeder , bnc|Registradores[3][14]~feeder, tp1, 1
instance = comp, \bnc|Registradores[3][14] , bnc|Registradores[3][14], tp1, 1
instance = comp, \bnc|Mux17~4 , bnc|Mux17~4, tp1, 1
instance = comp, \bnc|Mux17~5 , bnc|Mux17~5, tp1, 1
instance = comp, \bnc|Mux17~6 , bnc|Mux17~6, tp1, 1
instance = comp, \bnc|Mux17~9 , bnc|Mux17~9, tp1, 1
instance = comp, \bnc|B[14] , bnc|B[14], tp1, 1
instance = comp, \mxB|Data[14]~22 , mxB|Data[14]~22, tp1, 1
instance = comp, \alu|RegOverflowDetected~5 , alu|RegOverflowDetected~5, tp1, 1
instance = comp, \alu|RegOverflowDetected~2 , alu|RegOverflowDetected~2, tp1, 1
instance = comp, \bnc|Registradores[7][10] , bnc|Registradores[7][10], tp1, 1
instance = comp, \bnc|Mux21~7 , bnc|Mux21~7, tp1, 1
instance = comp, \bnc|Mux21~8 , bnc|Mux21~8, tp1, 1
instance = comp, \bnc|Mux21~0 , bnc|Mux21~0, tp1, 1
instance = comp, \bnc|Registradores[5][10] , bnc|Registradores[5][10], tp1, 1
instance = comp, \bnc|Mux21~1 , bnc|Mux21~1, tp1, 1
instance = comp, \bnc|Registradores[6][10] , bnc|Registradores[6][10], tp1, 1
instance = comp, \bnc|Mux21~2 , bnc|Mux21~2, tp1, 1
instance = comp, \bnc|Mux21~3 , bnc|Mux21~3, tp1, 1
instance = comp, \bnc|Registradores[4][10]~feeder , bnc|Registradores[4][10]~feeder, tp1, 1
instance = comp, \bnc|Registradores[4][10] , bnc|Registradores[4][10], tp1, 1
instance = comp, \bnc|Mux21~4 , bnc|Mux21~4, tp1, 1
instance = comp, \bnc|Mux21~5 , bnc|Mux21~5, tp1, 1
instance = comp, \bnc|Mux21~6 , bnc|Mux21~6, tp1, 1
instance = comp, \bnc|Mux21~9 , bnc|Mux21~9, tp1, 1
instance = comp, \bnc|B[10] , bnc|B[10], tp1, 1
instance = comp, \alu|RegOverflowDetected~3 , alu|RegOverflowDetected~3, tp1, 1
instance = comp, \alu|RegOverflowDetected~4 , alu|RegOverflowDetected~4, tp1, 1
instance = comp, \alu|RegOverflowDetected~6 , alu|RegOverflowDetected~6, tp1, 1
instance = comp, \alu|RegALUout[4]~67 , alu|RegALUout[4]~67, tp1, 1
instance = comp, \alu|ShiftLeft0~20 , alu|ShiftLeft0~20, tp1, 1
instance = comp, \alu|ShiftLeft0~25 , alu|ShiftLeft0~25, tp1, 1
instance = comp, \alu|ShiftLeft0~4 , alu|ShiftLeft0~4, tp1, 1
instance = comp, \alu|RegALUout[11]~100 , alu|RegALUout[11]~100, tp1, 1
instance = comp, \alu|RegALUout[8]~101 , alu|RegALUout[8]~101, tp1, 1
instance = comp, \alu|RegALUout[8]~102 , alu|RegALUout[8]~102, tp1, 1
instance = comp, \alu|RegALUout[8]~103 , alu|RegALUout[8]~103, tp1, 1
instance = comp, \alu|RegALUout[8]~104 , alu|RegALUout[8]~104, tp1, 1
instance = comp, \alu|RegALUout[8]~170 , alu|RegALUout[8]~170, tp1, 1
instance = comp, \alu|RegALUout[8]~105 , alu|RegALUout[8]~105, tp1, 1
instance = comp, \alu|RegALUout[8] , alu|RegALUout[8], tp1, 1
instance = comp, \mxDT|Data[8]~8 , mxDT|Data[8]~8, tp1, 1
instance = comp, \bnc|Registradores~25 , bnc|Registradores~25, tp1, 1
instance = comp, \bnc|Registradores[11][8] , bnc|Registradores[11][8], tp1, 1
instance = comp, \bnc|Registradores[8][8] , bnc|Registradores[8][8], tp1, 1
instance = comp, \bnc|Mux39~0 , bnc|Mux39~0, tp1, 1
instance = comp, \bnc|Mux39~1 , bnc|Mux39~1, tp1, 1
instance = comp, \bnc|Mux39~7 , bnc|Mux39~7, tp1, 1
instance = comp, \bnc|Registradores[13][8] , bnc|Registradores[13][8], tp1, 1
instance = comp, \bnc|Mux39~8 , bnc|Mux39~8, tp1, 1
instance = comp, \bnc|Registradores[0][8] , bnc|Registradores[0][8], tp1, 1
instance = comp, \bnc|Mux39~4 , bnc|Mux39~4, tp1, 1
instance = comp, \bnc|Mux39~5 , bnc|Mux39~5, tp1, 1
instance = comp, \bnc|Mux39~2 , bnc|Mux39~2, tp1, 1
instance = comp, \bnc|Mux39~3 , bnc|Mux39~3, tp1, 1
instance = comp, \bnc|Mux39~6 , bnc|Mux39~6, tp1, 1
instance = comp, \bnc|Mux39~9 , bnc|Mux39~9, tp1, 1
instance = comp, \bnc|S[8] , bnc|S[8], tp1, 1
instance = comp, \regADDRA[1]~0 , regADDRA[1]~0, tp1, 1
instance = comp, \regADDRA[1] , regADDRA[1], tp1, 1
instance = comp, \bnc|Mux8~0 , bnc|Mux8~0, tp1, 1
instance = comp, \bnc|Mux8~1 , bnc|Mux8~1, tp1, 1
instance = comp, \bnc|Registradores[3][7]~feeder , bnc|Registradores[3][7]~feeder, tp1, 1
instance = comp, \bnc|Registradores[3][7] , bnc|Registradores[3][7], tp1, 1
instance = comp, \bnc|Registradores[1][7] , bnc|Registradores[1][7], tp1, 1
instance = comp, \bnc|Mux8~4 , bnc|Mux8~4, tp1, 1
instance = comp, \bnc|Mux8~5 , bnc|Mux8~5, tp1, 1
instance = comp, \bnc|Registradores[11][7]~feeder , bnc|Registradores[11][7]~feeder, tp1, 1
instance = comp, \bnc|Registradores[11][7] , bnc|Registradores[11][7], tp1, 1
instance = comp, \bnc|Mux8~3 , bnc|Mux8~3, tp1, 1
instance = comp, \bnc|Mux8~6 , bnc|Mux8~6, tp1, 1
instance = comp, \bnc|Mux8~9 , bnc|Mux8~9, tp1, 1
instance = comp, \bnc|A[7] , bnc|A[7], tp1, 1
instance = comp, \mxA|Reg~14 , mxA|Reg~14, tp1, 1
instance = comp, \mxA|Reg[7] , mxA|Reg[7], tp1, 1
instance = comp, \alu|RegALUout[7]~96 , alu|RegALUout[7]~96, tp1, 1
instance = comp, \alu|ShiftRight0~20 , alu|ShiftRight0~20, tp1, 1
instance = comp, \alu|ShiftRight0~3 , alu|ShiftRight0~3, tp1, 1
instance = comp, \alu|ShiftRight0~26 , alu|ShiftRight0~26, tp1, 1
instance = comp, \alu|ShiftRight0~31 , alu|ShiftRight0~31, tp1, 1
instance = comp, \alu|RegALUout[7]~93 , alu|RegALUout[7]~93, tp1, 1
instance = comp, \alu|RegALUout[4]~70 , alu|RegALUout[4]~70, tp1, 1
instance = comp, \alu|RegALUout[7]~94 , alu|RegALUout[7]~94, tp1, 1
instance = comp, \alu|RegALUout[7]~95 , alu|RegALUout[7]~95, tp1, 1
instance = comp, \alu|RegALUout[7]~97 , alu|RegALUout[7]~97, tp1, 1
instance = comp, \alu|RegALUout[7] , alu|RegALUout[7], tp1, 1
instance = comp, \mxDT|Data[7]~7 , mxDT|Data[7]~7, tp1, 1
instance = comp, \bnc|Registradores~24 , bnc|Registradores~24, tp1, 1
instance = comp, \bnc|Registradores[7][7] , bnc|Registradores[7][7], tp1, 1
instance = comp, \bnc|Registradores[15][7] , bnc|Registradores[15][7], tp1, 1
instance = comp, \bnc|Mux40~7 , bnc|Mux40~7, tp1, 1
instance = comp, \bnc|Mux40~8 , bnc|Mux40~8, tp1, 1
instance = comp, \bnc|Mux40~2 , bnc|Mux40~2, tp1, 1
instance = comp, \bnc|Mux40~3 , bnc|Mux40~3, tp1, 1
instance = comp, \bnc|Mux40~4 , bnc|Mux40~4, tp1, 1
instance = comp, \bnc|Mux40~5 , bnc|Mux40~5, tp1, 1
instance = comp, \bnc|Mux40~6 , bnc|Mux40~6, tp1, 1
instance = comp, \bnc|Mux40~9 , bnc|Mux40~9, tp1, 1
instance = comp, \bnc|S[7] , bnc|S[7], tp1, 1
instance = comp, \alu|ShiftRight0~19 , alu|ShiftRight0~19, tp1, 1
instance = comp, \alu|ShiftRight0~21 , alu|ShiftRight0~21, tp1, 1
instance = comp, \alu|RegALUout[1]~26 , alu|RegALUout[1]~26, tp1, 1
instance = comp, \alu|ShiftRight0~32 , alu|ShiftRight0~32, tp1, 1
instance = comp, \alu|RegALUout[4]~71 , alu|RegALUout[4]~71, tp1, 1
instance = comp, \alu|RegALUout[6]~84 , alu|RegALUout[6]~84, tp1, 1
instance = comp, \alu|RegALUout[6]~85 , alu|RegALUout[6]~85, tp1, 1
instance = comp, \alu|RegALUout[6]~86 , alu|RegALUout[6]~86, tp1, 1
instance = comp, \alu|RegALUout[6]~87 , alu|RegALUout[6]~87, tp1, 1
instance = comp, \alu|RegALUout[6]~89 , alu|RegALUout[6]~89, tp1, 1
instance = comp, \alu|RegALUout[6]~90 , alu|RegALUout[6]~90, tp1, 1
instance = comp, \alu|RegALUout[6] , alu|RegALUout[6], tp1, 1
instance = comp, \mxDT|Data[6]~6 , mxDT|Data[6]~6, tp1, 1
instance = comp, \bnc|Registradores~23 , bnc|Registradores~23, tp1, 1
instance = comp, \bnc|Registradores[6][6] , bnc|Registradores[6][6], tp1, 1
instance = comp, \bnc|Mux41~0 , bnc|Mux41~0, tp1, 1
instance = comp, \bnc|Mux41~1 , bnc|Mux41~1, tp1, 1
instance = comp, \bnc|Registradores[13][6] , bnc|Registradores[13][6], tp1, 1
instance = comp, \bnc|Mux41~7 , bnc|Mux41~7, tp1, 1
instance = comp, \bnc|Mux41~8 , bnc|Mux41~8, tp1, 1
instance = comp, \bnc|Mux41~9 , bnc|Mux41~9, tp1, 1
instance = comp, \bnc|S[6] , bnc|S[6], tp1, 1
instance = comp, \regADDRA[3]~2 , regADDRA[3]~2, tp1, 1
instance = comp, \regADDRA[3] , regADDRA[3], tp1, 1
instance = comp, \bnc|Registradores[5][5]~feeder , bnc|Registradores[5][5]~feeder, tp1, 1
instance = comp, \bnc|Registradores[5][5] , bnc|Registradores[5][5], tp1, 1
instance = comp, \bnc|Registradores[7][5] , bnc|Registradores[7][5], tp1, 1
instance = comp, \bnc|Mux10~3 , bnc|Mux10~3, tp1, 1
instance = comp, \bnc|Registradores[0][5] , bnc|Registradores[0][5], tp1, 1
instance = comp, \bnc|Mux10~4 , bnc|Mux10~4, tp1, 1
instance = comp, \bnc|Registradores[2][5] , bnc|Registradores[2][5], tp1, 1
instance = comp, \bnc|Mux10~5 , bnc|Mux10~5, tp1, 1
instance = comp, \bnc|Mux10~6 , bnc|Mux10~6, tp1, 1
instance = comp, \bnc|Registradores[10][5] , bnc|Registradores[10][5], tp1, 1
instance = comp, \bnc|Registradores[8][5] , bnc|Registradores[8][5], tp1, 1
instance = comp, \bnc|Mux10~0 , bnc|Mux10~0, tp1, 1
instance = comp, \bnc|Mux10~1 , bnc|Mux10~1, tp1, 1
instance = comp, \bnc|Mux10~9 , bnc|Mux10~9, tp1, 1
instance = comp, \bnc|A[5] , bnc|A[5], tp1, 1
instance = comp, \mxA|Reg[5] , mxA|Reg[5], tp1, 1
instance = comp, \alu|RegALUout[5]~82 , alu|RegALUout[5]~82, tp1, 1
instance = comp, \alu|RegALUout[5]~81 , alu|RegALUout[5]~81, tp1, 1
instance = comp, \alu|RegALUout[5]~83 , alu|RegALUout[5]~83, tp1, 1
instance = comp, \alu|RegALUout[5] , alu|RegALUout[5], tp1, 1
instance = comp, \mxDT|Data[5]~5 , mxDT|Data[5]~5, tp1, 1
instance = comp, \bnc|Registradores~22 , bnc|Registradores~22, tp1, 1
instance = comp, \bnc|Registradores[6][5] , bnc|Registradores[6][5], tp1, 1
instance = comp, \bnc|Mux42~0 , bnc|Mux42~0, tp1, 1
instance = comp, \bnc|Mux42~1 , bnc|Mux42~1, tp1, 1
instance = comp, \bnc|Registradores[4][5] , bnc|Registradores[4][5], tp1, 1
instance = comp, \bnc|Registradores[12][5] , bnc|Registradores[12][5], tp1, 1
instance = comp, \bnc|Mux42~4 , bnc|Mux42~4, tp1, 1
instance = comp, \bnc|Mux42~5 , bnc|Mux42~5, tp1, 1
instance = comp, \bnc|Registradores[9][5] , bnc|Registradores[9][5], tp1, 1
instance = comp, \bnc|Registradores[13][5] , bnc|Registradores[13][5], tp1, 1
instance = comp, \bnc|Registradores[1][5]~feeder , bnc|Registradores[1][5]~feeder, tp1, 1
instance = comp, \bnc|Registradores[1][5] , bnc|Registradores[1][5], tp1, 1
instance = comp, \bnc|Mux42~2 , bnc|Mux42~2, tp1, 1
instance = comp, \bnc|Mux42~3 , bnc|Mux42~3, tp1, 1
instance = comp, \bnc|Mux42~6 , bnc|Mux42~6, tp1, 1
instance = comp, \bnc|Mux42~9 , bnc|Mux42~9, tp1, 1
instance = comp, \bnc|S[5] , bnc|S[5], tp1, 1
instance = comp, \regADDRB[3]~3 , regADDRB[3]~3, tp1, 1
instance = comp, \regADDRB[3] , regADDRB[3], tp1, 1
instance = comp, \regADDRC[3]~3 , regADDRC[3]~3, tp1, 1
instance = comp, \regADDRC[3] , regADDRC[3], tp1, 1
instance = comp, \ctl|Mux15~0 , ctl|Mux15~0, tp1, 1
instance = comp, \ctl|signal[0] , ctl|signal[0], tp1, 1
instance = comp, \mxRG|Dest[3]~3 , mxRG|Dest[3]~3, tp1, 1
instance = comp, \bnc|Decoder0~9 , bnc|Decoder0~9, tp1, 1
instance = comp, \bnc|Registradores[1][12]~11 , bnc|Registradores[1][12]~11, tp1, 1
instance = comp, \bnc|Registradores[1][3] , bnc|Registradores[1][3], tp1, 1
instance = comp, \bnc|Mux28~0 , bnc|Mux28~0, tp1, 1
instance = comp, \bnc|Mux28~1 , bnc|Mux28~1, tp1, 1
instance = comp, \bnc|Registradores[11][3] , bnc|Registradores[11][3], tp1, 1
instance = comp, \bnc|Mux28~7 , bnc|Mux28~7, tp1, 1
instance = comp, \bnc|Mux28~8 , bnc|Mux28~8, tp1, 1
instance = comp, \bnc|Mux28~9 , bnc|Mux28~9, tp1, 1
instance = comp, \bnc|B[3] , bnc|B[3], tp1, 1
instance = comp, \mxB|Mux2~1 , mxB|Mux2~1, tp1, 1
instance = comp, \mxB|Mux2~2 , mxB|Mux2~2, tp1, 1
instance = comp, \alu|ShiftLeft0~14 , alu|ShiftLeft0~14, tp1, 1
instance = comp, \alu|RegALUout[4]~167 , alu|RegALUout[4]~167, tp1, 1
instance = comp, \alu|ShiftRight0~8 , alu|ShiftRight0~8, tp1, 1
instance = comp, \alu|ShiftRight0~9 , alu|ShiftRight0~9, tp1, 1
instance = comp, \alu|ShiftRight0~10 , alu|ShiftRight0~10, tp1, 1
instance = comp, \alu|ShiftRight0~2 , alu|ShiftRight0~2, tp1, 1
instance = comp, \alu|ShiftRight0~4 , alu|ShiftRight0~4, tp1, 1
instance = comp, \alu|RegALUout[4]~68 , alu|RegALUout[4]~68, tp1, 1
instance = comp, \alu|RegALUout[4]~69 , alu|RegALUout[4]~69, tp1, 1
instance = comp, \alu|RegALUout[4]~72 , alu|RegALUout[4]~72, tp1, 1
instance = comp, \alu|RegALUout[4]~73 , alu|RegALUout[4]~73, tp1, 1
instance = comp, \alu|RegALUout[4]~76 , alu|RegALUout[4]~76, tp1, 1
instance = comp, \alu|RegALUout[4] , alu|RegALUout[4], tp1, 1
instance = comp, \mxDT|Data[4]~4 , mxDT|Data[4]~4, tp1, 1
instance = comp, \bnc|Registradores~21 , bnc|Registradores~21, tp1, 1
instance = comp, \bnc|Registradores[11][4]~feeder , bnc|Registradores[11][4]~feeder, tp1, 1
instance = comp, \bnc|Registradores[11][4] , bnc|Registradores[11][4], tp1, 1
instance = comp, \bnc|Mux43~0 , bnc|Mux43~0, tp1, 1
instance = comp, \bnc|Mux43~1 , bnc|Mux43~1, tp1, 1
instance = comp, \bnc|Mux43~7 , bnc|Mux43~7, tp1, 1
instance = comp, \bnc|Mux43~8 , bnc|Mux43~8, tp1, 1
instance = comp, \bnc|Registradores[5][4] , bnc|Registradores[5][4], tp1, 1
instance = comp, \bnc|Mux43~2 , bnc|Mux43~2, tp1, 1
instance = comp, \bnc|Mux43~3 , bnc|Mux43~3, tp1, 1
instance = comp, \bnc|Mux43~4 , bnc|Mux43~4, tp1, 1
instance = comp, \bnc|Mux43~5 , bnc|Mux43~5, tp1, 1
instance = comp, \bnc|Mux43~6 , bnc|Mux43~6, tp1, 1
instance = comp, \bnc|Mux43~9 , bnc|Mux43~9, tp1, 1
instance = comp, \bnc|S[4] , bnc|S[4], tp1, 1
instance = comp, \regADDRC[0]~0 , regADDRC[0]~0, tp1, 1
instance = comp, \regADDRC[0] , regADDRC[0], tp1, 1
instance = comp, \mxRG|Dest[0]~0 , mxRG|Dest[0]~0, tp1, 1
instance = comp, \bnc|Decoder0~4 , bnc|Decoder0~4, tp1, 1
instance = comp, \bnc|Registradores[5][8]~6 , bnc|Registradores[5][8]~6, tp1, 1
instance = comp, \bnc|Registradores[5][3] , bnc|Registradores[5][3], tp1, 1
instance = comp, \bnc|Mux44~0 , bnc|Mux44~0, tp1, 1
instance = comp, \bnc|Mux44~1 , bnc|Mux44~1, tp1, 1
instance = comp, \bnc|Registradores[7][3]~feeder , bnc|Registradores[7][3]~feeder, tp1, 1
instance = comp, \bnc|Registradores[7][3] , bnc|Registradores[7][3], tp1, 1
instance = comp, \bnc|Mux44~7 , bnc|Mux44~7, tp1, 1
instance = comp, \bnc|Mux44~8 , bnc|Mux44~8, tp1, 1
instance = comp, \bnc|Registradores[10][3] , bnc|Registradores[10][3], tp1, 1
instance = comp, \bnc|Mux44~2 , bnc|Mux44~2, tp1, 1
instance = comp, \bnc|Mux44~3 , bnc|Mux44~3, tp1, 1
instance = comp, \bnc|Registradores[4][3] , bnc|Registradores[4][3], tp1, 1
instance = comp, \bnc|Mux44~4 , bnc|Mux44~4, tp1, 1
instance = comp, \bnc|Mux44~5 , bnc|Mux44~5, tp1, 1
instance = comp, \bnc|Mux44~6 , bnc|Mux44~6, tp1, 1
instance = comp, \bnc|Mux44~9 , bnc|Mux44~9, tp1, 1
instance = comp, \bnc|S[3] , bnc|S[3], tp1, 1
instance = comp, \regADDRC[2]~2 , regADDRC[2]~2, tp1, 1
instance = comp, \regADDRC[2] , regADDRC[2], tp1, 1
instance = comp, \mxRG|Dest[2]~2 , mxRG|Dest[2]~2, tp1, 1
instance = comp, \bnc|Decoder0~5 , bnc|Decoder0~5, tp1, 1
instance = comp, \bnc|Registradores[6][8]~7 , bnc|Registradores[6][8]~7, tp1, 1
instance = comp, \bnc|Registradores[6][2] , bnc|Registradores[6][2], tp1, 1
instance = comp, \bnc|Mux45~0 , bnc|Mux45~0, tp1, 1
instance = comp, \bnc|Mux45~1 , bnc|Mux45~1, tp1, 1
instance = comp, \bnc|Mux45~7 , bnc|Mux45~7, tp1, 1
instance = comp, \bnc|Mux45~8 , bnc|Mux45~8, tp1, 1
instance = comp, \bnc|Registradores[11][2] , bnc|Registradores[11][2], tp1, 1
instance = comp, \bnc|Mux45~2 , bnc|Mux45~2, tp1, 1
instance = comp, \bnc|Mux45~3 , bnc|Mux45~3, tp1, 1
instance = comp, \bnc|Mux45~4 , bnc|Mux45~4, tp1, 1
instance = comp, \bnc|Mux45~5 , bnc|Mux45~5, tp1, 1
instance = comp, \bnc|Mux45~6 , bnc|Mux45~6, tp1, 1
instance = comp, \bnc|Mux45~9 , bnc|Mux45~9, tp1, 1
instance = comp, \bnc|S[2] , bnc|S[2], tp1, 1
instance = comp, \IR[14] , IR[14], tp1, 1
instance = comp, \always3~2 , always3~2, tp1, 1
instance = comp, \regADDRB[1]~1 , regADDRB[1]~1, tp1, 1
instance = comp, \regADDRB[1] , regADDRB[1], tp1, 1
instance = comp, \regADDRC[1]~1 , regADDRC[1]~1, tp1, 1
instance = comp, \regADDRC[1] , regADDRC[1], tp1, 1
instance = comp, \mxRG|Dest[1]~1 , mxRG|Dest[1]~1, tp1, 1
instance = comp, \bnc|Registradores[1][1] , bnc|Registradores[1][1], tp1, 1
instance = comp, \bnc|Mux46~2 , bnc|Mux46~2, tp1, 1
instance = comp, \bnc|Mux46~3 , bnc|Mux46~3, tp1, 1
instance = comp, \bnc|Mux46~6 , bnc|Mux46~6, tp1, 1
instance = comp, \bnc|Mux46~0 , bnc|Mux46~0, tp1, 1
instance = comp, \bnc|Mux46~1 , bnc|Mux46~1, tp1, 1
instance = comp, \bnc|Mux46~9 , bnc|Mux46~9, tp1, 1
instance = comp, \bnc|S[1] , bnc|S[1], tp1, 1
instance = comp, \immediate[1] , immediate[1], tp1, 1
instance = comp, \IR[3] , IR[3], tp1, 1
instance = comp, \regjump[5]~2clkctrl , regjump[5]~2clkctrl, tp1, 1
instance = comp, \regjump[3] , regjump[3], tp1, 1
instance = comp, \alu|RegALUout~58 , alu|RegALUout~58, tp1, 1
instance = comp, \alu|ShiftRight0~17 , alu|ShiftRight0~17, tp1, 1
instance = comp, \alu|ShiftRight0~15 , alu|ShiftRight0~15, tp1, 1
instance = comp, \alu|RegALUout[3]~59 , alu|RegALUout[3]~59, tp1, 1
instance = comp, \alu|RegALUout[3]~60 , alu|RegALUout[3]~60, tp1, 1
instance = comp, \alu|RegALUout[3]~61 , alu|RegALUout[3]~61, tp1, 1
instance = comp, \alu|RegALUout[3]~62 , alu|RegALUout[3]~62, tp1, 1
instance = comp, \alu|RegALUout~63 , alu|RegALUout~63, tp1, 1
instance = comp, \alu|RegALUout[3]~64 , alu|RegALUout[3]~64, tp1, 1
instance = comp, \alu|RegALUout[3]~65 , alu|RegALUout[3]~65, tp1, 1
instance = comp, \alu|RegALUout[3]~66 , alu|RegALUout[3]~66, tp1, 1
instance = comp, \alu|RegALUout[3] , alu|RegALUout[3], tp1, 1
instance = comp, \mxPC2|Mux3~0 , mxPC2|Mux3~0, tp1, 1
instance = comp, \mxPC2|Mux3~1 , mxPC2|Mux3~1, tp1, 1
instance = comp, \mxPC2|addr[3] , mxPC2|addr[3], tp1, 1
instance = comp, \alu|always0~0 , alu|always0~0, tp1, 1
instance = comp, \alu|Add1~26 , alu|Add1~26, tp1, 1
instance = comp, \alu|Add1~28 , alu|Add1~28, tp1, 1
instance = comp, \alu|Add1~30 , alu|Add1~30, tp1, 1
instance = comp, \alu|regZero~5 , alu|regZero~5, tp1, 1
instance = comp, \alu|regZero~2 , alu|regZero~2, tp1, 1
instance = comp, \alu|regZero~3 , alu|regZero~3, tp1, 1
instance = comp, \alu|RegALUout~157 , alu|RegALUout~157, tp1, 1
instance = comp, \alu|RegALUout~162 , alu|RegALUout~162, tp1, 1
instance = comp, \alu|Add0~30 , alu|Add0~30, tp1, 1
instance = comp, \alu|RegOverflowDetected~8 , alu|RegOverflowDetected~8, tp1, 1
instance = comp, \alu|RegOverflowDetected~9 , alu|RegOverflowDetected~9, tp1, 1
instance = comp, \alu|RegOverflowDetected~10 , alu|RegOverflowDetected~10, tp1, 1
instance = comp, \alu|RegOverflowDetected~11 , alu|RegOverflowDetected~11, tp1, 1
instance = comp, \alu|RegOverflowDetected , alu|RegOverflowDetected, tp1, 1
instance = comp, \alu|regZero~0 , alu|regZero~0, tp1, 1
instance = comp, \alu|regZero~1 , alu|regZero~1, tp1, 1
instance = comp, \alu|regZero~4 , alu|regZero~4, tp1, 1
instance = comp, \alu|regZero~6 , alu|regZero~6, tp1, 1
instance = comp, \alu|regZero , alu|regZero, tp1, 1
instance = comp, \PC[1]~0 , PC[1]~0, tp1, 1
instance = comp, \PC[1]~1 , PC[1]~1, tp1, 1
instance = comp, \PC[3] , PC[3], tp1, 1
instance = comp, \Add0~9 , Add0~9, tp1, 1
instance = comp, \Add0~6 , Add0~6, tp1, 1
instance = comp, \Add0~1 , Add0~1, tp1, 1
instance = comp, \Add0~3 , Add0~3, tp1, 1
instance = comp, \Add0~4 , Add0~4, tp1, 1
instance = comp, \Add0~15 , Add0~15, tp1, 1
instance = comp, \Add0~17 , Add0~17, tp1, 1
instance = comp, \bnch[5] , bnch[5], tp1, 1
instance = comp, \mxPC2|Mux5~0 , mxPC2|Mux5~0, tp1, 1
instance = comp, \mxPC2|Mux5~1 , mxPC2|Mux5~1, tp1, 1
instance = comp, \mxPC2|addr[5] , mxPC2|addr[5], tp1, 1
instance = comp, \PC[5] , PC[5], tp1, 1
instance = comp, \mxA|Reg[5]~5 , mxA|Reg[5]~5, tp1, 1
instance = comp, \immediate[0] , immediate[0], tp1, 1
instance = comp, \bnch[4] , bnch[4], tp1, 1
instance = comp, \mxPC2|Mux4~0 , mxPC2|Mux4~0, tp1, 1
instance = comp, \mxPC2|Mux4~1 , mxPC2|Mux4~1, tp1, 1
instance = comp, \mxPC2|addr[4] , mxPC2|addr[4], tp1, 1
instance = comp, \PC[4] , PC[4], tp1, 1
instance = comp, \endereco[4] , endereco[4], tp1, 1
instance = comp, \mxA|Reg[4]~4 , mxA|Reg[4]~4, tp1, 1
instance = comp, \endereco[3] , endereco[3], tp1, 1
instance = comp, \mxA|Reg[3]~3 , mxA|Reg[3]~3, tp1, 1
instance = comp, \regjump[2] , regjump[2], tp1, 1
instance = comp, \mxPC2|Mux2~0 , mxPC2|Mux2~0, tp1, 1
instance = comp, \mxPC2|Mux2~1 , mxPC2|Mux2~1, tp1, 1
instance = comp, \mxPC2|addr[2] , mxPC2|addr[2], tp1, 1
instance = comp, \PC[2] , PC[2], tp1, 1
instance = comp, \endereco[2] , endereco[2], tp1, 1
instance = comp, \mxA|Reg[2]~2 , mxA|Reg[2]~2, tp1, 1
instance = comp, \regjump[1] , regjump[1], tp1, 1
instance = comp, \mxPC2|Mux1~0 , mxPC2|Mux1~0, tp1, 1
instance = comp, \mxPC2|Mux1~1 , mxPC2|Mux1~1, tp1, 1
instance = comp, \mxPC2|addr[1] , mxPC2|addr[1], tp1, 1
instance = comp, \PC[1] , PC[1], tp1, 1
instance = comp, \mxA|Reg[1]~1 , mxA|Reg[1]~1, tp1, 1
instance = comp, \IR[15] , IR[15], tp1, 1
instance = comp, \always3~3 , always3~3, tp1, 1
instance = comp, \always3~3clkctrl , always3~3clkctrl, tp1, 1
instance = comp, \endereco[0] , endereco[0], tp1, 1
instance = comp, \mxA|Reg[0]~0 , mxA|Reg[0]~0, tp1, 1
instance = comp, \alu|ShiftRight0~5 , alu|ShiftRight0~5, tp1, 1
instance = comp, \alu|RegALUout[8]~20 , alu|RegALUout[8]~20, tp1, 1
instance = comp, \alu|RegALUout[0]~31 , alu|RegALUout[0]~31, tp1, 1
instance = comp, \alu|RegALUout[0]~32 , alu|RegALUout[0]~32, tp1, 1
instance = comp, \alu|ShiftRight0~7 , alu|ShiftRight0~7, tp1, 1
instance = comp, \alu|RegALUout[1]~25 , alu|RegALUout[1]~25, tp1, 1
instance = comp, \alu|RegALUout[0]~27 , alu|RegALUout[0]~27, tp1, 1
instance = comp, \alu|RegALUout[0]~28 , alu|RegALUout[0]~28, tp1, 1
instance = comp, \alu|RegALUout[0]~29 , alu|RegALUout[0]~29, tp1, 1
instance = comp, \alu|RegALUout[0]~33 , alu|RegALUout[0]~33, tp1, 1
instance = comp, \alu|RegALUout[0]~34 , alu|RegALUout[0]~34, tp1, 1
instance = comp, \alu|RegALUout[0]~37 , alu|RegALUout[0]~37, tp1, 1
instance = comp, \alu|RegALUout[0] , alu|RegALUout[0], tp1, 1
instance = comp, \mxDT|Data[0]~0 , mxDT|Data[0]~0, tp1, 1
instance = comp, \bnc|Registradores~1 , bnc|Registradores~1, tp1, 1
instance = comp, \bnc|Registradores[13][0] , bnc|Registradores[13][0], tp1, 1
instance = comp, \bnc|Mux47~7 , bnc|Mux47~7, tp1, 1
instance = comp, \bnc|Mux47~8 , bnc|Mux47~8, tp1, 1
instance = comp, \bnc|Mux47~0 , bnc|Mux47~0, tp1, 1
instance = comp, \bnc|Mux47~1 , bnc|Mux47~1, tp1, 1
instance = comp, \bnc|Registradores[6][0] , bnc|Registradores[6][0], tp1, 1
instance = comp, \bnc|Mux47~2 , bnc|Mux47~2, tp1, 1
instance = comp, \bnc|Mux47~3 , bnc|Mux47~3, tp1, 1
instance = comp, \bnc|Mux47~4 , bnc|Mux47~4, tp1, 1
instance = comp, \bnc|Mux47~5 , bnc|Mux47~5, tp1, 1
instance = comp, \bnc|Mux47~6 , bnc|Mux47~6, tp1, 1
instance = comp, \bnc|Mux47~9 , bnc|Mux47~9, tp1, 1
instance = comp, \bnc|S[0] , bnc|S[0], tp1, 1
instance = comp, \IR[12] , IR[12], tp1, 1
instance = comp, \ctl|Mux16~1 , ctl|Mux16~1, tp1, 1
instance = comp, \ctl|Mux16~2 , ctl|Mux16~2, tp1, 1
instance = comp, \ctl|Mux19~0 , ctl|Mux19~0, tp1, 1
instance = comp, \ctl|Mux19~1 , ctl|Mux19~1, tp1, 1
instance = comp, \ctl|Mux19~2 , ctl|Mux19~2, tp1, 1
instance = comp, \ctl|Mux16~3 , ctl|Mux16~3, tp1, 1
instance = comp, \ctl|state[3] , ctl|state[3], tp1, 1
instance = comp, \state[3] , state[3], tp1, 1
instance = comp, \ctl|signal[11] , ctl|signal[11], tp1, 1
instance = comp, \EscreveIR~clkctrl , EscreveIR~clkctrl, tp1, 1
instance = comp, \IR[13] , IR[13], tp1, 1
instance = comp, \ctl|Equal0~0 , ctl|Equal0~0, tp1, 1
instance = comp, \ctl|Mux17~1 , ctl|Mux17~1, tp1, 1
instance = comp, \ctl|Mux17~2 , ctl|Mux17~2, tp1, 1
instance = comp, \ctl|state[2] , ctl|state[2], tp1, 1
instance = comp, \state[2] , state[2], tp1, 1
instance = comp, \ctl|Mux18~2 , ctl|Mux18~2, tp1, 1
instance = comp, \ctl|Mux18~0 , ctl|Mux18~0, tp1, 1
instance = comp, \ctl|Mux18~3 , ctl|Mux18~3, tp1, 1
instance = comp, \ctl|state[1] , ctl|state[1], tp1, 1
instance = comp, \state[1] , state[1], tp1, 1
instance = comp, \ctl|Mux19~3 , ctl|Mux19~3, tp1, 1
instance = comp, \ctl|Mux19~5 , ctl|Mux19~5, tp1, 1
instance = comp, \ctl|Mux19~6 , ctl|Mux19~6, tp1, 1
instance = comp, \ctl|state[0] , ctl|state[0], tp1, 1
instance = comp, \state[0] , state[0], tp1, 1
instance = comp, \ctl|Mux6~0 , ctl|Mux6~0, tp1, 1
instance = comp, \ctl|signal[9] , ctl|signal[9], tp1, 1
instance = comp, \mxDT|Data[3]~3 , mxDT|Data[3]~3, tp1, 1
instance = comp, \bnc|Registradores[15][3] , bnc|Registradores[15][3], tp1, 1
instance = comp, \SW[2]~I , SW[2], tp1, 1
instance = comp, \bnc|VALOR[3]~40 , bnc|VALOR[3]~40, tp1, 1
instance = comp, \bnc|VALOR[3]~41 , bnc|VALOR[3]~41, tp1, 1
instance = comp, \SW[3]~I , SW[3], tp1, 1
instance = comp, \bnc|VALOR[3]~36 , bnc|VALOR[3]~36, tp1, 1
instance = comp, \SW[0]~I , SW[0], tp1, 1
instance = comp, \bnc|Registradores[0][3] , bnc|Registradores[0][3], tp1, 1
instance = comp, \bnc|VALOR[3]~37 , bnc|VALOR[3]~37, tp1, 1
instance = comp, \bnc|VALOR[3]~38 , bnc|VALOR[3]~38, tp1, 1
instance = comp, \bnc|VALOR[3]~39 , bnc|VALOR[3]~39, tp1, 1
instance = comp, \bnc|VALOR[3]~33 , bnc|VALOR[3]~33, tp1, 1
instance = comp, \bnc|VALOR[3]~34 , bnc|VALOR[3]~34, tp1, 1
instance = comp, \bnc|VALOR[3]~42 , bnc|VALOR[3]~42, tp1, 1
instance = comp, \bnc|VALOR[3]~43 , bnc|VALOR[3]~43, tp1, 1
instance = comp, \SW[1]~I , SW[1], tp1, 1
instance = comp, \bnc|VALOR[2]~24 , bnc|VALOR[2]~24, tp1, 1
instance = comp, \bnc|VALOR[2]~25 , bnc|VALOR[2]~25, tp1, 1
instance = comp, \bnc|VALOR[2]~28 , bnc|VALOR[2]~28, tp1, 1
instance = comp, \bnc|VALOR[2]~30 , bnc|VALOR[2]~30, tp1, 1
instance = comp, \bnc|VALOR[2]~22 , bnc|VALOR[2]~22, tp1, 1
instance = comp, \bnc|VALOR[2]~23 , bnc|VALOR[2]~23, tp1, 1
instance = comp, \bnc|VALOR[2]~31 , bnc|VALOR[2]~31, tp1, 1
instance = comp, \bnc|VALOR[2]~32 , bnc|VALOR[2]~32, tp1, 1
instance = comp, \bnc|Equal2~0 , bnc|Equal2~0, tp1, 1
instance = comp, \bnc|VALOR[1]~11 , bnc|VALOR[1]~11, tp1, 1
instance = comp, \bnc|VALOR[1]~12 , bnc|VALOR[1]~12, tp1, 1
instance = comp, \bnc|VALOR[1]~15 , bnc|VALOR[1]~15, tp1, 1
instance = comp, \bnc|VALOR[1]~16 , bnc|VALOR[1]~16, tp1, 1
instance = comp, \bnc|VALOR[1]~14 , bnc|VALOR[1]~14, tp1, 1
instance = comp, \bnc|VALOR[1]~17 , bnc|VALOR[1]~17, tp1, 1
instance = comp, \bnc|VALOR[1]~20 , bnc|VALOR[1]~20, tp1, 1
instance = comp, \bnc|VALOR[1]~21 , bnc|VALOR[1]~21, tp1, 1
instance = comp, \bnc|Registradores[9][0] , bnc|Registradores[9][0], tp1, 1
instance = comp, \bnc|VALOR[0]~0 , bnc|VALOR[0]~0, tp1, 1
instance = comp, \bnc|Registradores[11][0] , bnc|Registradores[11][0], tp1, 1
instance = comp, \bnc|VALOR[0]~1 , bnc|VALOR[0]~1, tp1, 1
instance = comp, \bnc|Registradores[15][0] , bnc|Registradores[15][0], tp1, 1
instance = comp, \bnc|VALOR[0]~7 , bnc|VALOR[0]~7, tp1, 1
instance = comp, \bnc|VALOR[0]~8 , bnc|VALOR[0]~8, tp1, 1
instance = comp, \bnc|VALOR[0]~9 , bnc|VALOR[0]~9, tp1, 1
instance = comp, \bnc|VALOR[0]~10 , bnc|VALOR[0]~10, tp1, 1
instance = comp, \digit_0|WideOr6~0 , digit_0|WideOr6~0, tp1, 1
instance = comp, \digit_0|WideOr5~0 , digit_0|WideOr5~0, tp1, 1
instance = comp, \digit_0|WideOr4~0 , digit_0|WideOr4~0, tp1, 1
instance = comp, \digit_0|WideOr3~0 , digit_0|WideOr3~0, tp1, 1
instance = comp, \digit_0|WideOr2~0 , digit_0|WideOr2~0, tp1, 1
instance = comp, \digit_0|WideOr1~0 , digit_0|WideOr1~0, tp1, 1
instance = comp, \digit_0|WideOr0~0 , digit_0|WideOr0~0, tp1, 1
instance = comp, \bnc|VALOR[6]~68 , bnc|VALOR[6]~68, tp1, 1
instance = comp, \bnc|VALOR[6]~69 , bnc|VALOR[6]~69, tp1, 1
instance = comp, \bnc|VALOR[6]~71 , bnc|VALOR[6]~71, tp1, 1
instance = comp, \bnc|VALOR[6]~72 , bnc|VALOR[6]~72, tp1, 1
instance = comp, \bnc|VALOR[6]~66 , bnc|VALOR[6]~66, tp1, 1
instance = comp, \bnc|VALOR[6]~67 , bnc|VALOR[6]~67, tp1, 1
instance = comp, \bnc|VALOR[6]~75 , bnc|VALOR[6]~75, tp1, 1
instance = comp, \bnc|VALOR[6]~76 , bnc|VALOR[6]~76, tp1, 1
instance = comp, \bnc|VALOR[5]~62 , bnc|VALOR[5]~62, tp1, 1
instance = comp, \bnc|Registradores[15][5] , bnc|Registradores[15][5], tp1, 1
instance = comp, \bnc|VALOR[5]~63 , bnc|VALOR[5]~63, tp1, 1
instance = comp, \bnc|VALOR[5]~55 , bnc|VALOR[5]~55, tp1, 1
instance = comp, \bnc|VALOR[5]~56 , bnc|VALOR[5]~56, tp1, 1
instance = comp, \bnc|VALOR[5]~64 , bnc|VALOR[5]~64, tp1, 1
instance = comp, \bnc|VALOR[5]~65 , bnc|VALOR[5]~65, tp1, 1
instance = comp, \bnc|Registradores[13][7]~feeder , bnc|Registradores[13][7]~feeder, tp1, 1
instance = comp, \bnc|Registradores[13][7] , bnc|Registradores[13][7], tp1, 1
instance = comp, \bnc|VALOR[7]~78 , bnc|VALOR[7]~78, tp1, 1
instance = comp, \bnc|VALOR[7]~81 , bnc|VALOR[7]~81, tp1, 1
instance = comp, \bnc|VALOR[7]~82 , bnc|VALOR[7]~82, tp1, 1
instance = comp, \bnc|VALOR[7]~83 , bnc|VALOR[7]~83, tp1, 1
instance = comp, \bnc|VALOR[7]~86 , bnc|VALOR[7]~86, tp1, 1
instance = comp, \bnc|VALOR[7]~87 , bnc|VALOR[7]~87, tp1, 1
instance = comp, \bnc|VALOR[4]~49 , bnc|VALOR[4]~49, tp1, 1
instance = comp, \bnc|VALOR[4]~50 , bnc|VALOR[4]~50, tp1, 1
instance = comp, \bnc|VALOR[4]~52 , bnc|VALOR[4]~52, tp1, 1
instance = comp, \bnc|VALOR[4]~44 , bnc|VALOR[4]~44, tp1, 1
instance = comp, \bnc|VALOR[4]~45 , bnc|VALOR[4]~45, tp1, 1
instance = comp, \bnc|VALOR[4]~53 , bnc|VALOR[4]~53, tp1, 1
instance = comp, \bnc|VALOR[4]~54 , bnc|VALOR[4]~54, tp1, 1
instance = comp, \digit_1|WideOr6~0 , digit_1|WideOr6~0, tp1, 1
instance = comp, \digit_1|WideOr5~0 , digit_1|WideOr5~0, tp1, 1
instance = comp, \digit_1|WideOr4~0 , digit_1|WideOr4~0, tp1, 1
instance = comp, \digit_1|WideOr3~0 , digit_1|WideOr3~0, tp1, 1
instance = comp, \digit_1|WideOr2~0 , digit_1|WideOr2~0, tp1, 1
instance = comp, \digit_1|WideOr1~0 , digit_1|WideOr1~0, tp1, 1
instance = comp, \digit_1|WideOr0~0 , digit_1|WideOr0~0, tp1, 1
instance = comp, \bnc|VALOR[11]~131 , bnc|VALOR[11]~131, tp1, 1
instance = comp, \bnc|VALOR[10]~110 , bnc|VALOR[10]~110, tp1, 1
instance = comp, \bnc|VALOR[10]~111 , bnc|VALOR[10]~111, tp1, 1
instance = comp, \bnc|VALOR[10]~117 , bnc|VALOR[10]~117, tp1, 1
instance = comp, \bnc|VALOR[10]~118 , bnc|VALOR[10]~118, tp1, 1
instance = comp, \bnc|VALOR[10]~119 , bnc|VALOR[10]~119, tp1, 1
instance = comp, \bnc|VALOR[10]~120 , bnc|VALOR[10]~120, tp1, 1
instance = comp, \bnc|VALOR[8]~90 , bnc|VALOR[8]~90, tp1, 1
instance = comp, \bnc|VALOR[8]~91 , bnc|VALOR[8]~91, tp1, 1
instance = comp, \bnc|VALOR[8]~92 , bnc|VALOR[8]~92, tp1, 1
instance = comp, \bnc|VALOR[8]~93 , bnc|VALOR[8]~93, tp1, 1
instance = comp, \bnc|VALOR[8]~94 , bnc|VALOR[8]~94, tp1, 1
instance = comp, \bnc|Registradores[9][8] , bnc|Registradores[9][8], tp1, 1
instance = comp, \bnc|VALOR[8]~88 , bnc|VALOR[8]~88, tp1, 1
instance = comp, \bnc|VALOR[8]~89 , bnc|VALOR[8]~89, tp1, 1
instance = comp, \bnc|VALOR[8]~97 , bnc|VALOR[8]~97, tp1, 1
instance = comp, \bnc|VALOR[8]~98 , bnc|VALOR[8]~98, tp1, 1
instance = comp, \bnc|VALOR[9]~106 , bnc|VALOR[9]~106, tp1, 1
instance = comp, \bnc|VALOR[9]~107 , bnc|VALOR[9]~107, tp1, 1
instance = comp, \bnc|VALOR[9]~101 , bnc|VALOR[9]~101, tp1, 1
instance = comp, \bnc|VALOR[9]~102 , bnc|VALOR[9]~102, tp1, 1
instance = comp, \bnc|VALOR[9]~105 , bnc|VALOR[9]~105, tp1, 1
instance = comp, \bnc|VALOR[9]~108 , bnc|VALOR[9]~108, tp1, 1
instance = comp, \bnc|VALOR[9]~109 , bnc|VALOR[9]~109, tp1, 1
instance = comp, \digit_2|WideOr6~0 , digit_2|WideOr6~0, tp1, 1
instance = comp, \digit_2|WideOr5~0 , digit_2|WideOr5~0, tp1, 1
instance = comp, \digit_2|WideOr4~0 , digit_2|WideOr4~0, tp1, 1
instance = comp, \digit_2|WideOr3~0 , digit_2|WideOr3~0, tp1, 1
instance = comp, \digit_2|WideOr2~0 , digit_2|WideOr2~0, tp1, 1
instance = comp, \digit_2|WideOr1~0 , digit_2|WideOr1~0, tp1, 1
instance = comp, \digit_2|WideOr0~0 , digit_2|WideOr0~0, tp1, 1
instance = comp, \bnc|Registradores[8][14] , bnc|Registradores[8][14], tp1, 1
instance = comp, \bnc|VALOR[14]~156 , bnc|VALOR[14]~156, tp1, 1
instance = comp, \bnc|Registradores[9][14]~feeder , bnc|Registradores[9][14]~feeder, tp1, 1
instance = comp, \bnc|Registradores[9][14] , bnc|Registradores[9][14], tp1, 1
instance = comp, \bnc|VALOR[14]~157 , bnc|VALOR[14]~157, tp1, 1
instance = comp, \bnc|VALOR[14]~158 , bnc|VALOR[14]~158, tp1, 1
instance = comp, \bnc|VALOR[14]~159 , bnc|VALOR[14]~159, tp1, 1
instance = comp, \bnc|VALOR[14]~160 , bnc|VALOR[14]~160, tp1, 1
instance = comp, \bnc|VALOR[14]~161 , bnc|VALOR[14]~161, tp1, 1
instance = comp, \bnc|VALOR[14]~162 , bnc|VALOR[14]~162, tp1, 1
instance = comp, \bnc|VALOR[14]~163 , bnc|VALOR[14]~163, tp1, 1
instance = comp, \bnc|VALOR[14]~164 , bnc|VALOR[14]~164, tp1, 1
instance = comp, \bnc|VALOR[13]~147 , bnc|VALOR[13]~147, tp1, 1
instance = comp, \bnc|VALOR[13]~148 , bnc|VALOR[13]~148, tp1, 1
instance = comp, \bnc|Registradores[13][13] , bnc|Registradores[13][13], tp1, 1
instance = comp, \bnc|Registradores[9][13]~feeder , bnc|Registradores[9][13]~feeder, tp1, 1
instance = comp, \bnc|Registradores[9][13] , bnc|Registradores[9][13], tp1, 1
instance = comp, \bnc|Registradores[1][13] , bnc|Registradores[1][13], tp1, 1
instance = comp, \bnc|Registradores[5][13] , bnc|Registradores[5][13], tp1, 1
instance = comp, \bnc|VALOR[13]~145 , bnc|VALOR[13]~145, tp1, 1
instance = comp, \bnc|VALOR[13]~146 , bnc|VALOR[13]~146, tp1, 1
instance = comp, \bnc|VALOR[13]~149 , bnc|VALOR[13]~149, tp1, 1
instance = comp, \bnc|VALOR[13]~144 , bnc|VALOR[13]~144, tp1, 1
instance = comp, \bnc|Registradores[3][13] , bnc|Registradores[3][13], tp1, 1
instance = comp, \bnc|VALOR[13]~150 , bnc|VALOR[13]~150, tp1, 1
instance = comp, \bnc|VALOR[13]~151 , bnc|VALOR[13]~151, tp1, 1
instance = comp, \bnc|VALOR[13]~152 , bnc|VALOR[13]~152, tp1, 1
instance = comp, \bnc|VALOR[13]~153 , bnc|VALOR[13]~153, tp1, 1
instance = comp, \bnc|Registradores[4][15] , bnc|Registradores[4][15], tp1, 1
instance = comp, \bnc|VALOR[15]~169 , bnc|VALOR[15]~169, tp1, 1
instance = comp, \bnc|VALOR[15]~170 , bnc|VALOR[15]~170, tp1, 1
instance = comp, \bnc|VALOR[15]~171 , bnc|VALOR[15]~171, tp1, 1
instance = comp, \bnc|VALOR[15]~165 , bnc|VALOR[15]~165, tp1, 1
instance = comp, \bnc|VALOR[15]~166 , bnc|VALOR[15]~166, tp1, 1
instance = comp, \bnc|VALOR[15]~173 , bnc|VALOR[15]~173, tp1, 1
instance = comp, \bnc|VALOR[15]~174 , bnc|VALOR[15]~174, tp1, 1
instance = comp, \bnc|VALOR[15]~175 , bnc|VALOR[15]~175, tp1, 1
instance = comp, \bnc|VALOR[12]~132 , bnc|VALOR[12]~132, tp1, 1
instance = comp, \bnc|VALOR[12]~133 , bnc|VALOR[12]~133, tp1, 1
instance = comp, \bnc|VALOR[12]~134 , bnc|VALOR[12]~134, tp1, 1
instance = comp, \bnc|VALOR[12]~135 , bnc|VALOR[12]~135, tp1, 1
instance = comp, \bnc|VALOR[12]~138 , bnc|VALOR[12]~138, tp1, 1
instance = comp, \bnc|VALOR[12]~141 , bnc|VALOR[12]~141, tp1, 1
instance = comp, \bnc|VALOR[12]~142 , bnc|VALOR[12]~142, tp1, 1
instance = comp, \digit_3|WideOr6~0 , digit_3|WideOr6~0, tp1, 1
instance = comp, \digit_3|WideOr5~0 , digit_3|WideOr5~0, tp1, 1
instance = comp, \digit_3|WideOr4~0 , digit_3|WideOr4~0, tp1, 1
instance = comp, \digit_3|WideOr3~0 , digit_3|WideOr3~0, tp1, 1
instance = comp, \digit_3|WideOr2~0 , digit_3|WideOr2~0, tp1, 1
instance = comp, \digit_3|WideOr1~0 , digit_3|WideOr1~0, tp1, 1
instance = comp, \digit_3|WideOr0~0 , digit_3|WideOr0~0, tp1, 1
instance = comp, \st|WideOr6~0 , st|WideOr6~0, tp1, 1
instance = comp, \st|WideOr5~0 , st|WideOr5~0, tp1, 1
instance = comp, \st|WideOr4~0 , st|WideOr4~0, tp1, 1
instance = comp, \st|WideOr3~0 , st|WideOr3~0, tp1, 1
instance = comp, \st|WideOr2~0 , st|WideOr2~0, tp1, 1
instance = comp, \st|WideOr1~0 , st|WideOr1~0, tp1, 1
instance = comp, \st|WideOr0~0 , st|WideOr0~0, tp1, 1
instance = comp, \regjump[0] , regjump[0], tp1, 1
instance = comp, \bnch[0] , bnch[0], tp1, 1
instance = comp, \mxPC2|Mux0~0 , mxPC2|Mux0~0, tp1, 1
instance = comp, \mxPC2|Mux0~1 , mxPC2|Mux0~1, tp1, 1
instance = comp, \mxPC2|addr[0] , mxPC2|addr[0], tp1, 1
instance = comp, \PC[0] , PC[0], tp1, 1
instance = comp, \pc|WideOr6~0 , pc|WideOr6~0, tp1, 1
instance = comp, \pc|WideOr5~0 , pc|WideOr5~0, tp1, 1
instance = comp, \pc|WideOr4~0 , pc|WideOr4~0, tp1, 1
instance = comp, \pc|WideOr3~0 , pc|WideOr3~0, tp1, 1
instance = comp, \pc|WideOr2~0 , pc|WideOr2~0, tp1, 1
instance = comp, \pc|WideOr1~0 , pc|WideOr1~0, tp1, 1
instance = comp, \pc|WideOr0~0 , pc|WideOr0~0, tp1, 1
instance = comp, \display_LCD|conta_clock[1]~14 , display_LCD|conta_clock[1]~14, tp1, 1
instance = comp, \display_LCD|conta_clock[1] , display_LCD|conta_clock[1], tp1, 1
instance = comp, \display_LCD|conta_clock[2]~16 , display_LCD|conta_clock[2]~16, tp1, 1
instance = comp, \display_LCD|conta_clock[2] , display_LCD|conta_clock[2], tp1, 1
instance = comp, \display_LCD|conta_clock[3]~18 , display_LCD|conta_clock[3]~18, tp1, 1
instance = comp, \display_LCD|conta_clock[3] , display_LCD|conta_clock[3], tp1, 1
instance = comp, \display_LCD|conta_clock[4]~20 , display_LCD|conta_clock[4]~20, tp1, 1
instance = comp, \display_LCD|conta_clock[4] , display_LCD|conta_clock[4], tp1, 1
instance = comp, \display_LCD|conta_clock[5]~22 , display_LCD|conta_clock[5]~22, tp1, 1
instance = comp, \display_LCD|conta_clock[5] , display_LCD|conta_clock[5], tp1, 1
instance = comp, \display_LCD|conta_clock[7]~26 , display_LCD|conta_clock[7]~26, tp1, 1
instance = comp, \display_LCD|conta_clock[7] , display_LCD|conta_clock[7], tp1, 1
instance = comp, \display_LCD|conta_clock[8]~28 , display_LCD|conta_clock[8]~28, tp1, 1
instance = comp, \display_LCD|conta_clock[8] , display_LCD|conta_clock[8], tp1, 1
instance = comp, \display_LCD|conta_clock[9]~30 , display_LCD|conta_clock[9]~30, tp1, 1
instance = comp, \display_LCD|conta_clock[9] , display_LCD|conta_clock[9], tp1, 1
instance = comp, \display_LCD|conta_clock[10]~32 , display_LCD|conta_clock[10]~32, tp1, 1
instance = comp, \display_LCD|conta_clock[10] , display_LCD|conta_clock[10], tp1, 1
instance = comp, \display_LCD|conta_clock[11]~34 , display_LCD|conta_clock[11]~34, tp1, 1
instance = comp, \display_LCD|conta_clock[11] , display_LCD|conta_clock[11], tp1, 1
instance = comp, \display_LCD|conta_clock[12]~36 , display_LCD|conta_clock[12]~36, tp1, 1
instance = comp, \display_LCD|conta_clock[12] , display_LCD|conta_clock[12], tp1, 1
instance = comp, \display_LCD|conta_clock[14]~40 , display_LCD|conta_clock[14]~40, tp1, 1
instance = comp, \display_LCD|conta_clock[14] , display_LCD|conta_clock[14], tp1, 1
instance = comp, \display_LCD|conta_clock[14]~clkctrl , display_LCD|conta_clock[14]~clkctrl, tp1, 1
instance = comp, \display_LCD|Mux3~0 , display_LCD|Mux3~0, tp1, 1
instance = comp, \display_LCD|Mux3~1 , display_LCD|Mux3~1, tp1, 1
instance = comp, \display_LCD|estado[1] , display_LCD|estado[1], tp1, 1
instance = comp, \display_LCD|Mux0~1 , display_LCD|Mux0~1, tp1, 1
instance = comp, \display_LCD|Mux1~0 , display_LCD|Mux1~0, tp1, 1
instance = comp, \display_LCD|estado[3] , display_LCD|estado[3], tp1, 1
instance = comp, \display_LCD|Mux0~0 , display_LCD|Mux0~0, tp1, 1
instance = comp, \display_LCD|estado[4]~0 , display_LCD|estado[4]~0, tp1, 1
instance = comp, \display_LCD|estado[4] , display_LCD|estado[4], tp1, 1
instance = comp, \display_LCD|Mux4~0 , display_LCD|Mux4~0, tp1, 1
instance = comp, \display_LCD|Mux4~1 , display_LCD|Mux4~1, tp1, 1
instance = comp, \display_LCD|estado[0] , display_LCD|estado[0], tp1, 1
instance = comp, \display_LCD|Mux2~0 , display_LCD|Mux2~0, tp1, 1
instance = comp, \display_LCD|Mux2~1 , display_LCD|Mux2~1, tp1, 1
instance = comp, \display_LCD|estado[2] , display_LCD|estado[2], tp1, 1
instance = comp, \display_LCD|Mux12~0 , display_LCD|Mux12~0, tp1, 1
instance = comp, \display_LCD|data[0]~1 , display_LCD|data[0]~1, tp1, 1
instance = comp, \display_LCD|data[0]~0 , display_LCD|data[0]~0, tp1, 1
instance = comp, \display_LCD|data[0]~2 , display_LCD|data[0]~2, tp1, 1
instance = comp, \display_LCD|data[0] , display_LCD|data[0], tp1, 1
instance = comp, \display_LCD|Mux11~0 , display_LCD|Mux11~0, tp1, 1
instance = comp, \display_LCD|data[1] , display_LCD|data[1], tp1, 1
instance = comp, \display_LCD|data[0]~3 , display_LCD|data[0]~3, tp1, 1
instance = comp, \display_LCD|Selector0~1 , display_LCD|Selector0~1, tp1, 1
instance = comp, \display_LCD|enable~0 , display_LCD|enable~0, tp1, 1
instance = comp, \display_LCD|Selector0~2 , display_LCD|Selector0~2, tp1, 1
instance = comp, \display_LCD|Selector0~3 , display_LCD|Selector0~3, tp1, 1
instance = comp, \display_LCD|Selector0~0 , display_LCD|Selector0~0, tp1, 1
instance = comp, \display_LCD|Selector0~4 , display_LCD|Selector0~4, tp1, 1
instance = comp, \display_LCD|enable , display_LCD|enable, tp1, 1
instance = comp, \display_LCD|Selector1~6 , display_LCD|Selector1~6, tp1, 1
instance = comp, \display_LCD|Selector1~4 , display_LCD|Selector1~4, tp1, 1
instance = comp, \display_LCD|Selector1~5 , display_LCD|Selector1~5, tp1, 1
instance = comp, \display_LCD|rs , display_LCD|rs, tp1, 1
instance = comp, \KEY[0]~I , KEY[0], tp1, 1
instance = comp, \KEY[2]~I , KEY[2], tp1, 1
instance = comp, \KEY[3]~I , KEY[3], tp1, 1
instance = comp, \SW[4]~I , SW[4], tp1, 1
instance = comp, \SW[5]~I , SW[5], tp1, 1
instance = comp, \SW[6]~I , SW[6], tp1, 1
instance = comp, \SW[7]~I , SW[7], tp1, 1
instance = comp, \SW[8]~I , SW[8], tp1, 1
instance = comp, \SW[9]~I , SW[9], tp1, 1
instance = comp, \SW[10]~I , SW[10], tp1, 1
instance = comp, \SW[11]~I , SW[11], tp1, 1
instance = comp, \SW[12]~I , SW[12], tp1, 1
instance = comp, \SW[13]~I , SW[13], tp1, 1
instance = comp, \SW[14]~I , SW[14], tp1, 1
instance = comp, \SW[15]~I , SW[15], tp1, 1
instance = comp, \SW[16]~I , SW[16], tp1, 1
instance = comp, \SW[17]~I , SW[17], tp1, 1
instance = comp, \SW[18]~I , SW[18], tp1, 1
instance = comp, \SW[19]~I , SW[19], tp1, 1
instance = comp, \HEX0[0]~I , HEX0[0], tp1, 1
instance = comp, \HEX0[1]~I , HEX0[1], tp1, 1
instance = comp, \HEX0[2]~I , HEX0[2], tp1, 1
instance = comp, \HEX0[3]~I , HEX0[3], tp1, 1
instance = comp, \HEX0[4]~I , HEX0[4], tp1, 1
instance = comp, \HEX0[5]~I , HEX0[5], tp1, 1
instance = comp, \HEX0[6]~I , HEX0[6], tp1, 1
instance = comp, \HEX1[0]~I , HEX1[0], tp1, 1
instance = comp, \HEX1[1]~I , HEX1[1], tp1, 1
instance = comp, \HEX1[2]~I , HEX1[2], tp1, 1
instance = comp, \HEX1[3]~I , HEX1[3], tp1, 1
instance = comp, \HEX1[4]~I , HEX1[4], tp1, 1
instance = comp, \HEX1[5]~I , HEX1[5], tp1, 1
instance = comp, \HEX1[6]~I , HEX1[6], tp1, 1
instance = comp, \HEX2[0]~I , HEX2[0], tp1, 1
instance = comp, \HEX2[1]~I , HEX2[1], tp1, 1
instance = comp, \HEX2[2]~I , HEX2[2], tp1, 1
instance = comp, \HEX2[3]~I , HEX2[3], tp1, 1
instance = comp, \HEX2[4]~I , HEX2[4], tp1, 1
instance = comp, \HEX2[5]~I , HEX2[5], tp1, 1
instance = comp, \HEX2[6]~I , HEX2[6], tp1, 1
instance = comp, \HEX3[0]~I , HEX3[0], tp1, 1
instance = comp, \HEX3[1]~I , HEX3[1], tp1, 1
instance = comp, \HEX3[2]~I , HEX3[2], tp1, 1
instance = comp, \HEX3[3]~I , HEX3[3], tp1, 1
instance = comp, \HEX3[4]~I , HEX3[4], tp1, 1
instance = comp, \HEX3[5]~I , HEX3[5], tp1, 1
instance = comp, \HEX3[6]~I , HEX3[6], tp1, 1
instance = comp, \HEX4[0]~I , HEX4[0], tp1, 1
instance = comp, \HEX4[1]~I , HEX4[1], tp1, 1
instance = comp, \HEX4[2]~I , HEX4[2], tp1, 1
instance = comp, \HEX4[3]~I , HEX4[3], tp1, 1
instance = comp, \HEX4[4]~I , HEX4[4], tp1, 1
instance = comp, \HEX4[5]~I , HEX4[5], tp1, 1
instance = comp, \HEX4[6]~I , HEX4[6], tp1, 1
instance = comp, \HEX5[0]~I , HEX5[0], tp1, 1
instance = comp, \HEX5[1]~I , HEX5[1], tp1, 1
instance = comp, \HEX5[2]~I , HEX5[2], tp1, 1
instance = comp, \HEX5[3]~I , HEX5[3], tp1, 1
instance = comp, \HEX5[4]~I , HEX5[4], tp1, 1
instance = comp, \HEX5[5]~I , HEX5[5], tp1, 1
instance = comp, \HEX5[6]~I , HEX5[6], tp1, 1
instance = comp, \LCD_DATA[0]~I , LCD_DATA[0], tp1, 1
instance = comp, \LCD_DATA[1]~I , LCD_DATA[1], tp1, 1
instance = comp, \LCD_DATA[2]~I , LCD_DATA[2], tp1, 1
instance = comp, \LCD_DATA[3]~I , LCD_DATA[3], tp1, 1
instance = comp, \LCD_DATA[4]~I , LCD_DATA[4], tp1, 1
instance = comp, \LCD_DATA[5]~I , LCD_DATA[5], tp1, 1
instance = comp, \LCD_DATA[6]~I , LCD_DATA[6], tp1, 1
instance = comp, \LCD_DATA[7]~I , LCD_DATA[7], tp1, 1
instance = comp, \LCD_RW~I , LCD_RW, tp1, 1
instance = comp, \LCD_EN~I , LCD_EN, tp1, 1
instance = comp, \LCD_RS~I , LCD_RS, tp1, 1
instance = comp, \LCD_ON~I , LCD_ON, tp1, 1
instance = comp, \LCD_BLON~I , LCD_BLON, tp1, 1
