

================================================================
== Vivado HLS Report for 'sigmoid_me_ap_fixed_ap_fixed_sigmoid_config19_s'
================================================================
* Date:           Wed Aug 10 16:30:09 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.178 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       31| 0.155 us | 0.155 us |   31|   31|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SigmoidActLoop  |       30|       30|         6|          -|          -|     5|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:148]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.17>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %_ifconv ]"   --->   Operation 11 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.13ns)   --->   "%icmp_ln148 = icmp eq i3 %i_0, -3" [firmware/nnet_utils/nnet_activation_stream.h:148]   --->   Operation 12 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [firmware/nnet_utils/nnet_activation_stream.h:148]   --->   Operation 14 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln148, label %2, label %_ifconv" [firmware/nnet_utils/nnet_activation_stream.h:148]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.18ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_V_V)" [firmware/nnet_utils/nnet_activation_stream.h:151]   --->   Operation 16 'read' 'tmp_V' <Predicate = (!icmp_ln148)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %tmp_V, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 17 'partselect' 'tmp' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i16 %tmp_V to i6" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 18 'trunc' 'trunc_ln851' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_2 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln851, i6 0)" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 19 'bitconcatenate' 'p_Result_2' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.99ns)   --->   "%icmp_ln851 = icmp eq i12 %p_Result_2, 0" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 20 'icmp' 'icmp_ln851' <Predicate = (!icmp_ln148)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:166]   --->   Operation 21 'ret' <Predicate = (icmp_ln148)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.45>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%r_V = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_V, i10 0)" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 22 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln835 = sext i10 %tmp to i11" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 23 'sext' 'sext_ln835' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (2.45ns)   --->   "%p_Result_s = icmp slt i26 %r_V, -15" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 24 'icmp' 'p_Result_s' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (1.73ns)   --->   "%ret_V = add i11 1, %sext_ln835" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 25 'add' 'ret_V' <Predicate = (!icmp_ln851)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.32>
ST_4 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%select_ln851 = select i1 %icmp_ln851, i11 %sext_ln835, i11 %ret_V" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 26 'select' 'select_ln851' <Predicate = (p_Result_s)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln850 = select i1 %p_Result_s, i11 %select_ln851, i11 %sext_ln835" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 27 'select' 'select_ln850' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln160)   --->   "%trunc_ln158 = trunc i11 %select_ln850 to i10" [firmware/nnet_utils/nnet_activation_stream.h:158]   --->   Operation 28 'trunc' 'trunc_ln158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (1.63ns)   --->   "%index = add i11 512, %select_ln850" [firmware/nnet_utils/nnet_activation_stream.h:158]   --->   Operation 29 'add' 'index' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln160)   --->   "%xor_ln158 = xor i10 %trunc_ln158, -512" [firmware/nnet_utils/nnet_activation_stream.h:158]   --->   Operation 30 'xor' 'xor_ln158' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln160)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %index, i32 10)" [firmware/nnet_utils/nnet_activation_stream.h:160]   --->   Operation 31 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln160 = select i1 %tmp_1, i10 -1, i10 %xor_ln158" [firmware/nnet_utils/nnet_activation_stream.h:160]   --->   Operation 32 'select' 'select_ln160' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i10 %select_ln160 to i64" [firmware/nnet_utils/nnet_activation_stream.h:161]   --->   Operation 33 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%sigmoid_table1_addr = getelementptr [1024 x i10]* @sigmoid_table1, i64 0, i64 %zext_ln161" [firmware/nnet_utils/nnet_activation_stream.h:161]   --->   Operation 34 'getelementptr' 'sigmoid_table1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [2/2] (3.25ns)   --->   "%p_Val2_s = load i10* %sigmoid_table1_addr, align 2" [firmware/nnet_utils/nnet_activation_stream.h:161]   --->   Operation 35 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 36 [1/2] (3.25ns)   --->   "%p_Val2_s = load i10* %sigmoid_table1_addr, align 2" [firmware/nnet_utils/nnet_activation_stream.h:161]   --->   Operation 36 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>

State 7 <SV = 6> <Delay = 2.18>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str44) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:148]   --->   Operation 37 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%out_data_V = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %p_Val2_s, i2 0)" [firmware/nnet_utils/nnet_activation_stream.h:161]   --->   Operation 38 'bitconcatenate' 'out_data_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_V_2 = zext i12 %out_data_V to i16" [firmware/nnet_utils/nnet_activation_stream.h:161]   --->   Operation 39 'zext' 'tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_V_V, i16 %tmp_V_2)" [firmware/nnet_utils/nnet_activation_stream.h:164]   --->   Operation 40 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:148]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sigmoid_table1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0   (specinterface    ) [ 00000000]
specinterface_ln0   (specinterface    ) [ 00000000]
br_ln148            (br               ) [ 01111111]
i_0                 (phi              ) [ 00100000]
icmp_ln148          (icmp             ) [ 00111111]
empty               (speclooptripcount) [ 00000000]
i                   (add              ) [ 01111111]
br_ln148            (br               ) [ 00000000]
tmp_V               (read             ) [ 00010000]
tmp                 (partselect       ) [ 00010000]
trunc_ln851         (trunc            ) [ 00000000]
p_Result_2          (bitconcatenate   ) [ 00000000]
icmp_ln851          (icmp             ) [ 00011000]
ret_ln166           (ret              ) [ 00000000]
r_V                 (bitconcatenate   ) [ 00000000]
sext_ln835          (sext             ) [ 00001000]
p_Result_s          (icmp             ) [ 00001000]
ret_V               (add              ) [ 00001000]
select_ln851        (select           ) [ 00000000]
select_ln850        (select           ) [ 00000000]
trunc_ln158         (trunc            ) [ 00000000]
index               (add              ) [ 00000000]
xor_ln158           (xor              ) [ 00000000]
tmp_1               (bitselect        ) [ 00000000]
select_ln160        (select           ) [ 00000100]
zext_ln161          (zext             ) [ 00000000]
sigmoid_table1_addr (getelementptr    ) [ 00000010]
p_Val2_s            (load             ) [ 00000001]
specloopname_ln148  (specloopname     ) [ 00000000]
out_data_V          (bitconcatenate   ) [ 00000000]
tmp_V_2             (zext             ) [ 00000000]
write_ln164         (write            ) [ 00000000]
br_ln148            (br               ) [ 01111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sigmoid_table1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoid_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_V_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln164_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="0" index="2" bw="12" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln164/7 "/>
</bind>
</comp>

<comp id="85" class="1004" name="sigmoid_table1_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="10" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="10" slack="0"/>
<pin id="89" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigmoid_table1_addr/5 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="10" slack="0"/>
<pin id="94" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="98" class="1005" name="i_0_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="3" slack="1"/>
<pin id="100" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_0_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="3" slack="0"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="icmp_ln148_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="3" slack="0"/>
<pin id="111" dir="0" index="1" bw="3" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln148/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="i_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="10" slack="0"/>
<pin id="123" dir="0" index="1" bw="16" slack="0"/>
<pin id="124" dir="0" index="2" bw="4" slack="0"/>
<pin id="125" dir="0" index="3" bw="5" slack="0"/>
<pin id="126" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="trunc_ln851_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="0"/>
<pin id="133" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln851/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="p_Result_2_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="12" slack="0"/>
<pin id="137" dir="0" index="1" bw="6" slack="0"/>
<pin id="138" dir="0" index="2" bw="1" slack="0"/>
<pin id="139" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln851_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="12" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln851/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="r_V_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="26" slack="0"/>
<pin id="151" dir="0" index="1" bw="16" slack="1"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="sext_ln835_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="1"/>
<pin id="158" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln835/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="p_Result_s_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="26" slack="0"/>
<pin id="161" dir="0" index="1" bw="5" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="ret_V_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="10" slack="0"/>
<pin id="168" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="select_ln851_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="2"/>
<pin id="173" dir="0" index="1" bw="10" slack="1"/>
<pin id="174" dir="0" index="2" bw="11" slack="1"/>
<pin id="175" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln851/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="select_ln850_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="11" slack="0"/>
<pin id="179" dir="0" index="2" bw="10" slack="1"/>
<pin id="180" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln850/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="trunc_ln158_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="11" slack="0"/>
<pin id="184" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln158/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="index_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="11" slack="0"/>
<pin id="188" dir="0" index="1" bw="11" slack="0"/>
<pin id="189" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="xor_ln158_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="0"/>
<pin id="194" dir="0" index="1" bw="10" slack="0"/>
<pin id="195" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln158/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="11" slack="0"/>
<pin id="201" dir="0" index="2" bw="5" slack="0"/>
<pin id="202" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="select_ln160_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="10" slack="0"/>
<pin id="210" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln160/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln161_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="1"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="out_data_V_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="12" slack="0"/>
<pin id="220" dir="0" index="1" bw="10" slack="1"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_data_V/7 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_V_2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="12" slack="0"/>
<pin id="227" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_2/7 "/>
</bind>
</comp>

<comp id="233" class="1005" name="i_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="3" slack="0"/>
<pin id="235" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="238" class="1005" name="tmp_V_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="1"/>
<pin id="240" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="243" class="1005" name="tmp_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="1"/>
<pin id="245" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="248" class="1005" name="icmp_ln851_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln851 "/>
</bind>
</comp>

<comp id="253" class="1005" name="sext_ln835_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="1"/>
<pin id="255" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln835 "/>
</bind>
</comp>

<comp id="259" class="1005" name="p_Result_s_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="264" class="1005" name="ret_V_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="11" slack="1"/>
<pin id="266" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="269" class="1005" name="select_ln160_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="1"/>
<pin id="271" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln160 "/>
</bind>
</comp>

<comp id="274" class="1005" name="sigmoid_table1_addr_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="10" slack="1"/>
<pin id="276" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sigmoid_table1_addr "/>
</bind>
</comp>

<comp id="279" class="1005" name="p_Val2_s_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="10" slack="1"/>
<pin id="281" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="28" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="70" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="60" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="102" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="102" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="72" pin="2"/><net_sink comp="121" pin=1"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="121" pin=3"/></net>

<net id="134"><net_src comp="72" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="40" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="42" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="44" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="163"><net_src comp="149" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="46" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="48" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="156" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="181"><net_src comp="171" pin="3"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="176" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="50" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="176" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="182" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="52" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="54" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="186" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="56" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="211"><net_src comp="198" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="58" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="192" pin="2"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="214" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="223"><net_src comp="66" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="68" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="228"><net_src comp="218" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="236"><net_src comp="115" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="241"><net_src comp="72" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="246"><net_src comp="121" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="251"><net_src comp="143" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="256"><net_src comp="156" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="262"><net_src comp="159" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="267"><net_src comp="165" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="272"><net_src comp="206" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="277"><net_src comp="85" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="282"><net_src comp="92" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="218" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_V | {7 }
 - Input state : 
	Port: sigmoid_me<ap_fixed,ap_fixed,sigmoid_config19> : data_V_V | {2 }
	Port: sigmoid_me<ap_fixed,ap_fixed,sigmoid_config19> : sigmoid_table1 | {5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln148 : 1
		i : 1
		br_ln148 : 2
		p_Result_2 : 1
		icmp_ln851 : 2
	State 3
		p_Result_s : 1
		ret_V : 1
	State 4
		select_ln850 : 1
		trunc_ln158 : 2
		index : 2
		xor_ln158 : 3
		tmp_1 : 3
		select_ln160 : 4
	State 5
		sigmoid_table1_addr : 1
		p_Val2_s : 2
	State 6
	State 7
		tmp_V_2 : 1
		write_ln164 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln148_fu_109    |    0    |    9    |
|   icmp   |    icmp_ln851_fu_143    |    0    |    13   |
|          |    p_Result_s_fu_159    |    0    |    18   |
|----------|-------------------------|---------|---------|
|          |         i_fu_115        |    0    |    12   |
|    add   |       ret_V_fu_165      |    0    |    14   |
|          |       index_fu_186      |    0    |    13   |
|----------|-------------------------|---------|---------|
|          |   select_ln851_fu_171   |    0    |    11   |
|  select  |   select_ln850_fu_176   |    0    |    11   |
|          |   select_ln160_fu_206   |    0    |    10   |
|----------|-------------------------|---------|---------|
|    xor   |     xor_ln158_fu_192    |    0    |    10   |
|----------|-------------------------|---------|---------|
|   read   |     tmp_V_read_fu_72    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln164_write_fu_78 |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|        tmp_fu_121       |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln851_fu_131   |    0    |    0    |
|          |    trunc_ln158_fu_182   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    p_Result_2_fu_135    |    0    |    0    |
|bitconcatenate|        r_V_fu_149       |    0    |    0    |
|          |    out_data_V_fu_218    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   sext   |    sext_ln835_fu_156    |    0    |    0    |
|----------|-------------------------|---------|---------|
| bitselect|       tmp_1_fu_198      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln161_fu_214    |    0    |    0    |
|          |      tmp_V_2_fu_225     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   121   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|         i_0_reg_98        |    3   |
|         i_reg_233         |    3   |
|     icmp_ln851_reg_248    |    1   |
|     p_Result_s_reg_259    |    1   |
|      p_Val2_s_reg_279     |   10   |
|       ret_V_reg_264       |   11   |
|    select_ln160_reg_269   |   10   |
|     sext_ln835_reg_253    |   11   |
|sigmoid_table1_addr_reg_274|   10   |
|       tmp_V_reg_238       |   16   |
|        tmp_reg_243        |   10   |
+---------------------------+--------+
|           Total           |   86   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_92 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   121  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   86   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   86   |   130  |
+-----------+--------+--------+--------+
