\hypertarget{structALT__QSPI__DEV__INST__CONFIG__s}{}\section{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+I\+N\+S\+T\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s Struct Reference}
\label{structALT__QSPI__DEV__INST__CONFIG__s}\index{ALT\_QSPI\_DEV\_INST\_CONFIG\_s@{ALT\_QSPI\_DEV\_INST\_CONFIG\_s}}


{\ttfamily \#include $<$alt\+\_\+qspi.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{structALT__QSPI__DEV__INST__CONFIG__s_add4e3c320b8d5256bce1eb87e794f8a8}{op\+\_\+code}}
\item 
\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga4d03e307842e1ed33be0039a56ef62c3}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+t}} \mbox{\hyperlink{structALT__QSPI__DEV__INST__CONFIG__s_a168705d7df15506a68e330b6cfda75f1}{inst\+\_\+type}}
\item 
\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga4d03e307842e1ed33be0039a56ef62c3}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+t}} \mbox{\hyperlink{structALT__QSPI__DEV__INST__CONFIG__s_acc509437022fb33695c4a7d72f7e5705}{addr\+\_\+xfer\+\_\+type}}
\item 
\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga4d03e307842e1ed33be0039a56ef62c3}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+t}} \mbox{\hyperlink{structALT__QSPI__DEV__INST__CONFIG__s_a549bbd189a5e88e4a72bd2e714f37cb0}{data\+\_\+xfer\+\_\+type}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structALT__QSPI__DEV__INST__CONFIG__s_aa0525f203a8a92818e9b681df4700b5f}{dummy\+\_\+cycles}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Device Instruction Configuration

This type defines a structure for specifying the optimal instruction set configuration to use with a target flash device. 

\subsection{Field Documentation}
\mbox{\Hypertarget{structALT__QSPI__DEV__INST__CONFIG__s_acc509437022fb33695c4a7d72f7e5705}\label{structALT__QSPI__DEV__INST__CONFIG__s_acc509437022fb33695c4a7d72f7e5705}} 
\index{ALT\_QSPI\_DEV\_INST\_CONFIG\_s@{ALT\_QSPI\_DEV\_INST\_CONFIG\_s}!addr\_xfer\_type@{addr\_xfer\_type}}
\index{addr\_xfer\_type@{addr\_xfer\_type}!ALT\_QSPI\_DEV\_INST\_CONFIG\_s@{ALT\_QSPI\_DEV\_INST\_CONFIG\_s}}
\subsubsection{\texorpdfstring{addr\_xfer\_type}{addr\_xfer\_type}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga4d03e307842e1ed33be0039a56ef62c3}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+t}} A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+I\+N\+S\+T\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s\+::addr\+\_\+xfer\+\_\+type}

Address transfer mode type. The value of this field is ignored if the {\itshape inst\+\_\+type} data member is set to anything other than A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+\+S\+I\+N\+G\+LE. In that case, the addr\+\_\+xfer\+\_\+type assumes the same mode as the {\itshape inst\+\_\+type}. \mbox{\Hypertarget{structALT__QSPI__DEV__INST__CONFIG__s_a549bbd189a5e88e4a72bd2e714f37cb0}\label{structALT__QSPI__DEV__INST__CONFIG__s_a549bbd189a5e88e4a72bd2e714f37cb0}} 
\index{ALT\_QSPI\_DEV\_INST\_CONFIG\_s@{ALT\_QSPI\_DEV\_INST\_CONFIG\_s}!data\_xfer\_type@{data\_xfer\_type}}
\index{data\_xfer\_type@{data\_xfer\_type}!ALT\_QSPI\_DEV\_INST\_CONFIG\_s@{ALT\_QSPI\_DEV\_INST\_CONFIG\_s}}
\subsubsection{\texorpdfstring{data\_xfer\_type}{data\_xfer\_type}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga4d03e307842e1ed33be0039a56ef62c3}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+t}} A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+I\+N\+S\+T\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s\+::data\+\_\+xfer\+\_\+type}

Data transfer mode type. The value of this field is ignored if the {\itshape inst\+\_\+type} data member is set to anything other than A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+\+S\+I\+N\+G\+LE. In that case, the data\+\_\+xfer\+\_\+type assumes the same mode as the {\itshape inst\+\_\+type}. \mbox{\Hypertarget{structALT__QSPI__DEV__INST__CONFIG__s_aa0525f203a8a92818e9b681df4700b5f}\label{structALT__QSPI__DEV__INST__CONFIG__s_aa0525f203a8a92818e9b681df4700b5f}} 
\index{ALT\_QSPI\_DEV\_INST\_CONFIG\_s@{ALT\_QSPI\_DEV\_INST\_CONFIG\_s}!dummy\_cycles@{dummy\_cycles}}
\index{dummy\_cycles@{dummy\_cycles}!ALT\_QSPI\_DEV\_INST\_CONFIG\_s@{ALT\_QSPI\_DEV\_INST\_CONFIG\_s}}
\subsubsection{\texorpdfstring{dummy\_cycles}{dummy\_cycles}}
{\footnotesize\ttfamily uint32\+\_\+t A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+I\+N\+S\+T\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s\+::dummy\+\_\+cycles}

Number of dummy clock cycles required by device for a read or write instruction. \mbox{\Hypertarget{structALT__QSPI__DEV__INST__CONFIG__s_a168705d7df15506a68e330b6cfda75f1}\label{structALT__QSPI__DEV__INST__CONFIG__s_a168705d7df15506a68e330b6cfda75f1}} 
\index{ALT\_QSPI\_DEV\_INST\_CONFIG\_s@{ALT\_QSPI\_DEV\_INST\_CONFIG\_s}!inst\_type@{inst\_type}}
\index{inst\_type@{inst\_type}!ALT\_QSPI\_DEV\_INST\_CONFIG\_s@{ALT\_QSPI\_DEV\_INST\_CONFIG\_s}}
\subsubsection{\texorpdfstring{inst\_type}{inst\_type}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga4d03e307842e1ed33be0039a56ef62c3}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+t}} A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+I\+N\+S\+T\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s\+::inst\+\_\+type}

Instruction mode type for the controller to use with the device. The instruction type applies to all instructions (reads and writes) issued from either the Direct Access Controller or the Indirect Acces Controller. \mbox{\Hypertarget{structALT__QSPI__DEV__INST__CONFIG__s_add4e3c320b8d5256bce1eb87e794f8a8}\label{structALT__QSPI__DEV__INST__CONFIG__s_add4e3c320b8d5256bce1eb87e794f8a8}} 
\index{ALT\_QSPI\_DEV\_INST\_CONFIG\_s@{ALT\_QSPI\_DEV\_INST\_CONFIG\_s}!op\_code@{op\_code}}
\index{op\_code@{op\_code}!ALT\_QSPI\_DEV\_INST\_CONFIG\_s@{ALT\_QSPI\_DEV\_INST\_CONFIG\_s}}
\subsubsection{\texorpdfstring{op\_code}{op\_code}}
{\footnotesize\ttfamily uint32\+\_\+t A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+I\+N\+S\+T\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s\+::op\+\_\+code}

The read or write op code to use for the device transaction. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/altera-\/cyclone-\/v/contrib/hwlib/src/hwmgr/\mbox{\hyperlink{contrib_2hwlib_2src_2hwmgr_2alt__qspi_8h}{alt\+\_\+qspi.\+h}}\end{DoxyCompactItemize}
