{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 29 14:48:37 2017 " "Info: Processing started: Fri Sep 29 14:48:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Dtr -c Dtr --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Dtr -c Dtr --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst9~1 " "Warning: Node \"inst9~1\" is a latch" {  } { { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 8 480 544 56 "inst9" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst12 " "Warning: Node \"inst12\" is a latch" {  } { { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 24 1152 1216 72 "inst12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "CLK " "Info: Assuming node \"CLK\" is a latch enable. Will not compute fmax for this pin." {  } { { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 256 40 208 272 "CLK" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register inst9~1 register inst12 354.61 MHz 2.82 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 354.61 MHz between source register \"inst9~1\" and destination register \"inst12\" (period= 2.82 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Longest register register " "Info: + Longest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst9~1 1 REG LC_X1_Y1_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y1_N4; Fanout = 2; REG Node = 'inst9~1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst9~1 } "NODE_NAME" } } { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 8 480 544 56 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 0.454 ns inst12 2 REG LC_X1_Y1_N5 2 " "Info: 2: + IC(0.340 ns) + CELL(0.114 ns) = 0.454 ns; Loc. = LC_X1_Y1_N5; Fanout = 2; REG Node = 'inst12'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { inst9~1 inst12 } "NODE_NAME" } } { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 24 1152 1216 72 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.114 ns ( 25.11 % ) " "Info: Total cell delay = 0.114 ns ( 25.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.340 ns ( 74.89 % ) " "Info: Total interconnect delay = 0.340 ns ( 74.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { inst9~1 inst12 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { inst9~1 {} inst12 {} } { 0.000ns 0.340ns } { 0.000ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.486 ns - Smallest " "Info: - Smallest clock skew is 0.486 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.714 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 7.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_25 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_25; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 256 40 208 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.655 ns) + CELL(0.590 ns) 7.714 ns inst12 2 REG LC_X1_Y1_N5 2 " "Info: 2: + IC(5.655 ns) + CELL(0.590 ns) = 7.714 ns; Loc. = LC_X1_Y1_N5; Fanout = 2; REG Node = 'inst12'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.245 ns" { CLK inst12 } "NODE_NAME" } } { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 24 1152 1216 72 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.059 ns ( 26.69 % ) " "Info: Total cell delay = 2.059 ns ( 26.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.655 ns ( 73.31 % ) " "Info: Total interconnect delay = 5.655 ns ( 73.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.714 ns" { CLK inst12 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.714 ns" { CLK {} CLK~out0 {} inst12 {} } { 0.000ns 0.000ns 5.655ns } { 0.000ns 1.469ns 0.590ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.228 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 7.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_25 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_25; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 256 40 208 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.645 ns) + CELL(0.114 ns) 7.228 ns inst9~1 2 REG LC_X1_Y1_N4 2 " "Info: 2: + IC(5.645 ns) + CELL(0.114 ns) = 7.228 ns; Loc. = LC_X1_Y1_N4; Fanout = 2; REG Node = 'inst9~1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.759 ns" { CLK inst9~1 } "NODE_NAME" } } { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 8 480 544 56 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.583 ns ( 21.90 % ) " "Info: Total cell delay = 1.583 ns ( 21.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.645 ns ( 78.10 % ) " "Info: Total interconnect delay = 5.645 ns ( 78.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.228 ns" { CLK inst9~1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.228 ns" { CLK {} CLK~out0 {} inst9~1 {} } { 0.000ns 0.000ns 5.645ns } { 0.000ns 1.469ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.714 ns" { CLK inst12 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.714 ns" { CLK {} CLK~out0 {} inst12 {} } { 0.000ns 0.000ns 5.655ns } { 0.000ns 1.469ns 0.590ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.228 ns" { CLK inst9~1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.228 ns" { CLK {} CLK~out0 {} inst9~1 {} } { 0.000ns 0.000ns 5.645ns } { 0.000ns 1.469ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 8 480 544 56 "inst9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.442 ns + " "Info: + Micro setup delay of destination is 1.442 ns" {  } { { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 24 1152 1216 72 "inst12" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 8 480 544 56 "inst9" "" } } } } { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 24 1152 1216 72 "inst12" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { inst9~1 inst12 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { inst9~1 {} inst12 {} } { 0.000ns 0.340ns } { 0.000ns 0.114ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.714 ns" { CLK inst12 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.714 ns" { CLK {} CLK~out0 {} inst12 {} } { 0.000ns 0.000ns 5.655ns } { 0.000ns 1.469ns 0.590ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.228 ns" { CLK inst9~1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.228 ns" { CLK {} CLK~out0 {} inst9~1 {} } { 0.000ns 0.000ns 5.645ns } { 0.000ns 1.469ns 0.114ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst9~1 inst12 CLK 32 ps " "Info: Found hold time violation between source  pin or register \"inst9~1\" and destination pin or register \"inst12\" for clock \"CLK\" (Hold time is 32 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.486 ns + Largest " "Info: + Largest clock skew is 0.486 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.714 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_25 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_25; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 256 40 208 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.655 ns) + CELL(0.590 ns) 7.714 ns inst12 2 REG LC_X1_Y1_N5 2 " "Info: 2: + IC(5.655 ns) + CELL(0.590 ns) = 7.714 ns; Loc. = LC_X1_Y1_N5; Fanout = 2; REG Node = 'inst12'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.245 ns" { CLK inst12 } "NODE_NAME" } } { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 24 1152 1216 72 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.059 ns ( 26.69 % ) " "Info: Total cell delay = 2.059 ns ( 26.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.655 ns ( 73.31 % ) " "Info: Total interconnect delay = 5.655 ns ( 73.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.714 ns" { CLK inst12 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.714 ns" { CLK {} CLK~out0 {} inst12 {} } { 0.000ns 0.000ns 5.655ns } { 0.000ns 1.469ns 0.590ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.228 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 7.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_25 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_25; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 256 40 208 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.645 ns) + CELL(0.114 ns) 7.228 ns inst9~1 2 REG LC_X1_Y1_N4 2 " "Info: 2: + IC(5.645 ns) + CELL(0.114 ns) = 7.228 ns; Loc. = LC_X1_Y1_N4; Fanout = 2; REG Node = 'inst9~1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.759 ns" { CLK inst9~1 } "NODE_NAME" } } { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 8 480 544 56 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.583 ns ( 21.90 % ) " "Info: Total cell delay = 1.583 ns ( 21.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.645 ns ( 78.10 % ) " "Info: Total interconnect delay = 5.645 ns ( 78.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.228 ns" { CLK inst9~1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.228 ns" { CLK {} CLK~out0 {} inst9~1 {} } { 0.000ns 0.000ns 5.645ns } { 0.000ns 1.469ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.714 ns" { CLK inst12 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.714 ns" { CLK {} CLK~out0 {} inst12 {} } { 0.000ns 0.000ns 5.655ns } { 0.000ns 1.469ns 0.590ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.228 ns" { CLK inst9~1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.228 ns" { CLK {} CLK~out0 {} inst9~1 {} } { 0.000ns 0.000ns 5.645ns } { 0.000ns 1.469ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 8 480 544 56 "inst9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns - Shortest register register " "Info: - Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst9~1 1 REG LC_X1_Y1_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y1_N4; Fanout = 2; REG Node = 'inst9~1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst9~1 } "NODE_NAME" } } { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 8 480 544 56 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 0.454 ns inst12 2 REG LC_X1_Y1_N5 2 " "Info: 2: + IC(0.340 ns) + CELL(0.114 ns) = 0.454 ns; Loc. = LC_X1_Y1_N5; Fanout = 2; REG Node = 'inst12'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { inst9~1 inst12 } "NODE_NAME" } } { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 24 1152 1216 72 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.114 ns ( 25.11 % ) " "Info: Total cell delay = 0.114 ns ( 25.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.340 ns ( 74.89 % ) " "Info: Total interconnect delay = 0.340 ns ( 74.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { inst9~1 inst12 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { inst9~1 {} inst12 {} } { 0.000ns 0.340ns } { 0.000ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 24 1152 1216 72 "inst12" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 8 480 544 56 "inst9" "" } } } } { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 24 1152 1216 72 "inst12" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.714 ns" { CLK inst12 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.714 ns" { CLK {} CLK~out0 {} inst12 {} } { 0.000ns 0.000ns 5.655ns } { 0.000ns 1.469ns 0.590ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.228 ns" { CLK inst9~1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.228 ns" { CLK {} CLK~out0 {} inst9~1 {} } { 0.000ns 0.000ns 5.645ns } { 0.000ns 1.469ns 0.114ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { inst9~1 inst12 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { inst9~1 {} inst12 {} } { 0.000ns 0.340ns } { 0.000ns 0.114ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst9~1 D CLK 0.072 ns register " "Info: tsu for register \"inst9~1\" (data pin = \"D\", clock pin = \"CLK\") is 0.072 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.444 ns + Longest pin register " "Info: + Longest pin to register delay is 6.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns D 1 PIN PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_24; Fanout = 1; PIN Node = 'D'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 8 64 232 24 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.533 ns) + CELL(0.442 ns) 6.444 ns inst9~1 2 REG LC_X1_Y1_N4 2 " "Info: 2: + IC(4.533 ns) + CELL(0.442 ns) = 6.444 ns; Loc. = LC_X1_Y1_N4; Fanout = 2; REG Node = 'inst9~1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.975 ns" { D inst9~1 } "NODE_NAME" } } { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 8 480 544 56 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.911 ns ( 29.66 % ) " "Info: Total cell delay = 1.911 ns ( 29.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.533 ns ( 70.34 % ) " "Info: Total interconnect delay = 4.533 ns ( 70.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.444 ns" { D inst9~1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "6.444 ns" { D {} D~out0 {} inst9~1 {} } { 0.000ns 0.000ns 4.533ns } { 0.000ns 1.469ns 0.442ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.856 ns + " "Info: + Micro setup delay of destination is 0.856 ns" {  } { { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 8 480 544 56 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.228 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 7.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_25 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_25; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 256 40 208 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.645 ns) + CELL(0.114 ns) 7.228 ns inst9~1 2 REG LC_X1_Y1_N4 2 " "Info: 2: + IC(5.645 ns) + CELL(0.114 ns) = 7.228 ns; Loc. = LC_X1_Y1_N4; Fanout = 2; REG Node = 'inst9~1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.759 ns" { CLK inst9~1 } "NODE_NAME" } } { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 8 480 544 56 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.583 ns ( 21.90 % ) " "Info: Total cell delay = 1.583 ns ( 21.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.645 ns ( 78.10 % ) " "Info: Total interconnect delay = 5.645 ns ( 78.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.228 ns" { CLK inst9~1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.228 ns" { CLK {} CLK~out0 {} inst9~1 {} } { 0.000ns 0.000ns 5.645ns } { 0.000ns 1.469ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.444 ns" { D inst9~1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "6.444 ns" { D {} D~out0 {} inst9~1 {} } { 0.000ns 0.000ns 4.533ns } { 0.000ns 1.469ns 0.442ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.228 ns" { CLK inst9~1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.228 ns" { CLK {} CLK~out0 {} inst9~1 {} } { 0.000ns 0.000ns 5.645ns } { 0.000ns 1.469ns 0.114ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK nQ inst12 11.909 ns register " "Info: tco from clock \"CLK\" to destination pin \"nQ\" through register \"inst12\" is 11.909 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.714 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 7.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_25 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_25; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 256 40 208 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.655 ns) + CELL(0.590 ns) 7.714 ns inst12 2 REG LC_X1_Y1_N5 2 " "Info: 2: + IC(5.655 ns) + CELL(0.590 ns) = 7.714 ns; Loc. = LC_X1_Y1_N5; Fanout = 2; REG Node = 'inst12'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.245 ns" { CLK inst12 } "NODE_NAME" } } { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 24 1152 1216 72 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.059 ns ( 26.69 % ) " "Info: Total cell delay = 2.059 ns ( 26.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.655 ns ( 73.31 % ) " "Info: Total interconnect delay = 5.655 ns ( 73.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.714 ns" { CLK inst12 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.714 ns" { CLK {} CLK~out0 {} inst12 {} } { 0.000ns 0.000ns 5.655ns } { 0.000ns 1.469ns 0.590ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 24 1152 1216 72 "inst12" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.195 ns + Longest register pin " "Info: + Longest register to pin delay is 4.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst12 1 REG LC_X1_Y1_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y1_N5; Fanout = 2; REG Node = 'inst12'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12 } "NODE_NAME" } } { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 24 1152 1216 72 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.114 ns) 0.545 ns inst13~0 2 COMB LC_X1_Y1_N2 1 " "Info: 2: + IC(0.431 ns) + CELL(0.114 ns) = 0.545 ns; Loc. = LC_X1_Y1_N2; Fanout = 1; COMB Node = 'inst13~0'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { inst12 inst13~0 } "NODE_NAME" } } { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 120 1152 1216 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(2.124 ns) 4.195 ns nQ 3 PIN PIN_22 0 " "Info: 3: + IC(1.526 ns) + CELL(2.124 ns) = 4.195 ns; Loc. = PIN_22; Fanout = 0; PIN Node = 'nQ'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.650 ns" { inst13~0 nQ } "NODE_NAME" } } { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 136 1304 1480 152 "nQ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.238 ns ( 53.35 % ) " "Info: Total cell delay = 2.238 ns ( 53.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.957 ns ( 46.65 % ) " "Info: Total interconnect delay = 1.957 ns ( 46.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.195 ns" { inst12 inst13~0 nQ } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "4.195 ns" { inst12 {} inst13~0 {} nQ {} } { 0.000ns 0.431ns 1.526ns } { 0.000ns 0.114ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.714 ns" { CLK inst12 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.714 ns" { CLK {} CLK~out0 {} inst12 {} } { 0.000ns 0.000ns 5.655ns } { 0.000ns 1.469ns 0.590ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.195 ns" { inst12 inst13~0 nQ } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "4.195 ns" { inst12 {} inst13~0 {} nQ {} } { 0.000ns 0.431ns 1.526ns } { 0.000ns 0.114ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLK nQ 10.097 ns Longest " "Info: Longest tpd from source pin \"CLK\" to destination pin \"nQ\" is 10.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_25 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_25; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 256 40 208 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.536 ns) + CELL(0.442 ns) 6.447 ns inst13~0 2 COMB LC_X1_Y1_N2 1 " "Info: 2: + IC(4.536 ns) + CELL(0.442 ns) = 6.447 ns; Loc. = LC_X1_Y1_N2; Fanout = 1; COMB Node = 'inst13~0'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.978 ns" { CLK inst13~0 } "NODE_NAME" } } { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 120 1152 1216 168 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(2.124 ns) 10.097 ns nQ 3 PIN PIN_22 0 " "Info: 3: + IC(1.526 ns) + CELL(2.124 ns) = 10.097 ns; Loc. = PIN_22; Fanout = 0; PIN Node = 'nQ'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.650 ns" { inst13~0 nQ } "NODE_NAME" } } { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 136 1304 1480 152 "nQ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.035 ns ( 39.96 % ) " "Info: Total cell delay = 4.035 ns ( 39.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.062 ns ( 60.04 % ) " "Info: Total interconnect delay = 6.062 ns ( 60.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "10.097 ns" { CLK inst13~0 nQ } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "10.097 ns" { CLK {} CLK~out0 {} inst13~0 {} nQ {} } { 0.000ns 0.000ns 4.536ns 1.526ns } { 0.000ns 1.469ns 0.442ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst9~1 D CLK 0.784 ns register " "Info: th for register \"inst9~1\" (data pin = \"D\", clock pin = \"CLK\") is 0.784 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.228 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_25 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_25; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 256 40 208 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.645 ns) + CELL(0.114 ns) 7.228 ns inst9~1 2 REG LC_X1_Y1_N4 2 " "Info: 2: + IC(5.645 ns) + CELL(0.114 ns) = 7.228 ns; Loc. = LC_X1_Y1_N4; Fanout = 2; REG Node = 'inst9~1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.759 ns" { CLK inst9~1 } "NODE_NAME" } } { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 8 480 544 56 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.583 ns ( 21.90 % ) " "Info: Total cell delay = 1.583 ns ( 21.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.645 ns ( 78.10 % ) " "Info: Total interconnect delay = 5.645 ns ( 78.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.228 ns" { CLK inst9~1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.228 ns" { CLK {} CLK~out0 {} inst9~1 {} } { 0.000ns 0.000ns 5.645ns } { 0.000ns 1.469ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 8 480 544 56 "inst9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.444 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns D 1 PIN PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_24; Fanout = 1; PIN Node = 'D'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 8 64 232 24 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.533 ns) + CELL(0.442 ns) 6.444 ns inst9~1 2 REG LC_X1_Y1_N4 2 " "Info: 2: + IC(4.533 ns) + CELL(0.442 ns) = 6.444 ns; Loc. = LC_X1_Y1_N4; Fanout = 2; REG Node = 'inst9~1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.975 ns" { D inst9~1 } "NODE_NAME" } } { "Dtr.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Trig/Dtr/Dtr.bdf" { { 8 480 544 56 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.911 ns ( 29.66 % ) " "Info: Total cell delay = 1.911 ns ( 29.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.533 ns ( 70.34 % ) " "Info: Total interconnect delay = 4.533 ns ( 70.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.444 ns" { D inst9~1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "6.444 ns" { D {} D~out0 {} inst9~1 {} } { 0.000ns 0.000ns 4.533ns } { 0.000ns 1.469ns 0.442ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.228 ns" { CLK inst9~1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.228 ns" { CLK {} CLK~out0 {} inst9~1 {} } { 0.000ns 0.000ns 5.645ns } { 0.000ns 1.469ns 0.114ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.444 ns" { D inst9~1 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "6.444 ns" { D {} D~out0 {} inst9~1 {} } { 0.000ns 0.000ns 4.533ns } { 0.000ns 1.469ns 0.442ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 29 14:48:37 2017 " "Info: Processing ended: Fri Sep 29 14:48:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
