$date
	Wed Sep 18 09:13:54 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module N_BIT_tb $end
$var wire 8 ! q [7:0] $end
$var reg 1 " clk $end
$var reg 8 # d [7:0] $end
$scope module b1 $end
$var wire 1 " clk $end
$var wire 8 $ d [7:0] $end
$var reg 8 % q [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
b0 $
b0 #
0"
bx !
$end
#5
b0 !
b0 %
1"
#10
0"
b1 #
b1 $
#15
b1 !
b1 %
1"
#20
0"
b10 #
b10 $
#25
b10 !
b10 %
1"
#30
0"
b11 #
b11 $
#35
b11 !
b11 %
1"
#40
0"
b100 #
b100 $
#45
b100 !
b100 %
1"
#50
0"
