Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed May 31 19:45:31 2023
| Host         : Latitude-3410 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Game_Shell_control_sets_placed.rpt
| Design       : Game_Shell
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              34 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+--------------------------------+----------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                 |          Enable Signal         |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------+--------------------------------+----------------------------------------+------------------+----------------+--------------+
|  VGA_proc/VGA_Logic/clocking/system_clk_port | VGA_proc/VGA_Logic/H_sync      | VGA_proc/VGA_Logic/H_sync_i_1_n_0      |                1 |              1 |         1.00 |
|  VGA_proc/VGA_Logic/clocking/system_clk_port | VGA_proc/VGA_Logic/V_sync9_out | VGA_proc/VGA_Logic/V_sync6_out         |                1 |              1 |         1.00 |
|  ext_clock_IBUF_BUFG                         |                                |                                        |                2 |              3 |         1.50 |
|  VGA_proc/VGA_Logic/clocking/system_clk_port |                                |                                        |                3 |              3 |         1.00 |
|  VGA_proc/VGA_Logic/clocking/system_clk_port |                                | VGA_proc/VGA_Logic/h_count[31]_i_1_n_0 |                8 |             31 |         3.88 |
|  VGA_proc/VGA_Logic/clocking/system_clk_port | VGA_proc/VGA_Logic/v_count0    | VGA_proc/VGA_Logic/v_count[31]_i_1_n_0 |                9 |             32 |         3.56 |
+----------------------------------------------+--------------------------------+----------------------------------------+------------------+----------------+--------------+


