Classic Timing Analyzer report for UAcourseProject
Mon May 31 16:32:55 2021
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                              ; To                                                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.782 ns                         ; xpin[1]                                                                           ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.646 ns                         ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; ctpin[5]                                                                          ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.262 ns                        ; xpin[0]                                                                           ; ctpin[5]                                                                          ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.493 ns                        ; xpin[2]                                                                           ; reg:inst31|lpm_ff:lpm_ff_component|dffs[1]                                        ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 448.63 MHz ( period = 2.229 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                   ;                                                                                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                              ; To                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 448.63 MHz ( period = 2.229 ns )               ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 2.045 ns                ;
; N/A   ; 448.63 MHz ( period = 2.229 ns )               ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.045 ns                ;
; N/A   ; 448.63 MHz ( period = 2.229 ns )               ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.045 ns                ;
; N/A   ; 470.59 MHz ( period = 2.125 ns )               ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 1.941 ns                ;
; N/A   ; 470.59 MHz ( period = 2.125 ns )               ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.941 ns                ;
; N/A   ; 470.59 MHz ( period = 2.125 ns )               ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.941 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[1]                                        ; clk        ; clk      ; None                        ; None                      ; 1.387 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[1]                                        ; clk        ; clk      ; None                        ; None                      ; 1.346 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[1]                                        ; clk        ; clk      ; None                        ; None                      ; 1.321 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[3]                                        ; clk        ; clk      ; None                        ; None                      ; 1.273 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[3]                                        ; clk        ; clk      ; None                        ; None                      ; 1.162 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[3]                                        ; clk        ; clk      ; None                        ; None                      ; 1.142 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[0]                                        ; clk        ; clk      ; None                        ; None                      ; 1.070 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[0]                                        ; clk        ; clk      ; None                        ; None                      ; 1.029 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[0]                                        ; clk        ; clk      ; None                        ; None                      ; 1.004 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[2]                                        ; clk        ; clk      ; None                        ; None                      ; 0.761 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[2]                                        ; clk        ; clk      ; None                        ; None                      ; 0.740 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[2]                                        ; clk        ; clk      ; None                        ; None                      ; 0.717 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[4]                                        ; clk        ; clk      ; None                        ; None                      ; 0.716 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[4]                                        ; clk        ; clk      ; None                        ; None                      ; 0.569 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[4]                                        ; clk        ; clk      ; None                        ; None                      ; 0.443 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                        ;
+-------+--------------+------------+---------+-----------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                                                                                ; To Clock ;
+-------+--------------+------------+---------+-----------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 4.782 ns   ; xpin[1] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 4.782 ns   ; xpin[1] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 4.782 ns   ; xpin[1] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 4.756 ns   ; xpin[0] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 4.756 ns   ; xpin[0] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 4.756 ns   ; xpin[0] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 4.037 ns   ; xpin[2] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 4.037 ns   ; xpin[2] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 4.037 ns   ; xpin[2] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 3.840 ns   ; xpin[3] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 3.840 ns   ; xpin[3] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 3.840 ns   ; xpin[3] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 3.708 ns   ; xpin[1] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[4]                                        ; clk      ;
; N/A   ; None         ; 3.657 ns   ; xpin[1] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[3]                                        ; clk      ;
; N/A   ; None         ; 3.460 ns   ; xpin[0] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[4]                                        ; clk      ;
; N/A   ; None         ; 3.451 ns   ; xpin[0] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[1]                                        ; clk      ;
; N/A   ; None         ; 3.272 ns   ; xpin[0] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[3]                                        ; clk      ;
; N/A   ; None         ; 2.766 ns   ; xpin[3] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[4]                                        ; clk      ;
; N/A   ; None         ; 2.733 ns   ; xpin[2] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[0]                                        ; clk      ;
; N/A   ; None         ; 2.732 ns   ; xpin[2] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[1]                                        ; clk      ;
+-------+--------------+------------+---------+-----------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                            ;
+-------+--------------+------------+-----------------------------------------------------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                              ; To        ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------+-----------+------------+
; N/A   ; None         ; 7.646 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; ctpin[5]  ; clk        ;
; N/A   ; None         ; 7.631 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; ctpin[5]  ; clk        ;
; N/A   ; None         ; 7.614 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; apin[1]   ; clk        ;
; N/A   ; None         ; 7.475 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; apin[1]   ; clk        ;
; N/A   ; None         ; 7.460 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; apin[1]   ; clk        ;
; N/A   ; None         ; 7.452 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; ctpin[5]  ; clk        ;
; N/A   ; None         ; 7.275 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; outpin[2] ; clk        ;
; N/A   ; None         ; 7.229 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; outpin[1] ; clk        ;
; N/A   ; None         ; 6.930 ns   ; reg:inst31|lpm_ff:lpm_ff_component|dffs[1]                                        ; ypin[1]   ; clk        ;
; N/A   ; None         ; 6.603 ns   ; reg:inst31|lpm_ff:lpm_ff_component|dffs[4]                                        ; ypin[4]   ; clk        ;
; N/A   ; None         ; 6.433 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; apin[2]   ; clk        ;
; N/A   ; None         ; 6.375 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; apin[2]   ; clk        ;
; N/A   ; None         ; 6.236 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; apin[2]   ; clk        ;
; N/A   ; None         ; 6.224 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; ctpin[6]  ; clk        ;
; N/A   ; None         ; 6.209 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; ctpin[6]  ; clk        ;
; N/A   ; None         ; 6.168 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; ctpin[0]  ; clk        ;
; N/A   ; None         ; 6.061 ns   ; reg:inst31|lpm_ff:lpm_ff_component|dffs[0]                                        ; ypin[0]   ; clk        ;
; N/A   ; None         ; 6.030 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; ctpin[6]  ; clk        ;
; N/A   ; None         ; 6.021 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; ctpin[0]  ; clk        ;
; N/A   ; None         ; 5.895 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; ctpin[0]  ; clk        ;
; N/A   ; None         ; 5.842 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; apin[3]   ; clk        ;
; N/A   ; None         ; 5.821 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; apin[3]   ; clk        ;
; N/A   ; None         ; 5.798 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; apin[3]   ; clk        ;
; N/A   ; None         ; 5.695 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; apin[0]   ; clk        ;
; N/A   ; None         ; 5.678 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; apin[4]   ; clk        ;
; N/A   ; None         ; 5.654 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; apin[0]   ; clk        ;
; N/A   ; None         ; 5.629 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; apin[0]   ; clk        ;
; N/A   ; None         ; 5.599 ns   ; reg:inst31|lpm_ff:lpm_ff_component|dffs[2]                                        ; ypin[2]   ; clk        ;
; N/A   ; None         ; 5.547 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; apin[4]   ; clk        ;
; N/A   ; None         ; 5.367 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; apin[4]   ; clk        ;
; N/A   ; None         ; 5.084 ns   ; reg:inst31|lpm_ff:lpm_ff_component|dffs[3]                                        ; ypin[3]   ; clk        ;
; N/A   ; None         ; 5.006 ns   ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; outpin[0] ; clk        ;
+-------+--------------+------------+-----------------------------------------------------------------------------------+-----------+------------+


+------------------------------------------------------------------+
; tpd                                                              ;
+-------+-------------------+-----------------+---------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To       ;
+-------+-------------------+-----------------+---------+----------+
; N/A   ; None              ; 10.262 ns       ; xpin[0] ; ctpin[5] ;
; N/A   ; None              ; 9.543 ns        ; xpin[2] ; ctpin[5] ;
; N/A   ; None              ; 8.976 ns        ; xpin[1] ; ctpin[0] ;
; N/A   ; None              ; 8.840 ns        ; xpin[0] ; ctpin[6] ;
; N/A   ; None              ; 8.728 ns        ; xpin[0] ; ctpin[0] ;
; N/A   ; None              ; 8.424 ns        ; xpin[1] ; ctpin[6] ;
; N/A   ; None              ; 8.121 ns        ; xpin[2] ; ctpin[6] ;
; N/A   ; None              ; 8.034 ns        ; xpin[3] ; ctpin[0] ;
+-------+-------------------+-----------------+---------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                               ;
+---------------+-------------+-----------+---------+-----------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                                                                                ; To Clock ;
+---------------+-------------+-----------+---------+-----------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -2.493 ns ; xpin[2] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[1]                                        ; clk      ;
; N/A           ; None        ; -2.494 ns ; xpin[2] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[0]                                        ; clk      ;
; N/A           ; None        ; -2.527 ns ; xpin[3] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[4]                                        ; clk      ;
; N/A           ; None        ; -2.981 ns ; xpin[3] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -2.981 ns ; xpin[3] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -2.981 ns ; xpin[3] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -3.033 ns ; xpin[0] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[3]                                        ; clk      ;
; N/A           ; None        ; -3.192 ns ; xpin[2] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -3.212 ns ; xpin[0] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[1]                                        ; clk      ;
; N/A           ; None        ; -3.221 ns ; xpin[0] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[4]                                        ; clk      ;
; N/A           ; None        ; -3.262 ns ; xpin[2] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -3.418 ns ; xpin[1] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[3]                                        ; clk      ;
; N/A           ; None        ; -3.469 ns ; xpin[1] ; reg:inst31|lpm_ff:lpm_ff_component|dffs[4]                                        ; clk      ;
; N/A           ; None        ; -3.675 ns ; xpin[0] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -3.675 ns ; xpin[0] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -3.675 ns ; xpin[0] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -3.798 ns ; xpin[2] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -3.923 ns ; xpin[1] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -3.923 ns ; xpin[1] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -3.923 ns ; xpin[1] ; ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] ; clk      ;
+---------------+-------------+-----------+---------+-----------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Mon May 31 16:32:55 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off UAcourseProject -c UAcourseProject --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 448.63 MHz between source register "ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2]" and destination register "ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2]" (period= 2.229 ns)
    Info: + Longest register to register delay is 2.045 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y1_N21; Fanout = 10; REG Node = 'ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2]'
        Info: 2: + IC(0.390 ns) + CELL(0.228 ns) = 0.618 ns; Loc. = LCCOMB_X30_Y1_N2; Fanout = 4; COMB Node = 'dc4:UAinst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]~2'
        Info: 3: + IC(0.237 ns) + CELL(0.225 ns) = 1.080 ns; Loc. = LCCOMB_X30_Y1_N10; Fanout = 3; COMB Node = 'ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|_~7'
        Info: 4: + IC(0.219 ns) + CELL(0.746 ns) = 2.045 ns; Loc. = LCFF_X30_Y1_N21; Fanout = 10; REG Node = 'ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2]'
        Info: Total cell delay = 1.199 ns ( 58.63 % )
        Info: Total interconnect delay = 0.846 ns ( 41.37 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.490 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X30_Y1_N21; Fanout = 10; REG Node = 'ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2]'
            Info: Total cell delay = 1.472 ns ( 59.12 % )
            Info: Total interconnect delay = 1.018 ns ( 40.88 % )
        Info: - Longest clock path from clock "clk" to source register is 2.490 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X30_Y1_N21; Fanout = 10; REG Node = 'ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2]'
            Info: Total cell delay = 1.472 ns ( 59.12 % )
            Info: Total interconnect delay = 1.018 ns ( 40.88 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2]" (data pin = "xpin[1]", clock pin = "clk") is 4.782 ns
    Info: + Longest pin to register delay is 7.182 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B5; Fanout = 5; PIN Node = 'xpin[1]'
        Info: 2: + IC(4.824 ns) + CELL(0.272 ns) = 5.953 ns; Loc. = LCCOMB_X30_Y1_N14; Fanout = 3; COMB Node = 'inst2~0'
        Info: 3: + IC(0.211 ns) + CELL(0.053 ns) = 6.217 ns; Loc. = LCCOMB_X30_Y1_N10; Fanout = 3; COMB Node = 'ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|_~7'
        Info: 4: + IC(0.219 ns) + CELL(0.746 ns) = 7.182 ns; Loc. = LCFF_X30_Y1_N21; Fanout = 10; REG Node = 'ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2]'
        Info: Total cell delay = 1.928 ns ( 26.84 % )
        Info: Total interconnect delay = 5.254 ns ( 73.16 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.490 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X30_Y1_N21; Fanout = 10; REG Node = 'ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2]'
        Info: Total cell delay = 1.472 ns ( 59.12 % )
        Info: Total interconnect delay = 1.018 ns ( 40.88 % )
Info: tco from clock "clk" to destination pin "ctpin[5]" through register "ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2]" is 7.646 ns
    Info: + Longest clock path from clock "clk" to source register is 2.490 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X30_Y1_N21; Fanout = 10; REG Node = 'ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2]'
        Info: Total cell delay = 1.472 ns ( 59.12 % )
        Info: Total interconnect delay = 1.018 ns ( 40.88 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.062 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y1_N21; Fanout = 10; REG Node = 'ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2]'
        Info: 2: + IC(0.268 ns) + CELL(0.228 ns) = 0.496 ns; Loc. = LCCOMB_X30_Y1_N28; Fanout = 6; COMB Node = 'inst9'
        Info: 3: + IC(2.614 ns) + CELL(1.952 ns) = 5.062 ns; Loc. = PIN_E10; Fanout = 0; PIN Node = 'ctpin[5]'
        Info: Total cell delay = 2.180 ns ( 43.07 % )
        Info: Total interconnect delay = 2.882 ns ( 56.93 % )
Info: Longest tpd from source pin "xpin[0]" to destination pin "ctpin[5]" is 10.262 ns
    Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_U19; Fanout = 5; PIN Node = 'xpin[0]'
    Info: 2: + IC(4.530 ns) + CELL(0.346 ns) = 5.696 ns; Loc. = LCCOMB_X30_Y1_N28; Fanout = 6; COMB Node = 'inst9'
    Info: 3: + IC(2.614 ns) + CELL(1.952 ns) = 10.262 ns; Loc. = PIN_E10; Fanout = 0; PIN Node = 'ctpin[5]'
    Info: Total cell delay = 3.118 ns ( 30.38 % )
    Info: Total interconnect delay = 7.144 ns ( 69.62 % )
Info: th for register "reg:inst31|lpm_ff:lpm_ff_component|dffs[1]" (data pin = "xpin[2]", clock pin = "clk") is -2.493 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.490 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X30_Y1_N31; Fanout = 1; REG Node = 'reg:inst31|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 1.472 ns ( 59.12 % )
        Info: Total interconnect delay = 1.018 ns ( 40.88 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.132 ns
        Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U10; Fanout = 3; PIN Node = 'xpin[2]'
        Info: 2: + IC(3.794 ns) + CELL(0.366 ns) = 4.977 ns; Loc. = LCCOMB_X30_Y1_N30; Fanout = 1; COMB Node = 'inst9~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.132 ns; Loc. = LCFF_X30_Y1_N31; Fanout = 1; REG Node = 'reg:inst31|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 1.338 ns ( 26.07 % )
        Info: Total interconnect delay = 3.794 ns ( 73.93 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Mon May 31 16:32:55 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


