//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// Target Instruction Descriptors
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//

namespace llvm {

static const unsigned ImplicitList1[] = { X86::EFLAGS, 0 };
static const TargetRegisterClass* Barriers1[] = { &X86::CCRRegClass, NULL };
static const unsigned ImplicitList2[] = { X86::ESP, 0 };
static const unsigned ImplicitList3[] = { X86::ESP, X86::EFLAGS, 0 };
static const unsigned ImplicitList4[] = { X86::RSP, 0 };
static const unsigned ImplicitList5[] = { X86::RSP, X86::EFLAGS, 0 };
static const unsigned ImplicitList6[] = { X86::EAX, X86::EBX, X86::ECX, X86::EDX, 0 };
static const TargetRegisterClass* Barriers2[] = { &X86::CCRRegClass, &X86::GR32_ABCDRegClass, &X86::GR32_ADRegClass, NULL };
static const unsigned ImplicitList7[] = { X86::EFLAGS, X86::EAX, X86::EBX, X86::ECX, X86::EDX, 0 };
static const unsigned ImplicitList8[] = { X86::XMM0, 0 };
static const TargetRegisterClass* Barriers3[] = { &X86::CCRRegClass, &X86::FR32RegClass, &X86::FR64RegClass, &X86::GR32_ADRegClass, &X86::RFP32RegClass, &X86::RFP64RegClass, &X86::RFP80RegClass, &X86::VR128RegClass, &X86::VR64RegClass, NULL };
static const unsigned ImplicitList9[] = { X86::EAX, X86::ECX, X86::EDX, X86::FP0, X86::FP1, X86::FP2, X86::FP3, X86::FP4, X86::FP5, X86::FP6, X86::ST0, X86::MM0, X86::MM1, X86::MM2, X86::MM3, X86::MM4, X86::MM5, X86::MM6, X86::MM7, X86::XMM0, X86::XMM1, X86::XMM2, X86::XMM3, X86::XMM4, X86::XMM5, X86::XMM6, X86::XMM7, X86::XMM8, X86::XMM9, X86::XMM10, X86::XMM11, X86::XMM12, X86::XMM13, X86::XMM14, X86::XMM15, X86::EFLAGS, 0 };
static const TargetRegisterClass* Barriers4[] = { &X86::CCRRegClass, &X86::FR32RegClass, &X86::FR64RegClass, &X86::RFP32RegClass, &X86::RFP64RegClass, &X86::RFP80RegClass, &X86::VR128RegClass, &X86::VR64RegClass, NULL };
static const unsigned ImplicitList10[] = { X86::RAX, X86::RCX, X86::RDX, X86::RSI, X86::RDI, X86::R8, X86::R9, X86::R10, X86::R11, X86::FP0, X86::FP1, X86::FP2, X86::FP3, X86::FP4, X86::FP5, X86::FP6, X86::ST0, X86::ST1, X86::MM0, X86::MM1, X86::MM2, X86::MM3, X86::MM4, X86::MM5, X86::MM6, X86::MM7, X86::XMM0, X86::XMM1, X86::XMM2, X86::XMM3, X86::XMM4, X86::XMM5, X86::XMM6, X86::XMM7, X86::XMM8, X86::XMM9, X86::XMM10, X86::XMM11, X86::XMM12, X86::XMM13, X86::XMM14, X86::XMM15, X86::EFLAGS, 0 };
static const unsigned ImplicitList11[] = { X86::AL, 0 };
static const unsigned ImplicitList12[] = { X86::AX, 0 };
static const unsigned ImplicitList13[] = { X86::EAX, 0 };
static const TargetRegisterClass* Barriers5[] = { &X86::GR32_ADRegClass, NULL };
static const unsigned ImplicitList14[] = { X86::EAX, X86::EDX, 0 };
static const unsigned ImplicitList15[] = { X86::RAX, 0 };
static const unsigned ImplicitList16[] = { X86::RAX, X86::RDX, 0 };
static const unsigned ImplicitList17[] = { X86::AX, X86::DX, 0 };
static const unsigned ImplicitList18[] = { X86::AX, X86::DX, X86::EFLAGS, 0 };
static const TargetRegisterClass* Barriers6[] = { &X86::CCRRegClass, &X86::GR32_ADRegClass, NULL };
static const unsigned ImplicitList19[] = { X86::EAX, X86::EDX, X86::EFLAGS, 0 };
static const unsigned ImplicitList20[] = { X86::RAX, X86::RDX, X86::EFLAGS, 0 };
static const unsigned ImplicitList21[] = { X86::AL, X86::AH, X86::EFLAGS, 0 };
static const TargetRegisterClass* Barriers7[] = { &X86::RFP32RegClass, &X86::RFP64RegClass, &X86::RFP80RegClass, NULL };
static const unsigned ImplicitList22[] = { X86::FP0, X86::FP1, X86::FP2, X86::FP3, X86::FP4, X86::FP5, X86::FP6, 0 };
static const unsigned ImplicitList23[] = { X86::ST0, 0 };
static const unsigned ImplicitList24[] = { X86::ST1, 0 };
static const unsigned ImplicitList25[] = { X86::DX, 0 };
static const unsigned ImplicitList26[] = { X86::AH, 0 };
static const unsigned ImplicitList27[] = { X86::AX, X86::EFLAGS, 0 };
static const unsigned ImplicitList28[] = { X86::EAX, X86::EFLAGS, 0 };
static const unsigned ImplicitList29[] = { X86::RAX, X86::EFLAGS, 0 };
static const unsigned ImplicitList30[] = { X86::AL, X86::EFLAGS, 0 };
static const unsigned ImplicitList31[] = { X86::EBP, X86::ESP, 0 };
static const unsigned ImplicitList32[] = { X86::RBP, X86::RSP, 0 };
static const unsigned ImplicitList33[] = { X86::EDI, 0 };
static const unsigned ImplicitList34[] = { X86::RDI, 0 };
static const unsigned ImplicitList35[] = { X86::DX, X86::AX, 0 };
static const unsigned ImplicitList36[] = { X86::DX, X86::EAX, 0 };
static const unsigned ImplicitList37[] = { X86::DX, X86::AL, 0 };
static const unsigned ImplicitList38[] = { X86::ECX, X86::EFLAGS, 0 };
static const unsigned ImplicitList39[] = { X86::XMM0, X86::EFLAGS, 0 };
static const unsigned ImplicitList40[] = { X86::ECX, X86::EDI, X86::ESI, 0 };
static const unsigned ImplicitList41[] = { X86::RCX, X86::RDI, X86::RSI, 0 };
static const unsigned ImplicitList42[] = { X86::AL, X86::ECX, X86::EDI, 0 };
static const unsigned ImplicitList43[] = { X86::ECX, X86::EDI, 0 };
static const unsigned ImplicitList44[] = { X86::EAX, X86::ECX, X86::EDI, 0 };
static const unsigned ImplicitList45[] = { X86::RAX, X86::RCX, X86::RDI, 0 };
static const unsigned ImplicitList46[] = { X86::RCX, X86::RDI, 0 };
static const unsigned ImplicitList47[] = { X86::AX, X86::ECX, X86::EDI, 0 };
static const unsigned ImplicitList48[] = { X86::CL, 0 };
static const TargetRegisterClass* Barriers8[] = { &X86::CCRRegClass, &X86::RFP32RegClass, &X86::RFP64RegClass, &X86::RFP80RegClass, &X86::VR64RegClass, NULL };
static const unsigned ImplicitList49[] = { X86::RAX, X86::RCX, X86::RDX, X86::R8, X86::R9, X86::R10, X86::R11, X86::FP0, X86::FP1, X86::FP2, X86::FP3, X86::FP4, X86::FP5, X86::FP6, X86::ST0, X86::ST1, X86::MM0, X86::MM1, X86::MM2, X86::MM3, X86::MM4, X86::MM5, X86::MM6, X86::MM7, X86::XMM0, X86::XMM1, X86::XMM2, X86::XMM3, X86::XMM4, X86::XMM5, X86::EFLAGS, 0 };

static const TargetOperandInfo OperandInfo2[] = { { X86::RFP32RegClassID, 0, 0 }, { X86::RFP32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo3[] = { { X86::RFP64RegClassID, 0, 0 }, { X86::RFP64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo4[] = { { X86::RFP80RegClassID, 0, 0 }, { X86::RFP80RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo5[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo6[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { X86::GR16RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo7[] = { { X86::GR16RegClassID, 0, 0 }, { X86::GR16RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo8[] = { { X86::GR16RegClassID, 0, 0 }, { X86::GR16RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo9[] = { { X86::GR16RegClassID, 0, 0 }, { X86::GR16RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::GR16RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo10[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { X86::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo11[] = { { X86::GR32RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo12[] = { { X86::GR32RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo13[] = { { X86::GR32RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo14[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { X86::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo15[] = { { X86::GR64RegClassID, 0, 0 }, { X86::GR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo16[] = { { X86::GR64RegClassID, 0, 0 }, { X86::GR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo17[] = { { X86::GR64RegClassID, 0, 0 }, { X86::GR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo18[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { X86::GR8RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo19[] = { { X86::GR8RegClassID, 0, 0 }, { X86::GR8RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo20[] = { { X86::GR8RegClassID, 0, 0 }, { X86::GR8RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo21[] = { { X86::GR8RegClassID, 0, 0 }, { X86::GR8RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::GR8RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo22[] = { { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo23[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo24[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::VR128RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo25[] = { { X86::FR64RegClassID, 0, 0 }, { X86::FR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo26[] = { { X86::FR64RegClassID, 0, 0 }, { X86::FR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::FR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo27[] = { { X86::FR32RegClassID, 0, 0 }, { X86::FR32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo28[] = { { X86::FR32RegClassID, 0, 0 }, { X86::FR32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::FR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo29[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo30[] = { { X86::RSTRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo31[] = { { X86::RFP32RegClassID, 0, 0 }, { X86::RFP32RegClassID, 0, 0 }, { X86::RFP32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo32[] = { { X86::RFP32RegClassID, 0, 0 }, { X86::RFP32RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo33[] = { { X86::RFP64RegClassID, 0, 0 }, { X86::RFP64RegClassID, 0, 0 }, { X86::RFP64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo34[] = { { X86::RFP64RegClassID, 0, 0 }, { X86::RFP64RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo35[] = { { X86::RFP80RegClassID, 0, 0 }, { X86::RFP80RegClassID, 0, 0 }, { X86::RFP80RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo36[] = { { X86::RFP80RegClassID, 0, 0 }, { X86::RFP80RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo37[] = { { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo38[] = { { X86::GR32RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::GR32RegClassID, 0, ((1 << 16) | (1 << TOI::TIED_TO)) }, };
static const TargetOperandInfo OperandInfo39[] = { { X86::GR16RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { X86::GR16RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, };
static const TargetOperandInfo OperandInfo40[] = { { X86::GR32RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, };
static const TargetOperandInfo OperandInfo41[] = { { X86::GR64RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { X86::GR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, };
static const TargetOperandInfo OperandInfo42[] = { { X86::GR8RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { X86::GR8RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, };
static const TargetOperandInfo OperandInfo43[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo44[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::VR128RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo45[] = { { X86::GR16RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo46[] = { { X86::GR16RegClassID, 0, 0 }, { X86::GR16RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo47[] = { { X86::GR32RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo48[] = { { X86::GR32RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo49[] = { { X86::GR64RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo50[] = { { X86::GR64RegClassID, 0, 0 }, { X86::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo51[] = { { X86::GR32RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, };
static const TargetOperandInfo OperandInfo52[] = { { X86::GR64RegClassID, 0, 0 }, { X86::GR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, };
static const TargetOperandInfo OperandInfo53[] = { { X86::GR16RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo54[] = { { X86::GR32RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo55[] = { { X86::GR64RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo56[] = { { X86::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo57[] = { { X86::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo58[] = { { X86::RFP32RegClassID, 0, 0 }, { X86::RFP32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::RFP32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo59[] = { { X86::RFP64RegClassID, 0, 0 }, { X86::RFP64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::RFP64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo60[] = { { X86::RFP80RegClassID, 0, 0 }, { X86::RFP80RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::RFP80RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo61[] = { { X86::FR32RegClassID, 0, 0 }, { X86::FR32RegClassID, 0, 0 }, { X86::FR32RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo62[] = { { X86::FR64RegClassID, 0, 0 }, { X86::FR64RegClassID, 0, 0 }, { X86::FR64RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo63[] = { { X86::VR64RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo64[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo65[] = { { X86::GR8RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo66[] = { { X86::GR8RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo67[] = { { X86::GR8RegClassID, 0, 0 }, { X86::GR8RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo68[] = { { X86::FR64RegClassID, 0, 0 }, { X86::FR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo69[] = { { X86::FR64RegClassID, 0, 0 }, { X86::FR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::FR64RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo70[] = { { X86::FR32RegClassID, 0, 0 }, { X86::FR32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo71[] = { { X86::FR32RegClassID, 0, 0 }, { X86::FR32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::FR32RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo72[] = { { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo73[] = { { X86::GR32RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::GR16RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo74[] = { { X86::GR32RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::GR8RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo75[] = { { X86::FR32RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo76[] = { { X86::FR32RegClassID, 0, 0 }, { X86::FR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo77[] = { { X86::FR64RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo78[] = { { X86::FR64RegClassID, 0, 0 }, { X86::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo79[] = { { X86::FR64RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo80[] = { { X86::FR32RegClassID, 0, 0 }, { X86::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo81[] = { { X86::FR32RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo82[] = { { X86::FR64RegClassID, 0, 0 }, { X86::FR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo83[] = { { X86::GR64RegClassID, 0, 0 }, { X86::FR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo84[] = { { X86::GR32RegClassID, 0, 0 }, { X86::FR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo85[] = { { X86::GR64RegClassID, 0, 0 }, { X86::FR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo86[] = { { X86::GR32RegClassID, 0, 0 }, { X86::FR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo87[] = { { X86::GR16RegClassID, 0, 0 }, { X86::GR16RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, };
static const TargetOperandInfo OperandInfo88[] = { { X86::GR8RegClassID, 0, 0 }, { X86::GR8RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, };
static const TargetOperandInfo OperandInfo89[] = { { X86::GR16RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo90[] = { { X86::GR8RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo91[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo92[] = { { X86::GR32RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo93[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { X86::RFP32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo94[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { X86::RFP64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo95[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { X86::RFP80RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo96[] = { { X86::RFP32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo97[] = { { X86::RFP64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo98[] = { { X86::RFP80RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo99[] = { { X86::FR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo100[] = { { X86::FR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo101[] = { { X86::FR64RegClassID, 0, 0 }, { X86::FR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo102[] = { { X86::FR32RegClassID, 0, 0 }, { X86::FR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo103[] = { { X86::RFP32RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo104[] = { { X86::RFP64RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo105[] = { { X86::RFP80RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo106[] = { { X86::GR16RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo107[] = { { X86::GR16RegClassID, 0, 0 }, { X86::GR16RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo108[] = { { X86::GR32RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo109[] = { { X86::GR32RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo110[] = { { X86::GR64RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo111[] = { { X86::GR64RegClassID, 0, 0 }, { X86::GR64RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo112[] = { { 0, 0, 0 }, { 0, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo113[] = { { X86::VR128RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo114[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo115[] = { { X86::VR64RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo116[] = { { X86::VR64RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo117[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo118[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::VR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo119[] = { { X86::GR64RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo120[] = { { X86::GR32RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo121[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo122[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo123[] = { { X86::GR32RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, 0 }, { 0, 0, 0 }, { X86::GR32_NOSPRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo124[] = { { X86::GR64RegClassID, 0, 0 }, { X86::GR64RegClassID, 0, 0 }, { 0, 0, 0 }, { X86::GR64_NOSPRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo125[] = { { X86::VR64RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo126[] = { { X86::GR64RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo127[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { X86::VR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo128[] = { { X86::VR64RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo129[] = { { X86::VR64RegClassID, 0, 0 }, { X86::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo130[] = { { X86::FR64RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo131[] = { { X86::VR64RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo132[] = { { X86::VR64RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::VR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo133[] = { { X86::GR32RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo134[] = { { X86::VR64RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo135[] = { { X86::VR64RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::GR32RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo136[] = { { X86::GR32RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo137[] = { { X86::VR64RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo138[] = { { X86::VR64RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo139[] = { { X86::VR64RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo140[] = { { X86::VR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo141[] = { { X86::VR128RegClassID, 0, 0 }, { X86::GR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo142[] = { { X86::GR64_NOREXRegClassID, 0, 0 }, { 0, 0, 0 }, { X86::GR64_NOREX_NOSPRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { X86::GR8_NOREXRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo143[] = { { X86::GR8_NOREXRegClassID, 0, 0 }, { X86::GR64_NOREXRegClassID, 0, 0 }, { 0, 0, 0 }, { X86::GR64_NOREX_NOSPRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo144[] = { { X86::GR8_NOREXRegClassID, 0, 0 }, { X86::GR8_NOREXRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo145[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo146[] = { { X86::VR128RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo147[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::FR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo148[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::FR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo149[] = { { X86::FR64RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo150[] = { { X86::FR32RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo151[] = { { X86::VR128RegClassID, 0, 0 }, { X86::FR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo152[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { X86::FR64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo153[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { X86::FR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo154[] = { { X86::VR128RegClassID, 0, 0 }, { X86::FR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo155[] = { { X86::GR16RegClassID, 0, 0 }, { X86::GR8RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo156[] = { { X86::GR32RegClassID, 0, 0 }, { X86::GR16RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo157[] = { { X86::GR32RegClassID, 0, 0 }, { X86::GR8RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo158[] = { { X86::GR64RegClassID, 0, 0 }, { X86::GR16RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo159[] = { { X86::GR64RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo160[] = { { X86::GR64RegClassID, 0, 0 }, { X86::GR8RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo161[] = { { X86::GR32_NOREXRegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo162[] = { { X86::GR32_NOREXRegClassID, 0, 0 }, { X86::GR8RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo163[] = { { X86::RFP64RegClassID, 0, 0 }, { X86::RFP32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo164[] = { { X86::RFP80RegClassID, 0, 0 }, { X86::RFP32RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo165[] = { { X86::RFP32RegClassID, 0, 0 }, { X86::RFP64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo166[] = { { X86::RFP80RegClassID, 0, 0 }, { X86::RFP64RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo167[] = { { X86::RFP32RegClassID, 0, 0 }, { X86::RFP80RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo168[] = { { X86::RFP64RegClassID, 0, 0 }, { X86::RFP80RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo169[] = { { X86::VR64RegClassID, 0, 0 }, { X86::VR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::VR64RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo170[] = { { X86::VR128RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo171[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo172[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo173[] = { { X86::GR64RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo174[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::GR32RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo175[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::GR64RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo176[] = { { X86::VR128RegClassID, 0, 0 }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo177[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { X86::GR16RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo178[] = { { X86::GR16RegClassID, 0, 0 }, { X86::GR16RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::GR16RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo179[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { X86::GR32RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo180[] = { { X86::GR32RegClassID, 0, 0 }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::GR32RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo181[] = { { 0, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 1, 0|(1<<TOI::LookupPtrRegClass), 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { X86::GR64RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo182[] = { { X86::GR64RegClassID, 0, 0 }, { X86::GR64RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { X86::GR64RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo183[] = { { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo184[] = { { X86::GR32RegClassID, 0, 0 }, { 0, 0, 0 }, { X86::GR32_NOSPRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo185[] = { { X86::GR64RegClassID, 0, 0 }, { 0, 0, 0 }, { X86::GR64_NOSPRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo186[] = { { X86::GR8RegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo187[] = { { X86::VR128RegClassID, 0, 0 }, };

static const TargetInstrDesc X86Insts[] = {
  { 0,	0,	0,	0,	"PHI", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #0 = PHI
  { 1,	0,	0,	0,	"INLINEASM", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #1 = INLINEASM
  { 2,	1,	0,	0,	"DBG_LABEL", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo22 },  // Inst #2 = DBG_LABEL
  { 3,	1,	0,	0,	"EH_LABEL", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo22 },  // Inst #3 = EH_LABEL
  { 4,	1,	0,	0,	"GC_LABEL", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo22 },  // Inst #4 = GC_LABEL
  { 5,	0,	0,	0,	"DECLARE", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #5 = DECLARE
  { 6,	3,	1,	0,	"EXTRACT_SUBREG", 0, 0, NULL, NULL, NULL, OperandInfo72 },  // Inst #6 = EXTRACT_SUBREG
  { 7,	4,	1,	0,	"INSERT_SUBREG", 0, 0, NULL, NULL, NULL, OperandInfo112 },  // Inst #7 = INSERT_SUBREG
  { 8,	1,	1,	0,	"IMPLICIT_DEF", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0, NULL, NULL, NULL, OperandInfo22 },  // Inst #8 = IMPLICIT_DEF
  { 9,	4,	1,	0,	"SUBREG_TO_REG", 0, 0, NULL, NULL, NULL, OperandInfo183 },  // Inst #9 = SUBREG_TO_REG
  { 10,	3,	1,	0,	"COPY_TO_REGCLASS", 0|(1<<TID::CheapAsAMove), 0, NULL, NULL, NULL, OperandInfo72 },  // Inst #10 = COPY_TO_REGCLASS
  { 11,	0,	0,	0,	"ABS_F", 0|(1<<TID::UnmodeledSideEffects), 0|1|(4<<8)|(225<<24), NULL, NULL, NULL, 0 },  // Inst #11 = ABS_F
  { 12,	2,	1,	0,	"ABS_Fp32", 0, 0|(3<<16), NULL, NULL, NULL, OperandInfo2 },  // Inst #12 = ABS_Fp32
  { 13,	2,	1,	0,	"ABS_Fp64", 0, 0|(3<<16), NULL, NULL, NULL, OperandInfo3 },  // Inst #13 = ABS_Fp64
  { 14,	2,	1,	0,	"ABS_Fp80", 0, 0|(3<<16), NULL, NULL, NULL, OperandInfo4 },  // Inst #14 = ABS_Fp80
  { 15,	6,	0,	0,	"ADC16mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|26|(1<<6)|(2<<13)|(129<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #15 = ADC16mi
  { 16,	6,	0,	0,	"ADC16mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|26|(1<<6)|(1<<13)|(131<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #16 = ADC16mi8
  { 17,	6,	0,	0,	"ADC16mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(1<<6)|(17<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo6 },  // Inst #17 = ADC16mr
  { 18,	3,	1,	0,	"ADC16ri", 0, 0|18|(1<<6)|(2<<13)|(129<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo7 },  // Inst #18 = ADC16ri
  { 19,	3,	1,	0,	"ADC16ri8", 0, 0|18|(1<<6)|(1<<13)|(131<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo7 },  // Inst #19 = ADC16ri8
  { 20,	7,	1,	0,	"ADC16rm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(19<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo8 },  // Inst #20 = ADC16rm
  { 21,	3,	1,	0,	"ADC16rr", 0|(1<<TID::Commutable), 0|3|(1<<6)|(17<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo9 },  // Inst #21 = ADC16rr
  { 22,	6,	0,	0,	"ADC32mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|26|(3<<13)|(129<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #22 = ADC32mi
  { 23,	6,	0,	0,	"ADC32mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|26|(1<<13)|(131<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #23 = ADC32mi8
  { 24,	6,	0,	0,	"ADC32mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(17<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #24 = ADC32mr
  { 25,	3,	1,	0,	"ADC32ri", 0, 0|18|(3<<13)|(129<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #25 = ADC32ri
  { 26,	3,	1,	0,	"ADC32ri8", 0, 0|18|(1<<13)|(131<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #26 = ADC32ri8
  { 27,	7,	1,	0,	"ADC32rm", 0|(1<<TID::MayLoad), 0|6|(19<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo12 },  // Inst #27 = ADC32rm
  { 28,	3,	1,	0,	"ADC32rr", 0|(1<<TID::Commutable), 0|3|(17<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo13 },  // Inst #28 = ADC32rr
  { 29,	6,	0,	0,	"ADC64mi32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|26|(1<<12)|(3<<13)|(129<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #29 = ADC64mi32
  { 30,	6,	0,	0,	"ADC64mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|26|(1<<12)|(1<<13)|(131<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #30 = ADC64mi8
  { 31,	6,	0,	0,	"ADC64mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(1<<12)|(17<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo14 },  // Inst #31 = ADC64mr
  { 32,	3,	1,	0,	"ADC64ri32", 0, 0|18|(1<<12)|(3<<13)|(129<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #32 = ADC64ri32
  { 33,	3,	1,	0,	"ADC64ri8", 0, 0|18|(1<<12)|(1<<13)|(131<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #33 = ADC64ri8
  { 34,	7,	1,	0,	"ADC64rm", 0|(1<<TID::MayLoad), 0|6|(1<<12)|(19<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo16 },  // Inst #34 = ADC64rm
  { 35,	3,	1,	0,	"ADC64rr", 0|(1<<TID::Commutable), 0|3|(1<<12)|(17<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo17 },  // Inst #35 = ADC64rr
  { 36,	6,	0,	0,	"ADC8mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|26|(1<<13)|(128<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #36 = ADC8mi
  { 37,	6,	0,	0,	"ADC8mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(16<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo18 },  // Inst #37 = ADC8mr
  { 38,	3,	1,	0,	"ADC8ri", 0, 0|18|(1<<13)|(128<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #38 = ADC8ri
  { 39,	7,	1,	0,	"ADC8rm", 0|(1<<TID::MayLoad), 0|6|(18<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #39 = ADC8rm
  { 40,	3,	1,	0,	"ADC8rr", 0|(1<<TID::Commutable), 0|3|(16<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #40 = ADC8rr
  { 41,	1,	0,	0,	"ADD16i16", 0|(1<<TID::UnmodeledSideEffects), 0|1|(1<<6)|(2<<13)|(5<<24), NULL, ImplicitList1, Barriers1, OperandInfo22 },  // Inst #41 = ADD16i16
  { 42,	6,	0,	0,	"ADD16mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|24|(1<<6)|(2<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #42 = ADD16mi
  { 43,	6,	0,	0,	"ADD16mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|24|(1<<6)|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #43 = ADD16mi8
  { 44,	6,	0,	0,	"ADD16mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(1<<6)|(1<<24), NULL, ImplicitList1, Barriers1, OperandInfo6 },  // Inst #44 = ADD16mr
  { 45,	3,	1,	0,	"ADD16ri", 0|(1<<TID::ConvertibleTo3Addr), 0|16|(1<<6)|(2<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo7 },  // Inst #45 = ADD16ri
  { 46,	3,	1,	0,	"ADD16ri8", 0|(1<<TID::ConvertibleTo3Addr), 0|16|(1<<6)|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo7 },  // Inst #46 = ADD16ri8
  { 47,	7,	1,	0,	"ADD16rm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(3<<24), NULL, ImplicitList1, Barriers1, OperandInfo8 },  // Inst #47 = ADD16rm
  { 48,	3,	1,	0,	"ADD16rr", 0|(1<<TID::ConvertibleTo3Addr)|(1<<TID::Commutable), 0|3|(1<<6)|(1<<24), NULL, ImplicitList1, Barriers1, OperandInfo9 },  // Inst #48 = ADD16rr
  { 49,	1,	0,	0,	"ADD32i32", 0|(1<<TID::UnmodeledSideEffects), 0|1|(3<<13)|(5<<24), NULL, ImplicitList1, Barriers1, OperandInfo22 },  // Inst #49 = ADD32i32
  { 50,	6,	0,	0,	"ADD32mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|24|(3<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #50 = ADD32mi
  { 51,	6,	0,	0,	"ADD32mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|24|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #51 = ADD32mi8
  { 52,	6,	0,	0,	"ADD32mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(1<<24), NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #52 = ADD32mr
  { 53,	3,	1,	0,	"ADD32ri", 0|(1<<TID::ConvertibleTo3Addr), 0|16|(3<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #53 = ADD32ri
  { 54,	3,	1,	0,	"ADD32ri8", 0|(1<<TID::ConvertibleTo3Addr), 0|16|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #54 = ADD32ri8
  { 55,	7,	1,	0,	"ADD32rm", 0|(1<<TID::MayLoad), 0|6|(3<<24), NULL, ImplicitList1, Barriers1, OperandInfo12 },  // Inst #55 = ADD32rm
  { 56,	3,	1,	0,	"ADD32rr", 0|(1<<TID::ConvertibleTo3Addr)|(1<<TID::Commutable), 0|3|(1<<24), NULL, ImplicitList1, Barriers1, OperandInfo13 },  // Inst #56 = ADD32rr
  { 57,	6,	0,	0,	"ADD64mi32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|24|(1<<12)|(3<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #57 = ADD64mi32
  { 58,	6,	0,	0,	"ADD64mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|24|(1<<12)|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #58 = ADD64mi8
  { 59,	6,	0,	0,	"ADD64mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(1<<12)|(1<<24), NULL, ImplicitList1, Barriers1, OperandInfo14 },  // Inst #59 = ADD64mr
  { 60,	3,	1,	0,	"ADD64ri32", 0|(1<<TID::ConvertibleTo3Addr), 0|16|(1<<12)|(3<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #60 = ADD64ri32
  { 61,	3,	1,	0,	"ADD64ri8", 0|(1<<TID::ConvertibleTo3Addr), 0|16|(1<<12)|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #61 = ADD64ri8
  { 62,	7,	1,	0,	"ADD64rm", 0|(1<<TID::MayLoad), 0|6|(1<<12)|(3<<24), NULL, ImplicitList1, Barriers1, OperandInfo16 },  // Inst #62 = ADD64rm
  { 63,	3,	1,	0,	"ADD64rr", 0|(1<<TID::ConvertibleTo3Addr)|(1<<TID::Commutable), 0|3|(1<<12)|(1<<24), NULL, ImplicitList1, Barriers1, OperandInfo17 },  // Inst #63 = ADD64rr
  { 64,	1,	0,	0,	"ADD8i8", 0|(1<<TID::UnmodeledSideEffects), 0|1|(1<<13)|(4<<24), NULL, ImplicitList1, Barriers1, OperandInfo22 },  // Inst #64 = ADD8i8
  { 65,	6,	0,	0,	"ADD8mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|24|(1<<13)|(128<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #65 = ADD8mi
  { 66,	6,	0,	0,	"ADD8mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4, NULL, ImplicitList1, Barriers1, OperandInfo18 },  // Inst #66 = ADD8mr
  { 67,	3,	1,	0,	"ADD8ri", 0, 0|16|(1<<13)|(128<<24), NULL, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #67 = ADD8ri
  { 68,	7,	1,	0,	"ADD8rm", 0|(1<<TID::MayLoad), 0|6|(2<<24), NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #68 = ADD8rm
  { 69,	3,	1,	0,	"ADD8rr", 0|(1<<TID::Commutable), 0|3, NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #69 = ADD8rr
  { 70,	7,	1,	0,	"ADDPDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(88<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #70 = ADDPDrm
  { 71,	3,	1,	0,	"ADDPDrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(88<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #71 = ADDPDrr
  { 72,	7,	1,	0,	"ADDPSrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(88<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #72 = ADDPSrm
  { 73,	3,	1,	0,	"ADDPSrr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(88<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #73 = ADDPSrr
  { 74,	7,	1,	0,	"ADDSDrm", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(88<<24), NULL, NULL, NULL, OperandInfo25 },  // Inst #74 = ADDSDrm
  { 75,	7,	1,	0,	"ADDSDrm_Int", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(88<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #75 = ADDSDrm_Int
  { 76,	3,	1,	0,	"ADDSDrr", 0|(1<<TID::Commutable), 0|5|(11<<8)|(88<<24), NULL, NULL, NULL, OperandInfo26 },  // Inst #76 = ADDSDrr
  { 77,	3,	1,	0,	"ADDSDrr_Int", 0, 0|5|(11<<8)|(88<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #77 = ADDSDrr_Int
  { 78,	7,	1,	0,	"ADDSSrm", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(88<<24), NULL, NULL, NULL, OperandInfo27 },  // Inst #78 = ADDSSrm
  { 79,	7,	1,	0,	"ADDSSrm_Int", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(88<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #79 = ADDSSrm_Int
  { 80,	3,	1,	0,	"ADDSSrr", 0|(1<<TID::Commutable), 0|5|(12<<8)|(88<<24), NULL, NULL, NULL, OperandInfo28 },  // Inst #80 = ADDSSrr
  { 81,	3,	1,	0,	"ADDSSrr_Int", 0, 0|5|(12<<8)|(88<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #81 = ADDSSrr_Int
  { 82,	7,	1,	0,	"ADDSUBPDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(208<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #82 = ADDSUBPDrm
  { 83,	3,	1,	0,	"ADDSUBPDrr", 0, 0|5|(1<<6)|(1<<8)|(208<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #83 = ADDSUBPDrr
  { 84,	7,	1,	0,	"ADDSUBPSrm", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(208<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #84 = ADDSUBPSrm
  { 85,	3,	1,	0,	"ADDSUBPSrr", 0, 0|5|(11<<8)|(208<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #85 = ADDSUBPSrr
  { 86,	5,	0,	0,	"ADD_F32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|24|(216<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #86 = ADD_F32m
  { 87,	5,	0,	0,	"ADD_F64m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|24|(220<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #87 = ADD_F64m
  { 88,	5,	0,	0,	"ADD_FI16m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|24|(222<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #88 = ADD_FI16m
  { 89,	5,	0,	0,	"ADD_FI32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|24|(218<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #89 = ADD_FI32m
  { 90,	1,	0,	0,	"ADD_FPrST0", 0|(1<<TID::UnmodeledSideEffects), 0|2|(9<<8)|(192<<24), NULL, NULL, NULL, OperandInfo30 },  // Inst #90 = ADD_FPrST0
  { 91,	1,	0,	0,	"ADD_FST0r", 0|(1<<TID::UnmodeledSideEffects), 0|2|(3<<8)|(192<<24), NULL, NULL, NULL, OperandInfo30 },  // Inst #91 = ADD_FST0r
  { 92,	3,	1,	0,	"ADD_Fp32", 0, 0|(4<<16), NULL, NULL, NULL, OperandInfo31 },  // Inst #92 = ADD_Fp32
  { 93,	7,	1,	0,	"ADD_Fp32m", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo32 },  // Inst #93 = ADD_Fp32m
  { 94,	3,	1,	0,	"ADD_Fp64", 0, 0|(4<<16), NULL, NULL, NULL, OperandInfo33 },  // Inst #94 = ADD_Fp64
  { 95,	7,	1,	0,	"ADD_Fp64m", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo34 },  // Inst #95 = ADD_Fp64m
  { 96,	7,	1,	0,	"ADD_Fp64m32", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo34 },  // Inst #96 = ADD_Fp64m32
  { 97,	3,	1,	0,	"ADD_Fp80", 0, 0|(4<<16), NULL, NULL, NULL, OperandInfo35 },  // Inst #97 = ADD_Fp80
  { 98,	7,	1,	0,	"ADD_Fp80m32", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo36 },  // Inst #98 = ADD_Fp80m32
  { 99,	7,	1,	0,	"ADD_Fp80m64", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo36 },  // Inst #99 = ADD_Fp80m64
  { 100,	7,	1,	0,	"ADD_FpI16m32", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo32 },  // Inst #100 = ADD_FpI16m32
  { 101,	7,	1,	0,	"ADD_FpI16m64", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo34 },  // Inst #101 = ADD_FpI16m64
  { 102,	7,	1,	0,	"ADD_FpI16m80", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo36 },  // Inst #102 = ADD_FpI16m80
  { 103,	7,	1,	0,	"ADD_FpI32m32", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo32 },  // Inst #103 = ADD_FpI32m32
  { 104,	7,	1,	0,	"ADD_FpI32m64", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo34 },  // Inst #104 = ADD_FpI32m64
  { 105,	7,	1,	0,	"ADD_FpI32m80", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo36 },  // Inst #105 = ADD_FpI32m80
  { 106,	1,	0,	0,	"ADD_FrST0", 0|(1<<TID::UnmodeledSideEffects), 0|2|(7<<8)|(192<<24), NULL, NULL, NULL, OperandInfo30 },  // Inst #106 = ADD_FrST0
  { 107,	1,	0,	0,	"ADJCALLSTACKDOWN32", 0, 0, ImplicitList2, ImplicitList3, Barriers1, OperandInfo22 },  // Inst #107 = ADJCALLSTACKDOWN32
  { 108,	1,	0,	0,	"ADJCALLSTACKDOWN64", 0, 0, ImplicitList4, ImplicitList5, Barriers1, OperandInfo22 },  // Inst #108 = ADJCALLSTACKDOWN64
  { 109,	2,	0,	0,	"ADJCALLSTACKUP32", 0, 0, ImplicitList2, ImplicitList3, Barriers1, OperandInfo37 },  // Inst #109 = ADJCALLSTACKUP32
  { 110,	2,	0,	0,	"ADJCALLSTACKUP64", 0, 0, ImplicitList4, ImplicitList5, Barriers1, OperandInfo37 },  // Inst #110 = ADJCALLSTACKUP64
  { 111,	6,	0,	0,	"AND16mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|28|(1<<6)|(2<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #111 = AND16mi
  { 112,	6,	0,	0,	"AND16mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|28|(1<<6)|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #112 = AND16mi8
  { 113,	6,	0,	0,	"AND16mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(1<<6)|(33<<24), NULL, ImplicitList1, Barriers1, OperandInfo6 },  // Inst #113 = AND16mr
  { 114,	3,	1,	0,	"AND16ri", 0, 0|20|(1<<6)|(2<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo7 },  // Inst #114 = AND16ri
  { 115,	3,	1,	0,	"AND16ri8", 0, 0|20|(1<<6)|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo7 },  // Inst #115 = AND16ri8
  { 116,	7,	1,	0,	"AND16rm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(35<<24), NULL, ImplicitList1, Barriers1, OperandInfo8 },  // Inst #116 = AND16rm
  { 117,	3,	1,	0,	"AND16rr", 0|(1<<TID::Commutable), 0|3|(1<<6)|(33<<24), NULL, ImplicitList1, Barriers1, OperandInfo9 },  // Inst #117 = AND16rr
  { 118,	6,	0,	0,	"AND32mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|28|(3<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #118 = AND32mi
  { 119,	6,	0,	0,	"AND32mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|28|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #119 = AND32mi8
  { 120,	6,	0,	0,	"AND32mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(33<<24), NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #120 = AND32mr
  { 121,	3,	1,	0,	"AND32ri", 0, 0|20|(3<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #121 = AND32ri
  { 122,	3,	1,	0,	"AND32ri8", 0, 0|20|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #122 = AND32ri8
  { 123,	7,	1,	0,	"AND32rm", 0|(1<<TID::MayLoad), 0|6|(35<<24), NULL, ImplicitList1, Barriers1, OperandInfo12 },  // Inst #123 = AND32rm
  { 124,	3,	1,	0,	"AND32rr", 0|(1<<TID::Commutable), 0|3|(33<<24), NULL, ImplicitList1, Barriers1, OperandInfo13 },  // Inst #124 = AND32rr
  { 125,	6,	0,	0,	"AND64mi32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|28|(1<<12)|(3<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #125 = AND64mi32
  { 126,	6,	0,	0,	"AND64mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|28|(1<<12)|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #126 = AND64mi8
  { 127,	6,	0,	0,	"AND64mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(1<<12)|(33<<24), NULL, ImplicitList1, Barriers1, OperandInfo14 },  // Inst #127 = AND64mr
  { 128,	3,	1,	0,	"AND64ri32", 0, 0|20|(1<<12)|(3<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #128 = AND64ri32
  { 129,	3,	1,	0,	"AND64ri8", 0, 0|20|(1<<12)|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #129 = AND64ri8
  { 130,	7,	1,	0,	"AND64rm", 0|(1<<TID::MayLoad), 0|6|(1<<12)|(35<<24), NULL, ImplicitList1, Barriers1, OperandInfo16 },  // Inst #130 = AND64rm
  { 131,	3,	1,	0,	"AND64rr", 0|(1<<TID::Commutable), 0|3|(1<<12)|(33<<24), NULL, ImplicitList1, Barriers1, OperandInfo17 },  // Inst #131 = AND64rr
  { 132,	6,	0,	0,	"AND8mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|28|(1<<13)|(128<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #132 = AND8mi
  { 133,	6,	0,	0,	"AND8mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(32<<24), NULL, ImplicitList1, Barriers1, OperandInfo18 },  // Inst #133 = AND8mr
  { 134,	3,	1,	0,	"AND8ri", 0, 0|20|(1<<13)|(128<<24), NULL, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #134 = AND8ri
  { 135,	7,	1,	0,	"AND8rm", 0|(1<<TID::MayLoad), 0|6|(34<<24), NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #135 = AND8rm
  { 136,	3,	1,	0,	"AND8rr", 0|(1<<TID::Commutable), 0|3|(32<<24), NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #136 = AND8rr
  { 137,	7,	1,	0,	"ANDNPDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(85<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #137 = ANDNPDrm
  { 138,	3,	1,	0,	"ANDNPDrr", 0, 0|5|(1<<6)|(1<<8)|(85<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #138 = ANDNPDrr
  { 139,	7,	1,	0,	"ANDNPSrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(85<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #139 = ANDNPSrm
  { 140,	3,	1,	0,	"ANDNPSrr", 0, 0|5|(1<<8)|(85<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #140 = ANDNPSrr
  { 141,	7,	1,	0,	"ANDPDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(84<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #141 = ANDPDrm
  { 142,	3,	1,	0,	"ANDPDrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(84<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #142 = ANDPDrr
  { 143,	7,	1,	0,	"ANDPSrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(84<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #143 = ANDPSrm
  { 144,	3,	1,	0,	"ANDPSrr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(84<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #144 = ANDPSrr
  { 145,	9,	2,	0,	"ATOMADD6432", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter)|(1<<TID::UnmodeledSideEffects), 0, ImplicitList6, ImplicitList7, Barriers2, OperandInfo38 },  // Inst #145 = ATOMADD6432
  { 146,	7,	1,	0,	"ATOMAND16", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, ImplicitList1, Barriers1, OperandInfo39 },  // Inst #146 = ATOMAND16
  { 147,	7,	1,	0,	"ATOMAND32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, ImplicitList1, Barriers1, OperandInfo40 },  // Inst #147 = ATOMAND32
  { 148,	7,	1,	0,	"ATOMAND64", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, ImplicitList1, Barriers1, OperandInfo41 },  // Inst #148 = ATOMAND64
  { 149,	9,	2,	0,	"ATOMAND6432", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter)|(1<<TID::UnmodeledSideEffects), 0, ImplicitList6, ImplicitList7, Barriers2, OperandInfo38 },  // Inst #149 = ATOMAND6432
  { 150,	7,	1,	0,	"ATOMAND8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, ImplicitList1, Barriers1, OperandInfo42 },  // Inst #150 = ATOMAND8
  { 151,	7,	1,	0,	"ATOMMAX16", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, ImplicitList1, Barriers1, OperandInfo39 },  // Inst #151 = ATOMMAX16
  { 152,	7,	1,	0,	"ATOMMAX32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, ImplicitList1, Barriers1, OperandInfo40 },  // Inst #152 = ATOMMAX32
  { 153,	7,	1,	0,	"ATOMMAX64", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, ImplicitList1, Barriers1, OperandInfo41 },  // Inst #153 = ATOMMAX64
  { 154,	7,	1,	0,	"ATOMMIN16", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, ImplicitList1, Barriers1, OperandInfo39 },  // Inst #154 = ATOMMIN16
  { 155,	7,	1,	0,	"ATOMMIN32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, ImplicitList1, Barriers1, OperandInfo40 },  // Inst #155 = ATOMMIN32
  { 156,	7,	1,	0,	"ATOMMIN64", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, ImplicitList1, Barriers1, OperandInfo41 },  // Inst #156 = ATOMMIN64
  { 157,	7,	1,	0,	"ATOMNAND16", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, ImplicitList1, Barriers1, OperandInfo39 },  // Inst #157 = ATOMNAND16
  { 158,	7,	1,	0,	"ATOMNAND32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, ImplicitList1, Barriers1, OperandInfo40 },  // Inst #158 = ATOMNAND32
  { 159,	7,	1,	0,	"ATOMNAND64", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, ImplicitList1, Barriers1, OperandInfo41 },  // Inst #159 = ATOMNAND64
  { 160,	9,	2,	0,	"ATOMNAND6432", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter)|(1<<TID::UnmodeledSideEffects), 0, ImplicitList6, ImplicitList7, Barriers2, OperandInfo38 },  // Inst #160 = ATOMNAND6432
  { 161,	7,	1,	0,	"ATOMNAND8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, ImplicitList1, Barriers1, OperandInfo42 },  // Inst #161 = ATOMNAND8
  { 162,	7,	1,	0,	"ATOMOR16", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, ImplicitList1, Barriers1, OperandInfo39 },  // Inst #162 = ATOMOR16
  { 163,	7,	1,	0,	"ATOMOR32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, ImplicitList1, Barriers1, OperandInfo40 },  // Inst #163 = ATOMOR32
  { 164,	7,	1,	0,	"ATOMOR64", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, ImplicitList1, Barriers1, OperandInfo41 },  // Inst #164 = ATOMOR64
  { 165,	9,	2,	0,	"ATOMOR6432", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter)|(1<<TID::UnmodeledSideEffects), 0, ImplicitList6, ImplicitList7, Barriers2, OperandInfo38 },  // Inst #165 = ATOMOR6432
  { 166,	7,	1,	0,	"ATOMOR8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, ImplicitList1, Barriers1, OperandInfo42 },  // Inst #166 = ATOMOR8
  { 167,	9,	2,	0,	"ATOMSUB6432", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter)|(1<<TID::UnmodeledSideEffects), 0, ImplicitList6, ImplicitList7, Barriers2, OperandInfo38 },  // Inst #167 = ATOMSUB6432
  { 168,	9,	2,	0,	"ATOMSWAP6432", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter)|(1<<TID::UnmodeledSideEffects), 0, ImplicitList6, ImplicitList7, Barriers2, OperandInfo38 },  // Inst #168 = ATOMSWAP6432
  { 169,	7,	1,	0,	"ATOMUMAX16", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, ImplicitList1, Barriers1, OperandInfo39 },  // Inst #169 = ATOMUMAX16
  { 170,	7,	1,	0,	"ATOMUMAX32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, ImplicitList1, Barriers1, OperandInfo40 },  // Inst #170 = ATOMUMAX32
  { 171,	7,	1,	0,	"ATOMUMAX64", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, ImplicitList1, Barriers1, OperandInfo41 },  // Inst #171 = ATOMUMAX64
  { 172,	7,	1,	0,	"ATOMUMIN16", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, ImplicitList1, Barriers1, OperandInfo39 },  // Inst #172 = ATOMUMIN16
  { 173,	7,	1,	0,	"ATOMUMIN32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, ImplicitList1, Barriers1, OperandInfo40 },  // Inst #173 = ATOMUMIN32
  { 174,	7,	1,	0,	"ATOMUMIN64", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, ImplicitList1, Barriers1, OperandInfo41 },  // Inst #174 = ATOMUMIN64
  { 175,	7,	1,	0,	"ATOMXOR16", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, ImplicitList1, Barriers1, OperandInfo39 },  // Inst #175 = ATOMXOR16
  { 176,	7,	1,	0,	"ATOMXOR32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, ImplicitList1, Barriers1, OperandInfo40 },  // Inst #176 = ATOMXOR32
  { 177,	7,	1,	0,	"ATOMXOR64", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, ImplicitList1, Barriers1, OperandInfo41 },  // Inst #177 = ATOMXOR64
  { 178,	9,	2,	0,	"ATOMXOR6432", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter)|(1<<TID::UnmodeledSideEffects), 0, ImplicitList6, ImplicitList7, Barriers2, OperandInfo38 },  // Inst #178 = ATOMXOR6432
  { 179,	7,	1,	0,	"ATOMXOR8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, ImplicitList1, Barriers1, OperandInfo42 },  // Inst #179 = ATOMXOR8
  { 180,	8,	1,	0,	"BLENDPDrmi", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(14<<8)|(1<<13)|(13<<24), NULL, NULL, NULL, OperandInfo43 },  // Inst #180 = BLENDPDrmi
  { 181,	4,	1,	0,	"BLENDPDrri", 0, 0|5|(1<<6)|(14<<8)|(1<<13)|(13<<24), NULL, NULL, NULL, OperandInfo44 },  // Inst #181 = BLENDPDrri
  { 182,	8,	1,	0,	"BLENDPSrmi", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(14<<8)|(1<<13)|(12<<24), NULL, NULL, NULL, OperandInfo43 },  // Inst #182 = BLENDPSrmi
  { 183,	4,	1,	0,	"BLENDPSrri", 0, 0|5|(1<<6)|(14<<8)|(1<<13)|(12<<24), NULL, NULL, NULL, OperandInfo44 },  // Inst #183 = BLENDPSrri
  { 184,	7,	1,	0,	"BLENDVPDrm0", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(21<<24), ImplicitList8, NULL, NULL, OperandInfo23 },  // Inst #184 = BLENDVPDrm0
  { 185,	3,	1,	0,	"BLENDVPDrr0", 0, 0|5|(1<<6)|(13<<8)|(21<<24), ImplicitList8, NULL, NULL, OperandInfo24 },  // Inst #185 = BLENDVPDrr0
  { 186,	7,	1,	0,	"BLENDVPSrm0", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(20<<24), ImplicitList8, NULL, NULL, OperandInfo23 },  // Inst #186 = BLENDVPSrm0
  { 187,	3,	1,	0,	"BLENDVPSrr0", 0, 0|5|(1<<6)|(13<<8)|(20<<24), ImplicitList8, NULL, NULL, OperandInfo24 },  // Inst #187 = BLENDVPSrr0
  { 188,	6,	1,	0,	"BSF16rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(188<<24), NULL, ImplicitList1, Barriers1, OperandInfo45 },  // Inst #188 = BSF16rm
  { 189,	2,	1,	0,	"BSF16rr", 0, 0|5|(1<<8)|(188<<24), NULL, ImplicitList1, Barriers1, OperandInfo46 },  // Inst #189 = BSF16rr
  { 190,	6,	1,	0,	"BSF32rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(188<<24), NULL, ImplicitList1, Barriers1, OperandInfo47 },  // Inst #190 = BSF32rm
  { 191,	2,	1,	0,	"BSF32rr", 0, 0|5|(1<<8)|(188<<24), NULL, ImplicitList1, Barriers1, OperandInfo48 },  // Inst #191 = BSF32rr
  { 192,	6,	1,	0,	"BSF64rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(1<<12)|(188<<24), NULL, ImplicitList1, Barriers1, OperandInfo49 },  // Inst #192 = BSF64rm
  { 193,	2,	1,	0,	"BSF64rr", 0, 0|5|(1<<8)|(1<<12)|(188<<24), NULL, ImplicitList1, Barriers1, OperandInfo50 },  // Inst #193 = BSF64rr
  { 194,	6,	1,	0,	"BSR16rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(189<<24), NULL, ImplicitList1, Barriers1, OperandInfo45 },  // Inst #194 = BSR16rm
  { 195,	2,	1,	0,	"BSR16rr", 0, 0|5|(1<<8)|(189<<24), NULL, ImplicitList1, Barriers1, OperandInfo46 },  // Inst #195 = BSR16rr
  { 196,	6,	1,	0,	"BSR32rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(189<<24), NULL, ImplicitList1, Barriers1, OperandInfo47 },  // Inst #196 = BSR32rm
  { 197,	2,	1,	0,	"BSR32rr", 0, 0|5|(1<<8)|(189<<24), NULL, ImplicitList1, Barriers1, OperandInfo48 },  // Inst #197 = BSR32rr
  { 198,	6,	1,	0,	"BSR64rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(1<<12)|(189<<24), NULL, ImplicitList1, Barriers1, OperandInfo49 },  // Inst #198 = BSR64rm
  { 199,	2,	1,	0,	"BSR64rr", 0, 0|5|(1<<8)|(1<<12)|(189<<24), NULL, ImplicitList1, Barriers1, OperandInfo50 },  // Inst #199 = BSR64rr
  { 200,	2,	1,	0,	"BSWAP32r", 0, 0|2|(1<<8)|(200<<24), NULL, NULL, NULL, OperandInfo51 },  // Inst #200 = BSWAP32r
  { 201,	2,	1,	0,	"BSWAP64r", 0, 0|2|(1<<8)|(1<<12)|(200<<24), NULL, NULL, NULL, OperandInfo52 },  // Inst #201 = BSWAP64r
  { 202,	6,	0,	0,	"BT16mi8", 0|(1<<TID::MayLoad), 0|28|(1<<6)|(1<<8)|(1<<13)|(186<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #202 = BT16mi8
  { 203,	2,	0,	0,	"BT16ri8", 0, 0|20|(1<<6)|(1<<8)|(1<<13)|(186<<24), NULL, ImplicitList1, Barriers1, OperandInfo53 },  // Inst #203 = BT16ri8
  { 204,	2,	0,	0,	"BT16rr", 0, 0|3|(1<<6)|(1<<8)|(163<<24), NULL, ImplicitList1, Barriers1, OperandInfo46 },  // Inst #204 = BT16rr
  { 205,	6,	0,	0,	"BT32mi8", 0|(1<<TID::MayLoad), 0|28|(1<<8)|(1<<13)|(186<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #205 = BT32mi8
  { 206,	2,	0,	0,	"BT32ri8", 0, 0|20|(1<<8)|(1<<13)|(186<<24), NULL, ImplicitList1, Barriers1, OperandInfo54 },  // Inst #206 = BT32ri8
  { 207,	2,	0,	0,	"BT32rr", 0, 0|3|(1<<8)|(163<<24), NULL, ImplicitList1, Barriers1, OperandInfo48 },  // Inst #207 = BT32rr
  { 208,	6,	0,	0,	"BT64mi8", 0|(1<<TID::MayLoad), 0|28|(1<<8)|(1<<13)|(186<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #208 = BT64mi8
  { 209,	2,	0,	0,	"BT64ri8", 0, 0|20|(1<<8)|(1<<13)|(186<<24), NULL, ImplicitList1, Barriers1, OperandInfo55 },  // Inst #209 = BT64ri8
  { 210,	2,	0,	0,	"BT64rr", 0, 0|3|(1<<8)|(1<<12)|(163<<24), NULL, ImplicitList1, Barriers1, OperandInfo50 },  // Inst #210 = BT64rr
  { 211,	5,	0,	0,	"CALL32m", 0|(1<<TID::Call)|(1<<TID::MayLoad)|(1<<TID::Variadic), 0|26|(255<<24), ImplicitList2, ImplicitList9, Barriers3, OperandInfo29 },  // Inst #211 = CALL32m
  { 212,	1,	0,	0,	"CALL32r", 0|(1<<TID::Call)|(1<<TID::Variadic), 0|18|(255<<24), ImplicitList2, ImplicitList9, Barriers3, OperandInfo56 },  // Inst #212 = CALL32r
  { 213,	5,	0,	0,	"CALL64m", 0|(1<<TID::Call)|(1<<TID::MayLoad)|(1<<TID::Variadic), 0|26|(255<<24), ImplicitList4, ImplicitList10, Barriers4, OperandInfo29 },  // Inst #213 = CALL64m
  { 214,	1,	0,	0,	"CALL64pcrel32", 0|(1<<TID::Call)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0|1|(3<<13)|(232<<24), ImplicitList4, ImplicitList10, Barriers4, OperandInfo22 },  // Inst #214 = CALL64pcrel32
  { 215,	1,	0,	0,	"CALL64r", 0|(1<<TID::Call)|(1<<TID::Variadic), 0|18|(255<<24), ImplicitList4, ImplicitList10, Barriers4, OperandInfo57 },  // Inst #215 = CALL64r
  { 216,	1,	0,	0,	"CALLpcrel32", 0|(1<<TID::Call)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0|1|(3<<13)|(232<<24), ImplicitList2, ImplicitList9, Barriers3, OperandInfo22 },  // Inst #216 = CALLpcrel32
  { 217,	0,	0,	0,	"CBW", 0, 0|1|(1<<6)|(152<<24), ImplicitList11, ImplicitList12, NULL, 0 },  // Inst #217 = CBW
  { 218,	0,	0,	0,	"CDQ", 0, 0|1|(153<<24), ImplicitList13, ImplicitList14, Barriers5, 0 },  // Inst #218 = CDQ
  { 219,	0,	0,	0,	"CDQE", 0, 0|1|(1<<12)|(152<<24), ImplicitList13, ImplicitList15, NULL, 0 },  // Inst #219 = CDQE
  { 220,	0,	0,	0,	"CHS_F", 0|(1<<TID::UnmodeledSideEffects), 0|1|(4<<8)|(224<<24), NULL, NULL, NULL, 0 },  // Inst #220 = CHS_F
  { 221,	2,	1,	0,	"CHS_Fp32", 0, 0|(3<<16), NULL, NULL, NULL, OperandInfo2 },  // Inst #221 = CHS_Fp32
  { 222,	2,	1,	0,	"CHS_Fp64", 0, 0|(3<<16), NULL, NULL, NULL, OperandInfo3 },  // Inst #222 = CHS_Fp64
  { 223,	2,	1,	0,	"CHS_Fp80", 0, 0|(3<<16), NULL, NULL, NULL, OperandInfo4 },  // Inst #223 = CHS_Fp80
  { 224,	5,	0,	0,	"CLFLUSH", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|31|(1<<8)|(174<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #224 = CLFLUSH
  { 225,	7,	1,	0,	"CMOVA16rm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(71<<24), ImplicitList1, NULL, NULL, OperandInfo8 },  // Inst #225 = CMOVA16rm
  { 226,	3,	1,	0,	"CMOVA16rr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(71<<24), ImplicitList1, NULL, NULL, OperandInfo9 },  // Inst #226 = CMOVA16rr
  { 227,	7,	1,	0,	"CMOVA32rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(71<<24), ImplicitList1, NULL, NULL, OperandInfo12 },  // Inst #227 = CMOVA32rm
  { 228,	3,	1,	0,	"CMOVA32rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(71<<24), ImplicitList1, NULL, NULL, OperandInfo13 },  // Inst #228 = CMOVA32rr
  { 229,	7,	1,	0,	"CMOVA64rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(1<<12)|(71<<24), ImplicitList1, NULL, NULL, OperandInfo16 },  // Inst #229 = CMOVA64rm
  { 230,	3,	1,	0,	"CMOVA64rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(1<<12)|(71<<24), ImplicitList1, NULL, NULL, OperandInfo17 },  // Inst #230 = CMOVA64rr
  { 231,	7,	1,	0,	"CMOVAE16rm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(67<<24), ImplicitList1, NULL, NULL, OperandInfo8 },  // Inst #231 = CMOVAE16rm
  { 232,	3,	1,	0,	"CMOVAE16rr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(67<<24), ImplicitList1, NULL, NULL, OperandInfo9 },  // Inst #232 = CMOVAE16rr
  { 233,	7,	1,	0,	"CMOVAE32rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(67<<24), ImplicitList1, NULL, NULL, OperandInfo12 },  // Inst #233 = CMOVAE32rm
  { 234,	3,	1,	0,	"CMOVAE32rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(67<<24), ImplicitList1, NULL, NULL, OperandInfo13 },  // Inst #234 = CMOVAE32rr
  { 235,	7,	1,	0,	"CMOVAE64rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(1<<12)|(67<<24), ImplicitList1, NULL, NULL, OperandInfo16 },  // Inst #235 = CMOVAE64rm
  { 236,	3,	1,	0,	"CMOVAE64rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(1<<12)|(67<<24), ImplicitList1, NULL, NULL, OperandInfo17 },  // Inst #236 = CMOVAE64rr
  { 237,	7,	1,	0,	"CMOVB16rm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(66<<24), ImplicitList1, NULL, NULL, OperandInfo8 },  // Inst #237 = CMOVB16rm
  { 238,	3,	1,	0,	"CMOVB16rr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(66<<24), ImplicitList1, NULL, NULL, OperandInfo9 },  // Inst #238 = CMOVB16rr
  { 239,	7,	1,	0,	"CMOVB32rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(66<<24), ImplicitList1, NULL, NULL, OperandInfo12 },  // Inst #239 = CMOVB32rm
  { 240,	3,	1,	0,	"CMOVB32rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(66<<24), ImplicitList1, NULL, NULL, OperandInfo13 },  // Inst #240 = CMOVB32rr
  { 241,	7,	1,	0,	"CMOVB64rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(1<<12)|(66<<24), ImplicitList1, NULL, NULL, OperandInfo16 },  // Inst #241 = CMOVB64rm
  { 242,	3,	1,	0,	"CMOVB64rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(1<<12)|(66<<24), ImplicitList1, NULL, NULL, OperandInfo17 },  // Inst #242 = CMOVB64rr
  { 243,	7,	1,	0,	"CMOVBE16rm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(70<<24), ImplicitList1, NULL, NULL, OperandInfo8 },  // Inst #243 = CMOVBE16rm
  { 244,	3,	1,	0,	"CMOVBE16rr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(70<<24), ImplicitList1, NULL, NULL, OperandInfo9 },  // Inst #244 = CMOVBE16rr
  { 245,	7,	1,	0,	"CMOVBE32rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(70<<24), ImplicitList1, NULL, NULL, OperandInfo12 },  // Inst #245 = CMOVBE32rm
  { 246,	3,	1,	0,	"CMOVBE32rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(70<<24), ImplicitList1, NULL, NULL, OperandInfo13 },  // Inst #246 = CMOVBE32rr
  { 247,	7,	1,	0,	"CMOVBE64rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(1<<12)|(70<<24), ImplicitList1, NULL, NULL, OperandInfo16 },  // Inst #247 = CMOVBE64rm
  { 248,	3,	1,	0,	"CMOVBE64rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(1<<12)|(70<<24), ImplicitList1, NULL, NULL, OperandInfo17 },  // Inst #248 = CMOVBE64rr
  { 249,	1,	1,	0,	"CMOVBE_F", 0|(1<<TID::UnmodeledSideEffects), 0|2|(5<<8)|(208<<24), NULL, NULL, NULL, OperandInfo30 },  // Inst #249 = CMOVBE_F
  { 250,	3,	1,	0,	"CMOVBE_Fp32", 0, 0|(6<<16), ImplicitList1, NULL, NULL, OperandInfo58 },  // Inst #250 = CMOVBE_Fp32
  { 251,	3,	1,	0,	"CMOVBE_Fp64", 0, 0|(6<<16), ImplicitList1, NULL, NULL, OperandInfo59 },  // Inst #251 = CMOVBE_Fp64
  { 252,	3,	1,	0,	"CMOVBE_Fp80", 0, 0|(6<<16), ImplicitList1, NULL, NULL, OperandInfo60 },  // Inst #252 = CMOVBE_Fp80
  { 253,	1,	1,	0,	"CMOVB_F", 0|(1<<TID::UnmodeledSideEffects), 0|2|(5<<8)|(192<<24), NULL, NULL, NULL, OperandInfo30 },  // Inst #253 = CMOVB_F
  { 254,	3,	1,	0,	"CMOVB_Fp32", 0, 0|(6<<16), ImplicitList1, NULL, NULL, OperandInfo58 },  // Inst #254 = CMOVB_Fp32
  { 255,	3,	1,	0,	"CMOVB_Fp64", 0, 0|(6<<16), ImplicitList1, NULL, NULL, OperandInfo59 },  // Inst #255 = CMOVB_Fp64
  { 256,	3,	1,	0,	"CMOVB_Fp80", 0, 0|(6<<16), ImplicitList1, NULL, NULL, OperandInfo60 },  // Inst #256 = CMOVB_Fp80
  { 257,	7,	1,	0,	"CMOVE16rm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(68<<24), ImplicitList1, NULL, NULL, OperandInfo8 },  // Inst #257 = CMOVE16rm
  { 258,	3,	1,	0,	"CMOVE16rr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(68<<24), ImplicitList1, NULL, NULL, OperandInfo9 },  // Inst #258 = CMOVE16rr
  { 259,	7,	1,	0,	"CMOVE32rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(68<<24), ImplicitList1, NULL, NULL, OperandInfo12 },  // Inst #259 = CMOVE32rm
  { 260,	3,	1,	0,	"CMOVE32rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(68<<24), ImplicitList1, NULL, NULL, OperandInfo13 },  // Inst #260 = CMOVE32rr
  { 261,	7,	1,	0,	"CMOVE64rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(1<<12)|(68<<24), ImplicitList1, NULL, NULL, OperandInfo16 },  // Inst #261 = CMOVE64rm
  { 262,	3,	1,	0,	"CMOVE64rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(1<<12)|(68<<24), ImplicitList1, NULL, NULL, OperandInfo17 },  // Inst #262 = CMOVE64rr
  { 263,	1,	1,	0,	"CMOVE_F", 0|(1<<TID::UnmodeledSideEffects), 0|2|(5<<8)|(200<<24), NULL, NULL, NULL, OperandInfo30 },  // Inst #263 = CMOVE_F
  { 264,	3,	1,	0,	"CMOVE_Fp32", 0, 0|(6<<16), ImplicitList1, NULL, NULL, OperandInfo58 },  // Inst #264 = CMOVE_Fp32
  { 265,	3,	1,	0,	"CMOVE_Fp64", 0, 0|(6<<16), ImplicitList1, NULL, NULL, OperandInfo59 },  // Inst #265 = CMOVE_Fp64
  { 266,	3,	1,	0,	"CMOVE_Fp80", 0, 0|(6<<16), ImplicitList1, NULL, NULL, OperandInfo60 },  // Inst #266 = CMOVE_Fp80
  { 267,	7,	1,	0,	"CMOVG16rm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(79<<24), ImplicitList1, NULL, NULL, OperandInfo8 },  // Inst #267 = CMOVG16rm
  { 268,	3,	1,	0,	"CMOVG16rr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(79<<24), ImplicitList1, NULL, NULL, OperandInfo9 },  // Inst #268 = CMOVG16rr
  { 269,	7,	1,	0,	"CMOVG32rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(79<<24), ImplicitList1, NULL, NULL, OperandInfo12 },  // Inst #269 = CMOVG32rm
  { 270,	3,	1,	0,	"CMOVG32rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(79<<24), ImplicitList1, NULL, NULL, OperandInfo13 },  // Inst #270 = CMOVG32rr
  { 271,	7,	1,	0,	"CMOVG64rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(1<<12)|(79<<24), ImplicitList1, NULL, NULL, OperandInfo16 },  // Inst #271 = CMOVG64rm
  { 272,	3,	1,	0,	"CMOVG64rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(1<<12)|(79<<24), ImplicitList1, NULL, NULL, OperandInfo17 },  // Inst #272 = CMOVG64rr
  { 273,	7,	1,	0,	"CMOVGE16rm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(77<<24), ImplicitList1, NULL, NULL, OperandInfo8 },  // Inst #273 = CMOVGE16rm
  { 274,	3,	1,	0,	"CMOVGE16rr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(77<<24), ImplicitList1, NULL, NULL, OperandInfo9 },  // Inst #274 = CMOVGE16rr
  { 275,	7,	1,	0,	"CMOVGE32rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(77<<24), ImplicitList1, NULL, NULL, OperandInfo12 },  // Inst #275 = CMOVGE32rm
  { 276,	3,	1,	0,	"CMOVGE32rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(77<<24), ImplicitList1, NULL, NULL, OperandInfo13 },  // Inst #276 = CMOVGE32rr
  { 277,	7,	1,	0,	"CMOVGE64rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(1<<12)|(77<<24), ImplicitList1, NULL, NULL, OperandInfo16 },  // Inst #277 = CMOVGE64rm
  { 278,	3,	1,	0,	"CMOVGE64rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(1<<12)|(77<<24), ImplicitList1, NULL, NULL, OperandInfo17 },  // Inst #278 = CMOVGE64rr
  { 279,	7,	1,	0,	"CMOVL16rm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(76<<24), ImplicitList1, NULL, NULL, OperandInfo8 },  // Inst #279 = CMOVL16rm
  { 280,	3,	1,	0,	"CMOVL16rr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(76<<24), ImplicitList1, NULL, NULL, OperandInfo9 },  // Inst #280 = CMOVL16rr
  { 281,	7,	1,	0,	"CMOVL32rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(76<<24), ImplicitList1, NULL, NULL, OperandInfo12 },  // Inst #281 = CMOVL32rm
  { 282,	3,	1,	0,	"CMOVL32rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(76<<24), ImplicitList1, NULL, NULL, OperandInfo13 },  // Inst #282 = CMOVL32rr
  { 283,	7,	1,	0,	"CMOVL64rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(1<<12)|(76<<24), ImplicitList1, NULL, NULL, OperandInfo16 },  // Inst #283 = CMOVL64rm
  { 284,	3,	1,	0,	"CMOVL64rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(1<<12)|(76<<24), ImplicitList1, NULL, NULL, OperandInfo17 },  // Inst #284 = CMOVL64rr
  { 285,	7,	1,	0,	"CMOVLE16rm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(78<<24), ImplicitList1, NULL, NULL, OperandInfo8 },  // Inst #285 = CMOVLE16rm
  { 286,	3,	1,	0,	"CMOVLE16rr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(78<<24), ImplicitList1, NULL, NULL, OperandInfo9 },  // Inst #286 = CMOVLE16rr
  { 287,	7,	1,	0,	"CMOVLE32rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(78<<24), ImplicitList1, NULL, NULL, OperandInfo12 },  // Inst #287 = CMOVLE32rm
  { 288,	3,	1,	0,	"CMOVLE32rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(78<<24), ImplicitList1, NULL, NULL, OperandInfo13 },  // Inst #288 = CMOVLE32rr
  { 289,	7,	1,	0,	"CMOVLE64rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(1<<12)|(78<<24), ImplicitList1, NULL, NULL, OperandInfo16 },  // Inst #289 = CMOVLE64rm
  { 290,	3,	1,	0,	"CMOVLE64rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(1<<12)|(78<<24), ImplicitList1, NULL, NULL, OperandInfo17 },  // Inst #290 = CMOVLE64rr
  { 291,	1,	1,	0,	"CMOVNBE_F", 0|(1<<TID::UnmodeledSideEffects), 0|2|(6<<8)|(208<<24), NULL, NULL, NULL, OperandInfo30 },  // Inst #291 = CMOVNBE_F
  { 292,	3,	1,	0,	"CMOVNBE_Fp32", 0, 0|(6<<16), ImplicitList1, NULL, NULL, OperandInfo58 },  // Inst #292 = CMOVNBE_Fp32
  { 293,	3,	1,	0,	"CMOVNBE_Fp64", 0, 0|(6<<16), ImplicitList1, NULL, NULL, OperandInfo59 },  // Inst #293 = CMOVNBE_Fp64
  { 294,	3,	1,	0,	"CMOVNBE_Fp80", 0, 0|(6<<16), ImplicitList1, NULL, NULL, OperandInfo60 },  // Inst #294 = CMOVNBE_Fp80
  { 295,	1,	1,	0,	"CMOVNB_F", 0|(1<<TID::UnmodeledSideEffects), 0|2|(6<<8)|(192<<24), NULL, NULL, NULL, OperandInfo30 },  // Inst #295 = CMOVNB_F
  { 296,	3,	1,	0,	"CMOVNB_Fp32", 0, 0|(6<<16), ImplicitList1, NULL, NULL, OperandInfo58 },  // Inst #296 = CMOVNB_Fp32
  { 297,	3,	1,	0,	"CMOVNB_Fp64", 0, 0|(6<<16), ImplicitList1, NULL, NULL, OperandInfo59 },  // Inst #297 = CMOVNB_Fp64
  { 298,	3,	1,	0,	"CMOVNB_Fp80", 0, 0|(6<<16), ImplicitList1, NULL, NULL, OperandInfo60 },  // Inst #298 = CMOVNB_Fp80
  { 299,	7,	1,	0,	"CMOVNE16rm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(69<<24), ImplicitList1, NULL, NULL, OperandInfo8 },  // Inst #299 = CMOVNE16rm
  { 300,	3,	1,	0,	"CMOVNE16rr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(69<<24), ImplicitList1, NULL, NULL, OperandInfo9 },  // Inst #300 = CMOVNE16rr
  { 301,	7,	1,	0,	"CMOVNE32rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(69<<24), ImplicitList1, NULL, NULL, OperandInfo12 },  // Inst #301 = CMOVNE32rm
  { 302,	3,	1,	0,	"CMOVNE32rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(69<<24), ImplicitList1, NULL, NULL, OperandInfo13 },  // Inst #302 = CMOVNE32rr
  { 303,	7,	1,	0,	"CMOVNE64rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(1<<12)|(69<<24), ImplicitList1, NULL, NULL, OperandInfo16 },  // Inst #303 = CMOVNE64rm
  { 304,	3,	1,	0,	"CMOVNE64rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(1<<12)|(69<<24), ImplicitList1, NULL, NULL, OperandInfo17 },  // Inst #304 = CMOVNE64rr
  { 305,	1,	1,	0,	"CMOVNE_F", 0|(1<<TID::UnmodeledSideEffects), 0|2|(6<<8)|(200<<24), NULL, NULL, NULL, OperandInfo30 },  // Inst #305 = CMOVNE_F
  { 306,	3,	1,	0,	"CMOVNE_Fp32", 0, 0|(6<<16), ImplicitList1, NULL, NULL, OperandInfo58 },  // Inst #306 = CMOVNE_Fp32
  { 307,	3,	1,	0,	"CMOVNE_Fp64", 0, 0|(6<<16), ImplicitList1, NULL, NULL, OperandInfo59 },  // Inst #307 = CMOVNE_Fp64
  { 308,	3,	1,	0,	"CMOVNE_Fp80", 0, 0|(6<<16), ImplicitList1, NULL, NULL, OperandInfo60 },  // Inst #308 = CMOVNE_Fp80
  { 309,	7,	1,	0,	"CMOVNO16rm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(65<<24), ImplicitList1, NULL, NULL, OperandInfo8 },  // Inst #309 = CMOVNO16rm
  { 310,	3,	1,	0,	"CMOVNO16rr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(65<<24), ImplicitList1, NULL, NULL, OperandInfo9 },  // Inst #310 = CMOVNO16rr
  { 311,	7,	1,	0,	"CMOVNO32rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(65<<24), ImplicitList1, NULL, NULL, OperandInfo12 },  // Inst #311 = CMOVNO32rm
  { 312,	3,	1,	0,	"CMOVNO32rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(65<<24), ImplicitList1, NULL, NULL, OperandInfo13 },  // Inst #312 = CMOVNO32rr
  { 313,	7,	1,	0,	"CMOVNO64rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(1<<12)|(65<<24), ImplicitList1, NULL, NULL, OperandInfo16 },  // Inst #313 = CMOVNO64rm
  { 314,	3,	1,	0,	"CMOVNO64rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(1<<12)|(65<<24), ImplicitList1, NULL, NULL, OperandInfo17 },  // Inst #314 = CMOVNO64rr
  { 315,	7,	1,	0,	"CMOVNP16rm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(75<<24), ImplicitList1, NULL, NULL, OperandInfo8 },  // Inst #315 = CMOVNP16rm
  { 316,	3,	1,	0,	"CMOVNP16rr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(75<<24), ImplicitList1, NULL, NULL, OperandInfo9 },  // Inst #316 = CMOVNP16rr
  { 317,	7,	1,	0,	"CMOVNP32rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(75<<24), ImplicitList1, NULL, NULL, OperandInfo12 },  // Inst #317 = CMOVNP32rm
  { 318,	3,	1,	0,	"CMOVNP32rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(75<<24), ImplicitList1, NULL, NULL, OperandInfo13 },  // Inst #318 = CMOVNP32rr
  { 319,	7,	1,	0,	"CMOVNP64rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(1<<12)|(75<<24), ImplicitList1, NULL, NULL, OperandInfo16 },  // Inst #319 = CMOVNP64rm
  { 320,	3,	1,	0,	"CMOVNP64rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(1<<12)|(75<<24), ImplicitList1, NULL, NULL, OperandInfo17 },  // Inst #320 = CMOVNP64rr
  { 321,	1,	1,	0,	"CMOVNP_F", 0|(1<<TID::UnmodeledSideEffects), 0|2|(6<<8)|(216<<24), NULL, NULL, NULL, OperandInfo30 },  // Inst #321 = CMOVNP_F
  { 322,	3,	1,	0,	"CMOVNP_Fp32", 0, 0|(6<<16), ImplicitList1, NULL, NULL, OperandInfo58 },  // Inst #322 = CMOVNP_Fp32
  { 323,	3,	1,	0,	"CMOVNP_Fp64", 0, 0|(6<<16), ImplicitList1, NULL, NULL, OperandInfo59 },  // Inst #323 = CMOVNP_Fp64
  { 324,	3,	1,	0,	"CMOVNP_Fp80", 0, 0|(6<<16), ImplicitList1, NULL, NULL, OperandInfo60 },  // Inst #324 = CMOVNP_Fp80
  { 325,	7,	1,	0,	"CMOVNS16rm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(73<<24), ImplicitList1, NULL, NULL, OperandInfo8 },  // Inst #325 = CMOVNS16rm
  { 326,	3,	1,	0,	"CMOVNS16rr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(73<<24), ImplicitList1, NULL, NULL, OperandInfo9 },  // Inst #326 = CMOVNS16rr
  { 327,	7,	1,	0,	"CMOVNS32rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(73<<24), ImplicitList1, NULL, NULL, OperandInfo12 },  // Inst #327 = CMOVNS32rm
  { 328,	3,	1,	0,	"CMOVNS32rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(73<<24), ImplicitList1, NULL, NULL, OperandInfo13 },  // Inst #328 = CMOVNS32rr
  { 329,	7,	1,	0,	"CMOVNS64rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(1<<12)|(73<<24), ImplicitList1, NULL, NULL, OperandInfo16 },  // Inst #329 = CMOVNS64rm
  { 330,	3,	1,	0,	"CMOVNS64rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(1<<12)|(73<<24), ImplicitList1, NULL, NULL, OperandInfo17 },  // Inst #330 = CMOVNS64rr
  { 331,	7,	1,	0,	"CMOVO16rm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(64<<24), ImplicitList1, NULL, NULL, OperandInfo8 },  // Inst #331 = CMOVO16rm
  { 332,	3,	1,	0,	"CMOVO16rr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(64<<24), ImplicitList1, NULL, NULL, OperandInfo9 },  // Inst #332 = CMOVO16rr
  { 333,	7,	1,	0,	"CMOVO32rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(64<<24), ImplicitList1, NULL, NULL, OperandInfo12 },  // Inst #333 = CMOVO32rm
  { 334,	3,	1,	0,	"CMOVO32rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(64<<24), ImplicitList1, NULL, NULL, OperandInfo13 },  // Inst #334 = CMOVO32rr
  { 335,	7,	1,	0,	"CMOVO64rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(1<<12)|(64<<24), ImplicitList1, NULL, NULL, OperandInfo16 },  // Inst #335 = CMOVO64rm
  { 336,	3,	1,	0,	"CMOVO64rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(1<<12)|(64<<24), ImplicitList1, NULL, NULL, OperandInfo17 },  // Inst #336 = CMOVO64rr
  { 337,	7,	1,	0,	"CMOVP16rm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(74<<24), ImplicitList1, NULL, NULL, OperandInfo8 },  // Inst #337 = CMOVP16rm
  { 338,	3,	1,	0,	"CMOVP16rr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(74<<24), ImplicitList1, NULL, NULL, OperandInfo9 },  // Inst #338 = CMOVP16rr
  { 339,	7,	1,	0,	"CMOVP32rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(74<<24), ImplicitList1, NULL, NULL, OperandInfo12 },  // Inst #339 = CMOVP32rm
  { 340,	3,	1,	0,	"CMOVP32rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(74<<24), ImplicitList1, NULL, NULL, OperandInfo13 },  // Inst #340 = CMOVP32rr
  { 341,	7,	1,	0,	"CMOVP64rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(1<<12)|(74<<24), ImplicitList1, NULL, NULL, OperandInfo16 },  // Inst #341 = CMOVP64rm
  { 342,	3,	1,	0,	"CMOVP64rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(1<<12)|(74<<24), ImplicitList1, NULL, NULL, OperandInfo17 },  // Inst #342 = CMOVP64rr
  { 343,	1,	1,	0,	"CMOVP_F", 0|(1<<TID::UnmodeledSideEffects), 0|2|(5<<8)|(216<<24), NULL, NULL, NULL, OperandInfo30 },  // Inst #343 = CMOVP_F
  { 344,	3,	1,	0,	"CMOVP_Fp32", 0, 0|(6<<16), ImplicitList1, NULL, NULL, OperandInfo58 },  // Inst #344 = CMOVP_Fp32
  { 345,	3,	1,	0,	"CMOVP_Fp64", 0, 0|(6<<16), ImplicitList1, NULL, NULL, OperandInfo59 },  // Inst #345 = CMOVP_Fp64
  { 346,	3,	1,	0,	"CMOVP_Fp80", 0, 0|(6<<16), ImplicitList1, NULL, NULL, OperandInfo60 },  // Inst #346 = CMOVP_Fp80
  { 347,	7,	1,	0,	"CMOVS16rm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(72<<24), ImplicitList1, NULL, NULL, OperandInfo8 },  // Inst #347 = CMOVS16rm
  { 348,	3,	1,	0,	"CMOVS16rr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(72<<24), ImplicitList1, NULL, NULL, OperandInfo9 },  // Inst #348 = CMOVS16rr
  { 349,	7,	1,	0,	"CMOVS32rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(72<<24), ImplicitList1, NULL, NULL, OperandInfo12 },  // Inst #349 = CMOVS32rm
  { 350,	3,	1,	0,	"CMOVS32rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(72<<24), ImplicitList1, NULL, NULL, OperandInfo13 },  // Inst #350 = CMOVS32rr
  { 351,	7,	1,	0,	"CMOVS64rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(1<<12)|(72<<24), ImplicitList1, NULL, NULL, OperandInfo16 },  // Inst #351 = CMOVS64rm
  { 352,	3,	1,	0,	"CMOVS64rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(1<<12)|(72<<24), ImplicitList1, NULL, NULL, OperandInfo17 },  // Inst #352 = CMOVS64rr
  { 353,	4,	1,	0,	"CMOV_FR32", 0|(1<<TID::UsesCustomDAGSchedInserter), 0, ImplicitList1, NULL, NULL, OperandInfo61 },  // Inst #353 = CMOV_FR32
  { 354,	4,	1,	0,	"CMOV_FR64", 0|(1<<TID::UsesCustomDAGSchedInserter), 0, ImplicitList1, NULL, NULL, OperandInfo62 },  // Inst #354 = CMOV_FR64
  { 355,	4,	1,	0,	"CMOV_V1I64", 0|(1<<TID::UsesCustomDAGSchedInserter), 0, ImplicitList1, NULL, NULL, OperandInfo63 },  // Inst #355 = CMOV_V1I64
  { 356,	4,	1,	0,	"CMOV_V2F64", 0|(1<<TID::UsesCustomDAGSchedInserter), 0, ImplicitList1, NULL, NULL, OperandInfo64 },  // Inst #356 = CMOV_V2F64
  { 357,	4,	1,	0,	"CMOV_V2I64", 0|(1<<TID::UsesCustomDAGSchedInserter), 0, ImplicitList1, NULL, NULL, OperandInfo64 },  // Inst #357 = CMOV_V2I64
  { 358,	4,	1,	0,	"CMOV_V4F32", 0|(1<<TID::UsesCustomDAGSchedInserter), 0, ImplicitList1, NULL, NULL, OperandInfo64 },  // Inst #358 = CMOV_V4F32
  { 359,	6,	0,	0,	"CMP16mi", 0|(1<<TID::MayLoad), 0|31|(1<<6)|(2<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #359 = CMP16mi
  { 360,	6,	0,	0,	"CMP16mi8", 0|(1<<TID::MayLoad), 0|31|(1<<6)|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #360 = CMP16mi8
  { 361,	6,	0,	0,	"CMP16mr", 0|(1<<TID::MayLoad), 0|4|(1<<6)|(57<<24), NULL, ImplicitList1, Barriers1, OperandInfo6 },  // Inst #361 = CMP16mr
  { 362,	2,	0,	0,	"CMP16ri", 0, 0|23|(1<<6)|(2<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo53 },  // Inst #362 = CMP16ri
  { 363,	2,	0,	0,	"CMP16ri8", 0, 0|23|(1<<6)|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo53 },  // Inst #363 = CMP16ri8
  { 364,	6,	0,	0,	"CMP16rm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(59<<24), NULL, ImplicitList1, Barriers1, OperandInfo45 },  // Inst #364 = CMP16rm
  { 365,	2,	0,	0,	"CMP16rr", 0, 0|3|(1<<6)|(57<<24), NULL, ImplicitList1, Barriers1, OperandInfo46 },  // Inst #365 = CMP16rr
  { 366,	6,	0,	0,	"CMP32mi", 0|(1<<TID::MayLoad), 0|31|(3<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #366 = CMP32mi
  { 367,	6,	0,	0,	"CMP32mi8", 0|(1<<TID::MayLoad), 0|31|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #367 = CMP32mi8
  { 368,	6,	0,	0,	"CMP32mr", 0|(1<<TID::MayLoad), 0|4|(57<<24), NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #368 = CMP32mr
  { 369,	2,	0,	0,	"CMP32ri", 0, 0|23|(3<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo54 },  // Inst #369 = CMP32ri
  { 370,	2,	0,	0,	"CMP32ri8", 0, 0|23|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo54 },  // Inst #370 = CMP32ri8
  { 371,	6,	0,	0,	"CMP32rm", 0|(1<<TID::MayLoad), 0|6|(59<<24), NULL, ImplicitList1, Barriers1, OperandInfo47 },  // Inst #371 = CMP32rm
  { 372,	2,	0,	0,	"CMP32rr", 0, 0|3|(57<<24), NULL, ImplicitList1, Barriers1, OperandInfo48 },  // Inst #372 = CMP32rr
  { 373,	6,	0,	0,	"CMP64mi32", 0|(1<<TID::MayLoad), 0|31|(1<<12)|(3<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #373 = CMP64mi32
  { 374,	6,	0,	0,	"CMP64mi8", 0|(1<<TID::MayLoad), 0|31|(1<<12)|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #374 = CMP64mi8
  { 375,	6,	0,	0,	"CMP64mr", 0|(1<<TID::MayLoad), 0|4|(1<<12)|(57<<24), NULL, ImplicitList1, Barriers1, OperandInfo14 },  // Inst #375 = CMP64mr
  { 376,	2,	0,	0,	"CMP64ri32", 0, 0|23|(1<<12)|(3<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo55 },  // Inst #376 = CMP64ri32
  { 377,	2,	0,	0,	"CMP64ri8", 0, 0|23|(1<<12)|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo55 },  // Inst #377 = CMP64ri8
  { 378,	6,	0,	0,	"CMP64rm", 0|(1<<TID::MayLoad), 0|6|(1<<12)|(59<<24), NULL, ImplicitList1, Barriers1, OperandInfo49 },  // Inst #378 = CMP64rm
  { 379,	2,	0,	0,	"CMP64rr", 0, 0|3|(1<<12)|(57<<24), NULL, ImplicitList1, Barriers1, OperandInfo50 },  // Inst #379 = CMP64rr
  { 380,	6,	0,	0,	"CMP8mi", 0|(1<<TID::MayLoad), 0|31|(1<<13)|(128<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #380 = CMP8mi
  { 381,	6,	0,	0,	"CMP8mr", 0|(1<<TID::MayLoad), 0|4|(56<<24), NULL, ImplicitList1, Barriers1, OperandInfo18 },  // Inst #381 = CMP8mr
  { 382,	2,	0,	0,	"CMP8ri", 0, 0|23|(1<<13)|(128<<24), NULL, ImplicitList1, Barriers1, OperandInfo65 },  // Inst #382 = CMP8ri
  { 383,	6,	0,	0,	"CMP8rm", 0|(1<<TID::MayLoad), 0|6|(58<<24), NULL, ImplicitList1, Barriers1, OperandInfo66 },  // Inst #383 = CMP8rm
  { 384,	2,	0,	0,	"CMP8rr", 0, 0|3|(56<<24), NULL, ImplicitList1, Barriers1, OperandInfo67 },  // Inst #384 = CMP8rr
  { 385,	8,	1,	0,	"CMPPDrmi", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(1<<13)|(194<<24), NULL, NULL, NULL, OperandInfo43 },  // Inst #385 = CMPPDrmi
  { 386,	4,	1,	0,	"CMPPDrri", 0, 0|5|(1<<6)|(1<<8)|(1<<13)|(194<<24), NULL, NULL, NULL, OperandInfo44 },  // Inst #386 = CMPPDrri
  { 387,	8,	1,	0,	"CMPPSrmi", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(1<<13)|(194<<24), NULL, NULL, NULL, OperandInfo43 },  // Inst #387 = CMPPSrmi
  { 388,	4,	1,	0,	"CMPPSrri", 0, 0|5|(1<<8)|(1<<13)|(194<<24), NULL, NULL, NULL, OperandInfo44 },  // Inst #388 = CMPPSrri
  { 389,	8,	1,	0,	"CMPSDrm", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(1<<13)|(194<<24), NULL, NULL, NULL, OperandInfo68 },  // Inst #389 = CMPSDrm
  { 390,	4,	1,	0,	"CMPSDrr", 0, 0|5|(11<<8)|(1<<13)|(194<<24), NULL, NULL, NULL, OperandInfo69 },  // Inst #390 = CMPSDrr
  { 391,	8,	1,	0,	"CMPSSrm", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(1<<13)|(194<<24), NULL, NULL, NULL, OperandInfo70 },  // Inst #391 = CMPSSrm
  { 392,	4,	1,	0,	"CMPSSrr", 0, 0|5|(12<<8)|(1<<13)|(194<<24), NULL, NULL, NULL, OperandInfo71 },  // Inst #392 = CMPSSrr
  { 393,	0,	0,	0,	"COS_F", 0|(1<<TID::UnmodeledSideEffects), 0|1|(4<<8)|(255<<24), NULL, NULL, NULL, 0 },  // Inst #393 = COS_F
  { 394,	2,	1,	0,	"COS_Fp32", 0, 0|(3<<16), NULL, NULL, NULL, OperandInfo2 },  // Inst #394 = COS_Fp32
  { 395,	2,	1,	0,	"COS_Fp64", 0, 0|(3<<16), NULL, NULL, NULL, OperandInfo3 },  // Inst #395 = COS_Fp64
  { 396,	2,	1,	0,	"COS_Fp80", 0, 0|(3<<16), NULL, NULL, NULL, OperandInfo4 },  // Inst #396 = COS_Fp80
  { 397,	0,	0,	0,	"CQO", 0, 0|1|(1<<12)|(153<<24), ImplicitList15, ImplicitList16, NULL, 0 },  // Inst #397 = CQO
  { 398,	7,	1,	0,	"CRC32m16", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(15<<8)|(241<<24), NULL, NULL, NULL, OperandInfo12 },  // Inst #398 = CRC32m16
  { 399,	7,	1,	0,	"CRC32m32", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(15<<8)|(241<<24), NULL, NULL, NULL, OperandInfo12 },  // Inst #399 = CRC32m32
  { 400,	7,	1,	0,	"CRC32m8", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(15<<8)|(240<<24), NULL, NULL, NULL, OperandInfo12 },  // Inst #400 = CRC32m8
  { 401,	3,	1,	0,	"CRC32r16", 0, 0|5|(1<<6)|(15<<8)|(241<<24), NULL, NULL, NULL, OperandInfo73 },  // Inst #401 = CRC32r16
  { 402,	3,	1,	0,	"CRC32r32", 0, 0|5|(1<<6)|(15<<8)|(241<<24), NULL, NULL, NULL, OperandInfo13 },  // Inst #402 = CRC32r32
  { 403,	3,	1,	0,	"CRC32r8", 0, 0|5|(1<<6)|(15<<8)|(240<<24), NULL, NULL, NULL, OperandInfo74 },  // Inst #403 = CRC32r8
  { 404,	7,	1,	0,	"CRC64m64", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(15<<8)|(1<<12)|(240<<24), NULL, NULL, NULL, OperandInfo16 },  // Inst #404 = CRC64m64
  { 405,	3,	1,	0,	"CRC64r64", 0, 0|5|(1<<6)|(15<<8)|(1<<12)|(240<<24), NULL, NULL, NULL, OperandInfo17 },  // Inst #405 = CRC64r64
  { 406,	6,	1,	0,	"CVTSD2SSrm", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(90<<24), NULL, NULL, NULL, OperandInfo75 },  // Inst #406 = CVTSD2SSrm
  { 407,	2,	1,	0,	"CVTSD2SSrr", 0, 0|5|(11<<8)|(90<<24), NULL, NULL, NULL, OperandInfo76 },  // Inst #407 = CVTSD2SSrr
  { 408,	6,	1,	0,	"CVTSI2SD64rm", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(1<<12)|(42<<24), NULL, NULL, NULL, OperandInfo77 },  // Inst #408 = CVTSI2SD64rm
  { 409,	2,	1,	0,	"CVTSI2SD64rr", 0, 0|5|(11<<8)|(1<<12)|(42<<24), NULL, NULL, NULL, OperandInfo78 },  // Inst #409 = CVTSI2SD64rr
  { 410,	6,	1,	0,	"CVTSI2SDrm", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(42<<24), NULL, NULL, NULL, OperandInfo77 },  // Inst #410 = CVTSI2SDrm
  { 411,	2,	1,	0,	"CVTSI2SDrr", 0, 0|5|(11<<8)|(42<<24), NULL, NULL, NULL, OperandInfo79 },  // Inst #411 = CVTSI2SDrr
  { 412,	6,	1,	0,	"CVTSI2SS64rm", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(1<<12)|(42<<24), NULL, NULL, NULL, OperandInfo75 },  // Inst #412 = CVTSI2SS64rm
  { 413,	2,	1,	0,	"CVTSI2SS64rr", 0, 0|5|(12<<8)|(1<<12)|(42<<24), NULL, NULL, NULL, OperandInfo80 },  // Inst #413 = CVTSI2SS64rr
  { 414,	6,	1,	0,	"CVTSI2SSrm", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(42<<24), NULL, NULL, NULL, OperandInfo75 },  // Inst #414 = CVTSI2SSrm
  { 415,	2,	1,	0,	"CVTSI2SSrr", 0, 0|5|(12<<8)|(42<<24), NULL, NULL, NULL, OperandInfo81 },  // Inst #415 = CVTSI2SSrr
  { 416,	6,	1,	0,	"CVTSS2SDrm", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(90<<24), NULL, NULL, NULL, OperandInfo77 },  // Inst #416 = CVTSS2SDrm
  { 417,	2,	1,	0,	"CVTSS2SDrr", 0, 0|5|(12<<8)|(90<<24), NULL, NULL, NULL, OperandInfo82 },  // Inst #417 = CVTSS2SDrr
  { 418,	6,	1,	0,	"CVTTSD2SI64rm", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(1<<12)|(44<<24), NULL, NULL, NULL, OperandInfo49 },  // Inst #418 = CVTTSD2SI64rm
  { 419,	2,	1,	0,	"CVTTSD2SI64rr", 0, 0|5|(11<<8)|(1<<12)|(44<<24), NULL, NULL, NULL, OperandInfo83 },  // Inst #419 = CVTTSD2SI64rr
  { 420,	6,	1,	0,	"CVTTSD2SIrm", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(44<<24), NULL, NULL, NULL, OperandInfo47 },  // Inst #420 = CVTTSD2SIrm
  { 421,	2,	1,	0,	"CVTTSD2SIrr", 0, 0|5|(11<<8)|(44<<24), NULL, NULL, NULL, OperandInfo84 },  // Inst #421 = CVTTSD2SIrr
  { 422,	6,	1,	0,	"CVTTSS2SI64rm", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(1<<12)|(44<<24), NULL, NULL, NULL, OperandInfo49 },  // Inst #422 = CVTTSS2SI64rm
  { 423,	2,	1,	0,	"CVTTSS2SI64rr", 0, 0|5|(12<<8)|(1<<12)|(44<<24), NULL, NULL, NULL, OperandInfo85 },  // Inst #423 = CVTTSS2SI64rr
  { 424,	6,	1,	0,	"CVTTSS2SIrm", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(44<<24), NULL, NULL, NULL, OperandInfo47 },  // Inst #424 = CVTTSS2SIrm
  { 425,	2,	1,	0,	"CVTTSS2SIrr", 0, 0|5|(12<<8)|(44<<24), NULL, NULL, NULL, OperandInfo86 },  // Inst #425 = CVTTSS2SIrr
  { 426,	0,	0,	0,	"CWD", 0, 0|1|(1<<6)|(153<<24), ImplicitList12, ImplicitList17, NULL, 0 },  // Inst #426 = CWD
  { 427,	0,	0,	0,	"CWDE", 0, 0|1|(152<<24), ImplicitList12, ImplicitList13, NULL, 0 },  // Inst #427 = CWDE
  { 428,	5,	0,	0,	"DEC16m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|25|(1<<6)|(255<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #428 = DEC16m
  { 429,	2,	1,	0,	"DEC16r", 0|(1<<TID::ConvertibleTo3Addr), 0|2|(1<<6)|(72<<24), NULL, ImplicitList1, Barriers1, OperandInfo87 },  // Inst #429 = DEC16r
  { 430,	5,	0,	0,	"DEC32m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|25|(255<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #430 = DEC32m
  { 431,	2,	1,	0,	"DEC32r", 0|(1<<TID::ConvertibleTo3Addr), 0|2|(72<<24), NULL, ImplicitList1, Barriers1, OperandInfo51 },  // Inst #431 = DEC32r
  { 432,	5,	0,	0,	"DEC64_16m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|25|(1<<6)|(255<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #432 = DEC64_16m
  { 433,	2,	1,	0,	"DEC64_16r", 0|(1<<TID::ConvertibleTo3Addr), 0|17|(1<<6)|(255<<24), NULL, ImplicitList1, Barriers1, OperandInfo87 },  // Inst #433 = DEC64_16r
  { 434,	5,	0,	0,	"DEC64_32m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|25|(255<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #434 = DEC64_32m
  { 435,	2,	1,	0,	"DEC64_32r", 0|(1<<TID::ConvertibleTo3Addr), 0|17|(255<<24), NULL, ImplicitList1, Barriers1, OperandInfo51 },  // Inst #435 = DEC64_32r
  { 436,	5,	0,	0,	"DEC64m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|25|(1<<12)|(255<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #436 = DEC64m
  { 437,	2,	1,	0,	"DEC64r", 0|(1<<TID::ConvertibleTo3Addr), 0|17|(1<<12)|(255<<24), NULL, ImplicitList1, Barriers1, OperandInfo52 },  // Inst #437 = DEC64r
  { 438,	5,	0,	0,	"DEC8m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|25|(254<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #438 = DEC8m
  { 439,	2,	1,	0,	"DEC8r", 0, 0|17|(254<<24), NULL, ImplicitList1, Barriers1, OperandInfo88 },  // Inst #439 = DEC8r
  { 440,	5,	0,	0,	"DIV16m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|30|(1<<6)|(247<<24), ImplicitList17, ImplicitList18, Barriers1, OperandInfo29 },  // Inst #440 = DIV16m
  { 441,	1,	0,	0,	"DIV16r", 0|(1<<TID::UnmodeledSideEffects), 0|22|(1<<6)|(247<<24), ImplicitList17, ImplicitList18, Barriers1, OperandInfo89 },  // Inst #441 = DIV16r
  { 442,	5,	0,	0,	"DIV32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|30|(247<<24), ImplicitList14, ImplicitList19, Barriers6, OperandInfo29 },  // Inst #442 = DIV32m
  { 443,	1,	0,	0,	"DIV32r", 0|(1<<TID::UnmodeledSideEffects), 0|22|(247<<24), ImplicitList14, ImplicitList19, Barriers6, OperandInfo56 },  // Inst #443 = DIV32r
  { 444,	5,	0,	0,	"DIV64m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|30|(1<<12)|(247<<24), ImplicitList16, ImplicitList20, Barriers1, OperandInfo29 },  // Inst #444 = DIV64m
  { 445,	1,	0,	0,	"DIV64r", 0|(1<<TID::UnmodeledSideEffects), 0|22|(1<<12)|(247<<24), ImplicitList16, ImplicitList20, Barriers1, OperandInfo57 },  // Inst #445 = DIV64r
  { 446,	5,	0,	0,	"DIV8m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|30|(246<<24), ImplicitList12, ImplicitList21, Barriers1, OperandInfo29 },  // Inst #446 = DIV8m
  { 447,	1,	0,	0,	"DIV8r", 0|(1<<TID::UnmodeledSideEffects), 0|22|(246<<24), ImplicitList12, ImplicitList21, Barriers1, OperandInfo90 },  // Inst #447 = DIV8r
  { 448,	7,	1,	0,	"DIVPDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(94<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #448 = DIVPDrm
  { 449,	3,	1,	0,	"DIVPDrr", 0, 0|5|(1<<6)|(1<<8)|(94<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #449 = DIVPDrr
  { 450,	7,	1,	0,	"DIVPSrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(94<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #450 = DIVPSrm
  { 451,	3,	1,	0,	"DIVPSrr", 0, 0|5|(1<<8)|(94<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #451 = DIVPSrr
  { 452,	5,	0,	0,	"DIVR_F32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|31|(216<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #452 = DIVR_F32m
  { 453,	5,	0,	0,	"DIVR_F64m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|31|(220<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #453 = DIVR_F64m
  { 454,	5,	0,	0,	"DIVR_FI16m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|31|(222<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #454 = DIVR_FI16m
  { 455,	5,	0,	0,	"DIVR_FI32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|31|(218<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #455 = DIVR_FI32m
  { 456,	1,	0,	0,	"DIVR_FPrST0", 0|(1<<TID::UnmodeledSideEffects), 0|2|(9<<8)|(240<<24), NULL, NULL, NULL, OperandInfo30 },  // Inst #456 = DIVR_FPrST0
  { 457,	1,	0,	0,	"DIVR_FST0r", 0|(1<<TID::UnmodeledSideEffects), 0|2|(3<<8)|(248<<24), NULL, NULL, NULL, OperandInfo30 },  // Inst #457 = DIVR_FST0r
  { 458,	7,	1,	0,	"DIVR_Fp32m", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo32 },  // Inst #458 = DIVR_Fp32m
  { 459,	7,	1,	0,	"DIVR_Fp64m", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo34 },  // Inst #459 = DIVR_Fp64m
  { 460,	7,	1,	0,	"DIVR_Fp64m32", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo34 },  // Inst #460 = DIVR_Fp64m32
  { 461,	7,	1,	0,	"DIVR_Fp80m32", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo36 },  // Inst #461 = DIVR_Fp80m32
  { 462,	7,	1,	0,	"DIVR_Fp80m64", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo36 },  // Inst #462 = DIVR_Fp80m64
  { 463,	7,	1,	0,	"DIVR_FpI16m32", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo32 },  // Inst #463 = DIVR_FpI16m32
  { 464,	7,	1,	0,	"DIVR_FpI16m64", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo34 },  // Inst #464 = DIVR_FpI16m64
  { 465,	7,	1,	0,	"DIVR_FpI16m80", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo36 },  // Inst #465 = DIVR_FpI16m80
  { 466,	7,	1,	0,	"DIVR_FpI32m32", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo32 },  // Inst #466 = DIVR_FpI32m32
  { 467,	7,	1,	0,	"DIVR_FpI32m64", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo34 },  // Inst #467 = DIVR_FpI32m64
  { 468,	7,	1,	0,	"DIVR_FpI32m80", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo36 },  // Inst #468 = DIVR_FpI32m80
  { 469,	1,	0,	0,	"DIVR_FrST0", 0|(1<<TID::UnmodeledSideEffects), 0|2|(7<<8)|(240<<24), NULL, NULL, NULL, OperandInfo30 },  // Inst #469 = DIVR_FrST0
  { 470,	7,	1,	0,	"DIVSDrm", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(94<<24), NULL, NULL, NULL, OperandInfo25 },  // Inst #470 = DIVSDrm
  { 471,	7,	1,	0,	"DIVSDrm_Int", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(94<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #471 = DIVSDrm_Int
  { 472,	3,	1,	0,	"DIVSDrr", 0, 0|5|(11<<8)|(94<<24), NULL, NULL, NULL, OperandInfo26 },  // Inst #472 = DIVSDrr
  { 473,	3,	1,	0,	"DIVSDrr_Int", 0, 0|5|(11<<8)|(94<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #473 = DIVSDrr_Int
  { 474,	7,	1,	0,	"DIVSSrm", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(94<<24), NULL, NULL, NULL, OperandInfo27 },  // Inst #474 = DIVSSrm
  { 475,	7,	1,	0,	"DIVSSrm_Int", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(94<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #475 = DIVSSrm_Int
  { 476,	3,	1,	0,	"DIVSSrr", 0, 0|5|(12<<8)|(94<<24), NULL, NULL, NULL, OperandInfo28 },  // Inst #476 = DIVSSrr
  { 477,	3,	1,	0,	"DIVSSrr_Int", 0, 0|5|(12<<8)|(94<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #477 = DIVSSrr_Int
  { 478,	5,	0,	0,	"DIV_F32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|30|(216<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #478 = DIV_F32m
  { 479,	5,	0,	0,	"DIV_F64m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|30|(220<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #479 = DIV_F64m
  { 480,	5,	0,	0,	"DIV_FI16m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|30|(222<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #480 = DIV_FI16m
  { 481,	5,	0,	0,	"DIV_FI32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|30|(218<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #481 = DIV_FI32m
  { 482,	1,	0,	0,	"DIV_FPrST0", 0|(1<<TID::UnmodeledSideEffects), 0|2|(9<<8)|(248<<24), NULL, NULL, NULL, OperandInfo30 },  // Inst #482 = DIV_FPrST0
  { 483,	1,	0,	0,	"DIV_FST0r", 0|(1<<TID::UnmodeledSideEffects), 0|2|(3<<8)|(240<<24), NULL, NULL, NULL, OperandInfo30 },  // Inst #483 = DIV_FST0r
  { 484,	3,	1,	0,	"DIV_Fp32", 0, 0|(4<<16), NULL, NULL, NULL, OperandInfo31 },  // Inst #484 = DIV_Fp32
  { 485,	7,	1,	0,	"DIV_Fp32m", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo32 },  // Inst #485 = DIV_Fp32m
  { 486,	3,	1,	0,	"DIV_Fp64", 0, 0|(4<<16), NULL, NULL, NULL, OperandInfo33 },  // Inst #486 = DIV_Fp64
  { 487,	7,	1,	0,	"DIV_Fp64m", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo34 },  // Inst #487 = DIV_Fp64m
  { 488,	7,	1,	0,	"DIV_Fp64m32", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo34 },  // Inst #488 = DIV_Fp64m32
  { 489,	3,	1,	0,	"DIV_Fp80", 0, 0|(4<<16), NULL, NULL, NULL, OperandInfo35 },  // Inst #489 = DIV_Fp80
  { 490,	7,	1,	0,	"DIV_Fp80m32", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo36 },  // Inst #490 = DIV_Fp80m32
  { 491,	7,	1,	0,	"DIV_Fp80m64", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo36 },  // Inst #491 = DIV_Fp80m64
  { 492,	7,	1,	0,	"DIV_FpI16m32", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo32 },  // Inst #492 = DIV_FpI16m32
  { 493,	7,	1,	0,	"DIV_FpI16m64", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo34 },  // Inst #493 = DIV_FpI16m64
  { 494,	7,	1,	0,	"DIV_FpI16m80", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo36 },  // Inst #494 = DIV_FpI16m80
  { 495,	7,	1,	0,	"DIV_FpI32m32", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo32 },  // Inst #495 = DIV_FpI32m32
  { 496,	7,	1,	0,	"DIV_FpI32m64", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo34 },  // Inst #496 = DIV_FpI32m64
  { 497,	7,	1,	0,	"DIV_FpI32m80", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo36 },  // Inst #497 = DIV_FpI32m80
  { 498,	1,	0,	0,	"DIV_FrST0", 0|(1<<TID::UnmodeledSideEffects), 0|2|(7<<8)|(248<<24), NULL, NULL, NULL, OperandInfo30 },  // Inst #498 = DIV_FrST0
  { 499,	8,	1,	0,	"DPPDrmi", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(14<<8)|(1<<13)|(65<<24), NULL, NULL, NULL, OperandInfo43 },  // Inst #499 = DPPDrmi
  { 500,	4,	1,	0,	"DPPDrri", 0|(1<<TID::Commutable), 0|5|(1<<6)|(14<<8)|(1<<13)|(65<<24), NULL, NULL, NULL, OperandInfo44 },  // Inst #500 = DPPDrri
  { 501,	8,	1,	0,	"DPPSrmi", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(14<<8)|(1<<13)|(64<<24), NULL, NULL, NULL, OperandInfo43 },  // Inst #501 = DPPSrmi
  { 502,	4,	1,	0,	"DPPSrri", 0|(1<<TID::Commutable), 0|5|(1<<6)|(14<<8)|(1<<13)|(64<<24), NULL, NULL, NULL, OperandInfo44 },  // Inst #502 = DPPSrri
  { 503,	3,	0,	0,	"DWARF_LOC", 0, 0, NULL, NULL, NULL, OperandInfo72 },  // Inst #503 = DWARF_LOC
  { 504,	1,	0,	0,	"EH_RETURN", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Terminator), 0|1|(195<<24), NULL, NULL, NULL, OperandInfo56 },  // Inst #504 = EH_RETURN
  { 505,	1,	0,	0,	"EH_RETURN64", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Terminator), 0|1|(195<<24), NULL, NULL, NULL, OperandInfo57 },  // Inst #505 = EH_RETURN64
  { 506,	7,	0,	0,	"EXTRACTPSmr", 0|(1<<TID::MayStore), 0|4|(1<<6)|(14<<8)|(1<<13)|(23<<24), NULL, NULL, NULL, OperandInfo91 },  // Inst #506 = EXTRACTPSmr
  { 507,	3,	1,	0,	"EXTRACTPSrr", 0, 0|3|(1<<6)|(14<<8)|(1<<13)|(23<<24), NULL, NULL, NULL, OperandInfo92 },  // Inst #507 = EXTRACTPSrr
  { 508,	5,	0,	0,	"FLDCW16m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|29|(217<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #508 = FLDCW16m
  { 509,	5,	0,	0,	"FNSTCW16m", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|31|(217<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #509 = FNSTCW16m
  { 510,	0,	0,	0,	"FNSTSW8r", 0|(1<<TID::UnmodeledSideEffects), 0|1|(10<<8)|(224<<24), NULL, ImplicitList12, NULL, 0 },  // Inst #510 = FNSTSW8r
  { 511,	6,	0,	0,	"FP32_TO_INT16_IN_MEM", 0|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, NULL, NULL, OperandInfo93 },  // Inst #511 = FP32_TO_INT16_IN_MEM
  { 512,	6,	0,	0,	"FP32_TO_INT32_IN_MEM", 0|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, NULL, NULL, OperandInfo93 },  // Inst #512 = FP32_TO_INT32_IN_MEM
  { 513,	6,	0,	0,	"FP32_TO_INT64_IN_MEM", 0|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, NULL, NULL, OperandInfo93 },  // Inst #513 = FP32_TO_INT64_IN_MEM
  { 514,	6,	0,	0,	"FP64_TO_INT16_IN_MEM", 0|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, NULL, NULL, OperandInfo94 },  // Inst #514 = FP64_TO_INT16_IN_MEM
  { 515,	6,	0,	0,	"FP64_TO_INT32_IN_MEM", 0|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, NULL, NULL, OperandInfo94 },  // Inst #515 = FP64_TO_INT32_IN_MEM
  { 516,	6,	0,	0,	"FP64_TO_INT64_IN_MEM", 0|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, NULL, NULL, OperandInfo94 },  // Inst #516 = FP64_TO_INT64_IN_MEM
  { 517,	6,	0,	0,	"FP80_TO_INT16_IN_MEM", 0|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, NULL, NULL, OperandInfo95 },  // Inst #517 = FP80_TO_INT16_IN_MEM
  { 518,	6,	0,	0,	"FP80_TO_INT32_IN_MEM", 0|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, NULL, NULL, OperandInfo95 },  // Inst #518 = FP80_TO_INT32_IN_MEM
  { 519,	6,	0,	0,	"FP80_TO_INT64_IN_MEM", 0|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, NULL, NULL, OperandInfo95 },  // Inst #519 = FP80_TO_INT64_IN_MEM
  { 520,	0,	0,	0,	"FP_REG_KILL", 0|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0, NULL, ImplicitList22, Barriers7, 0 },  // Inst #520 = FP_REG_KILL
  { 521,	6,	1,	0,	"FS_MOV32rm", 0|(1<<TID::MayLoad), 0|6|(1<<20)|(139<<24), NULL, NULL, NULL, OperandInfo47 },  // Inst #521 = FS_MOV32rm
  { 522,	1,	1,	0,	"FpGET_ST0_32", 0|(1<<TID::UnmodeledSideEffects), 0|(7<<16), NULL, NULL, NULL, OperandInfo96 },  // Inst #522 = FpGET_ST0_32
  { 523,	1,	1,	0,	"FpGET_ST0_64", 0|(1<<TID::UnmodeledSideEffects), 0|(7<<16), NULL, NULL, NULL, OperandInfo97 },  // Inst #523 = FpGET_ST0_64
  { 524,	1,	1,	0,	"FpGET_ST0_80", 0|(1<<TID::UnmodeledSideEffects), 0|(7<<16), NULL, NULL, NULL, OperandInfo98 },  // Inst #524 = FpGET_ST0_80
  { 525,	1,	1,	0,	"FpGET_ST1_32", 0|(1<<TID::UnmodeledSideEffects), 0|(7<<16), NULL, NULL, NULL, OperandInfo96 },  // Inst #525 = FpGET_ST1_32
  { 526,	1,	1,	0,	"FpGET_ST1_64", 0|(1<<TID::UnmodeledSideEffects), 0|(7<<16), NULL, NULL, NULL, OperandInfo97 },  // Inst #526 = FpGET_ST1_64
  { 527,	1,	1,	0,	"FpGET_ST1_80", 0|(1<<TID::UnmodeledSideEffects), 0|(7<<16), NULL, NULL, NULL, OperandInfo98 },  // Inst #527 = FpGET_ST1_80
  { 528,	1,	0,	0,	"FpSET_ST0_32", 0|(1<<TID::UnmodeledSideEffects), 0|(7<<16), NULL, ImplicitList23, NULL, OperandInfo96 },  // Inst #528 = FpSET_ST0_32
  { 529,	1,	0,	0,	"FpSET_ST0_64", 0|(1<<TID::UnmodeledSideEffects), 0|(7<<16), NULL, ImplicitList23, NULL, OperandInfo97 },  // Inst #529 = FpSET_ST0_64
  { 530,	1,	0,	0,	"FpSET_ST0_80", 0|(1<<TID::UnmodeledSideEffects), 0|(7<<16), NULL, ImplicitList23, NULL, OperandInfo98 },  // Inst #530 = FpSET_ST0_80
  { 531,	1,	0,	0,	"FpSET_ST1_32", 0|(1<<TID::UnmodeledSideEffects), 0|(7<<16), NULL, ImplicitList24, NULL, OperandInfo96 },  // Inst #531 = FpSET_ST1_32
  { 532,	1,	0,	0,	"FpSET_ST1_64", 0|(1<<TID::UnmodeledSideEffects), 0|(7<<16), NULL, ImplicitList24, NULL, OperandInfo97 },  // Inst #532 = FpSET_ST1_64
  { 533,	1,	0,	0,	"FpSET_ST1_80", 0|(1<<TID::UnmodeledSideEffects), 0|(7<<16), NULL, ImplicitList24, NULL, OperandInfo98 },  // Inst #533 = FpSET_ST1_80
  { 534,	7,	1,	0,	"FsANDNPDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(85<<24), NULL, NULL, NULL, OperandInfo25 },  // Inst #534 = FsANDNPDrm
  { 535,	3,	1,	0,	"FsANDNPDrr", 0, 0|5|(1<<6)|(1<<8)|(85<<24), NULL, NULL, NULL, OperandInfo26 },  // Inst #535 = FsANDNPDrr
  { 536,	7,	1,	0,	"FsANDNPSrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(85<<24), NULL, NULL, NULL, OperandInfo27 },  // Inst #536 = FsANDNPSrm
  { 537,	3,	1,	0,	"FsANDNPSrr", 0, 0|5|(1<<8)|(85<<24), NULL, NULL, NULL, OperandInfo28 },  // Inst #537 = FsANDNPSrr
  { 538,	7,	1,	0,	"FsANDPDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(84<<24), NULL, NULL, NULL, OperandInfo25 },  // Inst #538 = FsANDPDrm
  { 539,	3,	1,	0,	"FsANDPDrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(84<<24), NULL, NULL, NULL, OperandInfo26 },  // Inst #539 = FsANDPDrr
  { 540,	7,	1,	0,	"FsANDPSrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(84<<24), NULL, NULL, NULL, OperandInfo27 },  // Inst #540 = FsANDPSrm
  { 541,	3,	1,	0,	"FsANDPSrr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(84<<24), NULL, NULL, NULL, OperandInfo28 },  // Inst #541 = FsANDPSrr
  { 542,	1,	1,	0,	"FsFLD0SD", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0|32|(1<<6)|(1<<8)|(239<<24), NULL, NULL, NULL, OperandInfo99 },  // Inst #542 = FsFLD0SD
  { 543,	1,	1,	0,	"FsFLD0SS", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0|32|(1<<6)|(1<<8)|(239<<24), NULL, NULL, NULL, OperandInfo100 },  // Inst #543 = FsFLD0SS
  { 544,	6,	1,	0,	"FsMOVAPDrm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(40<<24), NULL, NULL, NULL, OperandInfo77 },  // Inst #544 = FsMOVAPDrm
  { 545,	2,	1,	0,	"FsMOVAPDrr", 0, 0|5|(1<<6)|(1<<8)|(40<<24), NULL, NULL, NULL, OperandInfo101 },  // Inst #545 = FsMOVAPDrr
  { 546,	6,	1,	0,	"FsMOVAPSrm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0|6|(1<<8)|(40<<24), NULL, NULL, NULL, OperandInfo75 },  // Inst #546 = FsMOVAPSrm
  { 547,	2,	1,	0,	"FsMOVAPSrr", 0, 0|5|(1<<8)|(40<<24), NULL, NULL, NULL, OperandInfo102 },  // Inst #547 = FsMOVAPSrr
  { 548,	7,	1,	0,	"FsORPDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(86<<24), NULL, NULL, NULL, OperandInfo25 },  // Inst #548 = FsORPDrm
  { 549,	3,	1,	0,	"FsORPDrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(86<<24), NULL, NULL, NULL, OperandInfo26 },  // Inst #549 = FsORPDrr
  { 550,	7,	1,	0,	"FsORPSrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(86<<24), NULL, NULL, NULL, OperandInfo27 },  // Inst #550 = FsORPSrm
  { 551,	3,	1,	0,	"FsORPSrr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(86<<24), NULL, NULL, NULL, OperandInfo28 },  // Inst #551 = FsORPSrr
  { 552,	7,	1,	0,	"FsXORPDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(87<<24), NULL, NULL, NULL, OperandInfo25 },  // Inst #552 = FsXORPDrm
  { 553,	3,	1,	0,	"FsXORPDrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(87<<24), NULL, NULL, NULL, OperandInfo26 },  // Inst #553 = FsXORPDrr
  { 554,	7,	1,	0,	"FsXORPSrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(87<<24), NULL, NULL, NULL, OperandInfo27 },  // Inst #554 = FsXORPSrm
  { 555,	3,	1,	0,	"FsXORPSrr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(87<<24), NULL, NULL, NULL, OperandInfo28 },  // Inst #555 = FsXORPSrr
  { 556,	6,	1,	0,	"GS_MOV32rm", 0|(1<<TID::MayLoad), 0|6|(2<<20)|(139<<24), NULL, NULL, NULL, OperandInfo47 },  // Inst #556 = GS_MOV32rm
  { 557,	7,	1,	0,	"HADDPDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(124<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #557 = HADDPDrm
  { 558,	3,	1,	0,	"HADDPDrr", 0, 0|5|(1<<6)|(1<<8)|(124<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #558 = HADDPDrr
  { 559,	7,	1,	0,	"HADDPSrm", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(124<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #559 = HADDPSrm
  { 560,	3,	1,	0,	"HADDPSrr", 0, 0|5|(11<<8)|(124<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #560 = HADDPSrr
  { 561,	7,	1,	0,	"HSUBPDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(125<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #561 = HSUBPDrm
  { 562,	3,	1,	0,	"HSUBPDrr", 0, 0|5|(1<<6)|(1<<8)|(125<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #562 = HSUBPDrr
  { 563,	7,	1,	0,	"HSUBPSrm", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(125<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #563 = HSUBPSrm
  { 564,	3,	1,	0,	"HSUBPSrr", 0, 0|5|(11<<8)|(125<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #564 = HSUBPSrr
  { 565,	5,	0,	0,	"IDIV16m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|31|(1<<6)|(247<<24), ImplicitList17, ImplicitList18, Barriers1, OperandInfo29 },  // Inst #565 = IDIV16m
  { 566,	1,	0,	0,	"IDIV16r", 0|(1<<TID::UnmodeledSideEffects), 0|23|(1<<6)|(247<<24), ImplicitList17, ImplicitList18, Barriers1, OperandInfo89 },  // Inst #566 = IDIV16r
  { 567,	5,	0,	0,	"IDIV32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|31|(247<<24), ImplicitList14, ImplicitList19, Barriers6, OperandInfo29 },  // Inst #567 = IDIV32m
  { 568,	1,	0,	0,	"IDIV32r", 0|(1<<TID::UnmodeledSideEffects), 0|23|(247<<24), ImplicitList14, ImplicitList19, Barriers6, OperandInfo56 },  // Inst #568 = IDIV32r
  { 569,	5,	0,	0,	"IDIV64m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|31|(1<<12)|(247<<24), ImplicitList16, ImplicitList20, Barriers1, OperandInfo29 },  // Inst #569 = IDIV64m
  { 570,	1,	0,	0,	"IDIV64r", 0|(1<<TID::UnmodeledSideEffects), 0|23|(1<<12)|(247<<24), ImplicitList16, ImplicitList20, Barriers1, OperandInfo57 },  // Inst #570 = IDIV64r
  { 571,	5,	0,	0,	"IDIV8m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|31|(246<<24), ImplicitList12, ImplicitList21, Barriers1, OperandInfo29 },  // Inst #571 = IDIV8m
  { 572,	1,	0,	0,	"IDIV8r", 0|(1<<TID::UnmodeledSideEffects), 0|23|(246<<24), ImplicitList12, ImplicitList21, Barriers1, OperandInfo90 },  // Inst #572 = IDIV8r
  { 573,	5,	0,	0,	"ILD_F16m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|24|(223<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #573 = ILD_F16m
  { 574,	5,	0,	0,	"ILD_F32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|24|(219<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #574 = ILD_F32m
  { 575,	5,	0,	0,	"ILD_F64m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|29|(223<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #575 = ILD_F64m
  { 576,	6,	1,	0,	"ILD_Fp16m32", 0|(1<<TID::MayLoad), 0|(1<<16), NULL, NULL, NULL, OperandInfo103 },  // Inst #576 = ILD_Fp16m32
  { 577,	6,	1,	0,	"ILD_Fp16m64", 0|(1<<TID::MayLoad), 0|(1<<16), NULL, NULL, NULL, OperandInfo104 },  // Inst #577 = ILD_Fp16m64
  { 578,	6,	1,	0,	"ILD_Fp16m80", 0|(1<<TID::MayLoad), 0|(1<<16), NULL, NULL, NULL, OperandInfo105 },  // Inst #578 = ILD_Fp16m80
  { 579,	6,	1,	0,	"ILD_Fp32m32", 0|(1<<TID::MayLoad), 0|(1<<16), NULL, NULL, NULL, OperandInfo103 },  // Inst #579 = ILD_Fp32m32
  { 580,	6,	1,	0,	"ILD_Fp32m64", 0|(1<<TID::MayLoad), 0|(1<<16), NULL, NULL, NULL, OperandInfo104 },  // Inst #580 = ILD_Fp32m64
  { 581,	6,	1,	0,	"ILD_Fp32m80", 0|(1<<TID::MayLoad), 0|(1<<16), NULL, NULL, NULL, OperandInfo105 },  // Inst #581 = ILD_Fp32m80
  { 582,	6,	1,	0,	"ILD_Fp64m32", 0|(1<<TID::MayLoad), 0|(1<<16), NULL, NULL, NULL, OperandInfo103 },  // Inst #582 = ILD_Fp64m32
  { 583,	6,	1,	0,	"ILD_Fp64m64", 0|(1<<TID::MayLoad), 0|(1<<16), NULL, NULL, NULL, OperandInfo104 },  // Inst #583 = ILD_Fp64m64
  { 584,	6,	1,	0,	"ILD_Fp64m80", 0|(1<<TID::MayLoad), 0|(1<<16), NULL, NULL, NULL, OperandInfo105 },  // Inst #584 = ILD_Fp64m80
  { 585,	5,	0,	0,	"IMUL16m", 0|(1<<TID::MayLoad), 0|29|(1<<6)|(247<<24), ImplicitList12, ImplicitList18, Barriers1, OperandInfo29 },  // Inst #585 = IMUL16m
  { 586,	1,	0,	0,	"IMUL16r", 0, 0|21|(1<<6)|(247<<24), ImplicitList12, ImplicitList18, Barriers1, OperandInfo89 },  // Inst #586 = IMUL16r
  { 587,	7,	1,	0,	"IMUL16rm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(175<<24), NULL, ImplicitList1, Barriers1, OperandInfo8 },  // Inst #587 = IMUL16rm
  { 588,	7,	1,	0,	"IMUL16rmi", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(2<<13)|(105<<24), NULL, ImplicitList1, Barriers1, OperandInfo106 },  // Inst #588 = IMUL16rmi
  { 589,	7,	1,	0,	"IMUL16rmi8", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<13)|(107<<24), NULL, ImplicitList1, Barriers1, OperandInfo106 },  // Inst #589 = IMUL16rmi8
  { 590,	3,	1,	0,	"IMUL16rr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(175<<24), NULL, ImplicitList1, Barriers1, OperandInfo9 },  // Inst #590 = IMUL16rr
  { 591,	3,	1,	0,	"IMUL16rri", 0, 0|5|(1<<6)|(2<<13)|(105<<24), NULL, ImplicitList1, Barriers1, OperandInfo107 },  // Inst #591 = IMUL16rri
  { 592,	3,	1,	0,	"IMUL16rri8", 0, 0|5|(1<<6)|(1<<13)|(107<<24), NULL, ImplicitList1, Barriers1, OperandInfo107 },  // Inst #592 = IMUL16rri8
  { 593,	5,	0,	0,	"IMUL32m", 0|(1<<TID::MayLoad), 0|29|(247<<24), ImplicitList13, ImplicitList14, Barriers5, OperandInfo29 },  // Inst #593 = IMUL32m
  { 594,	1,	0,	0,	"IMUL32r", 0, 0|21|(247<<24), ImplicitList13, ImplicitList19, Barriers6, OperandInfo56 },  // Inst #594 = IMUL32r
  { 595,	7,	1,	0,	"IMUL32rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(175<<24), NULL, ImplicitList1, Barriers1, OperandInfo12 },  // Inst #595 = IMUL32rm
  { 596,	7,	1,	0,	"IMUL32rmi", 0|(1<<TID::MayLoad), 0|6|(3<<13)|(105<<24), NULL, ImplicitList1, Barriers1, OperandInfo108 },  // Inst #596 = IMUL32rmi
  { 597,	7,	1,	0,	"IMUL32rmi8", 0|(1<<TID::MayLoad), 0|6|(1<<13)|(107<<24), NULL, ImplicitList1, Barriers1, OperandInfo108 },  // Inst #597 = IMUL32rmi8
  { 598,	3,	1,	0,	"IMUL32rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(175<<24), NULL, ImplicitList1, Barriers1, OperandInfo13 },  // Inst #598 = IMUL32rr
  { 599,	3,	1,	0,	"IMUL32rri", 0, 0|5|(3<<13)|(105<<24), NULL, ImplicitList1, Barriers1, OperandInfo109 },  // Inst #599 = IMUL32rri
  { 600,	3,	1,	0,	"IMUL32rri8", 0, 0|5|(1<<13)|(107<<24), NULL, ImplicitList1, Barriers1, OperandInfo109 },  // Inst #600 = IMUL32rri8
  { 601,	5,	0,	0,	"IMUL64m", 0|(1<<TID::MayLoad), 0|29|(1<<12)|(247<<24), ImplicitList15, ImplicitList20, Barriers1, OperandInfo29 },  // Inst #601 = IMUL64m
  { 602,	1,	0,	0,	"IMUL64r", 0, 0|21|(1<<12)|(247<<24), ImplicitList15, ImplicitList20, Barriers1, OperandInfo57 },  // Inst #602 = IMUL64r
  { 603,	7,	1,	0,	"IMUL64rm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(1<<12)|(175<<24), NULL, ImplicitList1, Barriers1, OperandInfo16 },  // Inst #603 = IMUL64rm
  { 604,	7,	1,	0,	"IMUL64rmi32", 0|(1<<TID::MayLoad), 0|6|(1<<12)|(3<<13)|(105<<24), NULL, ImplicitList1, Barriers1, OperandInfo110 },  // Inst #604 = IMUL64rmi32
  { 605,	7,	1,	0,	"IMUL64rmi8", 0|(1<<TID::MayLoad), 0|6|(1<<12)|(1<<13)|(107<<24), NULL, ImplicitList1, Barriers1, OperandInfo110 },  // Inst #605 = IMUL64rmi8
  { 606,	3,	1,	0,	"IMUL64rr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(1<<12)|(175<<24), NULL, ImplicitList1, Barriers1, OperandInfo17 },  // Inst #606 = IMUL64rr
  { 607,	3,	1,	0,	"IMUL64rri32", 0, 0|5|(1<<12)|(3<<13)|(105<<24), NULL, ImplicitList1, Barriers1, OperandInfo111 },  // Inst #607 = IMUL64rri32
  { 608,	3,	1,	0,	"IMUL64rri8", 0, 0|5|(1<<12)|(1<<13)|(107<<24), NULL, ImplicitList1, Barriers1, OperandInfo111 },  // Inst #608 = IMUL64rri8
  { 609,	5,	0,	0,	"IMUL8m", 0|(1<<TID::MayLoad), 0|29|(246<<24), ImplicitList11, ImplicitList21, Barriers1, OperandInfo29 },  // Inst #609 = IMUL8m
  { 610,	1,	0,	0,	"IMUL8r", 0, 0|21|(246<<24), ImplicitList11, ImplicitList21, Barriers1, OperandInfo90 },  // Inst #610 = IMUL8r
  { 611,	1,	0,	0,	"IN16ri", 0|(1<<TID::UnmodeledSideEffects), 0|1|(1<<6)|(1<<13)|(229<<24), NULL, ImplicitList12, NULL, OperandInfo22 },  // Inst #611 = IN16ri
  { 612,	0,	0,	0,	"IN16rr", 0|(1<<TID::UnmodeledSideEffects), 0|1|(1<<6)|(237<<24), ImplicitList25, ImplicitList12, NULL, 0 },  // Inst #612 = IN16rr
  { 613,	1,	0,	0,	"IN32ri", 0|(1<<TID::UnmodeledSideEffects), 0|1|(1<<13)|(229<<24), NULL, ImplicitList13, NULL, OperandInfo22 },  // Inst #613 = IN32ri
  { 614,	0,	0,	0,	"IN32rr", 0|(1<<TID::UnmodeledSideEffects), 0|1|(237<<24), ImplicitList25, ImplicitList13, NULL, 0 },  // Inst #614 = IN32rr
  { 615,	1,	0,	0,	"IN8ri", 0|(1<<TID::UnmodeledSideEffects), 0|1|(1<<13)|(228<<24), NULL, ImplicitList11, NULL, OperandInfo22 },  // Inst #615 = IN8ri
  { 616,	0,	0,	0,	"IN8rr", 0|(1<<TID::UnmodeledSideEffects), 0|1|(236<<24), ImplicitList25, ImplicitList11, NULL, 0 },  // Inst #616 = IN8rr
  { 617,	5,	0,	0,	"INC16m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|24|(1<<6)|(255<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #617 = INC16m
  { 618,	2,	1,	0,	"INC16r", 0|(1<<TID::ConvertibleTo3Addr), 0|2|(1<<6)|(64<<24), NULL, ImplicitList1, Barriers1, OperandInfo87 },  // Inst #618 = INC16r
  { 619,	5,	0,	0,	"INC32m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|24|(255<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #619 = INC32m
  { 620,	2,	1,	0,	"INC32r", 0|(1<<TID::ConvertibleTo3Addr), 0|2|(64<<24), NULL, ImplicitList1, Barriers1, OperandInfo51 },  // Inst #620 = INC32r
  { 621,	5,	0,	0,	"INC64_16m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|24|(1<<6)|(255<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #621 = INC64_16m
  { 622,	2,	1,	0,	"INC64_16r", 0|(1<<TID::ConvertibleTo3Addr), 0|16|(1<<6)|(255<<24), NULL, ImplicitList1, Barriers1, OperandInfo87 },  // Inst #622 = INC64_16r
  { 623,	5,	0,	0,	"INC64_32m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|24|(255<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #623 = INC64_32m
  { 624,	2,	1,	0,	"INC64_32r", 0|(1<<TID::ConvertibleTo3Addr), 0|16|(255<<24), NULL, ImplicitList1, Barriers1, OperandInfo51 },  // Inst #624 = INC64_32r
  { 625,	5,	0,	0,	"INC64m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|24|(1<<12)|(255<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #625 = INC64m
  { 626,	2,	1,	0,	"INC64r", 0|(1<<TID::ConvertibleTo3Addr), 0|16|(1<<12)|(255<<24), NULL, ImplicitList1, Barriers1, OperandInfo52 },  // Inst #626 = INC64r
  { 627,	5,	0,	0,	"INC8m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|24|(254<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #627 = INC8m
  { 628,	2,	1,	0,	"INC8r", 0, 0|16|(254<<24), NULL, ImplicitList1, Barriers1, OperandInfo88 },  // Inst #628 = INC8r
  { 629,	8,	1,	0,	"INSERTPSrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(14<<8)|(1<<13)|(33<<24), NULL, NULL, NULL, OperandInfo43 },  // Inst #629 = INSERTPSrm
  { 630,	4,	1,	0,	"INSERTPSrr", 0, 0|5|(1<<6)|(14<<8)|(1<<13)|(33<<24), NULL, NULL, NULL, OperandInfo44 },  // Inst #630 = INSERTPSrr
  { 631,	1,	0,	0,	"INT", 0|(1<<TID::UnmodeledSideEffects), 0|1|(205<<24), NULL, NULL, NULL, OperandInfo22 },  // Inst #631 = INT
  { 632,	0,	0,	0,	"INT3", 0|(1<<TID::UnmodeledSideEffects), 0|1|(204<<24), NULL, NULL, NULL, 0 },  // Inst #632 = INT3
  { 633,	5,	0,	0,	"ISTT_FP16m", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|25|(223<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #633 = ISTT_FP16m
  { 634,	5,	0,	0,	"ISTT_FP32m", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|25|(219<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #634 = ISTT_FP32m
  { 635,	5,	0,	0,	"ISTT_FP64m", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|25|(221<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #635 = ISTT_FP64m
  { 636,	6,	0,	0,	"ISTT_Fp16m32", 0|(1<<TID::MayStore), 0|(2<<16), NULL, NULL, NULL, OperandInfo93 },  // Inst #636 = ISTT_Fp16m32
  { 637,	6,	0,	0,	"ISTT_Fp16m64", 0|(1<<TID::MayStore), 0|(2<<16), NULL, NULL, NULL, OperandInfo94 },  // Inst #637 = ISTT_Fp16m64
  { 638,	6,	0,	0,	"ISTT_Fp16m80", 0|(1<<TID::MayStore), 0|(2<<16), NULL, NULL, NULL, OperandInfo95 },  // Inst #638 = ISTT_Fp16m80
  { 639,	6,	0,	0,	"ISTT_Fp32m32", 0|(1<<TID::MayStore), 0|(2<<16), NULL, NULL, NULL, OperandInfo93 },  // Inst #639 = ISTT_Fp32m32
  { 640,	6,	0,	0,	"ISTT_Fp32m64", 0|(1<<TID::MayStore), 0|(2<<16), NULL, NULL, NULL, OperandInfo94 },  // Inst #640 = ISTT_Fp32m64
  { 641,	6,	0,	0,	"ISTT_Fp32m80", 0|(1<<TID::MayStore), 0|(2<<16), NULL, NULL, NULL, OperandInfo95 },  // Inst #641 = ISTT_Fp32m80
  { 642,	6,	0,	0,	"ISTT_Fp64m32", 0|(1<<TID::MayStore), 0|(2<<16), NULL, NULL, NULL, OperandInfo93 },  // Inst #642 = ISTT_Fp64m32
  { 643,	6,	0,	0,	"ISTT_Fp64m64", 0|(1<<TID::MayStore), 0|(2<<16), NULL, NULL, NULL, OperandInfo94 },  // Inst #643 = ISTT_Fp64m64
  { 644,	6,	0,	0,	"ISTT_Fp64m80", 0|(1<<TID::MayStore), 0|(2<<16), NULL, NULL, NULL, OperandInfo95 },  // Inst #644 = ISTT_Fp64m80
  { 645,	5,	0,	0,	"IST_F16m", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|26|(223<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #645 = IST_F16m
  { 646,	5,	0,	0,	"IST_F32m", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|26|(219<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #646 = IST_F32m
  { 647,	5,	0,	0,	"IST_FP16m", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|27|(223<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #647 = IST_FP16m
  { 648,	5,	0,	0,	"IST_FP32m", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|27|(219<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #648 = IST_FP32m
  { 649,	5,	0,	0,	"IST_FP64m", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|31|(223<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #649 = IST_FP64m
  { 650,	6,	0,	0,	"IST_Fp16m32", 0|(1<<TID::MayStore), 0|(2<<16), NULL, NULL, NULL, OperandInfo93 },  // Inst #650 = IST_Fp16m32
  { 651,	6,	0,	0,	"IST_Fp16m64", 0|(1<<TID::MayStore), 0|(2<<16), NULL, NULL, NULL, OperandInfo94 },  // Inst #651 = IST_Fp16m64
  { 652,	6,	0,	0,	"IST_Fp16m80", 0|(1<<TID::MayStore), 0|(2<<16), NULL, NULL, NULL, OperandInfo95 },  // Inst #652 = IST_Fp16m80
  { 653,	6,	0,	0,	"IST_Fp32m32", 0|(1<<TID::MayStore), 0|(2<<16), NULL, NULL, NULL, OperandInfo93 },  // Inst #653 = IST_Fp32m32
  { 654,	6,	0,	0,	"IST_Fp32m64", 0|(1<<TID::MayStore), 0|(2<<16), NULL, NULL, NULL, OperandInfo94 },  // Inst #654 = IST_Fp32m64
  { 655,	6,	0,	0,	"IST_Fp32m80", 0|(1<<TID::MayStore), 0|(2<<16), NULL, NULL, NULL, OperandInfo95 },  // Inst #655 = IST_Fp32m80
  { 656,	6,	0,	0,	"IST_Fp64m32", 0|(1<<TID::MayStore), 0|(2<<16), NULL, NULL, NULL, OperandInfo93 },  // Inst #656 = IST_Fp64m32
  { 657,	6,	0,	0,	"IST_Fp64m64", 0|(1<<TID::MayStore), 0|(2<<16), NULL, NULL, NULL, OperandInfo94 },  // Inst #657 = IST_Fp64m64
  { 658,	6,	0,	0,	"IST_Fp64m80", 0|(1<<TID::MayStore), 0|(2<<16), NULL, NULL, NULL, OperandInfo95 },  // Inst #658 = IST_Fp64m80
  { 659,	8,	1,	0,	"Int_CMPSDrm", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(1<<13)|(194<<24), NULL, NULL, NULL, OperandInfo43 },  // Inst #659 = Int_CMPSDrm
  { 660,	4,	1,	0,	"Int_CMPSDrr", 0, 0|5|(11<<8)|(1<<13)|(194<<24), NULL, NULL, NULL, OperandInfo44 },  // Inst #660 = Int_CMPSDrr
  { 661,	8,	1,	0,	"Int_CMPSSrm", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(1<<13)|(194<<24), NULL, NULL, NULL, OperandInfo43 },  // Inst #661 = Int_CMPSSrm
  { 662,	4,	1,	0,	"Int_CMPSSrr", 0, 0|5|(12<<8)|(1<<13)|(194<<24), NULL, NULL, NULL, OperandInfo44 },  // Inst #662 = Int_CMPSSrr
  { 663,	6,	0,	0,	"Int_COMISDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(47<<24), NULL, ImplicitList1, Barriers1, OperandInfo113 },  // Inst #663 = Int_COMISDrm
  { 664,	2,	0,	0,	"Int_COMISDrr", 0, 0|5|(1<<6)|(1<<8)|(47<<24), NULL, ImplicitList1, Barriers1, OperandInfo114 },  // Inst #664 = Int_COMISDrr
  { 665,	6,	0,	0,	"Int_COMISSrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(47<<24), NULL, ImplicitList1, Barriers1, OperandInfo113 },  // Inst #665 = Int_COMISSrm
  { 666,	2,	0,	0,	"Int_COMISSrr", 0, 0|5|(1<<8)|(47<<24), NULL, ImplicitList1, Barriers1, OperandInfo114 },  // Inst #666 = Int_COMISSrr
  { 667,	6,	1,	0,	"Int_CVTDQ2PDrm", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(230<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #667 = Int_CVTDQ2PDrm
  { 668,	2,	1,	0,	"Int_CVTDQ2PDrr", 0, 0|5|(12<<8)|(230<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #668 = Int_CVTDQ2PDrr
  { 669,	6,	1,	0,	"Int_CVTDQ2PSrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(91<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #669 = Int_CVTDQ2PSrm
  { 670,	2,	1,	0,	"Int_CVTDQ2PSrr", 0, 0|5|(1<<8)|(91<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #670 = Int_CVTDQ2PSrr
  { 671,	6,	1,	0,	"Int_CVTPD2DQrm", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(230<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #671 = Int_CVTPD2DQrm
  { 672,	2,	1,	0,	"Int_CVTPD2DQrr", 0, 0|5|(11<<8)|(230<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #672 = Int_CVTPD2DQrr
  { 673,	6,	1,	0,	"Int_CVTPD2PIrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(45<<24), NULL, NULL, NULL, OperandInfo115 },  // Inst #673 = Int_CVTPD2PIrm
  { 674,	2,	1,	0,	"Int_CVTPD2PIrr", 0, 0|5|(1<<6)|(1<<8)|(45<<24), NULL, NULL, NULL, OperandInfo116 },  // Inst #674 = Int_CVTPD2PIrr
  { 675,	6,	1,	0,	"Int_CVTPD2PSrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(90<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #675 = Int_CVTPD2PSrm
  { 676,	2,	1,	0,	"Int_CVTPD2PSrr", 0, 0|5|(1<<6)|(1<<8)|(90<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #676 = Int_CVTPD2PSrr
  { 677,	6,	1,	0,	"Int_CVTPI2PDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(42<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #677 = Int_CVTPI2PDrm
  { 678,	2,	1,	0,	"Int_CVTPI2PDrr", 0, 0|5|(1<<6)|(1<<8)|(42<<24), NULL, NULL, NULL, OperandInfo117 },  // Inst #678 = Int_CVTPI2PDrr
  { 679,	7,	1,	0,	"Int_CVTPI2PSrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(42<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #679 = Int_CVTPI2PSrm
  { 680,	3,	1,	0,	"Int_CVTPI2PSrr", 0, 0|5|(1<<8)|(42<<24), NULL, NULL, NULL, OperandInfo118 },  // Inst #680 = Int_CVTPI2PSrr
  { 681,	6,	1,	0,	"Int_CVTPS2DQrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(91<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #681 = Int_CVTPS2DQrm
  { 682,	2,	1,	0,	"Int_CVTPS2DQrr", 0, 0|5|(1<<6)|(1<<8)|(91<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #682 = Int_CVTPS2DQrr
  { 683,	6,	1,	0,	"Int_CVTPS2PDrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(90<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #683 = Int_CVTPS2PDrm
  { 684,	2,	1,	0,	"Int_CVTPS2PDrr", 0, 0|5|(1<<8)|(90<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #684 = Int_CVTPS2PDrr
  { 685,	6,	1,	0,	"Int_CVTPS2PIrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(45<<24), NULL, NULL, NULL, OperandInfo115 },  // Inst #685 = Int_CVTPS2PIrm
  { 686,	2,	1,	0,	"Int_CVTPS2PIrr", 0, 0|5|(1<<8)|(45<<24), NULL, NULL, NULL, OperandInfo116 },  // Inst #686 = Int_CVTPS2PIrr
  { 687,	6,	1,	0,	"Int_CVTSD2SI64rm", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(1<<12)|(45<<24), NULL, NULL, NULL, OperandInfo49 },  // Inst #687 = Int_CVTSD2SI64rm
  { 688,	2,	1,	0,	"Int_CVTSD2SI64rr", 0, 0|5|(11<<8)|(1<<12)|(45<<24), NULL, NULL, NULL, OperandInfo119 },  // Inst #688 = Int_CVTSD2SI64rr
  { 689,	6,	1,	0,	"Int_CVTSD2SIrm", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(45<<24), NULL, NULL, NULL, OperandInfo47 },  // Inst #689 = Int_CVTSD2SIrm
  { 690,	2,	1,	0,	"Int_CVTSD2SIrr", 0, 0|5|(11<<8)|(45<<24), NULL, NULL, NULL, OperandInfo120 },  // Inst #690 = Int_CVTSD2SIrr
  { 691,	7,	1,	0,	"Int_CVTSD2SSrm", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(90<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #691 = Int_CVTSD2SSrm
  { 692,	3,	1,	0,	"Int_CVTSD2SSrr", 0, 0|5|(11<<8)|(90<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #692 = Int_CVTSD2SSrr
  { 693,	7,	1,	0,	"Int_CVTSI2SD64rm", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(1<<12)|(42<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #693 = Int_CVTSI2SD64rm
  { 694,	3,	1,	0,	"Int_CVTSI2SD64rr", 0, 0|5|(11<<8)|(1<<12)|(42<<24), NULL, NULL, NULL, OperandInfo121 },  // Inst #694 = Int_CVTSI2SD64rr
  { 695,	7,	1,	0,	"Int_CVTSI2SDrm", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(42<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #695 = Int_CVTSI2SDrm
  { 696,	3,	1,	0,	"Int_CVTSI2SDrr", 0, 0|5|(11<<8)|(42<<24), NULL, NULL, NULL, OperandInfo122 },  // Inst #696 = Int_CVTSI2SDrr
  { 697,	7,	1,	0,	"Int_CVTSI2SS64rm", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(1<<12)|(42<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #697 = Int_CVTSI2SS64rm
  { 698,	3,	1,	0,	"Int_CVTSI2SS64rr", 0, 0|5|(12<<8)|(1<<12)|(42<<24), NULL, NULL, NULL, OperandInfo121 },  // Inst #698 = Int_CVTSI2SS64rr
  { 699,	7,	1,	0,	"Int_CVTSI2SSrm", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(42<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #699 = Int_CVTSI2SSrm
  { 700,	3,	1,	0,	"Int_CVTSI2SSrr", 0, 0|5|(12<<8)|(42<<24), NULL, NULL, NULL, OperandInfo122 },  // Inst #700 = Int_CVTSI2SSrr
  { 701,	7,	1,	0,	"Int_CVTSS2SDrm", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(90<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #701 = Int_CVTSS2SDrm
  { 702,	3,	1,	0,	"Int_CVTSS2SDrr", 0, 0|5|(12<<8)|(90<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #702 = Int_CVTSS2SDrr
  { 703,	6,	1,	0,	"Int_CVTSS2SI64rm", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(1<<12)|(45<<24), NULL, NULL, NULL, OperandInfo49 },  // Inst #703 = Int_CVTSS2SI64rm
  { 704,	2,	1,	0,	"Int_CVTSS2SI64rr", 0, 0|5|(12<<8)|(1<<12)|(45<<24), NULL, NULL, NULL, OperandInfo119 },  // Inst #704 = Int_CVTSS2SI64rr
  { 705,	6,	1,	0,	"Int_CVTSS2SIrm", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(45<<24), NULL, NULL, NULL, OperandInfo47 },  // Inst #705 = Int_CVTSS2SIrm
  { 706,	2,	1,	0,	"Int_CVTSS2SIrr", 0, 0|5|(12<<8)|(45<<24), NULL, NULL, NULL, OperandInfo120 },  // Inst #706 = Int_CVTSS2SIrr
  { 707,	6,	1,	0,	"Int_CVTTPD2DQrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(230<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #707 = Int_CVTTPD2DQrm
  { 708,	2,	1,	0,	"Int_CVTTPD2DQrr", 0, 0|5|(1<<6)|(1<<8)|(230<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #708 = Int_CVTTPD2DQrr
  { 709,	6,	1,	0,	"Int_CVTTPD2PIrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(44<<24), NULL, NULL, NULL, OperandInfo115 },  // Inst #709 = Int_CVTTPD2PIrm
  { 710,	2,	1,	0,	"Int_CVTTPD2PIrr", 0, 0|5|(1<<6)|(1<<8)|(44<<24), NULL, NULL, NULL, OperandInfo116 },  // Inst #710 = Int_CVTTPD2PIrr
  { 711,	6,	1,	0,	"Int_CVTTPS2DQrm", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(91<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #711 = Int_CVTTPS2DQrm
  { 712,	2,	1,	0,	"Int_CVTTPS2DQrr", 0, 0|5|(12<<8)|(91<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #712 = Int_CVTTPS2DQrr
  { 713,	6,	1,	0,	"Int_CVTTPS2PIrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(44<<24), NULL, NULL, NULL, OperandInfo115 },  // Inst #713 = Int_CVTTPS2PIrm
  { 714,	2,	1,	0,	"Int_CVTTPS2PIrr", 0, 0|5|(1<<8)|(44<<24), NULL, NULL, NULL, OperandInfo116 },  // Inst #714 = Int_CVTTPS2PIrr
  { 715,	6,	1,	0,	"Int_CVTTSD2SI64rm", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(1<<12)|(44<<24), NULL, NULL, NULL, OperandInfo49 },  // Inst #715 = Int_CVTTSD2SI64rm
  { 716,	2,	1,	0,	"Int_CVTTSD2SI64rr", 0, 0|5|(11<<8)|(1<<12)|(44<<24), NULL, NULL, NULL, OperandInfo119 },  // Inst #716 = Int_CVTTSD2SI64rr
  { 717,	6,	1,	0,	"Int_CVTTSD2SIrm", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(44<<24), NULL, NULL, NULL, OperandInfo47 },  // Inst #717 = Int_CVTTSD2SIrm
  { 718,	2,	1,	0,	"Int_CVTTSD2SIrr", 0, 0|5|(11<<8)|(44<<24), NULL, NULL, NULL, OperandInfo120 },  // Inst #718 = Int_CVTTSD2SIrr
  { 719,	6,	1,	0,	"Int_CVTTSS2SI64rm", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(1<<12)|(44<<24), NULL, NULL, NULL, OperandInfo49 },  // Inst #719 = Int_CVTTSS2SI64rm
  { 720,	2,	1,	0,	"Int_CVTTSS2SI64rr", 0, 0|5|(12<<8)|(1<<12)|(44<<24), NULL, NULL, NULL, OperandInfo119 },  // Inst #720 = Int_CVTTSS2SI64rr
  { 721,	6,	1,	0,	"Int_CVTTSS2SIrm", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(44<<24), NULL, NULL, NULL, OperandInfo47 },  // Inst #721 = Int_CVTTSS2SIrm
  { 722,	2,	1,	0,	"Int_CVTTSS2SIrr", 0, 0|5|(12<<8)|(44<<24), NULL, NULL, NULL, OperandInfo120 },  // Inst #722 = Int_CVTTSS2SIrr
  { 723,	6,	0,	0,	"Int_UCOMISDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(46<<24), NULL, ImplicitList1, Barriers1, OperandInfo113 },  // Inst #723 = Int_UCOMISDrm
  { 724,	2,	0,	0,	"Int_UCOMISDrr", 0, 0|5|(1<<6)|(1<<8)|(46<<24), NULL, ImplicitList1, Barriers1, OperandInfo114 },  // Inst #724 = Int_UCOMISDrr
  { 725,	6,	0,	0,	"Int_UCOMISSrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(46<<24), NULL, ImplicitList1, Barriers1, OperandInfo113 },  // Inst #725 = Int_UCOMISSrm
  { 726,	2,	0,	0,	"Int_UCOMISSrr", 0, 0|5|(1<<8)|(46<<24), NULL, ImplicitList1, Barriers1, OperandInfo114 },  // Inst #726 = Int_UCOMISSrr
  { 727,	1,	0,	0,	"JA", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0|1|(1<<8)|(135<<24), ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #727 = JA
  { 728,	1,	0,	0,	"JA8", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0|1|(119<<24), ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #728 = JA8
  { 729,	1,	0,	0,	"JAE", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0|1|(1<<8)|(131<<24), ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #729 = JAE
  { 730,	1,	0,	0,	"JAE8", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0|1|(115<<24), ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #730 = JAE8
  { 731,	1,	0,	0,	"JB", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0|1|(1<<8)|(130<<24), ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #731 = JB
  { 732,	1,	0,	0,	"JB8", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0|1|(114<<24), ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #732 = JB8
  { 733,	1,	0,	0,	"JBE", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0|1|(1<<8)|(134<<24), ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #733 = JBE
  { 734,	1,	0,	0,	"JBE8", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0|1|(118<<24), ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #734 = JBE8
  { 735,	1,	0,	0,	"JCXZ8", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0|1|(227<<24), ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #735 = JCXZ8
  { 736,	1,	0,	0,	"JE", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0|1|(1<<8)|(132<<24), ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #736 = JE
  { 737,	1,	0,	0,	"JE8", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0|1|(116<<24), ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #737 = JE8
  { 738,	1,	0,	0,	"JG", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0|1|(1<<8)|(143<<24), ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #738 = JG
  { 739,	1,	0,	0,	"JG8", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0|1|(127<<24), ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #739 = JG8
  { 740,	1,	0,	0,	"JGE", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0|1|(1<<8)|(141<<24), ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #740 = JGE
  { 741,	1,	0,	0,	"JGE8", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0|1|(125<<24), ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #741 = JGE8
  { 742,	1,	0,	0,	"JL", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0|1|(1<<8)|(140<<24), ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #742 = JL
  { 743,	1,	0,	0,	"JL8", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0|1|(124<<24), ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #743 = JL8
  { 744,	1,	0,	0,	"JLE", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0|1|(1<<8)|(142<<24), ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #744 = JLE
  { 745,	1,	0,	0,	"JLE8", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0|1|(126<<24), ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #745 = JLE8
  { 746,	1,	0,	0,	"JMP", 0|(1<<TID::Branch)|(1<<TID::Barrier)|(1<<TID::Terminator), 0|1|(233<<24), NULL, NULL, NULL, OperandInfo22 },  // Inst #746 = JMP
  { 747,	5,	0,	0,	"JMP32m", 0|(1<<TID::Branch)|(1<<TID::IndirectBranch)|(1<<TID::Barrier)|(1<<TID::MayLoad)|(1<<TID::Terminator), 0|28|(255<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #747 = JMP32m
  { 748,	1,	0,	0,	"JMP32r", 0|(1<<TID::Branch)|(1<<TID::IndirectBranch)|(1<<TID::Barrier)|(1<<TID::Terminator), 0|20|(255<<24), NULL, NULL, NULL, OperandInfo56 },  // Inst #748 = JMP32r
  { 749,	5,	0,	0,	"JMP64m", 0|(1<<TID::Branch)|(1<<TID::IndirectBranch)|(1<<TID::Barrier)|(1<<TID::MayLoad)|(1<<TID::Terminator), 0|28|(255<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #749 = JMP64m
  { 750,	1,	0,	0,	"JMP64r", 0|(1<<TID::Branch)|(1<<TID::IndirectBranch)|(1<<TID::Barrier)|(1<<TID::Terminator), 0|20|(255<<24), NULL, NULL, NULL, OperandInfo57 },  // Inst #750 = JMP64r
  { 751,	1,	0,	0,	"JMP8", 0|(1<<TID::Branch)|(1<<TID::Barrier)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0|1|(235<<24), NULL, NULL, NULL, OperandInfo22 },  // Inst #751 = JMP8
  { 752,	1,	0,	0,	"JNE", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0|1|(1<<8)|(133<<24), ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #752 = JNE
  { 753,	1,	0,	0,	"JNE8", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0|1|(117<<24), ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #753 = JNE8
  { 754,	1,	0,	0,	"JNO", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0|1|(1<<8)|(129<<24), ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #754 = JNO
  { 755,	1,	0,	0,	"JNO8", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0|1|(113<<24), ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #755 = JNO8
  { 756,	1,	0,	0,	"JNP", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0|1|(1<<8)|(139<<24), ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #756 = JNP
  { 757,	1,	0,	0,	"JNP8", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0|1|(123<<24), ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #757 = JNP8
  { 758,	1,	0,	0,	"JNS", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0|1|(1<<8)|(137<<24), ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #758 = JNS
  { 759,	1,	0,	0,	"JNS8", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0|1|(121<<24), ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #759 = JNS8
  { 760,	1,	0,	0,	"JO", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0|1|(1<<8)|(128<<24), ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #760 = JO
  { 761,	1,	0,	0,	"JO8", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0|1|(112<<24), ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #761 = JO8
  { 762,	1,	0,	0,	"JP", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0|1|(1<<8)|(138<<24), ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #762 = JP
  { 763,	1,	0,	0,	"JP8", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0|1|(122<<24), ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #763 = JP8
  { 764,	1,	0,	0,	"JS", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0|1|(1<<8)|(136<<24), ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #764 = JS
  { 765,	1,	0,	0,	"JS8", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0|1|(120<<24), ImplicitList1, NULL, NULL, OperandInfo22 },  // Inst #765 = JS8
  { 766,	0,	0,	0,	"LAHF", 0, 0|1|(159<<24), ImplicitList1, ImplicitList26, NULL, 0 },  // Inst #766 = LAHF
  { 767,	6,	0,	0,	"LCMPXCHG16", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(1<<6)|(1<<8)|(1<<19)|(177<<24), ImplicitList12, ImplicitList27, Barriers1, OperandInfo6 },  // Inst #767 = LCMPXCHG16
  { 768,	6,	0,	0,	"LCMPXCHG32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(1<<8)|(1<<19)|(177<<24), ImplicitList13, ImplicitList28, Barriers1, OperandInfo10 },  // Inst #768 = LCMPXCHG32
  { 769,	6,	0,	0,	"LCMPXCHG64", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(1<<8)|(1<<12)|(1<<19)|(177<<24), ImplicitList15, ImplicitList29, Barriers1, OperandInfo14 },  // Inst #769 = LCMPXCHG64
  { 770,	6,	0,	0,	"LCMPXCHG8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(1<<8)|(1<<19)|(176<<24), ImplicitList11, ImplicitList30, Barriers1, OperandInfo18 },  // Inst #770 = LCMPXCHG8
  { 771,	5,	0,	0,	"LCMPXCHG8B", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|25|(1<<8)|(1<<19)|(199<<24), ImplicitList6, ImplicitList19, Barriers6, OperandInfo29 },  // Inst #771 = LCMPXCHG8B
  { 772,	6,	1,	0,	"LDDQUrm", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(240<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #772 = LDDQUrm
  { 773,	5,	0,	0,	"LDMXCSR", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|26|(1<<8)|(174<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #773 = LDMXCSR
  { 774,	0,	0,	0,	"LD_F0", 0|(1<<TID::UnmodeledSideEffects), 0|1|(4<<8)|(238<<24), NULL, NULL, NULL, 0 },  // Inst #774 = LD_F0
  { 775,	0,	0,	0,	"LD_F1", 0|(1<<TID::UnmodeledSideEffects), 0|1|(4<<8)|(232<<24), NULL, NULL, NULL, 0 },  // Inst #775 = LD_F1
  { 776,	5,	0,	0,	"LD_F32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|24|(217<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #776 = LD_F32m
  { 777,	5,	0,	0,	"LD_F64m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|24|(221<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #777 = LD_F64m
  { 778,	5,	0,	0,	"LD_F80m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|29|(219<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #778 = LD_F80m
  { 779,	1,	1,	0,	"LD_Fp032", 0|(1<<TID::Rematerializable), 0|(1<<16), NULL, NULL, NULL, OperandInfo96 },  // Inst #779 = LD_Fp032
  { 780,	1,	1,	0,	"LD_Fp064", 0|(1<<TID::Rematerializable), 0|(1<<16), NULL, NULL, NULL, OperandInfo97 },  // Inst #780 = LD_Fp064
  { 781,	1,	1,	0,	"LD_Fp080", 0|(1<<TID::Rematerializable), 0|(1<<16), NULL, NULL, NULL, OperandInfo98 },  // Inst #781 = LD_Fp080
  { 782,	1,	1,	0,	"LD_Fp132", 0|(1<<TID::Rematerializable), 0|(1<<16), NULL, NULL, NULL, OperandInfo96 },  // Inst #782 = LD_Fp132
  { 783,	1,	1,	0,	"LD_Fp164", 0|(1<<TID::Rematerializable), 0|(1<<16), NULL, NULL, NULL, OperandInfo97 },  // Inst #783 = LD_Fp164
  { 784,	1,	1,	0,	"LD_Fp180", 0|(1<<TID::Rematerializable), 0|(1<<16), NULL, NULL, NULL, OperandInfo98 },  // Inst #784 = LD_Fp180
  { 785,	6,	1,	0,	"LD_Fp32m", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0|(1<<16), NULL, NULL, NULL, OperandInfo103 },  // Inst #785 = LD_Fp32m
  { 786,	6,	1,	0,	"LD_Fp32m64", 0|(1<<TID::MayLoad), 0|(1<<16), NULL, NULL, NULL, OperandInfo104 },  // Inst #786 = LD_Fp32m64
  { 787,	6,	1,	0,	"LD_Fp32m80", 0|(1<<TID::MayLoad), 0|(1<<16), NULL, NULL, NULL, OperandInfo105 },  // Inst #787 = LD_Fp32m80
  { 788,	6,	1,	0,	"LD_Fp64m", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0|(1<<16), NULL, NULL, NULL, OperandInfo104 },  // Inst #788 = LD_Fp64m
  { 789,	6,	1,	0,	"LD_Fp64m80", 0|(1<<TID::MayLoad), 0|(1<<16), NULL, NULL, NULL, OperandInfo105 },  // Inst #789 = LD_Fp64m80
  { 790,	6,	1,	0,	"LD_Fp80m", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0|(1<<16), NULL, NULL, NULL, OperandInfo105 },  // Inst #790 = LD_Fp80m
  { 791,	1,	0,	0,	"LD_Frr", 0|(1<<TID::UnmodeledSideEffects), 0|2|(4<<8)|(192<<24), NULL, NULL, NULL, OperandInfo30 },  // Inst #791 = LD_Frr
  { 792,	6,	1,	0,	"LEA16r", 0, 0|6|(1<<6)|(141<<24), NULL, NULL, NULL, OperandInfo45 },  // Inst #792 = LEA16r
  { 793,	5,	1,	0,	"LEA32r", 0|(1<<TID::Rematerializable), 0|6|(141<<24), NULL, NULL, NULL, OperandInfo123 },  // Inst #793 = LEA32r
  { 794,	5,	1,	0,	"LEA64_32r", 0, 0|6|(141<<24), NULL, NULL, NULL, OperandInfo123 },  // Inst #794 = LEA64_32r
  { 795,	5,	1,	0,	"LEA64r", 0|(1<<TID::Rematerializable), 0|6|(1<<12)|(141<<24), NULL, NULL, NULL, OperandInfo124 },  // Inst #795 = LEA64r
  { 796,	0,	0,	0,	"LEAVE", 0|(1<<TID::MayLoad), 0|1|(201<<24), ImplicitList31, ImplicitList31, NULL, 0 },  // Inst #796 = LEAVE
  { 797,	0,	0,	0,	"LEAVE64", 0|(1<<TID::MayLoad), 0|1|(201<<24), ImplicitList32, ImplicitList32, NULL, 0 },  // Inst #797 = LEAVE64
  { 798,	0,	0,	0,	"LFENCE", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|21|(1<<8)|(174<<24), NULL, NULL, NULL, 0 },  // Inst #798 = LFENCE
  { 799,	6,	0,	0,	"LOCK_ADD16mi", 0|(1<<TID::UnmodeledSideEffects), 0|24|(2<<13)|(1<<19)|(129<<24), NULL, NULL, NULL, OperandInfo5 },  // Inst #799 = LOCK_ADD16mi
  { 800,	6,	0,	0,	"LOCK_ADD16mi8", 0|(1<<TID::UnmodeledSideEffects), 0|24|(1<<6)|(1<<13)|(1<<19)|(131<<24), NULL, NULL, NULL, OperandInfo5 },  // Inst #800 = LOCK_ADD16mi8
  { 801,	6,	0,	0,	"LOCK_ADD16mr", 0|(1<<TID::UnmodeledSideEffects), 0|4|(1<<6)|(1<<19)|(1<<24), NULL, NULL, NULL, OperandInfo6 },  // Inst #801 = LOCK_ADD16mr
  { 802,	6,	0,	0,	"LOCK_ADD32mi", 0|(1<<TID::UnmodeledSideEffects), 0|24|(3<<13)|(1<<19)|(129<<24), NULL, NULL, NULL, OperandInfo5 },  // Inst #802 = LOCK_ADD32mi
  { 803,	6,	0,	0,	"LOCK_ADD32mi8", 0|(1<<TID::UnmodeledSideEffects), 0|24|(1<<13)|(1<<19)|(131<<24), NULL, NULL, NULL, OperandInfo5 },  // Inst #803 = LOCK_ADD32mi8
  { 804,	6,	0,	0,	"LOCK_ADD32mr", 0|(1<<TID::UnmodeledSideEffects), 0|4|(1<<19)|(1<<24), NULL, NULL, NULL, OperandInfo10 },  // Inst #804 = LOCK_ADD32mr
  { 805,	6,	0,	0,	"LOCK_ADD64mi32", 0|(1<<TID::UnmodeledSideEffects), 0|24|(1<<12)|(3<<13)|(1<<19)|(129<<24), NULL, NULL, NULL, OperandInfo5 },  // Inst #805 = LOCK_ADD64mi32
  { 806,	6,	0,	0,	"LOCK_ADD64mi8", 0|(1<<TID::UnmodeledSideEffects), 0|24|(1<<12)|(1<<13)|(1<<19)|(131<<24), NULL, NULL, NULL, OperandInfo5 },  // Inst #806 = LOCK_ADD64mi8
  { 807,	6,	0,	0,	"LOCK_ADD64mr", 0|(1<<TID::UnmodeledSideEffects), 0|4|(1<<12)|(1<<19)|(3<<24), NULL, NULL, NULL, OperandInfo14 },  // Inst #807 = LOCK_ADD64mr
  { 808,	6,	0,	0,	"LOCK_ADD8mi", 0|(1<<TID::UnmodeledSideEffects), 0|24|(1<<13)|(1<<19)|(128<<24), NULL, NULL, NULL, OperandInfo5 },  // Inst #808 = LOCK_ADD8mi
  { 809,	6,	0,	0,	"LOCK_ADD8mr", 0|(1<<TID::UnmodeledSideEffects), 0|4|(1<<19), NULL, NULL, NULL, OperandInfo18 },  // Inst #809 = LOCK_ADD8mr
  { 810,	5,	0,	0,	"LOCK_DEC16m", 0|(1<<TID::UnmodeledSideEffects), 0|25|(1<<6)|(1<<19)|(255<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #810 = LOCK_DEC16m
  { 811,	5,	0,	0,	"LOCK_DEC32m", 0|(1<<TID::UnmodeledSideEffects), 0|25|(1<<19)|(255<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #811 = LOCK_DEC32m
  { 812,	5,	0,	0,	"LOCK_DEC64m", 0|(1<<TID::UnmodeledSideEffects), 0|25|(1<<12)|(1<<19)|(255<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #812 = LOCK_DEC64m
  { 813,	5,	0,	0,	"LOCK_DEC8m", 0|(1<<TID::UnmodeledSideEffects), 0|25|(1<<19)|(254<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #813 = LOCK_DEC8m
  { 814,	5,	0,	0,	"LOCK_INC16m", 0|(1<<TID::UnmodeledSideEffects), 0|24|(1<<6)|(1<<19)|(255<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #814 = LOCK_INC16m
  { 815,	5,	0,	0,	"LOCK_INC32m", 0|(1<<TID::UnmodeledSideEffects), 0|24|(1<<19)|(255<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #815 = LOCK_INC32m
  { 816,	5,	0,	0,	"LOCK_INC64m", 0|(1<<TID::UnmodeledSideEffects), 0|24|(1<<12)|(1<<19)|(255<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #816 = LOCK_INC64m
  { 817,	5,	0,	0,	"LOCK_INC8m", 0|(1<<TID::UnmodeledSideEffects), 0|24|(1<<19)|(254<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #817 = LOCK_INC8m
  { 818,	6,	0,	0,	"LOCK_SUB16mi", 0|(1<<TID::UnmodeledSideEffects), 0|29|(1<<6)|(2<<13)|(1<<19)|(129<<24), NULL, NULL, NULL, OperandInfo5 },  // Inst #818 = LOCK_SUB16mi
  { 819,	6,	0,	0,	"LOCK_SUB16mi8", 0|(1<<TID::UnmodeledSideEffects), 0|29|(1<<6)|(1<<13)|(1<<19)|(131<<24), NULL, NULL, NULL, OperandInfo5 },  // Inst #819 = LOCK_SUB16mi8
  { 820,	6,	0,	0,	"LOCK_SUB16mr", 0|(1<<TID::UnmodeledSideEffects), 0|4|(1<<6)|(1<<19)|(41<<24), NULL, NULL, NULL, OperandInfo6 },  // Inst #820 = LOCK_SUB16mr
  { 821,	6,	0,	0,	"LOCK_SUB32mi", 0|(1<<TID::UnmodeledSideEffects), 0|29|(3<<13)|(1<<19)|(129<<24), NULL, NULL, NULL, OperandInfo5 },  // Inst #821 = LOCK_SUB32mi
  { 822,	6,	0,	0,	"LOCK_SUB32mi8", 0|(1<<TID::UnmodeledSideEffects), 0|29|(1<<13)|(1<<19)|(131<<24), NULL, NULL, NULL, OperandInfo5 },  // Inst #822 = LOCK_SUB32mi8
  { 823,	6,	0,	0,	"LOCK_SUB32mr", 0|(1<<TID::UnmodeledSideEffects), 0|4|(1<<19)|(41<<24), NULL, NULL, NULL, OperandInfo10 },  // Inst #823 = LOCK_SUB32mr
  { 824,	6,	0,	0,	"LOCK_SUB64mi32", 0|(1<<TID::UnmodeledSideEffects), 0|29|(1<<12)|(3<<13)|(1<<19)|(129<<24), NULL, NULL, NULL, OperandInfo5 },  // Inst #824 = LOCK_SUB64mi32
  { 825,	6,	0,	0,	"LOCK_SUB64mi8", 0|(1<<TID::UnmodeledSideEffects), 0|29|(1<<12)|(1<<13)|(1<<19)|(131<<24), NULL, NULL, NULL, OperandInfo5 },  // Inst #825 = LOCK_SUB64mi8
  { 826,	6,	0,	0,	"LOCK_SUB64mr", 0|(1<<TID::UnmodeledSideEffects), 0|4|(1<<12)|(1<<19)|(41<<24), NULL, NULL, NULL, OperandInfo14 },  // Inst #826 = LOCK_SUB64mr
  { 827,	6,	0,	0,	"LOCK_SUB8mi", 0|(1<<TID::UnmodeledSideEffects), 0|29|(1<<13)|(1<<19)|(128<<24), NULL, NULL, NULL, OperandInfo5 },  // Inst #827 = LOCK_SUB8mi
  { 828,	6,	0,	0,	"LOCK_SUB8mr", 0|(1<<TID::UnmodeledSideEffects), 0|4|(1<<19)|(40<<24), NULL, NULL, NULL, OperandInfo18 },  // Inst #828 = LOCK_SUB8mr
  { 829,	7,	1,	0,	"LXADD16", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|6|(1<<6)|(1<<8)|(1<<19)|(193<<24), NULL, ImplicitList1, Barriers1, OperandInfo39 },  // Inst #829 = LXADD16
  { 830,	7,	1,	0,	"LXADD32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|6|(1<<8)|(1<<19)|(193<<24), NULL, ImplicitList1, Barriers1, OperandInfo40 },  // Inst #830 = LXADD32
  { 831,	7,	1,	0,	"LXADD64", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|6|(1<<8)|(1<<12)|(1<<19)|(193<<24), NULL, ImplicitList1, Barriers1, OperandInfo41 },  // Inst #831 = LXADD64
  { 832,	7,	1,	0,	"LXADD8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|6|(1<<8)|(1<<19)|(192<<24), NULL, ImplicitList1, Barriers1, OperandInfo42 },  // Inst #832 = LXADD8
  { 833,	2,	0,	0,	"MASKMOVDQU", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|5|(1<<6)|(1<<8)|(247<<24), ImplicitList33, NULL, NULL, OperandInfo114 },  // Inst #833 = MASKMOVDQU
  { 834,	2,	0,	0,	"MASKMOVDQU64", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|5|(1<<6)|(1<<8)|(247<<24), ImplicitList34, NULL, NULL, OperandInfo114 },  // Inst #834 = MASKMOVDQU64
  { 835,	7,	1,	0,	"MAXPDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(95<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #835 = MAXPDrm
  { 836,	7,	1,	0,	"MAXPDrm_Int", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(95<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #836 = MAXPDrm_Int
  { 837,	3,	1,	0,	"MAXPDrr", 0, 0|5|(1<<6)|(1<<8)|(95<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #837 = MAXPDrr
  { 838,	3,	1,	0,	"MAXPDrr_Int", 0, 0|5|(1<<6)|(1<<8)|(95<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #838 = MAXPDrr_Int
  { 839,	7,	1,	0,	"MAXPSrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(95<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #839 = MAXPSrm
  { 840,	7,	1,	0,	"MAXPSrm_Int", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(95<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #840 = MAXPSrm_Int
  { 841,	3,	1,	0,	"MAXPSrr", 0, 0|5|(1<<8)|(95<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #841 = MAXPSrr
  { 842,	3,	1,	0,	"MAXPSrr_Int", 0, 0|5|(1<<8)|(95<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #842 = MAXPSrr_Int
  { 843,	7,	1,	0,	"MAXSDrm", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(95<<24), NULL, NULL, NULL, OperandInfo25 },  // Inst #843 = MAXSDrm
  { 844,	7,	1,	0,	"MAXSDrm_Int", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(95<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #844 = MAXSDrm_Int
  { 845,	3,	1,	0,	"MAXSDrr", 0, 0|5|(11<<8)|(95<<24), NULL, NULL, NULL, OperandInfo26 },  // Inst #845 = MAXSDrr
  { 846,	3,	1,	0,	"MAXSDrr_Int", 0, 0|5|(11<<8)|(95<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #846 = MAXSDrr_Int
  { 847,	7,	1,	0,	"MAXSSrm", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(95<<24), NULL, NULL, NULL, OperandInfo27 },  // Inst #847 = MAXSSrm
  { 848,	7,	1,	0,	"MAXSSrm_Int", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(95<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #848 = MAXSSrm_Int
  { 849,	3,	1,	0,	"MAXSSrr", 0, 0|5|(12<<8)|(95<<24), NULL, NULL, NULL, OperandInfo28 },  // Inst #849 = MAXSSrr
  { 850,	3,	1,	0,	"MAXSSrr_Int", 0, 0|5|(12<<8)|(95<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #850 = MAXSSrr_Int
  { 851,	0,	0,	0,	"MFENCE", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|22|(1<<8)|(174<<24), NULL, NULL, NULL, 0 },  // Inst #851 = MFENCE
  { 852,	7,	1,	0,	"MINPDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(93<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #852 = MINPDrm
  { 853,	7,	1,	0,	"MINPDrm_Int", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(93<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #853 = MINPDrm_Int
  { 854,	3,	1,	0,	"MINPDrr", 0, 0|5|(1<<6)|(1<<8)|(93<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #854 = MINPDrr
  { 855,	3,	1,	0,	"MINPDrr_Int", 0, 0|5|(1<<6)|(1<<8)|(93<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #855 = MINPDrr_Int
  { 856,	7,	1,	0,	"MINPSrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(93<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #856 = MINPSrm
  { 857,	7,	1,	0,	"MINPSrm_Int", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(93<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #857 = MINPSrm_Int
  { 858,	3,	1,	0,	"MINPSrr", 0, 0|5|(1<<8)|(93<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #858 = MINPSrr
  { 859,	3,	1,	0,	"MINPSrr_Int", 0, 0|5|(1<<8)|(93<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #859 = MINPSrr_Int
  { 860,	7,	1,	0,	"MINSDrm", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(93<<24), NULL, NULL, NULL, OperandInfo25 },  // Inst #860 = MINSDrm
  { 861,	7,	1,	0,	"MINSDrm_Int", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(93<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #861 = MINSDrm_Int
  { 862,	3,	1,	0,	"MINSDrr", 0, 0|5|(11<<8)|(93<<24), NULL, NULL, NULL, OperandInfo26 },  // Inst #862 = MINSDrr
  { 863,	3,	1,	0,	"MINSDrr_Int", 0, 0|5|(11<<8)|(93<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #863 = MINSDrr_Int
  { 864,	7,	1,	0,	"MINSSrm", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(93<<24), NULL, NULL, NULL, OperandInfo27 },  // Inst #864 = MINSSrm
  { 865,	7,	1,	0,	"MINSSrm_Int", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(93<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #865 = MINSSrm_Int
  { 866,	3,	1,	0,	"MINSSrr", 0, 0|5|(12<<8)|(93<<24), NULL, NULL, NULL, OperandInfo28 },  // Inst #866 = MINSSrr
  { 867,	3,	1,	0,	"MINSSrr_Int", 0, 0|5|(12<<8)|(93<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #867 = MINSSrr_Int
  { 868,	6,	1,	0,	"MMX_CVTPD2PIrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(45<<24), NULL, NULL, NULL, OperandInfo115 },  // Inst #868 = MMX_CVTPD2PIrm
  { 869,	2,	1,	0,	"MMX_CVTPD2PIrr", 0, 0|5|(1<<6)|(1<<8)|(45<<24), NULL, NULL, NULL, OperandInfo116 },  // Inst #869 = MMX_CVTPD2PIrr
  { 870,	6,	1,	0,	"MMX_CVTPI2PDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(42<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #870 = MMX_CVTPI2PDrm
  { 871,	2,	1,	0,	"MMX_CVTPI2PDrr", 0, 0|5|(1<<6)|(1<<8)|(42<<24), NULL, NULL, NULL, OperandInfo117 },  // Inst #871 = MMX_CVTPI2PDrr
  { 872,	6,	1,	0,	"MMX_CVTPI2PSrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(42<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #872 = MMX_CVTPI2PSrm
  { 873,	2,	1,	0,	"MMX_CVTPI2PSrr", 0, 0|5|(1<<8)|(42<<24), NULL, NULL, NULL, OperandInfo117 },  // Inst #873 = MMX_CVTPI2PSrr
  { 874,	6,	1,	0,	"MMX_CVTPS2PIrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(45<<24), NULL, NULL, NULL, OperandInfo115 },  // Inst #874 = MMX_CVTPS2PIrm
  { 875,	2,	1,	0,	"MMX_CVTPS2PIrr", 0, 0|5|(1<<8)|(45<<24), NULL, NULL, NULL, OperandInfo116 },  // Inst #875 = MMX_CVTPS2PIrr
  { 876,	6,	1,	0,	"MMX_CVTTPD2PIrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(44<<24), NULL, NULL, NULL, OperandInfo115 },  // Inst #876 = MMX_CVTTPD2PIrm
  { 877,	2,	1,	0,	"MMX_CVTTPD2PIrr", 0, 0|5|(1<<6)|(1<<8)|(44<<24), NULL, NULL, NULL, OperandInfo116 },  // Inst #877 = MMX_CVTTPD2PIrr
  { 878,	6,	1,	0,	"MMX_CVTTPS2PIrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(44<<24), NULL, NULL, NULL, OperandInfo115 },  // Inst #878 = MMX_CVTTPS2PIrm
  { 879,	2,	1,	0,	"MMX_CVTTPS2PIrr", 0, 0|5|(1<<8)|(44<<24), NULL, NULL, NULL, OperandInfo116 },  // Inst #879 = MMX_CVTTPS2PIrr
  { 880,	0,	0,	0,	"MMX_EMMS", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|1|(1<<8)|(119<<24), NULL, NULL, NULL, 0 },  // Inst #880 = MMX_EMMS
  { 881,	0,	0,	0,	"MMX_FEMMS", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|1|(1<<8)|(14<<24), NULL, NULL, NULL, 0 },  // Inst #881 = MMX_FEMMS
  { 882,	2,	0,	0,	"MMX_MASKMOVQ", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|5|(1<<8)|(247<<24), ImplicitList33, NULL, NULL, OperandInfo125 },  // Inst #882 = MMX_MASKMOVQ
  { 883,	2,	0,	0,	"MMX_MASKMOVQ64", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|5|(1<<8)|(247<<24), ImplicitList34, NULL, NULL, OperandInfo125 },  // Inst #883 = MMX_MASKMOVQ64
  { 884,	2,	1,	0,	"MMX_MOVD64from64rr", 0, 0|3|(1<<8)|(1<<12)|(126<<24), NULL, NULL, NULL, OperandInfo126 },  // Inst #884 = MMX_MOVD64from64rr
  { 885,	6,	0,	0,	"MMX_MOVD64mr", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|4|(1<<8)|(126<<24), NULL, NULL, NULL, OperandInfo127 },  // Inst #885 = MMX_MOVD64mr
  { 886,	6,	1,	0,	"MMX_MOVD64rm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0|6|(1<<8)|(110<<24), NULL, NULL, NULL, OperandInfo115 },  // Inst #886 = MMX_MOVD64rm
  { 887,	2,	1,	0,	"MMX_MOVD64rr", 0, 0|5|(1<<8)|(110<<24), NULL, NULL, NULL, OperandInfo128 },  // Inst #887 = MMX_MOVD64rr
  { 888,	2,	1,	0,	"MMX_MOVD64rrv164", 0, 0|5|(1<<8)|(110<<24), NULL, NULL, NULL, OperandInfo129 },  // Inst #888 = MMX_MOVD64rrv164
  { 889,	2,	1,	0,	"MMX_MOVD64to64rr", 0, 0|5|(1<<8)|(1<<12)|(110<<24), NULL, NULL, NULL, OperandInfo129 },  // Inst #889 = MMX_MOVD64to64rr
  { 890,	2,	1,	0,	"MMX_MOVDQ2Qrr", 0, 0|5|(11<<8)|(1<<13)|(214<<24), NULL, NULL, NULL, OperandInfo116 },  // Inst #890 = MMX_MOVDQ2Qrr
  { 891,	6,	0,	0,	"MMX_MOVNTQmr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|4|(1<<8)|(231<<24), NULL, NULL, NULL, OperandInfo127 },  // Inst #891 = MMX_MOVNTQmr
  { 892,	2,	1,	0,	"MMX_MOVQ2DQrr", 0, 0|5|(12<<8)|(1<<13)|(214<<24), NULL, NULL, NULL, OperandInfo117 },  // Inst #892 = MMX_MOVQ2DQrr
  { 893,	2,	1,	0,	"MMX_MOVQ2FR64rr", 0, 0|5|(12<<8)|(1<<13)|(214<<24), NULL, NULL, NULL, OperandInfo130 },  // Inst #893 = MMX_MOVQ2FR64rr
  { 894,	6,	0,	0,	"MMX_MOVQ64mr", 0|(1<<TID::MayStore), 0|4|(1<<8)|(127<<24), NULL, NULL, NULL, OperandInfo127 },  // Inst #894 = MMX_MOVQ64mr
  { 895,	6,	1,	0,	"MMX_MOVQ64rm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0|6|(1<<8)|(111<<24), NULL, NULL, NULL, OperandInfo115 },  // Inst #895 = MMX_MOVQ64rm
  { 896,	2,	1,	0,	"MMX_MOVQ64rr", 0, 0|5|(1<<8)|(111<<24), NULL, NULL, NULL, OperandInfo125 },  // Inst #896 = MMX_MOVQ64rr
  { 897,	6,	1,	0,	"MMX_MOVZDI2PDIrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(110<<24), NULL, NULL, NULL, OperandInfo115 },  // Inst #897 = MMX_MOVZDI2PDIrm
  { 898,	2,	1,	0,	"MMX_MOVZDI2PDIrr", 0, 0|5|(1<<8)|(110<<24), NULL, NULL, NULL, OperandInfo128 },  // Inst #898 = MMX_MOVZDI2PDIrr
  { 899,	7,	1,	0,	"MMX_PACKSSDWrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(107<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #899 = MMX_PACKSSDWrm
  { 900,	3,	1,	0,	"MMX_PACKSSDWrr", 0, 0|5|(1<<8)|(107<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #900 = MMX_PACKSSDWrr
  { 901,	7,	1,	0,	"MMX_PACKSSWBrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(99<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #901 = MMX_PACKSSWBrm
  { 902,	3,	1,	0,	"MMX_PACKSSWBrr", 0, 0|5|(1<<8)|(99<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #902 = MMX_PACKSSWBrr
  { 903,	7,	1,	0,	"MMX_PACKUSWBrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(103<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #903 = MMX_PACKUSWBrm
  { 904,	3,	1,	0,	"MMX_PACKUSWBrr", 0, 0|5|(1<<8)|(103<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #904 = MMX_PACKUSWBrr
  { 905,	7,	1,	0,	"MMX_PADDBrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(252<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #905 = MMX_PADDBrm
  { 906,	3,	1,	0,	"MMX_PADDBrr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(252<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #906 = MMX_PADDBrr
  { 907,	7,	1,	0,	"MMX_PADDDrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(254<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #907 = MMX_PADDDrm
  { 908,	3,	1,	0,	"MMX_PADDDrr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(254<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #908 = MMX_PADDDrr
  { 909,	7,	1,	0,	"MMX_PADDQrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(212<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #909 = MMX_PADDQrm
  { 910,	3,	1,	0,	"MMX_PADDQrr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(212<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #910 = MMX_PADDQrr
  { 911,	7,	1,	0,	"MMX_PADDSBrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(236<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #911 = MMX_PADDSBrm
  { 912,	3,	1,	0,	"MMX_PADDSBrr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(236<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #912 = MMX_PADDSBrr
  { 913,	7,	1,	0,	"MMX_PADDSWrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(237<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #913 = MMX_PADDSWrm
  { 914,	3,	1,	0,	"MMX_PADDSWrr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(237<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #914 = MMX_PADDSWrr
  { 915,	7,	1,	0,	"MMX_PADDUSBrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(220<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #915 = MMX_PADDUSBrm
  { 916,	3,	1,	0,	"MMX_PADDUSBrr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(220<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #916 = MMX_PADDUSBrr
  { 917,	7,	1,	0,	"MMX_PADDUSWrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(221<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #917 = MMX_PADDUSWrm
  { 918,	3,	1,	0,	"MMX_PADDUSWrr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(221<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #918 = MMX_PADDUSWrr
  { 919,	7,	1,	0,	"MMX_PADDWrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(253<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #919 = MMX_PADDWrm
  { 920,	3,	1,	0,	"MMX_PADDWrr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(253<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #920 = MMX_PADDWrr
  { 921,	7,	1,	0,	"MMX_PANDNrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(223<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #921 = MMX_PANDNrm
  { 922,	3,	1,	0,	"MMX_PANDNrr", 0, 0|5|(1<<8)|(223<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #922 = MMX_PANDNrr
  { 923,	7,	1,	0,	"MMX_PANDrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(219<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #923 = MMX_PANDrm
  { 924,	3,	1,	0,	"MMX_PANDrr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(219<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #924 = MMX_PANDrr
  { 925,	7,	1,	0,	"MMX_PAVGBrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(224<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #925 = MMX_PAVGBrm
  { 926,	3,	1,	0,	"MMX_PAVGBrr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(224<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #926 = MMX_PAVGBrr
  { 927,	7,	1,	0,	"MMX_PAVGWrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(227<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #927 = MMX_PAVGWrm
  { 928,	3,	1,	0,	"MMX_PAVGWrr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(227<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #928 = MMX_PAVGWrr
  { 929,	7,	1,	0,	"MMX_PCMPEQBrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(116<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #929 = MMX_PCMPEQBrm
  { 930,	3,	1,	0,	"MMX_PCMPEQBrr", 0, 0|5|(1<<8)|(116<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #930 = MMX_PCMPEQBrr
  { 931,	7,	1,	0,	"MMX_PCMPEQDrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(118<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #931 = MMX_PCMPEQDrm
  { 932,	3,	1,	0,	"MMX_PCMPEQDrr", 0, 0|5|(1<<8)|(118<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #932 = MMX_PCMPEQDrr
  { 933,	7,	1,	0,	"MMX_PCMPEQWrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(117<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #933 = MMX_PCMPEQWrm
  { 934,	3,	1,	0,	"MMX_PCMPEQWrr", 0, 0|5|(1<<8)|(117<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #934 = MMX_PCMPEQWrr
  { 935,	7,	1,	0,	"MMX_PCMPGTBrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(100<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #935 = MMX_PCMPGTBrm
  { 936,	3,	1,	0,	"MMX_PCMPGTBrr", 0, 0|5|(1<<8)|(100<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #936 = MMX_PCMPGTBrr
  { 937,	7,	1,	0,	"MMX_PCMPGTDrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(102<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #937 = MMX_PCMPGTDrm
  { 938,	3,	1,	0,	"MMX_PCMPGTDrr", 0, 0|5|(1<<8)|(102<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #938 = MMX_PCMPGTDrr
  { 939,	7,	1,	0,	"MMX_PCMPGTWrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(101<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #939 = MMX_PCMPGTWrm
  { 940,	3,	1,	0,	"MMX_PCMPGTWrr", 0, 0|5|(1<<8)|(101<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #940 = MMX_PCMPGTWrr
  { 941,	3,	1,	0,	"MMX_PEXTRWri", 0, 0|5|(1<<8)|(1<<13)|(197<<24), NULL, NULL, NULL, OperandInfo133 },  // Inst #941 = MMX_PEXTRWri
  { 942,	8,	1,	0,	"MMX_PINSRWrmi", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(1<<13)|(196<<24), NULL, NULL, NULL, OperandInfo134 },  // Inst #942 = MMX_PINSRWrmi
  { 943,	4,	1,	0,	"MMX_PINSRWrri", 0, 0|5|(1<<8)|(1<<13)|(196<<24), NULL, NULL, NULL, OperandInfo135 },  // Inst #943 = MMX_PINSRWrri
  { 944,	7,	1,	0,	"MMX_PMADDWDrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(245<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #944 = MMX_PMADDWDrm
  { 945,	3,	1,	0,	"MMX_PMADDWDrr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(245<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #945 = MMX_PMADDWDrr
  { 946,	7,	1,	0,	"MMX_PMAXSWrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(238<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #946 = MMX_PMAXSWrm
  { 947,	3,	1,	0,	"MMX_PMAXSWrr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(238<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #947 = MMX_PMAXSWrr
  { 948,	7,	1,	0,	"MMX_PMAXUBrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(222<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #948 = MMX_PMAXUBrm
  { 949,	3,	1,	0,	"MMX_PMAXUBrr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(222<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #949 = MMX_PMAXUBrr
  { 950,	7,	1,	0,	"MMX_PMINSWrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(234<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #950 = MMX_PMINSWrm
  { 951,	3,	1,	0,	"MMX_PMINSWrr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(234<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #951 = MMX_PMINSWrr
  { 952,	7,	1,	0,	"MMX_PMINUBrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(218<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #952 = MMX_PMINUBrm
  { 953,	3,	1,	0,	"MMX_PMINUBrr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(218<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #953 = MMX_PMINUBrr
  { 954,	2,	1,	0,	"MMX_PMOVMSKBrr", 0, 0|5|(1<<8)|(215<<24), NULL, NULL, NULL, OperandInfo136 },  // Inst #954 = MMX_PMOVMSKBrr
  { 955,	7,	1,	0,	"MMX_PMULHUWrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(228<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #955 = MMX_PMULHUWrm
  { 956,	3,	1,	0,	"MMX_PMULHUWrr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(228<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #956 = MMX_PMULHUWrr
  { 957,	7,	1,	0,	"MMX_PMULHWrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(229<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #957 = MMX_PMULHWrm
  { 958,	3,	1,	0,	"MMX_PMULHWrr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(229<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #958 = MMX_PMULHWrr
  { 959,	7,	1,	0,	"MMX_PMULLWrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(213<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #959 = MMX_PMULLWrm
  { 960,	3,	1,	0,	"MMX_PMULLWrr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(213<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #960 = MMX_PMULLWrr
  { 961,	7,	1,	0,	"MMX_PMULUDQrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(244<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #961 = MMX_PMULUDQrm
  { 962,	3,	1,	0,	"MMX_PMULUDQrr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(244<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #962 = MMX_PMULUDQrr
  { 963,	7,	1,	0,	"MMX_PORrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(235<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #963 = MMX_PORrm
  { 964,	3,	1,	0,	"MMX_PORrr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(235<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #964 = MMX_PORrr
  { 965,	7,	1,	0,	"MMX_PSADBWrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(246<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #965 = MMX_PSADBWrm
  { 966,	3,	1,	0,	"MMX_PSADBWrr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(246<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #966 = MMX_PSADBWrr
  { 967,	7,	1,	0,	"MMX_PSHUFWmi", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(1<<13)|(112<<24), NULL, NULL, NULL, OperandInfo137 },  // Inst #967 = MMX_PSHUFWmi
  { 968,	3,	1,	0,	"MMX_PSHUFWri", 0, 0|5|(1<<8)|(1<<13)|(112<<24), NULL, NULL, NULL, OperandInfo138 },  // Inst #968 = MMX_PSHUFWri
  { 969,	3,	1,	0,	"MMX_PSLLDri", 0, 0|22|(1<<8)|(1<<13)|(114<<24), NULL, NULL, NULL, OperandInfo139 },  // Inst #969 = MMX_PSLLDri
  { 970,	7,	1,	0,	"MMX_PSLLDrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(242<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #970 = MMX_PSLLDrm
  { 971,	3,	1,	0,	"MMX_PSLLDrr", 0, 0|5|(1<<8)|(242<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #971 = MMX_PSLLDrr
  { 972,	3,	1,	0,	"MMX_PSLLQri", 0, 0|22|(1<<8)|(1<<13)|(115<<24), NULL, NULL, NULL, OperandInfo139 },  // Inst #972 = MMX_PSLLQri
  { 973,	7,	1,	0,	"MMX_PSLLQrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(243<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #973 = MMX_PSLLQrm
  { 974,	3,	1,	0,	"MMX_PSLLQrr", 0, 0|5|(1<<8)|(243<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #974 = MMX_PSLLQrr
  { 975,	3,	1,	0,	"MMX_PSLLWri", 0, 0|22|(1<<8)|(1<<13)|(113<<24), NULL, NULL, NULL, OperandInfo139 },  // Inst #975 = MMX_PSLLWri
  { 976,	7,	1,	0,	"MMX_PSLLWrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(241<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #976 = MMX_PSLLWrm
  { 977,	3,	1,	0,	"MMX_PSLLWrr", 0, 0|5|(1<<8)|(241<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #977 = MMX_PSLLWrr
  { 978,	3,	1,	0,	"MMX_PSRADri", 0, 0|20|(1<<8)|(1<<13)|(114<<24), NULL, NULL, NULL, OperandInfo139 },  // Inst #978 = MMX_PSRADri
  { 979,	7,	1,	0,	"MMX_PSRADrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(226<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #979 = MMX_PSRADrm
  { 980,	3,	1,	0,	"MMX_PSRADrr", 0, 0|5|(1<<8)|(226<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #980 = MMX_PSRADrr
  { 981,	3,	1,	0,	"MMX_PSRAWri", 0, 0|20|(1<<8)|(1<<13)|(113<<24), NULL, NULL, NULL, OperandInfo139 },  // Inst #981 = MMX_PSRAWri
  { 982,	7,	1,	0,	"MMX_PSRAWrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(225<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #982 = MMX_PSRAWrm
  { 983,	3,	1,	0,	"MMX_PSRAWrr", 0, 0|5|(1<<8)|(225<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #983 = MMX_PSRAWrr
  { 984,	3,	1,	0,	"MMX_PSRLDri", 0, 0|18|(1<<8)|(1<<13)|(114<<24), NULL, NULL, NULL, OperandInfo139 },  // Inst #984 = MMX_PSRLDri
  { 985,	7,	1,	0,	"MMX_PSRLDrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(210<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #985 = MMX_PSRLDrm
  { 986,	3,	1,	0,	"MMX_PSRLDrr", 0, 0|5|(1<<8)|(210<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #986 = MMX_PSRLDrr
  { 987,	3,	1,	0,	"MMX_PSRLQri", 0, 0|18|(1<<8)|(1<<13)|(115<<24), NULL, NULL, NULL, OperandInfo139 },  // Inst #987 = MMX_PSRLQri
  { 988,	7,	1,	0,	"MMX_PSRLQrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(211<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #988 = MMX_PSRLQrm
  { 989,	3,	1,	0,	"MMX_PSRLQrr", 0, 0|5|(1<<8)|(211<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #989 = MMX_PSRLQrr
  { 990,	3,	1,	0,	"MMX_PSRLWri", 0, 0|18|(1<<8)|(1<<13)|(113<<24), NULL, NULL, NULL, OperandInfo139 },  // Inst #990 = MMX_PSRLWri
  { 991,	7,	1,	0,	"MMX_PSRLWrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(209<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #991 = MMX_PSRLWrm
  { 992,	3,	1,	0,	"MMX_PSRLWrr", 0, 0|5|(1<<8)|(209<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #992 = MMX_PSRLWrr
  { 993,	7,	1,	0,	"MMX_PSUBBrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(248<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #993 = MMX_PSUBBrm
  { 994,	3,	1,	0,	"MMX_PSUBBrr", 0, 0|5|(1<<8)|(248<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #994 = MMX_PSUBBrr
  { 995,	7,	1,	0,	"MMX_PSUBDrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(250<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #995 = MMX_PSUBDrm
  { 996,	3,	1,	0,	"MMX_PSUBDrr", 0, 0|5|(1<<8)|(250<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #996 = MMX_PSUBDrr
  { 997,	7,	1,	0,	"MMX_PSUBQrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(251<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #997 = MMX_PSUBQrm
  { 998,	3,	1,	0,	"MMX_PSUBQrr", 0, 0|5|(1<<8)|(251<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #998 = MMX_PSUBQrr
  { 999,	7,	1,	0,	"MMX_PSUBSBrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(232<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #999 = MMX_PSUBSBrm
  { 1000,	3,	1,	0,	"MMX_PSUBSBrr", 0, 0|5|(1<<8)|(232<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #1000 = MMX_PSUBSBrr
  { 1001,	7,	1,	0,	"MMX_PSUBSWrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(233<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #1001 = MMX_PSUBSWrm
  { 1002,	3,	1,	0,	"MMX_PSUBSWrr", 0, 0|5|(1<<8)|(233<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #1002 = MMX_PSUBSWrr
  { 1003,	7,	1,	0,	"MMX_PSUBUSBrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(216<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #1003 = MMX_PSUBUSBrm
  { 1004,	3,	1,	0,	"MMX_PSUBUSBrr", 0, 0|5|(1<<8)|(216<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #1004 = MMX_PSUBUSBrr
  { 1005,	7,	1,	0,	"MMX_PSUBUSWrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(217<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #1005 = MMX_PSUBUSWrm
  { 1006,	3,	1,	0,	"MMX_PSUBUSWrr", 0, 0|5|(1<<8)|(217<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #1006 = MMX_PSUBUSWrr
  { 1007,	7,	1,	0,	"MMX_PSUBWrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(249<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #1007 = MMX_PSUBWrm
  { 1008,	3,	1,	0,	"MMX_PSUBWrr", 0, 0|5|(1<<8)|(249<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #1008 = MMX_PSUBWrr
  { 1009,	7,	1,	0,	"MMX_PUNPCKHBWrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(104<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #1009 = MMX_PUNPCKHBWrm
  { 1010,	3,	1,	0,	"MMX_PUNPCKHBWrr", 0, 0|5|(1<<8)|(104<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #1010 = MMX_PUNPCKHBWrr
  { 1011,	7,	1,	0,	"MMX_PUNPCKHDQrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(106<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #1011 = MMX_PUNPCKHDQrm
  { 1012,	3,	1,	0,	"MMX_PUNPCKHDQrr", 0, 0|5|(1<<8)|(106<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #1012 = MMX_PUNPCKHDQrr
  { 1013,	7,	1,	0,	"MMX_PUNPCKHWDrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(105<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #1013 = MMX_PUNPCKHWDrm
  { 1014,	3,	1,	0,	"MMX_PUNPCKHWDrr", 0, 0|5|(1<<8)|(105<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #1014 = MMX_PUNPCKHWDrr
  { 1015,	7,	1,	0,	"MMX_PUNPCKLBWrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(96<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #1015 = MMX_PUNPCKLBWrm
  { 1016,	3,	1,	0,	"MMX_PUNPCKLBWrr", 0, 0|5|(1<<8)|(96<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #1016 = MMX_PUNPCKLBWrr
  { 1017,	7,	1,	0,	"MMX_PUNPCKLDQrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(98<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #1017 = MMX_PUNPCKLDQrm
  { 1018,	3,	1,	0,	"MMX_PUNPCKLDQrr", 0, 0|5|(1<<8)|(98<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #1018 = MMX_PUNPCKLDQrr
  { 1019,	7,	1,	0,	"MMX_PUNPCKLWDrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(97<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #1019 = MMX_PUNPCKLWDrm
  { 1020,	3,	1,	0,	"MMX_PUNPCKLWDrr", 0, 0|5|(1<<8)|(97<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #1020 = MMX_PUNPCKLWDrr
  { 1021,	7,	1,	0,	"MMX_PXORrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(239<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #1021 = MMX_PXORrm
  { 1022,	3,	1,	0,	"MMX_PXORrr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(239<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #1022 = MMX_PXORrr
  { 1023,	1,	1,	0,	"MMX_V_SET0", 0|(1<<TID::Rematerializable), 0|32|(1<<8)|(239<<24), NULL, NULL, NULL, OperandInfo140 },  // Inst #1023 = MMX_V_SET0
  { 1024,	1,	1,	0,	"MMX_V_SETALLONES", 0|(1<<TID::Rematerializable), 0|32|(1<<8)|(118<<24), NULL, NULL, NULL, OperandInfo140 },  // Inst #1024 = MMX_V_SETALLONES
  { 1025,	0,	0,	0,	"MONITOR", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|17|(1<<8)|(1<<24), NULL, NULL, NULL, 0 },  // Inst #1025 = MONITOR
  { 1026,	6,	0,	0,	"MOV16mi", 0|(1<<TID::MayStore), 0|24|(1<<6)|(2<<13)|(199<<24), NULL, NULL, NULL, OperandInfo5 },  // Inst #1026 = MOV16mi
  { 1027,	6,	0,	0,	"MOV16mr", 0|(1<<TID::MayStore), 0|4|(1<<6)|(137<<24), NULL, NULL, NULL, OperandInfo6 },  // Inst #1027 = MOV16mr
  { 1028,	1,	1,	0,	"MOV16r0", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0|32|(49<<24), NULL, ImplicitList1, Barriers1, OperandInfo89 },  // Inst #1028 = MOV16r0
  { 1029,	2,	1,	0,	"MOV16ri", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0|2|(1<<6)|(2<<13)|(184<<24), NULL, NULL, NULL, OperandInfo53 },  // Inst #1029 = MOV16ri
  { 1030,	6,	1,	0,	"MOV16rm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0|6|(1<<6)|(139<<24), NULL, NULL, NULL, OperandInfo45 },  // Inst #1030 = MOV16rm
  { 1031,	2,	1,	0,	"MOV16rr", 0, 0|3|(1<<6)|(137<<24), NULL, NULL, NULL, OperandInfo46 },  // Inst #1031 = MOV16rr
  { 1032,	6,	0,	0,	"MOV32mi", 0|(1<<TID::MayStore), 0|24|(3<<13)|(199<<24), NULL, NULL, NULL, OperandInfo5 },  // Inst #1032 = MOV32mi
  { 1033,	6,	0,	0,	"MOV32mr", 0|(1<<TID::MayStore), 0|4|(137<<24), NULL, NULL, NULL, OperandInfo10 },  // Inst #1033 = MOV32mr
  { 1034,	1,	1,	0,	"MOV32r0", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0|32|(49<<24), NULL, ImplicitList1, Barriers1, OperandInfo56 },  // Inst #1034 = MOV32r0
  { 1035,	2,	1,	0,	"MOV32ri", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0|2|(3<<13)|(184<<24), NULL, NULL, NULL, OperandInfo54 },  // Inst #1035 = MOV32ri
  { 1036,	6,	1,	0,	"MOV32rm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0|6|(139<<24), NULL, NULL, NULL, OperandInfo47 },  // Inst #1036 = MOV32rm
  { 1037,	2,	1,	0,	"MOV32rr", 0, 0|3|(137<<24), NULL, NULL, NULL, OperandInfo48 },  // Inst #1037 = MOV32rr
  { 1038,	6,	1,	0,	"MOV64FSrm", 0|(1<<TID::MayLoad), 0|6|(1<<12)|(1<<20)|(139<<24), NULL, NULL, NULL, OperandInfo49 },  // Inst #1038 = MOV64FSrm
  { 1039,	6,	1,	0,	"MOV64GSrm", 0|(1<<TID::MayLoad), 0|6|(1<<12)|(2<<20)|(139<<24), NULL, NULL, NULL, OperandInfo49 },  // Inst #1039 = MOV64GSrm
  { 1040,	6,	0,	0,	"MOV64mi32", 0|(1<<TID::MayStore), 0|24|(1<<12)|(3<<13)|(199<<24), NULL, NULL, NULL, OperandInfo5 },  // Inst #1040 = MOV64mi32
  { 1041,	6,	0,	0,	"MOV64mr", 0|(1<<TID::MayStore), 0|4|(1<<12)|(137<<24), NULL, NULL, NULL, OperandInfo14 },  // Inst #1041 = MOV64mr
  { 1042,	2,	1,	0,	"MOV64ri", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0|2|(1<<12)|(4<<13)|(184<<24), NULL, NULL, NULL, OperandInfo55 },  // Inst #1042 = MOV64ri
  { 1043,	2,	1,	0,	"MOV64ri32", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0|16|(1<<12)|(3<<13)|(199<<24), NULL, NULL, NULL, OperandInfo55 },  // Inst #1043 = MOV64ri32
  { 1044,	2,	1,	0,	"MOV64ri64i32", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0|2|(3<<13)|(184<<24), NULL, NULL, NULL, OperandInfo55 },  // Inst #1044 = MOV64ri64i32
  { 1045,	6,	1,	0,	"MOV64rm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0|6|(1<<12)|(139<<24), NULL, NULL, NULL, OperandInfo49 },  // Inst #1045 = MOV64rm
  { 1046,	2,	1,	0,	"MOV64rr", 0, 0|3|(1<<12)|(137<<24), NULL, NULL, NULL, OperandInfo50 },  // Inst #1046 = MOV64rr
  { 1047,	2,	1,	0,	"MOV64toPQIrr", 0, 0|5|(1<<6)|(1<<8)|(1<<12)|(110<<24), NULL, NULL, NULL, OperandInfo141 },  // Inst #1047 = MOV64toPQIrr
  { 1048,	6,	1,	0,	"MOV64toSDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(1<<12)|(110<<24), NULL, NULL, NULL, OperandInfo77 },  // Inst #1048 = MOV64toSDrm
  { 1049,	2,	1,	0,	"MOV64toSDrr", 0, 0|5|(1<<6)|(1<<8)|(1<<12)|(110<<24), NULL, NULL, NULL, OperandInfo78 },  // Inst #1049 = MOV64toSDrr
  { 1050,	6,	0,	0,	"MOV8mi", 0|(1<<TID::MayStore), 0|24|(1<<13)|(198<<24), NULL, NULL, NULL, OperandInfo5 },  // Inst #1050 = MOV8mi
  { 1051,	6,	0,	0,	"MOV8mr", 0|(1<<TID::MayStore), 0|4|(136<<24), NULL, NULL, NULL, OperandInfo18 },  // Inst #1051 = MOV8mr
  { 1052,	6,	0,	0,	"MOV8mr_NOREX", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|4|(136<<24), NULL, NULL, NULL, OperandInfo142 },  // Inst #1052 = MOV8mr_NOREX
  { 1053,	1,	1,	0,	"MOV8r0", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0|32|(48<<24), NULL, ImplicitList1, Barriers1, OperandInfo90 },  // Inst #1053 = MOV8r0
  { 1054,	2,	1,	0,	"MOV8ri", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0|2|(1<<13)|(176<<24), NULL, NULL, NULL, OperandInfo65 },  // Inst #1054 = MOV8ri
  { 1055,	6,	1,	0,	"MOV8rm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0|6|(138<<24), NULL, NULL, NULL, OperandInfo66 },  // Inst #1055 = MOV8rm
  { 1056,	6,	1,	0,	"MOV8rm_NOREX", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable)|(1<<TID::UnmodeledSideEffects), 0|6|(138<<24), NULL, NULL, NULL, OperandInfo143 },  // Inst #1056 = MOV8rm_NOREX
  { 1057,	2,	1,	0,	"MOV8rr", 0, 0|3|(136<<24), NULL, NULL, NULL, OperandInfo67 },  // Inst #1057 = MOV8rr
  { 1058,	2,	1,	0,	"MOV8rr_NOREX", 0, 0|3|(136<<24), NULL, NULL, NULL, OperandInfo144 },  // Inst #1058 = MOV8rr_NOREX
  { 1059,	6,	0,	0,	"MOVAPDmr", 0|(1<<TID::MayStore), 0|4|(1<<6)|(1<<8)|(41<<24), NULL, NULL, NULL, OperandInfo145 },  // Inst #1059 = MOVAPDmr
  { 1060,	6,	1,	0,	"MOVAPDrm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0|6|(1<<6)|(1<<8)|(40<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1060 = MOVAPDrm
  { 1061,	2,	1,	0,	"MOVAPDrr", 0, 0|5|(1<<6)|(1<<8)|(40<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1061 = MOVAPDrr
  { 1062,	6,	0,	0,	"MOVAPSmr", 0|(1<<TID::MayStore), 0|4|(1<<8)|(41<<24), NULL, NULL, NULL, OperandInfo145 },  // Inst #1062 = MOVAPSmr
  { 1063,	6,	1,	0,	"MOVAPSrm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0|6|(1<<8)|(40<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1063 = MOVAPSrm
  { 1064,	2,	1,	0,	"MOVAPSrr", 0, 0|5|(1<<8)|(40<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1064 = MOVAPSrr
  { 1065,	6,	1,	0,	"MOVDDUPrm", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(18<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1065 = MOVDDUPrm
  { 1066,	2,	1,	0,	"MOVDDUPrr", 0, 0|5|(11<<8)|(18<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1066 = MOVDDUPrr
  { 1067,	6,	1,	0,	"MOVDI2PDIrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(110<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1067 = MOVDI2PDIrm
  { 1068,	2,	1,	0,	"MOVDI2PDIrr", 0, 0|5|(1<<6)|(1<<8)|(110<<24), NULL, NULL, NULL, OperandInfo146 },  // Inst #1068 = MOVDI2PDIrr
  { 1069,	6,	1,	0,	"MOVDI2SSrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(110<<24), NULL, NULL, NULL, OperandInfo75 },  // Inst #1069 = MOVDI2SSrm
  { 1070,	2,	1,	0,	"MOVDI2SSrr", 0, 0|5|(1<<6)|(1<<8)|(110<<24), NULL, NULL, NULL, OperandInfo81 },  // Inst #1070 = MOVDI2SSrr
  { 1071,	6,	0,	0,	"MOVDQAmr", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|4|(1<<6)|(1<<8)|(127<<24), NULL, NULL, NULL, OperandInfo145 },  // Inst #1071 = MOVDQAmr
  { 1072,	6,	1,	0,	"MOVDQArm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|6|(1<<6)|(1<<8)|(111<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1072 = MOVDQArm
  { 1073,	2,	1,	0,	"MOVDQArr", 0, 0|5|(1<<6)|(1<<8)|(111<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1073 = MOVDQArr
  { 1074,	6,	0,	0,	"MOVDQUmr", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|4|(12<<8)|(127<<24), NULL, NULL, NULL, OperandInfo145 },  // Inst #1074 = MOVDQUmr
  { 1075,	6,	0,	0,	"MOVDQUmr_Int", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|4|(12<<8)|(127<<24), NULL, NULL, NULL, OperandInfo145 },  // Inst #1075 = MOVDQUmr_Int
  { 1076,	6,	1,	0,	"MOVDQUrm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|6|(12<<8)|(111<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1076 = MOVDQUrm
  { 1077,	6,	1,	0,	"MOVDQUrm_Int", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0|6|(12<<8)|(111<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1077 = MOVDQUrm_Int
  { 1078,	3,	1,	0,	"MOVHLPSrr", 0, 0|5|(1<<8)|(18<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1078 = MOVHLPSrr
  { 1079,	6,	0,	0,	"MOVHPDmr", 0|(1<<TID::MayStore), 0|4|(1<<6)|(1<<8)|(23<<24), NULL, NULL, NULL, OperandInfo145 },  // Inst #1079 = MOVHPDmr
  { 1080,	7,	1,	0,	"MOVHPDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(22<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1080 = MOVHPDrm
  { 1081,	6,	0,	0,	"MOVHPSmr", 0|(1<<TID::MayStore), 0|4|(1<<8)|(23<<24), NULL, NULL, NULL, OperandInfo145 },  // Inst #1081 = MOVHPSmr
  { 1082,	7,	1,	0,	"MOVHPSrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(22<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1082 = MOVHPSrm
  { 1083,	3,	1,	0,	"MOVLHPSrr", 0, 0|5|(1<<8)|(22<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1083 = MOVLHPSrr
  { 1084,	6,	0,	0,	"MOVLPDmr", 0|(1<<TID::MayStore), 0|4|(1<<6)|(1<<8)|(19<<24), NULL, NULL, NULL, OperandInfo145 },  // Inst #1084 = MOVLPDmr
  { 1085,	7,	1,	0,	"MOVLPDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(18<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1085 = MOVLPDrm
  { 1086,	3,	1,	0,	"MOVLPDrr", 0, 0|5|(11<<8)|(16<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1086 = MOVLPDrr
  { 1087,	6,	0,	0,	"MOVLPSmr", 0|(1<<TID::MayStore), 0|4|(1<<8)|(19<<24), NULL, NULL, NULL, OperandInfo145 },  // Inst #1087 = MOVLPSmr
  { 1088,	7,	1,	0,	"MOVLPSrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(18<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1088 = MOVLPSrm
  { 1089,	3,	1,	0,	"MOVLPSrr", 0, 0|5|(12<<8)|(16<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1089 = MOVLPSrr
  { 1090,	6,	0,	0,	"MOVLQ128mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|4|(1<<6)|(1<<8)|(214<<24), NULL, NULL, NULL, OperandInfo145 },  // Inst #1090 = MOVLQ128mr
  { 1091,	3,	1,	0,	"MOVLSD2PDrr", 0, 0|5|(11<<8)|(16<<24), NULL, NULL, NULL, OperandInfo147 },  // Inst #1091 = MOVLSD2PDrr
  { 1092,	3,	1,	0,	"MOVLSS2PSrr", 0, 0|5|(12<<8)|(16<<24), NULL, NULL, NULL, OperandInfo148 },  // Inst #1092 = MOVLSS2PSrr
  { 1093,	2,	1,	0,	"MOVMSKPDrr", 0, 0|5|(1<<6)|(1<<8)|(80<<24), NULL, NULL, NULL, OperandInfo120 },  // Inst #1093 = MOVMSKPDrr
  { 1094,	2,	1,	0,	"MOVMSKPSrr", 0, 0|5|(1<<8)|(80<<24), NULL, NULL, NULL, OperandInfo120 },  // Inst #1094 = MOVMSKPSrr
  { 1095,	6,	1,	0,	"MOVNTDQArm", 0|(1<<TID::MayLoad), 0|6|(13<<8)|(42<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1095 = MOVNTDQArm
  { 1096,	6,	0,	0,	"MOVNTDQmr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|4|(1<<6)|(1<<8)|(231<<24), NULL, NULL, NULL, OperandInfo145 },  // Inst #1096 = MOVNTDQmr
  { 1097,	6,	0,	0,	"MOVNTImr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|4|(1<<8)|(195<<24), NULL, NULL, NULL, OperandInfo10 },  // Inst #1097 = MOVNTImr
  { 1098,	6,	0,	0,	"MOVNTPDmr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|4|(1<<6)|(1<<8)|(43<<24), NULL, NULL, NULL, OperandInfo145 },  // Inst #1098 = MOVNTPDmr
  { 1099,	6,	0,	0,	"MOVNTPSmr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|4|(1<<8)|(43<<24), NULL, NULL, NULL, OperandInfo145 },  // Inst #1099 = MOVNTPSmr
  { 1100,	2,	1,	0,	"MOVPC32r", 0|(1<<TID::NotDuplicable), 0|(3<<13)|(232<<24), ImplicitList2, NULL, NULL, OperandInfo54 },  // Inst #1100 = MOVPC32r
  { 1101,	6,	0,	0,	"MOVPD2SDmr", 0|(1<<TID::MayStore), 0|4|(11<<8)|(17<<24), NULL, NULL, NULL, OperandInfo145 },  // Inst #1101 = MOVPD2SDmr
  { 1102,	2,	1,	0,	"MOVPD2SDrr", 0|(1<<TID::CheapAsAMove), 0|5|(11<<8)|(16<<24), NULL, NULL, NULL, OperandInfo149 },  // Inst #1102 = MOVPD2SDrr
  { 1103,	6,	0,	0,	"MOVPDI2DImr", 0|(1<<TID::MayStore), 0|4|(1<<6)|(1<<8)|(126<<24), NULL, NULL, NULL, OperandInfo145 },  // Inst #1103 = MOVPDI2DImr
  { 1104,	2,	1,	0,	"MOVPDI2DIrr", 0, 0|3|(1<<6)|(1<<8)|(126<<24), NULL, NULL, NULL, OperandInfo120 },  // Inst #1104 = MOVPDI2DIrr
  { 1105,	6,	0,	0,	"MOVPQI2QImr", 0|(1<<TID::MayStore), 0|4|(1<<6)|(1<<8)|(214<<24), NULL, NULL, NULL, OperandInfo145 },  // Inst #1105 = MOVPQI2QImr
  { 1106,	2,	1,	0,	"MOVPQIto64rr", 0, 0|3|(1<<6)|(1<<8)|(1<<12)|(126<<24), NULL, NULL, NULL, OperandInfo119 },  // Inst #1106 = MOVPQIto64rr
  { 1107,	6,	0,	0,	"MOVPS2SSmr", 0|(1<<TID::MayStore), 0|4|(12<<8)|(17<<24), NULL, NULL, NULL, OperandInfo145 },  // Inst #1107 = MOVPS2SSmr
  { 1108,	2,	1,	0,	"MOVPS2SSrr", 0|(1<<TID::CheapAsAMove), 0|5|(12<<8)|(16<<24), NULL, NULL, NULL, OperandInfo150 },  // Inst #1108 = MOVPS2SSrr
  { 1109,	6,	1,	0,	"MOVQI2PQIrm", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(126<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1109 = MOVQI2PQIrm
  { 1110,	6,	1,	0,	"MOVSD2PDrm", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(16<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1110 = MOVSD2PDrm
  { 1111,	2,	1,	0,	"MOVSD2PDrr", 0|(1<<TID::CheapAsAMove), 0|5|(11<<8)|(16<<24), NULL, NULL, NULL, OperandInfo151 },  // Inst #1111 = MOVSD2PDrr
  { 1112,	6,	0,	0,	"MOVSDmr", 0|(1<<TID::MayStore), 0|4|(11<<8)|(17<<24), NULL, NULL, NULL, OperandInfo152 },  // Inst #1112 = MOVSDmr
  { 1113,	6,	1,	0,	"MOVSDrm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0|6|(11<<8)|(16<<24), NULL, NULL, NULL, OperandInfo77 },  // Inst #1113 = MOVSDrm
  { 1114,	2,	1,	0,	"MOVSDrr", 0, 0|5|(11<<8)|(16<<24), NULL, NULL, NULL, OperandInfo101 },  // Inst #1114 = MOVSDrr
  { 1115,	6,	0,	0,	"MOVSDto64mr", 0|(1<<TID::MayStore), 0|4|(1<<6)|(1<<8)|(1<<12)|(126<<24), NULL, NULL, NULL, OperandInfo152 },  // Inst #1115 = MOVSDto64mr
  { 1116,	2,	1,	0,	"MOVSDto64rr", 0, 0|3|(1<<6)|(1<<8)|(1<<12)|(126<<24), NULL, NULL, NULL, OperandInfo83 },  // Inst #1116 = MOVSDto64rr
  { 1117,	6,	1,	0,	"MOVSHDUPrm", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(22<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1117 = MOVSHDUPrm
  { 1118,	2,	1,	0,	"MOVSHDUPrr", 0, 0|5|(12<<8)|(22<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1118 = MOVSHDUPrr
  { 1119,	6,	1,	0,	"MOVSLDUPrm", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(18<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1119 = MOVSLDUPrm
  { 1120,	2,	1,	0,	"MOVSLDUPrr", 0, 0|5|(12<<8)|(18<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1120 = MOVSLDUPrr
  { 1121,	6,	0,	0,	"MOVSS2DImr", 0|(1<<TID::MayStore), 0|4|(1<<6)|(1<<8)|(126<<24), NULL, NULL, NULL, OperandInfo153 },  // Inst #1121 = MOVSS2DImr
  { 1122,	2,	1,	0,	"MOVSS2DIrr", 0, 0|3|(1<<6)|(1<<8)|(126<<24), NULL, NULL, NULL, OperandInfo86 },  // Inst #1122 = MOVSS2DIrr
  { 1123,	6,	1,	0,	"MOVSS2PSrm", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(16<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1123 = MOVSS2PSrm
  { 1124,	2,	1,	0,	"MOVSS2PSrr", 0|(1<<TID::CheapAsAMove), 0|5|(12<<8)|(16<<24), NULL, NULL, NULL, OperandInfo154 },  // Inst #1124 = MOVSS2PSrr
  { 1125,	6,	0,	0,	"MOVSSmr", 0|(1<<TID::MayStore), 0|4|(12<<8)|(17<<24), NULL, NULL, NULL, OperandInfo153 },  // Inst #1125 = MOVSSmr
  { 1126,	6,	1,	0,	"MOVSSrm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0|6|(12<<8)|(16<<24), NULL, NULL, NULL, OperandInfo75 },  // Inst #1126 = MOVSSrm
  { 1127,	2,	1,	0,	"MOVSSrr", 0, 0|5|(12<<8)|(16<<24), NULL, NULL, NULL, OperandInfo102 },  // Inst #1127 = MOVSSrr
  { 1128,	6,	1,	0,	"MOVSX16rm8", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(190<<24), NULL, NULL, NULL, OperandInfo45 },  // Inst #1128 = MOVSX16rm8
  { 1129,	2,	1,	0,	"MOVSX16rr8", 0, 0|5|(1<<8)|(190<<24), NULL, NULL, NULL, OperandInfo155 },  // Inst #1129 = MOVSX16rr8
  { 1130,	6,	1,	0,	"MOVSX32rm16", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(191<<24), NULL, NULL, NULL, OperandInfo47 },  // Inst #1130 = MOVSX32rm16
  { 1131,	6,	1,	0,	"MOVSX32rm8", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(190<<24), NULL, NULL, NULL, OperandInfo47 },  // Inst #1131 = MOVSX32rm8
  { 1132,	2,	1,	0,	"MOVSX32rr16", 0, 0|5|(1<<8)|(191<<24), NULL, NULL, NULL, OperandInfo156 },  // Inst #1132 = MOVSX32rr16
  { 1133,	2,	1,	0,	"MOVSX32rr8", 0, 0|5|(1<<8)|(190<<24), NULL, NULL, NULL, OperandInfo157 },  // Inst #1133 = MOVSX32rr8
  { 1134,	6,	1,	0,	"MOVSX64rm16", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(1<<12)|(191<<24), NULL, NULL, NULL, OperandInfo49 },  // Inst #1134 = MOVSX64rm16
  { 1135,	6,	1,	0,	"MOVSX64rm32", 0|(1<<TID::MayLoad), 0|6|(1<<12)|(99<<24), NULL, NULL, NULL, OperandInfo49 },  // Inst #1135 = MOVSX64rm32
  { 1136,	6,	1,	0,	"MOVSX64rm8", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(1<<12)|(190<<24), NULL, NULL, NULL, OperandInfo49 },  // Inst #1136 = MOVSX64rm8
  { 1137,	2,	1,	0,	"MOVSX64rr16", 0, 0|5|(1<<8)|(1<<12)|(191<<24), NULL, NULL, NULL, OperandInfo158 },  // Inst #1137 = MOVSX64rr16
  { 1138,	2,	1,	0,	"MOVSX64rr32", 0, 0|5|(1<<12)|(99<<24), NULL, NULL, NULL, OperandInfo159 },  // Inst #1138 = MOVSX64rr32
  { 1139,	2,	1,	0,	"MOVSX64rr8", 0, 0|5|(1<<8)|(1<<12)|(190<<24), NULL, NULL, NULL, OperandInfo160 },  // Inst #1139 = MOVSX64rr8
  { 1140,	6,	0,	0,	"MOVUPDmr", 0|(1<<TID::MayStore), 0|4|(1<<6)|(1<<8)|(17<<24), NULL, NULL, NULL, OperandInfo145 },  // Inst #1140 = MOVUPDmr
  { 1141,	6,	0,	0,	"MOVUPDmr_Int", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|4|(1<<6)|(1<<8)|(17<<24), NULL, NULL, NULL, OperandInfo145 },  // Inst #1141 = MOVUPDmr_Int
  { 1142,	6,	1,	0,	"MOVUPDrm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(16<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1142 = MOVUPDrm
  { 1143,	6,	1,	0,	"MOVUPDrm_Int", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(16<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1143 = MOVUPDrm_Int
  { 1144,	2,	1,	0,	"MOVUPDrr", 0, 0|5|(1<<6)|(1<<8)|(16<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1144 = MOVUPDrr
  { 1145,	6,	0,	0,	"MOVUPSmr", 0|(1<<TID::MayStore), 0|4|(1<<8)|(17<<24), NULL, NULL, NULL, OperandInfo145 },  // Inst #1145 = MOVUPSmr
  { 1146,	6,	0,	0,	"MOVUPSmr_Int", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|4|(1<<8)|(17<<24), NULL, NULL, NULL, OperandInfo145 },  // Inst #1146 = MOVUPSmr_Int
  { 1147,	6,	1,	0,	"MOVUPSrm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0|6|(1<<8)|(16<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1147 = MOVUPSrm
  { 1148,	6,	1,	0,	"MOVUPSrm_Int", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0|6|(1<<8)|(16<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1148 = MOVUPSrm_Int
  { 1149,	2,	1,	0,	"MOVUPSrr", 0, 0|5|(1<<8)|(16<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1149 = MOVUPSrr
  { 1150,	6,	1,	0,	"MOVZDI2PDIrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(110<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1150 = MOVZDI2PDIrm
  { 1151,	2,	1,	0,	"MOVZDI2PDIrr", 0, 0|5|(1<<6)|(1<<8)|(110<<24), NULL, NULL, NULL, OperandInfo146 },  // Inst #1151 = MOVZDI2PDIrr
  { 1152,	6,	1,	0,	"MOVZPQILo2PQIrm", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(126<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1152 = MOVZPQILo2PQIrm
  { 1153,	2,	1,	0,	"MOVZPQILo2PQIrr", 0, 0|5|(12<<8)|(126<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1153 = MOVZPQILo2PQIrr
  { 1154,	6,	1,	0,	"MOVZQI2PQIrm", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(126<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1154 = MOVZQI2PQIrm
  { 1155,	2,	1,	0,	"MOVZQI2PQIrr", 0, 0|5|(1<<6)|(1<<8)|(1<<12)|(110<<24), NULL, NULL, NULL, OperandInfo141 },  // Inst #1155 = MOVZQI2PQIrr
  { 1156,	6,	1,	0,	"MOVZSD2PDrm", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(16<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1156 = MOVZSD2PDrm
  { 1157,	6,	1,	0,	"MOVZSS2PSrm", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(16<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1157 = MOVZSS2PSrm
  { 1158,	6,	1,	0,	"MOVZX16rm8", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(182<<24), NULL, NULL, NULL, OperandInfo45 },  // Inst #1158 = MOVZX16rm8
  { 1159,	2,	1,	0,	"MOVZX16rr8", 0, 0|5|(1<<8)|(182<<24), NULL, NULL, NULL, OperandInfo155 },  // Inst #1159 = MOVZX16rr8
  { 1160,	6,	1,	0,	"MOVZX32_NOREXrm8", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|6|(1<<8)|(182<<24), NULL, NULL, NULL, OperandInfo161 },  // Inst #1160 = MOVZX32_NOREXrm8
  { 1161,	2,	1,	0,	"MOVZX32_NOREXrr8", 0|(1<<TID::UnmodeledSideEffects), 0|5|(1<<8)|(182<<24), NULL, NULL, NULL, OperandInfo162 },  // Inst #1161 = MOVZX32_NOREXrr8
  { 1162,	6,	1,	0,	"MOVZX32rm16", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(183<<24), NULL, NULL, NULL, OperandInfo47 },  // Inst #1162 = MOVZX32rm16
  { 1163,	6,	1,	0,	"MOVZX32rm8", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(182<<24), NULL, NULL, NULL, OperandInfo47 },  // Inst #1163 = MOVZX32rm8
  { 1164,	2,	1,	0,	"MOVZX32rr16", 0, 0|5|(1<<8)|(183<<24), NULL, NULL, NULL, OperandInfo156 },  // Inst #1164 = MOVZX32rr16
  { 1165,	2,	1,	0,	"MOVZX32rr8", 0, 0|5|(1<<8)|(182<<24), NULL, NULL, NULL, OperandInfo157 },  // Inst #1165 = MOVZX32rr8
  { 1166,	6,	1,	0,	"MOVZX64rm16", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(183<<24), NULL, NULL, NULL, OperandInfo49 },  // Inst #1166 = MOVZX64rm16
  { 1167,	6,	1,	0,	"MOVZX64rm32", 0|(1<<TID::MayLoad), 0|6|(139<<24), NULL, NULL, NULL, OperandInfo49 },  // Inst #1167 = MOVZX64rm32
  { 1168,	6,	1,	0,	"MOVZX64rm8", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(182<<24), NULL, NULL, NULL, OperandInfo49 },  // Inst #1168 = MOVZX64rm8
  { 1169,	2,	1,	0,	"MOVZX64rr16", 0, 0|5|(1<<8)|(183<<24), NULL, NULL, NULL, OperandInfo158 },  // Inst #1169 = MOVZX64rr16
  { 1170,	2,	1,	0,	"MOVZX64rr32", 0, 0|3|(137<<24), NULL, NULL, NULL, OperandInfo159 },  // Inst #1170 = MOVZX64rr32
  { 1171,	2,	1,	0,	"MOVZX64rr8", 0, 0|5|(1<<8)|(182<<24), NULL, NULL, NULL, OperandInfo160 },  // Inst #1171 = MOVZX64rr8
  { 1172,	2,	1,	0,	"MOV_Fp3232", 0, 0|(7<<16), NULL, NULL, NULL, OperandInfo2 },  // Inst #1172 = MOV_Fp3232
  { 1173,	2,	1,	0,	"MOV_Fp3264", 0, 0|(7<<16), NULL, NULL, NULL, OperandInfo163 },  // Inst #1173 = MOV_Fp3264
  { 1174,	2,	1,	0,	"MOV_Fp3280", 0, 0|(7<<16), NULL, NULL, NULL, OperandInfo164 },  // Inst #1174 = MOV_Fp3280
  { 1175,	2,	1,	0,	"MOV_Fp6432", 0, 0|(7<<16), NULL, NULL, NULL, OperandInfo165 },  // Inst #1175 = MOV_Fp6432
  { 1176,	2,	1,	0,	"MOV_Fp6464", 0, 0|(7<<16), NULL, NULL, NULL, OperandInfo3 },  // Inst #1176 = MOV_Fp6464
  { 1177,	2,	1,	0,	"MOV_Fp6480", 0, 0|(7<<16), NULL, NULL, NULL, OperandInfo166 },  // Inst #1177 = MOV_Fp6480
  { 1178,	2,	1,	0,	"MOV_Fp8032", 0, 0|(7<<16), NULL, NULL, NULL, OperandInfo167 },  // Inst #1178 = MOV_Fp8032
  { 1179,	2,	1,	0,	"MOV_Fp8064", 0, 0|(7<<16), NULL, NULL, NULL, OperandInfo168 },  // Inst #1179 = MOV_Fp8064
  { 1180,	2,	1,	0,	"MOV_Fp8080", 0, 0|(7<<16), NULL, NULL, NULL, OperandInfo4 },  // Inst #1180 = MOV_Fp8080
  { 1181,	8,	1,	0,	"MPSADBWrmi", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(14<<8)|(1<<13)|(66<<24), NULL, NULL, NULL, OperandInfo43 },  // Inst #1181 = MPSADBWrmi
  { 1182,	4,	1,	0,	"MPSADBWrri", 0|(1<<TID::Commutable), 0|5|(1<<6)|(14<<8)|(1<<13)|(66<<24), NULL, NULL, NULL, OperandInfo44 },  // Inst #1182 = MPSADBWrri
  { 1183,	5,	0,	0,	"MUL16m", 0|(1<<TID::MayLoad), 0|28|(1<<6)|(247<<24), ImplicitList12, ImplicitList18, Barriers1, OperandInfo29 },  // Inst #1183 = MUL16m
  { 1184,	1,	0,	0,	"MUL16r", 0, 0|20|(1<<6)|(247<<24), ImplicitList12, ImplicitList18, Barriers1, OperandInfo89 },  // Inst #1184 = MUL16r
  { 1185,	5,	0,	0,	"MUL32m", 0|(1<<TID::MayLoad), 0|28|(247<<24), ImplicitList13, ImplicitList19, Barriers6, OperandInfo29 },  // Inst #1185 = MUL32m
  { 1186,	1,	0,	0,	"MUL32r", 0, 0|20|(247<<24), ImplicitList13, ImplicitList19, Barriers6, OperandInfo56 },  // Inst #1186 = MUL32r
  { 1187,	5,	0,	0,	"MUL64m", 0|(1<<TID::MayLoad), 0|28|(1<<12)|(247<<24), ImplicitList15, ImplicitList20, Barriers1, OperandInfo29 },  // Inst #1187 = MUL64m
  { 1188,	1,	0,	0,	"MUL64r", 0, 0|20|(1<<12)|(247<<24), ImplicitList15, ImplicitList20, Barriers1, OperandInfo57 },  // Inst #1188 = MUL64r
  { 1189,	5,	0,	0,	"MUL8m", 0|(1<<TID::MayLoad), 0|28|(246<<24), ImplicitList11, ImplicitList21, Barriers1, OperandInfo29 },  // Inst #1189 = MUL8m
  { 1190,	1,	0,	0,	"MUL8r", 0, 0|20|(246<<24), ImplicitList11, ImplicitList21, Barriers1, OperandInfo90 },  // Inst #1190 = MUL8r
  { 1191,	7,	1,	0,	"MULPDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(89<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1191 = MULPDrm
  { 1192,	3,	1,	0,	"MULPDrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(89<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1192 = MULPDrr
  { 1193,	7,	1,	0,	"MULPSrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(89<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1193 = MULPSrm
  { 1194,	3,	1,	0,	"MULPSrr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(89<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1194 = MULPSrr
  { 1195,	7,	1,	0,	"MULSDrm", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(89<<24), NULL, NULL, NULL, OperandInfo25 },  // Inst #1195 = MULSDrm
  { 1196,	7,	1,	0,	"MULSDrm_Int", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(89<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1196 = MULSDrm_Int
  { 1197,	3,	1,	0,	"MULSDrr", 0|(1<<TID::Commutable), 0|5|(11<<8)|(89<<24), NULL, NULL, NULL, OperandInfo26 },  // Inst #1197 = MULSDrr
  { 1198,	3,	1,	0,	"MULSDrr_Int", 0, 0|5|(11<<8)|(89<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1198 = MULSDrr_Int
  { 1199,	7,	1,	0,	"MULSSrm", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(89<<24), NULL, NULL, NULL, OperandInfo27 },  // Inst #1199 = MULSSrm
  { 1200,	7,	1,	0,	"MULSSrm_Int", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(89<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1200 = MULSSrm_Int
  { 1201,	3,	1,	0,	"MULSSrr", 0|(1<<TID::Commutable), 0|5|(12<<8)|(89<<24), NULL, NULL, NULL, OperandInfo28 },  // Inst #1201 = MULSSrr
  { 1202,	3,	1,	0,	"MULSSrr_Int", 0, 0|5|(12<<8)|(89<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1202 = MULSSrr_Int
  { 1203,	5,	0,	0,	"MUL_F32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|25|(216<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #1203 = MUL_F32m
  { 1204,	5,	0,	0,	"MUL_F64m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|25|(220<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #1204 = MUL_F64m
  { 1205,	5,	0,	0,	"MUL_FI16m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|25|(222<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #1205 = MUL_FI16m
  { 1206,	5,	0,	0,	"MUL_FI32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|25|(218<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #1206 = MUL_FI32m
  { 1207,	1,	0,	0,	"MUL_FPrST0", 0|(1<<TID::UnmodeledSideEffects), 0|2|(9<<8)|(200<<24), NULL, NULL, NULL, OperandInfo30 },  // Inst #1207 = MUL_FPrST0
  { 1208,	1,	0,	0,	"MUL_FST0r", 0|(1<<TID::UnmodeledSideEffects), 0|2|(3<<8)|(200<<24), NULL, NULL, NULL, OperandInfo30 },  // Inst #1208 = MUL_FST0r
  { 1209,	3,	1,	0,	"MUL_Fp32", 0, 0|(4<<16), NULL, NULL, NULL, OperandInfo31 },  // Inst #1209 = MUL_Fp32
  { 1210,	7,	1,	0,	"MUL_Fp32m", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo32 },  // Inst #1210 = MUL_Fp32m
  { 1211,	3,	1,	0,	"MUL_Fp64", 0, 0|(4<<16), NULL, NULL, NULL, OperandInfo33 },  // Inst #1211 = MUL_Fp64
  { 1212,	7,	1,	0,	"MUL_Fp64m", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo34 },  // Inst #1212 = MUL_Fp64m
  { 1213,	7,	1,	0,	"MUL_Fp64m32", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo34 },  // Inst #1213 = MUL_Fp64m32
  { 1214,	3,	1,	0,	"MUL_Fp80", 0, 0|(4<<16), NULL, NULL, NULL, OperandInfo35 },  // Inst #1214 = MUL_Fp80
  { 1215,	7,	1,	0,	"MUL_Fp80m32", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo36 },  // Inst #1215 = MUL_Fp80m32
  { 1216,	7,	1,	0,	"MUL_Fp80m64", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo36 },  // Inst #1216 = MUL_Fp80m64
  { 1217,	7,	1,	0,	"MUL_FpI16m32", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo32 },  // Inst #1217 = MUL_FpI16m32
  { 1218,	7,	1,	0,	"MUL_FpI16m64", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo34 },  // Inst #1218 = MUL_FpI16m64
  { 1219,	7,	1,	0,	"MUL_FpI16m80", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo36 },  // Inst #1219 = MUL_FpI16m80
  { 1220,	7,	1,	0,	"MUL_FpI32m32", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo32 },  // Inst #1220 = MUL_FpI32m32
  { 1221,	7,	1,	0,	"MUL_FpI32m64", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo34 },  // Inst #1221 = MUL_FpI32m64
  { 1222,	7,	1,	0,	"MUL_FpI32m80", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo36 },  // Inst #1222 = MUL_FpI32m80
  { 1223,	1,	0,	0,	"MUL_FrST0", 0|(1<<TID::UnmodeledSideEffects), 0|2|(7<<8)|(200<<24), NULL, NULL, NULL, OperandInfo30 },  // Inst #1223 = MUL_FrST0
  { 1224,	0,	0,	0,	"MWAIT", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|17|(1<<8)|(1<<24), NULL, NULL, NULL, 0 },  // Inst #1224 = MWAIT
  { 1225,	5,	0,	0,	"NEG16m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|27|(1<<6)|(247<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1225 = NEG16m
  { 1226,	2,	1,	0,	"NEG16r", 0, 0|19|(1<<6)|(247<<24), NULL, ImplicitList1, Barriers1, OperandInfo87 },  // Inst #1226 = NEG16r
  { 1227,	5,	0,	0,	"NEG32m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|27|(247<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1227 = NEG32m
  { 1228,	2,	1,	0,	"NEG32r", 0, 0|19|(247<<24), NULL, ImplicitList1, Barriers1, OperandInfo51 },  // Inst #1228 = NEG32r
  { 1229,	5,	0,	0,	"NEG64m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|27|(1<<12)|(247<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1229 = NEG64m
  { 1230,	2,	1,	0,	"NEG64r", 0, 0|19|(1<<12)|(247<<24), NULL, ImplicitList1, Barriers1, OperandInfo52 },  // Inst #1230 = NEG64r
  { 1231,	5,	0,	0,	"NEG8m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|27|(246<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1231 = NEG8m
  { 1232,	2,	1,	0,	"NEG8r", 0, 0|19|(246<<24), NULL, ImplicitList1, Barriers1, OperandInfo88 },  // Inst #1232 = NEG8r
  { 1233,	0,	0,	0,	"NOOP", 0, 0|1|(144<<24), NULL, NULL, NULL, 0 },  // Inst #1233 = NOOP
  { 1234,	5,	0,	0,	"NOOPL", 0, 0|24|(1<<8)|(31<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #1234 = NOOPL
  { 1235,	5,	0,	0,	"NOT16m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|26|(1<<6)|(247<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #1235 = NOT16m
  { 1236,	2,	1,	0,	"NOT16r", 0, 0|18|(1<<6)|(247<<24), NULL, NULL, NULL, OperandInfo87 },  // Inst #1236 = NOT16r
  { 1237,	5,	0,	0,	"NOT32m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|26|(247<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #1237 = NOT32m
  { 1238,	2,	1,	0,	"NOT32r", 0, 0|18|(247<<24), NULL, NULL, NULL, OperandInfo51 },  // Inst #1238 = NOT32r
  { 1239,	5,	0,	0,	"NOT64m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|26|(1<<12)|(247<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #1239 = NOT64m
  { 1240,	2,	1,	0,	"NOT64r", 0, 0|18|(1<<12)|(247<<24), NULL, NULL, NULL, OperandInfo52 },  // Inst #1240 = NOT64r
  { 1241,	5,	0,	0,	"NOT8m", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|26|(246<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #1241 = NOT8m
  { 1242,	2,	1,	0,	"NOT8r", 0, 0|18|(246<<24), NULL, NULL, NULL, OperandInfo88 },  // Inst #1242 = NOT8r
  { 1243,	6,	0,	0,	"OR16mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|25|(1<<6)|(2<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1243 = OR16mi
  { 1244,	6,	0,	0,	"OR16mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|25|(1<<6)|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1244 = OR16mi8
  { 1245,	6,	0,	0,	"OR16mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(1<<6)|(9<<24), NULL, ImplicitList1, Barriers1, OperandInfo6 },  // Inst #1245 = OR16mr
  { 1246,	3,	1,	0,	"OR16ri", 0, 0|17|(1<<6)|(2<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo7 },  // Inst #1246 = OR16ri
  { 1247,	3,	1,	0,	"OR16ri8", 0, 0|17|(1<<6)|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo7 },  // Inst #1247 = OR16ri8
  { 1248,	7,	1,	0,	"OR16rm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(11<<24), NULL, ImplicitList1, Barriers1, OperandInfo8 },  // Inst #1248 = OR16rm
  { 1249,	3,	1,	0,	"OR16rr", 0|(1<<TID::Commutable), 0|3|(1<<6)|(9<<24), NULL, ImplicitList1, Barriers1, OperandInfo9 },  // Inst #1249 = OR16rr
  { 1250,	6,	0,	0,	"OR32mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|25|(3<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1250 = OR32mi
  { 1251,	6,	0,	0,	"OR32mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|25|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1251 = OR32mi8
  { 1252,	6,	0,	0,	"OR32mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(9<<24), NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #1252 = OR32mr
  { 1253,	3,	1,	0,	"OR32ri", 0, 0|17|(3<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #1253 = OR32ri
  { 1254,	3,	1,	0,	"OR32ri8", 0, 0|17|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #1254 = OR32ri8
  { 1255,	7,	1,	0,	"OR32rm", 0|(1<<TID::MayLoad), 0|6|(11<<24), NULL, ImplicitList1, Barriers1, OperandInfo12 },  // Inst #1255 = OR32rm
  { 1256,	3,	1,	0,	"OR32rr", 0|(1<<TID::Commutable), 0|3|(9<<24), NULL, ImplicitList1, Barriers1, OperandInfo13 },  // Inst #1256 = OR32rr
  { 1257,	6,	0,	0,	"OR64mi32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|25|(1<<12)|(3<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1257 = OR64mi32
  { 1258,	6,	0,	0,	"OR64mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|25|(1<<12)|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1258 = OR64mi8
  { 1259,	6,	0,	0,	"OR64mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(1<<12)|(9<<24), NULL, ImplicitList1, Barriers1, OperandInfo14 },  // Inst #1259 = OR64mr
  { 1260,	3,	1,	0,	"OR64ri32", 0, 0|17|(1<<12)|(3<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #1260 = OR64ri32
  { 1261,	3,	1,	0,	"OR64ri8", 0, 0|17|(1<<12)|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #1261 = OR64ri8
  { 1262,	7,	1,	0,	"OR64rm", 0|(1<<TID::MayLoad), 0|6|(1<<12)|(11<<24), NULL, ImplicitList1, Barriers1, OperandInfo16 },  // Inst #1262 = OR64rm
  { 1263,	3,	1,	0,	"OR64rr", 0|(1<<TID::Commutable), 0|3|(1<<12)|(9<<24), NULL, ImplicitList1, Barriers1, OperandInfo17 },  // Inst #1263 = OR64rr
  { 1264,	6,	0,	0,	"OR8mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|25|(1<<13)|(128<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1264 = OR8mi
  { 1265,	6,	0,	0,	"OR8mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(8<<24), NULL, ImplicitList1, Barriers1, OperandInfo18 },  // Inst #1265 = OR8mr
  { 1266,	3,	1,	0,	"OR8ri", 0, 0|17|(1<<13)|(128<<24), NULL, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #1266 = OR8ri
  { 1267,	7,	1,	0,	"OR8rm", 0|(1<<TID::MayLoad), 0|6|(10<<24), NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #1267 = OR8rm
  { 1268,	3,	1,	0,	"OR8rr", 0|(1<<TID::Commutable), 0|3|(8<<24), NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #1268 = OR8rr
  { 1269,	7,	1,	0,	"ORPDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(86<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1269 = ORPDrm
  { 1270,	3,	1,	0,	"ORPDrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(86<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1270 = ORPDrr
  { 1271,	7,	1,	0,	"ORPSrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(86<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1271 = ORPSrm
  { 1272,	3,	1,	0,	"ORPSrr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(86<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1272 = ORPSrr
  { 1273,	1,	0,	0,	"OUT16ir", 0|(1<<TID::UnmodeledSideEffects), 0|1|(1<<6)|(1<<13)|(231<<24), ImplicitList12, NULL, NULL, OperandInfo22 },  // Inst #1273 = OUT16ir
  { 1274,	0,	0,	0,	"OUT16rr", 0|(1<<TID::UnmodeledSideEffects), 0|1|(1<<6)|(239<<24), ImplicitList35, NULL, NULL, 0 },  // Inst #1274 = OUT16rr
  { 1275,	1,	0,	0,	"OUT32ir", 0|(1<<TID::UnmodeledSideEffects), 0|1|(1<<13)|(231<<24), ImplicitList13, NULL, NULL, OperandInfo22 },  // Inst #1275 = OUT32ir
  { 1276,	0,	0,	0,	"OUT32rr", 0|(1<<TID::UnmodeledSideEffects), 0|1|(239<<24), ImplicitList36, NULL, NULL, 0 },  // Inst #1276 = OUT32rr
  { 1277,	1,	0,	0,	"OUT8ir", 0|(1<<TID::UnmodeledSideEffects), 0|1|(1<<13)|(230<<24), ImplicitList11, NULL, NULL, OperandInfo22 },  // Inst #1277 = OUT8ir
  { 1278,	0,	0,	0,	"OUT8rr", 0|(1<<TID::UnmodeledSideEffects), 0|1|(238<<24), ImplicitList37, NULL, NULL, 0 },  // Inst #1278 = OUT8rr
  { 1279,	6,	1,	0,	"PABSBrm128", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(28<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1279 = PABSBrm128
  { 1280,	6,	1,	0,	"PABSBrm64", 0|(1<<TID::MayLoad), 0|6|(13<<8)|(28<<24), NULL, NULL, NULL, OperandInfo115 },  // Inst #1280 = PABSBrm64
  { 1281,	2,	1,	0,	"PABSBrr128", 0, 0|5|(1<<6)|(13<<8)|(28<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1281 = PABSBrr128
  { 1282,	2,	1,	0,	"PABSBrr64", 0, 0|5|(13<<8)|(28<<24), NULL, NULL, NULL, OperandInfo125 },  // Inst #1282 = PABSBrr64
  { 1283,	6,	1,	0,	"PABSDrm128", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(30<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1283 = PABSDrm128
  { 1284,	6,	1,	0,	"PABSDrm64", 0|(1<<TID::MayLoad), 0|6|(13<<8)|(30<<24), NULL, NULL, NULL, OperandInfo115 },  // Inst #1284 = PABSDrm64
  { 1285,	2,	1,	0,	"PABSDrr128", 0, 0|5|(1<<6)|(13<<8)|(30<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1285 = PABSDrr128
  { 1286,	2,	1,	0,	"PABSDrr64", 0, 0|5|(13<<8)|(30<<24), NULL, NULL, NULL, OperandInfo125 },  // Inst #1286 = PABSDrr64
  { 1287,	6,	1,	0,	"PABSWrm128", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(29<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1287 = PABSWrm128
  { 1288,	6,	1,	0,	"PABSWrm64", 0|(1<<TID::MayLoad), 0|6|(13<<8)|(29<<24), NULL, NULL, NULL, OperandInfo115 },  // Inst #1288 = PABSWrm64
  { 1289,	2,	1,	0,	"PABSWrr128", 0, 0|5|(1<<6)|(13<<8)|(29<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1289 = PABSWrr128
  { 1290,	2,	1,	0,	"PABSWrr64", 0, 0|5|(13<<8)|(29<<24), NULL, NULL, NULL, OperandInfo125 },  // Inst #1290 = PABSWrr64
  { 1291,	7,	1,	0,	"PACKSSDWrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(107<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1291 = PACKSSDWrm
  { 1292,	3,	1,	0,	"PACKSSDWrr", 0, 0|5|(1<<6)|(1<<8)|(107<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1292 = PACKSSDWrr
  { 1293,	7,	1,	0,	"PACKSSWBrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(99<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1293 = PACKSSWBrm
  { 1294,	3,	1,	0,	"PACKSSWBrr", 0, 0|5|(1<<6)|(1<<8)|(99<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1294 = PACKSSWBrr
  { 1295,	7,	1,	0,	"PACKUSDWrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(43<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1295 = PACKUSDWrm
  { 1296,	3,	1,	0,	"PACKUSDWrr", 0, 0|5|(1<<6)|(13<<8)|(43<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1296 = PACKUSDWrr
  { 1297,	7,	1,	0,	"PACKUSWBrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(103<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1297 = PACKUSWBrm
  { 1298,	3,	1,	0,	"PACKUSWBrr", 0, 0|5|(1<<6)|(1<<8)|(103<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1298 = PACKUSWBrr
  { 1299,	7,	1,	0,	"PADDBrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(252<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1299 = PADDBrm
  { 1300,	3,	1,	0,	"PADDBrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(252<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1300 = PADDBrr
  { 1301,	7,	1,	0,	"PADDDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(254<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1301 = PADDDrm
  { 1302,	3,	1,	0,	"PADDDrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(254<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1302 = PADDDrr
  { 1303,	7,	1,	0,	"PADDQrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(212<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1303 = PADDQrm
  { 1304,	3,	1,	0,	"PADDQrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(212<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1304 = PADDQrr
  { 1305,	7,	1,	0,	"PADDSBrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(236<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1305 = PADDSBrm
  { 1306,	3,	1,	0,	"PADDSBrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(236<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1306 = PADDSBrr
  { 1307,	7,	1,	0,	"PADDSWrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(237<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1307 = PADDSWrm
  { 1308,	3,	1,	0,	"PADDSWrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(237<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1308 = PADDSWrr
  { 1309,	7,	1,	0,	"PADDUSBrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(220<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1309 = PADDUSBrm
  { 1310,	3,	1,	0,	"PADDUSBrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(220<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1310 = PADDUSBrr
  { 1311,	7,	1,	0,	"PADDUSWrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(221<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1311 = PADDUSWrm
  { 1312,	3,	1,	0,	"PADDUSWrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(221<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1312 = PADDUSWrr
  { 1313,	7,	1,	0,	"PADDWrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(253<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1313 = PADDWrm
  { 1314,	3,	1,	0,	"PADDWrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(253<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1314 = PADDWrr
  { 1315,	8,	1,	0,	"PALIGNR128rm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(14<<8)|(15<<24), NULL, NULL, NULL, OperandInfo43 },  // Inst #1315 = PALIGNR128rm
  { 1316,	4,	1,	0,	"PALIGNR128rr", 0, 0|5|(1<<6)|(14<<8)|(15<<24), NULL, NULL, NULL, OperandInfo44 },  // Inst #1316 = PALIGNR128rr
  { 1317,	8,	1,	0,	"PALIGNR64rm", 0|(1<<TID::MayLoad), 0|6|(14<<8)|(15<<24), NULL, NULL, NULL, OperandInfo134 },  // Inst #1317 = PALIGNR64rm
  { 1318,	4,	1,	0,	"PALIGNR64rr", 0, 0|5|(14<<8)|(15<<24), NULL, NULL, NULL, OperandInfo169 },  // Inst #1318 = PALIGNR64rr
  { 1319,	7,	1,	0,	"PANDNrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(223<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1319 = PANDNrm
  { 1320,	3,	1,	0,	"PANDNrr", 0, 0|5|(1<<6)|(1<<8)|(223<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1320 = PANDNrr
  { 1321,	7,	1,	0,	"PANDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(219<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1321 = PANDrm
  { 1322,	3,	1,	0,	"PANDrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(219<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1322 = PANDrr
  { 1323,	7,	1,	0,	"PAVGBrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(224<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1323 = PAVGBrm
  { 1324,	3,	1,	0,	"PAVGBrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(224<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1324 = PAVGBrr
  { 1325,	7,	1,	0,	"PAVGWrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(227<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1325 = PAVGWrm
  { 1326,	3,	1,	0,	"PAVGWrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(227<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1326 = PAVGWrr
  { 1327,	7,	1,	0,	"PBLENDVBrm0", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(16<<24), ImplicitList8, NULL, NULL, OperandInfo23 },  // Inst #1327 = PBLENDVBrm0
  { 1328,	3,	1,	0,	"PBLENDVBrr0", 0, 0|5|(1<<6)|(13<<8)|(16<<24), ImplicitList8, NULL, NULL, OperandInfo24 },  // Inst #1328 = PBLENDVBrr0
  { 1329,	8,	1,	0,	"PBLENDWrmi", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(14<<8)|(1<<13)|(14<<24), NULL, NULL, NULL, OperandInfo43 },  // Inst #1329 = PBLENDWrmi
  { 1330,	4,	1,	0,	"PBLENDWrri", 0, 0|5|(1<<6)|(14<<8)|(1<<13)|(14<<24), NULL, NULL, NULL, OperandInfo44 },  // Inst #1330 = PBLENDWrri
  { 1331,	7,	1,	0,	"PCMPEQBrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(116<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1331 = PCMPEQBrm
  { 1332,	3,	1,	0,	"PCMPEQBrr", 0, 0|5|(1<<6)|(1<<8)|(116<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1332 = PCMPEQBrr
  { 1333,	7,	1,	0,	"PCMPEQDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(118<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1333 = PCMPEQDrm
  { 1334,	3,	1,	0,	"PCMPEQDrr", 0, 0|5|(1<<6)|(1<<8)|(118<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1334 = PCMPEQDrr
  { 1335,	7,	1,	0,	"PCMPEQQrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(41<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1335 = PCMPEQQrm
  { 1336,	3,	1,	0,	"PCMPEQQrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(13<<8)|(41<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1336 = PCMPEQQrr
  { 1337,	7,	1,	0,	"PCMPEQWrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(117<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1337 = PCMPEQWrm
  { 1338,	3,	1,	0,	"PCMPEQWrr", 0, 0|5|(1<<6)|(1<<8)|(117<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1338 = PCMPEQWrr
  { 1339,	7,	0,	0,	"PCMPESTRIArm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(14<<8)|(97<<24), ImplicitList14, ImplicitList38, Barriers1, OperandInfo170 },  // Inst #1339 = PCMPESTRIArm
  { 1340,	3,	0,	0,	"PCMPESTRIArr", 0, 0|5|(1<<6)|(14<<8)|(97<<24), ImplicitList14, ImplicitList38, Barriers1, OperandInfo171 },  // Inst #1340 = PCMPESTRIArr
  { 1341,	7,	0,	0,	"PCMPESTRICrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(14<<8)|(97<<24), ImplicitList14, ImplicitList38, Barriers1, OperandInfo170 },  // Inst #1341 = PCMPESTRICrm
  { 1342,	3,	0,	0,	"PCMPESTRICrr", 0, 0|5|(1<<6)|(14<<8)|(97<<24), ImplicitList14, ImplicitList38, Barriers1, OperandInfo171 },  // Inst #1342 = PCMPESTRICrr
  { 1343,	7,	0,	0,	"PCMPESTRIOrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(14<<8)|(97<<24), ImplicitList14, ImplicitList38, Barriers1, OperandInfo170 },  // Inst #1343 = PCMPESTRIOrm
  { 1344,	3,	0,	0,	"PCMPESTRIOrr", 0, 0|5|(1<<6)|(14<<8)|(97<<24), ImplicitList14, ImplicitList38, Barriers1, OperandInfo171 },  // Inst #1344 = PCMPESTRIOrr
  { 1345,	7,	0,	0,	"PCMPESTRISrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(14<<8)|(97<<24), ImplicitList14, ImplicitList38, Barriers1, OperandInfo170 },  // Inst #1345 = PCMPESTRISrm
  { 1346,	3,	0,	0,	"PCMPESTRISrr", 0, 0|5|(1<<6)|(14<<8)|(97<<24), ImplicitList14, ImplicitList38, Barriers1, OperandInfo171 },  // Inst #1346 = PCMPESTRISrr
  { 1347,	7,	0,	0,	"PCMPESTRIZrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(14<<8)|(97<<24), ImplicitList14, ImplicitList38, Barriers1, OperandInfo170 },  // Inst #1347 = PCMPESTRIZrm
  { 1348,	3,	0,	0,	"PCMPESTRIZrr", 0, 0|5|(1<<6)|(14<<8)|(97<<24), ImplicitList14, ImplicitList38, Barriers1, OperandInfo171 },  // Inst #1348 = PCMPESTRIZrr
  { 1349,	7,	0,	0,	"PCMPESTRIrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(14<<8)|(97<<24), ImplicitList14, ImplicitList38, Barriers1, OperandInfo170 },  // Inst #1349 = PCMPESTRIrm
  { 1350,	3,	0,	0,	"PCMPESTRIrr", 0, 0|5|(1<<6)|(14<<8)|(97<<24), ImplicitList14, ImplicitList38, Barriers1, OperandInfo171 },  // Inst #1350 = PCMPESTRIrr
  { 1351,	8,	1,	0,	"PCMPESTRM128MEM", 0|(1<<TID::MayLoad)|(1<<TID::UsesCustomDAGSchedInserter), 0|(1<<6)|(14<<8), ImplicitList14, ImplicitList1, Barriers1, OperandInfo172 },  // Inst #1351 = PCMPESTRM128MEM
  { 1352,	4,	1,	0,	"PCMPESTRM128REG", 0|(1<<TID::UsesCustomDAGSchedInserter), 0|(1<<6)|(14<<8), ImplicitList14, ImplicitList1, Barriers1, OperandInfo64 },  // Inst #1352 = PCMPESTRM128REG
  { 1353,	7,	0,	0,	"PCMPESTRM128rm", 0|(1<<TID::UnmodeledSideEffects), 0|6|(1<<6)|(14<<8)|(96<<24), ImplicitList14, ImplicitList39, Barriers1, OperandInfo170 },  // Inst #1353 = PCMPESTRM128rm
  { 1354,	3,	0,	0,	"PCMPESTRM128rr", 0|(1<<TID::UnmodeledSideEffects), 0|5|(1<<6)|(14<<8)|(96<<24), ImplicitList14, ImplicitList39, Barriers1, OperandInfo171 },  // Inst #1354 = PCMPESTRM128rr
  { 1355,	7,	1,	0,	"PCMPGTBrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(100<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1355 = PCMPGTBrm
  { 1356,	3,	1,	0,	"PCMPGTBrr", 0, 0|5|(1<<6)|(1<<8)|(100<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1356 = PCMPGTBrr
  { 1357,	7,	1,	0,	"PCMPGTDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(102<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1357 = PCMPGTDrm
  { 1358,	3,	1,	0,	"PCMPGTDrr", 0, 0|5|(1<<6)|(1<<8)|(102<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1358 = PCMPGTDrr
  { 1359,	7,	1,	0,	"PCMPGTQrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(55<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1359 = PCMPGTQrm
  { 1360,	3,	1,	0,	"PCMPGTQrr", 0, 0|5|(1<<6)|(13<<8)|(55<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1360 = PCMPGTQrr
  { 1361,	7,	1,	0,	"PCMPGTWrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(101<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1361 = PCMPGTWrm
  { 1362,	3,	1,	0,	"PCMPGTWrr", 0, 0|5|(1<<6)|(1<<8)|(101<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1362 = PCMPGTWrr
  { 1363,	7,	0,	0,	"PCMPISTRIArm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(14<<8)|(99<<24), NULL, ImplicitList38, Barriers1, OperandInfo170 },  // Inst #1363 = PCMPISTRIArm
  { 1364,	3,	0,	0,	"PCMPISTRIArr", 0, 0|5|(1<<6)|(14<<8)|(99<<24), NULL, ImplicitList38, Barriers1, OperandInfo171 },  // Inst #1364 = PCMPISTRIArr
  { 1365,	7,	0,	0,	"PCMPISTRICrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(14<<8)|(99<<24), NULL, ImplicitList38, Barriers1, OperandInfo170 },  // Inst #1365 = PCMPISTRICrm
  { 1366,	3,	0,	0,	"PCMPISTRICrr", 0, 0|5|(1<<6)|(14<<8)|(99<<24), NULL, ImplicitList38, Barriers1, OperandInfo171 },  // Inst #1366 = PCMPISTRICrr
  { 1367,	7,	0,	0,	"PCMPISTRIOrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(14<<8)|(99<<24), NULL, ImplicitList38, Barriers1, OperandInfo170 },  // Inst #1367 = PCMPISTRIOrm
  { 1368,	3,	0,	0,	"PCMPISTRIOrr", 0, 0|5|(1<<6)|(14<<8)|(99<<24), NULL, ImplicitList38, Barriers1, OperandInfo171 },  // Inst #1368 = PCMPISTRIOrr
  { 1369,	7,	0,	0,	"PCMPISTRISrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(14<<8)|(99<<24), NULL, ImplicitList38, Barriers1, OperandInfo170 },  // Inst #1369 = PCMPISTRISrm
  { 1370,	3,	0,	0,	"PCMPISTRISrr", 0, 0|5|(1<<6)|(14<<8)|(99<<24), NULL, ImplicitList38, Barriers1, OperandInfo171 },  // Inst #1370 = PCMPISTRISrr
  { 1371,	7,	0,	0,	"PCMPISTRIZrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(14<<8)|(99<<24), NULL, ImplicitList38, Barriers1, OperandInfo170 },  // Inst #1371 = PCMPISTRIZrm
  { 1372,	3,	0,	0,	"PCMPISTRIZrr", 0, 0|5|(1<<6)|(14<<8)|(99<<24), NULL, ImplicitList38, Barriers1, OperandInfo171 },  // Inst #1372 = PCMPISTRIZrr
  { 1373,	7,	0,	0,	"PCMPISTRIrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(14<<8)|(99<<24), NULL, ImplicitList38, Barriers1, OperandInfo170 },  // Inst #1373 = PCMPISTRIrm
  { 1374,	3,	0,	0,	"PCMPISTRIrr", 0, 0|5|(1<<6)|(14<<8)|(99<<24), NULL, ImplicitList38, Barriers1, OperandInfo171 },  // Inst #1374 = PCMPISTRIrr
  { 1375,	8,	1,	0,	"PCMPISTRM128MEM", 0|(1<<TID::MayLoad)|(1<<TID::UsesCustomDAGSchedInserter), 0|(1<<6)|(14<<8), NULL, ImplicitList1, Barriers1, OperandInfo172 },  // Inst #1375 = PCMPISTRM128MEM
  { 1376,	4,	1,	0,	"PCMPISTRM128REG", 0|(1<<TID::UsesCustomDAGSchedInserter), 0|(1<<6)|(14<<8), NULL, ImplicitList1, Barriers1, OperandInfo64 },  // Inst #1376 = PCMPISTRM128REG
  { 1377,	7,	0,	0,	"PCMPISTRM128rm", 0|(1<<TID::UnmodeledSideEffects), 0|6|(1<<6)|(14<<8)|(98<<24), NULL, ImplicitList39, Barriers1, OperandInfo170 },  // Inst #1377 = PCMPISTRM128rm
  { 1378,	3,	0,	0,	"PCMPISTRM128rr", 0|(1<<TID::UnmodeledSideEffects), 0|5|(1<<6)|(14<<8)|(98<<24), NULL, ImplicitList39, Barriers1, OperandInfo171 },  // Inst #1378 = PCMPISTRM128rr
  { 1379,	7,	0,	0,	"PEXTRBmr", 0|(1<<TID::UnmodeledSideEffects), 0|4|(1<<6)|(14<<8)|(1<<13)|(20<<24), NULL, NULL, NULL, OperandInfo91 },  // Inst #1379 = PEXTRBmr
  { 1380,	3,	1,	0,	"PEXTRBrr", 0, 0|3|(1<<6)|(14<<8)|(1<<13)|(20<<24), NULL, NULL, NULL, OperandInfo92 },  // Inst #1380 = PEXTRBrr
  { 1381,	7,	0,	0,	"PEXTRDmr", 0|(1<<TID::MayStore), 0|4|(1<<6)|(14<<8)|(1<<13)|(22<<24), NULL, NULL, NULL, OperandInfo91 },  // Inst #1381 = PEXTRDmr
  { 1382,	3,	1,	0,	"PEXTRDrr", 0, 0|3|(1<<6)|(14<<8)|(1<<13)|(22<<24), NULL, NULL, NULL, OperandInfo92 },  // Inst #1382 = PEXTRDrr
  { 1383,	7,	0,	0,	"PEXTRQmr", 0|(1<<TID::MayStore), 0|4|(1<<6)|(14<<8)|(1<<12)|(1<<13)|(22<<24), NULL, NULL, NULL, OperandInfo91 },  // Inst #1383 = PEXTRQmr
  { 1384,	3,	1,	0,	"PEXTRQrr", 0, 0|3|(1<<6)|(14<<8)|(1<<12)|(1<<13)|(22<<24), NULL, NULL, NULL, OperandInfo173 },  // Inst #1384 = PEXTRQrr
  { 1385,	7,	0,	0,	"PEXTRWmr", 0|(1<<TID::UnmodeledSideEffects), 0|4|(1<<6)|(14<<8)|(1<<13)|(21<<24), NULL, NULL, NULL, OperandInfo91 },  // Inst #1385 = PEXTRWmr
  { 1386,	3,	1,	0,	"PEXTRWri", 0, 0|5|(1<<6)|(1<<8)|(1<<13)|(197<<24), NULL, NULL, NULL, OperandInfo92 },  // Inst #1386 = PEXTRWri
  { 1387,	7,	1,	0,	"PHADDDrm128", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(2<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1387 = PHADDDrm128
  { 1388,	7,	1,	0,	"PHADDDrm64", 0|(1<<TID::MayLoad), 0|6|(13<<8)|(2<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #1388 = PHADDDrm64
  { 1389,	3,	1,	0,	"PHADDDrr128", 0, 0|5|(1<<6)|(13<<8)|(2<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1389 = PHADDDrr128
  { 1390,	3,	1,	0,	"PHADDDrr64", 0, 0|5|(13<<8)|(2<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #1390 = PHADDDrr64
  { 1391,	7,	1,	0,	"PHADDSWrm128", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(3<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1391 = PHADDSWrm128
  { 1392,	7,	1,	0,	"PHADDSWrm64", 0|(1<<TID::MayLoad), 0|6|(13<<8)|(3<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #1392 = PHADDSWrm64
  { 1393,	3,	1,	0,	"PHADDSWrr128", 0, 0|5|(1<<6)|(13<<8)|(3<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1393 = PHADDSWrr128
  { 1394,	3,	1,	0,	"PHADDSWrr64", 0, 0|5|(13<<8)|(3<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #1394 = PHADDSWrr64
  { 1395,	7,	1,	0,	"PHADDWrm128", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(1<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1395 = PHADDWrm128
  { 1396,	7,	1,	0,	"PHADDWrm64", 0|(1<<TID::MayLoad), 0|6|(13<<8)|(1<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #1396 = PHADDWrm64
  { 1397,	3,	1,	0,	"PHADDWrr128", 0, 0|5|(1<<6)|(13<<8)|(1<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1397 = PHADDWrr128
  { 1398,	3,	1,	0,	"PHADDWrr64", 0, 0|5|(13<<8)|(1<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #1398 = PHADDWrr64
  { 1399,	6,	1,	0,	"PHMINPOSUWrm128", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(65<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1399 = PHMINPOSUWrm128
  { 1400,	2,	1,	0,	"PHMINPOSUWrr128", 0, 0|5|(1<<6)|(13<<8)|(65<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1400 = PHMINPOSUWrr128
  { 1401,	7,	1,	0,	"PHSUBDrm128", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(6<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1401 = PHSUBDrm128
  { 1402,	7,	1,	0,	"PHSUBDrm64", 0|(1<<TID::MayLoad), 0|6|(13<<8)|(6<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #1402 = PHSUBDrm64
  { 1403,	3,	1,	0,	"PHSUBDrr128", 0, 0|5|(1<<6)|(13<<8)|(6<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1403 = PHSUBDrr128
  { 1404,	3,	1,	0,	"PHSUBDrr64", 0, 0|5|(13<<8)|(6<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #1404 = PHSUBDrr64
  { 1405,	7,	1,	0,	"PHSUBSWrm128", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(7<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1405 = PHSUBSWrm128
  { 1406,	7,	1,	0,	"PHSUBSWrm64", 0|(1<<TID::MayLoad), 0|6|(13<<8)|(7<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #1406 = PHSUBSWrm64
  { 1407,	3,	1,	0,	"PHSUBSWrr128", 0, 0|5|(1<<6)|(13<<8)|(7<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1407 = PHSUBSWrr128
  { 1408,	3,	1,	0,	"PHSUBSWrr64", 0, 0|5|(13<<8)|(7<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #1408 = PHSUBSWrr64
  { 1409,	7,	1,	0,	"PHSUBWrm128", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(5<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1409 = PHSUBWrm128
  { 1410,	7,	1,	0,	"PHSUBWrm64", 0|(1<<TID::MayLoad), 0|6|(13<<8)|(5<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #1410 = PHSUBWrm64
  { 1411,	3,	1,	0,	"PHSUBWrr128", 0, 0|5|(1<<6)|(13<<8)|(5<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1411 = PHSUBWrr128
  { 1412,	3,	1,	0,	"PHSUBWrr64", 0, 0|5|(13<<8)|(5<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #1412 = PHSUBWrr64
  { 1413,	8,	1,	0,	"PINSRBrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(14<<8)|(1<<13)|(32<<24), NULL, NULL, NULL, OperandInfo43 },  // Inst #1413 = PINSRBrm
  { 1414,	4,	1,	0,	"PINSRBrr", 0, 0|5|(1<<6)|(14<<8)|(1<<13)|(32<<24), NULL, NULL, NULL, OperandInfo174 },  // Inst #1414 = PINSRBrr
  { 1415,	8,	1,	0,	"PINSRDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(14<<8)|(1<<13)|(34<<24), NULL, NULL, NULL, OperandInfo43 },  // Inst #1415 = PINSRDrm
  { 1416,	4,	1,	0,	"PINSRDrr", 0, 0|5|(1<<6)|(14<<8)|(1<<13)|(34<<24), NULL, NULL, NULL, OperandInfo174 },  // Inst #1416 = PINSRDrr
  { 1417,	8,	1,	0,	"PINSRQrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(14<<8)|(1<<12)|(1<<13)|(34<<24), NULL, NULL, NULL, OperandInfo43 },  // Inst #1417 = PINSRQrm
  { 1418,	4,	1,	0,	"PINSRQrr", 0, 0|5|(1<<6)|(14<<8)|(1<<12)|(1<<13)|(34<<24), NULL, NULL, NULL, OperandInfo175 },  // Inst #1418 = PINSRQrr
  { 1419,	8,	1,	0,	"PINSRWrmi", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(1<<13)|(196<<24), NULL, NULL, NULL, OperandInfo43 },  // Inst #1419 = PINSRWrmi
  { 1420,	4,	1,	0,	"PINSRWrri", 0, 0|5|(1<<6)|(1<<8)|(1<<13)|(196<<24), NULL, NULL, NULL, OperandInfo174 },  // Inst #1420 = PINSRWrri
  { 1421,	7,	1,	0,	"PMADDUBSWrm128", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(4<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1421 = PMADDUBSWrm128
  { 1422,	7,	1,	0,	"PMADDUBSWrm64", 0|(1<<TID::MayLoad), 0|6|(13<<8)|(4<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #1422 = PMADDUBSWrm64
  { 1423,	3,	1,	0,	"PMADDUBSWrr128", 0, 0|5|(1<<6)|(13<<8)|(4<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1423 = PMADDUBSWrr128
  { 1424,	3,	1,	0,	"PMADDUBSWrr64", 0, 0|5|(13<<8)|(4<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #1424 = PMADDUBSWrr64
  { 1425,	7,	1,	0,	"PMADDWDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(245<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1425 = PMADDWDrm
  { 1426,	3,	1,	0,	"PMADDWDrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(245<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1426 = PMADDWDrr
  { 1427,	7,	1,	0,	"PMAXSBrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(60<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1427 = PMAXSBrm
  { 1428,	3,	1,	0,	"PMAXSBrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(13<<8)|(60<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1428 = PMAXSBrr
  { 1429,	7,	1,	0,	"PMAXSDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(61<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1429 = PMAXSDrm
  { 1430,	3,	1,	0,	"PMAXSDrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(13<<8)|(61<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1430 = PMAXSDrr
  { 1431,	7,	1,	0,	"PMAXSWrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(238<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1431 = PMAXSWrm
  { 1432,	3,	1,	0,	"PMAXSWrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(238<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1432 = PMAXSWrr
  { 1433,	7,	1,	0,	"PMAXUBrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(222<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1433 = PMAXUBrm
  { 1434,	3,	1,	0,	"PMAXUBrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(222<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1434 = PMAXUBrr
  { 1435,	7,	1,	0,	"PMAXUDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(63<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1435 = PMAXUDrm
  { 1436,	3,	1,	0,	"PMAXUDrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(13<<8)|(63<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1436 = PMAXUDrr
  { 1437,	7,	1,	0,	"PMAXUWrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(62<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1437 = PMAXUWrm
  { 1438,	3,	1,	0,	"PMAXUWrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(13<<8)|(62<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1438 = PMAXUWrr
  { 1439,	7,	1,	0,	"PMINSBrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(56<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1439 = PMINSBrm
  { 1440,	3,	1,	0,	"PMINSBrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(13<<8)|(56<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1440 = PMINSBrr
  { 1441,	7,	1,	0,	"PMINSDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(57<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1441 = PMINSDrm
  { 1442,	3,	1,	0,	"PMINSDrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(13<<8)|(57<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1442 = PMINSDrr
  { 1443,	7,	1,	0,	"PMINSWrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(234<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1443 = PMINSWrm
  { 1444,	3,	1,	0,	"PMINSWrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(234<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1444 = PMINSWrr
  { 1445,	7,	1,	0,	"PMINUBrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(218<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1445 = PMINUBrm
  { 1446,	3,	1,	0,	"PMINUBrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(218<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1446 = PMINUBrr
  { 1447,	7,	1,	0,	"PMINUDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(59<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1447 = PMINUDrm
  { 1448,	3,	1,	0,	"PMINUDrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(13<<8)|(59<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1448 = PMINUDrr
  { 1449,	7,	1,	0,	"PMINUWrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(58<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1449 = PMINUWrm
  { 1450,	3,	1,	0,	"PMINUWrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(13<<8)|(58<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1450 = PMINUWrr
  { 1451,	2,	1,	0,	"PMOVMSKBrr", 0, 0|5|(1<<6)|(1<<8)|(215<<24), NULL, NULL, NULL, OperandInfo120 },  // Inst #1451 = PMOVMSKBrr
  { 1452,	6,	1,	0,	"PMOVSXBDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(33<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1452 = PMOVSXBDrm
  { 1453,	2,	1,	0,	"PMOVSXBDrr", 0, 0|5|(1<<6)|(13<<8)|(33<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1453 = PMOVSXBDrr
  { 1454,	6,	1,	0,	"PMOVSXBQrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(34<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1454 = PMOVSXBQrm
  { 1455,	2,	1,	0,	"PMOVSXBQrr", 0, 0|5|(1<<6)|(13<<8)|(34<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1455 = PMOVSXBQrr
  { 1456,	6,	1,	0,	"PMOVSXBWrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(32<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1456 = PMOVSXBWrm
  { 1457,	2,	1,	0,	"PMOVSXBWrr", 0, 0|5|(1<<6)|(13<<8)|(32<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1457 = PMOVSXBWrr
  { 1458,	6,	1,	0,	"PMOVSXDQrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(37<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1458 = PMOVSXDQrm
  { 1459,	2,	1,	0,	"PMOVSXDQrr", 0, 0|5|(1<<6)|(13<<8)|(37<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1459 = PMOVSXDQrr
  { 1460,	6,	1,	0,	"PMOVSXWDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(35<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1460 = PMOVSXWDrm
  { 1461,	2,	1,	0,	"PMOVSXWDrr", 0, 0|5|(1<<6)|(13<<8)|(35<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1461 = PMOVSXWDrr
  { 1462,	6,	1,	0,	"PMOVSXWQrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(36<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1462 = PMOVSXWQrm
  { 1463,	2,	1,	0,	"PMOVSXWQrr", 0, 0|5|(1<<6)|(13<<8)|(36<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1463 = PMOVSXWQrr
  { 1464,	6,	1,	0,	"PMOVZXBDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(49<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1464 = PMOVZXBDrm
  { 1465,	2,	1,	0,	"PMOVZXBDrr", 0, 0|5|(1<<6)|(13<<8)|(49<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1465 = PMOVZXBDrr
  { 1466,	6,	1,	0,	"PMOVZXBQrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(50<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1466 = PMOVZXBQrm
  { 1467,	2,	1,	0,	"PMOVZXBQrr", 0, 0|5|(1<<6)|(13<<8)|(50<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1467 = PMOVZXBQrr
  { 1468,	6,	1,	0,	"PMOVZXBWrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(48<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1468 = PMOVZXBWrm
  { 1469,	2,	1,	0,	"PMOVZXBWrr", 0, 0|5|(1<<6)|(13<<8)|(48<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1469 = PMOVZXBWrr
  { 1470,	6,	1,	0,	"PMOVZXDQrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(53<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1470 = PMOVZXDQrm
  { 1471,	2,	1,	0,	"PMOVZXDQrr", 0, 0|5|(1<<6)|(13<<8)|(53<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1471 = PMOVZXDQrr
  { 1472,	6,	1,	0,	"PMOVZXWDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(51<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1472 = PMOVZXWDrm
  { 1473,	2,	1,	0,	"PMOVZXWDrr", 0, 0|5|(1<<6)|(13<<8)|(51<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1473 = PMOVZXWDrr
  { 1474,	6,	1,	0,	"PMOVZXWQrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(52<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1474 = PMOVZXWQrm
  { 1475,	2,	1,	0,	"PMOVZXWQrr", 0, 0|5|(1<<6)|(13<<8)|(52<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1475 = PMOVZXWQrr
  { 1476,	7,	1,	0,	"PMULDQrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(40<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1476 = PMULDQrm
  { 1477,	3,	1,	0,	"PMULDQrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(13<<8)|(40<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1477 = PMULDQrr
  { 1478,	7,	1,	0,	"PMULHRSWrm128", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(11<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1478 = PMULHRSWrm128
  { 1479,	7,	1,	0,	"PMULHRSWrm64", 0|(1<<TID::MayLoad), 0|6|(13<<8)|(11<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #1479 = PMULHRSWrm64
  { 1480,	3,	1,	0,	"PMULHRSWrr128", 0|(1<<TID::Commutable), 0|5|(1<<6)|(13<<8)|(11<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1480 = PMULHRSWrr128
  { 1481,	3,	1,	0,	"PMULHRSWrr64", 0|(1<<TID::Commutable), 0|5|(13<<8)|(11<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #1481 = PMULHRSWrr64
  { 1482,	7,	1,	0,	"PMULHUWrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(228<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1482 = PMULHUWrm
  { 1483,	3,	1,	0,	"PMULHUWrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(228<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1483 = PMULHUWrr
  { 1484,	7,	1,	0,	"PMULHWrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(229<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1484 = PMULHWrm
  { 1485,	3,	1,	0,	"PMULHWrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(229<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1485 = PMULHWrr
  { 1486,	7,	1,	0,	"PMULLDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(64<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1486 = PMULLDrm
  { 1487,	7,	1,	0,	"PMULLDrm_int", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(64<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1487 = PMULLDrm_int
  { 1488,	3,	1,	0,	"PMULLDrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(13<<8)|(64<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1488 = PMULLDrr
  { 1489,	3,	1,	0,	"PMULLDrr_int", 0|(1<<TID::Commutable), 0|5|(1<<6)|(13<<8)|(64<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1489 = PMULLDrr_int
  { 1490,	7,	1,	0,	"PMULLWrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(213<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1490 = PMULLWrm
  { 1491,	3,	1,	0,	"PMULLWrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(213<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1491 = PMULLWrr
  { 1492,	7,	1,	0,	"PMULUDQrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(244<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1492 = PMULUDQrm
  { 1493,	3,	1,	0,	"PMULUDQrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(244<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1493 = PMULUDQrr
  { 1494,	1,	1,	0,	"POP32r", 0|(1<<TID::MayLoad), 0|2|(88<<24), ImplicitList2, ImplicitList2, NULL, OperandInfo56 },  // Inst #1494 = POP32r
  { 1495,	1,	1,	0,	"POP64r", 0|(1<<TID::MayLoad), 0|2|(88<<24), ImplicitList4, ImplicitList4, NULL, OperandInfo57 },  // Inst #1495 = POP64r
  { 1496,	0,	0,	0,	"POPFD", 0|(1<<TID::MayLoad), 0|1|(157<<24), ImplicitList2, ImplicitList3, Barriers1, 0 },  // Inst #1496 = POPFD
  { 1497,	0,	0,	0,	"POPFQ", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|1|(1<<12)|(157<<24), ImplicitList4, ImplicitList5, Barriers1, 0 },  // Inst #1497 = POPFQ
  { 1498,	7,	1,	0,	"PORrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(235<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1498 = PORrm
  { 1499,	3,	1,	0,	"PORrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(235<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1499 = PORrr
  { 1500,	5,	0,	0,	"PREFETCHNTA", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|24|(1<<8)|(24<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #1500 = PREFETCHNTA
  { 1501,	5,	0,	0,	"PREFETCHT0", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|25|(1<<8)|(24<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #1501 = PREFETCHT0
  { 1502,	5,	0,	0,	"PREFETCHT1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|26|(1<<8)|(24<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #1502 = PREFETCHT1
  { 1503,	5,	0,	0,	"PREFETCHT2", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|27|(1<<8)|(24<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #1503 = PREFETCHT2
  { 1504,	7,	1,	0,	"PSADBWrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(246<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1504 = PSADBWrm
  { 1505,	3,	1,	0,	"PSADBWrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(246<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1505 = PSADBWrr
  { 1506,	7,	1,	0,	"PSHUFBrm128", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8), NULL, NULL, NULL, OperandInfo23 },  // Inst #1506 = PSHUFBrm128
  { 1507,	7,	1,	0,	"PSHUFBrm64", 0|(1<<TID::MayLoad), 0|6|(13<<8), NULL, NULL, NULL, OperandInfo131 },  // Inst #1507 = PSHUFBrm64
  { 1508,	3,	1,	0,	"PSHUFBrr128", 0, 0|5|(1<<6)|(13<<8), NULL, NULL, NULL, OperandInfo24 },  // Inst #1508 = PSHUFBrr128
  { 1509,	3,	1,	0,	"PSHUFBrr64", 0, 0|5|(13<<8), NULL, NULL, NULL, OperandInfo132 },  // Inst #1509 = PSHUFBrr64
  { 1510,	7,	1,	0,	"PSHUFDmi", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(1<<13)|(112<<24), NULL, NULL, NULL, OperandInfo170 },  // Inst #1510 = PSHUFDmi
  { 1511,	3,	1,	0,	"PSHUFDri", 0, 0|5|(1<<6)|(1<<8)|(1<<13)|(112<<24), NULL, NULL, NULL, OperandInfo171 },  // Inst #1511 = PSHUFDri
  { 1512,	7,	1,	0,	"PSHUFHWmi", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(1<<13)|(112<<24), NULL, NULL, NULL, OperandInfo170 },  // Inst #1512 = PSHUFHWmi
  { 1513,	3,	1,	0,	"PSHUFHWri", 0, 0|5|(12<<8)|(1<<13)|(112<<24), NULL, NULL, NULL, OperandInfo171 },  // Inst #1513 = PSHUFHWri
  { 1514,	7,	1,	0,	"PSHUFLWmi", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(1<<13)|(112<<24), NULL, NULL, NULL, OperandInfo170 },  // Inst #1514 = PSHUFLWmi
  { 1515,	3,	1,	0,	"PSHUFLWri", 0, 0|5|(11<<8)|(1<<13)|(112<<24), NULL, NULL, NULL, OperandInfo171 },  // Inst #1515 = PSHUFLWri
  { 1516,	7,	1,	0,	"PSIGNBrm128", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(8<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1516 = PSIGNBrm128
  { 1517,	7,	1,	0,	"PSIGNBrm64", 0|(1<<TID::MayLoad), 0|6|(13<<8)|(8<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #1517 = PSIGNBrm64
  { 1518,	3,	1,	0,	"PSIGNBrr128", 0, 0|5|(1<<6)|(13<<8)|(8<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1518 = PSIGNBrr128
  { 1519,	3,	1,	0,	"PSIGNBrr64", 0, 0|5|(13<<8)|(8<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #1519 = PSIGNBrr64
  { 1520,	7,	1,	0,	"PSIGNDrm128", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(10<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1520 = PSIGNDrm128
  { 1521,	7,	1,	0,	"PSIGNDrm64", 0|(1<<TID::MayLoad), 0|6|(13<<8)|(10<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #1521 = PSIGNDrm64
  { 1522,	3,	1,	0,	"PSIGNDrr128", 0, 0|5|(1<<6)|(13<<8)|(10<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1522 = PSIGNDrr128
  { 1523,	3,	1,	0,	"PSIGNDrr64", 0, 0|5|(13<<8)|(10<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #1523 = PSIGNDrr64
  { 1524,	7,	1,	0,	"PSIGNWrm128", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(9<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1524 = PSIGNWrm128
  { 1525,	7,	1,	0,	"PSIGNWrm64", 0|(1<<TID::MayLoad), 0|6|(13<<8)|(9<<24), NULL, NULL, NULL, OperandInfo131 },  // Inst #1525 = PSIGNWrm64
  { 1526,	3,	1,	0,	"PSIGNWrr128", 0, 0|5|(1<<6)|(13<<8)|(9<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1526 = PSIGNWrr128
  { 1527,	3,	1,	0,	"PSIGNWrr64", 0, 0|5|(13<<8)|(9<<24), NULL, NULL, NULL, OperandInfo132 },  // Inst #1527 = PSIGNWrr64
  { 1528,	3,	1,	0,	"PSLLDQri", 0, 0|23|(1<<6)|(1<<8)|(1<<13)|(115<<24), NULL, NULL, NULL, OperandInfo176 },  // Inst #1528 = PSLLDQri
  { 1529,	3,	1,	0,	"PSLLDri", 0, 0|22|(1<<6)|(1<<8)|(1<<13)|(114<<24), NULL, NULL, NULL, OperandInfo176 },  // Inst #1529 = PSLLDri
  { 1530,	7,	1,	0,	"PSLLDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(242<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1530 = PSLLDrm
  { 1531,	3,	1,	0,	"PSLLDrr", 0, 0|5|(1<<6)|(1<<8)|(242<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1531 = PSLLDrr
  { 1532,	3,	1,	0,	"PSLLQri", 0, 0|22|(1<<6)|(1<<8)|(1<<13)|(115<<24), NULL, NULL, NULL, OperandInfo176 },  // Inst #1532 = PSLLQri
  { 1533,	7,	1,	0,	"PSLLQrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(243<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1533 = PSLLQrm
  { 1534,	3,	1,	0,	"PSLLQrr", 0, 0|5|(1<<6)|(1<<8)|(243<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1534 = PSLLQrr
  { 1535,	3,	1,	0,	"PSLLWri", 0, 0|22|(1<<6)|(1<<8)|(1<<13)|(113<<24), NULL, NULL, NULL, OperandInfo176 },  // Inst #1535 = PSLLWri
  { 1536,	7,	1,	0,	"PSLLWrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(241<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1536 = PSLLWrm
  { 1537,	3,	1,	0,	"PSLLWrr", 0, 0|5|(1<<6)|(1<<8)|(241<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1537 = PSLLWrr
  { 1538,	3,	1,	0,	"PSRADri", 0, 0|20|(1<<6)|(1<<8)|(1<<13)|(114<<24), NULL, NULL, NULL, OperandInfo176 },  // Inst #1538 = PSRADri
  { 1539,	7,	1,	0,	"PSRADrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(226<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1539 = PSRADrm
  { 1540,	3,	1,	0,	"PSRADrr", 0, 0|5|(1<<6)|(1<<8)|(226<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1540 = PSRADrr
  { 1541,	3,	1,	0,	"PSRAWri", 0, 0|20|(1<<6)|(1<<8)|(1<<13)|(113<<24), NULL, NULL, NULL, OperandInfo176 },  // Inst #1541 = PSRAWri
  { 1542,	7,	1,	0,	"PSRAWrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(225<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1542 = PSRAWrm
  { 1543,	3,	1,	0,	"PSRAWrr", 0, 0|5|(1<<6)|(1<<8)|(225<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1543 = PSRAWrr
  { 1544,	3,	1,	0,	"PSRLDQri", 0, 0|19|(1<<6)|(1<<8)|(1<<13)|(115<<24), NULL, NULL, NULL, OperandInfo176 },  // Inst #1544 = PSRLDQri
  { 1545,	3,	1,	0,	"PSRLDri", 0, 0|18|(1<<6)|(1<<8)|(1<<13)|(114<<24), NULL, NULL, NULL, OperandInfo176 },  // Inst #1545 = PSRLDri
  { 1546,	7,	1,	0,	"PSRLDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(210<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1546 = PSRLDrm
  { 1547,	3,	1,	0,	"PSRLDrr", 0, 0|5|(1<<6)|(1<<8)|(210<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1547 = PSRLDrr
  { 1548,	3,	1,	0,	"PSRLQri", 0, 0|18|(1<<6)|(1<<8)|(1<<13)|(115<<24), NULL, NULL, NULL, OperandInfo176 },  // Inst #1548 = PSRLQri
  { 1549,	7,	1,	0,	"PSRLQrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(211<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1549 = PSRLQrm
  { 1550,	3,	1,	0,	"PSRLQrr", 0, 0|5|(1<<6)|(1<<8)|(211<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1550 = PSRLQrr
  { 1551,	3,	1,	0,	"PSRLWri", 0, 0|18|(1<<6)|(1<<8)|(1<<13)|(113<<24), NULL, NULL, NULL, OperandInfo176 },  // Inst #1551 = PSRLWri
  { 1552,	7,	1,	0,	"PSRLWrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(209<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1552 = PSRLWrm
  { 1553,	3,	1,	0,	"PSRLWrr", 0, 0|5|(1<<6)|(1<<8)|(209<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1553 = PSRLWrr
  { 1554,	7,	1,	0,	"PSUBBrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(248<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1554 = PSUBBrm
  { 1555,	3,	1,	0,	"PSUBBrr", 0, 0|5|(1<<6)|(1<<8)|(248<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1555 = PSUBBrr
  { 1556,	7,	1,	0,	"PSUBDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(250<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1556 = PSUBDrm
  { 1557,	3,	1,	0,	"PSUBDrr", 0, 0|5|(1<<6)|(1<<8)|(250<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1557 = PSUBDrr
  { 1558,	7,	1,	0,	"PSUBQrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(251<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1558 = PSUBQrm
  { 1559,	3,	1,	0,	"PSUBQrr", 0, 0|5|(1<<6)|(1<<8)|(251<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1559 = PSUBQrr
  { 1560,	7,	1,	0,	"PSUBSBrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(232<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1560 = PSUBSBrm
  { 1561,	3,	1,	0,	"PSUBSBrr", 0, 0|5|(1<<6)|(1<<8)|(232<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1561 = PSUBSBrr
  { 1562,	7,	1,	0,	"PSUBSWrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(233<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1562 = PSUBSWrm
  { 1563,	3,	1,	0,	"PSUBSWrr", 0, 0|5|(1<<6)|(1<<8)|(233<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1563 = PSUBSWrr
  { 1564,	7,	1,	0,	"PSUBUSBrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(216<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1564 = PSUBUSBrm
  { 1565,	3,	1,	0,	"PSUBUSBrr", 0, 0|5|(1<<6)|(1<<8)|(216<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1565 = PSUBUSBrr
  { 1566,	7,	1,	0,	"PSUBUSWrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(217<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1566 = PSUBUSWrm
  { 1567,	3,	1,	0,	"PSUBUSWrr", 0, 0|5|(1<<6)|(1<<8)|(217<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1567 = PSUBUSWrr
  { 1568,	7,	1,	0,	"PSUBWrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(249<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1568 = PSUBWrm
  { 1569,	3,	1,	0,	"PSUBWrr", 0, 0|5|(1<<6)|(1<<8)|(249<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1569 = PSUBWrr
  { 1570,	6,	0,	0,	"PTESTrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(13<<8)|(23<<24), NULL, ImplicitList1, Barriers1, OperandInfo113 },  // Inst #1570 = PTESTrm
  { 1571,	2,	0,	0,	"PTESTrr", 0, 0|5|(1<<6)|(13<<8)|(23<<24), NULL, ImplicitList1, Barriers1, OperandInfo114 },  // Inst #1571 = PTESTrr
  { 1572,	7,	1,	0,	"PUNPCKHBWrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(104<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1572 = PUNPCKHBWrm
  { 1573,	3,	1,	0,	"PUNPCKHBWrr", 0, 0|5|(1<<6)|(1<<8)|(104<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1573 = PUNPCKHBWrr
  { 1574,	7,	1,	0,	"PUNPCKHDQrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(106<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1574 = PUNPCKHDQrm
  { 1575,	3,	1,	0,	"PUNPCKHDQrr", 0, 0|5|(1<<6)|(1<<8)|(106<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1575 = PUNPCKHDQrr
  { 1576,	7,	1,	0,	"PUNPCKHQDQrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(109<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1576 = PUNPCKHQDQrm
  { 1577,	3,	1,	0,	"PUNPCKHQDQrr", 0, 0|5|(1<<6)|(1<<8)|(109<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1577 = PUNPCKHQDQrr
  { 1578,	7,	1,	0,	"PUNPCKHWDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(105<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1578 = PUNPCKHWDrm
  { 1579,	3,	1,	0,	"PUNPCKHWDrr", 0, 0|5|(1<<6)|(1<<8)|(105<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1579 = PUNPCKHWDrr
  { 1580,	7,	1,	0,	"PUNPCKLBWrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(96<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1580 = PUNPCKLBWrm
  { 1581,	3,	1,	0,	"PUNPCKLBWrr", 0, 0|5|(1<<6)|(1<<8)|(96<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1581 = PUNPCKLBWrr
  { 1582,	7,	1,	0,	"PUNPCKLDQrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(98<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1582 = PUNPCKLDQrm
  { 1583,	3,	1,	0,	"PUNPCKLDQrr", 0, 0|5|(1<<6)|(1<<8)|(98<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1583 = PUNPCKLDQrr
  { 1584,	7,	1,	0,	"PUNPCKLQDQrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(108<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1584 = PUNPCKLQDQrm
  { 1585,	3,	1,	0,	"PUNPCKLQDQrr", 0, 0|5|(1<<6)|(1<<8)|(108<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1585 = PUNPCKLQDQrr
  { 1586,	7,	1,	0,	"PUNPCKLWDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(97<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1586 = PUNPCKLWDrm
  { 1587,	3,	1,	0,	"PUNPCKLWDrr", 0, 0|5|(1<<6)|(1<<8)|(97<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1587 = PUNPCKLWDrr
  { 1588,	1,	0,	0,	"PUSH32i16", 0|(1<<TID::MayStore), 0|1|(2<<13)|(104<<24), ImplicitList2, ImplicitList2, NULL, OperandInfo22 },  // Inst #1588 = PUSH32i16
  { 1589,	1,	0,	0,	"PUSH32i32", 0|(1<<TID::MayStore), 0|1|(3<<13)|(104<<24), ImplicitList2, ImplicitList2, NULL, OperandInfo22 },  // Inst #1589 = PUSH32i32
  { 1590,	1,	0,	0,	"PUSH32i8", 0|(1<<TID::MayStore), 0|1|(1<<13)|(106<<24), ImplicitList2, ImplicitList2, NULL, OperandInfo22 },  // Inst #1590 = PUSH32i8
  { 1591,	1,	0,	0,	"PUSH32r", 0|(1<<TID::MayStore), 0|2|(80<<24), ImplicitList2, ImplicitList2, NULL, OperandInfo56 },  // Inst #1591 = PUSH32r
  { 1592,	1,	0,	0,	"PUSH64i16", 0|(1<<TID::MayStore), 0|1|(2<<13)|(104<<24), ImplicitList4, ImplicitList4, NULL, OperandInfo22 },  // Inst #1592 = PUSH64i16
  { 1593,	1,	0,	0,	"PUSH64i32", 0|(1<<TID::MayStore), 0|1|(3<<13)|(104<<24), ImplicitList4, ImplicitList4, NULL, OperandInfo22 },  // Inst #1593 = PUSH64i32
  { 1594,	1,	0,	0,	"PUSH64i8", 0|(1<<TID::MayStore), 0|1|(1<<13)|(106<<24), ImplicitList4, ImplicitList4, NULL, OperandInfo22 },  // Inst #1594 = PUSH64i8
  { 1595,	1,	0,	0,	"PUSH64r", 0|(1<<TID::MayStore), 0|2|(80<<24), ImplicitList4, ImplicitList4, NULL, OperandInfo57 },  // Inst #1595 = PUSH64r
  { 1596,	0,	0,	0,	"PUSHFD", 0|(1<<TID::MayStore), 0|1|(156<<24), ImplicitList3, ImplicitList2, NULL, 0 },  // Inst #1596 = PUSHFD
  { 1597,	0,	0,	0,	"PUSHFQ", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|1|(156<<24), ImplicitList5, ImplicitList4, NULL, 0 },  // Inst #1597 = PUSHFQ
  { 1598,	7,	1,	0,	"PXORrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(239<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1598 = PXORrm
  { 1599,	3,	1,	0,	"PXORrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(239<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1599 = PXORrr
  { 1600,	6,	1,	0,	"RCPPSm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(83<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1600 = RCPPSm
  { 1601,	6,	1,	0,	"RCPPSm_Int", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(83<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1601 = RCPPSm_Int
  { 1602,	2,	1,	0,	"RCPPSr", 0, 0|5|(1<<8)|(83<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1602 = RCPPSr
  { 1603,	2,	1,	0,	"RCPPSr_Int", 0, 0|5|(1<<8)|(83<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1603 = RCPPSr_Int
  { 1604,	6,	1,	0,	"RCPSSm", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(83<<24), NULL, NULL, NULL, OperandInfo75 },  // Inst #1604 = RCPSSm
  { 1605,	6,	1,	0,	"RCPSSm_Int", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(83<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1605 = RCPSSm_Int
  { 1606,	2,	1,	0,	"RCPSSr", 0, 0|5|(12<<8)|(83<<24), NULL, NULL, NULL, OperandInfo102 },  // Inst #1606 = RCPSSr
  { 1607,	2,	1,	0,	"RCPSSr_Int", 0, 0|5|(12<<8)|(83<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1607 = RCPSSr_Int
  { 1608,	0,	0,	0,	"RDTSC", 0|(1<<TID::UnmodeledSideEffects), 0|1|(1<<8)|(49<<24), NULL, ImplicitList16, NULL, 0 },  // Inst #1608 = RDTSC
  { 1609,	0,	0,	0,	"REP_MOVSB", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|1|(2<<8)|(164<<24), ImplicitList40, ImplicitList40, NULL, 0 },  // Inst #1609 = REP_MOVSB
  { 1610,	0,	0,	0,	"REP_MOVSD", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|1|(2<<8)|(165<<24), ImplicitList40, ImplicitList40, NULL, 0 },  // Inst #1610 = REP_MOVSD
  { 1611,	0,	0,	0,	"REP_MOVSQ", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|1|(2<<8)|(1<<12)|(165<<24), ImplicitList41, ImplicitList41, NULL, 0 },  // Inst #1611 = REP_MOVSQ
  { 1612,	0,	0,	0,	"REP_MOVSW", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|1|(1<<6)|(2<<8)|(165<<24), ImplicitList40, ImplicitList40, NULL, 0 },  // Inst #1612 = REP_MOVSW
  { 1613,	0,	0,	0,	"REP_STOSB", 0|(1<<TID::MayStore), 0|1|(2<<8)|(170<<24), ImplicitList42, ImplicitList43, NULL, 0 },  // Inst #1613 = REP_STOSB
  { 1614,	0,	0,	0,	"REP_STOSD", 0|(1<<TID::MayStore), 0|1|(2<<8)|(171<<24), ImplicitList44, ImplicitList43, NULL, 0 },  // Inst #1614 = REP_STOSD
  { 1615,	0,	0,	0,	"REP_STOSQ", 0|(1<<TID::MayStore), 0|1|(2<<8)|(1<<12)|(171<<24), ImplicitList45, ImplicitList46, NULL, 0 },  // Inst #1615 = REP_STOSQ
  { 1616,	0,	0,	0,	"REP_STOSW", 0|(1<<TID::MayStore), 0|1|(1<<6)|(2<<8)|(171<<24), ImplicitList47, ImplicitList43, NULL, 0 },  // Inst #1616 = REP_STOSW
  { 1617,	0,	0,	0,	"RET", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Terminator)|(1<<TID::Variadic), 0|1|(7<<16)|(195<<24), NULL, NULL, NULL, 0 },  // Inst #1617 = RET
  { 1618,	1,	0,	0,	"RETI", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Terminator)|(1<<TID::Variadic), 0|1|(2<<13)|(7<<16)|(194<<24), NULL, NULL, NULL, OperandInfo22 },  // Inst #1618 = RETI
  { 1619,	5,	0,	0,	"ROL16m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|24|(1<<6)|(209<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1619 = ROL16m1
  { 1620,	5,	0,	0,	"ROL16mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|24|(1<<6)|(211<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1620 = ROL16mCL
  { 1621,	6,	0,	0,	"ROL16mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|24|(1<<6)|(1<<13)|(193<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1621 = ROL16mi
  { 1622,	2,	1,	0,	"ROL16r1", 0, 0|16|(1<<6)|(209<<24), NULL, ImplicitList1, Barriers1, OperandInfo87 },  // Inst #1622 = ROL16r1
  { 1623,	2,	1,	0,	"ROL16rCL", 0, 0|16|(1<<6)|(211<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo87 },  // Inst #1623 = ROL16rCL
  { 1624,	3,	1,	0,	"ROL16ri", 0, 0|16|(1<<6)|(1<<13)|(193<<24), NULL, ImplicitList1, Barriers1, OperandInfo7 },  // Inst #1624 = ROL16ri
  { 1625,	5,	0,	0,	"ROL32m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|24|(209<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1625 = ROL32m1
  { 1626,	5,	0,	0,	"ROL32mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|24|(211<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1626 = ROL32mCL
  { 1627,	6,	0,	0,	"ROL32mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|24|(1<<13)|(193<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1627 = ROL32mi
  { 1628,	2,	1,	0,	"ROL32r1", 0, 0|16|(209<<24), NULL, ImplicitList1, Barriers1, OperandInfo51 },  // Inst #1628 = ROL32r1
  { 1629,	2,	1,	0,	"ROL32rCL", 0, 0|16|(211<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo51 },  // Inst #1629 = ROL32rCL
  { 1630,	3,	1,	0,	"ROL32ri", 0, 0|16|(1<<13)|(193<<24), NULL, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #1630 = ROL32ri
  { 1631,	5,	0,	0,	"ROL64m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|24|(1<<12)|(209<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1631 = ROL64m1
  { 1632,	5,	0,	0,	"ROL64mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|24|(211<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1632 = ROL64mCL
  { 1633,	6,	0,	0,	"ROL64mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|24|(1<<12)|(1<<13)|(193<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1633 = ROL64mi
  { 1634,	2,	1,	0,	"ROL64r1", 0, 0|16|(1<<12)|(209<<24), NULL, ImplicitList1, Barriers1, OperandInfo52 },  // Inst #1634 = ROL64r1
  { 1635,	2,	1,	0,	"ROL64rCL", 0, 0|16|(1<<12)|(211<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo52 },  // Inst #1635 = ROL64rCL
  { 1636,	3,	1,	0,	"ROL64ri", 0, 0|16|(1<<12)|(1<<13)|(193<<24), NULL, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #1636 = ROL64ri
  { 1637,	5,	0,	0,	"ROL8m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|24|(208<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1637 = ROL8m1
  { 1638,	5,	0,	0,	"ROL8mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|24|(210<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1638 = ROL8mCL
  { 1639,	6,	0,	0,	"ROL8mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|24|(1<<13)|(192<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1639 = ROL8mi
  { 1640,	2,	1,	0,	"ROL8r1", 0, 0|16|(208<<24), NULL, ImplicitList1, Barriers1, OperandInfo88 },  // Inst #1640 = ROL8r1
  { 1641,	2,	1,	0,	"ROL8rCL", 0, 0|16|(210<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo88 },  // Inst #1641 = ROL8rCL
  { 1642,	3,	1,	0,	"ROL8ri", 0, 0|16|(1<<13)|(192<<24), NULL, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #1642 = ROL8ri
  { 1643,	5,	0,	0,	"ROR16m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|25|(1<<6)|(209<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1643 = ROR16m1
  { 1644,	5,	0,	0,	"ROR16mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|25|(1<<6)|(211<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1644 = ROR16mCL
  { 1645,	6,	0,	0,	"ROR16mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|25|(1<<6)|(1<<13)|(193<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1645 = ROR16mi
  { 1646,	2,	1,	0,	"ROR16r1", 0, 0|17|(1<<6)|(209<<24), NULL, ImplicitList1, Barriers1, OperandInfo87 },  // Inst #1646 = ROR16r1
  { 1647,	2,	1,	0,	"ROR16rCL", 0, 0|17|(1<<6)|(211<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo87 },  // Inst #1647 = ROR16rCL
  { 1648,	3,	1,	0,	"ROR16ri", 0, 0|17|(1<<6)|(1<<13)|(193<<24), NULL, ImplicitList1, Barriers1, OperandInfo7 },  // Inst #1648 = ROR16ri
  { 1649,	5,	0,	0,	"ROR32m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|25|(209<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1649 = ROR32m1
  { 1650,	5,	0,	0,	"ROR32mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|25|(211<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1650 = ROR32mCL
  { 1651,	6,	0,	0,	"ROR32mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|25|(1<<13)|(193<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1651 = ROR32mi
  { 1652,	2,	1,	0,	"ROR32r1", 0, 0|17|(209<<24), NULL, ImplicitList1, Barriers1, OperandInfo51 },  // Inst #1652 = ROR32r1
  { 1653,	2,	1,	0,	"ROR32rCL", 0, 0|17|(211<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo51 },  // Inst #1653 = ROR32rCL
  { 1654,	3,	1,	0,	"ROR32ri", 0, 0|17|(1<<13)|(193<<24), NULL, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #1654 = ROR32ri
  { 1655,	5,	0,	0,	"ROR64m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|25|(1<<12)|(209<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1655 = ROR64m1
  { 1656,	5,	0,	0,	"ROR64mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|25|(1<<12)|(211<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1656 = ROR64mCL
  { 1657,	6,	0,	0,	"ROR64mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|25|(1<<12)|(1<<13)|(193<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1657 = ROR64mi
  { 1658,	2,	1,	0,	"ROR64r1", 0, 0|17|(1<<12)|(209<<24), NULL, ImplicitList1, Barriers1, OperandInfo52 },  // Inst #1658 = ROR64r1
  { 1659,	2,	1,	0,	"ROR64rCL", 0, 0|17|(1<<12)|(211<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo52 },  // Inst #1659 = ROR64rCL
  { 1660,	3,	1,	0,	"ROR64ri", 0, 0|17|(1<<12)|(1<<13)|(193<<24), NULL, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #1660 = ROR64ri
  { 1661,	5,	0,	0,	"ROR8m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|25|(208<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1661 = ROR8m1
  { 1662,	5,	0,	0,	"ROR8mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|25|(210<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1662 = ROR8mCL
  { 1663,	6,	0,	0,	"ROR8mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|25|(1<<13)|(192<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1663 = ROR8mi
  { 1664,	2,	1,	0,	"ROR8r1", 0, 0|17|(208<<24), NULL, ImplicitList1, Barriers1, OperandInfo88 },  // Inst #1664 = ROR8r1
  { 1665,	2,	1,	0,	"ROR8rCL", 0, 0|17|(210<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo88 },  // Inst #1665 = ROR8rCL
  { 1666,	3,	1,	0,	"ROR8ri", 0, 0|17|(1<<13)|(192<<24), NULL, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #1666 = ROR8ri
  { 1667,	7,	1,	0,	"ROUNDPDm_Int", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(14<<8)|(1<<13)|(9<<24), NULL, NULL, NULL, OperandInfo170 },  // Inst #1667 = ROUNDPDm_Int
  { 1668,	3,	1,	0,	"ROUNDPDr_Int", 0, 0|5|(1<<6)|(14<<8)|(1<<13)|(9<<24), NULL, NULL, NULL, OperandInfo171 },  // Inst #1668 = ROUNDPDr_Int
  { 1669,	7,	1,	0,	"ROUNDPSm_Int", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(14<<8)|(1<<13)|(8<<24), NULL, NULL, NULL, OperandInfo170 },  // Inst #1669 = ROUNDPSm_Int
  { 1670,	3,	1,	0,	"ROUNDPSr_Int", 0, 0|5|(1<<6)|(14<<8)|(1<<13)|(8<<24), NULL, NULL, NULL, OperandInfo171 },  // Inst #1670 = ROUNDPSr_Int
  { 1671,	8,	1,	0,	"ROUNDSDm_Int", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(14<<8)|(1<<13)|(11<<24), NULL, NULL, NULL, OperandInfo43 },  // Inst #1671 = ROUNDSDm_Int
  { 1672,	4,	1,	0,	"ROUNDSDr_Int", 0, 0|5|(1<<6)|(14<<8)|(1<<13)|(11<<24), NULL, NULL, NULL, OperandInfo44 },  // Inst #1672 = ROUNDSDr_Int
  { 1673,	8,	1,	0,	"ROUNDSSm_Int", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(14<<8)|(1<<13)|(10<<24), NULL, NULL, NULL, OperandInfo43 },  // Inst #1673 = ROUNDSSm_Int
  { 1674,	4,	1,	0,	"ROUNDSSr_Int", 0, 0|5|(1<<6)|(14<<8)|(1<<13)|(10<<24), NULL, NULL, NULL, OperandInfo44 },  // Inst #1674 = ROUNDSSr_Int
  { 1675,	6,	1,	0,	"RSQRTPSm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(82<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1675 = RSQRTPSm
  { 1676,	6,	1,	0,	"RSQRTPSm_Int", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(82<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1676 = RSQRTPSm_Int
  { 1677,	2,	1,	0,	"RSQRTPSr", 0, 0|5|(1<<8)|(82<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1677 = RSQRTPSr
  { 1678,	2,	1,	0,	"RSQRTPSr_Int", 0, 0|5|(1<<8)|(82<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1678 = RSQRTPSr_Int
  { 1679,	6,	1,	0,	"RSQRTSSm", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(82<<24), NULL, NULL, NULL, OperandInfo75 },  // Inst #1679 = RSQRTSSm
  { 1680,	6,	1,	0,	"RSQRTSSm_Int", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(82<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1680 = RSQRTSSm_Int
  { 1681,	2,	1,	0,	"RSQRTSSr", 0, 0|5|(12<<8)|(82<<24), NULL, NULL, NULL, OperandInfo102 },  // Inst #1681 = RSQRTSSr
  { 1682,	2,	1,	0,	"RSQRTSSr_Int", 0, 0|5|(12<<8)|(82<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1682 = RSQRTSSr_Int
  { 1683,	0,	0,	0,	"SAHF", 0, 0|1|(158<<24), ImplicitList26, ImplicitList1, Barriers1, 0 },  // Inst #1683 = SAHF
  { 1684,	5,	0,	0,	"SAR16m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|31|(1<<6)|(209<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1684 = SAR16m1
  { 1685,	5,	0,	0,	"SAR16mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|31|(1<<6)|(211<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1685 = SAR16mCL
  { 1686,	6,	0,	0,	"SAR16mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|31|(1<<6)|(1<<13)|(193<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1686 = SAR16mi
  { 1687,	2,	1,	0,	"SAR16r1", 0, 0|23|(1<<6)|(209<<24), NULL, ImplicitList1, Barriers1, OperandInfo87 },  // Inst #1687 = SAR16r1
  { 1688,	2,	1,	0,	"SAR16rCL", 0, 0|23|(1<<6)|(211<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo87 },  // Inst #1688 = SAR16rCL
  { 1689,	3,	1,	0,	"SAR16ri", 0, 0|23|(1<<6)|(1<<13)|(193<<24), NULL, ImplicitList1, Barriers1, OperandInfo7 },  // Inst #1689 = SAR16ri
  { 1690,	5,	0,	0,	"SAR32m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|31|(209<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1690 = SAR32m1
  { 1691,	5,	0,	0,	"SAR32mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|31|(211<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1691 = SAR32mCL
  { 1692,	6,	0,	0,	"SAR32mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|31|(1<<13)|(193<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1692 = SAR32mi
  { 1693,	2,	1,	0,	"SAR32r1", 0, 0|23|(209<<24), NULL, ImplicitList1, Barriers1, OperandInfo51 },  // Inst #1693 = SAR32r1
  { 1694,	2,	1,	0,	"SAR32rCL", 0, 0|23|(211<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo51 },  // Inst #1694 = SAR32rCL
  { 1695,	3,	1,	0,	"SAR32ri", 0, 0|23|(1<<13)|(193<<24), NULL, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #1695 = SAR32ri
  { 1696,	5,	0,	0,	"SAR64m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|31|(1<<12)|(209<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1696 = SAR64m1
  { 1697,	5,	0,	0,	"SAR64mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|31|(1<<12)|(211<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1697 = SAR64mCL
  { 1698,	6,	0,	0,	"SAR64mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|31|(1<<12)|(1<<13)|(193<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1698 = SAR64mi
  { 1699,	2,	1,	0,	"SAR64r1", 0, 0|23|(1<<12)|(209<<24), NULL, ImplicitList1, Barriers1, OperandInfo52 },  // Inst #1699 = SAR64r1
  { 1700,	2,	1,	0,	"SAR64rCL", 0, 0|23|(1<<12)|(211<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo52 },  // Inst #1700 = SAR64rCL
  { 1701,	3,	1,	0,	"SAR64ri", 0, 0|23|(1<<12)|(1<<13)|(193<<24), NULL, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #1701 = SAR64ri
  { 1702,	5,	0,	0,	"SAR8m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|31|(208<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1702 = SAR8m1
  { 1703,	5,	0,	0,	"SAR8mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|31|(210<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1703 = SAR8mCL
  { 1704,	6,	0,	0,	"SAR8mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|31|(1<<13)|(192<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1704 = SAR8mi
  { 1705,	2,	1,	0,	"SAR8r1", 0, 0|23|(208<<24), NULL, ImplicitList1, Barriers1, OperandInfo88 },  // Inst #1705 = SAR8r1
  { 1706,	2,	1,	0,	"SAR8rCL", 0, 0|23|(210<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo88 },  // Inst #1706 = SAR8rCL
  { 1707,	3,	1,	0,	"SAR8ri", 0, 0|23|(1<<13)|(192<<24), NULL, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #1707 = SAR8ri
  { 1708,	6,	0,	0,	"SBB16mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|27|(1<<6)|(2<<13)|(129<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1708 = SBB16mi
  { 1709,	6,	0,	0,	"SBB16mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|27|(1<<6)|(1<<13)|(131<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1709 = SBB16mi8
  { 1710,	6,	0,	0,	"SBB16mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(1<<6)|(25<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo6 },  // Inst #1710 = SBB16mr
  { 1711,	3,	1,	0,	"SBB16ri", 0, 0|19|(1<<6)|(2<<13)|(129<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo7 },  // Inst #1711 = SBB16ri
  { 1712,	3,	1,	0,	"SBB16ri8", 0, 0|19|(1<<6)|(1<<13)|(131<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo7 },  // Inst #1712 = SBB16ri8
  { 1713,	7,	1,	0,	"SBB16rm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(27<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo8 },  // Inst #1713 = SBB16rm
  { 1714,	3,	1,	0,	"SBB16rr", 0, 0|3|(1<<6)|(25<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo9 },  // Inst #1714 = SBB16rr
  { 1715,	6,	0,	0,	"SBB32mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|27|(3<<13)|(129<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1715 = SBB32mi
  { 1716,	6,	0,	0,	"SBB32mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|27|(1<<13)|(131<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1716 = SBB32mi8
  { 1717,	6,	0,	0,	"SBB32mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(25<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #1717 = SBB32mr
  { 1718,	3,	1,	0,	"SBB32ri", 0, 0|19|(3<<13)|(129<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #1718 = SBB32ri
  { 1719,	3,	1,	0,	"SBB32ri8", 0, 0|19|(1<<13)|(131<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #1719 = SBB32ri8
  { 1720,	7,	1,	0,	"SBB32rm", 0|(1<<TID::MayLoad), 0|6|(27<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo12 },  // Inst #1720 = SBB32rm
  { 1721,	3,	1,	0,	"SBB32rr", 0, 0|3|(25<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo13 },  // Inst #1721 = SBB32rr
  { 1722,	6,	0,	0,	"SBB64mi32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|27|(1<<12)|(3<<13)|(129<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1722 = SBB64mi32
  { 1723,	6,	0,	0,	"SBB64mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|27|(1<<12)|(1<<13)|(131<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1723 = SBB64mi8
  { 1724,	6,	0,	0,	"SBB64mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(1<<12)|(25<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo14 },  // Inst #1724 = SBB64mr
  { 1725,	3,	1,	0,	"SBB64ri32", 0, 0|19|(1<<12)|(3<<13)|(129<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #1725 = SBB64ri32
  { 1726,	3,	1,	0,	"SBB64ri8", 0, 0|19|(1<<12)|(1<<13)|(131<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #1726 = SBB64ri8
  { 1727,	7,	1,	0,	"SBB64rm", 0|(1<<TID::MayLoad), 0|6|(1<<12)|(27<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo16 },  // Inst #1727 = SBB64rm
  { 1728,	3,	1,	0,	"SBB64rr", 0, 0|3|(1<<12)|(25<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo17 },  // Inst #1728 = SBB64rr
  { 1729,	6,	0,	0,	"SBB8mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|27|(3<<13)|(128<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1729 = SBB8mi
  { 1730,	6,	0,	0,	"SBB8mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(24<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo18 },  // Inst #1730 = SBB8mr
  { 1731,	3,	1,	0,	"SBB8ri", 0, 0|19|(1<<13)|(128<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #1731 = SBB8ri
  { 1732,	7,	1,	0,	"SBB8rm", 0|(1<<TID::MayLoad), 0|6|(26<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #1732 = SBB8rm
  { 1733,	3,	1,	0,	"SBB8rr", 0, 0|3|(24<<24), ImplicitList1, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #1733 = SBB8rr
  { 1734,	5,	0,	0,	"SETAEm", 0|(1<<TID::MayStore), 0|24|(1<<8)|(147<<24), ImplicitList1, NULL, NULL, OperandInfo29 },  // Inst #1734 = SETAEm
  { 1735,	1,	1,	0,	"SETAEr", 0, 0|16|(1<<8)|(147<<24), ImplicitList1, NULL, NULL, OperandInfo90 },  // Inst #1735 = SETAEr
  { 1736,	5,	0,	0,	"SETAm", 0|(1<<TID::MayStore), 0|24|(1<<8)|(151<<24), ImplicitList1, NULL, NULL, OperandInfo29 },  // Inst #1736 = SETAm
  { 1737,	1,	1,	0,	"SETAr", 0, 0|16|(1<<8)|(151<<24), ImplicitList1, NULL, NULL, OperandInfo90 },  // Inst #1737 = SETAr
  { 1738,	5,	0,	0,	"SETBEm", 0|(1<<TID::MayStore), 0|24|(1<<8)|(150<<24), ImplicitList1, NULL, NULL, OperandInfo29 },  // Inst #1738 = SETBEm
  { 1739,	1,	1,	0,	"SETBEr", 0, 0|16|(1<<8)|(150<<24), ImplicitList1, NULL, NULL, OperandInfo90 },  // Inst #1739 = SETBEr
  { 1740,	5,	0,	0,	"SETBm", 0|(1<<TID::MayStore), 0|24|(1<<8)|(146<<24), ImplicitList1, NULL, NULL, OperandInfo29 },  // Inst #1740 = SETBm
  { 1741,	1,	1,	0,	"SETBr", 0, 0|16|(1<<8)|(146<<24), ImplicitList1, NULL, NULL, OperandInfo90 },  // Inst #1741 = SETBr
  { 1742,	5,	0,	0,	"SETEm", 0|(1<<TID::MayStore), 0|24|(1<<8)|(148<<24), ImplicitList1, NULL, NULL, OperandInfo29 },  // Inst #1742 = SETEm
  { 1743,	1,	1,	0,	"SETEr", 0, 0|16|(1<<8)|(148<<24), ImplicitList1, NULL, NULL, OperandInfo90 },  // Inst #1743 = SETEr
  { 1744,	5,	0,	0,	"SETGEm", 0|(1<<TID::MayStore), 0|24|(1<<8)|(157<<24), ImplicitList1, NULL, NULL, OperandInfo29 },  // Inst #1744 = SETGEm
  { 1745,	1,	1,	0,	"SETGEr", 0, 0|16|(1<<8)|(157<<24), ImplicitList1, NULL, NULL, OperandInfo90 },  // Inst #1745 = SETGEr
  { 1746,	5,	0,	0,	"SETGm", 0|(1<<TID::MayStore), 0|24|(1<<8)|(159<<24), ImplicitList1, NULL, NULL, OperandInfo29 },  // Inst #1746 = SETGm
  { 1747,	1,	1,	0,	"SETGr", 0, 0|16|(1<<8)|(159<<24), ImplicitList1, NULL, NULL, OperandInfo90 },  // Inst #1747 = SETGr
  { 1748,	5,	0,	0,	"SETLEm", 0|(1<<TID::MayStore), 0|24|(1<<8)|(158<<24), ImplicitList1, NULL, NULL, OperandInfo29 },  // Inst #1748 = SETLEm
  { 1749,	1,	1,	0,	"SETLEr", 0, 0|16|(1<<8)|(158<<24), ImplicitList1, NULL, NULL, OperandInfo90 },  // Inst #1749 = SETLEr
  { 1750,	5,	0,	0,	"SETLm", 0|(1<<TID::MayStore), 0|24|(1<<8)|(156<<24), ImplicitList1, NULL, NULL, OperandInfo29 },  // Inst #1750 = SETLm
  { 1751,	1,	1,	0,	"SETLr", 0, 0|16|(1<<8)|(156<<24), ImplicitList1, NULL, NULL, OperandInfo90 },  // Inst #1751 = SETLr
  { 1752,	5,	0,	0,	"SETNEm", 0|(1<<TID::MayStore), 0|24|(1<<8)|(149<<24), ImplicitList1, NULL, NULL, OperandInfo29 },  // Inst #1752 = SETNEm
  { 1753,	1,	1,	0,	"SETNEr", 0, 0|16|(1<<8)|(149<<24), ImplicitList1, NULL, NULL, OperandInfo90 },  // Inst #1753 = SETNEr
  { 1754,	5,	0,	0,	"SETNOm", 0|(1<<TID::MayStore), 0|24|(1<<8)|(145<<24), ImplicitList1, NULL, NULL, OperandInfo29 },  // Inst #1754 = SETNOm
  { 1755,	1,	1,	0,	"SETNOr", 0, 0|16|(1<<8)|(145<<24), ImplicitList1, NULL, NULL, OperandInfo90 },  // Inst #1755 = SETNOr
  { 1756,	5,	0,	0,	"SETNPm", 0|(1<<TID::MayStore), 0|24|(1<<8)|(155<<24), ImplicitList1, NULL, NULL, OperandInfo29 },  // Inst #1756 = SETNPm
  { 1757,	1,	1,	0,	"SETNPr", 0, 0|16|(1<<8)|(155<<24), ImplicitList1, NULL, NULL, OperandInfo90 },  // Inst #1757 = SETNPr
  { 1758,	5,	0,	0,	"SETNSm", 0|(1<<TID::MayStore), 0|24|(1<<8)|(153<<24), ImplicitList1, NULL, NULL, OperandInfo29 },  // Inst #1758 = SETNSm
  { 1759,	1,	1,	0,	"SETNSr", 0, 0|16|(1<<8)|(153<<24), ImplicitList1, NULL, NULL, OperandInfo90 },  // Inst #1759 = SETNSr
  { 1760,	5,	0,	0,	"SETOm", 0|(1<<TID::MayStore), 0|24|(1<<8)|(144<<24), ImplicitList1, NULL, NULL, OperandInfo29 },  // Inst #1760 = SETOm
  { 1761,	1,	1,	0,	"SETOr", 0, 0|16|(1<<8)|(144<<24), ImplicitList1, NULL, NULL, OperandInfo90 },  // Inst #1761 = SETOr
  { 1762,	5,	0,	0,	"SETPm", 0|(1<<TID::MayStore), 0|24|(1<<8)|(154<<24), ImplicitList1, NULL, NULL, OperandInfo29 },  // Inst #1762 = SETPm
  { 1763,	1,	1,	0,	"SETPr", 0, 0|16|(1<<8)|(154<<24), ImplicitList1, NULL, NULL, OperandInfo90 },  // Inst #1763 = SETPr
  { 1764,	5,	0,	0,	"SETSm", 0|(1<<TID::MayStore), 0|24|(1<<8)|(152<<24), ImplicitList1, NULL, NULL, OperandInfo29 },  // Inst #1764 = SETSm
  { 1765,	1,	1,	0,	"SETSr", 0, 0|16|(1<<8)|(152<<24), ImplicitList1, NULL, NULL, OperandInfo90 },  // Inst #1765 = SETSr
  { 1766,	0,	0,	0,	"SFENCE", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|23|(1<<8)|(174<<24), NULL, NULL, NULL, 0 },  // Inst #1766 = SFENCE
  { 1767,	5,	0,	0,	"SHL16m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|28|(1<<6)|(209<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1767 = SHL16m1
  { 1768,	5,	0,	0,	"SHL16mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|28|(1<<6)|(211<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1768 = SHL16mCL
  { 1769,	6,	0,	0,	"SHL16mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|28|(1<<6)|(1<<13)|(193<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1769 = SHL16mi
  { 1770,	2,	1,	0,	"SHL16rCL", 0, 0|20|(1<<6)|(211<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo87 },  // Inst #1770 = SHL16rCL
  { 1771,	3,	1,	0,	"SHL16ri", 0|(1<<TID::ConvertibleTo3Addr), 0|20|(1<<6)|(1<<13)|(193<<24), NULL, ImplicitList1, Barriers1, OperandInfo7 },  // Inst #1771 = SHL16ri
  { 1772,	5,	0,	0,	"SHL32m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|28|(209<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1772 = SHL32m1
  { 1773,	5,	0,	0,	"SHL32mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|28|(211<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1773 = SHL32mCL
  { 1774,	6,	0,	0,	"SHL32mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|28|(1<<13)|(193<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1774 = SHL32mi
  { 1775,	2,	1,	0,	"SHL32rCL", 0, 0|20|(211<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo51 },  // Inst #1775 = SHL32rCL
  { 1776,	3,	1,	0,	"SHL32ri", 0|(1<<TID::ConvertibleTo3Addr), 0|20|(1<<13)|(193<<24), NULL, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #1776 = SHL32ri
  { 1777,	5,	0,	0,	"SHL64m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|28|(1<<12)|(209<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1777 = SHL64m1
  { 1778,	5,	0,	0,	"SHL64mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|28|(1<<12)|(211<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1778 = SHL64mCL
  { 1779,	6,	0,	0,	"SHL64mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|28|(1<<12)|(1<<13)|(193<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1779 = SHL64mi
  { 1780,	2,	1,	0,	"SHL64rCL", 0, 0|20|(1<<12)|(211<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo52 },  // Inst #1780 = SHL64rCL
  { 1781,	3,	1,	0,	"SHL64ri", 0|(1<<TID::ConvertibleTo3Addr), 0|20|(1<<12)|(1<<13)|(193<<24), NULL, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #1781 = SHL64ri
  { 1782,	5,	0,	0,	"SHL8m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|28|(208<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1782 = SHL8m1
  { 1783,	5,	0,	0,	"SHL8mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|28|(210<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1783 = SHL8mCL
  { 1784,	6,	0,	0,	"SHL8mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|28|(1<<13)|(192<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1784 = SHL8mi
  { 1785,	2,	1,	0,	"SHL8rCL", 0, 0|20|(210<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo88 },  // Inst #1785 = SHL8rCL
  { 1786,	3,	1,	0,	"SHL8ri", 0, 0|20|(1<<13)|(192<<24), NULL, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #1786 = SHL8ri
  { 1787,	6,	0,	0,	"SHLD16mrCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(1<<6)|(1<<8)|(165<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo6 },  // Inst #1787 = SHLD16mrCL
  { 1788,	7,	0,	0,	"SHLD16mri8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(1<<6)|(1<<8)|(1<<13)|(164<<24), NULL, ImplicitList1, Barriers1, OperandInfo177 },  // Inst #1788 = SHLD16mri8
  { 1789,	3,	1,	0,	"SHLD16rrCL", 0, 0|3|(1<<6)|(1<<8)|(165<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo9 },  // Inst #1789 = SHLD16rrCL
  { 1790,	4,	1,	0,	"SHLD16rri8", 0|(1<<TID::Commutable), 0|3|(1<<6)|(1<<8)|(1<<13)|(164<<24), NULL, ImplicitList1, Barriers1, OperandInfo178 },  // Inst #1790 = SHLD16rri8
  { 1791,	6,	0,	0,	"SHLD32mrCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(1<<8)|(165<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #1791 = SHLD32mrCL
  { 1792,	7,	0,	0,	"SHLD32mri8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(1<<8)|(1<<13)|(164<<24), NULL, ImplicitList1, Barriers1, OperandInfo179 },  // Inst #1792 = SHLD32mri8
  { 1793,	3,	1,	0,	"SHLD32rrCL", 0, 0|3|(1<<8)|(165<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo13 },  // Inst #1793 = SHLD32rrCL
  { 1794,	4,	1,	0,	"SHLD32rri8", 0|(1<<TID::Commutable), 0|3|(1<<8)|(1<<13)|(164<<24), NULL, ImplicitList1, Barriers1, OperandInfo180 },  // Inst #1794 = SHLD32rri8
  { 1795,	6,	0,	0,	"SHLD64mrCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(1<<8)|(1<<12)|(165<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo14 },  // Inst #1795 = SHLD64mrCL
  { 1796,	7,	0,	0,	"SHLD64mri8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(1<<8)|(1<<12)|(1<<13)|(164<<24), NULL, ImplicitList1, Barriers1, OperandInfo181 },  // Inst #1796 = SHLD64mri8
  { 1797,	3,	1,	0,	"SHLD64rrCL", 0, 0|3|(1<<8)|(1<<12)|(165<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo17 },  // Inst #1797 = SHLD64rrCL
  { 1798,	4,	1,	0,	"SHLD64rri8", 0|(1<<TID::Commutable), 0|3|(1<<8)|(1<<12)|(1<<13)|(164<<24), NULL, ImplicitList1, Barriers1, OperandInfo182 },  // Inst #1798 = SHLD64rri8
  { 1799,	5,	0,	0,	"SHR16m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|29|(1<<6)|(209<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1799 = SHR16m1
  { 1800,	5,	0,	0,	"SHR16mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|29|(1<<6)|(211<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1800 = SHR16mCL
  { 1801,	6,	0,	0,	"SHR16mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|29|(1<<6)|(1<<13)|(193<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1801 = SHR16mi
  { 1802,	2,	1,	0,	"SHR16r1", 0, 0|21|(1<<6)|(209<<24), NULL, ImplicitList1, Barriers1, OperandInfo87 },  // Inst #1802 = SHR16r1
  { 1803,	2,	1,	0,	"SHR16rCL", 0, 0|21|(1<<6)|(211<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo87 },  // Inst #1803 = SHR16rCL
  { 1804,	3,	1,	0,	"SHR16ri", 0, 0|21|(1<<6)|(1<<13)|(193<<24), NULL, ImplicitList1, Barriers1, OperandInfo7 },  // Inst #1804 = SHR16ri
  { 1805,	5,	0,	0,	"SHR32m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|29|(209<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1805 = SHR32m1
  { 1806,	5,	0,	0,	"SHR32mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|29|(211<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1806 = SHR32mCL
  { 1807,	6,	0,	0,	"SHR32mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|29|(1<<13)|(193<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1807 = SHR32mi
  { 1808,	2,	1,	0,	"SHR32r1", 0, 0|21|(209<<24), NULL, ImplicitList1, Barriers1, OperandInfo51 },  // Inst #1808 = SHR32r1
  { 1809,	2,	1,	0,	"SHR32rCL", 0, 0|21|(211<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo51 },  // Inst #1809 = SHR32rCL
  { 1810,	3,	1,	0,	"SHR32ri", 0, 0|21|(1<<13)|(193<<24), NULL, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #1810 = SHR32ri
  { 1811,	5,	0,	0,	"SHR64m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|29|(1<<12)|(209<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1811 = SHR64m1
  { 1812,	5,	0,	0,	"SHR64mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|29|(1<<12)|(211<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1812 = SHR64mCL
  { 1813,	6,	0,	0,	"SHR64mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|29|(1<<12)|(1<<13)|(193<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1813 = SHR64mi
  { 1814,	2,	1,	0,	"SHR64r1", 0, 0|21|(1<<12)|(209<<24), NULL, ImplicitList1, Barriers1, OperandInfo52 },  // Inst #1814 = SHR64r1
  { 1815,	2,	1,	0,	"SHR64rCL", 0, 0|21|(1<<12)|(211<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo52 },  // Inst #1815 = SHR64rCL
  { 1816,	3,	1,	0,	"SHR64ri", 0, 0|21|(1<<12)|(1<<13)|(193<<24), NULL, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #1816 = SHR64ri
  { 1817,	5,	0,	0,	"SHR8m1", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|29|(208<<24), NULL, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1817 = SHR8m1
  { 1818,	5,	0,	0,	"SHR8mCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|29|(210<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo29 },  // Inst #1818 = SHR8mCL
  { 1819,	6,	0,	0,	"SHR8mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|29|(1<<13)|(192<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1819 = SHR8mi
  { 1820,	2,	1,	0,	"SHR8r1", 0, 0|21|(208<<24), NULL, ImplicitList1, Barriers1, OperandInfo88 },  // Inst #1820 = SHR8r1
  { 1821,	2,	1,	0,	"SHR8rCL", 0, 0|21|(210<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo88 },  // Inst #1821 = SHR8rCL
  { 1822,	3,	1,	0,	"SHR8ri", 0, 0|21|(1<<13)|(192<<24), NULL, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #1822 = SHR8ri
  { 1823,	6,	0,	0,	"SHRD16mrCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(1<<6)|(1<<8)|(173<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo6 },  // Inst #1823 = SHRD16mrCL
  { 1824,	7,	0,	0,	"SHRD16mri8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(1<<6)|(1<<8)|(1<<13)|(172<<24), NULL, ImplicitList1, Barriers1, OperandInfo177 },  // Inst #1824 = SHRD16mri8
  { 1825,	3,	1,	0,	"SHRD16rrCL", 0, 0|3|(1<<6)|(1<<8)|(173<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo9 },  // Inst #1825 = SHRD16rrCL
  { 1826,	4,	1,	0,	"SHRD16rri8", 0|(1<<TID::Commutable), 0|3|(1<<6)|(1<<8)|(1<<13)|(172<<24), NULL, ImplicitList1, Barriers1, OperandInfo178 },  // Inst #1826 = SHRD16rri8
  { 1827,	6,	0,	0,	"SHRD32mrCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(1<<8)|(173<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #1827 = SHRD32mrCL
  { 1828,	7,	0,	0,	"SHRD32mri8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(1<<8)|(1<<13)|(172<<24), NULL, ImplicitList1, Barriers1, OperandInfo179 },  // Inst #1828 = SHRD32mri8
  { 1829,	3,	1,	0,	"SHRD32rrCL", 0, 0|3|(1<<8)|(173<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo13 },  // Inst #1829 = SHRD32rrCL
  { 1830,	4,	1,	0,	"SHRD32rri8", 0|(1<<TID::Commutable), 0|3|(1<<8)|(1<<13)|(172<<24), NULL, ImplicitList1, Barriers1, OperandInfo180 },  // Inst #1830 = SHRD32rri8
  { 1831,	6,	0,	0,	"SHRD64mrCL", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(1<<8)|(1<<12)|(173<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo14 },  // Inst #1831 = SHRD64mrCL
  { 1832,	7,	0,	0,	"SHRD64mri8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(1<<8)|(1<<12)|(1<<13)|(172<<24), NULL, ImplicitList1, Barriers1, OperandInfo181 },  // Inst #1832 = SHRD64mri8
  { 1833,	3,	1,	0,	"SHRD64rrCL", 0, 0|3|(1<<8)|(1<<12)|(173<<24), ImplicitList48, ImplicitList1, Barriers1, OperandInfo17 },  // Inst #1833 = SHRD64rrCL
  { 1834,	4,	1,	0,	"SHRD64rri8", 0|(1<<TID::Commutable), 0|3|(1<<8)|(1<<12)|(1<<13)|(172<<24), NULL, ImplicitList1, Barriers1, OperandInfo182 },  // Inst #1834 = SHRD64rri8
  { 1835,	8,	1,	0,	"SHUFPDrmi", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(1<<13)|(198<<24), NULL, NULL, NULL, OperandInfo43 },  // Inst #1835 = SHUFPDrmi
  { 1836,	4,	1,	0,	"SHUFPDrri", 0, 0|5|(1<<6)|(1<<8)|(1<<13)|(198<<24), NULL, NULL, NULL, OperandInfo44 },  // Inst #1836 = SHUFPDrri
  { 1837,	8,	1,	0,	"SHUFPSrmi", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(1<<13)|(198<<24), NULL, NULL, NULL, OperandInfo43 },  // Inst #1837 = SHUFPSrmi
  { 1838,	4,	1,	0,	"SHUFPSrri", 0|(1<<TID::ConvertibleTo3Addr), 0|5|(1<<8)|(1<<13)|(198<<24), NULL, NULL, NULL, OperandInfo44 },  // Inst #1838 = SHUFPSrri
  { 1839,	0,	0,	0,	"SIN_F", 0|(1<<TID::UnmodeledSideEffects), 0|1|(4<<8)|(254<<24), NULL, NULL, NULL, 0 },  // Inst #1839 = SIN_F
  { 1840,	2,	1,	0,	"SIN_Fp32", 0, 0|(3<<16), NULL, NULL, NULL, OperandInfo2 },  // Inst #1840 = SIN_Fp32
  { 1841,	2,	1,	0,	"SIN_Fp64", 0, 0|(3<<16), NULL, NULL, NULL, OperandInfo3 },  // Inst #1841 = SIN_Fp64
  { 1842,	2,	1,	0,	"SIN_Fp80", 0, 0|(3<<16), NULL, NULL, NULL, OperandInfo4 },  // Inst #1842 = SIN_Fp80
  { 1843,	6,	1,	0,	"SQRTPDm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(81<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1843 = SQRTPDm
  { 1844,	6,	1,	0,	"SQRTPDm_Int", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(81<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1844 = SQRTPDm_Int
  { 1845,	2,	1,	0,	"SQRTPDr", 0, 0|5|(1<<6)|(1<<8)|(81<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1845 = SQRTPDr
  { 1846,	2,	1,	0,	"SQRTPDr_Int", 0, 0|5|(1<<6)|(1<<8)|(81<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1846 = SQRTPDr_Int
  { 1847,	6,	1,	0,	"SQRTPSm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(81<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1847 = SQRTPSm
  { 1848,	6,	1,	0,	"SQRTPSm_Int", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(81<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1848 = SQRTPSm_Int
  { 1849,	2,	1,	0,	"SQRTPSr", 0, 0|5|(1<<8)|(81<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1849 = SQRTPSr
  { 1850,	2,	1,	0,	"SQRTPSr_Int", 0, 0|5|(1<<8)|(81<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1850 = SQRTPSr_Int
  { 1851,	6,	1,	0,	"SQRTSDm", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(81<<24), NULL, NULL, NULL, OperandInfo77 },  // Inst #1851 = SQRTSDm
  { 1852,	6,	1,	0,	"SQRTSDm_Int", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(81<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1852 = SQRTSDm_Int
  { 1853,	2,	1,	0,	"SQRTSDr", 0, 0|5|(11<<8)|(81<<24), NULL, NULL, NULL, OperandInfo101 },  // Inst #1853 = SQRTSDr
  { 1854,	2,	1,	0,	"SQRTSDr_Int", 0, 0|5|(11<<8)|(81<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1854 = SQRTSDr_Int
  { 1855,	6,	1,	0,	"SQRTSSm", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(81<<24), NULL, NULL, NULL, OperandInfo75 },  // Inst #1855 = SQRTSSm
  { 1856,	6,	1,	0,	"SQRTSSm_Int", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(81<<24), NULL, NULL, NULL, OperandInfo113 },  // Inst #1856 = SQRTSSm_Int
  { 1857,	2,	1,	0,	"SQRTSSr", 0, 0|5|(12<<8)|(81<<24), NULL, NULL, NULL, OperandInfo102 },  // Inst #1857 = SQRTSSr
  { 1858,	2,	1,	0,	"SQRTSSr_Int", 0, 0|5|(12<<8)|(81<<24), NULL, NULL, NULL, OperandInfo114 },  // Inst #1858 = SQRTSSr_Int
  { 1859,	0,	0,	0,	"SQRT_F", 0|(1<<TID::UnmodeledSideEffects), 0|1|(4<<8)|(250<<24), NULL, NULL, NULL, 0 },  // Inst #1859 = SQRT_F
  { 1860,	2,	1,	0,	"SQRT_Fp32", 0, 0|(3<<16), NULL, NULL, NULL, OperandInfo2 },  // Inst #1860 = SQRT_Fp32
  { 1861,	2,	1,	0,	"SQRT_Fp64", 0, 0|(3<<16), NULL, NULL, NULL, OperandInfo3 },  // Inst #1861 = SQRT_Fp64
  { 1862,	2,	1,	0,	"SQRT_Fp80", 0, 0|(3<<16), NULL, NULL, NULL, OperandInfo4 },  // Inst #1862 = SQRT_Fp80
  { 1863,	5,	0,	0,	"STMXCSR", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|27|(1<<8)|(174<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #1863 = STMXCSR
  { 1864,	5,	0,	0,	"ST_F32m", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|26|(217<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #1864 = ST_F32m
  { 1865,	5,	0,	0,	"ST_F64m", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|26|(221<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #1865 = ST_F64m
  { 1866,	5,	0,	0,	"ST_FP32m", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|27|(217<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #1866 = ST_FP32m
  { 1867,	5,	0,	0,	"ST_FP64m", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|27|(221<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #1867 = ST_FP64m
  { 1868,	5,	0,	0,	"ST_FP80m", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|31|(219<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #1868 = ST_FP80m
  { 1869,	1,	0,	0,	"ST_FPrr", 0|(1<<TID::UnmodeledSideEffects), 0|2|(8<<8)|(216<<24), NULL, NULL, NULL, OperandInfo30 },  // Inst #1869 = ST_FPrr
  { 1870,	6,	0,	0,	"ST_Fp32m", 0|(1<<TID::MayStore), 0|(2<<16), NULL, NULL, NULL, OperandInfo93 },  // Inst #1870 = ST_Fp32m
  { 1871,	6,	0,	0,	"ST_Fp64m", 0|(1<<TID::MayStore), 0|(2<<16), NULL, NULL, NULL, OperandInfo94 },  // Inst #1871 = ST_Fp64m
  { 1872,	6,	0,	0,	"ST_Fp64m32", 0|(1<<TID::MayStore), 0|(2<<16), NULL, NULL, NULL, OperandInfo94 },  // Inst #1872 = ST_Fp64m32
  { 1873,	6,	0,	0,	"ST_Fp80m32", 0|(1<<TID::MayStore), 0|(2<<16), NULL, NULL, NULL, OperandInfo95 },  // Inst #1873 = ST_Fp80m32
  { 1874,	6,	0,	0,	"ST_Fp80m64", 0|(1<<TID::MayStore), 0|(2<<16), NULL, NULL, NULL, OperandInfo95 },  // Inst #1874 = ST_Fp80m64
  { 1875,	6,	0,	0,	"ST_FpP32m", 0|(1<<TID::MayStore), 0|(2<<16), NULL, NULL, NULL, OperandInfo93 },  // Inst #1875 = ST_FpP32m
  { 1876,	6,	0,	0,	"ST_FpP64m", 0|(1<<TID::MayStore), 0|(2<<16), NULL, NULL, NULL, OperandInfo94 },  // Inst #1876 = ST_FpP64m
  { 1877,	6,	0,	0,	"ST_FpP64m32", 0|(1<<TID::MayStore), 0|(2<<16), NULL, NULL, NULL, OperandInfo94 },  // Inst #1877 = ST_FpP64m32
  { 1878,	6,	0,	0,	"ST_FpP80m", 0|(1<<TID::MayStore), 0|(2<<16), NULL, NULL, NULL, OperandInfo95 },  // Inst #1878 = ST_FpP80m
  { 1879,	6,	0,	0,	"ST_FpP80m32", 0|(1<<TID::MayStore), 0|(2<<16), NULL, NULL, NULL, OperandInfo95 },  // Inst #1879 = ST_FpP80m32
  { 1880,	6,	0,	0,	"ST_FpP80m64", 0|(1<<TID::MayStore), 0|(2<<16), NULL, NULL, NULL, OperandInfo95 },  // Inst #1880 = ST_FpP80m64
  { 1881,	1,	0,	0,	"ST_Frr", 0|(1<<TID::UnmodeledSideEffects), 0|2|(8<<8)|(208<<24), NULL, NULL, NULL, OperandInfo30 },  // Inst #1881 = ST_Frr
  { 1882,	6,	0,	0,	"SUB16mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|29|(1<<6)|(2<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1882 = SUB16mi
  { 1883,	6,	0,	0,	"SUB16mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|29|(1<<6)|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1883 = SUB16mi8
  { 1884,	6,	0,	0,	"SUB16mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(1<<6)|(41<<24), NULL, ImplicitList1, Barriers1, OperandInfo6 },  // Inst #1884 = SUB16mr
  { 1885,	3,	1,	0,	"SUB16ri", 0, 0|21|(1<<6)|(2<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo7 },  // Inst #1885 = SUB16ri
  { 1886,	3,	1,	0,	"SUB16ri8", 0, 0|21|(1<<6)|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo7 },  // Inst #1886 = SUB16ri8
  { 1887,	7,	1,	0,	"SUB16rm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(43<<24), NULL, ImplicitList1, Barriers1, OperandInfo8 },  // Inst #1887 = SUB16rm
  { 1888,	3,	1,	0,	"SUB16rr", 0, 0|3|(1<<6)|(41<<24), NULL, ImplicitList1, Barriers1, OperandInfo9 },  // Inst #1888 = SUB16rr
  { 1889,	6,	0,	0,	"SUB32mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|29|(3<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1889 = SUB32mi
  { 1890,	6,	0,	0,	"SUB32mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|29|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1890 = SUB32mi8
  { 1891,	6,	0,	0,	"SUB32mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(41<<24), NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #1891 = SUB32mr
  { 1892,	3,	1,	0,	"SUB32ri", 0, 0|21|(3<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #1892 = SUB32ri
  { 1893,	3,	1,	0,	"SUB32ri8", 0, 0|21|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #1893 = SUB32ri8
  { 1894,	7,	1,	0,	"SUB32rm", 0|(1<<TID::MayLoad), 0|6|(43<<24), NULL, ImplicitList1, Barriers1, OperandInfo12 },  // Inst #1894 = SUB32rm
  { 1895,	3,	1,	0,	"SUB32rr", 0, 0|3|(41<<24), NULL, ImplicitList1, Barriers1, OperandInfo13 },  // Inst #1895 = SUB32rr
  { 1896,	6,	0,	0,	"SUB64mi32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|29|(1<<12)|(3<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1896 = SUB64mi32
  { 1897,	6,	0,	0,	"SUB64mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|29|(1<<12)|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1897 = SUB64mi8
  { 1898,	6,	0,	0,	"SUB64mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(1<<12)|(41<<24), NULL, ImplicitList1, Barriers1, OperandInfo14 },  // Inst #1898 = SUB64mr
  { 1899,	3,	1,	0,	"SUB64ri32", 0, 0|21|(1<<12)|(3<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #1899 = SUB64ri32
  { 1900,	3,	1,	0,	"SUB64ri8", 0, 0|21|(1<<12)|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #1900 = SUB64ri8
  { 1901,	7,	1,	0,	"SUB64rm", 0|(1<<TID::MayLoad), 0|6|(1<<12)|(43<<24), NULL, ImplicitList1, Barriers1, OperandInfo16 },  // Inst #1901 = SUB64rm
  { 1902,	3,	1,	0,	"SUB64rr", 0, 0|3|(1<<12)|(41<<24), NULL, ImplicitList1, Barriers1, OperandInfo17 },  // Inst #1902 = SUB64rr
  { 1903,	6,	0,	0,	"SUB8mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|29|(1<<13)|(128<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1903 = SUB8mi
  { 1904,	6,	0,	0,	"SUB8mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(40<<24), NULL, ImplicitList1, Barriers1, OperandInfo18 },  // Inst #1904 = SUB8mr
  { 1905,	3,	1,	0,	"SUB8ri", 0, 0|21|(1<<13)|(128<<24), NULL, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #1905 = SUB8ri
  { 1906,	7,	1,	0,	"SUB8rm", 0|(1<<TID::MayLoad), 0|6|(42<<24), NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #1906 = SUB8rm
  { 1907,	3,	1,	0,	"SUB8rr", 0, 0|3|(40<<24), NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #1907 = SUB8rr
  { 1908,	7,	1,	0,	"SUBPDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(92<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1908 = SUBPDrm
  { 1909,	3,	1,	0,	"SUBPDrr", 0, 0|5|(1<<6)|(1<<8)|(92<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1909 = SUBPDrr
  { 1910,	7,	1,	0,	"SUBPSrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(92<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1910 = SUBPSrm
  { 1911,	3,	1,	0,	"SUBPSrr", 0, 0|5|(1<<8)|(92<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1911 = SUBPSrr
  { 1912,	5,	0,	0,	"SUBR_F32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|29|(216<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #1912 = SUBR_F32m
  { 1913,	5,	0,	0,	"SUBR_F64m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|29|(220<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #1913 = SUBR_F64m
  { 1914,	5,	0,	0,	"SUBR_FI16m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|29|(222<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #1914 = SUBR_FI16m
  { 1915,	5,	0,	0,	"SUBR_FI32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|29|(218<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #1915 = SUBR_FI32m
  { 1916,	1,	0,	0,	"SUBR_FPrST0", 0|(1<<TID::UnmodeledSideEffects), 0|2|(9<<8)|(224<<24), NULL, NULL, NULL, OperandInfo30 },  // Inst #1916 = SUBR_FPrST0
  { 1917,	1,	0,	0,	"SUBR_FST0r", 0|(1<<TID::UnmodeledSideEffects), 0|2|(3<<8)|(232<<24), NULL, NULL, NULL, OperandInfo30 },  // Inst #1917 = SUBR_FST0r
  { 1918,	7,	1,	0,	"SUBR_Fp32m", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo32 },  // Inst #1918 = SUBR_Fp32m
  { 1919,	7,	1,	0,	"SUBR_Fp64m", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo34 },  // Inst #1919 = SUBR_Fp64m
  { 1920,	7,	1,	0,	"SUBR_Fp64m32", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo34 },  // Inst #1920 = SUBR_Fp64m32
  { 1921,	7,	1,	0,	"SUBR_Fp80m32", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo36 },  // Inst #1921 = SUBR_Fp80m32
  { 1922,	7,	1,	0,	"SUBR_Fp80m64", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo36 },  // Inst #1922 = SUBR_Fp80m64
  { 1923,	7,	1,	0,	"SUBR_FpI16m32", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo32 },  // Inst #1923 = SUBR_FpI16m32
  { 1924,	7,	1,	0,	"SUBR_FpI16m64", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo34 },  // Inst #1924 = SUBR_FpI16m64
  { 1925,	7,	1,	0,	"SUBR_FpI16m80", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo36 },  // Inst #1925 = SUBR_FpI16m80
  { 1926,	7,	1,	0,	"SUBR_FpI32m32", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo32 },  // Inst #1926 = SUBR_FpI32m32
  { 1927,	7,	1,	0,	"SUBR_FpI32m64", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo34 },  // Inst #1927 = SUBR_FpI32m64
  { 1928,	7,	1,	0,	"SUBR_FpI32m80", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo36 },  // Inst #1928 = SUBR_FpI32m80
  { 1929,	1,	0,	0,	"SUBR_FrST0", 0|(1<<TID::UnmodeledSideEffects), 0|2|(7<<8)|(224<<24), NULL, NULL, NULL, OperandInfo30 },  // Inst #1929 = SUBR_FrST0
  { 1930,	7,	1,	0,	"SUBSDrm", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(92<<24), NULL, NULL, NULL, OperandInfo25 },  // Inst #1930 = SUBSDrm
  { 1931,	7,	1,	0,	"SUBSDrm_Int", 0|(1<<TID::MayLoad), 0|6|(11<<8)|(92<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1931 = SUBSDrm_Int
  { 1932,	3,	1,	0,	"SUBSDrr", 0, 0|5|(11<<8)|(92<<24), NULL, NULL, NULL, OperandInfo26 },  // Inst #1932 = SUBSDrr
  { 1933,	3,	1,	0,	"SUBSDrr_Int", 0, 0|5|(11<<8)|(92<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1933 = SUBSDrr_Int
  { 1934,	7,	1,	0,	"SUBSSrm", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(92<<24), NULL, NULL, NULL, OperandInfo27 },  // Inst #1934 = SUBSSrm
  { 1935,	7,	1,	0,	"SUBSSrm_Int", 0|(1<<TID::MayLoad), 0|6|(12<<8)|(92<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #1935 = SUBSSrm_Int
  { 1936,	3,	1,	0,	"SUBSSrr", 0, 0|5|(12<<8)|(92<<24), NULL, NULL, NULL, OperandInfo28 },  // Inst #1936 = SUBSSrr
  { 1937,	3,	1,	0,	"SUBSSrr_Int", 0, 0|5|(12<<8)|(92<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #1937 = SUBSSrr_Int
  { 1938,	5,	0,	0,	"SUB_F32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|28|(216<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #1938 = SUB_F32m
  { 1939,	5,	0,	0,	"SUB_F64m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|28|(220<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #1939 = SUB_F64m
  { 1940,	5,	0,	0,	"SUB_FI16m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|28|(222<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #1940 = SUB_FI16m
  { 1941,	5,	0,	0,	"SUB_FI32m", 0|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|28|(218<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #1941 = SUB_FI32m
  { 1942,	1,	0,	0,	"SUB_FPrST0", 0|(1<<TID::UnmodeledSideEffects), 0|2|(9<<8)|(232<<24), NULL, NULL, NULL, OperandInfo30 },  // Inst #1942 = SUB_FPrST0
  { 1943,	1,	0,	0,	"SUB_FST0r", 0|(1<<TID::UnmodeledSideEffects), 0|2|(3<<8)|(224<<24), NULL, NULL, NULL, OperandInfo30 },  // Inst #1943 = SUB_FST0r
  { 1944,	3,	1,	0,	"SUB_Fp32", 0, 0|(4<<16), NULL, NULL, NULL, OperandInfo31 },  // Inst #1944 = SUB_Fp32
  { 1945,	7,	1,	0,	"SUB_Fp32m", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo32 },  // Inst #1945 = SUB_Fp32m
  { 1946,	3,	1,	0,	"SUB_Fp64", 0, 0|(4<<16), NULL, NULL, NULL, OperandInfo33 },  // Inst #1946 = SUB_Fp64
  { 1947,	7,	1,	0,	"SUB_Fp64m", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo34 },  // Inst #1947 = SUB_Fp64m
  { 1948,	7,	1,	0,	"SUB_Fp64m32", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo34 },  // Inst #1948 = SUB_Fp64m32
  { 1949,	3,	1,	0,	"SUB_Fp80", 0, 0|(4<<16), NULL, NULL, NULL, OperandInfo35 },  // Inst #1949 = SUB_Fp80
  { 1950,	7,	1,	0,	"SUB_Fp80m32", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo36 },  // Inst #1950 = SUB_Fp80m32
  { 1951,	7,	1,	0,	"SUB_Fp80m64", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo36 },  // Inst #1951 = SUB_Fp80m64
  { 1952,	7,	1,	0,	"SUB_FpI16m32", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo32 },  // Inst #1952 = SUB_FpI16m32
  { 1953,	7,	1,	0,	"SUB_FpI16m64", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo34 },  // Inst #1953 = SUB_FpI16m64
  { 1954,	7,	1,	0,	"SUB_FpI16m80", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo36 },  // Inst #1954 = SUB_FpI16m80
  { 1955,	7,	1,	0,	"SUB_FpI32m32", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo32 },  // Inst #1955 = SUB_FpI32m32
  { 1956,	7,	1,	0,	"SUB_FpI32m64", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo34 },  // Inst #1956 = SUB_FpI32m64
  { 1957,	7,	1,	0,	"SUB_FpI32m80", 0|(1<<TID::MayLoad), 0|(3<<16), NULL, NULL, NULL, OperandInfo36 },  // Inst #1957 = SUB_FpI32m80
  { 1958,	1,	0,	0,	"SUB_FrST0", 0|(1<<TID::UnmodeledSideEffects), 0|2|(7<<8)|(232<<24), NULL, NULL, NULL, OperandInfo30 },  // Inst #1958 = SUB_FrST0
  { 1959,	0,	0,	0,	"SYSCALL", 0|(1<<TID::UnmodeledSideEffects), 0|1|(1<<8)|(5<<24), NULL, NULL, NULL, 0 },  // Inst #1959 = SYSCALL
  { 1960,	0,	0,	0,	"SYSENTER", 0|(1<<TID::UnmodeledSideEffects), 0|1|(1<<8)|(52<<24), NULL, NULL, NULL, 0 },  // Inst #1960 = SYSENTER
  { 1961,	0,	0,	0,	"SYSEXIT", 0|(1<<TID::UnmodeledSideEffects), 0|1|(1<<8)|(53<<24), NULL, NULL, NULL, 0 },  // Inst #1961 = SYSEXIT
  { 1962,	0,	0,	0,	"SYSEXIT64", 0|(1<<TID::UnmodeledSideEffects), 0|1|(1<<8)|(1<<12)|(53<<24), NULL, NULL, NULL, 0 },  // Inst #1962 = SYSEXIT64
  { 1963,	0,	0,	0,	"SYSRET", 0|(1<<TID::UnmodeledSideEffects), 0|1|(1<<8)|(7<<24), NULL, NULL, NULL, 0 },  // Inst #1963 = SYSRET
  { 1964,	1,	0,	0,	"TAILJMPd", 0|(1<<TID::Return)|(1<<TID::Branch)|(1<<TID::Barrier)|(1<<TID::Call)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0|1|(233<<24), NULL, NULL, NULL, OperandInfo22 },  // Inst #1964 = TAILJMPd
  { 1965,	5,	0,	0,	"TAILJMPm", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Call)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0|28|(255<<24), NULL, NULL, NULL, OperandInfo29 },  // Inst #1965 = TAILJMPm
  { 1966,	1,	0,	0,	"TAILJMPr", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Call)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0|20|(255<<24), NULL, NULL, NULL, OperandInfo56 },  // Inst #1966 = TAILJMPr
  { 1967,	1,	0,	0,	"TAILJMPr64", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Call)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0|20|(255<<24), NULL, NULL, NULL, OperandInfo57 },  // Inst #1967 = TAILJMPr64
  { 1968,	2,	0,	0,	"TCRETURNdi", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Call)|(1<<TID::Terminator)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo37 },  // Inst #1968 = TCRETURNdi
  { 1969,	2,	0,	0,	"TCRETURNdi64", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Call)|(1<<TID::Terminator)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo37 },  // Inst #1969 = TCRETURNdi64
  { 1970,	2,	0,	0,	"TCRETURNri", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Call)|(1<<TID::Terminator)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo54 },  // Inst #1970 = TCRETURNri
  { 1971,	2,	0,	0,	"TCRETURNri64", 0|(1<<TID::Return)|(1<<TID::Barrier)|(1<<TID::Call)|(1<<TID::Terminator)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo55 },  // Inst #1971 = TCRETURNri64
  { 1972,	6,	0,	0,	"TEST16mi", 0|(1<<TID::MayLoad), 0|24|(1<<6)|(2<<13)|(247<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1972 = TEST16mi
  { 1973,	2,	0,	0,	"TEST16ri", 0, 0|16|(1<<6)|(2<<13)|(247<<24), NULL, ImplicitList1, Barriers1, OperandInfo53 },  // Inst #1973 = TEST16ri
  { 1974,	6,	0,	0,	"TEST16rm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(133<<24), NULL, ImplicitList1, Barriers1, OperandInfo45 },  // Inst #1974 = TEST16rm
  { 1975,	2,	0,	0,	"TEST16rr", 0|(1<<TID::Commutable), 0|3|(1<<6)|(133<<24), NULL, ImplicitList1, Barriers1, OperandInfo46 },  // Inst #1975 = TEST16rr
  { 1976,	6,	0,	0,	"TEST32mi", 0|(1<<TID::MayLoad), 0|24|(3<<13)|(247<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1976 = TEST32mi
  { 1977,	2,	0,	0,	"TEST32ri", 0, 0|16|(3<<13)|(247<<24), NULL, ImplicitList1, Barriers1, OperandInfo54 },  // Inst #1977 = TEST32ri
  { 1978,	6,	0,	0,	"TEST32rm", 0|(1<<TID::MayLoad), 0|6|(133<<24), NULL, ImplicitList1, Barriers1, OperandInfo47 },  // Inst #1978 = TEST32rm
  { 1979,	2,	0,	0,	"TEST32rr", 0|(1<<TID::Commutable), 0|3|(133<<24), NULL, ImplicitList1, Barriers1, OperandInfo48 },  // Inst #1979 = TEST32rr
  { 1980,	6,	0,	0,	"TEST64mi32", 0|(1<<TID::MayLoad), 0|24|(1<<12)|(3<<13)|(247<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1980 = TEST64mi32
  { 1981,	2,	0,	0,	"TEST64ri32", 0, 0|16|(1<<12)|(3<<13)|(247<<24), NULL, ImplicitList1, Barriers1, OperandInfo55 },  // Inst #1981 = TEST64ri32
  { 1982,	6,	0,	0,	"TEST64rm", 0|(1<<TID::MayLoad), 0|6|(1<<12)|(133<<24), NULL, ImplicitList1, Barriers1, OperandInfo49 },  // Inst #1982 = TEST64rm
  { 1983,	2,	0,	0,	"TEST64rr", 0|(1<<TID::Commutable), 0|3|(1<<12)|(133<<24), NULL, ImplicitList1, Barriers1, OperandInfo50 },  // Inst #1983 = TEST64rr
  { 1984,	6,	0,	0,	"TEST8mi", 0|(1<<TID::MayLoad), 0|24|(1<<13)|(246<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #1984 = TEST8mi
  { 1985,	2,	0,	0,	"TEST8ri", 0, 0|16|(1<<13)|(246<<24), NULL, ImplicitList1, Barriers1, OperandInfo65 },  // Inst #1985 = TEST8ri
  { 1986,	6,	0,	0,	"TEST8rm", 0|(1<<TID::MayLoad), 0|6|(132<<24), NULL, ImplicitList1, Barriers1, OperandInfo66 },  // Inst #1986 = TEST8rm
  { 1987,	2,	0,	0,	"TEST8rr", 0|(1<<TID::Commutable), 0|3|(132<<24), NULL, ImplicitList1, Barriers1, OperandInfo67 },  // Inst #1987 = TEST8rr
  { 1988,	4,	0,	0,	"TLS_addr32", 0, 0, ImplicitList2, ImplicitList9, Barriers3, OperandInfo184 },  // Inst #1988 = TLS_addr32
  { 1989,	4,	0,	0,	"TLS_addr64", 0, 0, ImplicitList4, ImplicitList10, Barriers4, OperandInfo185 },  // Inst #1989 = TLS_addr64
  { 1990,	0,	0,	0,	"TRAP", 0|(1<<TID::Barrier)|(1<<TID::UnmodeledSideEffects), 0|1|(1<<8)|(11<<24), NULL, NULL, NULL, 0 },  // Inst #1990 = TRAP
  { 1991,	0,	0,	0,	"TST_F", 0|(1<<TID::UnmodeledSideEffects), 0|1|(4<<8)|(228<<24), NULL, NULL, NULL, 0 },  // Inst #1991 = TST_F
  { 1992,	1,	0,	0,	"TST_Fp32", 0, 0|(2<<16), NULL, NULL, NULL, OperandInfo96 },  // Inst #1992 = TST_Fp32
  { 1993,	1,	0,	0,	"TST_Fp64", 0, 0|(2<<16), NULL, NULL, NULL, OperandInfo97 },  // Inst #1993 = TST_Fp64
  { 1994,	1,	0,	0,	"TST_Fp80", 0, 0|(2<<16), NULL, NULL, NULL, OperandInfo98 },  // Inst #1994 = TST_Fp80
  { 1995,	6,	0,	0,	"UCOMISDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(46<<24), NULL, ImplicitList1, Barriers1, OperandInfo77 },  // Inst #1995 = UCOMISDrm
  { 1996,	2,	0,	0,	"UCOMISDrr", 0, 0|5|(1<<6)|(1<<8)|(46<<24), NULL, ImplicitList1, Barriers1, OperandInfo101 },  // Inst #1996 = UCOMISDrr
  { 1997,	6,	0,	0,	"UCOMISSrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(46<<24), NULL, ImplicitList1, Barriers1, OperandInfo75 },  // Inst #1997 = UCOMISSrm
  { 1998,	2,	0,	0,	"UCOMISSrr", 0, 0|5|(1<<8)|(46<<24), NULL, ImplicitList1, Barriers1, OperandInfo102 },  // Inst #1998 = UCOMISSrr
  { 1999,	1,	0,	0,	"UCOM_FIPr", 0|(1<<TID::UnmodeledSideEffects), 0|2|(10<<8)|(232<<24), ImplicitList23, ImplicitList1, Barriers1, OperandInfo30 },  // Inst #1999 = UCOM_FIPr
  { 2000,	1,	0,	0,	"UCOM_FIr", 0|(1<<TID::UnmodeledSideEffects), 0|2|(6<<8)|(232<<24), ImplicitList23, ImplicitList1, Barriers1, OperandInfo30 },  // Inst #2000 = UCOM_FIr
  { 2001,	0,	0,	0,	"UCOM_FPPr", 0|(1<<TID::UnmodeledSideEffects), 0|1|(5<<8)|(233<<24), ImplicitList23, ImplicitList1, Barriers1, 0 },  // Inst #2001 = UCOM_FPPr
  { 2002,	1,	0,	0,	"UCOM_FPr", 0|(1<<TID::UnmodeledSideEffects), 0|2|(8<<8)|(232<<24), ImplicitList23, ImplicitList1, Barriers1, OperandInfo30 },  // Inst #2002 = UCOM_FPr
  { 2003,	2,	0,	0,	"UCOM_FpIr32", 0, 0|(5<<16), NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #2003 = UCOM_FpIr32
  { 2004,	2,	0,	0,	"UCOM_FpIr64", 0, 0|(5<<16), NULL, ImplicitList1, Barriers1, OperandInfo3 },  // Inst #2004 = UCOM_FpIr64
  { 2005,	2,	0,	0,	"UCOM_FpIr80", 0, 0|(5<<16), NULL, ImplicitList1, Barriers1, OperandInfo4 },  // Inst #2005 = UCOM_FpIr80
  { 2006,	2,	0,	0,	"UCOM_Fpr32", 0|(1<<TID::UnmodeledSideEffects), 0|(5<<16), NULL, ImplicitList1, Barriers1, OperandInfo2 },  // Inst #2006 = UCOM_Fpr32
  { 2007,	2,	0,	0,	"UCOM_Fpr64", 0|(1<<TID::UnmodeledSideEffects), 0|(5<<16), NULL, ImplicitList1, Barriers1, OperandInfo3 },  // Inst #2007 = UCOM_Fpr64
  { 2008,	2,	0,	0,	"UCOM_Fpr80", 0|(1<<TID::UnmodeledSideEffects), 0|(5<<16), NULL, ImplicitList1, Barriers1, OperandInfo4 },  // Inst #2008 = UCOM_Fpr80
  { 2009,	1,	0,	0,	"UCOM_Fr", 0|(1<<TID::UnmodeledSideEffects), 0|2|(8<<8)|(224<<24), ImplicitList23, ImplicitList1, Barriers1, OperandInfo30 },  // Inst #2009 = UCOM_Fr
  { 2010,	7,	1,	0,	"UNPCKHPDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(21<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #2010 = UNPCKHPDrm
  { 2011,	3,	1,	0,	"UNPCKHPDrr", 0, 0|5|(1<<6)|(1<<8)|(21<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #2011 = UNPCKHPDrr
  { 2012,	7,	1,	0,	"UNPCKHPSrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(21<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #2012 = UNPCKHPSrm
  { 2013,	3,	1,	0,	"UNPCKHPSrr", 0, 0|5|(1<<8)|(21<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #2013 = UNPCKHPSrr
  { 2014,	7,	1,	0,	"UNPCKLPDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(20<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #2014 = UNPCKLPDrm
  { 2015,	3,	1,	0,	"UNPCKLPDrr", 0, 0|5|(1<<6)|(1<<8)|(20<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #2015 = UNPCKLPDrr
  { 2016,	7,	1,	0,	"UNPCKLPSrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(20<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #2016 = UNPCKLPSrm
  { 2017,	3,	1,	0,	"UNPCKLPSrr", 0, 0|5|(1<<8)|(20<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #2017 = UNPCKLPSrr
  { 2018,	3,	0,	0,	"VASTART_SAVE_XMM_REGS", 0|(1<<TID::UsesCustomDAGSchedInserter)|(1<<TID::Variadic), 0, NULL, NULL, NULL, OperandInfo186 },  // Inst #2018 = VASTART_SAVE_XMM_REGS
  { 2019,	1,	1,	0,	"V_SET0", 0|(1<<TID::FoldableAsLoad)|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0|32|(1<<8)|(87<<24), NULL, NULL, NULL, OperandInfo187 },  // Inst #2019 = V_SET0
  { 2020,	1,	1,	0,	"V_SETALLONES", 0|(1<<TID::FoldableAsLoad)|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0|32|(1<<6)|(1<<8)|(118<<24), NULL, NULL, NULL, OperandInfo187 },  // Inst #2020 = V_SETALLONES
  { 2021,	5,	0,	0,	"WINCALL64m", 0|(1<<TID::Call)|(1<<TID::MayLoad)|(1<<TID::Variadic), 0|26|(255<<24), ImplicitList4, ImplicitList49, Barriers8, OperandInfo29 },  // Inst #2021 = WINCALL64m
  { 2022,	1,	0,	0,	"WINCALL64pcrel32", 0|(1<<TID::Call)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0|1|(232<<24), ImplicitList4, ImplicitList49, Barriers8, OperandInfo22 },  // Inst #2022 = WINCALL64pcrel32
  { 2023,	1,	0,	0,	"WINCALL64r", 0|(1<<TID::Call)|(1<<TID::Variadic), 0|18|(255<<24), ImplicitList4, ImplicitList49, Barriers8, OperandInfo57 },  // Inst #2023 = WINCALL64r
  { 2024,	7,	1,	0,	"XCHG16rm", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|6|(1<<6)|(135<<24), NULL, NULL, NULL, OperandInfo39 },  // Inst #2024 = XCHG16rm
  { 2025,	7,	1,	0,	"XCHG32rm", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|6|(135<<24), NULL, NULL, NULL, OperandInfo40 },  // Inst #2025 = XCHG32rm
  { 2026,	7,	1,	0,	"XCHG64rm", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|6|(1<<12)|(135<<24), NULL, NULL, NULL, OperandInfo41 },  // Inst #2026 = XCHG64rm
  { 2027,	7,	1,	0,	"XCHG8rm", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|6|(134<<24), NULL, NULL, NULL, OperandInfo42 },  // Inst #2027 = XCHG8rm
  { 2028,	1,	0,	0,	"XCH_F", 0|(1<<TID::UnmodeledSideEffects), 0|2|(4<<8)|(200<<24), NULL, NULL, NULL, OperandInfo30 },  // Inst #2028 = XCH_F
  { 2029,	6,	0,	0,	"XOR16mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|30|(1<<6)|(2<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #2029 = XOR16mi
  { 2030,	6,	0,	0,	"XOR16mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|30|(1<<6)|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #2030 = XOR16mi8
  { 2031,	6,	0,	0,	"XOR16mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(1<<6)|(49<<24), NULL, ImplicitList1, Barriers1, OperandInfo6 },  // Inst #2031 = XOR16mr
  { 2032,	3,	1,	0,	"XOR16ri", 0, 0|22|(1<<6)|(2<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo7 },  // Inst #2032 = XOR16ri
  { 2033,	3,	1,	0,	"XOR16ri8", 0, 0|22|(1<<6)|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo7 },  // Inst #2033 = XOR16ri8
  { 2034,	7,	1,	0,	"XOR16rm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(51<<24), NULL, ImplicitList1, Barriers1, OperandInfo8 },  // Inst #2034 = XOR16rm
  { 2035,	3,	1,	0,	"XOR16rr", 0|(1<<TID::Commutable), 0|3|(1<<6)|(49<<24), NULL, ImplicitList1, Barriers1, OperandInfo9 },  // Inst #2035 = XOR16rr
  { 2036,	6,	0,	0,	"XOR32mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|30|(3<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #2036 = XOR32mi
  { 2037,	6,	0,	0,	"XOR32mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|30|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #2037 = XOR32mi8
  { 2038,	6,	0,	0,	"XOR32mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(49<<24), NULL, ImplicitList1, Barriers1, OperandInfo10 },  // Inst #2038 = XOR32mr
  { 2039,	3,	1,	0,	"XOR32ri", 0, 0|22|(3<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #2039 = XOR32ri
  { 2040,	3,	1,	0,	"XOR32ri8", 0, 0|22|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo11 },  // Inst #2040 = XOR32ri8
  { 2041,	7,	1,	0,	"XOR32rm", 0|(1<<TID::MayLoad), 0|6|(51<<24), NULL, ImplicitList1, Barriers1, OperandInfo12 },  // Inst #2041 = XOR32rm
  { 2042,	3,	1,	0,	"XOR32rr", 0|(1<<TID::Commutable), 0|3|(49<<24), NULL, ImplicitList1, Barriers1, OperandInfo13 },  // Inst #2042 = XOR32rr
  { 2043,	6,	0,	0,	"XOR64mi32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|30|(1<<12)|(3<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #2043 = XOR64mi32
  { 2044,	6,	0,	0,	"XOR64mi8", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|30|(1<<12)|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #2044 = XOR64mi8
  { 2045,	6,	0,	0,	"XOR64mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(1<<12)|(49<<24), NULL, ImplicitList1, Barriers1, OperandInfo14 },  // Inst #2045 = XOR64mr
  { 2046,	3,	1,	0,	"XOR64ri32", 0, 0|22|(1<<12)|(3<<13)|(129<<24), NULL, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #2046 = XOR64ri32
  { 2047,	3,	1,	0,	"XOR64ri8", 0, 0|22|(1<<12)|(1<<13)|(131<<24), NULL, ImplicitList1, Barriers1, OperandInfo15 },  // Inst #2047 = XOR64ri8
  { 2048,	7,	1,	0,	"XOR64rm", 0|(1<<TID::MayLoad), 0|6|(1<<12)|(51<<24), NULL, ImplicitList1, Barriers1, OperandInfo16 },  // Inst #2048 = XOR64rm
  { 2049,	3,	1,	0,	"XOR64rr", 0|(1<<TID::Commutable), 0|3|(1<<12)|(49<<24), NULL, ImplicitList1, Barriers1, OperandInfo17 },  // Inst #2049 = XOR64rr
  { 2050,	6,	0,	0,	"XOR8mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|30|(1<<13)|(128<<24), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #2050 = XOR8mi
  { 2051,	6,	0,	0,	"XOR8mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0|4|(48<<24), NULL, ImplicitList1, Barriers1, OperandInfo18 },  // Inst #2051 = XOR8mr
  { 2052,	3,	1,	0,	"XOR8ri", 0, 0|22|(1<<13)|(128<<24), NULL, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #2052 = XOR8ri
  { 2053,	7,	1,	0,	"XOR8rm", 0|(1<<TID::MayLoad), 0|6|(50<<24), NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #2053 = XOR8rm
  { 2054,	3,	1,	0,	"XOR8rr", 0|(1<<TID::Commutable), 0|3|(48<<24), NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #2054 = XOR8rr
  { 2055,	7,	1,	0,	"XORPDrm", 0|(1<<TID::MayLoad), 0|6|(1<<6)|(1<<8)|(87<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #2055 = XORPDrm
  { 2056,	3,	1,	0,	"XORPDrr", 0|(1<<TID::Commutable), 0|5|(1<<6)|(1<<8)|(87<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #2056 = XORPDrr
  { 2057,	7,	1,	0,	"XORPSrm", 0|(1<<TID::MayLoad), 0|6|(1<<8)|(87<<24), NULL, NULL, NULL, OperandInfo23 },  // Inst #2057 = XORPSrm
  { 2058,	3,	1,	0,	"XORPSrr", 0|(1<<TID::Commutable), 0|5|(1<<8)|(87<<24), NULL, NULL, NULL, OperandInfo24 },  // Inst #2058 = XORPSrr
};
} // End llvm namespace 
