

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Sat Nov  4 18:42:40 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  281323906|  281348386|  2.813 sec|  2.813 sec|  281323906|  281348386|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----------+-----------+-------------------+-----------+-----------+------+----------+
        |             |    Latency (cycles)   |     Iteration     |  Initiation Interval  | Trip |          |
        |  Loop Name  |    min    |    max    |      Latency      |  achieved |   target  | Count| Pipelined|
        +-------------+-----------+-----------+-------------------+-----------+-----------+------+----------+
        |- TILE_ROW   |  281323905|  281348385|  3309693 ~ 3309981|          -|          -|    85|        no|
        | + TILE_OUT  |    3260520|    3260808|    407565 ~ 407601|          -|          -|     8|        no|
        |  ++ EXPORT  |      12500|      12536|        3125 ~ 3134|          -|          -|     4|        no|
        |   +++ BH    |       3114|       3122|               1557|          -|          -|     2|        no|
        |  ++ CLEAR   |       3108|       3108|                777|          -|          -|     4|        no|
        +-------------+-----------+-----------+-------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 2 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 42 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 33 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 15 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 25 
42 --> 43 11 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 42 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 48 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_4, i32 0, i32 0, void @empty_21, i32 0, i32 512, void @empty_11, void @empty_5, void @empty_21, i32 16, i32 16, i32 256, i32 256, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w2, void @empty_4, i32 0, i32 0, void @empty_21, i32 0, i32 512, void @empty_0, void @empty_5, void @empty_21, i32 16, i32 16, i32 256, i32 256, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %i2, void @empty_4, i32 0, i32 0, void @empty_21, i32 0, i32 512, void @empty_8, void @empty_5, void @empty_21, i32 16, i32 16, i32 256, i32 256, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_4, i32 0, i32 0, void @empty_21, i32 0, i32 512, void @empty_7, void @empty_5, void @empty_21, i32 16, i32 16, i32 16, i32 16, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i64 666, i64 30, i64 18446744073709551615" [src/conv2.cpp:18]   --->   Operation 53 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i64 666, i64 30, i64 18446744073709551615" [src/conv2.cpp:18]   --->   Operation 54 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i64 666, i64 30, i64 18446744073709551615" [src/conv2.cpp:18]   --->   Operation 55 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i64 666, i64 30, i64 18446744073709551615" [src/conv2.cpp:18]   --->   Operation 56 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i64 666, i64 30, i64 18446744073709551615" [src/conv2.cpp:18]   --->   Operation 57 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv2.cpp:34]   --->   Operation 58 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%conv2_biases_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_biases" [src/conv2.cpp:34]   --->   Operation 59 'read' 'conv2_biases_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_weights" [src/conv2.cpp:34]   --->   Operation 60 'read' 'conv2_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv2.cpp:34]   --->   Operation 61 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %conv2_weights_read, i32 1, i32 63" [src/conv2.cpp:34]   --->   Operation 62 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i63 %trunc_ln" [src/conv2.cpp:34]   --->   Operation 63 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%w2_addr = getelementptr i16 %w2, i64 %sext_ln34" [src/conv2.cpp:34]   --->   Operation 64 'getelementptr' 'w2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln30 = store i8 0, i8 %h" [src/conv2.cpp:30]   --->   Operation 65 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln30 = br void %TILE_OUT" [src/conv2.cpp:30]   --->   Operation 66 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.44>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%h_3 = load i8 %h" [src/conv2.cpp:30]   --->   Operation 67 'load' 'h_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.76ns)   --->   "%icmp_ln30 = icmp_eq  i8 %h_3, i8 255" [src/conv2.cpp:30]   --->   Operation 68 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %TILE_OUT.split, void %for.end133" [src/conv2.cpp:30]   --->   Operation 69 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (1.68ns)   --->   "%call_ln32 = call void @load_input_buffer_c2, i16 %i2, i64 %input_ftmap_read, i8 %h_3, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:32]   --->   Operation 70 'call' 'call_ln32' <Predicate = (!icmp_ln30)> <Delay = 1.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln56 = ret" [src/conv2.cpp:56]   --->   Operation 71 'ret' 'ret_ln56' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln32 = call void @load_input_buffer_c2, i16 %i2, i64 %input_ftmap_read, i8 %h_3, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:32]   --->   Operation 72 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 73 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w2_addr, i32 2048" [src/conv2.cpp:34]   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 74 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w2_addr, i32 2048" [src/conv2.cpp:34]   --->   Operation 74 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 75 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w2_addr, i32 2048" [src/conv2.cpp:34]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 76 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w2_addr, i32 2048" [src/conv2.cpp:34]   --->   Operation 76 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 77 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w2_addr, i32 2048" [src/conv2.cpp:34]   --->   Operation 77 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 78 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w2_addr, i32 2048" [src/conv2.cpp:34]   --->   Operation 78 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 79 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w2_addr, i32 2048" [src/conv2.cpp:34]   --->   Operation 79 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i8 %h_3" [src/conv2.cpp:103->src/conv2.cpp:53]   --->   Operation 80 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv2.cpp:30]   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/conv2.cpp:30]   --->   Operation 82 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w2_addr, i32 2048" [src/conv2.cpp:34]   --->   Operation 83 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 84 [1/1] (0.42ns)   --->   "%br_ln34 = br void %OUT" [src/conv2.cpp:34]   --->   Operation 84 'br' 'br_ln34' <Predicate = true> <Delay = 0.42>

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%indvar = phi i4 %add_ln34_1, void %_Z23export_output_buffer_c2PA3_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_S3_PS_ILi8ELi1ELS0_5ELS1_3ELi0EEii.exit, i4 0, void %TILE_OUT.split" [src/conv2.cpp:34]   --->   Operation 85 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%out = phi i6 %add_ln34, void %_Z23export_output_buffer_c2PA3_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_S3_PS_ILi8ELi1ELS0_5ELS1_3ELi0EEii.exit, i6 0, void %TILE_OUT.split" [src/conv2.cpp:34]   --->   Operation 86 'phi' 'out' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.79ns)   --->   "%icmp_ln34 = icmp_eq  i4 %indvar, i4 8" [src/conv2.cpp:34]   --->   Operation 87 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (0.79ns)   --->   "%add_ln34_1 = add i4 %indvar, i4 1" [src/conv2.cpp:34]   --->   Operation 88 'add' 'add_ln34_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %OUT.split, void %for.inc128" [src/conv2.cpp:34]   --->   Operation 89 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [2/2] (0.00ns)   --->   "%call_ln34 = call void @conv2_Pipeline_LOAD_WEIGHTS_L, i16 %w2, i63 %trunc_ln, i16 %weight_buffer" [src/conv2.cpp:34]   --->   Operation 90 'call' 'call_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 91 [1/1] (0.76ns)   --->   "%add_ln30 = add i8 %h_3, i8 3" [src/conv2.cpp:30]   --->   Operation 91 'add' 'add_ln30' <Predicate = (icmp_ln34)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln30 = store i8 %add_ln30, i8 %h" [src/conv2.cpp:30]   --->   Operation 92 'store' 'store_ln30' <Predicate = (icmp_ln34)> <Delay = 0.42>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln30 = br void %TILE_OUT" [src/conv2.cpp:30]   --->   Operation 93 'br' 'br_ln30' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 94 [1/2] (0.00ns)   --->   "%call_ln34 = call void @conv2_Pipeline_LOAD_WEIGHTS_L, i16 %w2, i63 %trunc_ln, i16 %weight_buffer" [src/conv2.cpp:34]   --->   Operation 94 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 95 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_OUT_ROW_COL, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i16 %weight_buffer"   --->   Operation 95 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.42>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i6 %out" [src/conv2.cpp:102->src/conv2.cpp:53]   --->   Operation 96 'trunc' 'trunc_ln102' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv2.cpp:34]   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln34' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [src/conv2.cpp:34]   --->   Operation 98 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_OUT_ROW_COL, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i16 %weight_buffer"   --->   Operation 99 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 100 [1/1] (0.42ns)   --->   "%br_ln106 = br void %BH.i" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 100 'br' 'br_ln106' <Predicate = true> <Delay = 0.42>

State 15 <SV = 14> <Delay = 4.36>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%bout = phi i3 %add_ln106, void %for.inc48.i, i3 0, void %OUT.split" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 101 'phi' 'bout' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 102 [1/1] (0.67ns)   --->   "%icmp_ln106 = icmp_eq  i3 %bout, i3 4" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 102 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 103 [1/1] (0.67ns)   --->   "%add_ln106 = add i3 %bout, i3 1" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 103 'add' 'add_ln106' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %BH.i.split, void %BW.i.i.preheader" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 104 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i3 %bout" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 105 'zext' 'zext_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (0.78ns)   --->   "%empty_257 = add i5 %zext_ln106, i5 %trunc_ln102" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 106 'add' 'empty_257' <Predicate = (!icmp_ln106)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%p_cast12 = zext i5 %empty_257" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 107 'zext' 'p_cast12' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%p_cast = zext i5 %empty_257" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 108 'zext' 'p_cast' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (1.08ns)   --->   "%empty_258 = add i64 %p_cast12, i64 %conv2_biases_read" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 109 'add' 'empty_258' <Predicate = (!icmp_ln106)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %empty_258" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 110 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (2.49ns)   --->   "%mul_ln110 = mul i23 %p_cast, i23 260100" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 111 'mul' 'mul_ln110' <Predicate = (!icmp_ln106)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i23 %mul_ln110" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 112 'zext' 'zext_ln110' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (1.08ns)   --->   "%add_ln110 = add i64 %zext_ln110, i64 %output_ftmap_read" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 113 'add' 'add_ln110' <Predicate = (!icmp_ln106)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 114 [1/1] (0.42ns)   --->   "%br_ln60 = br void %BW.i.i" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 114 'br' 'br_ln60' <Predicate = (icmp_ln106)> <Delay = 0.42>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 115 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 115 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 116 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 116 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 117 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 117 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 118 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 118 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 119 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 119 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 120 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 120 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 121 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 121 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 122 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 122 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i3 %bout" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 123 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %bout, i2 0" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 124 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i5 %tmp_s" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 125 'zext' 'zext_ln113_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 126 [1/1] (0.78ns)   --->   "%sub_ln113 = sub i6 %zext_ln113_3, i6 %zext_ln113" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 126 'sub' 'sub_ln113' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln106 = sext i6 %sub_ln113" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 127 'sext' 'sext_ln106' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 128 [1/1] (0.00ns)   --->   "%speclooptripcount_ln106 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 128 'speclooptripcount' 'speclooptripcount_ln106' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 129 [1/1] (0.00ns)   --->   "%specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 129 'specloopname' 'specloopname_ln106' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 130 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 130 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i8.i22, i8 %gmem_addr_read, i22 0" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 131 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 132 [1/1] (0.42ns)   --->   "%br_ln107 = br void %RELU.0.i" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 132 'br' 'br_ln107' <Predicate = true> <Delay = 0.42>

State 25 <SV = 24> <Delay = 4.31>
ST_25 : Operation 133 [1/1] (0.00ns)   --->   "%bh = phi i3 %add_ln107, void %for.body8.1.i.preheader, i3 0, void %BH.i.split" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 133 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 134 [1/1] (0.67ns)   --->   "%icmp_ln107 = icmp_ult  i3 %bh, i3 3" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 134 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %for.inc48.i, void %RELU.0.i.split" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 135 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i3 %bh" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 136 'zext' 'zext_ln113_4' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 137 [1/1] (0.78ns)   --->   "%add_ln113_2 = add i7 %sext_ln106, i7 %zext_ln113_4" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 137 'add' 'add_ln113_2' <Predicate = (icmp_ln107)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln107 = sext i7 %add_ln113_2" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 138 'sext' 'sext_ln107' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 139 [1/1] (1.51ns)   --->   "%mul_ln107 = mul i10 %sext_ln107, i10 51" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 139 'mul' 'mul_ln107' <Predicate = (icmp_ln107)> <Delay = 1.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i3 %bh" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 140 'trunc' 'trunc_ln107' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i3 %bh" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 141 'zext' 'zext_ln107' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 142 [2/2] (2.02ns)   --->   "%call_ln107 = call void @conv2_Pipeline_RELU, i10 %mul_ln107, i30 %shl_ln3, i30 %shl_ln3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 142 'call' 'call_ln107' <Predicate = (icmp_ln107)> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 143 [1/1] (0.76ns)   --->   "%add_ln110_1 = add i9 %zext_ln107, i9 %zext_ln103" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 143 'add' 'add_ln110_1' <Predicate = (icmp_ln107)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 144 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln110_1, i10 0" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 144 'bitconcatenate' 'shl_ln4' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i19 %shl_ln4" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 145 'zext' 'zext_ln110_1' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 146 [1/1] (0.00ns)   --->   "%shl_ln110_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln110_1, i2 0" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 146 'bitconcatenate' 'shl_ln110_1' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln110_2 = zext i11 %shl_ln110_1" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 147 'zext' 'zext_ln110_2' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 148 [1/1] (0.88ns)   --->   "%sub_ln110 = sub i20 %zext_ln110_1, i20 %zext_ln110_2" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 148 'sub' 'sub_ln110' <Predicate = (icmp_ln107)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln110 = sext i20 %sub_ln110" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 149 'sext' 'sext_ln110' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 150 [1/1] (1.08ns)   --->   "%add_ln110_2 = add i64 %sext_ln110, i64 %add_ln110" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 150 'add' 'add_ln110_2' <Predicate = (icmp_ln107)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln110_2, i32 2, i32 63" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 151 'partselect' 'trunc_ln2' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 152 [1/1] (0.00ns)   --->   "%or_ln110 = or i2 %trunc_ln107, i2 1" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 152 'or' 'or_ln110' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln110_3 = zext i2 %or_ln110" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 153 'zext' 'zext_ln110_3' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 154 [1/1] (0.76ns)   --->   "%add_ln110_3 = add i9 %zext_ln110_3, i9 %zext_ln103" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 154 'add' 'add_ln110_3' <Predicate = (icmp_ln107)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln110_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln110_3, i10 0" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 155 'bitconcatenate' 'shl_ln110_2' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln110_4 = zext i19 %shl_ln110_2" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 156 'zext' 'zext_ln110_4' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 157 [1/1] (0.00ns)   --->   "%shl_ln110_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln110_3, i2 0" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 157 'bitconcatenate' 'shl_ln110_3' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln110_5 = zext i11 %shl_ln110_3" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 158 'zext' 'zext_ln110_5' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 159 [1/1] (0.88ns)   --->   "%sub_ln110_1 = sub i20 %zext_ln110_4, i20 %zext_ln110_5" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 159 'sub' 'sub_ln110_1' <Predicate = (icmp_ln107)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln110_1 = sext i20 %sub_ln110_1" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 160 'sext' 'sext_ln110_1' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 161 [1/1] (1.08ns)   --->   "%add_ln110_4 = add i64 %sext_ln110_1, i64 %add_ln110" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 161 'add' 'add_ln110_4' <Predicate = (icmp_ln107)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i2 %or_ln110" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 162 'zext' 'zext_ln113_5' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 163 [1/1] (0.78ns)   --->   "%add_ln113 = add i7 %sext_ln106, i7 %zext_ln113_5" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 163 'add' 'add_ln113' <Predicate = (icmp_ln107)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 164 [1/1] (0.54ns)   --->   "%icmp_ln107_1 = icmp_eq  i2 %or_ln110, i2 3" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 164 'icmp' 'icmp_ln107_1' <Predicate = (icmp_ln107)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 165 [1/2] (0.00ns)   --->   "%call_ln107 = call void @conv2_Pipeline_RELU, i10 %mul_ln107, i30 %shl_ln3, i30 %shl_ln3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 165 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln120 = sext i62 %trunc_ln2" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 166 'sext' 'sext_ln120' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 167 [1/1] (0.00ns)   --->   "%i3_addr = getelementptr i32 %i3, i64 %sext_ln120" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 167 'getelementptr' 'i3_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 168 [1/1] (7.30ns)   --->   "%empty_259 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 168 'writereq' 'empty_259' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.02>
ST_27 : Operation 169 [2/2] (2.02ns)   --->   "%call_ln120 = call void @conv2_Pipeline_4, i32 %i3, i62 %trunc_ln2, i10 %mul_ln107, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 169 'call' 'call_ln120' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 170 [1/2] (0.00ns)   --->   "%call_ln120 = call void @conv2_Pipeline_4, i32 %i3, i62 %trunc_ln2, i10 %mul_ln107, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 170 'call' 'call_ln120' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 171 [5/5] (7.30ns)   --->   "%empty_260 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 171 'writeresp' 'empty_260' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 172 [4/5] (7.30ns)   --->   "%empty_260 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 172 'writeresp' 'empty_260' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 173 [3/5] (7.30ns)   --->   "%empty_260 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 173 'writeresp' 'empty_260' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 174 [2/5] (7.30ns)   --->   "%empty_260 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 174 'writeresp' 'empty_260' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 175 [1/1] (0.00ns)   --->   "%speclooptripcount_ln107 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 175 'speclooptripcount' 'speclooptripcount_ln107' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_33 : Operation 176 [1/1] (0.00ns)   --->   "%specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 176 'specloopname' 'specloopname_ln107' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_33 : Operation 177 [1/5] (7.30ns)   --->   "%empty_260 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 177 'writeresp' 'empty_260' <Predicate = (icmp_ln107)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln107_1 = sext i7 %add_ln113" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 178 'sext' 'sext_ln107_1' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_33 : Operation 179 [1/1] (1.51ns)   --->   "%mul_ln107_1 = mul i10 %sext_ln107_1, i10 51" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 179 'mul' 'mul_ln107_1' <Predicate = (icmp_ln107)> <Delay = 1.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107_1, void %for.body8.1.i.preheader, void %for.inc48.i" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 180 'br' 'br_ln107' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_33 : Operation 181 [2/2] (2.02ns)   --->   "%call_ln107 = call void @conv2_Pipeline_RELU4, i10 %mul_ln107_1, i30 %shl_ln3, i30 %shl_ln3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 181 'call' 'call_ln107' <Predicate = (icmp_ln107 & !icmp_ln107_1)> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln120_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln110_4, i32 2, i32 63" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 182 'partselect' 'trunc_ln120_1' <Predicate = (icmp_ln107 & !icmp_ln107_1)> <Delay = 0.00>
ST_33 : Operation 183 [1/1] (0.67ns)   --->   "%add_ln107 = add i3 %bh, i3 2" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 183 'add' 'add_ln107' <Predicate = (icmp_ln107 & !icmp_ln107_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln106 = br void %BH.i" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 184 'br' 'br_ln106' <Predicate = (icmp_ln107_1) | (!icmp_ln107)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 185 [1/2] (0.00ns)   --->   "%call_ln107 = call void @conv2_Pipeline_RELU4, i10 %mul_ln107_1, i30 %shl_ln3, i30 %shl_ln3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 185 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln120_1 = sext i62 %trunc_ln120_1" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 186 'sext' 'sext_ln120_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 187 [1/1] (0.00ns)   --->   "%i3_addr_1 = getelementptr i32 %i3, i64 %sext_ln120_1" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 187 'getelementptr' 'i3_addr_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 188 [1/1] (7.30ns)   --->   "%empty_261 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %i3_addr_1, i32 255" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 188 'writereq' 'empty_261' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.02>
ST_35 : Operation 189 [2/2] (2.02ns)   --->   "%call_ln120 = call void @conv2_Pipeline_6, i32 %i3, i62 %trunc_ln120_1, i10 %mul_ln107_1, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 189 'call' 'call_ln120' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 190 [1/2] (0.00ns)   --->   "%call_ln120 = call void @conv2_Pipeline_6, i32 %i3, i62 %trunc_ln120_1, i10 %mul_ln107_1, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 190 'call' 'call_ln120' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 191 [5/5] (7.30ns)   --->   "%empty_262 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_1" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 191 'writeresp' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 192 [4/5] (7.30ns)   --->   "%empty_262 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_1" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 192 'writeresp' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 193 [3/5] (7.30ns)   --->   "%empty_262 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_1" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 193 'writeresp' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 194 [2/5] (7.30ns)   --->   "%empty_262 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_1" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 194 'writeresp' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 195 [1/5] (7.30ns)   --->   "%empty_262 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_1" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 195 'writeresp' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln107 = br void %RELU.0.i" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 196 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>

State 42 <SV = 15> <Delay = 0.78>
ST_42 : Operation 197 [1/1] (0.00ns)   --->   "%o_1 = phi i3 %add_ln60, void %BW.i.i.split, i3 0, void %BW.i.i.preheader" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 197 'phi' 'o_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 198 [1/1] (0.00ns)   --->   "%phi_mul837 = phi i10 %add_ln60_1, void %BW.i.i.split, i10 0, void %BW.i.i.preheader" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 198 'phi' 'phi_mul837' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i10 %phi_mul837" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 199 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 200 [1/1] (0.78ns)   --->   "%add_ln60_1 = add i10 %phi_mul837, i10 153" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 200 'add' 'add_ln60_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 201 [1/1] (0.67ns)   --->   "%icmp_ln60 = icmp_eq  i3 %o_1, i3 4" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 201 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 202 [1/1] (0.67ns)   --->   "%add_ln60 = add i3 %o_1, i3 1" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 202 'add' 'add_ln60' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %BW.i.i.split, void %_Z23export_output_buffer_c2PA3_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_S3_PS_ILi8ELi1ELS0_5ELS1_3ELi0EEii.exit" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 203 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 204 [2/2] (0.00ns)   --->   "%call_ln60 = call void @conv2_Pipeline_BW, i10 %phi_mul837, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 204 'call' 'call_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 205 [1/1] (0.78ns)   --->   "%add_ln34 = add i6 %out, i6 4" [src/conv2.cpp:34]   --->   Operation 205 'add' 'add_ln34' <Predicate = (icmp_ln60)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln34 = br void %OUT" [src/conv2.cpp:34]   --->   Operation 206 'br' 'br_ln34' <Predicate = (icmp_ln60)> <Delay = 0.00>

State 43 <SV = 16> <Delay = 0.00>
ST_43 : Operation 207 [1/2] (0.00ns)   --->   "%call_ln60 = call void @conv2_Pipeline_BW, i10 %phi_mul837, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 207 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 17> <Delay = 0.77>
ST_44 : Operation 208 [1/1] (0.77ns)   --->   "%add_ln65 = add i9 %trunc_ln60, i9 51" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 208 'add' 'add_ln65' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 209 [2/2] (0.00ns)   --->   "%call_ln65 = call void @conv2_Pipeline_BW5, i9 %add_ln65, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 209 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 18> <Delay = 0.00>
ST_45 : Operation 210 [1/2] (0.00ns)   --->   "%call_ln65 = call void @conv2_Pipeline_BW5, i9 %add_ln65, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 210 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 19> <Delay = 0.78>
ST_46 : Operation 211 [1/1] (0.78ns)   --->   "%add_ln65_1 = add i10 %phi_mul837, i10 102" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 211 'add' 'add_ln65_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 212 [2/2] (0.00ns)   --->   "%call_ln65 = call void @conv2_Pipeline_BW6, i10 %add_ln65_1, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 212 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 20> <Delay = 0.00>
ST_47 : Operation 213 [1/1] (0.00ns)   --->   "%speclooptripcount_ln60 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 213 'speclooptripcount' 'speclooptripcount_ln60' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 214 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 214 'specloopname' 'specloopname_ln60' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 215 [1/2] (0.00ns)   --->   "%call_ln65 = call void @conv2_Pipeline_BW6, i10 %add_ln65_1, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 215 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln60 = br void %BW.i.i" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 216 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('h') [25]  (0.000 ns)
	'store' operation ('store_ln30', src/conv2.cpp:30) of constant 0 on local variable 'h' [42]  (0.427 ns)

 <State 2>: 2.447ns
The critical path consists of the following:
	'load' operation ('h', src/conv2.cpp:30) on local variable 'h' [45]  (0.000 ns)
	'call' operation ('call_ln32', src/conv2.cpp:32) to 'load_input_buffer_c2' [52]  (1.682 ns)
	blocking operation 0.765 ns on control path)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:34) on port 'w2' (src/conv2.cpp:34) [53]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:34) on port 'w2' (src/conv2.cpp:34) [53]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:34) on port 'w2' (src/conv2.cpp:34) [53]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:34) on port 'w2' (src/conv2.cpp:34) [53]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:34) on port 'w2' (src/conv2.cpp:34) [53]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:34) on port 'w2' (src/conv2.cpp:34) [53]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:34) on port 'w2' (src/conv2.cpp:34) [53]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:34) on port 'w2' (src/conv2.cpp:34) [53]  (7.300 ns)

 <State 11>: 1.224ns
The critical path consists of the following:
	'add' operation ('add_ln30', src/conv2.cpp:30) [173]  (0.765 ns)
	'store' operation ('store_ln30', src/conv2.cpp:30) of variable 'add_ln30', src/conv2.cpp:30 on local variable 'h' [174]  (0.427 ns)
	blocking operation 0.032 ns on control path)

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('bout', src/conv2.cpp:106->src/conv2.cpp:53) with incoming values : ('add_ln106', src/conv2.cpp:106->src/conv2.cpp:53) [69]  (0.427 ns)

 <State 15>: 4.364ns
The critical path consists of the following:
	'phi' operation ('bout', src/conv2.cpp:106->src/conv2.cpp:53) with incoming values : ('add_ln106', src/conv2.cpp:106->src/conv2.cpp:53) [69]  (0.000 ns)
	'add' operation ('empty_257', src/conv2.cpp:106->src/conv2.cpp:53) [82]  (0.789 ns)
	'mul' operation ('mul_ln110', src/conv2.cpp:110->src/conv2.cpp:53) [90]  (2.490 ns)
	'add' operation ('add_ln110', src/conv2.cpp:110->src/conv2.cpp:53) [92]  (1.085 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:106->src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:106->src/conv2.cpp:53) [87]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:106->src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:106->src/conv2.cpp:53) [87]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:106->src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:106->src/conv2.cpp:53) [87]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:106->src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:106->src/conv2.cpp:53) [87]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:106->src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:106->src/conv2.cpp:53) [87]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:106->src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:106->src/conv2.cpp:53) [87]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:106->src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:106->src/conv2.cpp:53) [87]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:106->src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:106->src/conv2.cpp:53) [87]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', src/conv2.cpp:106->src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:106->src/conv2.cpp:53) [88]  (7.300 ns)

 <State 25>: 4.315ns
The critical path consists of the following:
	'phi' operation ('bh', src/conv2.cpp:107->src/conv2.cpp:53) with incoming values : ('add_ln107', src/conv2.cpp:107->src/conv2.cpp:53) [95]  (0.000 ns)
	'add' operation ('add_ln113_2', src/conv2.cpp:113->src/conv2.cpp:53) [100]  (0.781 ns)
	'mul' operation ('mul_ln107', src/conv2.cpp:107->src/conv2.cpp:53) [102]  (1.510 ns)
	'call' operation ('call_ln107', src/conv2.cpp:107->src/conv2.cpp:53) to 'conv2_Pipeline_RELU' [107]  (2.024 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('i3_addr', src/conv2.cpp:120->src/conv2.cpp:53) [118]  (0.000 ns)
	bus request operation ('empty_259', src/conv2.cpp:120->src/conv2.cpp:53) on port 'i3' (src/conv2.cpp:120->src/conv2.cpp:53) [119]  (7.300 ns)

 <State 27>: 2.024ns
The critical path consists of the following:
	'call' operation ('call_ln120', src/conv2.cpp:120->src/conv2.cpp:53) to 'conv2_Pipeline_4' [120]  (2.024 ns)

 <State 28>: 0.000ns
The critical path consists of the following:

 <State 29>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_260', src/conv2.cpp:107->src/conv2.cpp:53) on port 'i3' (src/conv2.cpp:107->src/conv2.cpp:53) [131]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_260', src/conv2.cpp:107->src/conv2.cpp:53) on port 'i3' (src/conv2.cpp:107->src/conv2.cpp:53) [131]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_260', src/conv2.cpp:107->src/conv2.cpp:53) on port 'i3' (src/conv2.cpp:107->src/conv2.cpp:53) [131]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_260', src/conv2.cpp:107->src/conv2.cpp:53) on port 'i3' (src/conv2.cpp:107->src/conv2.cpp:53) [131]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_260', src/conv2.cpp:107->src/conv2.cpp:53) on port 'i3' (src/conv2.cpp:107->src/conv2.cpp:53) [131]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('i3_addr_1', src/conv2.cpp:120->src/conv2.cpp:53) [142]  (0.000 ns)
	bus request operation ('empty_261', src/conv2.cpp:120->src/conv2.cpp:53) on port 'i3' (src/conv2.cpp:120->src/conv2.cpp:53) [143]  (7.300 ns)

 <State 35>: 2.024ns
The critical path consists of the following:
	'call' operation ('call_ln120', src/conv2.cpp:120->src/conv2.cpp:53) to 'conv2_Pipeline_6' [144]  (2.024 ns)

 <State 36>: 0.000ns
The critical path consists of the following:

 <State 37>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_262', src/conv2.cpp:107->src/conv2.cpp:53) on port 'i3' (src/conv2.cpp:107->src/conv2.cpp:53) [145]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_262', src/conv2.cpp:107->src/conv2.cpp:53) on port 'i3' (src/conv2.cpp:107->src/conv2.cpp:53) [145]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_262', src/conv2.cpp:107->src/conv2.cpp:53) on port 'i3' (src/conv2.cpp:107->src/conv2.cpp:53) [145]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_262', src/conv2.cpp:107->src/conv2.cpp:53) on port 'i3' (src/conv2.cpp:107->src/conv2.cpp:53) [145]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_262', src/conv2.cpp:107->src/conv2.cpp:53) on port 'i3' (src/conv2.cpp:107->src/conv2.cpp:53) [145]  (7.300 ns)

 <State 42>: 0.787ns
The critical path consists of the following:
	'phi' operation ('phi_mul837', src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53) with incoming values : ('add_ln60_1', src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53) [154]  (0.000 ns)
	'add' operation ('add_ln60_1', src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53) [156]  (0.787 ns)

 <State 43>: 0.000ns
The critical path consists of the following:

 <State 44>: 0.776ns
The critical path consists of the following:
	'add' operation ('add_ln65', src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53) [161]  (0.776 ns)

 <State 45>: 0.000ns
The critical path consists of the following:

 <State 46>: 0.787ns
The critical path consists of the following:
	'add' operation ('add_ln65_1', src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53) [162]  (0.787 ns)

 <State 47>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
