{ "Info" "IDMS_INIT_MSG_DB" "" "Initialized Quartus Message Database" {  } {  } 0 21958 "Initialized Quartus Message Database" 0 0 "Design Software" 0 -1 0 ""}
{ "Info" "0" "" "Analyzing source files" {  } {  } 0 0 "Analyzing source files" 0 0 "0" 0 0 1699469415175 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/dspba_library_package.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/dspba_library_package.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1699469415250 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/dspba_library.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/dspba_library.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1699469415283 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "ElementAdditionCitBipolar_State.h ElementAdditionCutBipolar_F.sv(3) " "Verilog HDL error at ElementAdditionCutBipolar_F.sv(3): cannot open include file ElementAdditionCitBipolar_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 3 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1699469416771 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "c_leq_min ElementAdditionCutBipolar_F.sv(89) " "Verilog HDL Declaration error at ElementAdditionCutBipolar_F.sv(89): identifier \"c_leq_min\" is already declared in the present scope" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 89 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1699469416772 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "c_leq_min ElementAdditionCutBipolar_F.sv(56) " "Verilog HDL info at ElementAdditionCutBipolar_F.sv(56): previous declaration of c_leq_min is from here" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 56 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1699469416772 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "mac ElementAdditionCutBipolar_F.sv(106) " "Verilog HDL error at ElementAdditionCutBipolar_F.sv(106): object \"mac\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 106 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1699469416773 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_IDLE ElementAdditionCutBipolar_F.sv(110) " "Verilog HDL error at ElementAdditionCutBipolar_F.sv(110): object \"S_IDLE\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 110 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1699469416773 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_DATA_WAIT_0 ElementAdditionCutBipolar_F.sv(120) " "Verilog HDL error at ElementAdditionCutBipolar_F.sv(120): object \"S_DATA_WAIT_0\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 120 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1699469416773 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_IDLE ElementAdditionCutBipolar_F.sv(122) " "Verilog HDL error at ElementAdditionCutBipolar_F.sv(122): object \"S_IDLE\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 122 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1699469416773 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_DATA_WAIT_0 ElementAdditionCutBipolar_F.sv(127) " "Verilog HDL error at ElementAdditionCutBipolar_F.sv(127): object \"S_DATA_WAIT_0\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 127 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1699469416773 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_FPADD_0 ElementAdditionCutBipolar_F.sv(136) " "Verilog HDL error at ElementAdditionCutBipolar_F.sv(136): object \"S_FPADD_0\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 136 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1699469416773 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_FPADD_0 ElementAdditionCutBipolar_F.sv(140) " "Verilog HDL error at ElementAdditionCutBipolar_F.sv(140): object \"S_FPADD_0\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 140 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1699469416773 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_FPADD_1 ElementAdditionCutBipolar_F.sv(145) " "Verilog HDL error at ElementAdditionCutBipolar_F.sv(145): object \"S_FPADD_1\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 145 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1699469416773 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_FPADD_1 ElementAdditionCutBipolar_F.sv(148) " "Verilog HDL error at ElementAdditionCutBipolar_F.sv(148): object \"S_FPADD_1\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 148 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1699469416773 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_FPADD_2 ElementAdditionCutBipolar_F.sv(151) " "Verilog HDL error at ElementAdditionCutBipolar_F.sv(151): object \"S_FPADD_2\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 151 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1699469416773 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_FPADD_2 ElementAdditionCutBipolar_F.sv(155) " "Verilog HDL error at ElementAdditionCutBipolar_F.sv(155): object \"S_FPADD_2\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 155 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1699469416773 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_COMP ElementAdditionCutBipolar_F.sv(158) " "Verilog HDL error at ElementAdditionCutBipolar_F.sv(158): object \"S_COMP\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 158 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1699469416773 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_COMP ElementAdditionCutBipolar_F.sv(162) " "Verilog HDL error at ElementAdditionCutBipolar_F.sv(162): object \"S_COMP\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 162 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1699469416773 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_DATA_RDY ElementAdditionCutBipolar_F.sv(166) " "Verilog HDL error at ElementAdditionCutBipolar_F.sv(166): object \"S_DATA_RDY\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 166 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1699469416774 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_DATA_RDY ElementAdditionCutBipolar_F.sv(170) " "Verilog HDL error at ElementAdditionCutBipolar_F.sv(170): object \"S_DATA_RDY\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 170 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1699469416774 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module ElementAdditionCutBipolar_F ElementAdditionCutBipolar_F.sv(185) " "Verilog HDL error at ElementAdditionCutBipolar_F.sv(185): module \"ElementAdditionCutBipolar_F\" ignored due to previous errors" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 185 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1699469416774 ""}
{ "Error" "0" "" "Failed to elaborate design: " {  } {  } 0 0 "Failed to elaborate design: " 0 0 "0" 0 0 1699469416812 ""}
