module demux1_8 (
    input din,
    input [2:0] sel,
    output y0,
    output y1,
    output y2,
    output y3,
    output y4,
    output y5,
    output y6,
    output y7
);

    reg y0, y1, y2, y3, y4, y5, y6, y7;

    always @(*) begin
        
        y0 = 0;
        y1 = 0;
        y2 = 0;
        y3 = 0;
        y4 = 0;
        y5 = 0;
        y6 = 0;
        y7 = 0;

        if (sel == 3'b000) begin
            y0 = din;
        end
        else if (sel == 3'b001) begin
            y1 = din;
        end
        else if (sel == 3'b010) begin
            y2 = din;
        end
        else if (sel == 3'b011) begin
            y3 = din;
        end
        else if (sel == 3'b100) begin
            y4 = din;
        end
        else if (sel == 3'b101) begin
            y5 = din;
        end
        else if (sel == 3'b110) begin
            y6 = din;
        end
        else begin
            y7 = din;
        end
    end

endmodule
