# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do multiplicador_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/mati9/Documents/00-ProyectosQuartus/DE1_SoC/lia_ca_articulo/fetch_test {C:/Users/mati9/Documents/00-ProyectosQuartus/DE1_SoC/lia_ca_articulo/fetch_test/fetch_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:22 on May 09,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/mati9/Documents/00-ProyectosQuartus/DE1_SoC/lia_ca_articulo/fetch_test" C:/Users/mati9/Documents/00-ProyectosQuartus/DE1_SoC/lia_ca_articulo/fetch_test/fetch_test.v 
# -- Compiling module fetch_test
# 
# Top level modules:
# 	fetch_test
# End time: 20:26:22 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/mati9/Documents/00-ProyectosQuartus/DE1_SoC/lia_ca_articulo/fetch_test {C:/Users/mati9/Documents/00-ProyectosQuartus/DE1_SoC/lia_ca_articulo/fetch_test/fetch_test_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:22 on May 09,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/mati9/Documents/00-ProyectosQuartus/DE1_SoC/lia_ca_articulo/fetch_test" C:/Users/mati9/Documents/00-ProyectosQuartus/DE1_SoC/lia_ca_articulo/fetch_test/fetch_test_tb.v 
# -- Compiling module fetch_test_tb
# 
# Top level modules:
# 	fetch_test_tb
# End time: 20:26:22 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  fetch_test_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" fetch_test_tb 
# Start time: 20:26:22 on May 09,2023
# Loading work.fetch_test_tb
# Loading work.fetch_test
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Break in Module fetch_test_tb at C:/Users/mati9/Documents/00-ProyectosQuartus/DE1_SoC/lia_ca_articulo/fetch_test/fetch_test_tb.v line 15
# End time: 20:31:02 on May 09,2023, Elapsed time: 0:04:40
# Errors: 0, Warnings: 0
