
*** Running vivado
    with args -log tb_clock_gating.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tb_clock_gating.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source tb_clock_gating.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 394.223 ; gain = 43.637
Command: read_checkpoint -auto_incremental -incremental C:/Users/patel/OneDrive/Desktop/VLSI_PROJECT/clock_gating_FSM/clock_gating_FSM.srcs/utils_1/imports/synth_1/tb_clock_gating.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/patel/OneDrive/Desktop/VLSI_PROJECT/clock_gating_FSM/clock_gating_FSM.srcs/utils_1/imports/synth_1/tb_clock_gating.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top tb_clock_gating -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27564
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 835.445 ; gain = 409.230
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tb_clock_gating' [C:/Users/patel/OneDrive/Desktop/VLSI_PROJECT/clock_gating_FSM/clock_gating_FSM.srcs/sources_1/new/clock_gating_FSM.v:233]
INFO: [Synth 8-251] 
=== Clock Gating FSM Test === [C:/Users/patel/OneDrive/Desktop/VLSI_PROJECT/clock_gating_FSM/clock_gating_FSM.srcs/sources_1/new/clock_gating_FSM.v:280]
INFO: [Synth 8-251] Testing Clock Gating Implementation [C:/Users/patel/OneDrive/Desktop/VLSI_PROJECT/clock_gating_FSM/clock_gating_FSM.srcs/sources_1/new/clock_gating_FSM.v:281]
INFO: [Synth 8-251] 
=== Test Complete === [C:/Users/patel/OneDrive/Desktop/VLSI_PROJECT/clock_gating_FSM/clock_gating_FSM.srcs/sources_1/new/clock_gating_FSM.v:295]
INFO: [Synth 8-251] Final Power Savings: x%% [C:/Users/patel/OneDrive/Desktop/VLSI_PROJECT/clock_gating_FSM/clock_gating_FSM.srcs/sources_1/new/clock_gating_FSM.v:296]
INFO: [Synth 8-251] Normal Cycles: x, Gated Cycles: x [C:/Users/patel/OneDrive/Desktop/VLSI_PROJECT/clock_gating_FSM/clock_gating_FSM.srcs/sources_1/new/clock_gating_FSM.v:297]
INFO: [Synth 8-6157] synthesizing module 'clock_gating_top' [C:/Users/patel/OneDrive/Desktop/VLSI_PROJECT/clock_gating_FSM/clock_gating_FSM.srcs/sources_1/new/clock_gating_FSM.v:169]
INFO: [Synth 8-6157] synthesizing module 'clock_gating_FSM' [C:/Users/patel/OneDrive/Desktop/VLSI_PROJECT/clock_gating_FSM/clock_gating_FSM.srcs/sources_1/new/clock_gating_FSM.v:53]
INFO: [Synth 8-226] default block is never used [C:/Users/patel/OneDrive/Desktop/VLSI_PROJECT/clock_gating_FSM/clock_gating_FSM.srcs/sources_1/new/clock_gating_FSM.v:82]
INFO: [Synth 8-226] default block is never used [C:/Users/patel/OneDrive/Desktop/VLSI_PROJECT/clock_gating_FSM/clock_gating_FSM.srcs/sources_1/new/clock_gating_FSM.v:93]
INFO: [Synth 8-6155] done synthesizing module 'clock_gating_FSM' (0#1) [C:/Users/patel/OneDrive/Desktop/VLSI_PROJECT/clock_gating_FSM/clock_gating_FSM.srcs/sources_1/new/clock_gating_FSM.v:53]
INFO: [Synth 8-6157] synthesizing module 'example_load' [C:/Users/patel/OneDrive/Desktop/VLSI_PROJECT/clock_gating_FSM/clock_gating_FSM.srcs/sources_1/new/clock_gating_FSM.v:117]
INFO: [Synth 8-6155] done synthesizing module 'example_load' (0#1) [C:/Users/patel/OneDrive/Desktop/VLSI_PROJECT/clock_gating_FSM/clock_gating_FSM.srcs/sources_1/new/clock_gating_FSM.v:117]
INFO: [Synth 8-6157] synthesizing module 'power_monitor' [C:/Users/patel/OneDrive/Desktop/VLSI_PROJECT/clock_gating_FSM/clock_gating_FSM.srcs/sources_1/new/clock_gating_FSM.v:136]
INFO: [Synth 8-6155] done synthesizing module 'power_monitor' (0#1) [C:/Users/patel/OneDrive/Desktop/VLSI_PROJECT/clock_gating_FSM/clock_gating_FSM.srcs/sources_1/new/clock_gating_FSM.v:136]
INFO: [Synth 8-6155] done synthesizing module 'clock_gating_top' (0#1) [C:/Users/patel/OneDrive/Desktop/VLSI_PROJECT/clock_gating_FSM/clock_gating_FSM.srcs/sources_1/new/clock_gating_FSM.v:169]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/patel/OneDrive/Desktop/VLSI_PROJECT/clock_gating_FSM/clock_gating_FSM.srcs/sources_1/new/clock_gating_FSM.v:258]
INFO: [Synth 8-226] default block is never used [C:/Users/patel/OneDrive/Desktop/VLSI_PROJECT/clock_gating_FSM/clock_gating_FSM.srcs/sources_1/new/clock_gating_FSM.v:263]
INFO: [Synth 8-6155] done synthesizing module 'tb_clock_gating' (0#1) [C:/Users/patel/OneDrive/Desktop/VLSI_PROJECT/clock_gating_FSM/clock_gating_FSM.srcs/sources_1/new/clock_gating_FSM.v:233]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 925.406 ; gain = 499.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 925.406 ; gain = 499.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 925.406 ; gain = 499.191
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'clock_gating_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                  ACTIVE |                               01 |                               01
                    WAIT |                               10 |                               11
                   SLEEP |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'clock_gating_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 925.406 ; gain = 499.191
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (dut/fsm_inst/FSM_sequential_state_reg[1]) is unused and will be removed from module tb_clock_gating.
WARNING: [Synth 8-3332] Sequential element (dut/fsm_inst/FSM_sequential_state_reg[0]) is unused and will be removed from module tb_clock_gating.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1103.332 ; gain = 677.117
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1103.332 ; gain = 677.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1103.332 ; gain = 677.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1103.332 ; gain = 677.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1103.332 ; gain = 677.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1103.332 ; gain = 677.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1103.332 ; gain = 677.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1103.332 ; gain = 677.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1103.332 ; gain = 677.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1103.332 ; gain = 677.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1103.332 ; gain = 677.117
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1103.332 ; gain = 677.117
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1103.332 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1212.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: be6b6928
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1212.590 ; gain = 793.523
INFO: [Common 17-1381] The checkpoint 'C:/Users/patel/OneDrive/Desktop/VLSI_PROJECT/clock_gating_FSM/clock_gating_FSM.runs/synth_1/tb_clock_gating.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tb_clock_gating_utilization_synth.rpt -pb tb_clock_gating_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun  7 22:46:06 2025...
