<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/pong_pt1/emulation/Gowin/pong_pt1_wrapper/impl/gwsynthesis/pong_pt1_wrapper.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/pong_pt1/emulation/Gowin/pong_pt1_wrapper/src/psce_wrapper.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/pong_pt1/emulation/Gowin/pong_pt1_wrapper/src/psce_wrapper.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jun 27 22:53:59 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>229</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>212</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_emu </td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_dut </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk_emu</td>
<td>1.000(MHz)</td>
<td>339.417(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sys_clk_dut</td>
<td>1.000(MHz)</td>
<td>138.050(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>992.721</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_1_F_DFFCE_CE/Q</td>
<td>vectOut[0][0]_DFFRE_Q/RESET</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.014</td>
<td>6.886</td>
</tr>
<tr>
<td>2</td>
<td>992.756</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.047</td>
<td>6.885</td>
</tr>
<tr>
<td>3</td>
<td>992.756</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.047</td>
<td>6.885</td>
</tr>
<tr>
<td>4</td>
<td>992.756</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.047</td>
<td>6.885</td>
</tr>
<tr>
<td>5</td>
<td>992.901</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_1_F_DFFCE_CE/Q</td>
<td>vectOut[1][2]_DFFRE_Q/RESET</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.005</td>
<td>6.696</td>
</tr>
<tr>
<td>6</td>
<td>993.156</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_1_F_DFFCE_CE/Q</td>
<td>vectOut[1][5]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.012</td>
<td>6.758</td>
</tr>
<tr>
<td>7</td>
<td>994.223</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>5.714</td>
</tr>
<tr>
<td>8</td>
<td>994.303</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/Q</td>
<td>vectOut[1][2]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.001</td>
<td>5.675</td>
</tr>
<tr>
<td>9</td>
<td>994.413</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>5.524</td>
</tr>
<tr>
<td>10</td>
<td>994.413</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>5.524</td>
</tr>
<tr>
<td>11</td>
<td>994.415</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/Q</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_MUX2_LUT5_S0_O_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.002</td>
<td>5.276</td>
</tr>
<tr>
<td>12</td>
<td>994.415</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/Q</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT4_I3_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.002</td>
<td>5.276</td>
</tr>
<tr>
<td>13</td>
<td>994.415</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/Q</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.002</td>
<td>5.276</td>
</tr>
<tr>
<td>14</td>
<td>994.415</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/Q</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_1_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.002</td>
<td>5.276</td>
</tr>
<tr>
<td>15</td>
<td>994.415</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/Q</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT2_I1_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.002</td>
<td>5.276</td>
</tr>
<tr>
<td>16</td>
<td>994.429</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/Q</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT4_I3_1_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.012</td>
<td>5.271</td>
</tr>
<tr>
<td>17</td>
<td>994.558</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>5.453</td>
</tr>
<tr>
<td>18</td>
<td>994.581</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.004</td>
<td>5.113</td>
</tr>
<tr>
<td>19</td>
<td>994.617</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/Q</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.009</td>
<td>5.081</td>
</tr>
<tr>
<td>20</td>
<td>994.689</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>5.000</td>
</tr>
<tr>
<td>21</td>
<td>994.689</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>5.000</td>
</tr>
<tr>
<td>22</td>
<td>994.757</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT4_I1_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>4.925</td>
</tr>
<tr>
<td>23</td>
<td>994.757</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>4.925</td>
</tr>
<tr>
<td>24</td>
<td>994.757</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>4.925</td>
</tr>
<tr>
<td>25</td>
<td>994.873</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.038</td>
<td>4.778</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>2</td>
<td>0.278</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D/Q</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>3</td>
<td>0.278</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>4</td>
<td>0.278</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT4_I1_F_DFFCE_D/Q</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT4_I1_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>5</td>
<td>0.281</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_F_DFFCE_D/Q</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>6</td>
<td>0.281</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>7</td>
<td>0.281</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>8</td>
<td>0.281</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>9</td>
<td>0.287</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT2_I1_F_DFFCE_D/Q</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT2_I1_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.312</td>
</tr>
<tr>
<td>10</td>
<td>0.290</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_LUT4_I3_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_LUT4_I3_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.315</td>
</tr>
<tr>
<td>11</td>
<td>0.297</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.228</td>
</tr>
<tr>
<td>12</td>
<td>0.331</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT3_I2_F_DFFCE_D/Q</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT3_I2_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.356</td>
</tr>
<tr>
<td>13</td>
<td>0.334</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.359</td>
</tr>
<tr>
<td>14</td>
<td>0.344</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.369</td>
</tr>
<tr>
<td>15</td>
<td>0.360</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2_F_DFFCE_D/Q</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.385</td>
</tr>
<tr>
<td>16</td>
<td>0.363</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.388</td>
</tr>
<tr>
<td>17</td>
<td>0.370</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.395</td>
</tr>
<tr>
<td>18</td>
<td>0.373</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.398</td>
</tr>
<tr>
<td>19</td>
<td>0.376</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/Q</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.401</td>
</tr>
<tr>
<td>20</td>
<td>0.382</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.407</td>
</tr>
<tr>
<td>21</td>
<td>0.382</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I2_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I2_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.407</td>
</tr>
<tr>
<td>22</td>
<td>0.382</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.394</td>
</tr>
<tr>
<td>23</td>
<td>0.391</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_MUX2_LUT5_S0_O_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_MUX2_LUT5_S0_O_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.403</td>
</tr>
<tr>
<td>24</td>
<td>0.397</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.422</td>
</tr>
<tr>
<td>25</td>
<td>0.410</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT3_I2_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.341</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>997.662</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.060</td>
<td>1.896</td>
</tr>
<tr>
<td>2</td>
<td>997.662</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE/PRESET</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.060</td>
<td>1.896</td>
</tr>
<tr>
<td>3</td>
<td>997.662</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.060</td>
<td>1.896</td>
</tr>
<tr>
<td>4</td>
<td>997.662</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.060</td>
<td>1.896</td>
</tr>
<tr>
<td>5</td>
<td>997.815</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.060</td>
<td>1.742</td>
</tr>
<tr>
<td>6</td>
<td>997.815</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D/PRESET</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.060</td>
<td>1.742</td>
</tr>
<tr>
<td>7</td>
<td>997.815</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.060</td>
<td>1.742</td>
</tr>
<tr>
<td>8</td>
<td>997.815</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.060</td>
<td>1.742</td>
</tr>
<tr>
<td>9</td>
<td>997.872</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.051</td>
<td>1.695</td>
</tr>
<tr>
<td>10</td>
<td>997.872</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.051</td>
<td>1.695</td>
</tr>
<tr>
<td>11</td>
<td>997.872</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.051</td>
<td>1.695</td>
</tr>
<tr>
<td>12</td>
<td>997.942</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.013</td>
<td>1.663</td>
</tr>
<tr>
<td>13</td>
<td>997.942</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.013</td>
<td>1.663</td>
</tr>
<tr>
<td>14</td>
<td>997.942</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.013</td>
<td>1.663</td>
</tr>
<tr>
<td>15</td>
<td>998.060</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.041</td>
<td>1.516</td>
</tr>
<tr>
<td>16</td>
<td>998.060</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.041</td>
<td>1.516</td>
</tr>
<tr>
<td>17</td>
<td>998.060</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.041</td>
<td>1.516</td>
</tr>
<tr>
<td>18</td>
<td>998.060</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.041</td>
<td>1.516</td>
</tr>
<tr>
<td>19</td>
<td>998.060</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.041</td>
<td>1.516</td>
</tr>
<tr>
<td>20</td>
<td>998.138</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT4_I3_1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.010</td>
<td>1.470</td>
</tr>
<tr>
<td>21</td>
<td>998.305</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_I3_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.026</td>
<td>1.287</td>
</tr>
<tr>
<td>22</td>
<td>998.312</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.020</td>
<td>1.286</td>
</tr>
<tr>
<td>23</td>
<td>998.312</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.020</td>
<td>1.286</td>
</tr>
<tr>
<td>24</td>
<td>998.312</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.020</td>
<td>1.286</td>
</tr>
<tr>
<td>25</td>
<td>998.312</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.020</td>
<td>1.286</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.369</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.342</td>
</tr>
<tr>
<td>2</td>
<td>0.369</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.342</td>
</tr>
<tr>
<td>3</td>
<td>0.471</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.440</td>
</tr>
<tr>
<td>4</td>
<td>0.471</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.440</td>
</tr>
<tr>
<td>5</td>
<td>0.471</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_1_F_DFFCE_CE/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.444</td>
</tr>
<tr>
<td>6</td>
<td>0.471</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.refresh_tick_DFFCE_CE/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.444</td>
</tr>
<tr>
<td>7</td>
<td>0.520</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.023</td>
<td>0.479</td>
</tr>
<tr>
<td>8</td>
<td>0.520</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.023</td>
<td>0.479</td>
</tr>
<tr>
<td>9</td>
<td>0.520</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.023</td>
<td>0.479</td>
</tr>
<tr>
<td>10</td>
<td>0.520</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.023</td>
<td>0.479</td>
</tr>
<tr>
<td>11</td>
<td>0.523</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.496</td>
</tr>
<tr>
<td>12</td>
<td>0.523</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.496</td>
</tr>
<tr>
<td>13</td>
<td>0.525</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT4_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>0.495</td>
</tr>
<tr>
<td>14</td>
<td>0.525</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>0.495</td>
</tr>
<tr>
<td>15</td>
<td>0.525</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>0.495</td>
</tr>
<tr>
<td>16</td>
<td>0.567</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT5_O_I1_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.542</td>
</tr>
<tr>
<td>17</td>
<td>0.567</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT5_O_I1_LUT4_F_I2_LUT4_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.542</td>
</tr>
<tr>
<td>18</td>
<td>0.567</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.542</td>
</tr>
<tr>
<td>19</td>
<td>0.573</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT3_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.542</td>
</tr>
<tr>
<td>20</td>
<td>0.573</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.542</td>
</tr>
<tr>
<td>21</td>
<td>0.573</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.542</td>
</tr>
<tr>
<td>22</td>
<td>0.610</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.583</td>
</tr>
<tr>
<td>23</td>
<td>0.615</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>0.583</td>
</tr>
<tr>
<td>24</td>
<td>0.615</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>0.583</td>
</tr>
<tr>
<td>25</td>
<td>0.615</td>
<td>reset_DFFE_Q/Q</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>0.583</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>498.893</td>
<td>499.143</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td>2</td>
<td>498.893</td>
<td>499.143</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[0][1]_DFFE_Q</td>
</tr>
<tr>
<td>3</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td>4</td>
<td>498.895</td>
<td>499.145</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[0][0]_DFFRE_Q</td>
</tr>
<tr>
<td>5</td>
<td>498.895</td>
<td>499.145</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[0][6]_DFFE_Q</td>
</tr>
<tr>
<td>6</td>
<td>498.896</td>
<td>499.146</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[0][5]_DFFE_Q</td>
</tr>
<tr>
<td>7</td>
<td>498.896</td>
<td>499.146</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[1][5]_DFFRE_Q</td>
</tr>
<tr>
<td>8</td>
<td>498.898</td>
<td>499.148</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td>9</td>
<td>498.898</td>
<td>499.148</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td>10</td>
<td>498.898</td>
<td>499.148</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.721</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_1_F_DFFCE_CE</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][0]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_1_F_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R5C34[1][A]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_1_F_DFFCE_CE/Q</td>
</tr>
<tr>
<td>5.003</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>5.256</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>5.256</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[3][B]</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>5.342</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C39[3][B]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>5.884</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[2][B]</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>6.137</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C41[2][B]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>6.137</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>6.223</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>6.223</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[3][B]</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>6.309</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[3][B]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>6.792</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41[3][B]</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>7.044</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C41[3][B]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>8.052</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][B]</td>
<td>vectOut[1][2]_DFFRE_Q_RESET_LUT4_F/I3</td>
</tr>
<tr>
<td>8.578</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C33[1][B]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_DFFRE_Q_RESET_LUT4_F/F</td>
</tr>
<tr>
<td>8.908</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[1][A]</td>
<td style=" font-weight:bold;">vectOut[0][0]_DFFRE_Q/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.036</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[1][A]</td>
<td>vectOut[0][0]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1002.001</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][0]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.629</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C32[1][A]</td>
<td>vectOut[0][0]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.543, 22.400%; route: 4.961, 72.046%; tC2Q: 0.382, 5.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.517%; route: 1.354, 66.483%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R7C41[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>3.812</td>
<td>1.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[2][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F_I1_LUT4_F_I3_LUT4_F/I2</td>
</tr>
<tr>
<td>4.329</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R11C37[2][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>5.453</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F_I3_MUX2_LUT5_O_S0_LUT4_F/I0</td>
</tr>
<tr>
<td>5.979</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F_I3_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>7.110</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>7.363</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.520</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>8.036</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>8.174</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>8.426</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C36[3][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.911</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE/CLK</td>
</tr>
<tr>
<td>1001.667</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.047</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.064, 29.975%; route: 4.454, 64.688%; tC2Q: 0.368, 5.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R7C41[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>3.812</td>
<td>1.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[2][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F_I1_LUT4_F_I3_LUT4_F/I2</td>
</tr>
<tr>
<td>4.329</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R11C37[2][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>5.453</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F_I3_MUX2_LUT5_O_S0_LUT4_F/I0</td>
</tr>
<tr>
<td>5.979</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F_I3_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>7.110</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>7.363</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.520</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>8.036</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>8.174</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>8.426</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C36[3][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.911</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1001.667</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C35[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.047</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.064, 29.975%; route: 4.454, 64.688%; tC2Q: 0.368, 5.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R7C41[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>3.812</td>
<td>1.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[2][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F_I1_LUT4_F_I3_LUT4_F/I2</td>
</tr>
<tr>
<td>4.329</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R11C37[2][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>5.453</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F_I3_MUX2_LUT5_O_S0_LUT4_F/I0</td>
</tr>
<tr>
<td>5.979</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F_I3_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>7.110</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>7.363</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.520</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>8.036</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>8.174</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>8.426</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C36[3][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.911</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.667</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C35[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.047</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.064, 29.975%; route: 4.454, 64.688%; tC2Q: 0.368, 5.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.619</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_1_F_DFFCE_CE</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_1_F_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R5C34[1][A]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_1_F_DFFCE_CE/Q</td>
</tr>
<tr>
<td>5.003</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>5.256</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>5.256</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[3][B]</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>5.342</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C39[3][B]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>5.884</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[2][B]</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>6.137</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C41[2][B]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>6.137</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>6.223</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>6.223</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[3][B]</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>6.309</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[3][B]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>6.792</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41[3][B]</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>7.044</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C41[3][B]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>8.052</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][B]</td>
<td>vectOut[1][2]_DFFRE_Q_RESET_LUT4_F/I3</td>
</tr>
<tr>
<td>8.578</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C33[1][B]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_DFFRE_Q_RESET_LUT4_F/F</td>
</tr>
<tr>
<td>8.718</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td style=" font-weight:bold;">vectOut[1][2]_DFFRE_Q/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td>vectOut[1][2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.992</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][2]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.619</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C33[2][B]</td>
<td>vectOut[1][2]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.543, 23.035%; route: 4.771, 71.253%; tC2Q: 0.382, 5.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_1_F_DFFCE_CE</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][5]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_1_F_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R5C34[1][A]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_1_F_DFFCE_CE/Q</td>
</tr>
<tr>
<td>5.003</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>5.256</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>5.256</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[3][B]</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>5.342</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C39[3][B]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>5.884</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[0][B]</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>6.137</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C41[0][B]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>6.137</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>6.223</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>6.223</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[3][B]</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>6.309</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[3][B]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>6.792</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41[3][B]</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>7.044</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C41[3][B]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>7.917</td>
<td>0.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[3][B]</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>8.169</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C34[3][B]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>8.779</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[2][A]</td>
<td style=" font-weight:bold;">vectOut[1][5]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[2][A]</td>
<td>vectOut[1][5]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.999</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][5]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.935</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C32[2][A]</td>
<td>vectOut[1][5]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.269, 18.775%; route: 5.106, 75.564%; tC2Q: 0.382, 5.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>3.654</td>
<td>1.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2/I3</td>
</tr>
<tr>
<td>4.180</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C33[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2/F</td>
</tr>
<tr>
<td>4.532</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[2][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2/I2</td>
</tr>
<tr>
<td>4.994</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C35[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2/F</td>
</tr>
<tr>
<td>5.156</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>5.571</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C34[3][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_F/F</td>
</tr>
<tr>
<td>5.901</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>6.154</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R12C34[3][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>7.200</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2/I3</td>
</tr>
<tr>
<td>7.716</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2/F</td>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.939</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.171, 38.000%; route: 3.160, 55.305%; tC2Q: 0.382, 6.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R7C41[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>3.812</td>
<td>1.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[2][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F_I1_LUT4_F_I3_LUT4_F/I2</td>
</tr>
<tr>
<td>4.329</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R11C37[2][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O_S0_LUT4_F_I1_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>5.073</td>
<td>0.744</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td>vectOut[1][2]_DFFRE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_LUT2_F/I1</td>
</tr>
<tr>
<td>5.534</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C38[0][A]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_DFFRE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>6.054</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td>vectOut[1][2]_DFFRE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>6.306</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_DFFRE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>6.306</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[3][B]</td>
<td>vectOut[1][2]_DFFRE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>6.392</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C38[3][B]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_DFFRE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>7.342</td>
<td>0.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td>vectOut[1][2]_DFFRE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>7.595</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C33[3][A]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_DFFRE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td>vectOut[1][2]_DFFRE_Q_D_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>7.696</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_DFFRE_Q_D_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.701</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td style=" font-weight:bold;">vectOut[1][2]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td>vectOut[1][2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.992</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][2]_DFFRE_Q</td>
</tr>
<tr>
<td>1002.004</td>
<td>0.012</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C33[2][B]</td>
<td>vectOut[1][2]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.670, 29.427%; route: 3.638, 64.097%; tC2Q: 0.368, 6.476%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>3.654</td>
<td>1.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2/I3</td>
</tr>
<tr>
<td>4.180</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C33[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2/F</td>
</tr>
<tr>
<td>4.532</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[2][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2/I2</td>
</tr>
<tr>
<td>4.994</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C35[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2/F</td>
</tr>
<tr>
<td>5.156</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>5.571</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C34[3][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_F/F</td>
</tr>
<tr>
<td>5.901</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>6.154</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R12C34[3][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>7.065</td>
<td>0.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0/I2</td>
</tr>
<tr>
<td>7.526</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0/F</td>
</tr>
<tr>
<td>7.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.939</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.116, 38.312%; route: 3.025, 54.764%; tC2Q: 0.382, 6.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>3.654</td>
<td>1.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2/I3</td>
</tr>
<tr>
<td>4.180</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C33[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2/F</td>
</tr>
<tr>
<td>4.532</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[2][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2/I2</td>
</tr>
<tr>
<td>4.994</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C35[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2/F</td>
</tr>
<tr>
<td>5.156</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>5.571</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C34[3][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_F/F</td>
</tr>
<tr>
<td>5.901</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>6.154</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R12C34[3][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>7.065</td>
<td>0.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2/I3</td>
</tr>
<tr>
<td>7.526</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2/F</td>
</tr>
<tr>
<td>7.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.939</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.116, 38.312%; route: 3.025, 54.764%; tC2Q: 0.382, 6.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.415</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.708</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][B]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R7C34[1][B]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>2.564</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[0][B]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F/I0</td>
</tr>
<tr>
<td>3.091</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C34[0][B]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>3.251</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>3.777</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C35[1][A]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>4.319</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][B]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>4.836</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C32[1][B]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>4.976</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[3][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>5.228</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R5C32[3][A]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>5.977</td>
<td>0.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>6.493</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C34[0][A]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_1/F</td>
</tr>
<tr>
<td>7.293</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][A]</td>
<td style=" font-weight:bold;">vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_MUX2_LUT5_S0_O_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][A]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_MUX2_LUT5_S0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.708</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C37[3][A]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.338, 44.302%; route: 2.556, 48.448%; tC2Q: 0.382, 7.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.415</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.708</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][B]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R7C34[1][B]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>2.564</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[0][B]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F/I0</td>
</tr>
<tr>
<td>3.091</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C34[0][B]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>3.251</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>3.777</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C35[1][A]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>4.319</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][B]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>4.836</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C32[1][B]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>4.976</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[3][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>5.228</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R5C32[3][A]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>5.977</td>
<td>0.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>6.493</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C34[0][A]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_1/F</td>
</tr>
<tr>
<td>7.293</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][B]</td>
<td style=" font-weight:bold;">vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT4_I3_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][B]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.708</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C37[0][B]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.338, 44.302%; route: 2.556, 48.448%; tC2Q: 0.382, 7.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.415</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.708</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][B]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R7C34[1][B]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>2.564</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[0][B]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F/I0</td>
</tr>
<tr>
<td>3.091</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C34[0][B]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>3.251</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>3.777</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C35[1][A]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>4.319</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][B]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>4.836</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C32[1][B]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>4.976</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[3][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>5.228</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R5C32[3][A]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>5.977</td>
<td>0.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>6.493</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C34[0][A]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_1/F</td>
</tr>
<tr>
<td>7.293</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td style=" font-weight:bold;">vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.708</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.338, 44.302%; route: 2.556, 48.448%; tC2Q: 0.382, 7.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.415</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.708</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][B]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R7C34[1][B]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>2.564</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[0][B]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F/I0</td>
</tr>
<tr>
<td>3.091</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C34[0][B]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>3.251</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>3.777</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C35[1][A]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>4.319</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][B]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>4.836</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C32[1][B]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>4.976</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[3][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>5.228</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R5C32[3][A]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>5.977</td>
<td>0.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>6.493</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C34[0][A]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_1/F</td>
</tr>
<tr>
<td>7.293</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[1][B]</td>
<td style=" font-weight:bold;">vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_1_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[1][B]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.708</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C37[1][B]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.338, 44.302%; route: 2.556, 48.448%; tC2Q: 0.382, 7.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.415</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.708</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][B]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R7C34[1][B]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>2.564</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[0][B]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F/I0</td>
</tr>
<tr>
<td>3.091</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C34[0][B]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>3.251</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>3.777</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C35[1][A]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>4.319</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][B]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>4.836</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C32[1][B]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>4.976</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[3][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>5.228</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R5C32[3][A]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>5.977</td>
<td>0.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>6.493</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C34[0][A]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_1/F</td>
</tr>
<tr>
<td>7.293</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[1][A]</td>
<td style=" font-weight:bold;">vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT2_I1_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[1][A]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.708</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C37[1][A]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.338, 44.302%; route: 2.556, 48.448%; tC2Q: 0.382, 7.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][B]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R7C34[1][B]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>2.564</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[0][B]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F/I0</td>
</tr>
<tr>
<td>3.091</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C34[0][B]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>3.251</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>3.777</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C35[1][A]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>4.319</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][B]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>4.836</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C32[1][B]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>4.976</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[3][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>5.228</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R5C32[3][A]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>5.977</td>
<td>0.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>6.493</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C34[0][A]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_1/F</td>
</tr>
<tr>
<td>7.288</td>
<td>0.795</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" font-weight:bold;">vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT4_I3_1_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT4_I3_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.717</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C37[0][A]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT4_I3_1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.338, 44.344%; route: 2.551, 48.399%; tC2Q: 0.382, 7.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.455</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>3.654</td>
<td>1.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2/I3</td>
</tr>
<tr>
<td>4.180</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C33[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2/F</td>
</tr>
<tr>
<td>4.532</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[2][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2/I2</td>
</tr>
<tr>
<td>4.994</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C35[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2/F</td>
</tr>
<tr>
<td>5.156</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>5.571</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C34[3][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_F/F</td>
</tr>
<tr>
<td>5.901</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>6.154</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R12C34[3][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>7.200</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_F_MUX2_LUT5_I0/S0</td>
</tr>
<tr>
<td>7.452</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.455</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1002.013</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.908, 34.984%; route: 3.163, 58.001%; tC2Q: 0.382, 7.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.715</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R5C40[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
</tr>
<tr>
<td>3.149</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT2_F/I0</td>
</tr>
<tr>
<td>3.647</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>3.654</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>4.181</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C40[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>4.861</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>5.377</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>5.379</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td>down_LUT4_I0_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>5.841</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_LUT3_F/F</td>
</tr>
<tr>
<td>5.998</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][B]</td>
<td>down_LUT4_I0/I3</td>
</tr>
<tr>
<td>6.261</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0/F</td>
</tr>
<tr>
<td>6.261</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>6.397</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R4C38[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>7.134</td>
<td>0.738</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[3][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[3][A]</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.715</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C41[3][A]</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.400, 46.944%; route: 2.330, 45.575%; tC2Q: 0.382, 7.482%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.617</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.715</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][B]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R7C34[1][B]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>2.564</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[0][B]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F/I0</td>
</tr>
<tr>
<td>3.091</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C34[0][B]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>3.251</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>3.777</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C35[1][A]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>4.319</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][B]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>4.836</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C32[1][B]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>4.976</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[3][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>5.228</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R5C32[3][A]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>5.977</td>
<td>0.749</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>6.493</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C34[0][A]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_1/F</td>
</tr>
<tr>
<td>7.098</td>
<td>0.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[2][A]</td>
<td style=" font-weight:bold;">vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[2][A]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.715</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C37[2][A]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.338, 46.002%; route: 2.361, 46.470%; tC2Q: 0.382, 7.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.689</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R5C40[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
</tr>
<tr>
<td>3.149</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT2_F/I0</td>
</tr>
<tr>
<td>3.647</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>3.654</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>4.181</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C40[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>4.861</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>5.377</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>5.379</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td>down_LUT4_I0_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>5.841</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_LUT3_F/F</td>
</tr>
<tr>
<td>5.998</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][B]</td>
<td>down_LUT4_I0/I3</td>
</tr>
<tr>
<td>6.261</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0/F</td>
</tr>
<tr>
<td>6.261</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>6.397</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R4C38[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>7.022</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[2][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1/CLK</td>
</tr>
<tr>
<td>1001.711</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C38[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.400, 48.000%; route: 2.218, 44.350%; tC2Q: 0.382, 7.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.689</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R5C40[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
</tr>
<tr>
<td>3.149</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT2_F/I0</td>
</tr>
<tr>
<td>3.647</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>3.654</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>4.181</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C40[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>4.861</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>5.377</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>5.379</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td>down_LUT4_I0_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>5.841</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_LUT3_F/F</td>
</tr>
<tr>
<td>5.998</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][B]</td>
<td>down_LUT4_I0/I3</td>
</tr>
<tr>
<td>6.261</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0/F</td>
</tr>
<tr>
<td>6.261</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>6.397</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R4C38[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>7.022</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1001.711</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.400, 48.000%; route: 2.218, 44.350%; tC2Q: 0.382, 7.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R5C40[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
</tr>
<tr>
<td>3.149</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT2_F/I0</td>
</tr>
<tr>
<td>3.647</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>3.654</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>4.181</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C40[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>4.861</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>5.377</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>5.379</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td>down_LUT4_I0_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>5.841</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_LUT3_F/F</td>
</tr>
<tr>
<td>5.998</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][B]</td>
<td>down_LUT4_I0/I3</td>
</tr>
<tr>
<td>6.261</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0/F</td>
</tr>
<tr>
<td>6.261</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>6.397</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R4C38[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>6.947</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT4_I1_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT4_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.704</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT4_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.400, 48.731%; route: 2.143, 43.503%; tC2Q: 0.382, 7.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R5C40[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
</tr>
<tr>
<td>3.149</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT2_F/I0</td>
</tr>
<tr>
<td>3.647</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>3.654</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>4.181</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C40[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>4.861</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>5.377</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>5.379</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td>down_LUT4_I0_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>5.841</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_LUT3_F/F</td>
</tr>
<tr>
<td>5.998</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][B]</td>
<td>down_LUT4_I0/I3</td>
</tr>
<tr>
<td>6.261</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0/F</td>
</tr>
<tr>
<td>6.261</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>6.397</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R4C38[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>6.947</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[3][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[3][A]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.704</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C39[3][A]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.400, 48.731%; route: 2.143, 43.503%; tC2Q: 0.382, 7.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R5C40[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
</tr>
<tr>
<td>3.149</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT2_F/I0</td>
</tr>
<tr>
<td>3.647</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I3_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>3.654</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>4.181</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C40[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>4.861</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>5.377</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>5.379</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td>down_LUT4_I0_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>5.841</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_LUT3_F/F</td>
</tr>
<tr>
<td>5.998</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][B]</td>
<td>down_LUT4_I0/I3</td>
</tr>
<tr>
<td>6.261</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0/F</td>
</tr>
<tr>
<td>6.261</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>6.397</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R4C38[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>6.947</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.704</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C39[2][B]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.400, 48.731%; route: 2.143, 43.503%; tC2Q: 0.382, 7.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][B]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R7C34[1][B]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>2.564</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[0][B]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F/I0</td>
</tr>
<tr>
<td>3.091</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C34[0][B]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>3.251</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>3.777</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C35[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>3.937</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[1][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>4.463</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C36[1][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>4.466</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][B]</td>
<td>u_pong_pt1.pg.refresh_tick_LUT4_F/I3</td>
</tr>
<tr>
<td>4.982</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R6C36[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_LUT4_F/F</td>
</tr>
<tr>
<td>6.794</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.667</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.095, 43.851%; route: 2.300, 48.142%; tC2Q: 0.382, 8.006%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>1.320</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R5C40[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/Q</td>
</tr>
<tr>
<td>1.326</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C40[1][A]</td>
<td>up_LUT1_I0_F_MUX2_LUT5_I0_O_LUT3_I2/I0</td>
</tr>
<tr>
<td>1.479</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C40[1][A]</td>
<td style=" background: #97FFFF;">up_LUT1_I0_F_MUX2_LUT5_I0_O_LUT3_I2/F</td>
</tr>
<tr>
<td>1.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C40[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C40[1][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.320</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R5C32[0][A]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.329</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C32[0][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT4_I3/I2</td>
</tr>
<tr>
<td>1.482</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C32[0][A]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT4_I3/F</td>
</tr>
<tr>
<td>1.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C32[0][A]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C32[0][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R7C41[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.330</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0/I1</td>
</tr>
<tr>
<td>1.483</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0/F</td>
</tr>
<tr>
<td>1.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.205</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C41[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT4_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.318</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R4C39[0][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT4_I1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.327</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT4_I1/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT4_I1/F</td>
</tr>
<tr>
<td>1.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT4_I1_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT4_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT4_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R8C37[0][A]</td>
<td style=" font-weight:bold;">vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.327</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td style=" background: #97FFFF;">vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2/F</td>
</tr>
<tr>
<td>1.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td style=" font-weight:bold;">vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.199</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.184</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.301</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R11C37[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.312</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3/I1</td>
</tr>
<tr>
<td>1.465</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3/F</td>
</tr>
<tr>
<td>1.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.318</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0/I1</td>
</tr>
<tr>
<td>1.471</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0/F</td>
</tr>
<tr>
<td>1.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R9C36[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.318</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2/I1</td>
</tr>
<tr>
<td>1.471</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2/F</td>
</tr>
<tr>
<td>1.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[1][A]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R8C37[1][A]</td>
<td style=" font-weight:bold;">vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT2_I1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.334</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[1][A]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT2_I1/I0</td>
</tr>
<tr>
<td>1.487</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C37[1][A]</td>
<td style=" background: #97FFFF;">vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT2_I1/F</td>
</tr>
<tr>
<td>1.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[1][A]</td>
<td style=" font-weight:bold;">vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT2_I1_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[1][A]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.199</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C37[1][A]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 49.038%; route: 0.015, 4.808%; tC2Q: 0.144, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.180</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R11C34[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_LUT4_I3_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.317</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_LUT4_I3/I1</td>
</tr>
<tr>
<td>1.470</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_LUT4_I3/F</td>
</tr>
<tr>
<td>1.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_LUT4_I3_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.180</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 48.571%; route: 0.018, 5.714%; tC2Q: 0.144, 45.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.106</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R7C32[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.403</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.106</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 36.842%; tC2Q: 0.144, 63.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[2][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R7C34[2][A]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT3_I2_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT3_I2/I0</td>
</tr>
<tr>
<td>1.531</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][A]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT3_I2/F</td>
</tr>
<tr>
<td>1.531</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][A]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT3_I2_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[2][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C34[2][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 57.865%; route: 0.009, 2.528%; tC2Q: 0.141, 39.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.184</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[2][A]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.301</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R11C37[2][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.312</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[2][A]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3/I1</td>
</tr>
<tr>
<td>1.518</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C37[2][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3/F</td>
</tr>
<tr>
<td>1.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[2][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[2][A]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[2][A]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 57.382%; route: 0.012, 3.343%; tC2Q: 0.141, 39.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.184</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.301</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R11C37[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.376</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2/I1</td>
</tr>
<tr>
<td>1.529</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C37[1][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2/F</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.463%; route: 0.075, 20.325%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.318</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R4C39[2][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.409</td>
<td>0.091</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2/I0</td>
</tr>
<tr>
<td>1.562</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2/F</td>
</tr>
<tr>
<td>1.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C39[2][B]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 39.740%; route: 0.091, 23.636%; tC2Q: 0.141, 36.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1/CLK</td>
</tr>
<tr>
<td>1.320</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R5C38[2][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1/Q</td>
</tr>
<tr>
<td>1.414</td>
<td>0.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[2][B]</td>
<td>up_LUT1_I0_F_MUX2_LUT5_I0_O_LUT4_I3/I0</td>
</tr>
<tr>
<td>1.567</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C38[2][B]</td>
<td style=" background: #97FFFF;">up_LUT1_I0_F_MUX2_LUT5_I0_O_LUT4_I3/F</td>
</tr>
<tr>
<td>1.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[2][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C38[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 39.433%; route: 0.094, 24.227%; tC2Q: 0.141, 36.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.312</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2/I1</td>
</tr>
<tr>
<td>1.561</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2/F</td>
</tr>
<tr>
<td>1.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 62.785%; route: 0.006, 1.519%; tC2Q: 0.141, 35.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.373</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R7C41[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.330</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1/I2</td>
</tr>
<tr>
<td>1.578</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C41[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1/F</td>
</tr>
<tr>
<td>1.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.205</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C41[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 62.312%; route: 0.009, 2.261%; tC2Q: 0.141, 35.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][B]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R7C34[1][B]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.328</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[1][B]</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_I2/I0</td>
</tr>
<tr>
<td>1.576</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[1][B]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_I2/F</td>
</tr>
<tr>
<td>1.576</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[1][B]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][B]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C34[1][B]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 61.845%; route: 0.012, 2.993%; tC2Q: 0.141, 35.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.184</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.303</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R11C37[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.318</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2/I1</td>
</tr>
<tr>
<td>1.566</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2/F</td>
</tr>
<tr>
<td>1.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 60.934%; route: 0.015, 3.686%; tC2Q: 0.144, 35.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.180</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R11C34[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I2_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I2/I1</td>
</tr>
<tr>
<td>1.562</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C34[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I2/F</td>
</tr>
<tr>
<td>1.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I2_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.180</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C34[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 60.934%; route: 0.015, 3.686%; tC2Q: 0.144, 35.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1.320</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R5C38[0][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>up_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>1.478</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td style=" background: #97FFFF;">up_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0_I0_LUT4_F/F</td>
</tr>
<tr>
<td>1.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>up_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>1.570</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td style=" background: #97FFFF;">up_LUT1_I0_F_MUX2_LUT5_I0_O_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>1.573</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1.191</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.238, 60.406%; route: 0.015, 3.807%; tC2Q: 0.141, 35.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_MUX2_LUT5_S0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R11C34[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_MUX2_LUT5_S0_O_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.317</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_MUX2_LUT5_S0_I0_LUT4_F/I1</td>
</tr>
<tr>
<td>1.464</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_MUX2_LUT5_S0_I0_LUT4_F/F</td>
</tr>
<tr>
<td>1.464</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>1.556</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>1.559</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_MUX2_LUT5_S0_O_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_MUX2_LUT5_S0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.167</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.238, 59.057%; route: 0.021, 5.211%; tC2Q: 0.144, 35.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.397</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.293</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R11C39[2][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2/I1</td>
</tr>
<tr>
<td>1.574</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2/F</td>
</tr>
<tr>
<td>1.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 48.815%; route: 0.075, 17.773%; tC2Q: 0.141, 33.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.106</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R7C32[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.516</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[2][A]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT3_I2_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[2][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.106</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C34[2][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.197, 57.771%; tC2Q: 0.144, 42.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.406</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.935</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.944</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td>1001.596</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.528, 80.616%; tC2Q: 0.368, 19.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.406</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.935</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE/CLK</td>
</tr>
<tr>
<td>1001.944</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE</td>
</tr>
<tr>
<td>1001.596</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.528, 80.616%; tC2Q: 0.368, 19.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.406</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.935</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1001.944</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE</td>
</tr>
<tr>
<td>1001.596</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C35[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.528, 80.616%; tC2Q: 0.368, 19.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.406</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.935</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.944</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D</td>
</tr>
<tr>
<td>1001.596</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C35[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.528, 80.616%; tC2Q: 0.368, 19.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.406</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.781</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.944</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.596</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.375, 78.906%; tC2Q: 0.368, 21.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.406</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.781</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[7]_DFFPE_D/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D/CLK</td>
</tr>
<tr>
<td>1001.944</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D</td>
</tr>
<tr>
<td>1001.596</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C39[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.375, 78.906%; tC2Q: 0.368, 21.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.406</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.781</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[7]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.944</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFCE_D</td>
</tr>
<tr>
<td>1001.596</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C39[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.375, 78.906%; tC2Q: 0.368, 21.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.406</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.781</td>
<td>1.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1/CLK</td>
</tr>
<tr>
<td>1001.944</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1</td>
</tr>
<tr>
<td>1001.596</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C39[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.375, 78.906%; tC2Q: 0.368, 21.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.606</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.406</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.733</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.988</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_MUX2_LUT5_S0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.953</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td>1001.606</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.051</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 78.315%; tC2Q: 0.368, 21.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.329%; route: 1.306, 65.671%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.606</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.406</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.733</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.988</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.953</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.606</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.051</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 78.315%; tC2Q: 0.368, 21.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.329%; route: 1.306, 65.671%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.606</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.406</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.733</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.988</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.953</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.606</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C34[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_1_F_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.051</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 78.315%; tC2Q: 0.368, 21.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.329%; route: 1.306, 65.671%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.406</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.702</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[3][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[3][A]</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.991</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D</td>
</tr>
<tr>
<td>1001.644</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C41[3][A]</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.295, 77.899%; tC2Q: 0.368, 22.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.406</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.702</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.991</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.644</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C41[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.295, 77.899%; tC2Q: 0.368, 22.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.406</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.702</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.991</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.644</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C41[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.295, 77.899%; tC2Q: 0.368, 22.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>998.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.406</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.555</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.997</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.963</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.615</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 75.758%; tC2Q: 0.368, 24.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.168%; route: 1.315, 65.832%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>998.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.406</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.555</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[3][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.997</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[3][A]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_MUX2_LUT5_S0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.963</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td>1001.615</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C37[3][A]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 75.758%; tC2Q: 0.368, 24.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.168%; route: 1.315, 65.832%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>998.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.406</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.555</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[2][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.997</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[2][A]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.963</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.615</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C37[2][A]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 75.758%; tC2Q: 0.368, 24.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.168%; route: 1.315, 65.832%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>998.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.406</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.555</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.997</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.963</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.615</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 75.758%; tC2Q: 0.368, 24.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.168%; route: 1.315, 65.832%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>998.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.406</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.555</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.997</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.963</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.615</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C37[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 75.758%; tC2Q: 0.368, 24.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.168%; route: 1.315, 65.832%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>998.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.406</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.508</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" font-weight:bold;">vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT4_I3_1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT4_I3_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.646</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C37[0][A]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT4_I3_1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.102, 74.995%; tC2Q: 0.368, 25.005%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>998.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_I3_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.406</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.325</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C39[3][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_I3_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.013</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[3][A]</td>
<td>down_LUT4_I0_I3_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.978</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_I3_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_DFFCE_D</td>
</tr>
<tr>
<td>1001.630</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C39[3][A]</td>
<td>down_LUT4_I0_I3_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.919, 71.436%; tC2Q: 0.368, 28.564%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.913%; route: 1.330, 66.087%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>998.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.406</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.325</td>
<td>0.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[3][A]</td>
<td style=" font-weight:bold;">vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][A]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_MUX2_LUT5_S0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.984</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td>1001.637</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C37[3][A]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.918, 71.422%; tC2Q: 0.368, 28.578%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>998.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.406</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.325</td>
<td>0.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[0][B]</td>
<td style=" font-weight:bold;">vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][B]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.984</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.637</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C37[0][B]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.918, 71.422%; tC2Q: 0.368, 28.578%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>998.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.406</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.325</td>
<td>0.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td style=" font-weight:bold;">vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.984</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.637</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.918, 71.422%; tC2Q: 0.368, 28.578%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>998.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.406</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.325</td>
<td>0.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[1][B]</td>
<td style=" font-weight:bold;">vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[1][B]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.984</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_1_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.637</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C37[1][B]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.918, 71.422%; tC2Q: 0.368, 28.578%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.161</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.332</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.530</td>
<td>0.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[2][A]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[2][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.214</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td>1.161</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C32[2][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.198, 57.895%; tC2Q: 0.144, 42.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.161</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.332</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.530</td>
<td>0.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][A]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.214</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td>1.161</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C32[0][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.198, 57.895%; tC2Q: 0.144, 42.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.157</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.332</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.628</td>
<td>0.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.210</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.157</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.296, 67.273%; tC2Q: 0.144, 32.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.157</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.332</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.628</td>
<td>0.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.210</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
<tr>
<td>1.157</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.296, 67.273%; tC2Q: 0.144, 32.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.161</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_1_F_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.332</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.632</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_1_F_DFFCE_CE/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_1_F_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1.214</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_1_F_DFFCE_CE</td>
</tr>
<tr>
<td>1.161</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT2_I1_1_F_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.300, 67.568%; tC2Q: 0.144, 32.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.161</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.refresh_tick_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.332</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.632</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.refresh_tick_DFFCE_CE/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[0][B]</td>
<td>u_pong_pt1.pg.refresh_tick_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1.214</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.refresh_tick_DFFCE_CE</td>
</tr>
<tr>
<td>1.161</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C34[0][B]</td>
<td>u_pong_pt1.pg.refresh_tick_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.300, 67.568%; tC2Q: 0.144, 32.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.332</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.667</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>1.147</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT3_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.335, 69.937%; tC2Q: 0.144, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.332</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.667</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1.147</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.335, 69.937%; tC2Q: 0.144, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.332</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.667</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td>1.147</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.335, 69.937%; tC2Q: 0.144, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.332</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.667</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1.147</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C36[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.335, 69.937%; tC2Q: 0.144, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.161</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.332</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.684</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[2][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1/CLK</td>
</tr>
<tr>
<td>1.214</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1</td>
</tr>
<tr>
<td>1.161</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C38[2][B]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 70.953%; tC2Q: 0.144, 29.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.161</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.332</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.684</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1.214</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE</td>
</tr>
<tr>
<td>1.161</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>down_LUT4_I0_F_MUX2_LUT5_I1_O_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 70.953%; tC2Q: 0.144, 29.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.332</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.683</td>
<td>0.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT4_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT4_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.159</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT4_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.351, 70.909%; tC2Q: 0.144, 29.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.332</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.683</td>
<td>0.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[3][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[3][A]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFCE_D</td>
</tr>
<tr>
<td>1.159</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C39[3][A]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I3_F_MUX2_LUT5_I1_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.351, 70.909%; tC2Q: 0.144, 29.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.332</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.683</td>
<td>0.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1.159</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C39[2][B]</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.351, 70.909%; tC2Q: 0.144, 29.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT5_O_I1_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.332</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.730</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[3][A]</td>
<td style=" font-weight:bold;">vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT5_O_I1_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[3][A]</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT5_O_I1_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT5_O_I1_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_DFFCE_D</td>
</tr>
<tr>
<td>1.163</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C33[3][A]</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT5_O_I1_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 73.432%; tC2Q: 0.144, 26.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT5_O_I1_LUT4_F_I2_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.332</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.730</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td style=" font-weight:bold;">vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT5_O_I1_LUT4_F_I2_LUT4_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT5_O_I1_LUT4_F_I2_LUT4_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT5_O_I1_LUT4_F_I2_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.163</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT8_O_S0_MUX2_LUT5_O_I1_LUT4_F_I2_LUT4_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 73.432%; tC2Q: 0.144, 26.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.332</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.730</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[1][B]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE</td>
</tr>
<tr>
<td>1.163</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C33[1][B]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 73.432%; tC2Q: 0.144, 26.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.157</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.332</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.730</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[2][A]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT3_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[2][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.210</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1.157</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C34[2][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_MUX2_LUT5_S0_O_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 73.432%; tC2Q: 0.144, 26.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.157</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.332</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.730</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.210</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_DFFCE_Q</td>
</tr>
<tr>
<td>1.157</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I1_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 73.432%; tC2Q: 0.144, 26.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.157</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.332</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.730</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][B]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][B]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.210</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.157</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C34[1][B]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 73.432%; tC2Q: 0.144, 26.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.332</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.771</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[2][A]</td>
<td style=" font-weight:bold;">vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[2][A]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
<tr>
<td>1.162</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C37[2][A]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.439, 75.300%; tC2Q: 0.144, 24.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.332</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.771</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][A]</td>
<td style=" font-weight:bold;">vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][A]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_MUX2_LUT5_S0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td>1.156</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C37[3][A]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.439, 75.300%; tC2Q: 0.144, 24.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.332</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.771</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][B]</td>
<td style=" font-weight:bold;">vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][B]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td>1.156</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C37[0][B]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.439, 75.300%; tC2Q: 0.144, 24.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.332</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.771</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td style=" font-weight:bold;">vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>49</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1.156</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.439, 75.300%; tC2Q: 0.144, 24.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.893</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.143</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.047</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.893</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.143</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[0][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.047</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[0][1]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[0][1]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>reset_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.895</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.145</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[0][0]_DFFRE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.041</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[0][0]_DFFRE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[0][0]_DFFRE_Q/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.895</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.145</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[0][6]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.041</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[0][6]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[0][6]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.896</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.146</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[0][5]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.351</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[0][5]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[0][5]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.896</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.146</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[1][5]_DFFRE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.351</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[1][5]_DFFRE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[1][5]_DFFRE_Q/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.898</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.148</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT4_I3_1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.033</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT4_I3_1_F_DFFCE_D/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_LUT4_I3_1_F_DFFCE_D/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.898</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.148</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.186</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.898</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.148</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.033</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>49</td>
<td>reset</td>
<td>997.662</td>
<td>1.612</td>
</tr>
<tr>
<td>49</td>
<td>u_pong_pt1.clk</td>
<td>992.721</td>
<td>1.346</td>
</tr>
<tr>
<td>31</td>
<td>down_LUT4_I0_I3_LUT3_F_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2_F_DFFCE_D_Q</td>
<td>993.919</td>
<td>1.479</td>
</tr>
<tr>
<td>31</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_LUT3_I2_F_LUT4_I3_F_MUX2_LUT5_I0_O_DFFCE_D_Q</td>
<td>994.865</td>
<td>1.521</td>
</tr>
<tr>
<td>30</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_I1_F_MUX2_LUT5_S0_O_DFFCE_D_Q</td>
<td>994.145</td>
<td>1.004</td>
</tr>
<tr>
<td>30</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_LUT4_I3_F_DFFCE_D_Q</td>
<td>994.881</td>
<td>1.161</td>
</tr>
<tr>
<td>29</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT6_S0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT4_I3_F_MUX2_LUT5_S0_O_DFFCE_D_Q</td>
<td>994.698</td>
<td>0.956</td>
</tr>
<tr>
<td>28</td>
<td>u_pong_pt1.pg.y_delta_next[7]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D_Q</td>
<td>993.920</td>
<td>1.442</td>
</tr>
<tr>
<td>28</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D_Q</td>
<td>992.801</td>
<td>1.349</td>
</tr>
<tr>
<td>27</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_D_LUT3_F_I0</td>
<td>995.688</td>
<td>1.368</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R7C34</td>
<td>41.67%</td>
</tr>
<tr>
<td>R5C39</td>
<td>38.89%</td>
</tr>
<tr>
<td>R8C37</td>
<td>36.11%</td>
</tr>
<tr>
<td>R6C34</td>
<td>36.11%</td>
</tr>
<tr>
<td>R7C37</td>
<td>33.33%</td>
</tr>
<tr>
<td>R5C38</td>
<td>33.33%</td>
</tr>
<tr>
<td>R11C34</td>
<td>33.33%</td>
</tr>
<tr>
<td>R11C35</td>
<td>31.94%</td>
</tr>
<tr>
<td>R11C37</td>
<td>31.94%</td>
</tr>
<tr>
<td>R8C39</td>
<td>30.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_emu -period 1000 -waveform {0 500} [get_ports {clk_emu}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_dut -period 1000 -waveform {0 500} [get_ports {clk_dut}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
