{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1607192462756 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DMKR EP2C5F256C6 " "Selected device EP2C5F256C6 for design \"DMKR\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1607192462769 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607192462820 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607192462821 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1607192464216 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1607192464259 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8F256C6 " "Device EP2C8F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1607192465338 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1607192465338 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Pin ~ASDO~ is reserved at location C3" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607192465373 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Pin ~nCSO~ is reserved at location F4" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607192465373 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ N14 " "Pin ~LVDS41p/nCEO~ is reserved at location N14" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607192465373 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1607192465373 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "13 13 " "No exact pin location assignment(s) for 13 pins of 13 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y1 " "Pin y1 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { y1 } } } { "DMKR.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/DMKR.bdf" { { 920 1736 1912 936 "y1" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/" { { 0 { 0 ""} 0 3 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607192465554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y2 " "Pin y2 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { y2 } } } { "DMKR.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/DMKR.bdf" { { 712 1736 1912 728 "y2" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607192465554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y3 " "Pin y3 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { y3 } } } { "DMKR.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/DMKR.bdf" { { 440 1736 1912 456 "y3" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607192465554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y4 " "Pin y4 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { y4 } } } { "DMKR.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/DMKR.bdf" { { 312 1632 1808 328 "y4" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607192465554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y5 " "Pin y5 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { y5 } } } { "DMKR.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/DMKR.bdf" { { 216 1632 1808 232 "y5" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607192465554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1 " "Pin Q1 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { Q1 } } } { "DMKR.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/DMKR.bdf" { { 40 1264 1440 56 "Q1" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607192465554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2 " "Pin Q2 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { Q2 } } } { "DMKR.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/DMKR.bdf" { { 488 1264 1440 504 "Q2" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607192465554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3 " "Pin Q3 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { Q3 } } } { "DMKR.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/DMKR.bdf" { { 936 1264 1440 952 "Q3" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607192465554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q4 " "Pin Q4 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { Q4 } } } { "DMKR.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/DMKR.bdf" { { 1288 1264 1440 1304 "Q4" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607192465554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x1 " "Pin x1 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { x1 } } } { "DMKR.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/DMKR.bdf" { { 144 -16 152 160 "x1" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607192465554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x2 " "Pin x2 not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { x2 } } } { "DMKR.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/DMKR.bdf" { { 216 -16 152 232 "x2" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607192465554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { reset } } } { "DMKR.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/DMKR.bdf" { { 376 104 272 392 "reset" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607192465554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G " "Pin G not assigned to an exact location on the device" {  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { G } } } { "DMKR.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/DMKR.bdf" { { 304 104 272 320 "G" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/" { { 0 { 0 ""} 0 4 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607192465554 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1607192465554 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DMKR.sdc " "Synopsys Design Constraints File file not found: 'DMKR.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1607192466051 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1607192466068 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1607192466128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN H2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node reset (placed in PIN H2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1607192466186 ""}  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { reset } } } { "DMKR.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/DMKR.bdf" { { 376 104 272 392 "reset" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607192466186 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "G (placed in PIN H1 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node G (placed in PIN H1 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1607192466186 ""}  } { { "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/forstudy/architecure-of-computer/quartus/bin64/pin_planner.ppl" { G } } } { "DMKR.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/DMKR.bdf" { { 304 104 272 320 "G" "" } } } } { "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/forstudy/architecure-of-computer/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/" { { 0 { 0 ""} 0 4 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607192466186 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1607192466533 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607192466534 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607192466535 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607192466535 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607192466543 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1607192466544 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1607192466544 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1607192466545 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1607192466546 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1607192466546 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1607192466546 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 3.3V 2 9 0 " "Number of I/O pins in group: 11 (unused VREF, 3.3V VCCIO, 2 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1607192466550 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1607192466550 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1607192466550 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 31 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607192466552 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 43 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607192466552 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 38 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607192466552 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607192466552 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1607192466552 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1607192466552 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607192466592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1607192468260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607192468377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1607192468401 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1607192468784 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607192468785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1607192468897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1607192469396 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1607192469396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607192469590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1607192469593 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1607192469593 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1607192469600 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607192469605 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y1 0 " "Pin \"y1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607192469610 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y2 0 " "Pin \"y2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607192469610 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y3 0 " "Pin \"y3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607192469610 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y4 0 " "Pin \"y4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607192469610 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y5 0 " "Pin \"y5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607192469610 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1 0 " "Pin \"Q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607192469610 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2 0 " "Pin \"Q2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607192469610 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3 0 " "Pin \"Q3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607192469610 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q4 0 " "Pin \"Q4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607192469610 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1607192469610 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607192469668 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607192469680 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607192469736 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607192469908 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1607192469965 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/output_files/DMKR.fit.smsg " "Generated suppressed messages file D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/DMKR/output_files/DMKR.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1607192470094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607192470261 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 20:21:10 2020 " "Processing ended: Sat Dec 05 20:21:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607192470261 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607192470261 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607192470261 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1607192470261 ""}
