
*** Running vivado
    with args -log design_1_ila_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ila_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_ila_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 370.762 ; gain = 160.688
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [c:/Users/Burak/Desktop/Projects/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'design_1_ila_0_0' (48#1) [c:/Users/Burak/Desktop/Projects/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:66]
Finished RTL Elaboration : Time (s): cpu = 00:03:18 ; elapsed = 00:03:26 . Memory (MB): peak = 710.566 ; gain = 500.492
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:19 ; elapsed = 00:03:28 . Memory (MB): peak = 710.566 ; gain = 500.492
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.250 . Memory (MB): peak = 934.000 ; gain = 1.836
Finished Constraint Validation : Time (s): cpu = 00:04:01 ; elapsed = 00:04:11 . Memory (MB): peak = 934.000 ; gain = 723.926
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:01 ; elapsed = 00:04:11 . Memory (MB): peak = 934.000 ; gain = 723.926
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:02 ; elapsed = 00:04:12 . Memory (MB): peak = 934.000 ; gain = 723.926
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:10 ; elapsed = 00:04:20 . Memory (MB): peak = 934.000 ; gain = 723.926
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:21 ; elapsed = 00:04:32 . Memory (MB): peak = 934.000 ; gain = 723.926
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:39 ; elapsed = 00:04:50 . Memory (MB): peak = 934.000 ; gain = 723.926
Finished Timing Optimization : Time (s): cpu = 00:04:40 ; elapsed = 00:04:51 . Memory (MB): peak = 934.000 ; gain = 723.926
Finished Technology Mapping : Time (s): cpu = 00:04:42 ; elapsed = 00:04:53 . Memory (MB): peak = 934.000 ; gain = 723.926
Finished IO Insertion : Time (s): cpu = 00:04:43 ; elapsed = 00:04:54 . Memory (MB): peak = 934.000 ; gain = 723.926
Finished Renaming Generated Instances : Time (s): cpu = 00:04:43 ; elapsed = 00:04:54 . Memory (MB): peak = 934.000 ; gain = 723.926
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:44 ; elapsed = 00:04:55 . Memory (MB): peak = 934.000 ; gain = 723.926
Finished Renaming Generated Ports : Time (s): cpu = 00:04:44 ; elapsed = 00:04:55 . Memory (MB): peak = 934.000 ; gain = 723.926
Finished Handling Custom Attributes : Time (s): cpu = 00:04:44 ; elapsed = 00:04:55 . Memory (MB): peak = 934.000 ; gain = 723.926
Finished Renaming Generated Nets : Time (s): cpu = 00:04:44 ; elapsed = 00:04:55 . Memory (MB): peak = 934.000 ; gain = 723.926

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    40|
|2     |CFGLUT5    |    77|
|3     |LUT1       |    65|
|4     |LUT2       |    47|
|5     |LUT3       |   190|
|6     |LUT4       |   115|
|7     |LUT5       |    68|
|8     |LUT6       |   652|
|9     |MUXF7      |   113|
|10    |RAMB36E1   |    96|
|11    |RAMB36E1_1 |    12|
|12    |RAMB36E1_2 |    12|
|13    |SRL16E     |    37|
|14    |SRLC16E    |     2|
|15    |SRLC32E    |    17|
|16    |FDRE       |  1255|
|17    |FDSE       |     9|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:04:44 ; elapsed = 00:04:55 . Memory (MB): peak = 934.000 ; gain = 723.926
synth_design: Time (s): cpu = 00:04:46 ; elapsed = 00:04:55 . Memory (MB): peak = 934.000 ; gain = 659.055
