<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>Physical Design - Zepto Logic Technologies</title>
  <style>
    body {
      font-family: 'Arial', sans-serif;
      background-color: #f9f9f9;
      color: #333;
      margin: 0;
      padding: 0;
    }
    header {
      background-color: #003087;
      color: #fff;
      padding: 1.5rem 2rem;
      text-align: center;
    }
    header h1 {
      margin: 0;
      font-size: 2rem;
    }
    .container {
      max-width: 1000px;
      margin: 2rem auto;
      background: #fff;
      padding: 2rem;
      border-radius: 10px;
      box-shadow: 0 4px 8px rgba(0,0,0,0.1);
    }
    h2, h3 {
      color: #003087;
    }
    ul {
      margin-left: 1.5rem;
    }
    footer {
      background-color: #003087;
      color: white;
      text-align: center;
      padding: 1rem;
      margin-top: 3rem;
    }
    footer a {
      color: white;
      text-decoration: none;
      margin: 0 0.8rem;
      font-size: 0.9rem;
    }
    footer a:hover {
      color: #ff4d4d;
    }
  </style>
</head>
<body>

  <header>
    <h1>Physical Design</h1>
  </header>

  <div class="container">
    <h2>Course Title: Physical Design</h2>

    <h3>Introduction</h3>
    <p>Physical Design is the backend phase of VLSI chip design, where digital netlists are transformed into real silicon layouts. This course covers the full flow from synthesis output to GDSII, including floorplanning, placement, clock tree synthesis, and routing.</p>

    <h3>Importance</h3>
    <p>Bridging the logical and physical world, this step determines the performance, area, power, and manufacturability of chips. Expertise in physical design is critical for tape-out success.</p>

    <h3>Why Choose This Course?</h3>
    <ul>
      <li>Learn PnR (Place and Route) flow using industry-standard tools (Cadence Innovus, Synopsys ICC2, etc.).</li>
      <li>Understand timing closure, IR drop analysis, congestion analysis, and design rule checks.</li>
      <li>Learn about standard cell libraries, clock tree strategies, and parasitic extraction.</li>
      <li>Highly in-demand skill for physical design and layout engineering roles.</li>
    </ul>

    <h3>Outcomes & Advantages</h3>
    <ul>
      <li>Execute end-to-end physical design flow.</li>
      <li>Optimize chip layouts for speed, power, and area.</li>
      <li>Solve real-world challenges like timing closure and noise reduction.</li>
      <li>Qualify for backend VLSI roles in foundries and chip design firms.</li>
    </ul>

    <h3>Duration</h3>
    <p><strong>8 to 10 weeks</strong></p>

    <h3>Mode</h3>
    <p>Online / Offline</p>

    <h3>Includes</h3>
    <p>Real-world layout projects, tool-based simulations, and timing analysis labs.</p>
  </div>

  <footer>
    <p>Â© 2025 Zepto Logic Technologies. All rights reserved. | 
      <a href="#privacy">Privacy Policy</a> | 
      <a href="#refund">Refund Policy</a> | 
      <a href="#terms">Terms & Conditions</a>
    </p>
  </footer>

</body>
</html>
