
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v
# synth_design -part xc7z020clg484-3 -top top -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top top -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12861 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1506.535 ; gain = 30.895 ; free physical = 246237 ; free virtual = 314041
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:15080]
INFO: [Synth 8-6157] synthesizing module 'ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:14590]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has too many ports (16). Maximum supported = 16. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "ram_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'ram' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:14590]
INFO: [Synth 8-6157] synthesizing module 'control' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:14666]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:14704]
INFO: [Synth 8-6155] done synthesizing module 'control' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:14666]
INFO: [Synth 8-6157] synthesizing module 'cfg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:14222]
INFO: [Synth 8-6155] done synthesizing module 'cfg' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:14222]
INFO: [Synth 8-6157] synthesizing module 'matmul_32x32_systolic' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:296]
INFO: [Synth 8-6157] synthesizing module 'systolic_data_setup' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:7333]
INFO: [Synth 8-6155] done synthesizing module 'systolic_data_setup' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:7333]
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:5002]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:5002]
INFO: [Synth 8-6157] synthesizing module 'systolic_pe_matrix' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:10807]
INFO: [Synth 8-6157] synthesizing module 'processing_element' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:14103]
INFO: [Synth 8-6157] synthesizing module 'seq_mac' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:14144]
INFO: [Synth 8-6157] synthesizing module 'qmult' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:14198]
INFO: [Synth 8-6155] done synthesizing module 'qmult' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:14198]
INFO: [Synth 8-6157] synthesizing module 'qadd' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:14208]
INFO: [Synth 8-6155] done synthesizing module 'qadd' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:14208]
INFO: [Synth 8-6155] done synthesizing module 'seq_mac' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:14144]
INFO: [Synth 8-6155] done synthesizing module 'processing_element' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:14103]
INFO: [Synth 8-6155] done synthesizing module 'systolic_pe_matrix' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:10807]
INFO: [Synth 8-6155] done synthesizing module 'matmul_32x32_systolic' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:296]
INFO: [Synth 8-6157] synthesizing module 'norm' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:14482]
INFO: [Synth 8-6155] done synthesizing module 'norm' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:14482]
INFO: [Synth 8-6157] synthesizing module 'pool' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:14791]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:14827]
INFO: [Synth 8-6155] done synthesizing module 'pool' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:14791]
INFO: [Synth 8-6157] synthesizing module 'activation' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:14864]
INFO: [Synth 8-6155] done synthesizing module 'activation' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:14864]
WARNING: [Synth 8-3848] Net a_data_in_NC in module/entity top does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:15137]
WARNING: [Synth 8-3848] Net b_data_in_NC in module/entity top does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:15138]
INFO: [Synth 8-6155] done synthesizing module 'top' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:15080]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[31]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[30]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[29]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[28]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[27]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[26]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[25]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[24]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[23]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[22]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[21]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[20]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[19]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[18]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[17]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[16]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[15]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[14]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[13]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[12]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[11]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[10]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[9]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[8]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[7]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[6]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[5]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[4]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[3]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[2]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[1]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[0]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[31]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[30]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[29]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[28]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[27]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[26]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[25]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[24]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[23]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[22]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[21]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[20]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[19]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[18]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[17]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[16]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[15]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[14]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[13]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[12]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[11]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[10]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[9]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[8]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[7]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[6]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[5]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[4]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[3]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[2]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[1]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[0]
WARNING: [Synth 8-3331] design seq_mac has unconnected port reset
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[15]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[14]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[13]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[12]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[11]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[10]
WARNING: [Synth 8-3331] design output_logic has unconnected port final_mat_mul_size[7]
WARNING: [Synth 8-3331] design output_logic has unconnected port final_mat_mul_size[6]
WARNING: [Synth 8-3331] design output_logic has unconnected port final_mat_mul_size[5]
WARNING: [Synth 8-3331] design output_logic has unconnected port final_mat_mul_size[4]
WARNING: [Synth 8-3331] design output_logic has unconnected port final_mat_mul_size[3]
WARNING: [Synth 8-3331] design output_logic has unconnected port final_mat_mul_size[2]
WARNING: [Synth 8-3331] design output_logic has unconnected port final_mat_mul_size[1]
WARNING: [Synth 8-3331] design output_logic has unconnected port final_mat_mul_size[0]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[15]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[14]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[13]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[12]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[11]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[10]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[15]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[14]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[13]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[12]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[11]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[10]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port final_mat_mul_size[7]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port final_mat_mul_size[6]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port final_mat_mul_size[5]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port final_mat_mul_size[4]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port final_mat_mul_size[3]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port final_mat_mul_size[2]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port final_mat_mul_size[1]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port final_mat_mul_size[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 02:11:12 ; elapsed = 02:12:26 . Memory (MB): peak = 8095.637 ; gain = 6619.996 ; free physical = 242006 ; free virtual = 310423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 02:11:23 ; elapsed = 02:12:39 . Memory (MB): peak = 8095.637 ; gain = 6619.996 ; free physical = 242300 ; free virtual = 310746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 02:11:23 ; elapsed = 02:12:39 . Memory (MB): peak = 8103.633 ; gain = 6627.992 ; free physical = 242300 ; free virtual = 310746
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control'
INFO: [Synth 8-5544] ROM "done_tpu" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'cfg'
INFO: [Synth 8-5546] ROM "start_tpu" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enable_matmul" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inv_var" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pool_window_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_dummy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address_mat_a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address_mat_b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address_mat_c" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "validity_mask_a_rows" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "validity_mask_a_cols" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "validity_mask_b_rows" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "validity_mask_b_cols" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "save_output_to_accum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address_stride_a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address_stride_b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address_stride_c" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "activation_type" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "conv_filter_height" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_channels_inp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inp_img_height" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_img_height" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "batch_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:7583]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:9197]
INFO: [Synth 8-5546] ROM "done_mat_mul" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "out_data_temp" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                              000 |                             0000
                  iSTATE |                              001 |                             0001
                 iSTATE0 |                              010 |                             0010
                 iSTATE1 |                              011 |                             0011
                 iSTATE3 |                              100 |                             0100
                 iSTATE2 |                              101 |                             0101
                 iSTATE5 |                              110 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'cfg'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 02:20:46 ; elapsed = 02:25:15 . Memory (MB): peak = 8103.648 ; gain = 6628.008 ; free physical = 238809 ; free virtual = 307176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |ram__GBM0                  |           1|   2980195|
|2     |systolic_pe_matrix__GB0    |           1|     24393|
|3     |systolic_pe_matrix__GB1    |           1|      8319|
|4     |systolic_pe_matrix__GB2    |           1|     13113|
|5     |systolic_pe_matrix__GB3    |           1|     11703|
|6     |systolic_pe_matrix__GB4    |           1|     14664|
|7     |systolic_pe_matrix__GB5    |           1|     23266|
|8     |systolic_pe_matrix__GB6    |           1|     16497|
|9     |systolic_pe_matrix__GB7    |           1|     12267|
|10    |systolic_pe_matrix__GB8    |           1|     20163|
|11    |matmul_32x32_systolic__GC0 |           1|     39392|
|12    |top__GC0                   |           1|     18077|
+------+---------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1024  
	   2 Input     14 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 62    
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 37    
	   3 Input      8 Bit       Adders := 33    
+---Registers : 
	              256 Bit    Registers := 50    
	               32 Bit    Registers := 7     
	               16 Bit    Registers := 2057  
	               10 Bit    Registers := 7     
	                8 Bit    Registers := 7203  
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input   8192 Bit        Muxes := 64    
	   2 Input    256 Bit        Muxes := 75    
	   4 Input    256 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 136528
	   7 Input      4 Bit        Muxes := 32    
	  15 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 32    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 54    
	   7 Input      1 Bit        Muxes := 4     
	  23 Input      1 Bit        Muxes := 23    
	   3 Input      1 Bit        Muxes := 29    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
Module ram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 31    
+---Registers : 
	              256 Bit    Registers := 2     
	                8 Bit    Registers := 1024  
+---Muxes : 
	   2 Input   8192 Bit        Muxes := 32    
	   2 Input      8 Bit        Muxes := 66680 
Module qadd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__62 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__63 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__64 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__65 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__66 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__67 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__68 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__68 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__69 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__69 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__70 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__70 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__71 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__71 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__72 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__72 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__73 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__74 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__74 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__75 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__75 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__76 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__76 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__77 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__77 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__78 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__78 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__79 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__79 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__80 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__80 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__81 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__81 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__82 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__82 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__83 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__83 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__84 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__84 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__85 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__85 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__86 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__86 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__87 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__87 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__88 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__88 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__89 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__89 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__90 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__90 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__91 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__91 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__92 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__92 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__93 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__93 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__94 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__94 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__95 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__95 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__96 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__96 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__97 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__97 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__98 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__98 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__99 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__99 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__100 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__100 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__101 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__101 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__102 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__102 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__103 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__103 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__104 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__104 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__105 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__105 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__106 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__106 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__107 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__107 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__108 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__108 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__109 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__109 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__110 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__110 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__111 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__111 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__112 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__112 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__113 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__113 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__114 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__114 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__115 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__115 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__116 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__116 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__117 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__117 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__118 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__118 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__119 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__119 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__120 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__120 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__121 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__121 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__122 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__122 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__123 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__123 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__124 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__124 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__125 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__125 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__126 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__126 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__127 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__127 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__128 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__128 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__129 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__129 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__130 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__130 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__131 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__131 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__132 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__132 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__133 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__133 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__134 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__134 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__135 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__135 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__136 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__136 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__137 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__137 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__138 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__138 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__139 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__139 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__140 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__140 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__141 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__141 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__142 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__142 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__143 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__143 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__144 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__144 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__145 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__145 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__146 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__146 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__147 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__147 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__148 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__148 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__149 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__149 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__150 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__150 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__151 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__151 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__152 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__152 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__153 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__153 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__154 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__154 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__155 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__155 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__156 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__156 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__157 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__157 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__158 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__158 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__159 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__159 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__160 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__160 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__161 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__161 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__162 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__162 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__163 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__163 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__164 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__164 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__165 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__165 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__166 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__166 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__167 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__167 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__168 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__168 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__169 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__169 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__169 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__170 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__170 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__170 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__171 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__171 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__171 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__172 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__172 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__172 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__173 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__173 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__173 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__174 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__174 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__174 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__175 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__175 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__176 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__176 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__176 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__177 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__177 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__177 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__178 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__178 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__178 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__179 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__179 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__179 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__180 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__180 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__180 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__181 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__181 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__181 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__182 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__182 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__182 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__183 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__183 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__183 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__184 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__184 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__184 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__185 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__185 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__185 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__186 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__186 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__186 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__187 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__187 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__187 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__188 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__188 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__188 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__189 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__189 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__189 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__190 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__190 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__190 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__191 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__191 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__191 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__192 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__192 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__192 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__193 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__193 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__193 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__194 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__194 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__194 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__195 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__195 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__195 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__196 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__196 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__196 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__197 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__197 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__197 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__198 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__198 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__198 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__199 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__199 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__199 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__200 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__200 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__200 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__201 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__201 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__201 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__202 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__202 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__202 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__203 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__203 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__203 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__204 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__204 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__204 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__205 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__205 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__205 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__206 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__206 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__206 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__207 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__207 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__207 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__208 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__208 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__208 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__209 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__209 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__209 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__210 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__210 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__210 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__211 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__211 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__211 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__212 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__212 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__212 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__213 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__213 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__213 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__214 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__214 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__214 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__215 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__215 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__215 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__216 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__216 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__216 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__217 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__217 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__217 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__218 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__218 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__218 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__219 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__219 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__219 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__220 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__220 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__220 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__221 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__221 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__221 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__222 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__222 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__222 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__223 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__223 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__223 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__224 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__224 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__224 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__225 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__225 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__225 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__226 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__226 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__226 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__227 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__227 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__227 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__228 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__228 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__228 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__229 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__229 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__229 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__230 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__230 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__230 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__231 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__231 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__231 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__232 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__232 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__232 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__233 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__233 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__233 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__234 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__234 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__234 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__235 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__235 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__235 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__236 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__236 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__236 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__237 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__237 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__237 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__238 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__238 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__238 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__239 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__239 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__239 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__240 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__240 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__240 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__241 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__241 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__241 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__242 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__242 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__242 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__243 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__243 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__243 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__244 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__244 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__244 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__245 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__245 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__245 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__246 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__246 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__246 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__247 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__247 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__247 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__248 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__248 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__248 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__249 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__249 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__249 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__250 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__250 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__250 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__251 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__251 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__251 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__252 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__252 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__252 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__253 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__253 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__253 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__254 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__254 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__254 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__255 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__255 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__255 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__256 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__256 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__256 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__257 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__257 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__257 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__258 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__258 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__258 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__259 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__259 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__259 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__260 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__260 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__260 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__261 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__261 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__261 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__262 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__262 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__262 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__263 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__263 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__263 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__264 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__264 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__264 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__265 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__265 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__265 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__266 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__266 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__266 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__267 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__267 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__267 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__268 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__268 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__268 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__269 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__269 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__269 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__270 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__270 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__270 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__271 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__271 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__271 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__272 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__272 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__272 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__273 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__273 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__273 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__274 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__274 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__274 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__275 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__275 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__275 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__276 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__276 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__276 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__277 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__277 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__277 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__278 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__278 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__278 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__279 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__279 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__279 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__280 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__280 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__280 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__281 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__281 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__281 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__282 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__282 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__282 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__283 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__283 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__283 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__284 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__284 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__284 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__285 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__285 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__285 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__286 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__286 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__286 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__287 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__287 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__287 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__288 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__288 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__288 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__289 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__289 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__289 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__290 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__290 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__290 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__291 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__291 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__291 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__292 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__292 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__292 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__293 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__293 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__293 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__294 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__294 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__294 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__295 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__295 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__295 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__296 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__296 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__296 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__297 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__297 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__297 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__298 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__298 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__298 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__299 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__299 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__299 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__300 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__300 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__300 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__301 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__301 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__301 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__302 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__302 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__302 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__303 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__303 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__303 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__304 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__304 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__304 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__305 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__305 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__305 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__306 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__306 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__306 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__307 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__307 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__307 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__308 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__308 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__308 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__309 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__309 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__309 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__310 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__310 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__310 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__311 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__311 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__311 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__312 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__312 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__312 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__313 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__313 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__313 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__314 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__314 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__314 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__315 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__315 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__315 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__316 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__316 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__316 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__317 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__317 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__317 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__318 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__318 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__318 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__319 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__319 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__319 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__320 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__320 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__320 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__321 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__321 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__321 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__322 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__322 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__322 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__323 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__323 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__323 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__324 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__324 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__324 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__325 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__325 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__325 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__326 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__326 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__326 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__327 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__327 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__327 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__328 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__328 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__328 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__329 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__329 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__329 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__330 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__330 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__330 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__331 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__331 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__331 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__332 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__332 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__332 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__333 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__333 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__333 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__334 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__334 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__334 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__335 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__335 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__335 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__336 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__336 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__336 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__337 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__337 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__337 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__338 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__338 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__338 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__339 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__339 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__339 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__340 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__340 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__340 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__341 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__341 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__341 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__342 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__342 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__342 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__343 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__343 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__343 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__344 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__344 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__344 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__345 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__345 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__345 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__346 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__346 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__346 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__347 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__347 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__347 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__348 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__348 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__348 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__349 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__349 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__349 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__350 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__350 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__350 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__351 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__351 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__351 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__352 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__352 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__352 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__353 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__353 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__353 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__354 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__354 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__354 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__355 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__355 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__355 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__356 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__356 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__356 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__357 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__357 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__357 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__358 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__358 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__358 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__359 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__359 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__359 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__360 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__360 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__360 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__361 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__361 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__361 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__362 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__362 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__362 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__363 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__363 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__363 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__364 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__364 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__364 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__365 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__365 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__365 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__366 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__366 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__366 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__367 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__367 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__367 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__368 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__368 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__368 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__369 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__369 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__369 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__370 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__370 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__370 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__371 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__371 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__371 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__372 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__372 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__372 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__373 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__373 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__373 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__374 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__374 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__374 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__375 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__375 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__375 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__376 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__376 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__376 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__377 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__377 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__377 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__378 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__378 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__378 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__379 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__379 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__379 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__380 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__380 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__380 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__381 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__381 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__381 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__382 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__382 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__382 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__383 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__383 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__383 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__384 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__384 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__384 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__385 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__385 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__385 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__386 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__386 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__386 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__387 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__387 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__387 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__388 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__388 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__388 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__389 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__389 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__389 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__390 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__390 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__390 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__391 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__391 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__391 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__392 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__392 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__392 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__393 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__393 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__393 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__394 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__394 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__394 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__395 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__395 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__395 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__396 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__396 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__396 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__397 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__397 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__397 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__398 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__398 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__398 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__399 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__399 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__399 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__400 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__400 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__400 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__401 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__401 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__401 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__402 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__402 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__402 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__403 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__403 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__403 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__404 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__404 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__404 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__405 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__405 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__405 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__406 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__406 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__406 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__407 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__407 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__407 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__408 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__408 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__408 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__409 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__409 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__409 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__410 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__410 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__410 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__411 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__411 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__411 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__412 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__412 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__412 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__413 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__413 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__413 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__414 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__414 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__414 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__415 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__415 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__415 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__416 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__416 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__416 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__417 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__417 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__417 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__418 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__418 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__418 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__419 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__419 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__419 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__420 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__420 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__420 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__421 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__421 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__421 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__422 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__422 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__422 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__423 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__423 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__423 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__424 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__424 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__424 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__425 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__425 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__425 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__426 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__426 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__426 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__427 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__427 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__427 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__428 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__428 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__428 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__429 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__429 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__429 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__430 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__430 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__430 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__431 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__431 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__431 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__432 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__432 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__432 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__433 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__433 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__433 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__434 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__434 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__434 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__435 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__435 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__435 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__436 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__436 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__436 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__437 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__437 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__437 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__438 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__438 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__438 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__439 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__439 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__439 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__440 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__440 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__440 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__441 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__441 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__441 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__442 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__442 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__442 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__443 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__443 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__443 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__444 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__444 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__444 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__445 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__445 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__445 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__446 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__446 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__446 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__447 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__447 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__447 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__448 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__448 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__448 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__449 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__449 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__449 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__450 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__450 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__450 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__451 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__451 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__451 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__452 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__452 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__452 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__453 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__453 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__453 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__454 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__454 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__454 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__455 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__455 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__455 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__456 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__456 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__456 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__457 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__457 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__457 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__458 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__458 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__458 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__459 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__459 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__459 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__460 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__460 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__460 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__461 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__461 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__461 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__462 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__462 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__462 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__463 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__463 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__463 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__464 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__464 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__464 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__465 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__465 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__465 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__466 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__466 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__466 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__467 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__467 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__467 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__468 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__468 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__468 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__469 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__469 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__469 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__470 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__470 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__470 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__471 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__471 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__471 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__472 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__472 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__472 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__473 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__473 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__473 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__474 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__474 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__474 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__475 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__475 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__475 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__476 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__476 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__476 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__477 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__477 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__477 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__478 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__478 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__478 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__479 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__479 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__479 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__480 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__480 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__481 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__481 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__481 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__482 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__482 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__482 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__483 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__483 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__483 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__484 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__484 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__484 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__485 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__485 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__485 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__486 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__486 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__486 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__487 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__487 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__487 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__488 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__488 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__488 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__489 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__489 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__489 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__490 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__490 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__490 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__491 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__491 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__491 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__492 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__492 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__492 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__493 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__493 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__493 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__494 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__494 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__494 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__495 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__495 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__495 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__496 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__496 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__496 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__497 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__497 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__497 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__498 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__498 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__498 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__499 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__499 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__499 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__500 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__500 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__500 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__501 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__501 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__501 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__502 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__502 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__502 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__503 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__503 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__503 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__504 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__504 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__504 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__505 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__505 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__505 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__506 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__506 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__506 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__507 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__507 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__507 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__508 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__508 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__508 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__509 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__509 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__509 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__510 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__510 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__510 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__511 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__511 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__511 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__512 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__512 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__512 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__513 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__513 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__513 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__514 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__514 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__514 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__515 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__515 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__515 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__516 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__516 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__516 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__517 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__517 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__517 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__518 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__518 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__518 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__519 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__519 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__519 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__520 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__520 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__520 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__521 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__521 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__521 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__522 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__522 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__522 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__523 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__523 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__523 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__524 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__524 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__524 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__525 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__525 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__525 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__526 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__526 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__526 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__527 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__527 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__527 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__528 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__528 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__528 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__529 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__529 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__529 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__530 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__530 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__530 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__531 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__531 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__531 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__532 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__532 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__532 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__533 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__533 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__533 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__534 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__534 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__534 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__535 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__535 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__535 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__536 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__536 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__536 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__537 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__537 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__537 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__538 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__538 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__538 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__539 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__539 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__539 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__540 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__540 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__540 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__541 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__541 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__541 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__542 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__542 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__542 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__543 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__543 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__543 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__544 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__544 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__544 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__545 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__545 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__545 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__546 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__546 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__546 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__547 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__547 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__547 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__548 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__548 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__548 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__549 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__549 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__549 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__550 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__550 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__550 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__551 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__551 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__551 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__552 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__552 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__552 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__553 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__553 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__553 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__554 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__554 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__554 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__555 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__555 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__555 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__556 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__556 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__556 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__557 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__557 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__557 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__558 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__558 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__558 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__559 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__559 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__559 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__560 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__560 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__560 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__561 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__561 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__561 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__562 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__562 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__562 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__563 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__563 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__563 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__564 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__564 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__564 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__565 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__565 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__565 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__566 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__566 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__566 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__567 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__567 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__567 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__568 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__568 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__568 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__569 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__569 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__569 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__570 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__570 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__570 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__571 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__571 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__571 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__572 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__572 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__572 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__573 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__573 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__573 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__574 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__574 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__574 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__575 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__575 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__575 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__576 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__576 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__576 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__577 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__577 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__577 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__578 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__578 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__578 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__579 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__579 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__579 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__580 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__580 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__580 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__581 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__581 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__581 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__582 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__582 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__582 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__583 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__583 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__583 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__584 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__584 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__584 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__585 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__585 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__585 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__586 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__586 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__586 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__587 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__587 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__587 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__588 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__588 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__588 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__589 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__589 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__589 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__590 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__590 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__590 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__591 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__591 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__591 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__592 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__592 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__592 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__593 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__593 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__593 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__594 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__594 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__594 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__595 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__595 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__595 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__596 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__596 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__596 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__597 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__597 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__597 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__598 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__598 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__598 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__599 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__599 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__599 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__600 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__600 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__600 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__601 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__601 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__601 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__602 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__602 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__602 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__603 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__603 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__603 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__604 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__604 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__604 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__605 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__605 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__605 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__606 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__606 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__606 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__607 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__607 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__607 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__608 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__608 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__608 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__609 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__609 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__609 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__610 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__610 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__610 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__611 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__611 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__611 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__612 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__612 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__612 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__613 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__613 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__613 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__614 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__614 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__614 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__615 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__615 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__615 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__616 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__616 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__616 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__617 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__617 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__617 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__618 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__618 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__618 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__619 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__619 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__619 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__620 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__620 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__620 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__621 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__621 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__621 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__622 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__622 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__622 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__623 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__623 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__623 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__624 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__624 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__624 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__625 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__625 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__625 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__626 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__626 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__626 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__627 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__627 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__627 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__628 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__628 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__628 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__629 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__629 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__629 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__630 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__630 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__630 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__631 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__631 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__631 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__632 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__632 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__632 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__633 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__633 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__633 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__634 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__634 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__634 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__635 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__635 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__635 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__636 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__636 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__636 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__637 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__637 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__637 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__638 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__638 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__638 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__639 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__639 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__639 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__640 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__640 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__640 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__641 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__641 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__641 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__642 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__642 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__642 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__643 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__643 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__643 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__644 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__644 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__644 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__645 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__645 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__645 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__646 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__646 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__646 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__647 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__647 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__647 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__648 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__648 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__648 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__649 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__649 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__649 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__650 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__650 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__650 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__651 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__651 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__651 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__652 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__652 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__652 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__653 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__653 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__653 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__654 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__654 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__654 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__655 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__655 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__655 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__656 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__656 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__656 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__657 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__657 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__657 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__658 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__658 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__658 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__659 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__659 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__659 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__660 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__660 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__660 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__661 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__661 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__661 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__662 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__662 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__662 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__663 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__663 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__663 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__664 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__664 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__664 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__665 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__665 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__665 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__666 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__666 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__666 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__667 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__667 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__667 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__668 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__668 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__668 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__669 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__669 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__669 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__670 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__670 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__670 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__671 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__671 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__671 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__672 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__672 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__672 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__673 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__673 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__673 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__674 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__674 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__674 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__675 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__675 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__675 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__676 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__676 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__676 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__677 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__677 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__677 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__678 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__678 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__678 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__679 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__679 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__679 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__680 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__680 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__680 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__681 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__681 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__681 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__682 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__682 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__682 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__683 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__683 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__683 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__684 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__684 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__684 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__685 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__685 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__685 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__686 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__686 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__686 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__687 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__687 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__687 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__688 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__688 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__688 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__689 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__689 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__689 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__690 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__690 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__690 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__691 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__691 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__691 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__692 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__692 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__692 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__693 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__693 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__693 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__694 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__694 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__694 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__695 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__695 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__695 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__696 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__696 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__696 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__697 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__697 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__697 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__698 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__698 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__698 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__699 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__699 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__699 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__700 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__700 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__700 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__701 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__701 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__701 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__702 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__702 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__702 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__703 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__703 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__703 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__704 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__704 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__704 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__705 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__705 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__705 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__706 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__706 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__706 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__707 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__707 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__707 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__708 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__708 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__708 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__709 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__709 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__709 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__710 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__710 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__710 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__711 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__711 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__711 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__712 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__712 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__712 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__713 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__713 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__713 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__714 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__714 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__714 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__715 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__715 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__715 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__716 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__716 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__716 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__717 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__717 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__717 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__718 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__718 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__718 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__719 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__719 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__719 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__720 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__720 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__720 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__721 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__721 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__721 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__722 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__722 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__722 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__723 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__723 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__723 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__724 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__724 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__724 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__725 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__725 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__725 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__726 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__726 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__726 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__727 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__727 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__727 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__728 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__728 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__728 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__729 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__729 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__729 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__730 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__730 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__730 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__731 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__731 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__731 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__732 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__732 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__732 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__733 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__733 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__733 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__734 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__734 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__734 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__735 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__735 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__735 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__736 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__736 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__736 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__737 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__737 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__737 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__738 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__738 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__738 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__739 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__739 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__739 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__740 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__740 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__740 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__741 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__741 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__741 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__742 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__742 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__742 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__743 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__743 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__743 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__744 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__744 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__744 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__745 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__745 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__745 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__746 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__746 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__746 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__747 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__747 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__747 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__748 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__748 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__748 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__749 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__749 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__749 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__750 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__750 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__750 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__751 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__751 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__751 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__752 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__752 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__752 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__753 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__753 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__753 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__754 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__754 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__754 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__755 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__755 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__755 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__756 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__756 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__756 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__757 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__757 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__757 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__758 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__758 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__758 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__759 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__759 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__759 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__760 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__760 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__760 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__761 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__761 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__761 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__762 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__762 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__762 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__763 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__763 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__763 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__764 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__764 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__764 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__765 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__765 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__765 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__766 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__766 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__766 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__767 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__767 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__767 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__768 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__768 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__768 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__769 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__769 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__769 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__770 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__770 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__770 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__771 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__771 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__771 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__772 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__772 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__772 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__773 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__773 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__773 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__774 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__774 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__774 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__775 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__775 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__775 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__776 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__776 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__776 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__777 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__777 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__777 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__778 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__778 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__778 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__779 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__779 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__779 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__780 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__780 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__780 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__781 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__781 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__781 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__782 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__782 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__782 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__783 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__783 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__783 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__784 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__784 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__784 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__785 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__785 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__785 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__786 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__786 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__786 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__787 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__787 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__787 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__788 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__788 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__788 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__789 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__789 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__789 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__790 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__790 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__790 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__791 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__791 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__791 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__792 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__792 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__792 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__793 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__793 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__793 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__794 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__794 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__794 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__795 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__795 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__795 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__796 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__796 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__796 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__797 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__797 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__797 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__798 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__798 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__798 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__799 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__799 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__799 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__800 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__800 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__800 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__801 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__801 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__801 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__802 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__802 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__802 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__803 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__803 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__803 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__804 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__804 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__804 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__805 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__805 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__805 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__806 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__806 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__806 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__807 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__807 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__807 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__808 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__808 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__808 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__809 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__809 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__809 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__810 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__810 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__810 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__811 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__811 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__811 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__812 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__812 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__812 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__813 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__813 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__813 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__814 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__814 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__814 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__815 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__815 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__815 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__816 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__816 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__816 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__817 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__817 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__817 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__818 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__818 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__818 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__819 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__819 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__819 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__820 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__820 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__820 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__821 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__821 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__821 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__822 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__822 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__822 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__823 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__823 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__823 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__824 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__824 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__824 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__825 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__825 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__825 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__826 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__826 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__826 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__827 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__827 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__827 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__828 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__828 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__828 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__829 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__829 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__829 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__830 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__830 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__830 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__831 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__831 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__831 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__832 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__832 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__832 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__833 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__833 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__833 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__834 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__834 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__834 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__835 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__835 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__835 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__836 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__836 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__836 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__837 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__837 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__837 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__838 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__838 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__838 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__839 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__839 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__839 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__840 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__840 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__840 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__841 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__841 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__841 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__842 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__842 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__842 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__843 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__843 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__843 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__844 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__844 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__844 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__845 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__845 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__845 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__846 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__846 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__846 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__847 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__847 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__847 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__848 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__848 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__848 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__849 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__849 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__849 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__850 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__850 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__850 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__851 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__851 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__851 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__852 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__852 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__852 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__853 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__853 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__853 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__854 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__854 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__854 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__855 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__855 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__855 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__856 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__856 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__856 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__857 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__857 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__857 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__858 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__858 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__858 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__859 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__859 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__859 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__860 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__860 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__860 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__861 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__861 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__861 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__862 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__862 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__862 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__863 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__863 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__863 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__864 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__864 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__864 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__865 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__865 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__865 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__866 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__866 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__866 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__867 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__867 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__867 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__868 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__868 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__868 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__869 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__869 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__869 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__870 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__870 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__870 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__871 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__871 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__871 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__872 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__872 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__872 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__873 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__873 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__873 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__874 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__874 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__874 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__875 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__875 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__875 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__876 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__876 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__876 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__877 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__877 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__877 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__878 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__878 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__878 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__879 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__879 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__879 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__880 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__880 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__880 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__881 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__881 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__881 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__882 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__882 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__882 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__883 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__883 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__883 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__884 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__884 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__884 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__885 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__885 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__885 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__886 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__886 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__886 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__887 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__887 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__887 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__888 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__888 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__888 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__889 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__889 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__889 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__890 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__890 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__890 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__891 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__891 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__891 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__892 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__892 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__892 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__893 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__893 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__893 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__894 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__894 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__894 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__895 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__895 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__895 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__896 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__896 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__896 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__897 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__897 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__897 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__898 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__898 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__898 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__899 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__899 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__899 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__900 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__900 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__900 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__901 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__901 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__901 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__902 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__902 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__902 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__903 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__903 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__903 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__904 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__904 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__904 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__905 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__905 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__905 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__906 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__906 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__906 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__907 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__907 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__907 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__908 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__908 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__908 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__909 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__909 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__909 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__910 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__910 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__910 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__911 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__911 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__911 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__912 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__912 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__912 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__913 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__913 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__913 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__914 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__914 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__914 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__915 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__915 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__915 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__916 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__916 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__916 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__917 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__917 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__917 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__918 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__918 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__918 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__919 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__919 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__919 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__920 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__920 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__920 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__921 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__921 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__921 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__922 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__922 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__922 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__923 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__923 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__923 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__924 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__924 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__924 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__925 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__925 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__925 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__926 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__926 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__926 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__927 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__927 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__927 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__928 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__928 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__928 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__929 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__929 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__929 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__930 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__930 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__930 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__931 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__931 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__931 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__932 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__932 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__932 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__933 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__933 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__933 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__934 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__934 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__934 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__935 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__935 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__935 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__936 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__936 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__936 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__937 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__937 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__937 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__938 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__938 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__938 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__939 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__939 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__939 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__940 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__940 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__940 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__941 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__941 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__941 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__942 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__942 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__942 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__943 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__943 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__943 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__944 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__944 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__944 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__945 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__945 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__945 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__946 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__946 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__946 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__947 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__947 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__947 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__948 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__948 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__948 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__949 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__949 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__949 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__950 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__950 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__950 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__951 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__951 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__951 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__952 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__952 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__952 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__953 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__953 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__953 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__954 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__954 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__954 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__955 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__955 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__955 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__956 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__956 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__956 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__957 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__957 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__957 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__958 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__958 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__958 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__959 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__959 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__959 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__960 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__960 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__960 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__961 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__961 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__961 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__962 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__962 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__962 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__963 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__963 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__963 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__964 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__964 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__964 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__965 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__965 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__965 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__966 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__966 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__966 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__967 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__967 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__967 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__968 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__968 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__968 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__969 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__969 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__969 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__970 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__970 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__970 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__971 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__971 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__971 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__972 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__972 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__972 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__973 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__973 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__973 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__974 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__974 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__974 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__975 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__975 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__975 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__976 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__976 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__976 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__977 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__977 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__977 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__978 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__978 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__978 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__979 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__979 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__979 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__980 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__980 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__980 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__981 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__981 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__981 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__982 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__982 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__982 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__983 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__983 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__983 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__984 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__984 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__984 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__985 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__985 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__985 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__986 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__986 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__986 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__987 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__987 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__987 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__988 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__988 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__988 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__989 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__989 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__989 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__990 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__990 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__990 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__991 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__991 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__991 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__992 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__992 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__992 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__993 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__993 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__993 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__994 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__994 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__994 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__995 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__995 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__995 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__996 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__996 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__996 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__997 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__997 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__997 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__998 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__998 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__998 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__999 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__999 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__999 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__1000 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__1000 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__1000 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__1001 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__1001 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__1001 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__1002 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__1002 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__1002 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__1003 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__1003 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__1003 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__1004 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__1004 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__1004 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__1005 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__1005 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__1005 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__1006 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__1006 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__1006 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__1007 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__1007 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__1007 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__1008 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__1008 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__1008 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__1009 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__1009 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__1009 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__1010 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__1010 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__1010 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__1011 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__1011 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__1011 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__1012 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__1012 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__1012 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__1013 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__1013 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__1013 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__1014 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__1014 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__1014 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__1015 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__1015 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__1015 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__1016 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__1016 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__1016 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__1017 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__1017 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__1017 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__1018 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__1018 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__1018 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__1019 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__1019 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__1019 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__1020 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__1020 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__1020 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__1021 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__1021 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__1021 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__1022 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__1022 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__1022 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__1023 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__1023 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__1023 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module systolic_data_setup 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 994   
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module output_logic 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 32    
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 64    
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module matmul_32x32_systolic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	  15 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 4     
Module cfg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	               16 Bit    Registers := 9     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 23    
	   2 Input      1 Bit        Muxes := 23    
	   3 Input      1 Bit        Muxes := 29    
Module norm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 32    
+---Registers : 
	              256 Bit    Registers := 4     
	                8 Bit    Registers := 31    
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 64    
	   2 Input      1 Bit        Muxes := 6     
Module pool 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module activation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 32    
+---Registers : 
	              256 Bit    Registers := 7     
	                8 Bit    Registers := 31    
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 32    
	   7 Input      4 Bit        Muxes := 32    
	  12 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "done_mat_mul" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[15]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "start_tpu" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enable_matmul" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inv_var" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pool_window_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_dummy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address_mat_a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address_mat_b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address_mat_c" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "validity_mask_a_rows" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "validity_mask_a_cols" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "validity_mask_b_rows" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "validity_mask_b_cols" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "save_output_to_accum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address_stride_a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address_stride_b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address_stride_c" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "activation_type" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "conv_filter_height" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_channels_inp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inp_img_height" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_img_height" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "batch_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'mean_applied_data_reg[255:0]' into 'mean_applied_data_reg[255:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:14526]
INFO: [Synth 8-5544] ROM "out_data_temp" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'inp_data_flopped_reg[255:0]' into 'inp_data_flopped_reg[255:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.medium.v:14899]
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[9]' (FD) to 'u_norm/A[1]__29'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[10]' (FD) to 'u_norm/A[2]'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[11]' (FD) to 'u_norm/A[3]'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[12]' (FD) to 'u_norm/A[4]'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[13]' (FD) to 'u_norm/A[5]'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[14]' (FD) to 'u_norm/A[6]'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[8]' (FD) to 'u_norm/A[0]'
INFO: [Synth 8-3886] merging instance 'u_norm/A[7]' (FD) to 'u_norm/mean_applied_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[17]' (FD) to 'u_norm/A[1]'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[18]' (FD) to 'u_norm/A[2]__0'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[19]' (FD) to 'u_norm/A[3]__0'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[20]' (FD) to 'u_norm/A[4]__0'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[21]' (FD) to 'u_norm/A[5]__0'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[22]' (FD) to 'u_norm/A[6]__0'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[16]' (FD) to 'u_norm/A[0]__0'
INFO: [Synth 8-3886] merging instance 'u_norm/A[7]__0' (FD) to 'u_norm/mean_applied_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[25]' (FD) to 'u_norm/A[1]__0'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[26]' (FD) to 'u_norm/A[2]__1'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[27]' (FD) to 'u_norm/A[3]__1'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[28]' (FD) to 'u_norm/A[4]__1'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[29]' (FD) to 'u_norm/A[5]__1'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[30]' (FD) to 'u_norm/A[6]__1'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[24]' (FD) to 'u_norm/A[0]__1'
INFO: [Synth 8-3886] merging instance 'u_norm/A[7]__1' (FD) to 'u_norm/mean_applied_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[33]' (FD) to 'u_norm/A[1]__1'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[34]' (FD) to 'u_norm/A[2]__2'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[35]' (FD) to 'u_norm/A[3]__2'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[36]' (FD) to 'u_norm/A[4]__2'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[37]' (FD) to 'u_norm/A[5]__2'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[38]' (FD) to 'u_norm/A[6]__2'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[32]' (FD) to 'u_norm/A[0]__2'
INFO: [Synth 8-3886] merging instance 'u_norm/A[7]__2' (FD) to 'u_norm/mean_applied_data_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[41]' (FD) to 'u_norm/A[1]__2'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[42]' (FD) to 'u_norm/A[2]__3'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[43]' (FD) to 'u_norm/A[3]__3'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[44]' (FD) to 'u_norm/A[4]__3'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[45]' (FD) to 'u_norm/A[5]__3'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[46]' (FD) to 'u_norm/A[6]__3'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[40]' (FD) to 'u_norm/A[0]__3'
INFO: [Synth 8-3886] merging instance 'u_norm/A[7]__3' (FD) to 'u_norm/mean_applied_data_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[49]' (FD) to 'u_norm/A[1]__3'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[50]' (FD) to 'u_norm/A[2]__4'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[51]' (FD) to 'u_norm/A[3]__4'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[52]' (FD) to 'u_norm/A[4]__4'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[53]' (FD) to 'u_norm/A[5]__4'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[54]' (FD) to 'u_norm/A[6]__4'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[48]' (FD) to 'u_norm/A[0]__4'
INFO: [Synth 8-3886] merging instance 'u_norm/A[7]__4' (FD) to 'u_norm/mean_applied_data_reg[55]'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[57]' (FD) to 'u_norm/A[1]__4'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[58]' (FD) to 'u_norm/A[2]__5'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[59]' (FD) to 'u_norm/A[3]__5'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[60]' (FD) to 'u_norm/A[4]__5'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[61]' (FD) to 'u_norm/A[5]__5'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[62]' (FD) to 'u_norm/A[6]__5'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[56]' (FD) to 'u_norm/A[0]__5'
INFO: [Synth 8-3886] merging instance 'u_norm/A[7]__5' (FD) to 'u_norm/mean_applied_data_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[65]' (FD) to 'u_norm/A[1]__5'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[66]' (FD) to 'u_norm/A[2]__6'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[67]' (FD) to 'u_norm/A[3]__6'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[68]' (FD) to 'u_norm/A[4]__6'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[69]' (FD) to 'u_norm/A[5]__6'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[70]' (FD) to 'u_norm/A[6]__6'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[64]' (FD) to 'u_norm/A[0]__6'
INFO: [Synth 8-3886] merging instance 'u_norm/A[7]__6' (FD) to 'u_norm/mean_applied_data_reg[71]'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[73]' (FD) to 'u_norm/A[1]__6'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[74]' (FD) to 'u_norm/A[2]__7'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[75]' (FD) to 'u_norm/A[3]__7'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[76]' (FD) to 'u_norm/A[4]__7'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[77]' (FD) to 'u_norm/A[5]__7'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[78]' (FD) to 'u_norm/A[6]__7'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[72]' (FD) to 'u_norm/A[0]__7'
INFO: [Synth 8-3886] merging instance 'u_norm/A[7]__7' (FD) to 'u_norm/mean_applied_data_reg[79]'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[81]' (FD) to 'u_norm/A[1]__7'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[82]' (FD) to 'u_norm/A[2]__8'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[83]' (FD) to 'u_norm/A[3]__8'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[84]' (FD) to 'u_norm/A[4]__8'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[85]' (FD) to 'u_norm/A[5]__8'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[86]' (FD) to 'u_norm/A[6]__8'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[80]' (FD) to 'u_norm/A[0]__8'
INFO: [Synth 8-3886] merging instance 'u_norm/A[7]__8' (FD) to 'u_norm/mean_applied_data_reg[87]'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[89]' (FD) to 'u_norm/A[1]__8'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[90]' (FD) to 'u_norm/A[2]__9'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[91]' (FD) to 'u_norm/A[3]__9'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[92]' (FD) to 'u_norm/A[4]__9'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[93]' (FD) to 'u_norm/A[5]__9'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[94]' (FD) to 'u_norm/A[6]__9'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[88]' (FD) to 'u_norm/A[0]__9'
INFO: [Synth 8-3886] merging instance 'u_norm/A[7]__9' (FD) to 'u_norm/mean_applied_data_reg[95]'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[97]' (FD) to 'u_norm/A[1]__9'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[98]' (FD) to 'u_norm/A[2]__10'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[99]' (FD) to 'u_norm/A[3]__10'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[100]' (FD) to 'u_norm/A[4]__10'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[101]' (FD) to 'u_norm/A[5]__10'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[102]' (FD) to 'u_norm/A[6]__10'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[96]' (FD) to 'u_norm/A[0]__10'
INFO: [Synth 8-3886] merging instance 'u_norm/A[7]__10' (FD) to 'u_norm/mean_applied_data_reg[103]'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[105]' (FD) to 'u_norm/A[1]__10'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[106]' (FD) to 'u_norm/A[2]__11'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[107]' (FD) to 'u_norm/A[3]__11'
INFO: [Synth 8-3886] merging instance 'u_norm/mean_applied_data_reg[108]' (FD) to 'u_norm/A[4]__11'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_activation/\data_slope_flopped_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_activation/\data_intercept_flopped_reg[255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_activation/\data_intercept_flopped_reg[255] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 05:59:46 ; elapsed = 06:05:50 . Memory (MB): peak = 8131.559 ; gain = 6655.918 ; free physical = 239219 ; free virtual = 308093
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |ram__GBM0                  |           2|   3041168|
|2     |systolic_pe_matrix__GB0    |           1|     74736|
|3     |systolic_pe_matrix__GB1    |           1|     25488|
|4     |systolic_pe_matrix__GB2    |           1|     40176|
|5     |systolic_pe_matrix__GB3    |           1|     35856|
|6     |systolic_pe_matrix__GB4    |           1|     44928|
|7     |systolic_pe_matrix__GB5    |           1|     71281|
|8     |systolic_pe_matrix__GB6    |           1|     50544|
|9     |systolic_pe_matrix__GB7    |           1|     37584|
|10    |systolic_pe_matrix__GB8    |           1|     61776|
|11    |matmul_32x32_systolic__GC0 |           1|     34287|
|12    |top__GC0                   |           1|     14286|
+------+---------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 06:01:24 ; elapsed = 06:07:36 . Memory (MB): peak = 8131.559 ; gain = 6655.918 ; free physical = 238169 ; free virtual = 307043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |ram__GBM0                  |           1|   3041168|
|2     |systolic_pe_matrix__GB0    |           1|     74736|
|3     |systolic_pe_matrix__GB1    |           1|     25488|
|4     |systolic_pe_matrix__GB2    |           1|     40176|
|5     |systolic_pe_matrix__GB3    |           1|     35856|
|6     |systolic_pe_matrix__GB4    |           1|     44928|
|7     |systolic_pe_matrix__GB5    |           1|     71281|
|8     |systolic_pe_matrix__GB6    |           1|     50408|
|9     |systolic_pe_matrix__GB7    |           1|     37536|
|10    |systolic_pe_matrix__GB8    |           1|     61448|
|11    |matmul_32x32_systolic__GC0 |           1|     33314|
|12    |top__GC0                   |           1|     14286|
|13    |ram__GBM0__1               |           1|   2107136|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 07:00:52 ; elapsed = 07:07:15 . Memory (MB): peak = 8139.570 ; gain = 6663.930 ; free physical = 239236 ; free virtual = 308137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |ram__GBM0                  |           1|    515822|
|2     |systolic_pe_matrix__GB0    |           1|     33216|
|3     |systolic_pe_matrix__GB1    |           1|     11328|
|4     |systolic_pe_matrix__GB2    |           1|     17856|
|5     |systolic_pe_matrix__GB3    |           1|     15936|
|6     |systolic_pe_matrix__GB4    |           1|     19968|
|7     |systolic_pe_matrix__GB5    |           1|     31681|
|8     |systolic_pe_matrix__GB6    |           1|     22328|
|9     |systolic_pe_matrix__GB7    |           1|     16656|
|10    |systolic_pe_matrix__GB8    |           1|     27128|
|11    |matmul_32x32_systolic__GC0 |           1|     25075|
|12    |top__GC0                   |           1|      8359|
|13    |ram__GBM0__1               |           1|    409238|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 07:03:57 ; elapsed = 07:10:29 . Memory (MB): peak = 8417.066 ; gain = 6941.426 ; free physical = 238950 ; free virtual = 308178
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 07:04:04 ; elapsed = 07:10:36 . Memory (MB): peak = 8417.066 ; gain = 6941.426 ; free physical = 238955 ; free virtual = 308183
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 07:05:51 ; elapsed = 07:12:24 . Memory (MB): peak = 8417.066 ; gain = 6941.426 ; free physical = 238914 ; free virtual = 308144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 07:06:15 ; elapsed = 07:12:49 . Memory (MB): peak = 8417.066 ; gain = 6941.426 ; free physical = 238919 ; free virtual = 308148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 07:36:36 ; elapsed = 07:43:29 . Memory (MB): peak = 8417.066 ; gain = 6941.426 ; free physical = 238880 ; free virtual = 308103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 07:36:44 ; elapsed = 07:43:37 . Memory (MB): peak = 8417.066 ; gain = 6941.426 ; free physical = 238892 ; free virtual = 308114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | u_matmul/u_systolic_data_setup/a4_data_delayed_4_reg[7]   | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/b4_data_delayed_4_reg[7]   | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/a5_data_delayed_5_reg[7]   | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/b5_data_delayed_5_reg[7]   | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/a6_data_delayed_6_reg[7]   | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/b6_data_delayed_6_reg[7]   | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/a7_data_delayed_7_reg[7]   | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/b7_data_delayed_7_reg[7]   | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/a8_data_delayed_8_reg[7]   | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/b8_data_delayed_8_reg[7]   | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/a9_data_delayed_9_reg[7]   | 9      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/b9_data_delayed_9_reg[7]   | 9      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/a10_data_delayed_10_reg[7] | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/b10_data_delayed_10_reg[7] | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/a11_data_delayed_11_reg[7] | 11     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/b11_data_delayed_11_reg[7] | 11     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/a12_data_delayed_12_reg[7] | 12     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/b12_data_delayed_12_reg[7] | 12     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/a13_data_delayed_13_reg[7] | 13     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/b13_data_delayed_13_reg[7] | 13     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/a14_data_delayed_14_reg[7] | 14     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/b14_data_delayed_14_reg[7] | 14     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/a15_data_delayed_15_reg[7] | 15     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/b15_data_delayed_15_reg[7] | 15     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/a16_data_delayed_16_reg[7] | 16     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/b16_data_delayed_16_reg[7] | 16     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/a17_data_delayed_17_reg[7] | 17     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/b17_data_delayed_17_reg[7] | 17     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/a18_data_delayed_18_reg[7] | 18     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/b18_data_delayed_18_reg[7] | 18     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/a19_data_delayed_19_reg[7] | 19     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|top         | u_matmul/u_systolic_data_setup/b19_data_delayed_19_reg[7] | 19     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|top         | u_matmul/u_systolic_data_setup/a20_data_delayed_20_reg[7] | 20     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|top         | u_matmul/u_systolic_data_setup/b20_data_delayed_20_reg[7] | 20     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|top         | u_matmul/u_systolic_data_setup/a21_data_delayed_21_reg[7] | 21     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|top         | u_matmul/u_systolic_data_setup/b21_data_delayed_21_reg[7] | 21     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|top         | u_matmul/u_systolic_data_setup/a22_data_delayed_22_reg[7] | 22     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|top         | u_matmul/u_systolic_data_setup/b22_data_delayed_22_reg[7] | 22     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|top         | u_matmul/u_systolic_data_setup/a23_data_delayed_23_reg[7] | 23     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|top         | u_matmul/u_systolic_data_setup/b23_data_delayed_23_reg[7] | 23     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|top         | u_matmul/u_systolic_data_setup/a24_data_delayed_24_reg[7] | 24     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|top         | u_matmul/u_systolic_data_setup/b24_data_delayed_24_reg[7] | 24     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|top         | u_matmul/u_systolic_data_setup/a25_data_delayed_25_reg[7] | 25     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|top         | u_matmul/u_systolic_data_setup/b25_data_delayed_25_reg[7] | 25     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|top         | u_matmul/u_systolic_data_setup/a26_data_delayed_26_reg[7] | 26     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|top         | u_matmul/u_systolic_data_setup/b26_data_delayed_26_reg[7] | 26     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|top         | u_matmul/u_systolic_data_setup/a27_data_delayed_27_reg[7] | 27     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|top         | u_matmul/u_systolic_data_setup/b27_data_delayed_27_reg[7] | 27     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|top         | u_matmul/u_systolic_data_setup/a28_data_delayed_28_reg[7] | 28     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|top         | u_matmul/u_systolic_data_setup/b28_data_delayed_28_reg[7] | 28     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|top         | u_matmul/u_systolic_data_setup/a29_data_delayed_29_reg[7] | 29     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|top         | u_matmul/u_systolic_data_setup/b29_data_delayed_29_reg[7] | 29     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|top         | u_matmul/u_systolic_data_setup/a30_data_delayed_30_reg[7] | 30     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|top         | u_matmul/u_systolic_data_setup/b30_data_delayed_30_reg[7] | 30     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|top         | u_matmul/u_systolic_data_setup/a31_data_delayed_31_reg[7] | 31     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|top         | u_matmul/u_systolic_data_setup/b31_data_delayed_31_reg[7] | 31     | 8     | YES          | NO                 | YES               | 0      | 8       | 
+------------+-----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+-------+
|      |Cell    |Count  |
+------+--------+-------+
|1     |CARRY4  |  14877|
|2     |LUT1    |     70|
|3     |LUT2    |  52729|
|4     |LUT3    |   5486|
|5     |LUT4    | 382427|
|6     |LUT5    |  60736|
|7     |LUT6    | 525260|
|8     |MUXF7   |   8200|
|9     |MUXF8   |   4096|
|10    |SRL16E  |    240|
|11    |SRLC32E |    208|
|12    |FDRE    |  95790|
|13    |FDSE    |    148|
+------+--------+-------+

Report Instance Areas: 
+------+--------------------------+------------------------+--------+
|      |Instance                  |Module                  |Cells   |
+------+--------------------------+------------------------+--------+
|1     |top                       |                        | 1150267|
|2     |  matrix_B                |ram_0                   |  253976|
|3     |  matrix_A                |ram                     |   57216|
|4     |  u_activation            |activation              |    2765|
|5     |  u_cfg                   |cfg                     |    1820|
|6     |  u_control               |control                 |      44|
|7     |  u_matmul                |matmul_32x32_systolic   |  830544|
|8     |    u_output_logic        |output_logic            |    8256|
|9     |    u_systolic_data_setup |systolic_data_setup     |  618190|
|10    |    u_systolic_pe_matrix  |systolic_pe_matrix      |  204064|
|11    |      pe0_0               |processing_element      |     193|
|12    |        u_mac             |seq_mac_3068            |     177|
|13    |          mult_u1         |qmult_3069              |      70|
|14    |      pe0_1               |processing_element_1    |     200|
|15    |        u_mac             |seq_mac_3066            |     184|
|16    |          mult_u1         |qmult_3067              |      70|
|17    |      pe0_10              |processing_element_2    |     200|
|18    |        u_mac             |seq_mac_3064            |     184|
|19    |          mult_u1         |qmult_3065              |      70|
|20    |      pe0_11              |processing_element_3    |     200|
|21    |        u_mac             |seq_mac_3062            |     184|
|22    |          mult_u1         |qmult_3063              |      70|
|23    |      pe0_12              |processing_element_4    |     200|
|24    |        u_mac             |seq_mac_3060            |     184|
|25    |          mult_u1         |qmult_3061              |      70|
|26    |      pe0_13              |processing_element_5    |     200|
|27    |        u_mac             |seq_mac_3058            |     184|
|28    |          mult_u1         |qmult_3059              |      70|
|29    |      pe0_14              |processing_element_6    |     200|
|30    |        u_mac             |seq_mac_3056            |     184|
|31    |          mult_u1         |qmult_3057              |      70|
|32    |      pe0_15              |processing_element_7    |     200|
|33    |        u_mac             |seq_mac_3054            |     184|
|34    |          mult_u1         |qmult_3055              |      70|
|35    |      pe0_16              |processing_element_8    |     200|
|36    |        u_mac             |seq_mac_3052            |     184|
|37    |          mult_u1         |qmult_3053              |      70|
|38    |      pe0_17              |processing_element_9    |     200|
|39    |        u_mac             |seq_mac_3050            |     184|
|40    |          mult_u1         |qmult_3051              |      70|
|41    |      pe0_18              |processing_element_10   |     200|
|42    |        u_mac             |seq_mac_3048            |     184|
|43    |          mult_u1         |qmult_3049              |      70|
|44    |      pe0_19              |processing_element_11   |     200|
|45    |        u_mac             |seq_mac_3046            |     184|
|46    |          mult_u1         |qmult_3047              |      70|
|47    |      pe0_2               |processing_element_12   |     200|
|48    |        u_mac             |seq_mac_3044            |     184|
|49    |          mult_u1         |qmult_3045              |      70|
|50    |      pe0_20              |processing_element_13   |     200|
|51    |        u_mac             |seq_mac_3042            |     184|
|52    |          mult_u1         |qmult_3043              |      70|
|53    |      pe0_21              |processing_element_14   |     200|
|54    |        u_mac             |seq_mac_3040            |     184|
|55    |          mult_u1         |qmult_3041              |      70|
|56    |      pe0_22              |processing_element_15   |     200|
|57    |        u_mac             |seq_mac_3038            |     184|
|58    |          mult_u1         |qmult_3039              |      70|
|59    |      pe0_23              |processing_element_16   |     200|
|60    |        u_mac             |seq_mac_3036            |     184|
|61    |          mult_u1         |qmult_3037              |      70|
|62    |      pe0_24              |processing_element_17   |     200|
|63    |        u_mac             |seq_mac_3034            |     184|
|64    |          mult_u1         |qmult_3035              |      70|
|65    |      pe0_25              |processing_element_18   |     200|
|66    |        u_mac             |seq_mac_3032            |     184|
|67    |          mult_u1         |qmult_3033              |      70|
|68    |      pe0_26              |processing_element_19   |     200|
|69    |        u_mac             |seq_mac_3030            |     184|
|70    |          mult_u1         |qmult_3031              |      70|
|71    |      pe0_27              |processing_element_20   |     200|
|72    |        u_mac             |seq_mac_3028            |     184|
|73    |          mult_u1         |qmult_3029              |      70|
|74    |      pe0_28              |processing_element_21   |     200|
|75    |        u_mac             |seq_mac_3026            |     184|
|76    |          mult_u1         |qmult_3027              |      70|
|77    |      pe0_29              |processing_element_22   |     200|
|78    |        u_mac             |seq_mac_3024            |     184|
|79    |          mult_u1         |qmult_3025              |      70|
|80    |      pe0_3               |processing_element_23   |     200|
|81    |        u_mac             |seq_mac_3022            |     184|
|82    |          mult_u1         |qmult_3023              |      70|
|83    |      pe0_30              |processing_element_24   |     200|
|84    |        u_mac             |seq_mac_3020            |     184|
|85    |          mult_u1         |qmult_3021              |      70|
|86    |      pe0_31              |processing_element_25   |     192|
|87    |        u_mac             |seq_mac_3018            |     184|
|88    |          mult_u1         |qmult_3019              |      70|
|89    |      pe0_4               |processing_element_26   |     200|
|90    |        u_mac             |seq_mac_3016            |     184|
|91    |          mult_u1         |qmult_3017              |      70|
|92    |      pe0_5               |processing_element_27   |     200|
|93    |        u_mac             |seq_mac_3014            |     184|
|94    |          mult_u1         |qmult_3015              |      70|
|95    |      pe0_6               |processing_element_28   |     200|
|96    |        u_mac             |seq_mac_3012            |     184|
|97    |          mult_u1         |qmult_3013              |      70|
|98    |      pe0_7               |processing_element_29   |     200|
|99    |        u_mac             |seq_mac_3010            |     184|
|100   |          mult_u1         |qmult_3011              |      70|
|101   |      pe0_8               |processing_element_30   |     200|
|102   |        u_mac             |seq_mac_3008            |     184|
|103   |          mult_u1         |qmult_3009              |      70|
|104   |      pe0_9               |processing_element_31   |     200|
|105   |        u_mac             |seq_mac_3006            |     184|
|106   |          mult_u1         |qmult_3007              |      70|
|107   |      pe10_0              |processing_element_32   |     193|
|108   |        u_mac             |seq_mac_3004            |     177|
|109   |          mult_u1         |qmult_3005              |      70|
|110   |      pe10_1              |processing_element_33   |     200|
|111   |        u_mac             |seq_mac_3002            |     184|
|112   |          mult_u1         |qmult_3003              |      70|
|113   |      pe10_10             |processing_element_34   |     200|
|114   |        u_mac             |seq_mac_3000            |     184|
|115   |          mult_u1         |qmult_3001              |      70|
|116   |      pe10_11             |processing_element_35   |     200|
|117   |        u_mac             |seq_mac_2998            |     184|
|118   |          mult_u1         |qmult_2999              |      70|
|119   |      pe10_12             |processing_element_36   |     200|
|120   |        u_mac             |seq_mac_2996            |     184|
|121   |          mult_u1         |qmult_2997              |      70|
|122   |      pe10_13             |processing_element_37   |     200|
|123   |        u_mac             |seq_mac_2994            |     184|
|124   |          mult_u1         |qmult_2995              |      70|
|125   |      pe10_14             |processing_element_38   |     200|
|126   |        u_mac             |seq_mac_2992            |     184|
|127   |          mult_u1         |qmult_2993              |      70|
|128   |      pe10_15             |processing_element_39   |     200|
|129   |        u_mac             |seq_mac_2990            |     184|
|130   |          mult_u1         |qmult_2991              |      70|
|131   |      pe10_16             |processing_element_40   |     200|
|132   |        u_mac             |seq_mac_2988            |     184|
|133   |          mult_u1         |qmult_2989              |      70|
|134   |      pe10_17             |processing_element_41   |     200|
|135   |        u_mac             |seq_mac_2986            |     184|
|136   |          mult_u1         |qmult_2987              |      70|
|137   |      pe10_18             |processing_element_42   |     200|
|138   |        u_mac             |seq_mac_2984            |     184|
|139   |          mult_u1         |qmult_2985              |      70|
|140   |      pe10_19             |processing_element_43   |     200|
|141   |        u_mac             |seq_mac_2982            |     184|
|142   |          mult_u1         |qmult_2983              |      70|
|143   |      pe10_2              |processing_element_44   |     200|
|144   |        u_mac             |seq_mac_2980            |     184|
|145   |          mult_u1         |qmult_2981              |      70|
|146   |      pe10_20             |processing_element_45   |     200|
|147   |        u_mac             |seq_mac_2978            |     184|
|148   |          mult_u1         |qmult_2979              |      70|
|149   |      pe10_21             |processing_element_46   |     200|
|150   |        u_mac             |seq_mac_2976            |     184|
|151   |          mult_u1         |qmult_2977              |      70|
|152   |      pe10_22             |processing_element_47   |     200|
|153   |        u_mac             |seq_mac_2974            |     184|
|154   |          mult_u1         |qmult_2975              |      70|
|155   |      pe10_23             |processing_element_48   |     200|
|156   |        u_mac             |seq_mac_2972            |     184|
|157   |          mult_u1         |qmult_2973              |      70|
|158   |      pe10_24             |processing_element_49   |     200|
|159   |        u_mac             |seq_mac_2970            |     184|
|160   |          mult_u1         |qmult_2971              |      70|
|161   |      pe10_25             |processing_element_50   |     200|
|162   |        u_mac             |seq_mac_2968            |     184|
|163   |          mult_u1         |qmult_2969              |      70|
|164   |      pe10_26             |processing_element_51   |     200|
|165   |        u_mac             |seq_mac_2966            |     184|
|166   |          mult_u1         |qmult_2967              |      70|
|167   |      pe10_27             |processing_element_52   |     200|
|168   |        u_mac             |seq_mac_2964            |     184|
|169   |          mult_u1         |qmult_2965              |      70|
|170   |      pe10_28             |processing_element_53   |     200|
|171   |        u_mac             |seq_mac_2962            |     184|
|172   |          mult_u1         |qmult_2963              |      70|
|173   |      pe10_29             |processing_element_54   |     200|
|174   |        u_mac             |seq_mac_2960            |     184|
|175   |          mult_u1         |qmult_2961              |      70|
|176   |      pe10_3              |processing_element_55   |     200|
|177   |        u_mac             |seq_mac_2958            |     184|
|178   |          mult_u1         |qmult_2959              |      70|
|179   |      pe10_30             |processing_element_56   |     200|
|180   |        u_mac             |seq_mac_2956            |     184|
|181   |          mult_u1         |qmult_2957              |      70|
|182   |      pe10_31             |processing_element_57   |     192|
|183   |        u_mac             |seq_mac_2954            |     184|
|184   |          mult_u1         |qmult_2955              |      70|
|185   |      pe10_4              |processing_element_58   |     200|
|186   |        u_mac             |seq_mac_2952            |     184|
|187   |          mult_u1         |qmult_2953              |      70|
|188   |      pe10_5              |processing_element_59   |     200|
|189   |        u_mac             |seq_mac_2950            |     184|
|190   |          mult_u1         |qmult_2951              |      70|
|191   |      pe10_6              |processing_element_60   |     200|
|192   |        u_mac             |seq_mac_2948            |     184|
|193   |          mult_u1         |qmult_2949              |      70|
|194   |      pe10_7              |processing_element_61   |     200|
|195   |        u_mac             |seq_mac_2946            |     184|
|196   |          mult_u1         |qmult_2947              |      70|
|197   |      pe10_8              |processing_element_62   |     200|
|198   |        u_mac             |seq_mac_2944            |     184|
|199   |          mult_u1         |qmult_2945              |      70|
|200   |      pe10_9              |processing_element_63   |     200|
|201   |        u_mac             |seq_mac_2942            |     184|
|202   |          mult_u1         |qmult_2943              |      70|
|203   |      pe11_0              |processing_element_64   |     193|
|204   |        u_mac             |seq_mac_2940            |     177|
|205   |          mult_u1         |qmult_2941              |      70|
|206   |      pe11_1              |processing_element_65   |     200|
|207   |        u_mac             |seq_mac_2938            |     184|
|208   |          mult_u1         |qmult_2939              |      70|
|209   |      pe11_10             |processing_element_66   |     200|
|210   |        u_mac             |seq_mac_2936            |     184|
|211   |          mult_u1         |qmult_2937              |      70|
|212   |      pe11_11             |processing_element_67   |     200|
|213   |        u_mac             |seq_mac_2934            |     184|
|214   |          mult_u1         |qmult_2935              |      70|
|215   |      pe11_12             |processing_element_68   |     200|
|216   |        u_mac             |seq_mac_2932            |     184|
|217   |          mult_u1         |qmult_2933              |      70|
|218   |      pe11_13             |processing_element_69   |     200|
|219   |        u_mac             |seq_mac_2930            |     184|
|220   |          mult_u1         |qmult_2931              |      70|
|221   |      pe11_14             |processing_element_70   |     200|
|222   |        u_mac             |seq_mac_2928            |     184|
|223   |          mult_u1         |qmult_2929              |      70|
|224   |      pe11_15             |processing_element_71   |     200|
|225   |        u_mac             |seq_mac_2926            |     184|
|226   |          mult_u1         |qmult_2927              |      70|
|227   |      pe11_16             |processing_element_72   |     200|
|228   |        u_mac             |seq_mac_2924            |     184|
|229   |          mult_u1         |qmult_2925              |      70|
|230   |      pe11_17             |processing_element_73   |     200|
|231   |        u_mac             |seq_mac_2922            |     184|
|232   |          mult_u1         |qmult_2923              |      70|
|233   |      pe11_18             |processing_element_74   |     200|
|234   |        u_mac             |seq_mac_2920            |     184|
|235   |          mult_u1         |qmult_2921              |      70|
|236   |      pe11_19             |processing_element_75   |     200|
|237   |        u_mac             |seq_mac_2918            |     184|
|238   |          mult_u1         |qmult_2919              |      70|
|239   |      pe11_2              |processing_element_76   |     200|
|240   |        u_mac             |seq_mac_2916            |     184|
|241   |          mult_u1         |qmult_2917              |      70|
|242   |      pe11_20             |processing_element_77   |     200|
|243   |        u_mac             |seq_mac_2914            |     184|
|244   |          mult_u1         |qmult_2915              |      70|
|245   |      pe11_21             |processing_element_78   |     200|
|246   |        u_mac             |seq_mac_2912            |     184|
|247   |          mult_u1         |qmult_2913              |      70|
|248   |      pe11_22             |processing_element_79   |     200|
|249   |        u_mac             |seq_mac_2910            |     184|
|250   |          mult_u1         |qmult_2911              |      70|
|251   |      pe11_23             |processing_element_80   |     200|
|252   |        u_mac             |seq_mac_2908            |     184|
|253   |          mult_u1         |qmult_2909              |      70|
|254   |      pe11_24             |processing_element_81   |     200|
|255   |        u_mac             |seq_mac_2906            |     184|
|256   |          mult_u1         |qmult_2907              |      70|
|257   |      pe11_25             |processing_element_82   |     200|
|258   |        u_mac             |seq_mac_2904            |     184|
|259   |          mult_u1         |qmult_2905              |      70|
|260   |      pe11_26             |processing_element_83   |     200|
|261   |        u_mac             |seq_mac_2902            |     184|
|262   |          mult_u1         |qmult_2903              |      70|
|263   |      pe11_27             |processing_element_84   |     200|
|264   |        u_mac             |seq_mac_2900            |     184|
|265   |          mult_u1         |qmult_2901              |      70|
|266   |      pe11_28             |processing_element_85   |     200|
|267   |        u_mac             |seq_mac_2898            |     184|
|268   |          mult_u1         |qmult_2899              |      70|
|269   |      pe11_29             |processing_element_86   |     200|
|270   |        u_mac             |seq_mac_2896            |     184|
|271   |          mult_u1         |qmult_2897              |      70|
|272   |      pe11_3              |processing_element_87   |     200|
|273   |        u_mac             |seq_mac_2894            |     184|
|274   |          mult_u1         |qmult_2895              |      70|
|275   |      pe11_30             |processing_element_88   |     200|
|276   |        u_mac             |seq_mac_2892            |     184|
|277   |          mult_u1         |qmult_2893              |      70|
|278   |      pe11_31             |processing_element_89   |     192|
|279   |        u_mac             |seq_mac_2890            |     184|
|280   |          mult_u1         |qmult_2891              |      70|
|281   |      pe11_4              |processing_element_90   |     200|
|282   |        u_mac             |seq_mac_2888            |     184|
|283   |          mult_u1         |qmult_2889              |      70|
|284   |      pe11_5              |processing_element_91   |     200|
|285   |        u_mac             |seq_mac_2886            |     184|
|286   |          mult_u1         |qmult_2887              |      70|
|287   |      pe11_6              |processing_element_92   |     200|
|288   |        u_mac             |seq_mac_2884            |     184|
|289   |          mult_u1         |qmult_2885              |      70|
|290   |      pe11_7              |processing_element_93   |     200|
|291   |        u_mac             |seq_mac_2882            |     184|
|292   |          mult_u1         |qmult_2883              |      70|
|293   |      pe11_8              |processing_element_94   |     200|
|294   |        u_mac             |seq_mac_2880            |     184|
|295   |          mult_u1         |qmult_2881              |      70|
|296   |      pe11_9              |processing_element_95   |     200|
|297   |        u_mac             |seq_mac_2878            |     184|
|298   |          mult_u1         |qmult_2879              |      70|
|299   |      pe12_0              |processing_element_96   |     193|
|300   |        u_mac             |seq_mac_2876            |     177|
|301   |          mult_u1         |qmult_2877              |      70|
|302   |      pe12_1              |processing_element_97   |     200|
|303   |        u_mac             |seq_mac_2874            |     184|
|304   |          mult_u1         |qmult_2875              |      70|
|305   |      pe12_10             |processing_element_98   |     200|
|306   |        u_mac             |seq_mac_2872            |     184|
|307   |          mult_u1         |qmult_2873              |      70|
|308   |      pe12_11             |processing_element_99   |     200|
|309   |        u_mac             |seq_mac_2870            |     184|
|310   |          mult_u1         |qmult_2871              |      70|
|311   |      pe12_12             |processing_element_100  |     200|
|312   |        u_mac             |seq_mac_2868            |     184|
|313   |          mult_u1         |qmult_2869              |      70|
|314   |      pe12_13             |processing_element_101  |     200|
|315   |        u_mac             |seq_mac_2866            |     184|
|316   |          mult_u1         |qmult_2867              |      70|
|317   |      pe12_14             |processing_element_102  |     200|
|318   |        u_mac             |seq_mac_2864            |     184|
|319   |          mult_u1         |qmult_2865              |      70|
|320   |      pe12_15             |processing_element_103  |     200|
|321   |        u_mac             |seq_mac_2862            |     184|
|322   |          mult_u1         |qmult_2863              |      70|
|323   |      pe12_16             |processing_element_104  |     200|
|324   |        u_mac             |seq_mac_2860            |     184|
|325   |          mult_u1         |qmult_2861              |      70|
|326   |      pe12_17             |processing_element_105  |     200|
|327   |        u_mac             |seq_mac_2858            |     184|
|328   |          mult_u1         |qmult_2859              |      70|
|329   |      pe12_18             |processing_element_106  |     200|
|330   |        u_mac             |seq_mac_2856            |     184|
|331   |          mult_u1         |qmult_2857              |      70|
|332   |      pe12_19             |processing_element_107  |     200|
|333   |        u_mac             |seq_mac_2854            |     184|
|334   |          mult_u1         |qmult_2855              |      70|
|335   |      pe12_2              |processing_element_108  |     200|
|336   |        u_mac             |seq_mac_2852            |     184|
|337   |          mult_u1         |qmult_2853              |      70|
|338   |      pe12_20             |processing_element_109  |     200|
|339   |        u_mac             |seq_mac_2850            |     184|
|340   |          mult_u1         |qmult_2851              |      70|
|341   |      pe12_21             |processing_element_110  |     200|
|342   |        u_mac             |seq_mac_2848            |     184|
|343   |          mult_u1         |qmult_2849              |      70|
|344   |      pe12_22             |processing_element_111  |     200|
|345   |        u_mac             |seq_mac_2846            |     184|
|346   |          mult_u1         |qmult_2847              |      70|
|347   |      pe12_23             |processing_element_112  |     200|
|348   |        u_mac             |seq_mac_2844            |     184|
|349   |          mult_u1         |qmult_2845              |      70|
|350   |      pe12_24             |processing_element_113  |     200|
|351   |        u_mac             |seq_mac_2842            |     184|
|352   |          mult_u1         |qmult_2843              |      70|
|353   |      pe12_25             |processing_element_114  |     200|
|354   |        u_mac             |seq_mac_2840            |     184|
|355   |          mult_u1         |qmult_2841              |      70|
|356   |      pe12_26             |processing_element_115  |     200|
|357   |        u_mac             |seq_mac_2838            |     184|
|358   |          mult_u1         |qmult_2839              |      70|
|359   |      pe12_27             |processing_element_116  |     200|
|360   |        u_mac             |seq_mac_2836            |     184|
|361   |          mult_u1         |qmult_2837              |      70|
|362   |      pe12_28             |processing_element_117  |     200|
|363   |        u_mac             |seq_mac_2834            |     184|
|364   |          mult_u1         |qmult_2835              |      70|
|365   |      pe12_29             |processing_element_118  |     200|
|366   |        u_mac             |seq_mac_2832            |     184|
|367   |          mult_u1         |qmult_2833              |      70|
|368   |      pe12_3              |processing_element_119  |     200|
|369   |        u_mac             |seq_mac_2830            |     184|
|370   |          mult_u1         |qmult_2831              |      70|
|371   |      pe12_30             |processing_element_120  |     200|
|372   |        u_mac             |seq_mac_2828            |     184|
|373   |          mult_u1         |qmult_2829              |      70|
|374   |      pe12_31             |processing_element_121  |     192|
|375   |        u_mac             |seq_mac_2826            |     184|
|376   |          mult_u1         |qmult_2827              |      70|
|377   |      pe12_4              |processing_element_122  |     200|
|378   |        u_mac             |seq_mac_2824            |     184|
|379   |          mult_u1         |qmult_2825              |      70|
|380   |      pe12_5              |processing_element_123  |     200|
|381   |        u_mac             |seq_mac_2822            |     184|
|382   |          mult_u1         |qmult_2823              |      70|
|383   |      pe12_6              |processing_element_124  |     200|
|384   |        u_mac             |seq_mac_2820            |     184|
|385   |          mult_u1         |qmult_2821              |      70|
|386   |      pe12_7              |processing_element_125  |     200|
|387   |        u_mac             |seq_mac_2818            |     184|
|388   |          mult_u1         |qmult_2819              |      70|
|389   |      pe12_8              |processing_element_126  |     200|
|390   |        u_mac             |seq_mac_2816            |     184|
|391   |          mult_u1         |qmult_2817              |      70|
|392   |      pe12_9              |processing_element_127  |     200|
|393   |        u_mac             |seq_mac_2814            |     184|
|394   |          mult_u1         |qmult_2815              |      70|
|395   |      pe13_0              |processing_element_128  |     193|
|396   |        u_mac             |seq_mac_2812            |     177|
|397   |          mult_u1         |qmult_2813              |      70|
|398   |      pe13_1              |processing_element_129  |     200|
|399   |        u_mac             |seq_mac_2810            |     184|
|400   |          mult_u1         |qmult_2811              |      70|
|401   |      pe13_10             |processing_element_130  |     200|
|402   |        u_mac             |seq_mac_2808            |     184|
|403   |          mult_u1         |qmult_2809              |      70|
|404   |      pe13_11             |processing_element_131  |     200|
|405   |        u_mac             |seq_mac_2806            |     184|
|406   |          mult_u1         |qmult_2807              |      70|
|407   |      pe13_12             |processing_element_132  |     200|
|408   |        u_mac             |seq_mac_2804            |     184|
|409   |          mult_u1         |qmult_2805              |      70|
|410   |      pe13_13             |processing_element_133  |     200|
|411   |        u_mac             |seq_mac_2802            |     184|
|412   |          mult_u1         |qmult_2803              |      70|
|413   |      pe13_14             |processing_element_134  |     200|
|414   |        u_mac             |seq_mac_2800            |     184|
|415   |          mult_u1         |qmult_2801              |      70|
|416   |      pe13_15             |processing_element_135  |     200|
|417   |        u_mac             |seq_mac_2798            |     184|
|418   |          mult_u1         |qmult_2799              |      70|
|419   |      pe13_16             |processing_element_136  |     200|
|420   |        u_mac             |seq_mac_2796            |     184|
|421   |          mult_u1         |qmult_2797              |      70|
|422   |      pe13_17             |processing_element_137  |     200|
|423   |        u_mac             |seq_mac_2794            |     184|
|424   |          mult_u1         |qmult_2795              |      70|
|425   |      pe13_18             |processing_element_138  |     200|
|426   |        u_mac             |seq_mac_2792            |     184|
|427   |          mult_u1         |qmult_2793              |      70|
|428   |      pe13_19             |processing_element_139  |     200|
|429   |        u_mac             |seq_mac_2790            |     184|
|430   |          mult_u1         |qmult_2791              |      70|
|431   |      pe13_2              |processing_element_140  |     200|
|432   |        u_mac             |seq_mac_2788            |     184|
|433   |          mult_u1         |qmult_2789              |      70|
|434   |      pe13_20             |processing_element_141  |     200|
|435   |        u_mac             |seq_mac_2786            |     184|
|436   |          mult_u1         |qmult_2787              |      70|
|437   |      pe13_21             |processing_element_142  |     200|
|438   |        u_mac             |seq_mac_2784            |     184|
|439   |          mult_u1         |qmult_2785              |      70|
|440   |      pe13_22             |processing_element_143  |     200|
|441   |        u_mac             |seq_mac_2782            |     184|
|442   |          mult_u1         |qmult_2783              |      70|
|443   |      pe13_23             |processing_element_144  |     200|
|444   |        u_mac             |seq_mac_2780            |     184|
|445   |          mult_u1         |qmult_2781              |      70|
|446   |      pe13_24             |processing_element_145  |     200|
|447   |        u_mac             |seq_mac_2778            |     184|
|448   |          mult_u1         |qmult_2779              |      70|
|449   |      pe13_25             |processing_element_146  |     200|
|450   |        u_mac             |seq_mac_2776            |     184|
|451   |          mult_u1         |qmult_2777              |      70|
|452   |      pe13_26             |processing_element_147  |     200|
|453   |        u_mac             |seq_mac_2774            |     184|
|454   |          mult_u1         |qmult_2775              |      70|
|455   |      pe13_27             |processing_element_148  |     200|
|456   |        u_mac             |seq_mac_2772            |     184|
|457   |          mult_u1         |qmult_2773              |      70|
|458   |      pe13_28             |processing_element_149  |     200|
|459   |        u_mac             |seq_mac_2770            |     184|
|460   |          mult_u1         |qmult_2771              |      70|
|461   |      pe13_29             |processing_element_150  |     200|
|462   |        u_mac             |seq_mac_2768            |     184|
|463   |          mult_u1         |qmult_2769              |      70|
|464   |      pe13_3              |processing_element_151  |     200|
|465   |        u_mac             |seq_mac_2766            |     184|
|466   |          mult_u1         |qmult_2767              |      70|
|467   |      pe13_30             |processing_element_152  |     200|
|468   |        u_mac             |seq_mac_2764            |     184|
|469   |          mult_u1         |qmult_2765              |      70|
|470   |      pe13_31             |processing_element_153  |     192|
|471   |        u_mac             |seq_mac_2762            |     184|
|472   |          mult_u1         |qmult_2763              |      70|
|473   |      pe13_4              |processing_element_154  |     200|
|474   |        u_mac             |seq_mac_2760            |     184|
|475   |          mult_u1         |qmult_2761              |      70|
|476   |      pe13_5              |processing_element_155  |     200|
|477   |        u_mac             |seq_mac_2758            |     184|
|478   |          mult_u1         |qmult_2759              |      70|
|479   |      pe13_6              |processing_element_156  |     200|
|480   |        u_mac             |seq_mac_2756            |     184|
|481   |          mult_u1         |qmult_2757              |      70|
|482   |      pe13_7              |processing_element_157  |     200|
|483   |        u_mac             |seq_mac_2754            |     184|
|484   |          mult_u1         |qmult_2755              |      70|
|485   |      pe13_8              |processing_element_158  |     200|
|486   |        u_mac             |seq_mac_2752            |     184|
|487   |          mult_u1         |qmult_2753              |      70|
|488   |      pe13_9              |processing_element_159  |     200|
|489   |        u_mac             |seq_mac_2750            |     184|
|490   |          mult_u1         |qmult_2751              |      70|
|491   |      pe14_0              |processing_element_160  |     193|
|492   |        u_mac             |seq_mac_2748            |     177|
|493   |          mult_u1         |qmult_2749              |      70|
|494   |      pe14_1              |processing_element_161  |     200|
|495   |        u_mac             |seq_mac_2746            |     184|
|496   |          mult_u1         |qmult_2747              |      70|
|497   |      pe14_10             |processing_element_162  |     200|
|498   |        u_mac             |seq_mac_2744            |     184|
|499   |          mult_u1         |qmult_2745              |      70|
|500   |      pe14_11             |processing_element_163  |     200|
|501   |        u_mac             |seq_mac_2742            |     184|
|502   |          mult_u1         |qmult_2743              |      70|
|503   |      pe14_12             |processing_element_164  |     200|
|504   |        u_mac             |seq_mac_2740            |     184|
|505   |          mult_u1         |qmult_2741              |      70|
|506   |      pe14_13             |processing_element_165  |     200|
|507   |        u_mac             |seq_mac_2738            |     184|
|508   |          mult_u1         |qmult_2739              |      70|
|509   |      pe14_14             |processing_element_166  |     200|
|510   |        u_mac             |seq_mac_2736            |     184|
|511   |          mult_u1         |qmult_2737              |      70|
|512   |      pe14_15             |processing_element_167  |     200|
|513   |        u_mac             |seq_mac_2734            |     184|
|514   |          mult_u1         |qmult_2735              |      70|
|515   |      pe14_16             |processing_element_168  |     200|
|516   |        u_mac             |seq_mac_2732            |     184|
|517   |          mult_u1         |qmult_2733              |      70|
|518   |      pe14_17             |processing_element_169  |     200|
|519   |        u_mac             |seq_mac_2730            |     184|
|520   |          mult_u1         |qmult_2731              |      70|
|521   |      pe14_18             |processing_element_170  |     200|
|522   |        u_mac             |seq_mac_2728            |     184|
|523   |          mult_u1         |qmult_2729              |      70|
|524   |      pe14_19             |processing_element_171  |     200|
|525   |        u_mac             |seq_mac_2726            |     184|
|526   |          mult_u1         |qmult_2727              |      70|
|527   |      pe14_2              |processing_element_172  |     200|
|528   |        u_mac             |seq_mac_2724            |     184|
|529   |          mult_u1         |qmult_2725              |      70|
|530   |      pe14_20             |processing_element_173  |     200|
|531   |        u_mac             |seq_mac_2722            |     184|
|532   |          mult_u1         |qmult_2723              |      70|
|533   |      pe14_21             |processing_element_174  |     200|
|534   |        u_mac             |seq_mac_2720            |     184|
|535   |          mult_u1         |qmult_2721              |      70|
|536   |      pe14_22             |processing_element_175  |     200|
|537   |        u_mac             |seq_mac_2718            |     184|
|538   |          mult_u1         |qmult_2719              |      70|
|539   |      pe14_23             |processing_element_176  |     200|
|540   |        u_mac             |seq_mac_2716            |     184|
|541   |          mult_u1         |qmult_2717              |      70|
|542   |      pe14_24             |processing_element_177  |     200|
|543   |        u_mac             |seq_mac_2714            |     184|
|544   |          mult_u1         |qmult_2715              |      70|
|545   |      pe14_25             |processing_element_178  |     200|
|546   |        u_mac             |seq_mac_2712            |     184|
|547   |          mult_u1         |qmult_2713              |      70|
|548   |      pe14_26             |processing_element_179  |     200|
|549   |        u_mac             |seq_mac_2710            |     184|
|550   |          mult_u1         |qmult_2711              |      70|
|551   |      pe14_27             |processing_element_180  |     200|
|552   |        u_mac             |seq_mac_2708            |     184|
|553   |          mult_u1         |qmult_2709              |      70|
|554   |      pe14_28             |processing_element_181  |     200|
|555   |        u_mac             |seq_mac_2706            |     184|
|556   |          mult_u1         |qmult_2707              |      70|
|557   |      pe14_29             |processing_element_182  |     200|
|558   |        u_mac             |seq_mac_2704            |     184|
|559   |          mult_u1         |qmult_2705              |      70|
|560   |      pe14_3              |processing_element_183  |     200|
|561   |        u_mac             |seq_mac_2702            |     184|
|562   |          mult_u1         |qmult_2703              |      70|
|563   |      pe14_30             |processing_element_184  |     200|
|564   |        u_mac             |seq_mac_2700            |     184|
|565   |          mult_u1         |qmult_2701              |      70|
|566   |      pe14_31             |processing_element_185  |     192|
|567   |        u_mac             |seq_mac_2698            |     184|
|568   |          mult_u1         |qmult_2699              |      70|
|569   |      pe14_4              |processing_element_186  |     200|
|570   |        u_mac             |seq_mac_2696            |     184|
|571   |          mult_u1         |qmult_2697              |      70|
|572   |      pe14_5              |processing_element_187  |     200|
|573   |        u_mac             |seq_mac_2694            |     184|
|574   |          mult_u1         |qmult_2695              |      70|
|575   |      pe14_6              |processing_element_188  |     200|
|576   |        u_mac             |seq_mac_2692            |     184|
|577   |          mult_u1         |qmult_2693              |      70|
|578   |      pe14_7              |processing_element_189  |     200|
|579   |        u_mac             |seq_mac_2690            |     184|
|580   |          mult_u1         |qmult_2691              |      70|
|581   |      pe14_8              |processing_element_190  |     200|
|582   |        u_mac             |seq_mac_2688            |     184|
|583   |          mult_u1         |qmult_2689              |      70|
|584   |      pe14_9              |processing_element_191  |     200|
|585   |        u_mac             |seq_mac_2686            |     184|
|586   |          mult_u1         |qmult_2687              |      70|
|587   |      pe15_0              |processing_element_192  |     193|
|588   |        u_mac             |seq_mac_2684            |     177|
|589   |          mult_u1         |qmult_2685              |      70|
|590   |      pe15_1              |processing_element_193  |     200|
|591   |        u_mac             |seq_mac_2682            |     184|
|592   |          mult_u1         |qmult_2683              |      70|
|593   |      pe15_10             |processing_element_194  |     200|
|594   |        u_mac             |seq_mac_2680            |     184|
|595   |          mult_u1         |qmult_2681              |      70|
|596   |      pe15_11             |processing_element_195  |     200|
|597   |        u_mac             |seq_mac_2678            |     184|
|598   |          mult_u1         |qmult_2679              |      70|
|599   |      pe15_12             |processing_element_196  |     200|
|600   |        u_mac             |seq_mac_2676            |     184|
|601   |          mult_u1         |qmult_2677              |      70|
|602   |      pe15_13             |processing_element_197  |     200|
|603   |        u_mac             |seq_mac_2674            |     184|
|604   |          mult_u1         |qmult_2675              |      70|
|605   |      pe15_14             |processing_element_198  |     200|
|606   |        u_mac             |seq_mac_2672            |     184|
|607   |          mult_u1         |qmult_2673              |      70|
|608   |      pe15_15             |processing_element_199  |     200|
|609   |        u_mac             |seq_mac_2670            |     184|
|610   |          mult_u1         |qmult_2671              |      70|
|611   |      pe15_16             |processing_element_200  |     200|
|612   |        u_mac             |seq_mac_2668            |     184|
|613   |          mult_u1         |qmult_2669              |      70|
|614   |      pe15_17             |processing_element_201  |     200|
|615   |        u_mac             |seq_mac_2666            |     184|
|616   |          mult_u1         |qmult_2667              |      70|
|617   |      pe15_18             |processing_element_202  |     200|
|618   |        u_mac             |seq_mac_2664            |     184|
|619   |          mult_u1         |qmult_2665              |      70|
|620   |      pe15_19             |processing_element_203  |     200|
|621   |        u_mac             |seq_mac_2662            |     184|
|622   |          mult_u1         |qmult_2663              |      70|
|623   |      pe15_2              |processing_element_204  |     200|
|624   |        u_mac             |seq_mac_2660            |     184|
|625   |          mult_u1         |qmult_2661              |      70|
|626   |      pe15_20             |processing_element_205  |     200|
|627   |        u_mac             |seq_mac_2658            |     184|
|628   |          mult_u1         |qmult_2659              |      70|
|629   |      pe15_21             |processing_element_206  |     200|
|630   |        u_mac             |seq_mac_2656            |     184|
|631   |          mult_u1         |qmult_2657              |      70|
|632   |      pe15_22             |processing_element_207  |     200|
|633   |        u_mac             |seq_mac_2654            |     184|
|634   |          mult_u1         |qmult_2655              |      70|
|635   |      pe15_23             |processing_element_208  |     200|
|636   |        u_mac             |seq_mac_2652            |     184|
|637   |          mult_u1         |qmult_2653              |      70|
|638   |      pe15_24             |processing_element_209  |     200|
|639   |        u_mac             |seq_mac_2650            |     184|
|640   |          mult_u1         |qmult_2651              |      70|
|641   |      pe15_25             |processing_element_210  |     200|
|642   |        u_mac             |seq_mac_2648            |     184|
|643   |          mult_u1         |qmult_2649              |      70|
|644   |      pe15_26             |processing_element_211  |     200|
|645   |        u_mac             |seq_mac_2646            |     184|
|646   |          mult_u1         |qmult_2647              |      70|
|647   |      pe15_27             |processing_element_212  |     200|
|648   |        u_mac             |seq_mac_2644            |     184|
|649   |          mult_u1         |qmult_2645              |      70|
|650   |      pe15_28             |processing_element_213  |     200|
|651   |        u_mac             |seq_mac_2642            |     184|
|652   |          mult_u1         |qmult_2643              |      70|
|653   |      pe15_29             |processing_element_214  |     200|
|654   |        u_mac             |seq_mac_2640            |     184|
|655   |          mult_u1         |qmult_2641              |      70|
|656   |      pe15_3              |processing_element_215  |     200|
|657   |        u_mac             |seq_mac_2638            |     184|
|658   |          mult_u1         |qmult_2639              |      70|
|659   |      pe15_30             |processing_element_216  |     200|
|660   |        u_mac             |seq_mac_2636            |     184|
|661   |          mult_u1         |qmult_2637              |      70|
|662   |      pe15_31             |processing_element_217  |     192|
|663   |        u_mac             |seq_mac_2634            |     184|
|664   |          mult_u1         |qmult_2635              |      70|
|665   |      pe15_4              |processing_element_218  |     200|
|666   |        u_mac             |seq_mac_2632            |     184|
|667   |          mult_u1         |qmult_2633              |      70|
|668   |      pe15_5              |processing_element_219  |     200|
|669   |        u_mac             |seq_mac_2630            |     184|
|670   |          mult_u1         |qmult_2631              |      70|
|671   |      pe15_6              |processing_element_220  |     200|
|672   |        u_mac             |seq_mac_2628            |     184|
|673   |          mult_u1         |qmult_2629              |      70|
|674   |      pe15_7              |processing_element_221  |     200|
|675   |        u_mac             |seq_mac_2626            |     184|
|676   |          mult_u1         |qmult_2627              |      70|
|677   |      pe15_8              |processing_element_222  |     200|
|678   |        u_mac             |seq_mac_2624            |     184|
|679   |          mult_u1         |qmult_2625              |      70|
|680   |      pe15_9              |processing_element_223  |     200|
|681   |        u_mac             |seq_mac_2622            |     184|
|682   |          mult_u1         |qmult_2623              |      70|
|683   |      pe16_0              |processing_element_224  |     193|
|684   |        u_mac             |seq_mac_2620            |     177|
|685   |          mult_u1         |qmult_2621              |      70|
|686   |      pe16_1              |processing_element_225  |     200|
|687   |        u_mac             |seq_mac_2618            |     184|
|688   |          mult_u1         |qmult_2619              |      70|
|689   |      pe16_10             |processing_element_226  |     200|
|690   |        u_mac             |seq_mac_2616            |     184|
|691   |          mult_u1         |qmult_2617              |      70|
|692   |      pe16_11             |processing_element_227  |     200|
|693   |        u_mac             |seq_mac_2614            |     184|
|694   |          mult_u1         |qmult_2615              |      70|
|695   |      pe16_12             |processing_element_228  |     200|
|696   |        u_mac             |seq_mac_2612            |     184|
|697   |          mult_u1         |qmult_2613              |      70|
|698   |      pe16_13             |processing_element_229  |     200|
|699   |        u_mac             |seq_mac_2610            |     184|
|700   |          mult_u1         |qmult_2611              |      70|
|701   |      pe16_14             |processing_element_230  |     200|
|702   |        u_mac             |seq_mac_2608            |     184|
|703   |          mult_u1         |qmult_2609              |      70|
|704   |      pe16_15             |processing_element_231  |     200|
|705   |        u_mac             |seq_mac_2606            |     184|
|706   |          mult_u1         |qmult_2607              |      70|
|707   |      pe16_16             |processing_element_232  |     200|
|708   |        u_mac             |seq_mac_2604            |     184|
|709   |          mult_u1         |qmult_2605              |      70|
|710   |      pe16_17             |processing_element_233  |     200|
|711   |        u_mac             |seq_mac_2602            |     184|
|712   |          mult_u1         |qmult_2603              |      70|
|713   |      pe16_18             |processing_element_234  |     200|
|714   |        u_mac             |seq_mac_2600            |     184|
|715   |          mult_u1         |qmult_2601              |      70|
|716   |      pe16_19             |processing_element_235  |     200|
|717   |        u_mac             |seq_mac_2598            |     184|
|718   |          mult_u1         |qmult_2599              |      70|
|719   |      pe16_2              |processing_element_236  |     200|
|720   |        u_mac             |seq_mac_2596            |     184|
|721   |          mult_u1         |qmult_2597              |      70|
|722   |      pe16_20             |processing_element_237  |     200|
|723   |        u_mac             |seq_mac_2594            |     184|
|724   |          mult_u1         |qmult_2595              |      70|
|725   |      pe16_21             |processing_element_238  |     200|
|726   |        u_mac             |seq_mac_2592            |     184|
|727   |          mult_u1         |qmult_2593              |      70|
|728   |      pe16_22             |processing_element_239  |     200|
|729   |        u_mac             |seq_mac_2590            |     184|
|730   |          mult_u1         |qmult_2591              |      70|
|731   |      pe16_23             |processing_element_240  |     200|
|732   |        u_mac             |seq_mac_2588            |     184|
|733   |          mult_u1         |qmult_2589              |      70|
|734   |      pe16_24             |processing_element_241  |     200|
|735   |        u_mac             |seq_mac_2586            |     184|
|736   |          mult_u1         |qmult_2587              |      70|
|737   |      pe16_25             |processing_element_242  |     200|
|738   |        u_mac             |seq_mac_2584            |     184|
|739   |          mult_u1         |qmult_2585              |      70|
|740   |      pe16_26             |processing_element_243  |     200|
|741   |        u_mac             |seq_mac_2582            |     184|
|742   |          mult_u1         |qmult_2583              |      70|
|743   |      pe16_27             |processing_element_244  |     200|
|744   |        u_mac             |seq_mac_2580            |     184|
|745   |          mult_u1         |qmult_2581              |      70|
|746   |      pe16_28             |processing_element_245  |     200|
|747   |        u_mac             |seq_mac_2578            |     184|
|748   |          mult_u1         |qmult_2579              |      70|
|749   |      pe16_29             |processing_element_246  |     200|
|750   |        u_mac             |seq_mac_2576            |     184|
|751   |          mult_u1         |qmult_2577              |      70|
|752   |      pe16_3              |processing_element_247  |     200|
|753   |        u_mac             |seq_mac_2574            |     184|
|754   |          mult_u1         |qmult_2575              |      70|
|755   |      pe16_30             |processing_element_248  |     200|
|756   |        u_mac             |seq_mac_2572            |     184|
|757   |          mult_u1         |qmult_2573              |      70|
|758   |      pe16_31             |processing_element_249  |     192|
|759   |        u_mac             |seq_mac_2570            |     184|
|760   |          mult_u1         |qmult_2571              |      70|
|761   |      pe16_4              |processing_element_250  |     200|
|762   |        u_mac             |seq_mac_2568            |     184|
|763   |          mult_u1         |qmult_2569              |      70|
|764   |      pe16_5              |processing_element_251  |     200|
|765   |        u_mac             |seq_mac_2566            |     184|
|766   |          mult_u1         |qmult_2567              |      70|
|767   |      pe16_6              |processing_element_252  |     200|
|768   |        u_mac             |seq_mac_2564            |     184|
|769   |          mult_u1         |qmult_2565              |      70|
|770   |      pe16_7              |processing_element_253  |     200|
|771   |        u_mac             |seq_mac_2562            |     184|
|772   |          mult_u1         |qmult_2563              |      70|
|773   |      pe16_8              |processing_element_254  |     200|
|774   |        u_mac             |seq_mac_2560            |     184|
|775   |          mult_u1         |qmult_2561              |      70|
|776   |      pe16_9              |processing_element_255  |     200|
|777   |        u_mac             |seq_mac_2558            |     184|
|778   |          mult_u1         |qmult_2559              |      70|
|779   |      pe17_0              |processing_element_256  |     193|
|780   |        u_mac             |seq_mac_2556            |     177|
|781   |          mult_u1         |qmult_2557              |      70|
|782   |      pe17_1              |processing_element_257  |     200|
|783   |        u_mac             |seq_mac_2554            |     184|
|784   |          mult_u1         |qmult_2555              |      70|
|785   |      pe17_10             |processing_element_258  |     200|
|786   |        u_mac             |seq_mac_2552            |     184|
|787   |          mult_u1         |qmult_2553              |      70|
|788   |      pe17_11             |processing_element_259  |     200|
|789   |        u_mac             |seq_mac_2550            |     184|
|790   |          mult_u1         |qmult_2551              |      70|
|791   |      pe17_12             |processing_element_260  |     200|
|792   |        u_mac             |seq_mac_2548            |     184|
|793   |          mult_u1         |qmult_2549              |      70|
|794   |      pe17_13             |processing_element_261  |     200|
|795   |        u_mac             |seq_mac_2546            |     184|
|796   |          mult_u1         |qmult_2547              |      70|
|797   |      pe17_14             |processing_element_262  |     200|
|798   |        u_mac             |seq_mac_2544            |     184|
|799   |          mult_u1         |qmult_2545              |      70|
|800   |      pe17_15             |processing_element_263  |     200|
|801   |        u_mac             |seq_mac_2542            |     184|
|802   |          mult_u1         |qmult_2543              |      70|
|803   |      pe17_16             |processing_element_264  |     200|
|804   |        u_mac             |seq_mac_2540            |     184|
|805   |          mult_u1         |qmult_2541              |      70|
|806   |      pe17_17             |processing_element_265  |     200|
|807   |        u_mac             |seq_mac_2538            |     184|
|808   |          mult_u1         |qmult_2539              |      70|
|809   |      pe17_18             |processing_element_266  |     200|
|810   |        u_mac             |seq_mac_2536            |     184|
|811   |          mult_u1         |qmult_2537              |      70|
|812   |      pe17_19             |processing_element_267  |     200|
|813   |        u_mac             |seq_mac_2534            |     184|
|814   |          mult_u1         |qmult_2535              |      70|
|815   |      pe17_2              |processing_element_268  |     200|
|816   |        u_mac             |seq_mac_2532            |     184|
|817   |          mult_u1         |qmult_2533              |      70|
|818   |      pe17_20             |processing_element_269  |     200|
|819   |        u_mac             |seq_mac_2530            |     184|
|820   |          mult_u1         |qmult_2531              |      70|
|821   |      pe17_21             |processing_element_270  |     200|
|822   |        u_mac             |seq_mac_2528            |     184|
|823   |          mult_u1         |qmult_2529              |      70|
|824   |      pe17_22             |processing_element_271  |     200|
|825   |        u_mac             |seq_mac_2526            |     184|
|826   |          mult_u1         |qmult_2527              |      70|
|827   |      pe17_23             |processing_element_272  |     200|
|828   |        u_mac             |seq_mac_2524            |     184|
|829   |          mult_u1         |qmult_2525              |      70|
|830   |      pe17_24             |processing_element_273  |     200|
|831   |        u_mac             |seq_mac_2522            |     184|
|832   |          mult_u1         |qmult_2523              |      70|
|833   |      pe17_25             |processing_element_274  |     200|
|834   |        u_mac             |seq_mac_2520            |     184|
|835   |          mult_u1         |qmult_2521              |      70|
|836   |      pe17_26             |processing_element_275  |     200|
|837   |        u_mac             |seq_mac_2518            |     184|
|838   |          mult_u1         |qmult_2519              |      70|
|839   |      pe17_27             |processing_element_276  |     200|
|840   |        u_mac             |seq_mac_2516            |     184|
|841   |          mult_u1         |qmult_2517              |      70|
|842   |      pe17_28             |processing_element_277  |     200|
|843   |        u_mac             |seq_mac_2514            |     184|
|844   |          mult_u1         |qmult_2515              |      70|
|845   |      pe17_29             |processing_element_278  |     200|
|846   |        u_mac             |seq_mac_2512            |     184|
|847   |          mult_u1         |qmult_2513              |      70|
|848   |      pe17_3              |processing_element_279  |     200|
|849   |        u_mac             |seq_mac_2510            |     184|
|850   |          mult_u1         |qmult_2511              |      70|
|851   |      pe17_30             |processing_element_280  |     200|
|852   |        u_mac             |seq_mac_2508            |     184|
|853   |          mult_u1         |qmult_2509              |      70|
|854   |      pe17_31             |processing_element_281  |     192|
|855   |        u_mac             |seq_mac_2506            |     184|
|856   |          mult_u1         |qmult_2507              |      70|
|857   |      pe17_4              |processing_element_282  |     200|
|858   |        u_mac             |seq_mac_2504            |     184|
|859   |          mult_u1         |qmult_2505              |      70|
|860   |      pe17_5              |processing_element_283  |     200|
|861   |        u_mac             |seq_mac_2502            |     184|
|862   |          mult_u1         |qmult_2503              |      70|
|863   |      pe17_6              |processing_element_284  |     200|
|864   |        u_mac             |seq_mac_2500            |     184|
|865   |          mult_u1         |qmult_2501              |      70|
|866   |      pe17_7              |processing_element_285  |     200|
|867   |        u_mac             |seq_mac_2498            |     184|
|868   |          mult_u1         |qmult_2499              |      70|
|869   |      pe17_8              |processing_element_286  |     200|
|870   |        u_mac             |seq_mac_2496            |     184|
|871   |          mult_u1         |qmult_2497              |      70|
|872   |      pe17_9              |processing_element_287  |     200|
|873   |        u_mac             |seq_mac_2494            |     184|
|874   |          mult_u1         |qmult_2495              |      70|
|875   |      pe18_0              |processing_element_288  |     193|
|876   |        u_mac             |seq_mac_2492            |     177|
|877   |          mult_u1         |qmult_2493              |      70|
|878   |      pe18_1              |processing_element_289  |     200|
|879   |        u_mac             |seq_mac_2490            |     184|
|880   |          mult_u1         |qmult_2491              |      70|
|881   |      pe18_10             |processing_element_290  |     200|
|882   |        u_mac             |seq_mac_2488            |     184|
|883   |          mult_u1         |qmult_2489              |      70|
|884   |      pe18_11             |processing_element_291  |     200|
|885   |        u_mac             |seq_mac_2486            |     184|
|886   |          mult_u1         |qmult_2487              |      70|
|887   |      pe18_12             |processing_element_292  |     200|
|888   |        u_mac             |seq_mac_2484            |     184|
|889   |          mult_u1         |qmult_2485              |      70|
|890   |      pe18_13             |processing_element_293  |     200|
|891   |        u_mac             |seq_mac_2482            |     184|
|892   |          mult_u1         |qmult_2483              |      70|
|893   |      pe18_14             |processing_element_294  |     200|
|894   |        u_mac             |seq_mac_2480            |     184|
|895   |          mult_u1         |qmult_2481              |      70|
|896   |      pe18_15             |processing_element_295  |     200|
|897   |        u_mac             |seq_mac_2478            |     184|
|898   |          mult_u1         |qmult_2479              |      70|
|899   |      pe18_16             |processing_element_296  |     200|
|900   |        u_mac             |seq_mac_2476            |     184|
|901   |          mult_u1         |qmult_2477              |      70|
|902   |      pe18_17             |processing_element_297  |     200|
|903   |        u_mac             |seq_mac_2474            |     184|
|904   |          mult_u1         |qmult_2475              |      70|
|905   |      pe18_18             |processing_element_298  |     200|
|906   |        u_mac             |seq_mac_2472            |     184|
|907   |          mult_u1         |qmult_2473              |      70|
|908   |      pe18_19             |processing_element_299  |     200|
|909   |        u_mac             |seq_mac_2470            |     184|
|910   |          mult_u1         |qmult_2471              |      70|
|911   |      pe18_2              |processing_element_300  |     200|
|912   |        u_mac             |seq_mac_2468            |     184|
|913   |          mult_u1         |qmult_2469              |      70|
|914   |      pe18_20             |processing_element_301  |     200|
|915   |        u_mac             |seq_mac_2466            |     184|
|916   |          mult_u1         |qmult_2467              |      70|
|917   |      pe18_21             |processing_element_302  |     200|
|918   |        u_mac             |seq_mac_2464            |     184|
|919   |          mult_u1         |qmult_2465              |      70|
|920   |      pe18_22             |processing_element_303  |     200|
|921   |        u_mac             |seq_mac_2462            |     184|
|922   |          mult_u1         |qmult_2463              |      70|
|923   |      pe18_23             |processing_element_304  |     200|
|924   |        u_mac             |seq_mac_2460            |     184|
|925   |          mult_u1         |qmult_2461              |      70|
|926   |      pe18_24             |processing_element_305  |     200|
|927   |        u_mac             |seq_mac_2458            |     184|
|928   |          mult_u1         |qmult_2459              |      70|
|929   |      pe18_25             |processing_element_306  |     200|
|930   |        u_mac             |seq_mac_2456            |     184|
|931   |          mult_u1         |qmult_2457              |      70|
|932   |      pe18_26             |processing_element_307  |     200|
|933   |        u_mac             |seq_mac_2454            |     184|
|934   |          mult_u1         |qmult_2455              |      70|
|935   |      pe18_27             |processing_element_308  |     200|
|936   |        u_mac             |seq_mac_2452            |     184|
|937   |          mult_u1         |qmult_2453              |      70|
|938   |      pe18_28             |processing_element_309  |     200|
|939   |        u_mac             |seq_mac_2450            |     184|
|940   |          mult_u1         |qmult_2451              |      70|
|941   |      pe18_29             |processing_element_310  |     200|
|942   |        u_mac             |seq_mac_2448            |     184|
|943   |          mult_u1         |qmult_2449              |      70|
|944   |      pe18_3              |processing_element_311  |     200|
|945   |        u_mac             |seq_mac_2446            |     184|
|946   |          mult_u1         |qmult_2447              |      70|
|947   |      pe18_30             |processing_element_312  |     200|
|948   |        u_mac             |seq_mac_2444            |     184|
|949   |          mult_u1         |qmult_2445              |      70|
|950   |      pe18_31             |processing_element_313  |     192|
|951   |        u_mac             |seq_mac_2442            |     184|
|952   |          mult_u1         |qmult_2443              |      70|
|953   |      pe18_4              |processing_element_314  |     200|
|954   |        u_mac             |seq_mac_2440            |     184|
|955   |          mult_u1         |qmult_2441              |      70|
|956   |      pe18_5              |processing_element_315  |     200|
|957   |        u_mac             |seq_mac_2438            |     184|
|958   |          mult_u1         |qmult_2439              |      70|
|959   |      pe18_6              |processing_element_316  |     200|
|960   |        u_mac             |seq_mac_2436            |     184|
|961   |          mult_u1         |qmult_2437              |      70|
|962   |      pe18_7              |processing_element_317  |     200|
|963   |        u_mac             |seq_mac_2434            |     184|
|964   |          mult_u1         |qmult_2435              |      70|
|965   |      pe18_8              |processing_element_318  |     200|
|966   |        u_mac             |seq_mac_2432            |     184|
|967   |          mult_u1         |qmult_2433              |      70|
|968   |      pe18_9              |processing_element_319  |     200|
|969   |        u_mac             |seq_mac_2430            |     184|
|970   |          mult_u1         |qmult_2431              |      70|
|971   |      pe19_0              |processing_element_320  |     193|
|972   |        u_mac             |seq_mac_2428            |     177|
|973   |          mult_u1         |qmult_2429              |      70|
|974   |      pe19_1              |processing_element_321  |     200|
|975   |        u_mac             |seq_mac_2426            |     184|
|976   |          mult_u1         |qmult_2427              |      70|
|977   |      pe19_10             |processing_element_322  |     200|
|978   |        u_mac             |seq_mac_2424            |     184|
|979   |          mult_u1         |qmult_2425              |      70|
|980   |      pe19_11             |processing_element_323  |     200|
|981   |        u_mac             |seq_mac_2422            |     184|
|982   |          mult_u1         |qmult_2423              |      70|
|983   |      pe19_12             |processing_element_324  |     200|
|984   |        u_mac             |seq_mac_2420            |     184|
|985   |          mult_u1         |qmult_2421              |      70|
|986   |      pe19_13             |processing_element_325  |     200|
|987   |        u_mac             |seq_mac_2418            |     184|
|988   |          mult_u1         |qmult_2419              |      70|
|989   |      pe19_14             |processing_element_326  |     200|
|990   |        u_mac             |seq_mac_2416            |     184|
|991   |          mult_u1         |qmult_2417              |      70|
|992   |      pe19_15             |processing_element_327  |     200|
|993   |        u_mac             |seq_mac_2414            |     184|
|994   |          mult_u1         |qmult_2415              |      70|
|995   |      pe19_16             |processing_element_328  |     200|
|996   |        u_mac             |seq_mac_2412            |     184|
|997   |          mult_u1         |qmult_2413              |      70|
|998   |      pe19_17             |processing_element_329  |     200|
|999   |        u_mac             |seq_mac_2410            |     184|
|1000  |          mult_u1         |qmult_2411              |      70|
|1001  |      pe19_18             |processing_element_330  |     200|
|1002  |        u_mac             |seq_mac_2408            |     184|
|1003  |          mult_u1         |qmult_2409              |      70|
|1004  |      pe19_19             |processing_element_331  |     200|
|1005  |        u_mac             |seq_mac_2406            |     184|
|1006  |          mult_u1         |qmult_2407              |      70|
|1007  |      pe19_2              |processing_element_332  |     200|
|1008  |        u_mac             |seq_mac_2404            |     184|
|1009  |          mult_u1         |qmult_2405              |      70|
|1010  |      pe19_20             |processing_element_333  |     200|
|1011  |        u_mac             |seq_mac_2402            |     184|
|1012  |          mult_u1         |qmult_2403              |      70|
|1013  |      pe19_21             |processing_element_334  |     200|
|1014  |        u_mac             |seq_mac_2400            |     184|
|1015  |          mult_u1         |qmult_2401              |      70|
|1016  |      pe19_22             |processing_element_335  |     200|
|1017  |        u_mac             |seq_mac_2398            |     184|
|1018  |          mult_u1         |qmult_2399              |      70|
|1019  |      pe19_23             |processing_element_336  |     200|
|1020  |        u_mac             |seq_mac_2396            |     184|
|1021  |          mult_u1         |qmult_2397              |      70|
|1022  |      pe19_24             |processing_element_337  |     200|
|1023  |        u_mac             |seq_mac_2394            |     184|
|1024  |          mult_u1         |qmult_2395              |      70|
|1025  |      pe19_25             |processing_element_338  |     200|
|1026  |        u_mac             |seq_mac_2392            |     184|
|1027  |          mult_u1         |qmult_2393              |      70|
|1028  |      pe19_26             |processing_element_339  |     200|
|1029  |        u_mac             |seq_mac_2390            |     184|
|1030  |          mult_u1         |qmult_2391              |      70|
|1031  |      pe19_27             |processing_element_340  |     200|
|1032  |        u_mac             |seq_mac_2388            |     184|
|1033  |          mult_u1         |qmult_2389              |      70|
|1034  |      pe19_28             |processing_element_341  |     200|
|1035  |        u_mac             |seq_mac_2386            |     184|
|1036  |          mult_u1         |qmult_2387              |      70|
|1037  |      pe19_29             |processing_element_342  |     200|
|1038  |        u_mac             |seq_mac_2384            |     184|
|1039  |          mult_u1         |qmult_2385              |      70|
|1040  |      pe19_3              |processing_element_343  |     200|
|1041  |        u_mac             |seq_mac_2382            |     184|
|1042  |          mult_u1         |qmult_2383              |      70|
|1043  |      pe19_30             |processing_element_344  |     200|
|1044  |        u_mac             |seq_mac_2380            |     184|
|1045  |          mult_u1         |qmult_2381              |      70|
|1046  |      pe19_31             |processing_element_345  |     192|
|1047  |        u_mac             |seq_mac_2378            |     184|
|1048  |          mult_u1         |qmult_2379              |      70|
|1049  |      pe19_4              |processing_element_346  |     200|
|1050  |        u_mac             |seq_mac_2376            |     184|
|1051  |          mult_u1         |qmult_2377              |      70|
|1052  |      pe19_5              |processing_element_347  |     200|
|1053  |        u_mac             |seq_mac_2374            |     184|
|1054  |          mult_u1         |qmult_2375              |      70|
|1055  |      pe19_6              |processing_element_348  |     200|
|1056  |        u_mac             |seq_mac_2372            |     184|
|1057  |          mult_u1         |qmult_2373              |      70|
|1058  |      pe19_7              |processing_element_349  |     200|
|1059  |        u_mac             |seq_mac_2370            |     184|
|1060  |          mult_u1         |qmult_2371              |      70|
|1061  |      pe19_8              |processing_element_350  |     200|
|1062  |        u_mac             |seq_mac_2368            |     184|
|1063  |          mult_u1         |qmult_2369              |      70|
|1064  |      pe19_9              |processing_element_351  |     200|
|1065  |        u_mac             |seq_mac_2366            |     184|
|1066  |          mult_u1         |qmult_2367              |      70|
|1067  |      pe1_0               |processing_element_352  |     193|
|1068  |        u_mac             |seq_mac_2364            |     177|
|1069  |          mult_u1         |qmult_2365              |      70|
|1070  |      pe1_1               |processing_element_353  |     200|
|1071  |        u_mac             |seq_mac_2362            |     184|
|1072  |          mult_u1         |qmult_2363              |      70|
|1073  |      pe1_10              |processing_element_354  |     200|
|1074  |        u_mac             |seq_mac_2360            |     184|
|1075  |          mult_u1         |qmult_2361              |      70|
|1076  |      pe1_11              |processing_element_355  |     200|
|1077  |        u_mac             |seq_mac_2358            |     184|
|1078  |          mult_u1         |qmult_2359              |      70|
|1079  |      pe1_12              |processing_element_356  |     200|
|1080  |        u_mac             |seq_mac_2356            |     184|
|1081  |          mult_u1         |qmult_2357              |      70|
|1082  |      pe1_13              |processing_element_357  |     200|
|1083  |        u_mac             |seq_mac_2354            |     184|
|1084  |          mult_u1         |qmult_2355              |      70|
|1085  |      pe1_14              |processing_element_358  |     200|
|1086  |        u_mac             |seq_mac_2352            |     184|
|1087  |          mult_u1         |qmult_2353              |      70|
|1088  |      pe1_15              |processing_element_359  |     200|
|1089  |        u_mac             |seq_mac_2350            |     184|
|1090  |          mult_u1         |qmult_2351              |      70|
|1091  |      pe1_16              |processing_element_360  |     200|
|1092  |        u_mac             |seq_mac_2348            |     184|
|1093  |          mult_u1         |qmult_2349              |      70|
|1094  |      pe1_17              |processing_element_361  |     200|
|1095  |        u_mac             |seq_mac_2346            |     184|
|1096  |          mult_u1         |qmult_2347              |      70|
|1097  |      pe1_18              |processing_element_362  |     200|
|1098  |        u_mac             |seq_mac_2344            |     184|
|1099  |          mult_u1         |qmult_2345              |      70|
|1100  |      pe1_19              |processing_element_363  |     200|
|1101  |        u_mac             |seq_mac_2342            |     184|
|1102  |          mult_u1         |qmult_2343              |      70|
|1103  |      pe1_2               |processing_element_364  |     200|
|1104  |        u_mac             |seq_mac_2340            |     184|
|1105  |          mult_u1         |qmult_2341              |      70|
|1106  |      pe1_20              |processing_element_365  |     200|
|1107  |        u_mac             |seq_mac_2338            |     184|
|1108  |          mult_u1         |qmult_2339              |      70|
|1109  |      pe1_21              |processing_element_366  |     200|
|1110  |        u_mac             |seq_mac_2336            |     184|
|1111  |          mult_u1         |qmult_2337              |      70|
|1112  |      pe1_22              |processing_element_367  |     200|
|1113  |        u_mac             |seq_mac_2334            |     184|
|1114  |          mult_u1         |qmult_2335              |      70|
|1115  |      pe1_23              |processing_element_368  |     200|
|1116  |        u_mac             |seq_mac_2332            |     184|
|1117  |          mult_u1         |qmult_2333              |      70|
|1118  |      pe1_24              |processing_element_369  |     200|
|1119  |        u_mac             |seq_mac_2330            |     184|
|1120  |          mult_u1         |qmult_2331              |      70|
|1121  |      pe1_25              |processing_element_370  |     200|
|1122  |        u_mac             |seq_mac_2328            |     184|
|1123  |          mult_u1         |qmult_2329              |      70|
|1124  |      pe1_26              |processing_element_371  |     200|
|1125  |        u_mac             |seq_mac_2326            |     184|
|1126  |          mult_u1         |qmult_2327              |      70|
|1127  |      pe1_27              |processing_element_372  |     200|
|1128  |        u_mac             |seq_mac_2324            |     184|
|1129  |          mult_u1         |qmult_2325              |      70|
|1130  |      pe1_28              |processing_element_373  |     200|
|1131  |        u_mac             |seq_mac_2322            |     184|
|1132  |          mult_u1         |qmult_2323              |      70|
|1133  |      pe1_29              |processing_element_374  |     200|
|1134  |        u_mac             |seq_mac_2320            |     184|
|1135  |          mult_u1         |qmult_2321              |      70|
|1136  |      pe1_3               |processing_element_375  |     200|
|1137  |        u_mac             |seq_mac_2318            |     184|
|1138  |          mult_u1         |qmult_2319              |      70|
|1139  |      pe1_30              |processing_element_376  |     200|
|1140  |        u_mac             |seq_mac_2316            |     184|
|1141  |          mult_u1         |qmult_2317              |      70|
|1142  |      pe1_31              |processing_element_377  |     192|
|1143  |        u_mac             |seq_mac_2314            |     184|
|1144  |          mult_u1         |qmult_2315              |      70|
|1145  |      pe1_4               |processing_element_378  |     200|
|1146  |        u_mac             |seq_mac_2312            |     184|
|1147  |          mult_u1         |qmult_2313              |      70|
|1148  |      pe1_5               |processing_element_379  |     200|
|1149  |        u_mac             |seq_mac_2310            |     184|
|1150  |          mult_u1         |qmult_2311              |      70|
|1151  |      pe1_6               |processing_element_380  |     200|
|1152  |        u_mac             |seq_mac_2308            |     184|
|1153  |          mult_u1         |qmult_2309              |      70|
|1154  |      pe1_7               |processing_element_381  |     200|
|1155  |        u_mac             |seq_mac_2306            |     184|
|1156  |          mult_u1         |qmult_2307              |      70|
|1157  |      pe1_8               |processing_element_382  |     200|
|1158  |        u_mac             |seq_mac_2304            |     184|
|1159  |          mult_u1         |qmult_2305              |      70|
|1160  |      pe1_9               |processing_element_383  |     200|
|1161  |        u_mac             |seq_mac_2302            |     184|
|1162  |          mult_u1         |qmult_2303              |      70|
|1163  |      pe20_0              |processing_element_384  |     193|
|1164  |        u_mac             |seq_mac_2300            |     177|
|1165  |          mult_u1         |qmult_2301              |      70|
|1166  |      pe20_1              |processing_element_385  |     200|
|1167  |        u_mac             |seq_mac_2298            |     184|
|1168  |          mult_u1         |qmult_2299              |      70|
|1169  |      pe20_10             |processing_element_386  |     200|
|1170  |        u_mac             |seq_mac_2296            |     184|
|1171  |          mult_u1         |qmult_2297              |      70|
|1172  |      pe20_11             |processing_element_387  |     200|
|1173  |        u_mac             |seq_mac_2294            |     184|
|1174  |          mult_u1         |qmult_2295              |      70|
|1175  |      pe20_12             |processing_element_388  |     200|
|1176  |        u_mac             |seq_mac_2292            |     184|
|1177  |          mult_u1         |qmult_2293              |      70|
|1178  |      pe20_13             |processing_element_389  |     200|
|1179  |        u_mac             |seq_mac_2290            |     184|
|1180  |          mult_u1         |qmult_2291              |      70|
|1181  |      pe20_14             |processing_element_390  |     200|
|1182  |        u_mac             |seq_mac_2288            |     184|
|1183  |          mult_u1         |qmult_2289              |      70|
|1184  |      pe20_15             |processing_element_391  |     200|
|1185  |        u_mac             |seq_mac_2286            |     184|
|1186  |          mult_u1         |qmult_2287              |      70|
|1187  |      pe20_16             |processing_element_392  |     200|
|1188  |        u_mac             |seq_mac_2284            |     184|
|1189  |          mult_u1         |qmult_2285              |      70|
|1190  |      pe20_17             |processing_element_393  |     200|
|1191  |        u_mac             |seq_mac_2282            |     184|
|1192  |          mult_u1         |qmult_2283              |      70|
|1193  |      pe20_18             |processing_element_394  |     200|
|1194  |        u_mac             |seq_mac_2280            |     184|
|1195  |          mult_u1         |qmult_2281              |      70|
|1196  |      pe20_19             |processing_element_395  |     200|
|1197  |        u_mac             |seq_mac_2278            |     184|
|1198  |          mult_u1         |qmult_2279              |      70|
|1199  |      pe20_2              |processing_element_396  |     200|
|1200  |        u_mac             |seq_mac_2276            |     184|
|1201  |          mult_u1         |qmult_2277              |      70|
|1202  |      pe20_20             |processing_element_397  |     200|
|1203  |        u_mac             |seq_mac_2274            |     184|
|1204  |          mult_u1         |qmult_2275              |      70|
|1205  |      pe20_21             |processing_element_398  |     200|
|1206  |        u_mac             |seq_mac_2272            |     184|
|1207  |          mult_u1         |qmult_2273              |      70|
|1208  |      pe20_22             |processing_element_399  |     200|
|1209  |        u_mac             |seq_mac_2270            |     184|
|1210  |          mult_u1         |qmult_2271              |      70|
|1211  |      pe20_23             |processing_element_400  |     200|
|1212  |        u_mac             |seq_mac_2268            |     184|
|1213  |          mult_u1         |qmult_2269              |      70|
|1214  |      pe20_24             |processing_element_401  |     200|
|1215  |        u_mac             |seq_mac_2266            |     184|
|1216  |          mult_u1         |qmult_2267              |      70|
|1217  |      pe20_25             |processing_element_402  |     200|
|1218  |        u_mac             |seq_mac_2264            |     184|
|1219  |          mult_u1         |qmult_2265              |      70|
|1220  |      pe20_26             |processing_element_403  |     200|
|1221  |        u_mac             |seq_mac_2262            |     184|
|1222  |          mult_u1         |qmult_2263              |      70|
|1223  |      pe20_27             |processing_element_404  |     200|
|1224  |        u_mac             |seq_mac_2260            |     184|
|1225  |          mult_u1         |qmult_2261              |      70|
|1226  |      pe20_28             |processing_element_405  |     200|
|1227  |        u_mac             |seq_mac_2258            |     184|
|1228  |          mult_u1         |qmult_2259              |      70|
|1229  |      pe20_29             |processing_element_406  |     200|
|1230  |        u_mac             |seq_mac_2256            |     184|
|1231  |          mult_u1         |qmult_2257              |      70|
|1232  |      pe20_3              |processing_element_407  |     200|
|1233  |        u_mac             |seq_mac_2254            |     184|
|1234  |          mult_u1         |qmult_2255              |      70|
|1235  |      pe20_30             |processing_element_408  |     200|
|1236  |        u_mac             |seq_mac_2252            |     184|
|1237  |          mult_u1         |qmult_2253              |      70|
|1238  |      pe20_31             |processing_element_409  |     192|
|1239  |        u_mac             |seq_mac_2250            |     184|
|1240  |          mult_u1         |qmult_2251              |      70|
|1241  |      pe20_4              |processing_element_410  |     200|
|1242  |        u_mac             |seq_mac_2248            |     184|
|1243  |          mult_u1         |qmult_2249              |      70|
|1244  |      pe20_5              |processing_element_411  |     200|
|1245  |        u_mac             |seq_mac_2246            |     184|
|1246  |          mult_u1         |qmult_2247              |      70|
|1247  |      pe20_6              |processing_element_412  |     200|
|1248  |        u_mac             |seq_mac_2244            |     184|
|1249  |          mult_u1         |qmult_2245              |      70|
|1250  |      pe20_7              |processing_element_413  |     200|
|1251  |        u_mac             |seq_mac_2242            |     184|
|1252  |          mult_u1         |qmult_2243              |      70|
|1253  |      pe20_8              |processing_element_414  |     200|
|1254  |        u_mac             |seq_mac_2240            |     184|
|1255  |          mult_u1         |qmult_2241              |      70|
|1256  |      pe20_9              |processing_element_415  |     200|
|1257  |        u_mac             |seq_mac_2238            |     184|
|1258  |          mult_u1         |qmult_2239              |      70|
|1259  |      pe21_0              |processing_element_416  |     193|
|1260  |        u_mac             |seq_mac_2236            |     177|
|1261  |          mult_u1         |qmult_2237              |      70|
|1262  |      pe21_1              |processing_element_417  |     200|
|1263  |        u_mac             |seq_mac_2234            |     184|
|1264  |          mult_u1         |qmult_2235              |      70|
|1265  |      pe21_10             |processing_element_418  |     200|
|1266  |        u_mac             |seq_mac_2232            |     184|
|1267  |          mult_u1         |qmult_2233              |      70|
|1268  |      pe21_11             |processing_element_419  |     200|
|1269  |        u_mac             |seq_mac_2230            |     184|
|1270  |          mult_u1         |qmult_2231              |      70|
|1271  |      pe21_12             |processing_element_420  |     200|
|1272  |        u_mac             |seq_mac_2228            |     184|
|1273  |          mult_u1         |qmult_2229              |      70|
|1274  |      pe21_13             |processing_element_421  |     200|
|1275  |        u_mac             |seq_mac_2226            |     184|
|1276  |          mult_u1         |qmult_2227              |      70|
|1277  |      pe21_14             |processing_element_422  |     200|
|1278  |        u_mac             |seq_mac_2224            |     184|
|1279  |          mult_u1         |qmult_2225              |      70|
|1280  |      pe21_15             |processing_element_423  |     200|
|1281  |        u_mac             |seq_mac_2222            |     184|
|1282  |          mult_u1         |qmult_2223              |      70|
|1283  |      pe21_16             |processing_element_424  |     200|
|1284  |        u_mac             |seq_mac_2220            |     184|
|1285  |          mult_u1         |qmult_2221              |      70|
|1286  |      pe21_17             |processing_element_425  |     200|
|1287  |        u_mac             |seq_mac_2218            |     184|
|1288  |          mult_u1         |qmult_2219              |      70|
|1289  |      pe21_18             |processing_element_426  |     200|
|1290  |        u_mac             |seq_mac_2216            |     184|
|1291  |          mult_u1         |qmult_2217              |      70|
|1292  |      pe21_19             |processing_element_427  |     200|
|1293  |        u_mac             |seq_mac_2214            |     184|
|1294  |          mult_u1         |qmult_2215              |      70|
|1295  |      pe21_2              |processing_element_428  |     200|
|1296  |        u_mac             |seq_mac_2212            |     184|
|1297  |          mult_u1         |qmult_2213              |      70|
|1298  |      pe21_20             |processing_element_429  |     200|
|1299  |        u_mac             |seq_mac_2210            |     184|
|1300  |          mult_u1         |qmult_2211              |      70|
|1301  |      pe21_21             |processing_element_430  |     200|
|1302  |        u_mac             |seq_mac_2208            |     184|
|1303  |          mult_u1         |qmult_2209              |      70|
|1304  |      pe21_22             |processing_element_431  |     200|
|1305  |        u_mac             |seq_mac_2206            |     184|
|1306  |          mult_u1         |qmult_2207              |      70|
|1307  |      pe21_23             |processing_element_432  |     200|
|1308  |        u_mac             |seq_mac_2204            |     184|
|1309  |          mult_u1         |qmult_2205              |      70|
|1310  |      pe21_24             |processing_element_433  |     200|
|1311  |        u_mac             |seq_mac_2202            |     184|
|1312  |          mult_u1         |qmult_2203              |      70|
|1313  |      pe21_25             |processing_element_434  |     200|
|1314  |        u_mac             |seq_mac_2200            |     184|
|1315  |          mult_u1         |qmult_2201              |      70|
|1316  |      pe21_26             |processing_element_435  |     200|
|1317  |        u_mac             |seq_mac_2198            |     184|
|1318  |          mult_u1         |qmult_2199              |      70|
|1319  |      pe21_27             |processing_element_436  |     200|
|1320  |        u_mac             |seq_mac_2196            |     184|
|1321  |          mult_u1         |qmult_2197              |      70|
|1322  |      pe21_28             |processing_element_437  |     200|
|1323  |        u_mac             |seq_mac_2194            |     184|
|1324  |          mult_u1         |qmult_2195              |      70|
|1325  |      pe21_29             |processing_element_438  |     200|
|1326  |        u_mac             |seq_mac_2192            |     184|
|1327  |          mult_u1         |qmult_2193              |      70|
|1328  |      pe21_3              |processing_element_439  |     200|
|1329  |        u_mac             |seq_mac_2190            |     184|
|1330  |          mult_u1         |qmult_2191              |      70|
|1331  |      pe21_30             |processing_element_440  |     200|
|1332  |        u_mac             |seq_mac_2188            |     184|
|1333  |          mult_u1         |qmult_2189              |      70|
|1334  |      pe21_31             |processing_element_441  |     192|
|1335  |        u_mac             |seq_mac_2186            |     184|
|1336  |          mult_u1         |qmult_2187              |      70|
|1337  |      pe21_4              |processing_element_442  |     200|
|1338  |        u_mac             |seq_mac_2184            |     184|
|1339  |          mult_u1         |qmult_2185              |      70|
|1340  |      pe21_5              |processing_element_443  |     200|
|1341  |        u_mac             |seq_mac_2182            |     184|
|1342  |          mult_u1         |qmult_2183              |      70|
|1343  |      pe21_6              |processing_element_444  |     200|
|1344  |        u_mac             |seq_mac_2180            |     184|
|1345  |          mult_u1         |qmult_2181              |      70|
|1346  |      pe21_7              |processing_element_445  |     200|
|1347  |        u_mac             |seq_mac_2178            |     184|
|1348  |          mult_u1         |qmult_2179              |      70|
|1349  |      pe21_8              |processing_element_446  |     200|
|1350  |        u_mac             |seq_mac_2176            |     184|
|1351  |          mult_u1         |qmult_2177              |      70|
|1352  |      pe21_9              |processing_element_447  |     200|
|1353  |        u_mac             |seq_mac_2174            |     184|
|1354  |          mult_u1         |qmult_2175              |      70|
|1355  |      pe22_0              |processing_element_448  |     193|
|1356  |        u_mac             |seq_mac_2172            |     177|
|1357  |          mult_u1         |qmult_2173              |      70|
|1358  |      pe22_1              |processing_element_449  |     200|
|1359  |        u_mac             |seq_mac_2170            |     184|
|1360  |          mult_u1         |qmult_2171              |      70|
|1361  |      pe22_10             |processing_element_450  |     200|
|1362  |        u_mac             |seq_mac_2168            |     184|
|1363  |          mult_u1         |qmult_2169              |      70|
|1364  |      pe22_11             |processing_element_451  |     200|
|1365  |        u_mac             |seq_mac_2166            |     184|
|1366  |          mult_u1         |qmult_2167              |      70|
|1367  |      pe22_12             |processing_element_452  |     200|
|1368  |        u_mac             |seq_mac_2164            |     184|
|1369  |          mult_u1         |qmult_2165              |      70|
|1370  |      pe22_13             |processing_element_453  |     200|
|1371  |        u_mac             |seq_mac_2162            |     184|
|1372  |          mult_u1         |qmult_2163              |      70|
|1373  |      pe22_14             |processing_element_454  |     200|
|1374  |        u_mac             |seq_mac_2160            |     184|
|1375  |          mult_u1         |qmult_2161              |      70|
|1376  |      pe22_15             |processing_element_455  |     200|
|1377  |        u_mac             |seq_mac_2158            |     184|
|1378  |          mult_u1         |qmult_2159              |      70|
|1379  |      pe22_16             |processing_element_456  |     200|
|1380  |        u_mac             |seq_mac_2156            |     184|
|1381  |          mult_u1         |qmult_2157              |      70|
|1382  |      pe22_17             |processing_element_457  |     200|
|1383  |        u_mac             |seq_mac_2154            |     184|
|1384  |          mult_u1         |qmult_2155              |      70|
|1385  |      pe22_18             |processing_element_458  |     200|
|1386  |        u_mac             |seq_mac_2152            |     184|
|1387  |          mult_u1         |qmult_2153              |      70|
|1388  |      pe22_19             |processing_element_459  |     200|
|1389  |        u_mac             |seq_mac_2150            |     184|
|1390  |          mult_u1         |qmult_2151              |      70|
|1391  |      pe22_2              |processing_element_460  |     200|
|1392  |        u_mac             |seq_mac_2148            |     184|
|1393  |          mult_u1         |qmult_2149              |      70|
|1394  |      pe22_20             |processing_element_461  |     200|
|1395  |        u_mac             |seq_mac_2146            |     184|
|1396  |          mult_u1         |qmult_2147              |      70|
|1397  |      pe22_21             |processing_element_462  |     200|
|1398  |        u_mac             |seq_mac_2144            |     184|
|1399  |          mult_u1         |qmult_2145              |      70|
|1400  |      pe22_22             |processing_element_463  |     200|
|1401  |        u_mac             |seq_mac_2142            |     184|
|1402  |          mult_u1         |qmult_2143              |      70|
|1403  |      pe22_23             |processing_element_464  |     200|
|1404  |        u_mac             |seq_mac_2140            |     184|
|1405  |          mult_u1         |qmult_2141              |      70|
|1406  |      pe22_24             |processing_element_465  |     200|
|1407  |        u_mac             |seq_mac_2138            |     184|
|1408  |          mult_u1         |qmult_2139              |      70|
|1409  |      pe22_25             |processing_element_466  |     200|
|1410  |        u_mac             |seq_mac_2136            |     184|
|1411  |          mult_u1         |qmult_2137              |      70|
|1412  |      pe22_26             |processing_element_467  |     200|
|1413  |        u_mac             |seq_mac_2134            |     184|
|1414  |          mult_u1         |qmult_2135              |      70|
|1415  |      pe22_27             |processing_element_468  |     200|
|1416  |        u_mac             |seq_mac_2132            |     184|
|1417  |          mult_u1         |qmult_2133              |      70|
|1418  |      pe22_28             |processing_element_469  |     200|
|1419  |        u_mac             |seq_mac_2130            |     184|
|1420  |          mult_u1         |qmult_2131              |      70|
|1421  |      pe22_29             |processing_element_470  |     200|
|1422  |        u_mac             |seq_mac_2128            |     184|
|1423  |          mult_u1         |qmult_2129              |      70|
|1424  |      pe22_3              |processing_element_471  |     200|
|1425  |        u_mac             |seq_mac_2126            |     184|
|1426  |          mult_u1         |qmult_2127              |      70|
|1427  |      pe22_30             |processing_element_472  |     200|
|1428  |        u_mac             |seq_mac_2124            |     184|
|1429  |          mult_u1         |qmult_2125              |      70|
|1430  |      pe22_31             |processing_element_473  |     192|
|1431  |        u_mac             |seq_mac_2122            |     184|
|1432  |          mult_u1         |qmult_2123              |      70|
|1433  |      pe22_4              |processing_element_474  |     200|
|1434  |        u_mac             |seq_mac_2120            |     184|
|1435  |          mult_u1         |qmult_2121              |      70|
|1436  |      pe22_5              |processing_element_475  |     200|
|1437  |        u_mac             |seq_mac_2118            |     184|
|1438  |          mult_u1         |qmult_2119              |      70|
|1439  |      pe22_6              |processing_element_476  |     200|
|1440  |        u_mac             |seq_mac_2116            |     184|
|1441  |          mult_u1         |qmult_2117              |      70|
|1442  |      pe22_7              |processing_element_477  |     200|
|1443  |        u_mac             |seq_mac_2114            |     184|
|1444  |          mult_u1         |qmult_2115              |      70|
|1445  |      pe22_8              |processing_element_478  |     200|
|1446  |        u_mac             |seq_mac_2112            |     184|
|1447  |          mult_u1         |qmult_2113              |      70|
|1448  |      pe22_9              |processing_element_479  |     200|
|1449  |        u_mac             |seq_mac_2110            |     184|
|1450  |          mult_u1         |qmult_2111              |      70|
|1451  |      pe23_0              |processing_element_480  |     193|
|1452  |        u_mac             |seq_mac_2108            |     177|
|1453  |          mult_u1         |qmult_2109              |      70|
|1454  |      pe23_1              |processing_element_481  |     200|
|1455  |        u_mac             |seq_mac_2106            |     184|
|1456  |          mult_u1         |qmult_2107              |      70|
|1457  |      pe23_10             |processing_element_482  |     200|
|1458  |        u_mac             |seq_mac_2104            |     184|
|1459  |          mult_u1         |qmult_2105              |      70|
|1460  |      pe23_11             |processing_element_483  |     200|
|1461  |        u_mac             |seq_mac_2102            |     184|
|1462  |          mult_u1         |qmult_2103              |      70|
|1463  |      pe23_12             |processing_element_484  |     200|
|1464  |        u_mac             |seq_mac_2100            |     184|
|1465  |          mult_u1         |qmult_2101              |      70|
|1466  |      pe23_13             |processing_element_485  |     200|
|1467  |        u_mac             |seq_mac_2098            |     184|
|1468  |          mult_u1         |qmult_2099              |      70|
|1469  |      pe23_14             |processing_element_486  |     200|
|1470  |        u_mac             |seq_mac_2096            |     184|
|1471  |          mult_u1         |qmult_2097              |      70|
|1472  |      pe23_15             |processing_element_487  |     200|
|1473  |        u_mac             |seq_mac_2094            |     184|
|1474  |          mult_u1         |qmult_2095              |      70|
|1475  |      pe23_16             |processing_element_488  |     200|
|1476  |        u_mac             |seq_mac_2092            |     184|
|1477  |          mult_u1         |qmult_2093              |      70|
|1478  |      pe23_17             |processing_element_489  |     200|
|1479  |        u_mac             |seq_mac_2090            |     184|
|1480  |          mult_u1         |qmult_2091              |      70|
|1481  |      pe23_18             |processing_element_490  |     200|
|1482  |        u_mac             |seq_mac_2088            |     184|
|1483  |          mult_u1         |qmult_2089              |      70|
|1484  |      pe23_19             |processing_element_491  |     200|
|1485  |        u_mac             |seq_mac_2086            |     184|
|1486  |          mult_u1         |qmult_2087              |      70|
|1487  |      pe23_2              |processing_element_492  |     200|
|1488  |        u_mac             |seq_mac_2084            |     184|
|1489  |          mult_u1         |qmult_2085              |      70|
|1490  |      pe23_20             |processing_element_493  |     200|
|1491  |        u_mac             |seq_mac_2082            |     184|
|1492  |          mult_u1         |qmult_2083              |      70|
|1493  |      pe23_21             |processing_element_494  |     200|
|1494  |        u_mac             |seq_mac_2080            |     184|
|1495  |          mult_u1         |qmult_2081              |      70|
|1496  |      pe23_22             |processing_element_495  |     200|
|1497  |        u_mac             |seq_mac_2078            |     184|
|1498  |          mult_u1         |qmult_2079              |      70|
|1499  |      pe23_23             |processing_element_496  |     200|
|1500  |        u_mac             |seq_mac_2076            |     184|
|1501  |          mult_u1         |qmult_2077              |      70|
|1502  |      pe23_24             |processing_element_497  |     200|
|1503  |        u_mac             |seq_mac_2074            |     184|
|1504  |          mult_u1         |qmult_2075              |      70|
|1505  |      pe23_25             |processing_element_498  |     200|
|1506  |        u_mac             |seq_mac_2072            |     184|
|1507  |          mult_u1         |qmult_2073              |      70|
|1508  |      pe23_26             |processing_element_499  |     200|
|1509  |        u_mac             |seq_mac_2070            |     184|
|1510  |          mult_u1         |qmult_2071              |      70|
|1511  |      pe23_27             |processing_element_500  |     200|
|1512  |        u_mac             |seq_mac_2068            |     184|
|1513  |          mult_u1         |qmult_2069              |      70|
|1514  |      pe23_28             |processing_element_501  |     200|
|1515  |        u_mac             |seq_mac_2066            |     184|
|1516  |          mult_u1         |qmult_2067              |      70|
|1517  |      pe23_29             |processing_element_502  |     200|
|1518  |        u_mac             |seq_mac_2064            |     184|
|1519  |          mult_u1         |qmult_2065              |      70|
|1520  |      pe23_3              |processing_element_503  |     200|
|1521  |        u_mac             |seq_mac_2062            |     184|
|1522  |          mult_u1         |qmult_2063              |      70|
|1523  |      pe23_30             |processing_element_504  |     200|
|1524  |        u_mac             |seq_mac_2060            |     184|
|1525  |          mult_u1         |qmult_2061              |      70|
|1526  |      pe23_31             |processing_element_505  |     192|
|1527  |        u_mac             |seq_mac_2058            |     184|
|1528  |          mult_u1         |qmult_2059              |      70|
|1529  |      pe23_4              |processing_element_506  |     200|
|1530  |        u_mac             |seq_mac_2056            |     184|
|1531  |          mult_u1         |qmult_2057              |      70|
|1532  |      pe23_5              |processing_element_507  |     200|
|1533  |        u_mac             |seq_mac_2054            |     184|
|1534  |          mult_u1         |qmult_2055              |      70|
|1535  |      pe23_6              |processing_element_508  |     200|
|1536  |        u_mac             |seq_mac_2052            |     184|
|1537  |          mult_u1         |qmult_2053              |      70|
|1538  |      pe23_7              |processing_element_509  |     200|
|1539  |        u_mac             |seq_mac_2050            |     184|
|1540  |          mult_u1         |qmult_2051              |      70|
|1541  |      pe23_8              |processing_element_510  |     200|
|1542  |        u_mac             |seq_mac_2048            |     184|
|1543  |          mult_u1         |qmult_2049              |      70|
|1544  |      pe23_9              |processing_element_511  |     200|
|1545  |        u_mac             |seq_mac_2046            |     184|
|1546  |          mult_u1         |qmult_2047              |      70|
|1547  |      pe24_0              |processing_element_512  |     193|
|1548  |        u_mac             |seq_mac_2044            |     177|
|1549  |          mult_u1         |qmult_2045              |      70|
|1550  |      pe24_1              |processing_element_513  |     200|
|1551  |        u_mac             |seq_mac_2042            |     184|
|1552  |          mult_u1         |qmult_2043              |      70|
|1553  |      pe24_10             |processing_element_514  |     200|
|1554  |        u_mac             |seq_mac_2040            |     184|
|1555  |          mult_u1         |qmult_2041              |      70|
|1556  |      pe24_11             |processing_element_515  |     200|
|1557  |        u_mac             |seq_mac_2038            |     184|
|1558  |          mult_u1         |qmult_2039              |      70|
|1559  |      pe24_12             |processing_element_516  |     200|
|1560  |        u_mac             |seq_mac_2036            |     184|
|1561  |          mult_u1         |qmult_2037              |      70|
|1562  |      pe24_13             |processing_element_517  |     200|
|1563  |        u_mac             |seq_mac_2034            |     184|
|1564  |          mult_u1         |qmult_2035              |      70|
|1565  |      pe24_14             |processing_element_518  |     200|
|1566  |        u_mac             |seq_mac_2032            |     184|
|1567  |          mult_u1         |qmult_2033              |      70|
|1568  |      pe24_15             |processing_element_519  |     200|
|1569  |        u_mac             |seq_mac_2030            |     184|
|1570  |          mult_u1         |qmult_2031              |      70|
|1571  |      pe24_16             |processing_element_520  |     200|
|1572  |        u_mac             |seq_mac_2028            |     184|
|1573  |          mult_u1         |qmult_2029              |      70|
|1574  |      pe24_17             |processing_element_521  |     200|
|1575  |        u_mac             |seq_mac_2026            |     184|
|1576  |          mult_u1         |qmult_2027              |      70|
|1577  |      pe24_18             |processing_element_522  |     200|
|1578  |        u_mac             |seq_mac_2024            |     184|
|1579  |          mult_u1         |qmult_2025              |      70|
|1580  |      pe24_19             |processing_element_523  |     200|
|1581  |        u_mac             |seq_mac_2022            |     184|
|1582  |          mult_u1         |qmult_2023              |      70|
|1583  |      pe24_2              |processing_element_524  |     200|
|1584  |        u_mac             |seq_mac_2020            |     184|
|1585  |          mult_u1         |qmult_2021              |      70|
|1586  |      pe24_20             |processing_element_525  |     200|
|1587  |        u_mac             |seq_mac_2018            |     184|
|1588  |          mult_u1         |qmult_2019              |      70|
|1589  |      pe24_21             |processing_element_526  |     200|
|1590  |        u_mac             |seq_mac_2016            |     184|
|1591  |          mult_u1         |qmult_2017              |      70|
|1592  |      pe24_22             |processing_element_527  |     200|
|1593  |        u_mac             |seq_mac_2014            |     184|
|1594  |          mult_u1         |qmult_2015              |      70|
|1595  |      pe24_23             |processing_element_528  |     200|
|1596  |        u_mac             |seq_mac_2012            |     184|
|1597  |          mult_u1         |qmult_2013              |      70|
|1598  |      pe24_24             |processing_element_529  |     200|
|1599  |        u_mac             |seq_mac_2010            |     184|
|1600  |          mult_u1         |qmult_2011              |      70|
|1601  |      pe24_25             |processing_element_530  |     200|
|1602  |        u_mac             |seq_mac_2008            |     184|
|1603  |          mult_u1         |qmult_2009              |      70|
|1604  |      pe24_26             |processing_element_531  |     200|
|1605  |        u_mac             |seq_mac_2006            |     184|
|1606  |          mult_u1         |qmult_2007              |      70|
|1607  |      pe24_27             |processing_element_532  |     200|
|1608  |        u_mac             |seq_mac_2004            |     184|
|1609  |          mult_u1         |qmult_2005              |      70|
|1610  |      pe24_28             |processing_element_533  |     200|
|1611  |        u_mac             |seq_mac_2002            |     184|
|1612  |          mult_u1         |qmult_2003              |      70|
|1613  |      pe24_29             |processing_element_534  |     200|
|1614  |        u_mac             |seq_mac_2000            |     184|
|1615  |          mult_u1         |qmult_2001              |      70|
|1616  |      pe24_3              |processing_element_535  |     200|
|1617  |        u_mac             |seq_mac_1998            |     184|
|1618  |          mult_u1         |qmult_1999              |      70|
|1619  |      pe24_30             |processing_element_536  |     200|
|1620  |        u_mac             |seq_mac_1996            |     184|
|1621  |          mult_u1         |qmult_1997              |      70|
|1622  |      pe24_31             |processing_element_537  |     192|
|1623  |        u_mac             |seq_mac_1994            |     184|
|1624  |          mult_u1         |qmult_1995              |      70|
|1625  |      pe24_4              |processing_element_538  |     200|
|1626  |        u_mac             |seq_mac_1992            |     184|
|1627  |          mult_u1         |qmult_1993              |      70|
|1628  |      pe24_5              |processing_element_539  |     200|
|1629  |        u_mac             |seq_mac_1990            |     184|
|1630  |          mult_u1         |qmult_1991              |      70|
|1631  |      pe24_6              |processing_element_540  |     200|
|1632  |        u_mac             |seq_mac_1988            |     184|
|1633  |          mult_u1         |qmult_1989              |      70|
|1634  |      pe24_7              |processing_element_541  |     200|
|1635  |        u_mac             |seq_mac_1986            |     184|
|1636  |          mult_u1         |qmult_1987              |      70|
|1637  |      pe24_8              |processing_element_542  |     200|
|1638  |        u_mac             |seq_mac_1984            |     184|
|1639  |          mult_u1         |qmult_1985              |      70|
|1640  |      pe24_9              |processing_element_543  |     200|
|1641  |        u_mac             |seq_mac_1982            |     184|
|1642  |          mult_u1         |qmult_1983              |      70|
|1643  |      pe25_0              |processing_element_544  |     193|
|1644  |        u_mac             |seq_mac_1980            |     177|
|1645  |          mult_u1         |qmult_1981              |      70|
|1646  |      pe25_1              |processing_element_545  |     200|
|1647  |        u_mac             |seq_mac_1978            |     184|
|1648  |          mult_u1         |qmult_1979              |      70|
|1649  |      pe25_10             |processing_element_546  |     200|
|1650  |        u_mac             |seq_mac_1976            |     184|
|1651  |          mult_u1         |qmult_1977              |      70|
|1652  |      pe25_11             |processing_element_547  |     200|
|1653  |        u_mac             |seq_mac_1974            |     184|
|1654  |          mult_u1         |qmult_1975              |      70|
|1655  |      pe25_12             |processing_element_548  |     200|
|1656  |        u_mac             |seq_mac_1972            |     184|
|1657  |          mult_u1         |qmult_1973              |      70|
|1658  |      pe25_13             |processing_element_549  |     200|
|1659  |        u_mac             |seq_mac_1970            |     184|
|1660  |          mult_u1         |qmult_1971              |      70|
|1661  |      pe25_14             |processing_element_550  |     200|
|1662  |        u_mac             |seq_mac_1968            |     184|
|1663  |          mult_u1         |qmult_1969              |      70|
|1664  |      pe25_15             |processing_element_551  |     200|
|1665  |        u_mac             |seq_mac_1966            |     184|
|1666  |          mult_u1         |qmult_1967              |      70|
|1667  |      pe25_16             |processing_element_552  |     200|
|1668  |        u_mac             |seq_mac_1964            |     184|
|1669  |          mult_u1         |qmult_1965              |      70|
|1670  |      pe25_17             |processing_element_553  |     200|
|1671  |        u_mac             |seq_mac_1962            |     184|
|1672  |          mult_u1         |qmult_1963              |      70|
|1673  |      pe25_18             |processing_element_554  |     200|
|1674  |        u_mac             |seq_mac_1960            |     184|
|1675  |          mult_u1         |qmult_1961              |      70|
|1676  |      pe25_19             |processing_element_555  |     200|
|1677  |        u_mac             |seq_mac_1958            |     184|
|1678  |          mult_u1         |qmult_1959              |      70|
|1679  |      pe25_2              |processing_element_556  |     200|
|1680  |        u_mac             |seq_mac_1956            |     184|
|1681  |          mult_u1         |qmult_1957              |      70|
|1682  |      pe25_20             |processing_element_557  |     200|
|1683  |        u_mac             |seq_mac_1954            |     184|
|1684  |          mult_u1         |qmult_1955              |      70|
|1685  |      pe25_21             |processing_element_558  |     200|
|1686  |        u_mac             |seq_mac_1952            |     184|
|1687  |          mult_u1         |qmult_1953              |      70|
|1688  |      pe25_22             |processing_element_559  |     200|
|1689  |        u_mac             |seq_mac_1950            |     184|
|1690  |          mult_u1         |qmult_1951              |      70|
|1691  |      pe25_23             |processing_element_560  |     200|
|1692  |        u_mac             |seq_mac_1948            |     184|
|1693  |          mult_u1         |qmult_1949              |      70|
|1694  |      pe25_24             |processing_element_561  |     200|
|1695  |        u_mac             |seq_mac_1946            |     184|
|1696  |          mult_u1         |qmult_1947              |      70|
|1697  |      pe25_25             |processing_element_562  |     200|
|1698  |        u_mac             |seq_mac_1944            |     184|
|1699  |          mult_u1         |qmult_1945              |      70|
|1700  |      pe25_26             |processing_element_563  |     200|
|1701  |        u_mac             |seq_mac_1942            |     184|
|1702  |          mult_u1         |qmult_1943              |      70|
|1703  |      pe25_27             |processing_element_564  |     200|
|1704  |        u_mac             |seq_mac_1940            |     184|
|1705  |          mult_u1         |qmult_1941              |      70|
|1706  |      pe25_28             |processing_element_565  |     200|
|1707  |        u_mac             |seq_mac_1938            |     184|
|1708  |          mult_u1         |qmult_1939              |      70|
|1709  |      pe25_29             |processing_element_566  |     200|
|1710  |        u_mac             |seq_mac_1936            |     184|
|1711  |          mult_u1         |qmult_1937              |      70|
|1712  |      pe25_3              |processing_element_567  |     200|
|1713  |        u_mac             |seq_mac_1934            |     184|
|1714  |          mult_u1         |qmult_1935              |      70|
|1715  |      pe25_30             |processing_element_568  |     200|
|1716  |        u_mac             |seq_mac_1932            |     184|
|1717  |          mult_u1         |qmult_1933              |      70|
|1718  |      pe25_31             |processing_element_569  |     192|
|1719  |        u_mac             |seq_mac_1930            |     184|
|1720  |          mult_u1         |qmult_1931              |      70|
|1721  |      pe25_4              |processing_element_570  |     200|
|1722  |        u_mac             |seq_mac_1928            |     184|
|1723  |          mult_u1         |qmult_1929              |      70|
|1724  |      pe25_5              |processing_element_571  |     200|
|1725  |        u_mac             |seq_mac_1926            |     184|
|1726  |          mult_u1         |qmult_1927              |      70|
|1727  |      pe25_6              |processing_element_572  |     200|
|1728  |        u_mac             |seq_mac_1924            |     184|
|1729  |          mult_u1         |qmult_1925              |      70|
|1730  |      pe25_7              |processing_element_573  |     200|
|1731  |        u_mac             |seq_mac_1922            |     184|
|1732  |          mult_u1         |qmult_1923              |      70|
|1733  |      pe25_8              |processing_element_574  |     200|
|1734  |        u_mac             |seq_mac_1920            |     184|
|1735  |          mult_u1         |qmult_1921              |      70|
|1736  |      pe25_9              |processing_element_575  |     200|
|1737  |        u_mac             |seq_mac_1918            |     184|
|1738  |          mult_u1         |qmult_1919              |      70|
|1739  |      pe26_0              |processing_element_576  |     193|
|1740  |        u_mac             |seq_mac_1916            |     177|
|1741  |          mult_u1         |qmult_1917              |      70|
|1742  |      pe26_1              |processing_element_577  |     200|
|1743  |        u_mac             |seq_mac_1914            |     184|
|1744  |          mult_u1         |qmult_1915              |      70|
|1745  |      pe26_10             |processing_element_578  |     200|
|1746  |        u_mac             |seq_mac_1912            |     184|
|1747  |          mult_u1         |qmult_1913              |      70|
|1748  |      pe26_11             |processing_element_579  |     200|
|1749  |        u_mac             |seq_mac_1910            |     184|
|1750  |          mult_u1         |qmult_1911              |      70|
|1751  |      pe26_12             |processing_element_580  |     200|
|1752  |        u_mac             |seq_mac_1908            |     184|
|1753  |          mult_u1         |qmult_1909              |      70|
|1754  |      pe26_13             |processing_element_581  |     200|
|1755  |        u_mac             |seq_mac_1906            |     184|
|1756  |          mult_u1         |qmult_1907              |      70|
|1757  |      pe26_14             |processing_element_582  |     200|
|1758  |        u_mac             |seq_mac_1904            |     184|
|1759  |          mult_u1         |qmult_1905              |      70|
|1760  |      pe26_15             |processing_element_583  |     200|
|1761  |        u_mac             |seq_mac_1902            |     184|
|1762  |          mult_u1         |qmult_1903              |      70|
|1763  |      pe26_16             |processing_element_584  |     200|
|1764  |        u_mac             |seq_mac_1900            |     184|
|1765  |          mult_u1         |qmult_1901              |      70|
|1766  |      pe26_17             |processing_element_585  |     200|
|1767  |        u_mac             |seq_mac_1898            |     184|
|1768  |          mult_u1         |qmult_1899              |      70|
|1769  |      pe26_18             |processing_element_586  |     200|
|1770  |        u_mac             |seq_mac_1896            |     184|
|1771  |          mult_u1         |qmult_1897              |      70|
|1772  |      pe26_19             |processing_element_587  |     200|
|1773  |        u_mac             |seq_mac_1894            |     184|
|1774  |          mult_u1         |qmult_1895              |      70|
|1775  |      pe26_2              |processing_element_588  |     200|
|1776  |        u_mac             |seq_mac_1892            |     184|
|1777  |          mult_u1         |qmult_1893              |      70|
|1778  |      pe26_20             |processing_element_589  |     200|
|1779  |        u_mac             |seq_mac_1890            |     184|
|1780  |          mult_u1         |qmult_1891              |      70|
|1781  |      pe26_21             |processing_element_590  |     200|
|1782  |        u_mac             |seq_mac_1888            |     184|
|1783  |          mult_u1         |qmult_1889              |      70|
|1784  |      pe26_22             |processing_element_591  |     200|
|1785  |        u_mac             |seq_mac_1886            |     184|
|1786  |          mult_u1         |qmult_1887              |      70|
|1787  |      pe26_23             |processing_element_592  |     200|
|1788  |        u_mac             |seq_mac_1884            |     184|
|1789  |          mult_u1         |qmult_1885              |      70|
|1790  |      pe26_24             |processing_element_593  |     200|
|1791  |        u_mac             |seq_mac_1882            |     184|
|1792  |          mult_u1         |qmult_1883              |      70|
|1793  |      pe26_25             |processing_element_594  |     200|
|1794  |        u_mac             |seq_mac_1880            |     184|
|1795  |          mult_u1         |qmult_1881              |      70|
|1796  |      pe26_26             |processing_element_595  |     200|
|1797  |        u_mac             |seq_mac_1878            |     184|
|1798  |          mult_u1         |qmult_1879              |      70|
|1799  |      pe26_27             |processing_element_596  |     200|
|1800  |        u_mac             |seq_mac_1876            |     184|
|1801  |          mult_u1         |qmult_1877              |      70|
|1802  |      pe26_28             |processing_element_597  |     200|
|1803  |        u_mac             |seq_mac_1874            |     184|
|1804  |          mult_u1         |qmult_1875              |      70|
|1805  |      pe26_29             |processing_element_598  |     200|
|1806  |        u_mac             |seq_mac_1872            |     184|
|1807  |          mult_u1         |qmult_1873              |      70|
|1808  |      pe26_3              |processing_element_599  |     200|
|1809  |        u_mac             |seq_mac_1870            |     184|
|1810  |          mult_u1         |qmult_1871              |      70|
|1811  |      pe26_30             |processing_element_600  |     200|
|1812  |        u_mac             |seq_mac_1868            |     184|
|1813  |          mult_u1         |qmult_1869              |      70|
|1814  |      pe26_31             |processing_element_601  |     192|
|1815  |        u_mac             |seq_mac_1866            |     184|
|1816  |          mult_u1         |qmult_1867              |      70|
|1817  |      pe26_4              |processing_element_602  |     200|
|1818  |        u_mac             |seq_mac_1864            |     184|
|1819  |          mult_u1         |qmult_1865              |      70|
|1820  |      pe26_5              |processing_element_603  |     200|
|1821  |        u_mac             |seq_mac_1862            |     184|
|1822  |          mult_u1         |qmult_1863              |      70|
|1823  |      pe26_6              |processing_element_604  |     200|
|1824  |        u_mac             |seq_mac_1860            |     184|
|1825  |          mult_u1         |qmult_1861              |      70|
|1826  |      pe26_7              |processing_element_605  |     200|
|1827  |        u_mac             |seq_mac_1858            |     184|
|1828  |          mult_u1         |qmult_1859              |      70|
|1829  |      pe26_8              |processing_element_606  |     200|
|1830  |        u_mac             |seq_mac_1856            |     184|
|1831  |          mult_u1         |qmult_1857              |      70|
|1832  |      pe26_9              |processing_element_607  |     200|
|1833  |        u_mac             |seq_mac_1854            |     184|
|1834  |          mult_u1         |qmult_1855              |      70|
|1835  |      pe27_0              |processing_element_608  |     193|
|1836  |        u_mac             |seq_mac_1852            |     177|
|1837  |          mult_u1         |qmult_1853              |      70|
|1838  |      pe27_1              |processing_element_609  |     200|
|1839  |        u_mac             |seq_mac_1850            |     184|
|1840  |          mult_u1         |qmult_1851              |      70|
|1841  |      pe27_10             |processing_element_610  |     200|
|1842  |        u_mac             |seq_mac_1848            |     184|
|1843  |          mult_u1         |qmult_1849              |      70|
|1844  |      pe27_11             |processing_element_611  |     200|
|1845  |        u_mac             |seq_mac_1846            |     184|
|1846  |          mult_u1         |qmult_1847              |      70|
|1847  |      pe27_12             |processing_element_612  |     200|
|1848  |        u_mac             |seq_mac_1844            |     184|
|1849  |          mult_u1         |qmult_1845              |      70|
|1850  |      pe27_13             |processing_element_613  |     200|
|1851  |        u_mac             |seq_mac_1842            |     184|
|1852  |          mult_u1         |qmult_1843              |      70|
|1853  |      pe27_14             |processing_element_614  |     200|
|1854  |        u_mac             |seq_mac_1840            |     184|
|1855  |          mult_u1         |qmult_1841              |      70|
|1856  |      pe27_15             |processing_element_615  |     200|
|1857  |        u_mac             |seq_mac_1838            |     184|
|1858  |          mult_u1         |qmult_1839              |      70|
|1859  |      pe27_16             |processing_element_616  |     200|
|1860  |        u_mac             |seq_mac_1836            |     184|
|1861  |          mult_u1         |qmult_1837              |      70|
|1862  |      pe27_17             |processing_element_617  |     200|
|1863  |        u_mac             |seq_mac_1834            |     184|
|1864  |          mult_u1         |qmult_1835              |      70|
|1865  |      pe27_18             |processing_element_618  |     200|
|1866  |        u_mac             |seq_mac_1832            |     184|
|1867  |          mult_u1         |qmult_1833              |      70|
|1868  |      pe27_19             |processing_element_619  |     200|
|1869  |        u_mac             |seq_mac_1830            |     184|
|1870  |          mult_u1         |qmult_1831              |      70|
|1871  |      pe27_2              |processing_element_620  |     200|
|1872  |        u_mac             |seq_mac_1828            |     184|
|1873  |          mult_u1         |qmult_1829              |      70|
|1874  |      pe27_20             |processing_element_621  |     200|
|1875  |        u_mac             |seq_mac_1826            |     184|
|1876  |          mult_u1         |qmult_1827              |      70|
|1877  |      pe27_21             |processing_element_622  |     200|
|1878  |        u_mac             |seq_mac_1824            |     184|
|1879  |          mult_u1         |qmult_1825              |      70|
|1880  |      pe27_22             |processing_element_623  |     200|
|1881  |        u_mac             |seq_mac_1822            |     184|
|1882  |          mult_u1         |qmult_1823              |      70|
|1883  |      pe27_23             |processing_element_624  |     200|
|1884  |        u_mac             |seq_mac_1820            |     184|
|1885  |          mult_u1         |qmult_1821              |      70|
|1886  |      pe27_24             |processing_element_625  |     200|
|1887  |        u_mac             |seq_mac_1818            |     184|
|1888  |          mult_u1         |qmult_1819              |      70|
|1889  |      pe27_25             |processing_element_626  |     200|
|1890  |        u_mac             |seq_mac_1816            |     184|
|1891  |          mult_u1         |qmult_1817              |      70|
|1892  |      pe27_26             |processing_element_627  |     200|
|1893  |        u_mac             |seq_mac_1814            |     184|
|1894  |          mult_u1         |qmult_1815              |      70|
|1895  |      pe27_27             |processing_element_628  |     200|
|1896  |        u_mac             |seq_mac_1812            |     184|
|1897  |          mult_u1         |qmult_1813              |      70|
|1898  |      pe27_28             |processing_element_629  |     200|
|1899  |        u_mac             |seq_mac_1810            |     184|
|1900  |          mult_u1         |qmult_1811              |      70|
|1901  |      pe27_29             |processing_element_630  |     200|
|1902  |        u_mac             |seq_mac_1808            |     184|
|1903  |          mult_u1         |qmult_1809              |      70|
|1904  |      pe27_3              |processing_element_631  |     200|
|1905  |        u_mac             |seq_mac_1806            |     184|
|1906  |          mult_u1         |qmult_1807              |      70|
|1907  |      pe27_30             |processing_element_632  |     200|
|1908  |        u_mac             |seq_mac_1804            |     184|
|1909  |          mult_u1         |qmult_1805              |      70|
|1910  |      pe27_31             |processing_element_633  |     192|
|1911  |        u_mac             |seq_mac_1802            |     184|
|1912  |          mult_u1         |qmult_1803              |      70|
|1913  |      pe27_4              |processing_element_634  |     200|
|1914  |        u_mac             |seq_mac_1800            |     184|
|1915  |          mult_u1         |qmult_1801              |      70|
|1916  |      pe27_5              |processing_element_635  |     200|
|1917  |        u_mac             |seq_mac_1798            |     184|
|1918  |          mult_u1         |qmult_1799              |      70|
|1919  |      pe27_6              |processing_element_636  |     200|
|1920  |        u_mac             |seq_mac_1796            |     184|
|1921  |          mult_u1         |qmult_1797              |      70|
|1922  |      pe27_7              |processing_element_637  |     200|
|1923  |        u_mac             |seq_mac_1794            |     184|
|1924  |          mult_u1         |qmult_1795              |      70|
|1925  |      pe27_8              |processing_element_638  |     200|
|1926  |        u_mac             |seq_mac_1792            |     184|
|1927  |          mult_u1         |qmult_1793              |      70|
|1928  |      pe27_9              |processing_element_639  |     200|
|1929  |        u_mac             |seq_mac_1790            |     184|
|1930  |          mult_u1         |qmult_1791              |      70|
|1931  |      pe28_0              |processing_element_640  |     193|
|1932  |        u_mac             |seq_mac_1788            |     177|
|1933  |          mult_u1         |qmult_1789              |      70|
|1934  |      pe28_1              |processing_element_641  |     200|
|1935  |        u_mac             |seq_mac_1786            |     184|
|1936  |          mult_u1         |qmult_1787              |      70|
|1937  |      pe28_10             |processing_element_642  |     200|
|1938  |        u_mac             |seq_mac_1784            |     184|
|1939  |          mult_u1         |qmult_1785              |      70|
|1940  |      pe28_11             |processing_element_643  |     200|
|1941  |        u_mac             |seq_mac_1782            |     184|
|1942  |          mult_u1         |qmult_1783              |      70|
|1943  |      pe28_12             |processing_element_644  |     200|
|1944  |        u_mac             |seq_mac_1780            |     184|
|1945  |          mult_u1         |qmult_1781              |      70|
|1946  |      pe28_13             |processing_element_645  |     200|
|1947  |        u_mac             |seq_mac_1778            |     184|
|1948  |          mult_u1         |qmult_1779              |      70|
|1949  |      pe28_14             |processing_element_646  |     200|
|1950  |        u_mac             |seq_mac_1776            |     184|
|1951  |          mult_u1         |qmult_1777              |      70|
|1952  |      pe28_15             |processing_element_647  |     200|
|1953  |        u_mac             |seq_mac_1774            |     184|
|1954  |          mult_u1         |qmult_1775              |      70|
|1955  |      pe28_16             |processing_element_648  |     200|
|1956  |        u_mac             |seq_mac_1772            |     184|
|1957  |          mult_u1         |qmult_1773              |      70|
|1958  |      pe28_17             |processing_element_649  |     200|
|1959  |        u_mac             |seq_mac_1770            |     184|
|1960  |          mult_u1         |qmult_1771              |      70|
|1961  |      pe28_18             |processing_element_650  |     200|
|1962  |        u_mac             |seq_mac_1768            |     184|
|1963  |          mult_u1         |qmult_1769              |      70|
|1964  |      pe28_19             |processing_element_651  |     200|
|1965  |        u_mac             |seq_mac_1766            |     184|
|1966  |          mult_u1         |qmult_1767              |      70|
|1967  |      pe28_2              |processing_element_652  |     200|
|1968  |        u_mac             |seq_mac_1764            |     184|
|1969  |          mult_u1         |qmult_1765              |      70|
|1970  |      pe28_20             |processing_element_653  |     200|
|1971  |        u_mac             |seq_mac_1762            |     184|
|1972  |          mult_u1         |qmult_1763              |      70|
|1973  |      pe28_21             |processing_element_654  |     200|
|1974  |        u_mac             |seq_mac_1760            |     184|
|1975  |          mult_u1         |qmult_1761              |      70|
|1976  |      pe28_22             |processing_element_655  |     200|
|1977  |        u_mac             |seq_mac_1758            |     184|
|1978  |          mult_u1         |qmult_1759              |      70|
|1979  |      pe28_23             |processing_element_656  |     200|
|1980  |        u_mac             |seq_mac_1756            |     184|
|1981  |          mult_u1         |qmult_1757              |      70|
|1982  |      pe28_24             |processing_element_657  |     200|
|1983  |        u_mac             |seq_mac_1754            |     184|
|1984  |          mult_u1         |qmult_1755              |      70|
|1985  |      pe28_25             |processing_element_658  |     200|
|1986  |        u_mac             |seq_mac_1752            |     184|
|1987  |          mult_u1         |qmult_1753              |      70|
|1988  |      pe28_26             |processing_element_659  |     200|
|1989  |        u_mac             |seq_mac_1750            |     184|
|1990  |          mult_u1         |qmult_1751              |      70|
|1991  |      pe28_27             |processing_element_660  |     200|
|1992  |        u_mac             |seq_mac_1748            |     184|
|1993  |          mult_u1         |qmult_1749              |      70|
|1994  |      pe28_28             |processing_element_661  |     200|
|1995  |        u_mac             |seq_mac_1746            |     184|
|1996  |          mult_u1         |qmult_1747              |      70|
|1997  |      pe28_29             |processing_element_662  |     200|
|1998  |        u_mac             |seq_mac_1744            |     184|
|1999  |          mult_u1         |qmult_1745              |      70|
|2000  |      pe28_3              |processing_element_663  |     200|
|2001  |        u_mac             |seq_mac_1742            |     184|
|2002  |          mult_u1         |qmult_1743              |      70|
|2003  |      pe28_30             |processing_element_664  |     200|
|2004  |        u_mac             |seq_mac_1740            |     184|
|2005  |          mult_u1         |qmult_1741              |      70|
|2006  |      pe28_31             |processing_element_665  |     192|
|2007  |        u_mac             |seq_mac_1738            |     184|
|2008  |          mult_u1         |qmult_1739              |      70|
|2009  |      pe28_4              |processing_element_666  |     200|
|2010  |        u_mac             |seq_mac_1736            |     184|
|2011  |          mult_u1         |qmult_1737              |      70|
|2012  |      pe28_5              |processing_element_667  |     200|
|2013  |        u_mac             |seq_mac_1734            |     184|
|2014  |          mult_u1         |qmult_1735              |      70|
|2015  |      pe28_6              |processing_element_668  |     200|
|2016  |        u_mac             |seq_mac_1732            |     184|
|2017  |          mult_u1         |qmult_1733              |      70|
|2018  |      pe28_7              |processing_element_669  |     200|
|2019  |        u_mac             |seq_mac_1730            |     184|
|2020  |          mult_u1         |qmult_1731              |      70|
|2021  |      pe28_8              |processing_element_670  |     200|
|2022  |        u_mac             |seq_mac_1728            |     184|
|2023  |          mult_u1         |qmult_1729              |      70|
|2024  |      pe28_9              |processing_element_671  |     200|
|2025  |        u_mac             |seq_mac_1726            |     184|
|2026  |          mult_u1         |qmult_1727              |      70|
|2027  |      pe29_0              |processing_element_672  |     193|
|2028  |        u_mac             |seq_mac_1724            |     177|
|2029  |          mult_u1         |qmult_1725              |      70|
|2030  |      pe29_1              |processing_element_673  |     200|
|2031  |        u_mac             |seq_mac_1722            |     184|
|2032  |          mult_u1         |qmult_1723              |      70|
|2033  |      pe29_10             |processing_element_674  |     200|
|2034  |        u_mac             |seq_mac_1720            |     184|
|2035  |          mult_u1         |qmult_1721              |      70|
|2036  |      pe29_11             |processing_element_675  |     200|
|2037  |        u_mac             |seq_mac_1718            |     184|
|2038  |          mult_u1         |qmult_1719              |      70|
|2039  |      pe29_12             |processing_element_676  |     200|
|2040  |        u_mac             |seq_mac_1716            |     184|
|2041  |          mult_u1         |qmult_1717              |      70|
|2042  |      pe29_13             |processing_element_677  |     200|
|2043  |        u_mac             |seq_mac_1714            |     184|
|2044  |          mult_u1         |qmult_1715              |      70|
|2045  |      pe29_14             |processing_element_678  |     200|
|2046  |        u_mac             |seq_mac_1712            |     184|
|2047  |          mult_u1         |qmult_1713              |      70|
|2048  |      pe29_15             |processing_element_679  |     200|
|2049  |        u_mac             |seq_mac_1710            |     184|
|2050  |          mult_u1         |qmult_1711              |      70|
|2051  |      pe29_16             |processing_element_680  |     200|
|2052  |        u_mac             |seq_mac_1708            |     184|
|2053  |          mult_u1         |qmult_1709              |      70|
|2054  |      pe29_17             |processing_element_681  |     200|
|2055  |        u_mac             |seq_mac_1706            |     184|
|2056  |          mult_u1         |qmult_1707              |      70|
|2057  |      pe29_18             |processing_element_682  |     200|
|2058  |        u_mac             |seq_mac_1704            |     184|
|2059  |          mult_u1         |qmult_1705              |      70|
|2060  |      pe29_19             |processing_element_683  |     200|
|2061  |        u_mac             |seq_mac_1702            |     184|
|2062  |          mult_u1         |qmult_1703              |      70|
|2063  |      pe29_2              |processing_element_684  |     200|
|2064  |        u_mac             |seq_mac_1700            |     184|
|2065  |          mult_u1         |qmult_1701              |      70|
|2066  |      pe29_20             |processing_element_685  |     200|
|2067  |        u_mac             |seq_mac_1698            |     184|
|2068  |          mult_u1         |qmult_1699              |      70|
|2069  |      pe29_21             |processing_element_686  |     200|
|2070  |        u_mac             |seq_mac_1696            |     184|
|2071  |          mult_u1         |qmult_1697              |      70|
|2072  |      pe29_22             |processing_element_687  |     200|
|2073  |        u_mac             |seq_mac_1694            |     184|
|2074  |          mult_u1         |qmult_1695              |      70|
|2075  |      pe29_23             |processing_element_688  |     200|
|2076  |        u_mac             |seq_mac_1692            |     184|
|2077  |          mult_u1         |qmult_1693              |      70|
|2078  |      pe29_24             |processing_element_689  |     200|
|2079  |        u_mac             |seq_mac_1690            |     184|
|2080  |          mult_u1         |qmult_1691              |      70|
|2081  |      pe29_25             |processing_element_690  |     200|
|2082  |        u_mac             |seq_mac_1688            |     184|
|2083  |          mult_u1         |qmult_1689              |      70|
|2084  |      pe29_26             |processing_element_691  |     200|
|2085  |        u_mac             |seq_mac_1686            |     184|
|2086  |          mult_u1         |qmult_1687              |      70|
|2087  |      pe29_27             |processing_element_692  |     200|
|2088  |        u_mac             |seq_mac_1684            |     184|
|2089  |          mult_u1         |qmult_1685              |      70|
|2090  |      pe29_28             |processing_element_693  |     200|
|2091  |        u_mac             |seq_mac_1682            |     184|
|2092  |          mult_u1         |qmult_1683              |      70|
|2093  |      pe29_29             |processing_element_694  |     200|
|2094  |        u_mac             |seq_mac_1680            |     184|
|2095  |          mult_u1         |qmult_1681              |      70|
|2096  |      pe29_3              |processing_element_695  |     200|
|2097  |        u_mac             |seq_mac_1678            |     184|
|2098  |          mult_u1         |qmult_1679              |      70|
|2099  |      pe29_30             |processing_element_696  |     200|
|2100  |        u_mac             |seq_mac_1676            |     184|
|2101  |          mult_u1         |qmult_1677              |      70|
|2102  |      pe29_31             |processing_element_697  |     192|
|2103  |        u_mac             |seq_mac_1674            |     184|
|2104  |          mult_u1         |qmult_1675              |      70|
|2105  |      pe29_4              |processing_element_698  |     200|
|2106  |        u_mac             |seq_mac_1672            |     184|
|2107  |          mult_u1         |qmult_1673              |      70|
|2108  |      pe29_5              |processing_element_699  |     200|
|2109  |        u_mac             |seq_mac_1670            |     184|
|2110  |          mult_u1         |qmult_1671              |      70|
|2111  |      pe29_6              |processing_element_700  |     200|
|2112  |        u_mac             |seq_mac_1668            |     184|
|2113  |          mult_u1         |qmult_1669              |      70|
|2114  |      pe29_7              |processing_element_701  |     200|
|2115  |        u_mac             |seq_mac_1666            |     184|
|2116  |          mult_u1         |qmult_1667              |      70|
|2117  |      pe29_8              |processing_element_702  |     200|
|2118  |        u_mac             |seq_mac_1664            |     184|
|2119  |          mult_u1         |qmult_1665              |      70|
|2120  |      pe29_9              |processing_element_703  |     200|
|2121  |        u_mac             |seq_mac_1662            |     184|
|2122  |          mult_u1         |qmult_1663              |      70|
|2123  |      pe2_0               |processing_element_704  |     193|
|2124  |        u_mac             |seq_mac_1660            |     177|
|2125  |          mult_u1         |qmult_1661              |      70|
|2126  |      pe2_1               |processing_element_705  |     200|
|2127  |        u_mac             |seq_mac_1658            |     184|
|2128  |          mult_u1         |qmult_1659              |      70|
|2129  |      pe2_10              |processing_element_706  |     200|
|2130  |        u_mac             |seq_mac_1656            |     184|
|2131  |          mult_u1         |qmult_1657              |      70|
|2132  |      pe2_11              |processing_element_707  |     200|
|2133  |        u_mac             |seq_mac_1654            |     184|
|2134  |          mult_u1         |qmult_1655              |      70|
|2135  |      pe2_12              |processing_element_708  |     200|
|2136  |        u_mac             |seq_mac_1652            |     184|
|2137  |          mult_u1         |qmult_1653              |      70|
|2138  |      pe2_13              |processing_element_709  |     200|
|2139  |        u_mac             |seq_mac_1650            |     184|
|2140  |          mult_u1         |qmult_1651              |      70|
|2141  |      pe2_14              |processing_element_710  |     200|
|2142  |        u_mac             |seq_mac_1648            |     184|
|2143  |          mult_u1         |qmult_1649              |      70|
|2144  |      pe2_15              |processing_element_711  |     200|
|2145  |        u_mac             |seq_mac_1646            |     184|
|2146  |          mult_u1         |qmult_1647              |      70|
|2147  |      pe2_16              |processing_element_712  |     200|
|2148  |        u_mac             |seq_mac_1644            |     184|
|2149  |          mult_u1         |qmult_1645              |      70|
|2150  |      pe2_17              |processing_element_713  |     200|
|2151  |        u_mac             |seq_mac_1642            |     184|
|2152  |          mult_u1         |qmult_1643              |      70|
|2153  |      pe2_18              |processing_element_714  |     200|
|2154  |        u_mac             |seq_mac_1640            |     184|
|2155  |          mult_u1         |qmult_1641              |      70|
|2156  |      pe2_19              |processing_element_715  |     200|
|2157  |        u_mac             |seq_mac_1638            |     184|
|2158  |          mult_u1         |qmult_1639              |      70|
|2159  |      pe2_2               |processing_element_716  |     200|
|2160  |        u_mac             |seq_mac_1636            |     184|
|2161  |          mult_u1         |qmult_1637              |      70|
|2162  |      pe2_20              |processing_element_717  |     200|
|2163  |        u_mac             |seq_mac_1634            |     184|
|2164  |          mult_u1         |qmult_1635              |      70|
|2165  |      pe2_21              |processing_element_718  |     200|
|2166  |        u_mac             |seq_mac_1632            |     184|
|2167  |          mult_u1         |qmult_1633              |      70|
|2168  |      pe2_22              |processing_element_719  |     200|
|2169  |        u_mac             |seq_mac_1630            |     184|
|2170  |          mult_u1         |qmult_1631              |      70|
|2171  |      pe2_23              |processing_element_720  |     200|
|2172  |        u_mac             |seq_mac_1628            |     184|
|2173  |          mult_u1         |qmult_1629              |      70|
|2174  |      pe2_24              |processing_element_721  |     200|
|2175  |        u_mac             |seq_mac_1626            |     184|
|2176  |          mult_u1         |qmult_1627              |      70|
|2177  |      pe2_25              |processing_element_722  |     200|
|2178  |        u_mac             |seq_mac_1624            |     184|
|2179  |          mult_u1         |qmult_1625              |      70|
|2180  |      pe2_26              |processing_element_723  |     200|
|2181  |        u_mac             |seq_mac_1622            |     184|
|2182  |          mult_u1         |qmult_1623              |      70|
|2183  |      pe2_27              |processing_element_724  |     200|
|2184  |        u_mac             |seq_mac_1620            |     184|
|2185  |          mult_u1         |qmult_1621              |      70|
|2186  |      pe2_28              |processing_element_725  |     200|
|2187  |        u_mac             |seq_mac_1618            |     184|
|2188  |          mult_u1         |qmult_1619              |      70|
|2189  |      pe2_29              |processing_element_726  |     200|
|2190  |        u_mac             |seq_mac_1616            |     184|
|2191  |          mult_u1         |qmult_1617              |      70|
|2192  |      pe2_3               |processing_element_727  |     200|
|2193  |        u_mac             |seq_mac_1614            |     184|
|2194  |          mult_u1         |qmult_1615              |      70|
|2195  |      pe2_30              |processing_element_728  |     200|
|2196  |        u_mac             |seq_mac_1612            |     184|
|2197  |          mult_u1         |qmult_1613              |      70|
|2198  |      pe2_31              |processing_element_729  |     192|
|2199  |        u_mac             |seq_mac_1610            |     184|
|2200  |          mult_u1         |qmult_1611              |      70|
|2201  |      pe2_4               |processing_element_730  |     200|
|2202  |        u_mac             |seq_mac_1608            |     184|
|2203  |          mult_u1         |qmult_1609              |      70|
|2204  |      pe2_5               |processing_element_731  |     200|
|2205  |        u_mac             |seq_mac_1606            |     184|
|2206  |          mult_u1         |qmult_1607              |      70|
|2207  |      pe2_6               |processing_element_732  |     200|
|2208  |        u_mac             |seq_mac_1604            |     184|
|2209  |          mult_u1         |qmult_1605              |      70|
|2210  |      pe2_7               |processing_element_733  |     200|
|2211  |        u_mac             |seq_mac_1602            |     184|
|2212  |          mult_u1         |qmult_1603              |      70|
|2213  |      pe2_8               |processing_element_734  |     200|
|2214  |        u_mac             |seq_mac_1600            |     184|
|2215  |          mult_u1         |qmult_1601              |      70|
|2216  |      pe2_9               |processing_element_735  |     200|
|2217  |        u_mac             |seq_mac_1598            |     184|
|2218  |          mult_u1         |qmult_1599              |      70|
|2219  |      pe30_0              |processing_element_736  |     193|
|2220  |        u_mac             |seq_mac_1596            |     177|
|2221  |          mult_u1         |qmult_1597              |      70|
|2222  |      pe30_1              |processing_element_737  |     200|
|2223  |        u_mac             |seq_mac_1594            |     184|
|2224  |          mult_u1         |qmult_1595              |      70|
|2225  |      pe30_10             |processing_element_738  |     200|
|2226  |        u_mac             |seq_mac_1592            |     184|
|2227  |          mult_u1         |qmult_1593              |      70|
|2228  |      pe30_11             |processing_element_739  |     200|
|2229  |        u_mac             |seq_mac_1590            |     184|
|2230  |          mult_u1         |qmult_1591              |      70|
|2231  |      pe30_12             |processing_element_740  |     200|
|2232  |        u_mac             |seq_mac_1588            |     184|
|2233  |          mult_u1         |qmult_1589              |      70|
|2234  |      pe30_13             |processing_element_741  |     200|
|2235  |        u_mac             |seq_mac_1586            |     184|
|2236  |          mult_u1         |qmult_1587              |      70|
|2237  |      pe30_14             |processing_element_742  |     200|
|2238  |        u_mac             |seq_mac_1584            |     184|
|2239  |          mult_u1         |qmult_1585              |      70|
|2240  |      pe30_15             |processing_element_743  |     200|
|2241  |        u_mac             |seq_mac_1582            |     184|
|2242  |          mult_u1         |qmult_1583              |      70|
|2243  |      pe30_16             |processing_element_744  |     200|
|2244  |        u_mac             |seq_mac_1580            |     184|
|2245  |          mult_u1         |qmult_1581              |      70|
|2246  |      pe30_17             |processing_element_745  |     200|
|2247  |        u_mac             |seq_mac_1578            |     184|
|2248  |          mult_u1         |qmult_1579              |      70|
|2249  |      pe30_18             |processing_element_746  |     200|
|2250  |        u_mac             |seq_mac_1576            |     184|
|2251  |          mult_u1         |qmult_1577              |      70|
|2252  |      pe30_19             |processing_element_747  |     200|
|2253  |        u_mac             |seq_mac_1574            |     184|
|2254  |          mult_u1         |qmult_1575              |      70|
|2255  |      pe30_2              |processing_element_748  |     200|
|2256  |        u_mac             |seq_mac_1572            |     184|
|2257  |          mult_u1         |qmult_1573              |      70|
|2258  |      pe30_20             |processing_element_749  |     200|
|2259  |        u_mac             |seq_mac_1570            |     184|
|2260  |          mult_u1         |qmult_1571              |      70|
|2261  |      pe30_21             |processing_element_750  |     200|
|2262  |        u_mac             |seq_mac_1568            |     184|
|2263  |          mult_u1         |qmult_1569              |      70|
|2264  |      pe30_22             |processing_element_751  |     200|
|2265  |        u_mac             |seq_mac_1566            |     184|
|2266  |          mult_u1         |qmult_1567              |      70|
|2267  |      pe30_23             |processing_element_752  |     200|
|2268  |        u_mac             |seq_mac_1564            |     184|
|2269  |          mult_u1         |qmult_1565              |      70|
|2270  |      pe30_24             |processing_element_753  |     200|
|2271  |        u_mac             |seq_mac_1562            |     184|
|2272  |          mult_u1         |qmult_1563              |      70|
|2273  |      pe30_25             |processing_element_754  |     200|
|2274  |        u_mac             |seq_mac_1560            |     184|
|2275  |          mult_u1         |qmult_1561              |      70|
|2276  |      pe30_26             |processing_element_755  |     200|
|2277  |        u_mac             |seq_mac_1558            |     184|
|2278  |          mult_u1         |qmult_1559              |      70|
|2279  |      pe30_27             |processing_element_756  |     200|
|2280  |        u_mac             |seq_mac_1556            |     184|
|2281  |          mult_u1         |qmult_1557              |      70|
|2282  |      pe30_28             |processing_element_757  |     200|
|2283  |        u_mac             |seq_mac_1554            |     184|
|2284  |          mult_u1         |qmult_1555              |      70|
|2285  |      pe30_29             |processing_element_758  |     200|
|2286  |        u_mac             |seq_mac_1552            |     184|
|2287  |          mult_u1         |qmult_1553              |      70|
|2288  |      pe30_3              |processing_element_759  |     200|
|2289  |        u_mac             |seq_mac_1550            |     184|
|2290  |          mult_u1         |qmult_1551              |      70|
|2291  |      pe30_30             |processing_element_760  |     200|
|2292  |        u_mac             |seq_mac_1548            |     184|
|2293  |          mult_u1         |qmult_1549              |      70|
|2294  |      pe30_31             |processing_element_761  |     192|
|2295  |        u_mac             |seq_mac_1546            |     184|
|2296  |          mult_u1         |qmult_1547              |      70|
|2297  |      pe30_4              |processing_element_762  |     200|
|2298  |        u_mac             |seq_mac_1544            |     184|
|2299  |          mult_u1         |qmult_1545              |      70|
|2300  |      pe30_5              |processing_element_763  |     200|
|2301  |        u_mac             |seq_mac_1542            |     184|
|2302  |          mult_u1         |qmult_1543              |      70|
|2303  |      pe30_6              |processing_element_764  |     200|
|2304  |        u_mac             |seq_mac_1540            |     184|
|2305  |          mult_u1         |qmult_1541              |      70|
|2306  |      pe30_7              |processing_element_765  |     200|
|2307  |        u_mac             |seq_mac_1538            |     184|
|2308  |          mult_u1         |qmult_1539              |      70|
|2309  |      pe30_8              |processing_element_766  |     200|
|2310  |        u_mac             |seq_mac_1536            |     184|
|2311  |          mult_u1         |qmult_1537              |      70|
|2312  |      pe30_9              |processing_element_767  |     200|
|2313  |        u_mac             |seq_mac_1534            |     184|
|2314  |          mult_u1         |qmult_1535              |      70|
|2315  |      pe31_0              |processing_element_768  |     185|
|2316  |        u_mac             |seq_mac_1532            |     177|
|2317  |          mult_u1         |qmult_1533              |      70|
|2318  |      pe31_1              |processing_element_769  |     192|
|2319  |        u_mac             |seq_mac_1530            |     184|
|2320  |          mult_u1         |qmult_1531              |      70|
|2321  |      pe31_10             |processing_element_770  |     192|
|2322  |        u_mac             |seq_mac_1528            |     184|
|2323  |          mult_u1         |qmult_1529              |      70|
|2324  |      pe31_11             |processing_element_771  |     192|
|2325  |        u_mac             |seq_mac_1526            |     184|
|2326  |          mult_u1         |qmult_1527              |      70|
|2327  |      pe31_12             |processing_element_772  |     192|
|2328  |        u_mac             |seq_mac_1524            |     184|
|2329  |          mult_u1         |qmult_1525              |      70|
|2330  |      pe31_13             |processing_element_773  |     192|
|2331  |        u_mac             |seq_mac_1522            |     184|
|2332  |          mult_u1         |qmult_1523              |      70|
|2333  |      pe31_14             |processing_element_774  |     192|
|2334  |        u_mac             |seq_mac_1520            |     184|
|2335  |          mult_u1         |qmult_1521              |      70|
|2336  |      pe31_15             |processing_element_775  |     192|
|2337  |        u_mac             |seq_mac_1518            |     184|
|2338  |          mult_u1         |qmult_1519              |      70|
|2339  |      pe31_16             |processing_element_776  |     192|
|2340  |        u_mac             |seq_mac_1516            |     184|
|2341  |          mult_u1         |qmult_1517              |      70|
|2342  |      pe31_17             |processing_element_777  |     192|
|2343  |        u_mac             |seq_mac_1514            |     184|
|2344  |          mult_u1         |qmult_1515              |      70|
|2345  |      pe31_18             |processing_element_778  |     192|
|2346  |        u_mac             |seq_mac_1512            |     184|
|2347  |          mult_u1         |qmult_1513              |      70|
|2348  |      pe31_19             |processing_element_779  |     192|
|2349  |        u_mac             |seq_mac_1510            |     184|
|2350  |          mult_u1         |qmult_1511              |      70|
|2351  |      pe31_2              |processing_element_780  |     192|
|2352  |        u_mac             |seq_mac_1508            |     184|
|2353  |          mult_u1         |qmult_1509              |      70|
|2354  |      pe31_20             |processing_element_781  |     192|
|2355  |        u_mac             |seq_mac_1506            |     184|
|2356  |          mult_u1         |qmult_1507              |      70|
|2357  |      pe31_21             |processing_element_782  |     192|
|2358  |        u_mac             |seq_mac_1504            |     184|
|2359  |          mult_u1         |qmult_1505              |      70|
|2360  |      pe31_22             |processing_element_783  |     192|
|2361  |        u_mac             |seq_mac_1502            |     184|
|2362  |          mult_u1         |qmult_1503              |      70|
|2363  |      pe31_23             |processing_element_784  |     192|
|2364  |        u_mac             |seq_mac_1500            |     184|
|2365  |          mult_u1         |qmult_1501              |      70|
|2366  |      pe31_24             |processing_element_785  |     192|
|2367  |        u_mac             |seq_mac_1498            |     184|
|2368  |          mult_u1         |qmult_1499              |      70|
|2369  |      pe31_25             |processing_element_786  |     192|
|2370  |        u_mac             |seq_mac_1496            |     184|
|2371  |          mult_u1         |qmult_1497              |      70|
|2372  |      pe31_26             |processing_element_787  |     192|
|2373  |        u_mac             |seq_mac_1494            |     184|
|2374  |          mult_u1         |qmult_1495              |      70|
|2375  |      pe31_27             |processing_element_788  |     192|
|2376  |        u_mac             |seq_mac_1492            |     184|
|2377  |          mult_u1         |qmult_1493              |      70|
|2378  |      pe31_28             |processing_element_789  |     192|
|2379  |        u_mac             |seq_mac_1490            |     184|
|2380  |          mult_u1         |qmult_1491              |      70|
|2381  |      pe31_29             |processing_element_790  |     192|
|2382  |        u_mac             |seq_mac_1488            |     184|
|2383  |          mult_u1         |qmult_1489              |      70|
|2384  |      pe31_3              |processing_element_791  |     192|
|2385  |        u_mac             |seq_mac_1486            |     184|
|2386  |          mult_u1         |qmult_1487              |      70|
|2387  |      pe31_30             |processing_element_792  |     192|
|2388  |        u_mac             |seq_mac_1484            |     184|
|2389  |          mult_u1         |qmult_1485              |      70|
|2390  |      pe31_31             |processing_element_793  |     184|
|2391  |        u_mac             |seq_mac_1482            |     184|
|2392  |          mult_u1         |qmult_1483              |      70|
|2393  |      pe31_4              |processing_element_794  |     192|
|2394  |        u_mac             |seq_mac_1480            |     184|
|2395  |          mult_u1         |qmult_1481              |      70|
|2396  |      pe31_5              |processing_element_795  |     192|
|2397  |        u_mac             |seq_mac_1478            |     184|
|2398  |          mult_u1         |qmult_1479              |      70|
|2399  |      pe31_6              |processing_element_796  |     192|
|2400  |        u_mac             |seq_mac_1476            |     184|
|2401  |          mult_u1         |qmult_1477              |      70|
|2402  |      pe31_7              |processing_element_797  |     192|
|2403  |        u_mac             |seq_mac_1474            |     184|
|2404  |          mult_u1         |qmult_1475              |      70|
|2405  |      pe31_8              |processing_element_798  |     192|
|2406  |        u_mac             |seq_mac_1472            |     184|
|2407  |          mult_u1         |qmult_1473              |      70|
|2408  |      pe31_9              |processing_element_799  |     192|
|2409  |        u_mac             |seq_mac_1470            |     184|
|2410  |          mult_u1         |qmult_1471              |      70|
|2411  |      pe3_0               |processing_element_800  |     193|
|2412  |        u_mac             |seq_mac_1468            |     177|
|2413  |          mult_u1         |qmult_1469              |      70|
|2414  |      pe3_1               |processing_element_801  |     200|
|2415  |        u_mac             |seq_mac_1466            |     184|
|2416  |          mult_u1         |qmult_1467              |      70|
|2417  |      pe3_10              |processing_element_802  |     200|
|2418  |        u_mac             |seq_mac_1464            |     184|
|2419  |          mult_u1         |qmult_1465              |      70|
|2420  |      pe3_11              |processing_element_803  |     200|
|2421  |        u_mac             |seq_mac_1462            |     184|
|2422  |          mult_u1         |qmult_1463              |      70|
|2423  |      pe3_12              |processing_element_804  |     200|
|2424  |        u_mac             |seq_mac_1460            |     184|
|2425  |          mult_u1         |qmult_1461              |      70|
|2426  |      pe3_13              |processing_element_805  |     200|
|2427  |        u_mac             |seq_mac_1458            |     184|
|2428  |          mult_u1         |qmult_1459              |      70|
|2429  |      pe3_14              |processing_element_806  |     200|
|2430  |        u_mac             |seq_mac_1456            |     184|
|2431  |          mult_u1         |qmult_1457              |      70|
|2432  |      pe3_15              |processing_element_807  |     200|
|2433  |        u_mac             |seq_mac_1454            |     184|
|2434  |          mult_u1         |qmult_1455              |      70|
|2435  |      pe3_16              |processing_element_808  |     200|
|2436  |        u_mac             |seq_mac_1452            |     184|
|2437  |          mult_u1         |qmult_1453              |      70|
|2438  |      pe3_17              |processing_element_809  |     200|
|2439  |        u_mac             |seq_mac_1450            |     184|
|2440  |          mult_u1         |qmult_1451              |      70|
|2441  |      pe3_18              |processing_element_810  |     200|
|2442  |        u_mac             |seq_mac_1448            |     184|
|2443  |          mult_u1         |qmult_1449              |      70|
|2444  |      pe3_19              |processing_element_811  |     200|
|2445  |        u_mac             |seq_mac_1446            |     184|
|2446  |          mult_u1         |qmult_1447              |      70|
|2447  |      pe3_2               |processing_element_812  |     200|
|2448  |        u_mac             |seq_mac_1444            |     184|
|2449  |          mult_u1         |qmult_1445              |      70|
|2450  |      pe3_20              |processing_element_813  |     200|
|2451  |        u_mac             |seq_mac_1442            |     184|
|2452  |          mult_u1         |qmult_1443              |      70|
|2453  |      pe3_21              |processing_element_814  |     200|
|2454  |        u_mac             |seq_mac_1440            |     184|
|2455  |          mult_u1         |qmult_1441              |      70|
|2456  |      pe3_22              |processing_element_815  |     200|
|2457  |        u_mac             |seq_mac_1438            |     184|
|2458  |          mult_u1         |qmult_1439              |      70|
|2459  |      pe3_23              |processing_element_816  |     200|
|2460  |        u_mac             |seq_mac_1436            |     184|
|2461  |          mult_u1         |qmult_1437              |      70|
|2462  |      pe3_24              |processing_element_817  |     200|
|2463  |        u_mac             |seq_mac_1434            |     184|
|2464  |          mult_u1         |qmult_1435              |      70|
|2465  |      pe3_25              |processing_element_818  |     200|
|2466  |        u_mac             |seq_mac_1432            |     184|
|2467  |          mult_u1         |qmult_1433              |      70|
|2468  |      pe3_26              |processing_element_819  |     200|
|2469  |        u_mac             |seq_mac_1430            |     184|
|2470  |          mult_u1         |qmult_1431              |      70|
|2471  |      pe3_27              |processing_element_820  |     200|
|2472  |        u_mac             |seq_mac_1428            |     184|
|2473  |          mult_u1         |qmult_1429              |      70|
|2474  |      pe3_28              |processing_element_821  |     200|
|2475  |        u_mac             |seq_mac_1426            |     184|
|2476  |          mult_u1         |qmult_1427              |      70|
|2477  |      pe3_29              |processing_element_822  |     200|
|2478  |        u_mac             |seq_mac_1424            |     184|
|2479  |          mult_u1         |qmult_1425              |      70|
|2480  |      pe3_3               |processing_element_823  |     200|
|2481  |        u_mac             |seq_mac_1422            |     184|
|2482  |          mult_u1         |qmult_1423              |      70|
|2483  |      pe3_30              |processing_element_824  |     200|
|2484  |        u_mac             |seq_mac_1420            |     184|
|2485  |          mult_u1         |qmult_1421              |      70|
|2486  |      pe3_31              |processing_element_825  |     192|
|2487  |        u_mac             |seq_mac_1418            |     184|
|2488  |          mult_u1         |qmult_1419              |      70|
|2489  |      pe3_4               |processing_element_826  |     200|
|2490  |        u_mac             |seq_mac_1416            |     184|
|2491  |          mult_u1         |qmult_1417              |      70|
|2492  |      pe3_5               |processing_element_827  |     200|
|2493  |        u_mac             |seq_mac_1414            |     184|
|2494  |          mult_u1         |qmult_1415              |      70|
|2495  |      pe3_6               |processing_element_828  |     200|
|2496  |        u_mac             |seq_mac_1412            |     184|
|2497  |          mult_u1         |qmult_1413              |      70|
|2498  |      pe3_7               |processing_element_829  |     200|
|2499  |        u_mac             |seq_mac_1410            |     184|
|2500  |          mult_u1         |qmult_1411              |      70|
|2501  |      pe3_8               |processing_element_830  |     200|
|2502  |        u_mac             |seq_mac_1408            |     184|
|2503  |          mult_u1         |qmult_1409              |      70|
|2504  |      pe3_9               |processing_element_831  |     200|
|2505  |        u_mac             |seq_mac_1406            |     184|
|2506  |          mult_u1         |qmult_1407              |      70|
|2507  |      pe4_0               |processing_element_832  |     193|
|2508  |        u_mac             |seq_mac_1404            |     177|
|2509  |          mult_u1         |qmult_1405              |      70|
|2510  |      pe4_1               |processing_element_833  |     200|
|2511  |        u_mac             |seq_mac_1402            |     184|
|2512  |          mult_u1         |qmult_1403              |      70|
|2513  |      pe4_10              |processing_element_834  |     200|
|2514  |        u_mac             |seq_mac_1400            |     184|
|2515  |          mult_u1         |qmult_1401              |      70|
|2516  |      pe4_11              |processing_element_835  |     200|
|2517  |        u_mac             |seq_mac_1398            |     184|
|2518  |          mult_u1         |qmult_1399              |      70|
|2519  |      pe4_12              |processing_element_836  |     200|
|2520  |        u_mac             |seq_mac_1396            |     184|
|2521  |          mult_u1         |qmult_1397              |      70|
|2522  |      pe4_13              |processing_element_837  |     200|
|2523  |        u_mac             |seq_mac_1394            |     184|
|2524  |          mult_u1         |qmult_1395              |      70|
|2525  |      pe4_14              |processing_element_838  |     200|
|2526  |        u_mac             |seq_mac_1392            |     184|
|2527  |          mult_u1         |qmult_1393              |      70|
|2528  |      pe4_15              |processing_element_839  |     200|
|2529  |        u_mac             |seq_mac_1390            |     184|
|2530  |          mult_u1         |qmult_1391              |      70|
|2531  |      pe4_16              |processing_element_840  |     200|
|2532  |        u_mac             |seq_mac_1388            |     184|
|2533  |          mult_u1         |qmult_1389              |      70|
|2534  |      pe4_17              |processing_element_841  |     200|
|2535  |        u_mac             |seq_mac_1386            |     184|
|2536  |          mult_u1         |qmult_1387              |      70|
|2537  |      pe4_18              |processing_element_842  |     200|
|2538  |        u_mac             |seq_mac_1384            |     184|
|2539  |          mult_u1         |qmult_1385              |      70|
|2540  |      pe4_19              |processing_element_843  |     200|
|2541  |        u_mac             |seq_mac_1382            |     184|
|2542  |          mult_u1         |qmult_1383              |      70|
|2543  |      pe4_2               |processing_element_844  |     200|
|2544  |        u_mac             |seq_mac_1380            |     184|
|2545  |          mult_u1         |qmult_1381              |      70|
|2546  |      pe4_20              |processing_element_845  |     200|
|2547  |        u_mac             |seq_mac_1378            |     184|
|2548  |          mult_u1         |qmult_1379              |      70|
|2549  |      pe4_21              |processing_element_846  |     200|
|2550  |        u_mac             |seq_mac_1376            |     184|
|2551  |          mult_u1         |qmult_1377              |      70|
|2552  |      pe4_22              |processing_element_847  |     200|
|2553  |        u_mac             |seq_mac_1374            |     184|
|2554  |          mult_u1         |qmult_1375              |      70|
|2555  |      pe4_23              |processing_element_848  |     200|
|2556  |        u_mac             |seq_mac_1372            |     184|
|2557  |          mult_u1         |qmult_1373              |      70|
|2558  |      pe4_24              |processing_element_849  |     200|
|2559  |        u_mac             |seq_mac_1370            |     184|
|2560  |          mult_u1         |qmult_1371              |      70|
|2561  |      pe4_25              |processing_element_850  |     200|
|2562  |        u_mac             |seq_mac_1368            |     184|
|2563  |          mult_u1         |qmult_1369              |      70|
|2564  |      pe4_26              |processing_element_851  |     200|
|2565  |        u_mac             |seq_mac_1366            |     184|
|2566  |          mult_u1         |qmult_1367              |      70|
|2567  |      pe4_27              |processing_element_852  |     200|
|2568  |        u_mac             |seq_mac_1364            |     184|
|2569  |          mult_u1         |qmult_1365              |      70|
|2570  |      pe4_28              |processing_element_853  |     200|
|2571  |        u_mac             |seq_mac_1362            |     184|
|2572  |          mult_u1         |qmult_1363              |      70|
|2573  |      pe4_29              |processing_element_854  |     200|
|2574  |        u_mac             |seq_mac_1360            |     184|
|2575  |          mult_u1         |qmult_1361              |      70|
|2576  |      pe4_3               |processing_element_855  |     200|
|2577  |        u_mac             |seq_mac_1358            |     184|
|2578  |          mult_u1         |qmult_1359              |      70|
|2579  |      pe4_30              |processing_element_856  |     200|
|2580  |        u_mac             |seq_mac_1356            |     184|
|2581  |          mult_u1         |qmult_1357              |      70|
|2582  |      pe4_31              |processing_element_857  |     192|
|2583  |        u_mac             |seq_mac_1354            |     184|
|2584  |          mult_u1         |qmult_1355              |      70|
|2585  |      pe4_4               |processing_element_858  |     200|
|2586  |        u_mac             |seq_mac_1352            |     184|
|2587  |          mult_u1         |qmult_1353              |      70|
|2588  |      pe4_5               |processing_element_859  |     200|
|2589  |        u_mac             |seq_mac_1350            |     184|
|2590  |          mult_u1         |qmult_1351              |      70|
|2591  |      pe4_6               |processing_element_860  |     200|
|2592  |        u_mac             |seq_mac_1348            |     184|
|2593  |          mult_u1         |qmult_1349              |      70|
|2594  |      pe4_7               |processing_element_861  |     200|
|2595  |        u_mac             |seq_mac_1346            |     184|
|2596  |          mult_u1         |qmult_1347              |      70|
|2597  |      pe4_8               |processing_element_862  |     200|
|2598  |        u_mac             |seq_mac_1344            |     184|
|2599  |          mult_u1         |qmult_1345              |      70|
|2600  |      pe4_9               |processing_element_863  |     200|
|2601  |        u_mac             |seq_mac_1342            |     184|
|2602  |          mult_u1         |qmult_1343              |      70|
|2603  |      pe5_0               |processing_element_864  |     193|
|2604  |        u_mac             |seq_mac_1340            |     177|
|2605  |          mult_u1         |qmult_1341              |      70|
|2606  |      pe5_1               |processing_element_865  |     200|
|2607  |        u_mac             |seq_mac_1338            |     184|
|2608  |          mult_u1         |qmult_1339              |      70|
|2609  |      pe5_10              |processing_element_866  |     200|
|2610  |        u_mac             |seq_mac_1336            |     184|
|2611  |          mult_u1         |qmult_1337              |      70|
|2612  |      pe5_11              |processing_element_867  |     200|
|2613  |        u_mac             |seq_mac_1334            |     184|
|2614  |          mult_u1         |qmult_1335              |      70|
|2615  |      pe5_12              |processing_element_868  |     200|
|2616  |        u_mac             |seq_mac_1332            |     184|
|2617  |          mult_u1         |qmult_1333              |      70|
|2618  |      pe5_13              |processing_element_869  |     200|
|2619  |        u_mac             |seq_mac_1330            |     184|
|2620  |          mult_u1         |qmult_1331              |      70|
|2621  |      pe5_14              |processing_element_870  |     200|
|2622  |        u_mac             |seq_mac_1328            |     184|
|2623  |          mult_u1         |qmult_1329              |      70|
|2624  |      pe5_15              |processing_element_871  |     200|
|2625  |        u_mac             |seq_mac_1326            |     184|
|2626  |          mult_u1         |qmult_1327              |      70|
|2627  |      pe5_16              |processing_element_872  |     200|
|2628  |        u_mac             |seq_mac_1324            |     184|
|2629  |          mult_u1         |qmult_1325              |      70|
|2630  |      pe5_17              |processing_element_873  |     200|
|2631  |        u_mac             |seq_mac_1322            |     184|
|2632  |          mult_u1         |qmult_1323              |      70|
|2633  |      pe5_18              |processing_element_874  |     200|
|2634  |        u_mac             |seq_mac_1320            |     184|
|2635  |          mult_u1         |qmult_1321              |      70|
|2636  |      pe5_19              |processing_element_875  |     200|
|2637  |        u_mac             |seq_mac_1318            |     184|
|2638  |          mult_u1         |qmult_1319              |      70|
|2639  |      pe5_2               |processing_element_876  |     200|
|2640  |        u_mac             |seq_mac_1316            |     184|
|2641  |          mult_u1         |qmult_1317              |      70|
|2642  |      pe5_20              |processing_element_877  |     200|
|2643  |        u_mac             |seq_mac_1314            |     184|
|2644  |          mult_u1         |qmult_1315              |      70|
|2645  |      pe5_21              |processing_element_878  |     200|
|2646  |        u_mac             |seq_mac_1312            |     184|
|2647  |          mult_u1         |qmult_1313              |      70|
|2648  |      pe5_22              |processing_element_879  |     200|
|2649  |        u_mac             |seq_mac_1310            |     184|
|2650  |          mult_u1         |qmult_1311              |      70|
|2651  |      pe5_23              |processing_element_880  |     200|
|2652  |        u_mac             |seq_mac_1308            |     184|
|2653  |          mult_u1         |qmult_1309              |      70|
|2654  |      pe5_24              |processing_element_881  |     200|
|2655  |        u_mac             |seq_mac_1306            |     184|
|2656  |          mult_u1         |qmult_1307              |      70|
|2657  |      pe5_25              |processing_element_882  |     200|
|2658  |        u_mac             |seq_mac_1304            |     184|
|2659  |          mult_u1         |qmult_1305              |      70|
|2660  |      pe5_26              |processing_element_883  |     200|
|2661  |        u_mac             |seq_mac_1302            |     184|
|2662  |          mult_u1         |qmult_1303              |      70|
|2663  |      pe5_27              |processing_element_884  |     200|
|2664  |        u_mac             |seq_mac_1300            |     184|
|2665  |          mult_u1         |qmult_1301              |      70|
|2666  |      pe5_28              |processing_element_885  |     200|
|2667  |        u_mac             |seq_mac_1298            |     184|
|2668  |          mult_u1         |qmult_1299              |      70|
|2669  |      pe5_29              |processing_element_886  |     200|
|2670  |        u_mac             |seq_mac_1296            |     184|
|2671  |          mult_u1         |qmult_1297              |      70|
|2672  |      pe5_3               |processing_element_887  |     200|
|2673  |        u_mac             |seq_mac_1294            |     184|
|2674  |          mult_u1         |qmult_1295              |      70|
|2675  |      pe5_30              |processing_element_888  |     200|
|2676  |        u_mac             |seq_mac_1292            |     184|
|2677  |          mult_u1         |qmult_1293              |      70|
|2678  |      pe5_31              |processing_element_889  |     192|
|2679  |        u_mac             |seq_mac_1290            |     184|
|2680  |          mult_u1         |qmult_1291              |      70|
|2681  |      pe5_4               |processing_element_890  |     200|
|2682  |        u_mac             |seq_mac_1288            |     184|
|2683  |          mult_u1         |qmult_1289              |      70|
|2684  |      pe5_5               |processing_element_891  |     200|
|2685  |        u_mac             |seq_mac_1286            |     184|
|2686  |          mult_u1         |qmult_1287              |      70|
|2687  |      pe5_6               |processing_element_892  |     200|
|2688  |        u_mac             |seq_mac_1284            |     184|
|2689  |          mult_u1         |qmult_1285              |      70|
|2690  |      pe5_7               |processing_element_893  |     200|
|2691  |        u_mac             |seq_mac_1282            |     184|
|2692  |          mult_u1         |qmult_1283              |      70|
|2693  |      pe5_8               |processing_element_894  |     200|
|2694  |        u_mac             |seq_mac_1280            |     184|
|2695  |          mult_u1         |qmult_1281              |      70|
|2696  |      pe5_9               |processing_element_895  |     200|
|2697  |        u_mac             |seq_mac_1278            |     184|
|2698  |          mult_u1         |qmult_1279              |      70|
|2699  |      pe6_0               |processing_element_896  |     193|
|2700  |        u_mac             |seq_mac_1276            |     177|
|2701  |          mult_u1         |qmult_1277              |      70|
|2702  |      pe6_1               |processing_element_897  |     200|
|2703  |        u_mac             |seq_mac_1274            |     184|
|2704  |          mult_u1         |qmult_1275              |      70|
|2705  |      pe6_10              |processing_element_898  |     200|
|2706  |        u_mac             |seq_mac_1272            |     184|
|2707  |          mult_u1         |qmult_1273              |      70|
|2708  |      pe6_11              |processing_element_899  |     200|
|2709  |        u_mac             |seq_mac_1270            |     184|
|2710  |          mult_u1         |qmult_1271              |      70|
|2711  |      pe6_12              |processing_element_900  |     200|
|2712  |        u_mac             |seq_mac_1268            |     184|
|2713  |          mult_u1         |qmult_1269              |      70|
|2714  |      pe6_13              |processing_element_901  |     200|
|2715  |        u_mac             |seq_mac_1266            |     184|
|2716  |          mult_u1         |qmult_1267              |      70|
|2717  |      pe6_14              |processing_element_902  |     200|
|2718  |        u_mac             |seq_mac_1264            |     184|
|2719  |          mult_u1         |qmult_1265              |      70|
|2720  |      pe6_15              |processing_element_903  |     200|
|2721  |        u_mac             |seq_mac_1262            |     184|
|2722  |          mult_u1         |qmult_1263              |      70|
|2723  |      pe6_16              |processing_element_904  |     200|
|2724  |        u_mac             |seq_mac_1260            |     184|
|2725  |          mult_u1         |qmult_1261              |      70|
|2726  |      pe6_17              |processing_element_905  |     200|
|2727  |        u_mac             |seq_mac_1258            |     184|
|2728  |          mult_u1         |qmult_1259              |      70|
|2729  |      pe6_18              |processing_element_906  |     200|
|2730  |        u_mac             |seq_mac_1256            |     184|
|2731  |          mult_u1         |qmult_1257              |      70|
|2732  |      pe6_19              |processing_element_907  |     200|
|2733  |        u_mac             |seq_mac_1254            |     184|
|2734  |          mult_u1         |qmult_1255              |      70|
|2735  |      pe6_2               |processing_element_908  |     200|
|2736  |        u_mac             |seq_mac_1252            |     184|
|2737  |          mult_u1         |qmult_1253              |      70|
|2738  |      pe6_20              |processing_element_909  |     200|
|2739  |        u_mac             |seq_mac_1250            |     184|
|2740  |          mult_u1         |qmult_1251              |      70|
|2741  |      pe6_21              |processing_element_910  |     200|
|2742  |        u_mac             |seq_mac_1248            |     184|
|2743  |          mult_u1         |qmult_1249              |      70|
|2744  |      pe6_22              |processing_element_911  |     200|
|2745  |        u_mac             |seq_mac_1246            |     184|
|2746  |          mult_u1         |qmult_1247              |      70|
|2747  |      pe6_23              |processing_element_912  |     200|
|2748  |        u_mac             |seq_mac_1244            |     184|
|2749  |          mult_u1         |qmult_1245              |      70|
|2750  |      pe6_24              |processing_element_913  |     200|
|2751  |        u_mac             |seq_mac_1242            |     184|
|2752  |          mult_u1         |qmult_1243              |      70|
|2753  |      pe6_25              |processing_element_914  |     200|
|2754  |        u_mac             |seq_mac_1240            |     184|
|2755  |          mult_u1         |qmult_1241              |      70|
|2756  |      pe6_26              |processing_element_915  |     200|
|2757  |        u_mac             |seq_mac_1238            |     184|
|2758  |          mult_u1         |qmult_1239              |      70|
|2759  |      pe6_27              |processing_element_916  |     200|
|2760  |        u_mac             |seq_mac_1236            |     184|
|2761  |          mult_u1         |qmult_1237              |      70|
|2762  |      pe6_28              |processing_element_917  |     200|
|2763  |        u_mac             |seq_mac_1234            |     184|
|2764  |          mult_u1         |qmult_1235              |      70|
|2765  |      pe6_29              |processing_element_918  |     200|
|2766  |        u_mac             |seq_mac_1232            |     184|
|2767  |          mult_u1         |qmult_1233              |      70|
|2768  |      pe6_3               |processing_element_919  |     200|
|2769  |        u_mac             |seq_mac_1230            |     184|
|2770  |          mult_u1         |qmult_1231              |      70|
|2771  |      pe6_30              |processing_element_920  |     200|
|2772  |        u_mac             |seq_mac_1228            |     184|
|2773  |          mult_u1         |qmult_1229              |      70|
|2774  |      pe6_31              |processing_element_921  |     192|
|2775  |        u_mac             |seq_mac_1226            |     184|
|2776  |          mult_u1         |qmult_1227              |      70|
|2777  |      pe6_4               |processing_element_922  |     200|
|2778  |        u_mac             |seq_mac_1224            |     184|
|2779  |          mult_u1         |qmult_1225              |      70|
|2780  |      pe6_5               |processing_element_923  |     200|
|2781  |        u_mac             |seq_mac_1222            |     184|
|2782  |          mult_u1         |qmult_1223              |      70|
|2783  |      pe6_6               |processing_element_924  |     200|
|2784  |        u_mac             |seq_mac_1220            |     184|
|2785  |          mult_u1         |qmult_1221              |      70|
|2786  |      pe6_7               |processing_element_925  |     200|
|2787  |        u_mac             |seq_mac_1218            |     184|
|2788  |          mult_u1         |qmult_1219              |      70|
|2789  |      pe6_8               |processing_element_926  |     200|
|2790  |        u_mac             |seq_mac_1216            |     184|
|2791  |          mult_u1         |qmult_1217              |      70|
|2792  |      pe6_9               |processing_element_927  |     200|
|2793  |        u_mac             |seq_mac_1214            |     184|
|2794  |          mult_u1         |qmult_1215              |      70|
|2795  |      pe7_0               |processing_element_928  |     193|
|2796  |        u_mac             |seq_mac_1212            |     177|
|2797  |          mult_u1         |qmult_1213              |      70|
|2798  |      pe7_1               |processing_element_929  |     200|
|2799  |        u_mac             |seq_mac_1210            |     184|
|2800  |          mult_u1         |qmult_1211              |      70|
|2801  |      pe7_10              |processing_element_930  |     200|
|2802  |        u_mac             |seq_mac_1208            |     184|
|2803  |          mult_u1         |qmult_1209              |      70|
|2804  |      pe7_11              |processing_element_931  |     200|
|2805  |        u_mac             |seq_mac_1206            |     184|
|2806  |          mult_u1         |qmult_1207              |      70|
|2807  |      pe7_12              |processing_element_932  |     200|
|2808  |        u_mac             |seq_mac_1204            |     184|
|2809  |          mult_u1         |qmult_1205              |      70|
|2810  |      pe7_13              |processing_element_933  |     200|
|2811  |        u_mac             |seq_mac_1202            |     184|
|2812  |          mult_u1         |qmult_1203              |      70|
|2813  |      pe7_14              |processing_element_934  |     200|
|2814  |        u_mac             |seq_mac_1200            |     184|
|2815  |          mult_u1         |qmult_1201              |      70|
|2816  |      pe7_15              |processing_element_935  |     200|
|2817  |        u_mac             |seq_mac_1198            |     184|
|2818  |          mult_u1         |qmult_1199              |      70|
|2819  |      pe7_16              |processing_element_936  |     200|
|2820  |        u_mac             |seq_mac_1196            |     184|
|2821  |          mult_u1         |qmult_1197              |      70|
|2822  |      pe7_17              |processing_element_937  |     200|
|2823  |        u_mac             |seq_mac_1194            |     184|
|2824  |          mult_u1         |qmult_1195              |      70|
|2825  |      pe7_18              |processing_element_938  |     200|
|2826  |        u_mac             |seq_mac_1192            |     184|
|2827  |          mult_u1         |qmult_1193              |      70|
|2828  |      pe7_19              |processing_element_939  |     200|
|2829  |        u_mac             |seq_mac_1190            |     184|
|2830  |          mult_u1         |qmult_1191              |      70|
|2831  |      pe7_2               |processing_element_940  |     200|
|2832  |        u_mac             |seq_mac_1188            |     184|
|2833  |          mult_u1         |qmult_1189              |      70|
|2834  |      pe7_20              |processing_element_941  |     200|
|2835  |        u_mac             |seq_mac_1186            |     184|
|2836  |          mult_u1         |qmult_1187              |      70|
|2837  |      pe7_21              |processing_element_942  |     200|
|2838  |        u_mac             |seq_mac_1184            |     184|
|2839  |          mult_u1         |qmult_1185              |      70|
|2840  |      pe7_22              |processing_element_943  |     200|
|2841  |        u_mac             |seq_mac_1182            |     184|
|2842  |          mult_u1         |qmult_1183              |      70|
|2843  |      pe7_23              |processing_element_944  |     200|
|2844  |        u_mac             |seq_mac_1180            |     184|
|2845  |          mult_u1         |qmult_1181              |      70|
|2846  |      pe7_24              |processing_element_945  |     200|
|2847  |        u_mac             |seq_mac_1178            |     184|
|2848  |          mult_u1         |qmult_1179              |      70|
|2849  |      pe7_25              |processing_element_946  |     200|
|2850  |        u_mac             |seq_mac_1176            |     184|
|2851  |          mult_u1         |qmult_1177              |      70|
|2852  |      pe7_26              |processing_element_947  |     200|
|2853  |        u_mac             |seq_mac_1174            |     184|
|2854  |          mult_u1         |qmult_1175              |      70|
|2855  |      pe7_27              |processing_element_948  |     200|
|2856  |        u_mac             |seq_mac_1172            |     184|
|2857  |          mult_u1         |qmult_1173              |      70|
|2858  |      pe7_28              |processing_element_949  |     200|
|2859  |        u_mac             |seq_mac_1170            |     184|
|2860  |          mult_u1         |qmult_1171              |      70|
|2861  |      pe7_29              |processing_element_950  |     200|
|2862  |        u_mac             |seq_mac_1168            |     184|
|2863  |          mult_u1         |qmult_1169              |      70|
|2864  |      pe7_3               |processing_element_951  |     200|
|2865  |        u_mac             |seq_mac_1166            |     184|
|2866  |          mult_u1         |qmult_1167              |      70|
|2867  |      pe7_30              |processing_element_952  |     200|
|2868  |        u_mac             |seq_mac_1164            |     184|
|2869  |          mult_u1         |qmult_1165              |      70|
|2870  |      pe7_31              |processing_element_953  |     192|
|2871  |        u_mac             |seq_mac_1162            |     184|
|2872  |          mult_u1         |qmult_1163              |      70|
|2873  |      pe7_4               |processing_element_954  |     200|
|2874  |        u_mac             |seq_mac_1160            |     184|
|2875  |          mult_u1         |qmult_1161              |      70|
|2876  |      pe7_5               |processing_element_955  |     200|
|2877  |        u_mac             |seq_mac_1158            |     184|
|2878  |          mult_u1         |qmult_1159              |      70|
|2879  |      pe7_6               |processing_element_956  |     200|
|2880  |        u_mac             |seq_mac_1156            |     184|
|2881  |          mult_u1         |qmult_1157              |      70|
|2882  |      pe7_7               |processing_element_957  |     200|
|2883  |        u_mac             |seq_mac_1154            |     184|
|2884  |          mult_u1         |qmult_1155              |      70|
|2885  |      pe7_8               |processing_element_958  |     200|
|2886  |        u_mac             |seq_mac_1152            |     184|
|2887  |          mult_u1         |qmult_1153              |      70|
|2888  |      pe7_9               |processing_element_959  |     200|
|2889  |        u_mac             |seq_mac_1150            |     184|
|2890  |          mult_u1         |qmult_1151              |      70|
|2891  |      pe8_0               |processing_element_960  |     193|
|2892  |        u_mac             |seq_mac_1148            |     177|
|2893  |          mult_u1         |qmult_1149              |      70|
|2894  |      pe8_1               |processing_element_961  |     200|
|2895  |        u_mac             |seq_mac_1146            |     184|
|2896  |          mult_u1         |qmult_1147              |      70|
|2897  |      pe8_10              |processing_element_962  |     200|
|2898  |        u_mac             |seq_mac_1144            |     184|
|2899  |          mult_u1         |qmult_1145              |      70|
|2900  |      pe8_11              |processing_element_963  |     200|
|2901  |        u_mac             |seq_mac_1142            |     184|
|2902  |          mult_u1         |qmult_1143              |      70|
|2903  |      pe8_12              |processing_element_964  |     200|
|2904  |        u_mac             |seq_mac_1140            |     184|
|2905  |          mult_u1         |qmult_1141              |      70|
|2906  |      pe8_13              |processing_element_965  |     200|
|2907  |        u_mac             |seq_mac_1138            |     184|
|2908  |          mult_u1         |qmult_1139              |      70|
|2909  |      pe8_14              |processing_element_966  |     200|
|2910  |        u_mac             |seq_mac_1136            |     184|
|2911  |          mult_u1         |qmult_1137              |      70|
|2912  |      pe8_15              |processing_element_967  |     200|
|2913  |        u_mac             |seq_mac_1134            |     184|
|2914  |          mult_u1         |qmult_1135              |      70|
|2915  |      pe8_16              |processing_element_968  |     200|
|2916  |        u_mac             |seq_mac_1132            |     184|
|2917  |          mult_u1         |qmult_1133              |      70|
|2918  |      pe8_17              |processing_element_969  |     200|
|2919  |        u_mac             |seq_mac_1130            |     184|
|2920  |          mult_u1         |qmult_1131              |      70|
|2921  |      pe8_18              |processing_element_970  |     200|
|2922  |        u_mac             |seq_mac_1128            |     184|
|2923  |          mult_u1         |qmult_1129              |      70|
|2924  |      pe8_19              |processing_element_971  |     200|
|2925  |        u_mac             |seq_mac_1126            |     184|
|2926  |          mult_u1         |qmult_1127              |      70|
|2927  |      pe8_2               |processing_element_972  |     200|
|2928  |        u_mac             |seq_mac_1124            |     184|
|2929  |          mult_u1         |qmult_1125              |      70|
|2930  |      pe8_20              |processing_element_973  |     200|
|2931  |        u_mac             |seq_mac_1122            |     184|
|2932  |          mult_u1         |qmult_1123              |      70|
|2933  |      pe8_21              |processing_element_974  |     200|
|2934  |        u_mac             |seq_mac_1120            |     184|
|2935  |          mult_u1         |qmult_1121              |      70|
|2936  |      pe8_22              |processing_element_975  |     200|
|2937  |        u_mac             |seq_mac_1118            |     184|
|2938  |          mult_u1         |qmult_1119              |      70|
|2939  |      pe8_23              |processing_element_976  |     200|
|2940  |        u_mac             |seq_mac_1116            |     184|
|2941  |          mult_u1         |qmult_1117              |      70|
|2942  |      pe8_24              |processing_element_977  |     200|
|2943  |        u_mac             |seq_mac_1114            |     184|
|2944  |          mult_u1         |qmult_1115              |      70|
|2945  |      pe8_25              |processing_element_978  |     200|
|2946  |        u_mac             |seq_mac_1112            |     184|
|2947  |          mult_u1         |qmult_1113              |      70|
|2948  |      pe8_26              |processing_element_979  |     200|
|2949  |        u_mac             |seq_mac_1110            |     184|
|2950  |          mult_u1         |qmult_1111              |      70|
|2951  |      pe8_27              |processing_element_980  |     200|
|2952  |        u_mac             |seq_mac_1108            |     184|
|2953  |          mult_u1         |qmult_1109              |      70|
|2954  |      pe8_28              |processing_element_981  |     200|
|2955  |        u_mac             |seq_mac_1106            |     184|
|2956  |          mult_u1         |qmult_1107              |      70|
|2957  |      pe8_29              |processing_element_982  |     200|
|2958  |        u_mac             |seq_mac_1104            |     184|
|2959  |          mult_u1         |qmult_1105              |      70|
|2960  |      pe8_3               |processing_element_983  |     200|
|2961  |        u_mac             |seq_mac_1102            |     184|
|2962  |          mult_u1         |qmult_1103              |      70|
|2963  |      pe8_30              |processing_element_984  |     200|
|2964  |        u_mac             |seq_mac_1100            |     184|
|2965  |          mult_u1         |qmult_1101              |      70|
|2966  |      pe8_31              |processing_element_985  |     192|
|2967  |        u_mac             |seq_mac_1098            |     184|
|2968  |          mult_u1         |qmult_1099              |      70|
|2969  |      pe8_4               |processing_element_986  |     200|
|2970  |        u_mac             |seq_mac_1096            |     184|
|2971  |          mult_u1         |qmult_1097              |      70|
|2972  |      pe8_5               |processing_element_987  |     200|
|2973  |        u_mac             |seq_mac_1094            |     184|
|2974  |          mult_u1         |qmult_1095              |      70|
|2975  |      pe8_6               |processing_element_988  |     200|
|2976  |        u_mac             |seq_mac_1092            |     184|
|2977  |          mult_u1         |qmult_1093              |      70|
|2978  |      pe8_7               |processing_element_989  |     200|
|2979  |        u_mac             |seq_mac_1090            |     184|
|2980  |          mult_u1         |qmult_1091              |      70|
|2981  |      pe8_8               |processing_element_990  |     200|
|2982  |        u_mac             |seq_mac_1088            |     184|
|2983  |          mult_u1         |qmult_1089              |      70|
|2984  |      pe8_9               |processing_element_991  |     200|
|2985  |        u_mac             |seq_mac_1086            |     184|
|2986  |          mult_u1         |qmult_1087              |      70|
|2987  |      pe9_0               |processing_element_992  |     193|
|2988  |        u_mac             |seq_mac_1084            |     177|
|2989  |          mult_u1         |qmult_1085              |      70|
|2990  |      pe9_1               |processing_element_993  |     200|
|2991  |        u_mac             |seq_mac_1082            |     184|
|2992  |          mult_u1         |qmult_1083              |      70|
|2993  |      pe9_10              |processing_element_994  |     200|
|2994  |        u_mac             |seq_mac_1080            |     184|
|2995  |          mult_u1         |qmult_1081              |      70|
|2996  |      pe9_11              |processing_element_995  |     200|
|2997  |        u_mac             |seq_mac_1078            |     184|
|2998  |          mult_u1         |qmult_1079              |      70|
|2999  |      pe9_12              |processing_element_996  |     200|
|3000  |        u_mac             |seq_mac_1076            |     184|
|3001  |          mult_u1         |qmult_1077              |      70|
|3002  |      pe9_13              |processing_element_997  |     200|
|3003  |        u_mac             |seq_mac_1074            |     184|
|3004  |          mult_u1         |qmult_1075              |      70|
|3005  |      pe9_14              |processing_element_998  |     200|
|3006  |        u_mac             |seq_mac_1072            |     184|
|3007  |          mult_u1         |qmult_1073              |      70|
|3008  |      pe9_15              |processing_element_999  |     200|
|3009  |        u_mac             |seq_mac_1070            |     184|
|3010  |          mult_u1         |qmult_1071              |      70|
|3011  |      pe9_16              |processing_element_1000 |     200|
|3012  |        u_mac             |seq_mac_1068            |     184|
|3013  |          mult_u1         |qmult_1069              |      70|
|3014  |      pe9_17              |processing_element_1001 |     200|
|3015  |        u_mac             |seq_mac_1066            |     184|
|3016  |          mult_u1         |qmult_1067              |      70|
|3017  |      pe9_18              |processing_element_1002 |     200|
|3018  |        u_mac             |seq_mac_1064            |     184|
|3019  |          mult_u1         |qmult_1065              |      70|
|3020  |      pe9_19              |processing_element_1003 |     200|
|3021  |        u_mac             |seq_mac_1062            |     184|
|3022  |          mult_u1         |qmult_1063              |      70|
|3023  |      pe9_2               |processing_element_1004 |     200|
|3024  |        u_mac             |seq_mac_1060            |     184|
|3025  |          mult_u1         |qmult_1061              |      70|
|3026  |      pe9_20              |processing_element_1005 |     200|
|3027  |        u_mac             |seq_mac_1058            |     184|
|3028  |          mult_u1         |qmult_1059              |      70|
|3029  |      pe9_21              |processing_element_1006 |     200|
|3030  |        u_mac             |seq_mac_1056            |     184|
|3031  |          mult_u1         |qmult_1057              |      70|
|3032  |      pe9_22              |processing_element_1007 |     200|
|3033  |        u_mac             |seq_mac_1054            |     184|
|3034  |          mult_u1         |qmult_1055              |      70|
|3035  |      pe9_23              |processing_element_1008 |     200|
|3036  |        u_mac             |seq_mac_1052            |     184|
|3037  |          mult_u1         |qmult_1053              |      70|
|3038  |      pe9_24              |processing_element_1009 |     200|
|3039  |        u_mac             |seq_mac_1050            |     184|
|3040  |          mult_u1         |qmult_1051              |      70|
|3041  |      pe9_25              |processing_element_1010 |     200|
|3042  |        u_mac             |seq_mac_1048            |     184|
|3043  |          mult_u1         |qmult_1049              |      70|
|3044  |      pe9_26              |processing_element_1011 |     200|
|3045  |        u_mac             |seq_mac_1046            |     184|
|3046  |          mult_u1         |qmult_1047              |      70|
|3047  |      pe9_27              |processing_element_1012 |     200|
|3048  |        u_mac             |seq_mac_1044            |     184|
|3049  |          mult_u1         |qmult_1045              |      70|
|3050  |      pe9_28              |processing_element_1013 |     200|
|3051  |        u_mac             |seq_mac_1042            |     184|
|3052  |          mult_u1         |qmult_1043              |      70|
|3053  |      pe9_29              |processing_element_1014 |     200|
|3054  |        u_mac             |seq_mac_1040            |     184|
|3055  |          mult_u1         |qmult_1041              |      70|
|3056  |      pe9_3               |processing_element_1015 |     200|
|3057  |        u_mac             |seq_mac_1038            |     184|
|3058  |          mult_u1         |qmult_1039              |      70|
|3059  |      pe9_30              |processing_element_1016 |     200|
|3060  |        u_mac             |seq_mac_1036            |     184|
|3061  |          mult_u1         |qmult_1037              |      70|
|3062  |      pe9_31              |processing_element_1017 |     192|
|3063  |        u_mac             |seq_mac_1034            |     184|
|3064  |          mult_u1         |qmult_1035              |      70|
|3065  |      pe9_4               |processing_element_1018 |     200|
|3066  |        u_mac             |seq_mac_1032            |     184|
|3067  |          mult_u1         |qmult_1033              |      70|
|3068  |      pe9_5               |processing_element_1019 |     200|
|3069  |        u_mac             |seq_mac_1030            |     184|
|3070  |          mult_u1         |qmult_1031              |      70|
|3071  |      pe9_6               |processing_element_1020 |     200|
|3072  |        u_mac             |seq_mac_1028            |     184|
|3073  |          mult_u1         |qmult_1029              |      70|
|3074  |      pe9_7               |processing_element_1021 |     200|
|3075  |        u_mac             |seq_mac_1026            |     184|
|3076  |          mult_u1         |qmult_1027              |      70|
|3077  |      pe9_8               |processing_element_1022 |     200|
|3078  |        u_mac             |seq_mac_1024            |     184|
|3079  |          mult_u1         |qmult_1025              |      70|
|3080  |      pe9_9               |processing_element_1023 |     200|
|3081  |        u_mac             |seq_mac                 |     184|
|3082  |          mult_u1         |qmult                   |      70|
|3083  |  u_norm                  |norm                    |    2195|
|3084  |  u_pool                  |pool                    |    1341|
+------+--------------------------+------------------------+--------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 07:36:44 ; elapsed = 07:43:37 . Memory (MB): peak = 8417.066 ; gain = 6941.426 ; free physical = 238892 ; free virtual = 308114
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 200 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 07:36:44 ; elapsed = 07:43:38 . Memory (MB): peak = 8420.973 ; gain = 6945.332 ; free physical = 241918 ; free virtual = 311141
Synthesis Optimization Complete : Time (s): cpu = 07:36:44 ; elapsed = 07:43:38 . Memory (MB): peak = 8420.973 ; gain = 6945.332 ; free physical = 241955 ; free virtual = 311134
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 27173 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 8471.234 ; gain = 0.000 ; free physical = 241076 ; free virtual = 310256
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
243 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 07:40:50 ; elapsed = 07:47:32 . Memory (MB): peak = 8471.234 ; gain = 6995.691 ; free physical = 242187 ; free virtual = 311367
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:03:07 ; elapsed = 00:00:51 . Memory (MB): peak = 8543.270 ; gain = 72.035 ; free physical = 240349 ; free virtual = 309528
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk_mem]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name.
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 8543.270 ; gain = 0.000 ; free physical = 240422 ; free virtual = 309601
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.28 . Memory (MB): peak = 8567.281 ; gain = 0.000 ; free physical = 239807 ; free virtual = 309210
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:03:06 ; elapsed = 00:03:43 . Memory (MB): peak = 8567.289 ; gain = 24.020 ; free physical = 240238 ; free virtual = 309573
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk_mem" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:03:31 ; elapsed = 00:01:17 . Memory (MB): peak = 8574.309 ; gain = 7.020 ; free physical = 239507 ; free virtual = 308842
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:09:48 ; elapsed = 00:05:10 . Memory (MB): peak = 8662.539 ; gain = 88.230 ; free physical = 239562 ; free virtual = 308898
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 8662.543 ; gain = 0.004 ; free physical = 239555 ; free virtual = 308891

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 12b8c29fc

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.29 . Memory (MB): peak = 8662.543 ; gain = 0.000 ; free physical = 239557 ; free virtual = 308894

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ff63ec9c

Time (s): cpu = 00:01:19 ; elapsed = 00:00:49 . Memory (MB): peak = 8662.543 ; gain = 0.000 ; free physical = 241028 ; free virtual = 310364
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 58 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 139930e58

Time (s): cpu = 00:01:37 ; elapsed = 00:01:08 . Memory (MB): peak = 8662.543 ; gain = 0.000 ; free physical = 241025 ; free virtual = 310361
INFO: [Opt 31-389] Phase Constant propagation created 336 cells and removed 1534 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: dd7cfd83

Time (s): cpu = 00:01:57 ; elapsed = 00:01:29 . Memory (MB): peak = 8662.543 ; gain = 0.000 ; free physical = 241004 ; free virtual = 310340
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 214 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: dd7cfd83

Time (s): cpu = 00:02:05 ; elapsed = 00:01:36 . Memory (MB): peak = 8662.543 ; gain = 0.000 ; free physical = 241006 ; free virtual = 310342
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 11e283017

Time (s): cpu = 00:02:48 ; elapsed = 00:02:21 . Memory (MB): peak = 8662.543 ; gain = 0.000 ; free physical = 241006 ; free virtual = 310343
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11e283017

Time (s): cpu = 00:02:55 ; elapsed = 00:02:27 . Memory (MB): peak = 8662.543 ; gain = 0.000 ; free physical = 241024 ; free virtual = 310360
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              58  |                                              0  |
|  Constant propagation         |             336  |            1534  |                                              0  |
|  Sweep                        |               0  |             214  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8662.543 ; gain = 0.000 ; free physical = 241032 ; free virtual = 310368
Ending Logic Optimization Task | Checksum: 11e283017

Time (s): cpu = 00:03:02 ; elapsed = 00:02:34 . Memory (MB): peak = 8662.543 ; gain = 0.000 ; free physical = 241030 ; free virtual = 310367

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11e283017

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.65 . Memory (MB): peak = 8662.543 ; gain = 0.000 ; free physical = 241029 ; free virtual = 310366

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11e283017

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8662.543 ; gain = 0.000 ; free physical = 241025 ; free virtual = 310361

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 8662.543 ; gain = 0.000 ; free physical = 241026 ; free virtual = 310363
Ending Netlist Obfuscation Task | Checksum: 11e283017

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 8662.543 ; gain = 0.000 ; free physical = 241029 ; free virtual = 310366
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:32 ; elapsed = 00:02:59 . Memory (MB): peak = 8662.543 ; gain = 0.004 ; free physical = 241025 ; free virtual = 310362
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 11e283017
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module top ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk_mem" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.779 | TNS=-82181.366 |
PSMgr Creation: Time (s): cpu = 00:03:56 ; elapsed = 00:00:52 . Memory (MB): peak = 9014.527 ; gain = 64.000 ; free physical = 238082 ; free virtual = 307419
Running Vector-less Activity Propagation...
Pre-processing: Time (s): cpu = 00:11:32 ; elapsed = 00:02:28 . Memory (MB): peak = 9118.574 ; gain = 168.047 ; free physical = 237419 ; free virtual = 306756
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:06:01 ; elapsed = 00:03:04 . Memory (MB): peak = 9182.547 ; gain = 63.973 ; free physical = 236820 ; free virtual = 306158
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:07:11 ; elapsed = 00:06:29 . Memory (MB): peak = 9936.387 ; gain = 753.840 ; free physical = 235888 ; free virtual = 305228
Power optimization passes: Time (s): cpu = 00:24:48 ; elapsed = 00:12:04 . Memory (MB): peak = 9944.383 ; gain = 993.855 ; free physical = 235879 ; free virtual = 305219

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 9978.387 ; gain = 0.000 ; free physical = 239198 ; free virtual = 308538


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design top ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 12288 accepted clusters 12288

Number of Slice Registers augmented: 0 newly gated: 246 Total: 95938
Number of SRLs augmented: 0  newly gated: 0 Total: 448
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/12288 RAMS dropped: 0/0 Clusters dropped: 0/12288 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: f614208b

Time (s): cpu = 00:08:12 ; elapsed = 00:03:54 . Memory (MB): peak = 10010.398 ; gain = 32.012 ; free physical = 238525 ; free virtual = 307866
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: f614208b
Power optimization: Time (s): cpu = 00:33:31 ; elapsed = 00:16:41 . Memory (MB): peak = 10010.398 ; gain = 1347.855 ; free physical = 239839 ; free virtual = 309179
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 19766936 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 8d9b6eed

Time (s): cpu = 00:01:21 ; elapsed = 00:00:50 . Memory (MB): peak = 10010.398 ; gain = 0.000 ; free physical = 241372 ; free virtual = 310714
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 8d9b6eed

Time (s): cpu = 00:01:29 ; elapsed = 00:00:57 . Memory (MB): peak = 10010.398 ; gain = 0.000 ; free physical = 241374 ; free virtual = 310715
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 1135f4dac

Time (s): cpu = 00:04:50 ; elapsed = 00:04:22 . Memory (MB): peak = 10010.398 ; gain = 0.000 ; free physical = 241248 ; free virtual = 310590
INFO: [Opt 31-389] Phase Remap created 32 cells and removed 64 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 13c06308f

Time (s): cpu = 00:04:56 ; elapsed = 00:04:28 . Memory (MB): peak = 10010.398 ; gain = 0.000 ; free physical = 241246 ; free virtual = 310587
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |              32  |              64  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 7ba4f513

Time (s): cpu = 00:04:59 ; elapsed = 00:04:30 . Memory (MB): peak = 10010.398 ; gain = 0.000 ; free physical = 241238 ; free virtual = 310579

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.23 . Memory (MB): peak = 10010.398 ; gain = 0.000 ; free physical = 241378 ; free virtual = 310720
Ending Netlist Obfuscation Task | Checksum: 7ba4f513

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.23 . Memory (MB): peak = 10010.398 ; gain = 0.000 ; free physical = 241378 ; free virtual = 310720
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:39:28 ; elapsed = 00:21:40 . Memory (MB): peak = 10010.398 ; gain = 1347.855 ; free physical = 241378 ; free virtual = 310720
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.32 . Memory (MB): peak = 10010.402 ; gain = 0.000 ; free physical = 241373 ; free virtual = 310715
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 593dc0ef

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.49 . Memory (MB): peak = 10010.402 ; gain = 0.000 ; free physical = 241377 ; free virtual = 310720
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 10010.402 ; gain = 0.000 ; free physical = 241418 ; free virtual = 310761

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c6cf27f9

Time (s): cpu = 00:02:58 ; elapsed = 00:01:40 . Memory (MB): peak = 10010.402 ; gain = 0.000 ; free physical = 240578 ; free virtual = 309921
Phase 1 Placer Initialization | Checksum: c6cf27f9

Time (s): cpu = 00:02:58 ; elapsed = 00:01:40 . Memory (MB): peak = 10010.402 ; gain = 0.000 ; free physical = 240570 ; free virtual = 309912
Ending Placer Task | Checksum: c6cf27f9

Time (s): cpu = 00:02:58 ; elapsed = 00:01:40 . Memory (MB): peak = 10010.402 ; gain = 0.000 ; free physical = 240581 ; free virtual = 309924
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 7 Errors encountered.
place_design failed
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 16:24:29 2022...
