# âš™ï¸ Zybo Z7-20 AXI-ALU with PetaLinux (Bare-metal Memory Access)

ì´ í”„ë¡œì íŠ¸ëŠ” **Zybo Z7-20 (Zynq-7020)** ë³´ë“œì—ì„œ Vivadoë¡œ ìƒì„±í•œ **AXI-Lite ê¸°ë°˜ ALU IP**ë¥¼  
**PetaLinux ì‚¬ìš©ì ê³µê°„(/dev/mem)** ì—ì„œ ì§ì ‘ ì ‘ê·¼í•˜ì—¬ í…ŒìŠ¤íŠ¸í•˜ëŠ” ì˜ˆì œì…ë‹ˆë‹¤.  
ì»¤ë„ ë“œë¼ì´ë²„ ì—†ì´, ë©”ëª¨ë¦¬ ë§¤í•‘ ë°©ì‹ìœ¼ë¡œ AXI ë ˆì§€ìŠ¤í„°ë¥¼ ì œì–´í•©ë‹ˆë‹¤.

---

## ğŸ“ í”„ë¡œì íŠ¸ êµ¬ì¡°

```
zybo_alu_project/
â”œâ”€â”€ vivado_ip/
â”‚   â”œâ”€â”€ alu_v1_0.v
â”‚   â”œâ”€â”€ alu_v1_0_S00_AXI.v      # ìˆ˜ì •ëœ AXI ìŠ¬ë ˆì´ë¸Œ íŒŒì¼ (ALU ì—°ê²° í¬í•¨)
â”‚   â””â”€â”€ alu.v                   # ê°„ë‹¨í•œ ì‚°ìˆ ì—°ì‚° ëª¨ë“ˆ
â”œâ”€â”€ petalinux_app/
â”‚   â”œâ”€â”€ alu_test.c              # /dev/mem ì ‘ê·¼ìš© C í…ŒìŠ¤íŠ¸ í”„ë¡œê·¸ë¨
â””â”€â”€ README.md                   # (í˜„ì¬ ë¬¸ì„œ)
```

---

## ğŸ§© 1. Vivado Design ê°œìš”

### ğŸ”¹ Block Diagram êµ¬ì„±
- **Zynq Processing System (PS7)**  
  - M_AXI_GP0 ì¸í„°í˜ì´ìŠ¤ í™œì„±í™”  
- **ALU IP (axi_alu_v1_0)**  
  - S_AXI í¬íŠ¸ â†’ PS7 M_AXI_GP0 ì—°ê²°  
  - ì¸í„°ëŸ½íŠ¸ ë¶ˆí•„ìš”  
- **Address Editor**  
  - ALU IP Base Address: `0x43C0_0000`
  - Range: 64 KB

### ğŸ”¹ ALU ëª¨ë“ˆ (alu.v)
```verilog
module ALU(
    input  wire [7:0] a,
    input  wire [7:0] b,
    input  wire [2:0] opcode,
    input  wire       ena,
    output reg  [15:0] result
);
    always @(*) begin
        if (ena) begin
            case (opcode)
                3'b000: result = a + b;
                3'b001: result = a - b;
                3'b010: result = a * b;
                3'b011: result = (b != 0) ? a / b : 16'hFFFF;
                3'b100: result = a & b;
                3'b101: result = a | b;
                3'b110: result = a ^ b;
                3'b111: result = ~a;
                default: result = 16'h0000;
            endcase
        end else begin
            result = 16'h0000;
        end
    end
endmodule
```

### ğŸ”¹ AXI Slave ìˆ˜ì • í¬ì¸íŠ¸
`alu_v1_0_S00_AXI.v`ì˜ ì£¼ìš” ë³€ê²½:
- `ALU.result` â†’ ì¤‘ê°„ `wire`(`alu_result`)ë¡œ ì—°ê²°
- `slv_reg1`ì€ **ì½ê¸° ì „ìš©**ìœ¼ë¡œ ì§€ì •, `ena=1` ì‹œ ê²°ê³¼ ë˜ì¹˜
- ì½ê¸° MUXëŠ” ë¸”ë¡œí‚¹(`=`) í• ë‹¹ ì‚¬ìš©

---

## ğŸ’» 2. Vivado â†’ Bitstream â†’ PetaLinux Flow

1. Vivadoì—ì„œ Block Design â†’ HDL Wrapper ìƒì„±  
2. Bitstream ìƒì„± (`Generate Bitstream`)  
3. `File â†’ Export â†’ Export Hardware (Include Bitstream)`  
4. PetaLinux í”„ë¡œì íŠ¸ ìƒì„± ë° í•˜ë“œì›¨ì–´ ê°€ì ¸ì˜¤ê¸°:
    ```bash
    cp /mnt/share/design_top_wrapper.xsa ~/projects/
    
    # PetaLinux í™˜ê²½ì´ í™œì„±í™”ë˜ì–´ ìˆëŠ”ì§€ í™•ì¸
    unzip -l design_top_wrapper.xsa
    
    # Unzip
    unzip design_top_wrapper.xsa -d design_top_wrapper
    
    # bit íŒŒì¼ ë³µì‚¬
    cp design_top_wrapper/design_top_wrapper.bit myprojec/image/linux
    
    cd ~/projects
    
    # PetaLinux í™˜ê²½ì´ í™œì„±í™”ë˜ì–´ ìˆëŠ”ì§€ í™•ì¸
    source ~/petalinux/2022.2/settings.sh
    
    # í”„ë¡œì íŠ¸ ë””ë ‰í† ë¦¬ë¡œ ì´ë™
    cd myproject
    
    # XSA íŒŒì¼ë¡œ í•˜ë“œì›¨ì–´ ì„¤ì •
    petalinux-config --get-hw-description=~/projects/

    petalinux-config -c rootfs
    ```
   
5. ë¹Œë“œ ë° ë¶€íŒ… ì´ë¯¸ì§€ ìƒì„±:
    ```bash
    petalinux-build -c fsbl-firmware -x cleansstate # ì—ëŸ¬ ë°œìƒì‹œ
    petalinux-build -c device-tree -x cleansstate  # ì—ëŸ¬ ë°œìƒì‹œ
    petalinux-build
    
    # ë¶€íŠ¸ ì´ë¯¸ì§€ ìƒì„± (BOOT.BIN)
    petalinux-package --boot \
    --fsbl images/linux/zynq_fsbl.elf \
    --fpga images/linux/design_1_wrapper.bit \
    --u-boot images/linux/u-boot.elf \
    --force
    
    # WIC ì´ë¯¸ì§€ ìƒì„±
    petalinux-package --wic \
    --bootfiles "BOOT.BIN image.ub boot.scr" \
    --images-dir images/linux/
    ```

---

## ğŸ§  3. ë ˆì§€ìŠ¤í„° ë§µ

| ì£¼ì†Œ(Offset) | ì´ë¦„ | ì„¤ëª… | ì ‘ê·¼ |
|---------------|-------|------|-------|
| 0x00 | **REG0** | `{a[31:24], b[23:16], â€¦, ena[3], opcode[2:0]}` | RW |
| 0x04 | **REG1** | `{16'h0, result[15:0]}` (ALU ê²°ê³¼) | **RO** |
| 0x08 | **REG2** | Reserved | RW |
| 0x0C | **REG3** | Reserved | RW |

> âš ï¸ REG1ì€ AXI ì“°ê¸° ê¸ˆì§€. ALU enable(ena=1)ì¼ ë•Œë§Œ ê²°ê³¼ê°€ ë˜ì¹˜ë©ë‹ˆë‹¤.

---

## ğŸ§ª 4. PetaLinux í…ŒìŠ¤íŠ¸ ì½”ë“œ

`alu_test.c` â€” `/dev/mem` ì ‘ê·¼ ì˜ˆì œ

```bash
# ì»´íŒŒì¼ (PC ì—ì„œ)
arm-linux-gnueabihf-gcc -o alu_test alu_test.c

# ì»´íŒŒì¼ (ë³´ë“œ ì•ˆì—ì„œ)
gcc -O2 -Wall -o alu_test alu_test.c
```

### ì‹¤í–‰ ì˜ˆì‹œ

```bash
# (ì˜ˆ) Base 0x43C00000 ì—ì„œ ADD(0)
sudo ./alu_test 0x43C00000 write a=0x12 b=0x34 opcode=0 ena=1

# ê²°ê³¼ í™•ì¸
sudo ./alu_test 0x43C00000 read
```

ì¶œë ¥ ì˜ˆ:
```
[WRITE] BASE=0x43C00000 REG0=0x12340009 (a=0x12 b=0x34 opcode=0 ena=1)
[READ ] REG1=0x00000046 -> result=0x0046 (70)
```

```
root@myproject:~# ./alu_test
Usage:
  ./alu_test <baseaddr_hex> write a=<0xAA|dec> b=<0xBB|dec> opcode=<0..7> ena=<0|1>
  ./alu_test <baseaddr_hex> read
opcode
0 plus 1 minus 2 multiply 3 devide 4 remain 5 compair 6 grather then 7 smaller then

Examples:
  ./alu_test 0x43C00000 write a=0x12 b=0x34 opcode=0 ena=1
  ./alu_test 0x43C00000 read
root@myproject:~# ./alu_test  ./alu_test 0x43C00000 write a=0x34 b=0x34 opcode=5 ena=1
Invalid base address: ./alu_test
root@myproject:~# ./alu_test 0x43C00000 write a=0x12 b=0x34 opcode=0 ena=1
[WRITE] BASE=0x43C00000 REG0=0x12340008 (a=0x12 b=0x34 opcode=0 ena=1)
[READ ] REG1=0x00000046  -> result=0x0046 (70)
root@myproject:~# ./alu_test 0x43C00000 write a=0x34 b=0x34 opcode=5 ena=1
[WRITE] BASE=0x43C00000 REG0=0x3434000D (a=0x34 b=0x34 opcode=5 ena=1)
[READ ] REG1=0x00000001  -> result=0x0001 (1)
root@myproject:~# ./alu_test 0x43C00000 write a=0x34 b=0x31 opcode=5 ena=1
[WRITE] BASE=0x43C00000 REG0=0x3431000D (a=0x34 b=0x31 opcode=5 ena=1)
[READ ] REG1=0x00000000  -> result=0x0000 (0)
root@myproject:~# ./alu_test 0x43C00000 write a=0x34 b=0x31 opcode=6 ena=1
[WRITE] BASE=0x43C00000 REG0=0x3431000E (a=0x34 b=0x31 opcode=6 ena=1)
[READ ] REG1=0x00000001  -> result=0x0001 (1)
root@myproject:~# ./alu_test 0x43C00000 write a=0x34 b=0x31 opcode=7 ena=1
[WRITE] BASE=0x43C00000 REG0=0x3431000F (a=0x34 b=0x31 opcode=7 ena=1)
[READ ] REG1=0x00000000  -> result=0x0000 (0)
root@myproject:~# ./alu_test 0x43C00000 write a=0x34 b=0x31 opcode=1 ena=1
[WRITE] BASE=0x43C00000 REG0=0x34310009 (a=0x34 b=0x31 opcode=1 ena=1)
[READ ] REG1=0x00000003  -> result=0x0003 (3)
root@myproject:~#
```


---

## ğŸ§° 5. /dev/mem ì ‘ê·¼ ì›ë¦¬

PetaLinuxì—ì„œ ì»¤ë„ ë“œë¼ì´ë²„ë¥¼ ë§Œë“¤ì§€ ì•Šê³ ë„ **AXI-Lite ë ˆì§€ìŠ¤í„°**ë¥¼ ì ‘ê·¼í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

- `/dev/mem`ì„ `mmap()`í•˜ì—¬ AXI ì£¼ì†Œ ê³µê°„ì„ ì§ì ‘ ë§¤í•‘  
- ì“°ê¸°: `*(base + REG0/4) = value`  
- ì½ê¸°: `result = *(base + REG1/4)`  
- `sudo` ê¶Œí•œ í•„ìš”

---


## ğŸ§© 6. ì˜ˆìƒ ë™ì‘ ì‹œë‚˜ë¦¬ì˜¤

| opcode | ì—°ì‚° | ì„¤ëª… |
|--------:|------|------|
| 0 | ADD | a + b |
| 1 | SUB | a - b |
| 2 | MUL | a Ã— b |
| 3 | DIV | a Ã· b |
| 4 | AND | a & b |
| 5 | OR  | a \| b |
| 6 | XOR | a ^ b |
| 7 | NOT | ~a |

---

## ğŸ” 7. ë””ë²„ê¹… íŒ

| ë¬¸ì œ | ì›ì¸/í•´ê²° |
|------|------------|
| `Synthesis failed (8-685)` | ALU ì¶œë ¥ì´ reg(`slv_reg1`)ì— ì§ì ‘ ì—°ê²°ë¨ â†’ `wire` ì¤‘ê°„ ì‚¬ìš© |
| `/dev/mem open failed` | root ê¶Œí•œ í•„ìš” (`sudo`) |
| ê²°ê³¼ê°€ í•­ìƒ 0 | `ena` ë¹„íŠ¸ê°€ 0ì´ê±°ë‚˜ RTLì—ì„œ `slv_reg1` ì“°ê¸° ëˆ„ë½ |
| ì£¼ì†Œ mismatch | Vivado Address Editorì˜ Base Address í™•ì¸ í•„ìš” |

---

## ğŸ” 8. ìŠ¤ìœ„ì¹˜ / LED ì¶”ê°€

* REG2 (0x08): ìŠ¤ìœ„ì¹˜ ìƒíƒœ ì½ê¸° (ì½ê¸° ì „ìš©) â†’ REG2[3:0] = {SW3..SW0}
* REG3 (0x0C): LED ì œì–´ (ì“°ê¸°/ì½ê¸° ê°€ëŠ¥) â†’ LED[3:0] = REG3[3:0]

* ì•„ë˜ì— RTL ìˆ˜ì •, BD ì—°ê²°, C ì½”ë“œ ì—…ë°ì´íŠ¸ë¥¼ í•œ ë²ˆì— ì •ë¦¬í•´ ë“œë¦½ë‹ˆë‹¤.

1) RTL ìˆ˜ì • (alu_v1_0_S00_AXI.v)

1-1. í¬íŠ¸ ì¶”ê°€
 * IPì˜ S00_AXI ëª¨ë“ˆ í¬íŠ¸ì— ìŠ¤ìœ„ì¹˜ ì…ë ¥/LED ì¶œë ¥ í¬íŠ¸ë¥¼ ì¶”ê°€í•©ë‹ˆë‹¤.

```verilog
// Users to add ports here
input  wire [3:0] sw_in,   // â˜… ì¶”ê°€: ë³´ë“œì˜ 4ê°œ ìŠ¤ìœ„ì¹˜ ì…ë ¥
output wire [3:0] led_out  // â˜… ì¶”ê°€: ë³´ë“œì˜ 4ê°œ LED ì¶œë ¥
// User ports ends
```

1-2. ì…ë ¥ ë™ê¸°í™”(ê¶Œì¥) + ë””ë°”ìš´ìŠ¤(ì„ íƒ)
   * ìŠ¤ìœ„ì¹˜ëŠ” ë¹„ë™ê¸°ì´ë¯€ë¡œ 2FF ë™ê¸°í™” ì •ë„ëŠ” í•´ë‘ëŠ” ê²Œ ì•ˆì „í•©ë‹ˆë‹¤.

```verilog
// â˜… ë™ê¸°í™” í”Œë¦½í”Œë¡­ (ê°„ë‹¨ ë²„ì „)
reg [3:0] sw_ff1, sw_ff2;
always @(posedge S_AXI_ACLK) begin
  if (!S_AXI_ARESETN) begin
    sw_ff1 <= 4'b0;
    sw_ff2 <= 4'b0;
  end else begin
    sw_ff1 <= sw_in;
    sw_ff2 <= sw_ff1;
  end
end
wire [3:0] sw_sync = sw_ff2; // REG2ì— ë°˜ì˜í•  ìŠ¤ìœ„ì¹˜
```

* 1-3. REG2/REG3 ë§¤í•‘
   * REG2: ì½ê¸° ì „ìš©ìœ¼ë¡œ ìŠ¤ìœ„ì¹˜ ìƒíƒœë¥¼ ë°˜ì˜
   * REG3: ì“°ê¸°í•œ ê°’ì˜ í•˜ìœ„ 4ë¹„íŠ¸ë¡œ LEDë¥¼ êµ¬ë™

* (A) ì“°ê¸° ë¡œì§(ê¸°ì¡´ slv_reg_wren caseë¬¸) ìœ ì§€ + REG3 ì“°ê¸° í—ˆìš©
```verilog
// case (axi_awaddr[...]):
2'h2: begin
  // â˜… REG2ëŠ” ì½ê¸° ì „ìš©ìœ¼ë¡œ ë‘˜ ìˆ˜ë„ ìˆìŒ(ê¶Œì¥: ì•„ë˜ read MUXì—ì„œë§Œ ìƒì„±)
  //    í•„ìš”í•˜ë©´ ì‚¬ìš©ì ìš©ë„ë¡œ RWë¡œ ë‚¨ê²¨ë„ ë¨.
end
2'h3: begin
  for (byte_index=0; byte_index<=(C_S_AXI_DATA_WIDTH/8)-1; byte_index=byte_index+1)
    if (S_AXI_WSTRB[byte_index])
      slv_reg3[byte_index*8 +: 8] <= S_AXI_WDATA[byte_index*8 +: 8];
end
```

* (B) ì½ê¸° MUXì— REG2, REG3 ë°˜ì˜
```verilog
always @(*) begin
  case (axi_araddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB])
    2'h0: reg_data_out = slv_reg0;
    2'h1: reg_data_out = slv_reg1;                         // ALU ê²°ê³¼
    2'h2: reg_data_out = {28'b0, sw_sync};                 // â˜… REG2: SW ì…ë ¥
    2'h3: reg_data_out = slv_reg3;                         // â˜… REG3: LED ë ˆì§€ìŠ¤í„°
    default: reg_data_out = {C_S_AXI_DATA_WIDTH{1'b0}};
  endcase
end
```

* (C) LED ì¶œë ¥ ì—°ê²°
``` verilog
assign led_out = slv_reg3[3:0]; // â˜… REG3 í•˜ìœ„ 4ë¹„íŠ¸ë¡œ LED êµ¬ë™
```

* ì°¸ê³ : REG2ë¥¼ ì™„ì „ ì½ê¸° ì „ìš©ìœ¼ë¡œ ë‘ë ¤ë©´, ì“°ê¸° caseì—ì„œ 2'h2ëŠ” ì•„ë¬´ ê²ƒë„ í•˜ì§€ ì•Šë„ë¡ ë‘ëŠ” ê²Œ ê¹”ë”í•©ë‹ˆë‹¤(ìœ„ ì˜ˆì‹œì²˜ëŸ¼).

* 2) ALU IP ìƒìœ„(alu_v1_0.v) í¬íŠ¸ ì „ë‹¬
   * IP íŒ¨í‚¤ì§€ì˜ top ëª¨ë“ˆ(alu_v1_0.v)ì—ë„ ë™ì¼ í¬íŠ¸ë¥¼ ì¶”ê°€í•˜ê³ , ë‚´ë¶€ S00_AXI ì¸ìŠ¤í„´ìŠ¤ì— íŒ¨ìŠ¤í•˜ì„¸ìš”.
```verilog
module alu_v1_0 #(
  // params...
)(
  // AXI í¬íŠ¸ë“¤ ...
  input  wire [3:0] sw_in,     // â˜… ì™¸ë¶€ë¡œ ë…¸ì¶œ
  output wire [3:0] led_out    // â˜… ì™¸ë¶€ë¡œ ë…¸ì¶œ
);
  // ...

  alu_v1_0_S00_AXI #(
    .C_S_AXI_DATA_WIDTH(C_S_AXI_DATA_WIDTH),
    .C_S_AXI_ADDR_WIDTH(C_S_AXI_ADDR_WIDTH)
  ) inst_S00_AXI (
    // ê¸°ì¡´ AXI ì—°ê²° ...
    .sw_in (sw_in),       // â˜… íŒ¨ìŠ¤
    .led_out (led_out)    // â˜… íŒ¨ìŠ¤
  );

endmodule
```

* 3) Vivado Block Design ì—°ê²°
   * ALU IP Re-package í›„ BDì— ë‹¤ì‹œ ì¶”ê°€/ê°±ì‹ 
   * ALU IPì˜ sw_in[3:0], led_out[3:0] í¬íŠ¸ë¥¼ Make Externalë¡œ ë¹¼ê±°ë‚˜, ë³„ë„ top wrapperì—ì„œ ì™¸ë¶€ í•€ê³¼ ì—°ê²°
   * XDC ì œì•½ì— Zybo Z7-20 ë³´ë“œì˜ SW0..SW3, LD0..LD3 í•€ì„ ë§¤í•‘
   * í•€ë²ˆí˜¸ëŠ” Digilent ì œê³µ Zybo Z7-20 Master XDCì—ì„œ ë³µì‚¬(ë³´ë“œ ë¦¬ë¹„ì „/ëª¨ë¸ë³„ ë‹¤ë¥¼ ìˆ˜ ìˆìœ¼ë‹ˆ ë°˜ë“œì‹œ ê·¸ íŒŒì¼ ì°¸ê³ )
   * ê° í•€ì— IOSTANDARD LVCMOS33 ì„¤ì •

* ì˜ˆ)
* 
```tcl
##Switches
set_property -dict { PACKAGE_PIN G15   IOSTANDARD LVCMOS33 } [get_ports { sw[0] }]; #IO_L19N_T3_VREF_35 Sch=sw[0]
set_property -dict { PACKAGE_PIN P15   IOSTANDARD LVCMOS33 } [get_ports { sw[1] }]; #IO_L24P_T3_34 Sch=sw[1]
set_property -dict { PACKAGE_PIN W13   IOSTANDARD LVCMOS33 } [get_ports { sw[2] }]; #IO_L4N_T0_34 Sch=sw[2]
set_property -dict { PACKAGE_PIN T16   IOSTANDARD LVCMOS33 } [get_ports { sw[3] }]; #IO_L9P_T1_DQS_34 Sch=sw[3]


##LEDs
set_property -dict { PACKAGE_PIN M14   IOSTANDARD LVCMOS33 } [get_ports { led[0] }]; #IO_L23P_T3_35 Sch=led[0]
set_property -dict { PACKAGE_PIN M15   IOSTANDARD LVCMOS33 } [get_ports { led[1] }]; #IO_L23N_T3_35 Sch=led[1]
set_property -dict { PACKAGE_PIN G14   IOSTANDARD LVCMOS33 } [get_ports { led[2] }]; #IO_0_35 Sch=led[2]
set_property -dict { PACKAGE_PIN D18   IOSTANDARD LVCMOS33 } [get_ports { led[3] }]; #IO_L3N_T0_DQS_AD1N_35 Sch=led[3]
```

* 4) C í…ŒìŠ¤íŠ¸ í”„ë¡œê·¸ë¨ ì—…ë°ì´íŠ¸
   * ê¸°ì¡´ /dev/mem í”„ë¡œê·¸ë¨ì— LED ì“°ê¸°ì™€ SW ì½ê¸°ë¥¼ ì¶”ê°€í•˜ë©´ ë©ë‹ˆë‹¤.
   * REG2(0x08) ì½ê¸° â†’ switches = r2 & 0xF
   * REG3(0x0C) ì“°ê¸°/ì½ê¸° â†’ leds ì œì–´

* ì•„ë˜ëŠ” í•µì‹¬ë§Œ ë°œì·Œí•œ ë³€ê²½(ë‹¹ì‹ ì´ ì“°ë˜ alu_test.c êµ¬ì¡° ê¸°ì¤€):

```c
#define REG0_OFF   0x00u
#define REG1_OFF   0x04u
#define REG2_OFF   0x08u  // â˜… SW
#define REG3_OFF   0x0Cu  // â˜… LED

// ì˜ˆ: ì¸ìì— leds=<0x0~0xF> ìˆìœ¼ë©´ REG3ì— ë°˜ì˜
//     read ì‹œ REG2/REG3ë„ í•¨ê»˜ ì¶œë ¥
...
if (do_write) {
    uint32_t leds = 0xFFFFFFFF; // ê¸°ë³¸: ë³€ê²½ ì—†ìŒ ì˜ë¯¸
    for (int i = 3; i < argc; ++i) {
        if (parse_kv_u32(argv[i], "leds", &leds)) continue;
        // ê¸°ì¡´ a,b,opcode,ena íŒŒì‹± ìœ ì§€
    }
    ...
    // ALU ì“°ê¸°
    vbase[REG0_OFF/4] = reg0;

    // LED ì§€ì •ì´ ë“¤ì–´ì™”ìœ¼ë©´ LEDë„ ê°±ì‹ 
    if (leds != 0xFFFFFFFF) {
        uint32_t reg3 = vbase[REG3_OFF/4];
        reg3 = (reg3 & ~0xFu) | (leds & 0xFu);
        vbase[REG3_OFF/4] = reg3;
        printf("[WRITE] REG3(LED) <= 0x%08X (leds=%u)\n", reg3, (unsigned)(leds & 0xF));
    }

    // ê²°ê³¼/ìŠ¤ìœ„ì¹˜ ì½ê¸° (ì˜µì…˜)
    uint32_t r1 = vbase[REG1_OFF/4];
    uint32_t r2 = vbase[REG2_OFF/4];
    printf("[READ ] REG1=0x%08X  result=0x%04X\n", r1, (unsigned)(r1 & 0xFFFF));
    printf("[READ ] REG2=0x%08X  switches[3:0]=0x%X\n", r2, (unsigned)(r2 & 0xF));
}
else { // read
    uint32_t r0 = vbase[REG0_OFF/4];
    uint32_t r1 = vbase[REG1_OFF/4];
    uint32_t r2 = vbase[REG2_OFF/4]; // â˜…
    uint32_t r3 = vbase[REG3_OFF/4]; // â˜…
    printf("[DUMP]\n");
    printf("  REG0=0x%08X\n", r0);
    printf("  REG1=0x%08X  result=0x%04X\n", r1, (unsigned)(r1 & 0xFFFF));
    printf("  REG2=0x%08X  switches[3:0]=0x%X\n", r2, (unsigned)(r2 & 0xF));
    printf("  REG3=0x%08X  leds[3:0]=0x%X\n", r3, (unsigned)(r3 & 0xF));
}
```

* ì‹¤í–‰ ì˜ˆ
```bash
# LED 0~3ì„ 0b1010ë¡œ ì ë“± + ALU ADD ì‹¤í–‰
sudo ./alu_test 0x43C00000 write a=0x12 b=0x03 opcode=0 ena=1 leds=0xA

# í˜„ì¬ ìŠ¤ìœ„ì¹˜/LED/ALU ê²°ê³¼ ë¤í”„
sudo ./alu_test 0x43C00000 read
```

```
root@myproject:~# ./alu_test 0x43C10000 write a=0x12 b=0x34 opcode=2 ena=1 leds=0xA
[WRITE] BASE=0x43C10000
        a=0x12, b=0x34, ena=1, opcode=2  010 (*)  MUL
        REG0 <= 0x1234000A
        REG3(LED) <= 0x0000000A  (leds[3:0]=0xA)
[READ ] REG1=0x000003A8  result=0x03A8 (936)
[READ ] REG2=0x00000000  switches[3:0]=0x0
[READ ] REG3=0x0000000A  leds[3:0]=0xA
root@myproject:~# ./alu_test 0x43C10000 write a=0x12 b=0x34 opcode=2 ena=1 leds=0xA
[WRITE] BASE=0x43C10000
        a=0x12, b=0x34, ena=1, opcode=2  010 (*)  MUL
        REG0 <= 0x1234000A
        REG3(LED) <= 0x0000000A  (leds[3:0]=0xA)
[READ ] REG1=0x000003A8  result=0x03A8 (936)
[READ ] REG2=0x00000006  switches[3:0]=0x6
[READ ] REG3=0x0000000A  leds[3:0]=0xA
root@myproject:~# ./alu_test 0x43C10000 write a=0x12 b=0x34 opcode=2 ena=1 leds=0xA
[WRITE] BASE=0x43C10000
        a=0x12, b=0x34, ena=1, opcode=2  010 (*)  MUL
        REG0 <= 0x1234000A
        REG3(LED) <= 0x0000000A  (leds[3:0]=0xA)
[READ ] REG1=0x000003A8  result=0x03A8 (936)
[READ ] REG2=0x00000000  switches[3:0]=0x0
[READ ] REG3=0x0000000A  leds[3:0]=0xA
root@myproject:~#
```

5) ë””ë²„ê¹… íŒ

* ìŠ¤ìœ„ì¹˜ ë°©í–¥(í’€ì—…/í’€ë‹¤ìš´)ì— ë”°ë¼ ë…¼ë¦¬ê°€ ë°˜ëŒ€ë¡œ ì½í ìˆ˜ ìˆìŠµë‹ˆë‹¤ â†’ í•„ìš” ì‹œ ~sw_sync ë¡œ ë°˜ì „
* í•€ë§µ ë¶ˆì¼ì¹˜ë¡œ LEDê°€ ì•ˆ ì¼œì§€ë©´ XDCì—ì„œ í•€/ë±…í¬/IOSTANDARD í™•ì¸
* ë ˆì§€ìŠ¤í„°ê°€ ì½íˆì§€ ì•Šìœ¼ë©´ PetaLinuxì—ì„œ /dev/mem ê¶Œí•œê³¼ Base Address í™•ì¸

---

## ğŸ§¾ 9. ë¼ì´ì„ ìŠ¤ & ì°¸ê³ 

- ë³¸ ì˜ˆì œëŠ” **í•™ìŠµ ë° êµìœ¡ìš©**ìœ¼ë¡œ ììœ ë¡­ê²Œ ìˆ˜ì • ë° ë°°í¬ ê°€ëŠ¥í•©ë‹ˆë‹¤.  
- Vivado 2022.2 / PetaLinux 2022.2 / Zybo Z7-20 ê¸°ì¤€ ì‘ì„±  
- í•˜ë“œì›¨ì–´ IP ìˆ˜ì • ì‹œ `Tools â†’ Create and Package IP` í›„ ë¦¬íŒ¨í‚¤ì§• í•„ìˆ˜

---

## ğŸ“š References
- [Digilent Zybo Z7-20 Reference Manual](https://digilent.com/reference/programmable-logic/zybo-z7/reference-manual)
- [Xilinx UG980 â€” AXI4-Lite IP Interface Guide](https://docs.xilinx.com/)
- [PetaLinux Reference Guide (UG1144)](https://docs.xilinx.com/)
- [AXI4-Lite Template (Vivado)](https://xilinx.github.io/)


