{:input (genetic.representation/genetic-representation "../mediumcorpus/58121.7D2DD639.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_4);\n  wire \\:missing_edge ;\n  output wire0_4;\n  wire wire0_4;\n  wire wire1;\n  wire wire2_4;\n  wire wire3;\n  assign wire1 = 1'h0;\n  assign wire2_4 = 1'h1;\n  assign wire3 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire0_4 = wire2_4;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/2EA8CC38.v:3.1-15.10\" *)\nmodule postsynth(wire0_4);\n  (* src = \"/dev/shm/fuzzmount37B880B5/2EA8CC38.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/2EA8CC38.v:5.10-5.17\" *)\n  output wire0_4;\n  wire wire0_4;\n  (* src = \"/dev/shm/fuzzmount37B880B5/2EA8CC38.v:7.8-7.13\" *)\n  wire wire1;\n  (* src = \"/dev/shm/fuzzmount37B880B5/2EA8CC38.v:8.8-8.15\" *)\n  wire wire2_4;\n  (* src = \"/dev/shm/fuzzmount37B880B5/2EA8CC38.v:9.8-9.13\" *)\n  wire wire3;\n  assign \\:missing_edge  = 1'h0;\n  assign wire0_4 = 1'h1;\n  assign wire1 = 1'h0;\n  assign wire2_4 = 1'h1;\n  assign wire3 = 1'h0;\nendmodule\n", :proof {:exit 2, :out "", :err "python3.7: can't open file '../SymbiYosys/sbysrc/sby.py': [Errno 2] No such file or directory\n"}}}