Info: Generated by version: 23.2 build 94
Info: Starting: Create simulation model
Info: qsys-generate E:\ZJYJY\Product\PUSCH\project\prj\intel_32a_23_2_12ch_1214\src\tsv\pus_rst.ip --simulation=VERILOG --allow-mixed-language-simulation --simulator=MODELSIM --output-directory=E:\ZJYJY\Product\PUSCH\project\prj\intel_32a_23_2_12ch_1214\src\tsv\pus_rst --family="Agilex 7" --part=AGFB027R25A2I2V
Info: pus_rst: "Transforming system: pus_rst"
Info: pus_rst: "Naming system components in system: pus_rst"
Info: pus_rst: "Processing generation queue"
Info: pus_rst: "Generating: pus_rst"
Info: pus_rst: "Generating: altsource_probe"
Info: pus_rst: Done "pus_rst" with 2 modules, 2 files
Info: Generating the following file(s) for MODELSIM simulator in E:/ZJYJY/Product/PUSCH/project/prj/intel_32a_23_2_12ch_1214/src/tsv/pus_rst/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/ZJYJY/Product/PUSCH/project/prj/intel_32a_23_2_12ch_1214/src/tsv/pus_rst/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=E:\ZJYJY\Product\PUSCH\project\prj\intel_32a_23_2_12ch_1214\src\tsv\pus_rst.ip --simulator=MODELSIM --output-directory=E:/ZJYJY/Product/PUSCH/project/prj/intel_32a_23_2_12ch_1214/src/tsv/pus_rst/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in E:/ZJYJY/Product/PUSCH/project/prj/intel_32a_23_2_12ch_1214/src/tsv/pus_rst/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/ZJYJY/Product/PUSCH/project/prj/intel_32a_23_2_12ch_1214/src/tsv/pus_rst/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\ZJYJY\Product\PUSCH\project\prj\intel_32a_23_2_12ch_1214\src\tsv\pus_rst.ip --block-symbol-file --output-directory=E:\ZJYJY\Product\PUSCH\project\prj\intel_32a_23_2_12ch_1214\src\tsv\pus_rst --family="Agilex 7" --part=AGFB027R25A2I2V
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\ZJYJY\Product\PUSCH\project\prj\intel_32a_23_2_12ch_1214\src\tsv\pus_rst.ip --synthesis=VERILOG --output-directory=E:\ZJYJY\Product\PUSCH\project\prj\intel_32a_23_2_12ch_1214\src\tsv\pus_rst --family="Agilex 7" --part=AGFB027R25A2I2V
Info: pus_rst: "Transforming system: pus_rst"
Info: pus_rst: "Naming system components in system: pus_rst"
Info: pus_rst: "Processing generation queue"
Info: pus_rst: "Generating: pus_rst"
Info: pus_rst: "Generating: altsource_probe_top"
Info: pus_rst: Done "pus_rst" with 2 modules, 3 files
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in pus_rst. No files generated.
Info: Finished: Generate IP Core Documentation
