Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Aug 11 17:22:32 2017
| Host         : ENB222-PC2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_clock_utilization -file top_clock_utilization_routed.rpt
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions: Key Resource Utilization
5. Clock Regions : Global Clock Summary
6. Device Cell Placement Summary for Global Clock g0
7. Device Cell Placement Summary for Global Clock g1
8. Clock Region Cell Placement per Global Clock: Region X0Y4
9. Clock Region Cell Placement per Global Clock: Region X1Y4
10. Clock Region Cell Placement per Global Clock: Region X0Y5
11. Clock Region Cell Placement per Global Clock: Region X1Y5
12. Clock Region Cell Placement per Global Clock: Region X0Y6
13. Clock Region Cell Placement per Global Clock: Region X1Y6

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    2 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |       168 |   0 |            0 |      0 |
| BUFIO    |    0 |        40 |   0 |            0 |      0 |
| BUFMR    |    0 |        20 |   0 |            0 |      0 |
| BUFR     |    0 |        40 |   0 |            0 |      0 |
| MMCM     |    0 |        10 |   0 |            0 |      0 |
| PLL      |    0 |        10 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------------+----------------------------------------------------------------------+---------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock       | Driver Pin                                                           | Net                                                           |
+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------------+----------------------------------------------------------------------+---------------------------------------------------------------+
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y0 | n/a          |                 6 |       37082 |               0 |       10.000 | sys_clk_pin | Clock_IBUF_BUFG_inst/O                                               | Clock_IBUF_BUFG                                               |
| g1        | src1      | BUFG/O          | None       | BUFGCTRL_X0Y1 | n/a          |                 6 |           0 |           26701 |          n/a | n/a         | interconnect/snp_res_fifo/Memory_reg[115][msg][adr][0]_0_BUFG_inst/O | interconnect/snp_res_fifo/Memory_reg[115][msg][adr][0]_0_BUFG |
+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------------+----------------------------------------------------------------------+---------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+-------------+-----------------+---------------------+--------------+------------------------------------------------+----------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site          | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin                                     | Net                                                      |
+-----------+-----------+-----------------+------------+---------------+--------------+-------------+-----------------+---------------------+--------------+------------------------------------------------+----------------------------------------------------------+
| src0      | g0        | IBUF/O          | IOB_X1Y76  | IOB_X1Y76     | X1Y1         |           1 |               0 |              10.000 | sys_clk_pin  | Clock_IBUF_inst/O                              | Clock_IBUF                                               |
| src1      | g1        | LUT1/O          | None       | SLICE_X80Y200 | X1Y4         |           1 |               0 |                     |              | interconnect/snp_res_fifo/Memory[0][val]_i_1/O | interconnect/snp_res_fifo/Memory_reg[115][msg][adr][0]_0 |
+-----------+-----------+-----------------+------------+---------------+--------------+-------------+-----------------+---------------------+--------------+------------------------------------------------+----------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+---------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |       FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+-------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used  | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+-------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |     0 |  4000 |    0 |  1150 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |     0 |  3700 |    0 |  1200 |    0 |    80 |    0 |    40 |    0 |    60 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |     0 |  4000 |    0 |  1150 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |     0 |  3700 |    0 |  1200 |    0 |    80 |    0 |    40 |    0 |    60 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |     0 |  3400 |    0 |  1150 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |     0 |  3700 |    0 |  1200 |    0 |    80 |    0 |    40 |    0 |    60 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |     0 |  3400 |    0 |  1150 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     1 |    0 |     0 |    0 |     0 |     0 |  3150 |    0 |  1050 |    0 |    50 |    0 |    25 |    0 |    60 |
| X0Y4              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  3121 |  4000 | 1007 |  1150 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y4              |    2 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |  3442 |  3300 | 1101 |  1100 |    0 |    60 |    0 |    30 |    0 |    60 |
| X0Y5              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 10189 |  4000 | 2957 |  1150 |    0 |    60 |    1 |    30 |    0 |    60 |
| X1Y5              |    2 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |  5248 |  3300 | 1685 |  1100 |    0 |    60 |    0 |    30 |    0 |    60 |
| X0Y6              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  9476 |  4000 | 2548 |  1150 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y6              |    2 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |  5564 |  3300 | 1886 |  1100 |    0 |    60 |    0 |    30 |    0 |    60 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+-------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Global Clock Summary
---------------------------------------

+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y6 |  2 |  2 |
| Y5 |  2 |  2 |
| Y4 |  2 |  2 |
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


6. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+-------------+-------------+---------------+-------------+----------+----------------+----------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock       | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net             |
+-----------+-----------------+-------------------+-------------+-------------+---------------+-------------+----------+----------------+----------+-----------------+
| g0        | BUFG/O          | n/a               | sys_clk_pin |      10.000 | {0.000 5.000} |       37041 |        0 |              0 |        0 | Clock_IBUF_BUFG |
+-----------+-----------------+-------------------+-------------+-------------+---------------+-------------+----------+----------------+----------+-----------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+--------+-------+
|    | X0     | X1    |
+----+--------+-------+
| Y6 |   9476 |  5564 |
| Y5 |  10190 |  5248 |
| Y4 |   3121 |  3442 |
| Y3 |      0 |     0 |
| Y2 |      0 |     0 |
| Y1 |      0 |     0 |
| Y0 |      0 |     0 |
+----+--------+-------+


7. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| g1        | BUFG/O          | n/a               |       |             |               |       26698 |        0 |              0 |        0 | interconnect/snp_res_fifo/Memory_reg[115][msg][adr][0]_0_BUFG |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+---------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+-------+
|    | X0    | X1    |
+----+-------+-------+
| Y6 |  5843 |  4844 |
| Y5 |  5037 |  4550 |
| Y4 |  3055 |  3369 |
| Y3 |     0 |     0 |
| Y2 |     0 |     0 |
| Y1 |     0 |     0 |
| Y0 |     0 |     0 |
+----+-------+-------+


8. Clock Region Cell Placement per Global Clock: Region X0Y4
------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        3121 |               0 | 3121 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | Clock_IBUF_BUFG                                               |
| g1        | n/a   | BUFG/O          | None       |           0 |            3055 | 3055 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | interconnect/snp_res_fifo/Memory_reg[115][msg][adr][0]_0_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


9. Clock Region Cell Placement per Global Clock: Region X1Y4
------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        3442 |               0 | 3442 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | Clock_IBUF_BUFG                                               |
| g1        | n/a   | BUFG/O          | None       |           0 |            3369 | 3369 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | interconnect/snp_res_fifo/Memory_reg[115][msg][adr][0]_0_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


10. Clock Region Cell Placement per Global Clock: Region X0Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |       10190 |               0 | 10189 |      0 |    1 |   0 |  0 |    0 |   0 |       0 | Clock_IBUF_BUFG                                               |
| g1        | n/a   | BUFG/O          | None       |           0 |            5037 |  5036 |      0 |    1 |   0 |  0 |    0 |   0 |       0 | interconnect/snp_res_fifo/Memory_reg[115][msg][adr][0]_0_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


11. Clock Region Cell Placement per Global Clock: Region X1Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        5248 |               0 | 5248 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | Clock_IBUF_BUFG                                               |
| g1        | n/a   | BUFG/O          | None       |           0 |            4550 | 4550 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | interconnect/snp_res_fifo/Memory_reg[115][msg][adr][0]_0_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


12. Clock Region Cell Placement per Global Clock: Region X0Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        9476 |               0 | 9476 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | Clock_IBUF_BUFG                                               |
| g1        | n/a   | BUFG/O          | None       |           0 |            5843 | 5843 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | interconnect/snp_res_fifo/Memory_reg[115][msg][adr][0]_0_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


13. Clock Region Cell Placement per Global Clock: Region X1Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        5564 |               0 | 5564 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | Clock_IBUF_BUFG                                               |
| g1        | n/a   | BUFG/O          | None       |           0 |            4844 | 4844 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | interconnect/snp_res_fifo/Memory_reg[115][msg][adr][0]_0_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y1 [get_cells interconnect/snp_res_fifo/Memory_reg[115][msg][adr][0]_0_BUFG_inst]
set_property LOC BUFGCTRL_X0Y0 [get_cells Clock_IBUF_BUFG_inst]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y76 [get_ports Clock]

# Clock net "interconnect/snp_res_fifo/Memory_reg[115][msg][adr][0]_0_BUFG" driven by instance "interconnect/snp_res_fifo/Memory_reg[115][msg][adr][0]_0_BUFG_inst" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_interconnect/snp_res_fifo/Memory_reg[115][msg][adr][0]_0_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_interconnect/snp_res_fifo/Memory_reg[115][msg][adr][0]_0_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="interconnect/snp_res_fifo/Memory_reg[115][msg][adr][0]_0_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_interconnect/snp_res_fifo/Memory_reg[115][msg][adr][0]_0_BUFG}] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "Clock_IBUF_BUFG" driven by instance "Clock_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_Clock_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_Clock_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Clock_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_Clock_IBUF_BUFG}] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup
