Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr 12 16:14:03 2021
| Host         : FloresToWin running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sin_lut_v1_0_control_sets_placed.rpt
| Design       : sin_lut_v1_0
| Device       : xc7k70t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            2 |
|      5 |            1 |
|      6 |            1 |
|     14 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              57 |           40 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+--------------------------------------+--------------------------------------------+------------------+----------------+
|      Clock Signal     |             Enable Signal            |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+-----------------------+--------------------------------------+--------------------------------------------+------------------+----------------+
|  s_axi_aclk_IBUF_BUFG | sin_lut_v1_0_S_AXI_inst/axi_awready0 | sin_lut_v1_0_S_AXI_inst/axi_wready_i_1_n_0 |                1 |              3 |
|  s_axi_aclk_IBUF_BUFG | sin_lut_v1_0_S_AXI_inst/axi_arready0 | sin_lut_v1_0_S_AXI_inst/axi_wready_i_1_n_0 |                1 |              3 |
|  s_axi_aclk_IBUF_BUFG | sin_lut_v1_0_S_AXI_inst/p_1_in[31]   | sin_lut_v1_0_S_AXI_inst/axi_wready_i_1_n_0 |                2 |              5 |
|  s_axi_aclk_IBUF_BUFG |                                      | sin_lut_v1_0_S_AXI_inst/axi_wready_i_1_n_0 |                2 |              6 |
|  s_axi_aclk_IBUF_BUFG | sin_lut_v1_0_S_AXI_inst/p_1_in[7]    | sin_lut_v1_0_S_AXI_inst/axi_wready_i_1_n_0 |                6 |             14 |
|  s_axi_aclk_IBUF_BUFG | sin_lut_v1_0_S_AXI_inst/slv_reg_rden | sin_lut_v1_0_S_AXI_inst/axi_wready_i_1_n_0 |               30 |             32 |
+-----------------------+--------------------------------------+--------------------------------------------+------------------+----------------+


