
Seguidor_V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d704  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000488  0800d8e8  0800d8e8  0001d8e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dd70  0800dd70  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  0800dd70  0800dd70  0001dd70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dd78  0800dd78  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dd78  0800dd78  0001dd78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800dd7c  0800dd7c  0001dd7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  0800dd80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000025e8  20000080  0800de00  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002668  0800de00  00022668  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   000207c3  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004007  00000000  00000000  00040873  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001950  00000000  00000000  00044880  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000017b8  00000000  00000000  000461d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029af8  00000000  00000000  00047988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ce2d  00000000  00000000  00071480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001079b7  00000000  00000000  0008e2ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00195c64  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007624  00000000  00000000  00195cb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000080 	.word	0x20000080
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800d8cc 	.word	0x0800d8cc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000084 	.word	0x20000084
 800021c:	0800d8cc 	.word	0x0800d8cc

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b974 	b.w	8000f88 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468e      	mov	lr, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14d      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4694      	mov	ip, r2
 8000cca:	d969      	bls.n	8000da0 <__udivmoddi4+0xe8>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b152      	cbz	r2, 8000ce8 <__udivmoddi4+0x30>
 8000cd2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cd6:	f1c2 0120 	rsb	r1, r2, #32
 8000cda:	fa20 f101 	lsr.w	r1, r0, r1
 8000cde:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ce6:	4094      	lsls	r4, r2
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	0c21      	lsrs	r1, r4, #16
 8000cee:	fbbe f6f8 	udiv	r6, lr, r8
 8000cf2:	fa1f f78c 	uxth.w	r7, ip
 8000cf6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cfa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cfe:	fb06 f107 	mul.w	r1, r6, r7
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0e:	f080 811f 	bcs.w	8000f50 <__udivmoddi4+0x298>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 811c 	bls.w	8000f50 <__udivmoddi4+0x298>
 8000d18:	3e02      	subs	r6, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a5b      	subs	r3, r3, r1
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3310 	mls	r3, r8, r0, r3
 8000d28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d2c:	fb00 f707 	mul.w	r7, r0, r7
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	d90a      	bls.n	8000d4a <__udivmoddi4+0x92>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3c:	f080 810a 	bcs.w	8000f54 <__udivmoddi4+0x29c>
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	f240 8107 	bls.w	8000f54 <__udivmoddi4+0x29c>
 8000d46:	4464      	add	r4, ip
 8000d48:	3802      	subs	r0, #2
 8000d4a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4e:	1be4      	subs	r4, r4, r7
 8000d50:	2600      	movs	r6, #0
 8000d52:	b11d      	cbz	r5, 8000d5c <__udivmoddi4+0xa4>
 8000d54:	40d4      	lsrs	r4, r2
 8000d56:	2300      	movs	r3, #0
 8000d58:	e9c5 4300 	strd	r4, r3, [r5]
 8000d5c:	4631      	mov	r1, r6
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0xc2>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80ef 	beq.w	8000f4a <__udivmoddi4+0x292>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x160>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0xd4>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80f9 	bhi.w	8000f7e <__udivmoddi4+0x2c6>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	469e      	mov	lr, r3
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0e0      	beq.n	8000d5c <__udivmoddi4+0xa4>
 8000d9a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d9e:	e7dd      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000da0:	b902      	cbnz	r2, 8000da4 <__udivmoddi4+0xec>
 8000da2:	deff      	udf	#255	; 0xff
 8000da4:	fab2 f282 	clz	r2, r2
 8000da8:	2a00      	cmp	r2, #0
 8000daa:	f040 8092 	bne.w	8000ed2 <__udivmoddi4+0x21a>
 8000dae:	eba1 010c 	sub.w	r1, r1, ip
 8000db2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db6:	fa1f fe8c 	uxth.w	lr, ip
 8000dba:	2601      	movs	r6, #1
 8000dbc:	0c20      	lsrs	r0, r4, #16
 8000dbe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dc2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dc6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dca:	fb0e f003 	mul.w	r0, lr, r3
 8000dce:	4288      	cmp	r0, r1
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x12c>
 8000dd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x12a>
 8000ddc:	4288      	cmp	r0, r1
 8000dde:	f200 80cb 	bhi.w	8000f78 <__udivmoddi4+0x2c0>
 8000de2:	4643      	mov	r3, r8
 8000de4:	1a09      	subs	r1, r1, r0
 8000de6:	b2a4      	uxth	r4, r4
 8000de8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dec:	fb07 1110 	mls	r1, r7, r0, r1
 8000df0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000df4:	fb0e fe00 	mul.w	lr, lr, r0
 8000df8:	45a6      	cmp	lr, r4
 8000dfa:	d908      	bls.n	8000e0e <__udivmoddi4+0x156>
 8000dfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000e00:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e04:	d202      	bcs.n	8000e0c <__udivmoddi4+0x154>
 8000e06:	45a6      	cmp	lr, r4
 8000e08:	f200 80bb 	bhi.w	8000f82 <__udivmoddi4+0x2ca>
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e16:	e79c      	b.n	8000d52 <__udivmoddi4+0x9a>
 8000e18:	f1c6 0720 	rsb	r7, r6, #32
 8000e1c:	40b3      	lsls	r3, r6
 8000e1e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e22:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e26:	fa20 f407 	lsr.w	r4, r0, r7
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	431c      	orrs	r4, r3
 8000e30:	40f9      	lsrs	r1, r7
 8000e32:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e36:	fa00 f306 	lsl.w	r3, r0, r6
 8000e3a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e3e:	0c20      	lsrs	r0, r4, #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fb09 1118 	mls	r1, r9, r8, r1
 8000e48:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e4c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e50:	4288      	cmp	r0, r1
 8000e52:	fa02 f206 	lsl.w	r2, r2, r6
 8000e56:	d90b      	bls.n	8000e70 <__udivmoddi4+0x1b8>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e60:	f080 8088 	bcs.w	8000f74 <__udivmoddi4+0x2bc>
 8000e64:	4288      	cmp	r0, r1
 8000e66:	f240 8085 	bls.w	8000f74 <__udivmoddi4+0x2bc>
 8000e6a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e78:	fb09 1110 	mls	r1, r9, r0, r1
 8000e7c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e80:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e84:	458e      	cmp	lr, r1
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x1e2>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e90:	d26c      	bcs.n	8000f6c <__udivmoddi4+0x2b4>
 8000e92:	458e      	cmp	lr, r1
 8000e94:	d96a      	bls.n	8000f6c <__udivmoddi4+0x2b4>
 8000e96:	3802      	subs	r0, #2
 8000e98:	4461      	add	r1, ip
 8000e9a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e9e:	fba0 9402 	umull	r9, r4, r0, r2
 8000ea2:	eba1 010e 	sub.w	r1, r1, lr
 8000ea6:	42a1      	cmp	r1, r4
 8000ea8:	46c8      	mov	r8, r9
 8000eaa:	46a6      	mov	lr, r4
 8000eac:	d356      	bcc.n	8000f5c <__udivmoddi4+0x2a4>
 8000eae:	d053      	beq.n	8000f58 <__udivmoddi4+0x2a0>
 8000eb0:	b15d      	cbz	r5, 8000eca <__udivmoddi4+0x212>
 8000eb2:	ebb3 0208 	subs.w	r2, r3, r8
 8000eb6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eba:	fa01 f707 	lsl.w	r7, r1, r7
 8000ebe:	fa22 f306 	lsr.w	r3, r2, r6
 8000ec2:	40f1      	lsrs	r1, r6
 8000ec4:	431f      	orrs	r7, r3
 8000ec6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eca:	2600      	movs	r6, #0
 8000ecc:	4631      	mov	r1, r6
 8000ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed2:	f1c2 0320 	rsb	r3, r2, #32
 8000ed6:	40d8      	lsrs	r0, r3
 8000ed8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000edc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ee0:	4091      	lsls	r1, r2
 8000ee2:	4301      	orrs	r1, r0
 8000ee4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee8:	fa1f fe8c 	uxth.w	lr, ip
 8000eec:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ef0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ef4:	0c0b      	lsrs	r3, r1, #16
 8000ef6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000efa:	fb00 f60e 	mul.w	r6, r0, lr
 8000efe:	429e      	cmp	r6, r3
 8000f00:	fa04 f402 	lsl.w	r4, r4, r2
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x260>
 8000f06:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f0e:	d22f      	bcs.n	8000f70 <__udivmoddi4+0x2b8>
 8000f10:	429e      	cmp	r6, r3
 8000f12:	d92d      	bls.n	8000f70 <__udivmoddi4+0x2b8>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4463      	add	r3, ip
 8000f18:	1b9b      	subs	r3, r3, r6
 8000f1a:	b289      	uxth	r1, r1
 8000f1c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f20:	fb07 3316 	mls	r3, r7, r6, r3
 8000f24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f28:	fb06 f30e 	mul.w	r3, r6, lr
 8000f2c:	428b      	cmp	r3, r1
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x28a>
 8000f30:	eb1c 0101 	adds.w	r1, ip, r1
 8000f34:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f38:	d216      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d914      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3e:	3e02      	subs	r6, #2
 8000f40:	4461      	add	r1, ip
 8000f42:	1ac9      	subs	r1, r1, r3
 8000f44:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f48:	e738      	b.n	8000dbc <__udivmoddi4+0x104>
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e705      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e3      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6f8      	b.n	8000d4a <__udivmoddi4+0x92>
 8000f58:	454b      	cmp	r3, r9
 8000f5a:	d2a9      	bcs.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f5c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f60:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7a3      	b.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f68:	4646      	mov	r6, r8
 8000f6a:	e7ea      	b.n	8000f42 <__udivmoddi4+0x28a>
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	e794      	b.n	8000e9a <__udivmoddi4+0x1e2>
 8000f70:	4640      	mov	r0, r8
 8000f72:	e7d1      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f74:	46d0      	mov	r8, sl
 8000f76:	e77b      	b.n	8000e70 <__udivmoddi4+0x1b8>
 8000f78:	3b02      	subs	r3, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	e732      	b.n	8000de4 <__udivmoddi4+0x12c>
 8000f7e:	4630      	mov	r0, r6
 8000f80:	e709      	b.n	8000d96 <__udivmoddi4+0xde>
 8000f82:	4464      	add	r4, ip
 8000f84:	3802      	subs	r0, #2
 8000f86:	e742      	b.n	8000e0e <__udivmoddi4+0x156>

08000f88 <__aeabi_idiv0>:
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
	HAL_UART_Receive_IT(&huart1, (uint8_t *)&cData, sizeof(cData));
 8000f90:	2201      	movs	r2, #1
 8000f92:	491f      	ldr	r1, [pc, #124]	; (8001010 <MX_FREERTOS_Init+0x84>)
 8000f94:	481f      	ldr	r0, [pc, #124]	; (8001014 <MX_FREERTOS_Init+0x88>)
 8000f96:	f005 fab5 	bl	8006504 <HAL_UART_Receive_IT>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of SemaphoreMovimenta */
  SemaphoreMovimentaHandle = osSemaphoreNew(1, 1, &SemaphoreMovimenta_attributes);
 8000f9a:	4a1f      	ldr	r2, [pc, #124]	; (8001018 <MX_FREERTOS_Init+0x8c>)
 8000f9c:	2101      	movs	r1, #1
 8000f9e:	2001      	movs	r0, #1
 8000fa0:	f007 fb6b 	bl	800867a <osSemaphoreNew>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	4a1d      	ldr	r2, [pc, #116]	; (800101c <MX_FREERTOS_Init+0x90>)
 8000fa8:	6013      	str	r3, [r2, #0]

  /* creation of SemaphoreComunica */
  SemaphoreComunicaHandle = osSemaphoreNew(1, 1, &SemaphoreComunica_attributes);
 8000faa:	4a1d      	ldr	r2, [pc, #116]	; (8001020 <MX_FREERTOS_Init+0x94>)
 8000fac:	2101      	movs	r1, #1
 8000fae:	2001      	movs	r0, #1
 8000fb0:	f007 fb63 	bl	800867a <osSemaphoreNew>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	4a1b      	ldr	r2, [pc, #108]	; (8001024 <MX_FREERTOS_Init+0x98>)
 8000fb8:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Utrassom */
  UtrassomHandle = osThreadNew(FunctionUltrassom, NULL, &Utrassom_attributes);
 8000fba:	4a1b      	ldr	r2, [pc, #108]	; (8001028 <MX_FREERTOS_Init+0x9c>)
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	481b      	ldr	r0, [pc, #108]	; (800102c <MX_FREERTOS_Init+0xa0>)
 8000fc0:	f007 faae 	bl	8008520 <osThreadNew>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	4a1a      	ldr	r2, [pc, #104]	; (8001030 <MX_FREERTOS_Init+0xa4>)
 8000fc8:	6013      	str	r3, [r2, #0]

  /* creation of Comunica */
  ComunicaHandle = osThreadNew(FunctionComunica, NULL, &Comunica_attributes);
 8000fca:	4a1a      	ldr	r2, [pc, #104]	; (8001034 <MX_FREERTOS_Init+0xa8>)
 8000fcc:	2100      	movs	r1, #0
 8000fce:	481a      	ldr	r0, [pc, #104]	; (8001038 <MX_FREERTOS_Init+0xac>)
 8000fd0:	f007 faa6 	bl	8008520 <osThreadNew>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	4a19      	ldr	r2, [pc, #100]	; (800103c <MX_FREERTOS_Init+0xb0>)
 8000fd8:	6013      	str	r3, [r2, #0]

  /* creation of Seguidor */
  SeguidorHandle = osThreadNew(FunctionSeguidor, NULL, &Seguidor_attributes);
 8000fda:	4a19      	ldr	r2, [pc, #100]	; (8001040 <MX_FREERTOS_Init+0xb4>)
 8000fdc:	2100      	movs	r1, #0
 8000fde:	4819      	ldr	r0, [pc, #100]	; (8001044 <MX_FREERTOS_Init+0xb8>)
 8000fe0:	f007 fa9e 	bl	8008520 <osThreadNew>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	4a18      	ldr	r2, [pc, #96]	; (8001048 <MX_FREERTOS_Init+0xbc>)
 8000fe8:	6013      	str	r3, [r2, #0]

  /* creation of Motores */
  MotoresHandle = osThreadNew(FunctionAtivarMotores, NULL, &Motores_attributes);
 8000fea:	4a18      	ldr	r2, [pc, #96]	; (800104c <MX_FREERTOS_Init+0xc0>)
 8000fec:	2100      	movs	r1, #0
 8000fee:	4818      	ldr	r0, [pc, #96]	; (8001050 <MX_FREERTOS_Init+0xc4>)
 8000ff0:	f007 fa96 	bl	8008520 <osThreadNew>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	4a17      	ldr	r2, [pc, #92]	; (8001054 <MX_FREERTOS_Init+0xc8>)
 8000ff8:	6013      	str	r3, [r2, #0]

  /* creation of Odometria */
  OdometriaHandle = osThreadNew(FunctionOdometria, NULL, &Odometria_attributes);
 8000ffa:	4a17      	ldr	r2, [pc, #92]	; (8001058 <MX_FREERTOS_Init+0xcc>)
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	4817      	ldr	r0, [pc, #92]	; (800105c <MX_FREERTOS_Init+0xd0>)
 8001000:	f007 fa8e 	bl	8008520 <osThreadNew>
 8001004:	4603      	mov	r3, r0
 8001006:	4a16      	ldr	r2, [pc, #88]	; (8001060 <MX_FREERTOS_Init+0xd4>)
 8001008:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 800100a:	bf00      	nop
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	20000008 	.word	0x20000008
 8001014:	200003bc 	.word	0x200003bc
 8001018:	0800da74 	.word	0x0800da74
 800101c:	20000164 	.word	0x20000164
 8001020:	0800da84 	.word	0x0800da84
 8001024:	20000168 	.word	0x20000168
 8001028:	0800d9c0 	.word	0x0800d9c0
 800102c:	08001065 	.word	0x08001065
 8001030:	20000150 	.word	0x20000150
 8001034:	0800d9e4 	.word	0x0800d9e4
 8001038:	080010b5 	.word	0x080010b5
 800103c:	20000154 	.word	0x20000154
 8001040:	0800da08 	.word	0x0800da08
 8001044:	08001249 	.word	0x08001249
 8001048:	20000158 	.word	0x20000158
 800104c:	0800da2c 	.word	0x0800da2c
 8001050:	08001469 	.word	0x08001469
 8001054:	2000015c 	.word	0x2000015c
 8001058:	0800da50 	.word	0x0800da50
 800105c:	08001721 	.word	0x08001721
 8001060:	20000160 	.word	0x20000160

08001064 <FunctionUltrassom>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_FunctionUltrassom */
void FunctionUltrassom(void *argument)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN FunctionUltrassom */
	HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_3);
 800106c:	2108      	movs	r1, #8
 800106e:	4810      	ldr	r0, [pc, #64]	; (80010b0 <FunctionUltrassom+0x4c>)
 8001070:	f003 fcd0 	bl	8004a14 <HAL_TIM_IC_Start_IT>
  /* Infinite loop */
	for(;;)
	{
		__HAL_TIM_ENABLE_IT(&htim1, TIM_CHANNEL_3);
 8001074:	4b0e      	ldr	r3, [pc, #56]	; (80010b0 <FunctionUltrassom+0x4c>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	68da      	ldr	r2, [r3, #12]
 800107a:	4b0d      	ldr	r3, [pc, #52]	; (80010b0 <FunctionUltrassom+0x4c>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f042 0208 	orr.w	r2, r2, #8
 8001082:	60da      	str	r2, [r3, #12]
		HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, 1);
 8001084:	2201      	movs	r2, #1
 8001086:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800108a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800108e:	f002 f977 	bl	8003380 <HAL_GPIO_WritePin>
		osDelay(10);
 8001092:	200a      	movs	r0, #10
 8001094:	f007 fad6 	bl	8008644 <osDelay>
		HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, 0);
 8001098:	2200      	movs	r2, #0
 800109a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800109e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010a2:	f002 f96d 	bl	8003380 <HAL_GPIO_WritePin>
		osDelay(500);
 80010a6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80010aa:	f007 facb 	bl	8008644 <osDelay>
		__HAL_TIM_ENABLE_IT(&htim1, TIM_CHANNEL_3);
 80010ae:	e7e1      	b.n	8001074 <FunctionUltrassom+0x10>
 80010b0:	200001b0 	.word	0x200001b0

080010b4 <FunctionComunica>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_FunctionComunica */
void FunctionComunica(void *argument)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b08c      	sub	sp, #48	; 0x30
 80010b8:	af04      	add	r7, sp, #16
 80010ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN FunctionComunica */
	HAL_GPIO_WritePin(HC05_EN_GPIO_Port, HC05_EN_Pin, 1);
 80010bc:	2201      	movs	r2, #1
 80010be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010c2:	4851      	ldr	r0, [pc, #324]	; (8001208 <FunctionComunica+0x154>)
 80010c4:	f002 f95c 	bl	8003380 <HAL_GPIO_WritePin>
  /* Infinite loop */
  for(;;)
  {
	  osSemaphoreAcquire(SemaphoreComunicaHandle, 200);
 80010c8:	4b50      	ldr	r3, [pc, #320]	; (800120c <FunctionComunica+0x158>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	21c8      	movs	r1, #200	; 0xc8
 80010ce:	4618      	mov	r0, r3
 80010d0:	f007 fb5c 	bl	800878c <osSemaphoreAcquire>

	  if(uiBloqueado){
 80010d4:	4b4e      	ldr	r3, [pc, #312]	; (8001210 <FunctionComunica+0x15c>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d023      	beq.n	8001124 <FunctionComunica+0x70>
		  int dist1 = (int)fDistancia;
 80010dc:	4b4d      	ldr	r3, [pc, #308]	; (8001214 <FunctionComunica+0x160>)
 80010de:	edd3 7a00 	vldr	s15, [r3]
 80010e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010e6:	ee17 3a90 	vmov	r3, s15
 80010ea:	60fb      	str	r3, [r7, #12]
		  int dist2 = (fDistancia-(int)fDistancia)*100;
 80010ec:	4b49      	ldr	r3, [pc, #292]	; (8001214 <FunctionComunica+0x160>)
 80010ee:	ed93 7a00 	vldr	s14, [r3]
 80010f2:	4b48      	ldr	r3, [pc, #288]	; (8001214 <FunctionComunica+0x160>)
 80010f4:	edd3 7a00 	vldr	s15, [r3]
 80010f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001100:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001104:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8001218 <FunctionComunica+0x164>
 8001108:	ee67 7a87 	vmul.f32	s15, s15, s14
 800110c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001110:	ee17 3a90 	vmov	r3, s15
 8001114:	60bb      	str	r3, [r7, #8]

		  sprintf(cMostrar,"Blockeado: %d.%02d\r \n ",dist1,dist2);
 8001116:	68bb      	ldr	r3, [r7, #8]
 8001118:	68fa      	ldr	r2, [r7, #12]
 800111a:	4940      	ldr	r1, [pc, #256]	; (800121c <FunctionComunica+0x168>)
 800111c:	4840      	ldr	r0, [pc, #256]	; (8001220 <FunctionComunica+0x16c>)
 800111e:	f00a f8c1 	bl	800b2a4 <siprintf>
 8001122:	e05c      	b.n	80011de <FunctionComunica+0x12a>
	  } else if(!uiStart){
 8001124:	4b3f      	ldr	r3, [pc, #252]	; (8001224 <FunctionComunica+0x170>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d104      	bne.n	8001136 <FunctionComunica+0x82>
		  sprintf(cMostrar,"Aguardando Start!! \r \n ");
 800112c:	493e      	ldr	r1, [pc, #248]	; (8001228 <FunctionComunica+0x174>)
 800112e:	483c      	ldr	r0, [pc, #240]	; (8001220 <FunctionComunica+0x16c>)
 8001130:	f00a f8b8 	bl	800b2a4 <siprintf>
 8001134:	e053      	b.n	80011de <FunctionComunica+0x12a>
	  } else{
		  int valor1 = (int)VE;
 8001136:	4b3d      	ldr	r3, [pc, #244]	; (800122c <FunctionComunica+0x178>)
 8001138:	edd3 7a00 	vldr	s15, [r3]
 800113c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001140:	ee17 3a90 	vmov	r3, s15
 8001144:	61fb      	str	r3, [r7, #28]
		  int valor2 = (VE-(int)VE)*100;
 8001146:	4b39      	ldr	r3, [pc, #228]	; (800122c <FunctionComunica+0x178>)
 8001148:	ed93 7a00 	vldr	s14, [r3]
 800114c:	4b37      	ldr	r3, [pc, #220]	; (800122c <FunctionComunica+0x178>)
 800114e:	edd3 7a00 	vldr	s15, [r3]
 8001152:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001156:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800115a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800115e:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8001218 <FunctionComunica+0x164>
 8001162:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001166:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800116a:	ee17 3a90 	vmov	r3, s15
 800116e:	61bb      	str	r3, [r7, #24]

		  int valor3 = (int)VD;
 8001170:	4b2f      	ldr	r3, [pc, #188]	; (8001230 <FunctionComunica+0x17c>)
 8001172:	edd3 7a00 	vldr	s15, [r3]
 8001176:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800117a:	ee17 3a90 	vmov	r3, s15
 800117e:	617b      	str	r3, [r7, #20]
		  int valor4 = (VD-(int)VD)*100;
 8001180:	4b2b      	ldr	r3, [pc, #172]	; (8001230 <FunctionComunica+0x17c>)
 8001182:	ed93 7a00 	vldr	s14, [r3]
 8001186:	4b2a      	ldr	r3, [pc, #168]	; (8001230 <FunctionComunica+0x17c>)
 8001188:	edd3 7a00 	vldr	s15, [r3]
 800118c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001190:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001194:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001198:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8001218 <FunctionComunica+0x164>
 800119c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011a4:	ee17 3a90 	vmov	r3, s15
 80011a8:	613b      	str	r3, [r7, #16]

		  sprintf(cMostrar,"MotorE: %d.%02d(%d) -- MotorD: %d.%02d(%d) \r \n ",
 80011aa:	4b22      	ldr	r3, [pc, #136]	; (8001234 <FunctionComunica+0x180>)
 80011ac:	edd3 7a00 	vldr	s15, [r3]
 80011b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011b4:	ee17 2a90 	vmov	r2, s15
 80011b8:	4b1f      	ldr	r3, [pc, #124]	; (8001238 <FunctionComunica+0x184>)
 80011ba:	edd3 7a00 	vldr	s15, [r3]
 80011be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011c2:	ee17 3a90 	vmov	r3, s15
 80011c6:	9303      	str	r3, [sp, #12]
 80011c8:	693b      	ldr	r3, [r7, #16]
 80011ca:	9302      	str	r3, [sp, #8]
 80011cc:	697b      	ldr	r3, [r7, #20]
 80011ce:	9301      	str	r3, [sp, #4]
 80011d0:	9200      	str	r2, [sp, #0]
 80011d2:	69bb      	ldr	r3, [r7, #24]
 80011d4:	69fa      	ldr	r2, [r7, #28]
 80011d6:	4919      	ldr	r1, [pc, #100]	; (800123c <FunctionComunica+0x188>)
 80011d8:	4811      	ldr	r0, [pc, #68]	; (8001220 <FunctionComunica+0x16c>)
 80011da:	f00a f863 	bl	800b2a4 <siprintf>
				  valor1,valor2,(int)PIDVAL_E,valor3,valor4,(int)PIDVAL_D);
	  }

	  HAL_UART_Transmit(&huart1, (uint8_t*)cMostrar, sizeof(cMostrar), 100);
 80011de:	2364      	movs	r3, #100	; 0x64
 80011e0:	2264      	movs	r2, #100	; 0x64
 80011e2:	490f      	ldr	r1, [pc, #60]	; (8001220 <FunctionComunica+0x16c>)
 80011e4:	4816      	ldr	r0, [pc, #88]	; (8001240 <FunctionComunica+0x18c>)
 80011e6:	f005 f8f7 	bl	80063d8 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&hlpuart1, (uint8_t*)cMostrar, sizeof(cMostrar), 100);
 80011ea:	2364      	movs	r3, #100	; 0x64
 80011ec:	2264      	movs	r2, #100	; 0x64
 80011ee:	490c      	ldr	r1, [pc, #48]	; (8001220 <FunctionComunica+0x16c>)
 80011f0:	4814      	ldr	r0, [pc, #80]	; (8001244 <FunctionComunica+0x190>)
 80011f2:	f005 f8f1 	bl	80063d8 <HAL_UART_Transmit>

	  osSemaphoreRelease(SemaphoreComunicaHandle);
 80011f6:	4b05      	ldr	r3, [pc, #20]	; (800120c <FunctionComunica+0x158>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4618      	mov	r0, r3
 80011fc:	f007 fb18 	bl	8008830 <osSemaphoreRelease>
	  osDelay(100);
 8001200:	2064      	movs	r0, #100	; 0x64
 8001202:	f007 fa1f 	bl	8008644 <osDelay>
	  osSemaphoreAcquire(SemaphoreComunicaHandle, 200);
 8001206:	e75f      	b.n	80010c8 <FunctionComunica+0x14>
 8001208:	48000400 	.word	0x48000400
 800120c:	20000168 	.word	0x20000168
 8001210:	200000e4 	.word	0x200000e4
 8001214:	200000a8 	.word	0x200000a8
 8001218:	42c80000 	.word	0x42c80000
 800121c:	0800d948 	.word	0x0800d948
 8001220:	200000ec 	.word	0x200000ec
 8001224:	200000e0 	.word	0x200000e0
 8001228:	0800d960 	.word	0x0800d960
 800122c:	200000b4 	.word	0x200000b4
 8001230:	200000b8 	.word	0x200000b8
 8001234:	200000c0 	.word	0x200000c0
 8001238:	200000bc 	.word	0x200000bc
 800123c:	0800d978 	.word	0x0800d978
 8001240:	200003bc 	.word	0x200003bc
 8001244:	2000032c 	.word	0x2000032c

08001248 <FunctionSeguidor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_FunctionSeguidor */
void FunctionSeguidor(void *argument)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b084      	sub	sp, #16
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN FunctionSeguidor */
  /* Infinite loop */
  for(;;)
  {
    uint8_t uiS2 = HAL_GPIO_ReadPin(S2_GPIO_Port, S2_Pin);
 8001250:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001254:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001258:	f002 f87a 	bl	8003350 <HAL_GPIO_ReadPin>
 800125c:	4603      	mov	r3, r0
 800125e:	73fb      	strb	r3, [r7, #15]
    uint8_t uiS3 = HAL_GPIO_ReadPin(S3_GPIO_Port, S3_Pin);
 8001260:	2120      	movs	r1, #32
 8001262:	4877      	ldr	r0, [pc, #476]	; (8001440 <FunctionSeguidor+0x1f8>)
 8001264:	f002 f874 	bl	8003350 <HAL_GPIO_ReadPin>
 8001268:	4603      	mov	r3, r0
 800126a:	73bb      	strb	r3, [r7, #14]
    uint8_t uiS4 = HAL_GPIO_ReadPin(S4_GPIO_Port, S4_Pin);
 800126c:	2140      	movs	r1, #64	; 0x40
 800126e:	4874      	ldr	r0, [pc, #464]	; (8001440 <FunctionSeguidor+0x1f8>)
 8001270:	f002 f86e 	bl	8003350 <HAL_GPIO_ReadPin>
 8001274:	4603      	mov	r3, r0
 8001276:	737b      	strb	r3, [r7, #13]

    //uint8_t uiNEAR = HAL_GPIO_ReadPin(NEAR_GPIO_Port, NEAR_Pin);
    //uint8_t uiCLP = HAL_GPIO_ReadPin(CLP_GPIO_Port, CLP_Pin);
    uint8_t uiBTN = HAL_GPIO_ReadPin(BTN1_GPIO_Port, BTN1_Pin);
 8001278:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800127c:	4870      	ldr	r0, [pc, #448]	; (8001440 <FunctionSeguidor+0x1f8>)
 800127e:	f002 f867 	bl	8003350 <HAL_GPIO_ReadPin>
 8001282:	4603      	mov	r3, r0
 8001284:	733b      	strb	r3, [r7, #12]

    osSemaphoreAcquire(SemaphoreMovimentaHandle, 200);
 8001286:	4b6f      	ldr	r3, [pc, #444]	; (8001444 <FunctionSeguidor+0x1fc>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	21c8      	movs	r1, #200	; 0xc8
 800128c:	4618      	mov	r0, r3
 800128e:	f007 fa7d 	bl	800878c <osSemaphoreAcquire>

    if(uiBloqueado){
 8001292:	4b6d      	ldr	r3, [pc, #436]	; (8001448 <FunctionSeguidor+0x200>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d016      	beq.n	80012c8 <FunctionSeguidor+0x80>
    	fVelocidadeRefD = 0;
 800129a:	4b6c      	ldr	r3, [pc, #432]	; (800144c <FunctionSeguidor+0x204>)
 800129c:	f04f 0200 	mov.w	r2, #0
 80012a0:	601a      	str	r2, [r3, #0]
		fVelocidadeRefE = 0;
 80012a2:	4b6b      	ldr	r3, [pc, #428]	; (8001450 <FunctionSeguidor+0x208>)
 80012a4:	f04f 0200 	mov.w	r2, #0
 80012a8:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_SET);
 80012aa:	2201      	movs	r2, #1
 80012ac:	2104      	movs	r1, #4
 80012ae:	4869      	ldr	r0, [pc, #420]	; (8001454 <FunctionSeguidor+0x20c>)
 80012b0:	f002 f866 	bl	8003380 <HAL_GPIO_WritePin>
		osDelay(500);
 80012b4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012b8:	f007 f9c4 	bl	8008644 <osDelay>
		HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_RESET);
 80012bc:	2200      	movs	r2, #0
 80012be:	2104      	movs	r1, #4
 80012c0:	4864      	ldr	r0, [pc, #400]	; (8001454 <FunctionSeguidor+0x20c>)
 80012c2:	f002 f85d 	bl	8003380 <HAL_GPIO_WritePin>
 80012c6:	e0b1      	b.n	800142c <FunctionSeguidor+0x1e4>
    }else if(uiBTN){
 80012c8:	7b3b      	ldrb	r3, [r7, #12]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d027      	beq.n	800131e <FunctionSeguidor+0xd6>
    	uiStart = uiStart?0:1;
 80012ce:	4b62      	ldr	r3, [pc, #392]	; (8001458 <FunctionSeguidor+0x210>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	bf0c      	ite	eq
 80012d6:	2301      	moveq	r3, #1
 80012d8:	2300      	movne	r3, #0
 80012da:	b2db      	uxtb	r3, r3
 80012dc:	461a      	mov	r2, r3
 80012de:	4b5e      	ldr	r3, [pc, #376]	; (8001458 <FunctionSeguidor+0x210>)
 80012e0:	601a      	str	r2, [r3, #0]
    	countSeguidor = 0;
 80012e2:	4b5e      	ldr	r3, [pc, #376]	; (800145c <FunctionSeguidor+0x214>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	601a      	str	r2, [r3, #0]
    	fVelocidadeRefD = 0;
 80012e8:	4b58      	ldr	r3, [pc, #352]	; (800144c <FunctionSeguidor+0x204>)
 80012ea:	f04f 0200 	mov.w	r2, #0
 80012ee:	601a      	str	r2, [r3, #0]
    	fVelocidadeRefE = 0;
 80012f0:	4b57      	ldr	r3, [pc, #348]	; (8001450 <FunctionSeguidor+0x208>)
 80012f2:	f04f 0200 	mov.w	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
    	HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_SET);
 80012f8:	2201      	movs	r2, #1
 80012fa:	2104      	movs	r1, #4
 80012fc:	4855      	ldr	r0, [pc, #340]	; (8001454 <FunctionSeguidor+0x20c>)
 80012fe:	f002 f83f 	bl	8003380 <HAL_GPIO_WritePin>
    	osDelay(500);
 8001302:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001306:	f007 f99d 	bl	8008644 <osDelay>
    	HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_RESET);
 800130a:	2200      	movs	r2, #0
 800130c:	2104      	movs	r1, #4
 800130e:	4851      	ldr	r0, [pc, #324]	; (8001454 <FunctionSeguidor+0x20c>)
 8001310:	f002 f836 	bl	8003380 <HAL_GPIO_WritePin>
    	osDelay(500);
 8001314:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001318:	f007 f994 	bl	8008644 <osDelay>
 800131c:	e086      	b.n	800142c <FunctionSeguidor+0x1e4>
    }else if(uiStart && countSeguidor < 50){
 800131e:	4b4e      	ldr	r3, [pc, #312]	; (8001458 <FunctionSeguidor+0x210>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d078      	beq.n	8001418 <FunctionSeguidor+0x1d0>
 8001326:	4b4d      	ldr	r3, [pc, #308]	; (800145c <FunctionSeguidor+0x214>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	2b31      	cmp	r3, #49	; 0x31
 800132c:	d874      	bhi.n	8001418 <FunctionSeguidor+0x1d0>
    	if(uiS2 && uiS3 && !uiS4){
 800132e:	7bfb      	ldrb	r3, [r7, #15]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d011      	beq.n	8001358 <FunctionSeguidor+0x110>
 8001334:	7bbb      	ldrb	r3, [r7, #14]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d00e      	beq.n	8001358 <FunctionSeguidor+0x110>
 800133a:	7b7b      	ldrb	r3, [r7, #13]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d10b      	bne.n	8001358 <FunctionSeguidor+0x110>
    		countSeguidor = 0;
 8001340:	4b46      	ldr	r3, [pc, #280]	; (800145c <FunctionSeguidor+0x214>)
 8001342:	2200      	movs	r2, #0
 8001344:	601a      	str	r2, [r3, #0]
			fVelocidadeRefE = uiVelocidade;
 8001346:	4b46      	ldr	r3, [pc, #280]	; (8001460 <FunctionSeguidor+0x218>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	4a41      	ldr	r2, [pc, #260]	; (8001450 <FunctionSeguidor+0x208>)
 800134c:	6013      	str	r3, [r2, #0]
			fVelocidadeRefD = 0;
 800134e:	4b3f      	ldr	r3, [pc, #252]	; (800144c <FunctionSeguidor+0x204>)
 8001350:	f04f 0200 	mov.w	r2, #0
 8001354:	601a      	str	r2, [r3, #0]
 8001356:	e050      	b.n	80013fa <FunctionSeguidor+0x1b2>
		}else if(!uiS2 && uiS3 && uiS4){
 8001358:	7bfb      	ldrb	r3, [r7, #15]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d111      	bne.n	8001382 <FunctionSeguidor+0x13a>
 800135e:	7bbb      	ldrb	r3, [r7, #14]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d00e      	beq.n	8001382 <FunctionSeguidor+0x13a>
 8001364:	7b7b      	ldrb	r3, [r7, #13]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d00b      	beq.n	8001382 <FunctionSeguidor+0x13a>
			countSeguidor = 0;
 800136a:	4b3c      	ldr	r3, [pc, #240]	; (800145c <FunctionSeguidor+0x214>)
 800136c:	2200      	movs	r2, #0
 800136e:	601a      	str	r2, [r3, #0]
			fVelocidadeRefE = 0;
 8001370:	4b37      	ldr	r3, [pc, #220]	; (8001450 <FunctionSeguidor+0x208>)
 8001372:	f04f 0200 	mov.w	r2, #0
 8001376:	601a      	str	r2, [r3, #0]
			fVelocidadeRefD = uiVelocidade;
 8001378:	4b39      	ldr	r3, [pc, #228]	; (8001460 <FunctionSeguidor+0x218>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a33      	ldr	r2, [pc, #204]	; (800144c <FunctionSeguidor+0x204>)
 800137e:	6013      	str	r3, [r2, #0]
 8001380:	e03b      	b.n	80013fa <FunctionSeguidor+0x1b2>
		}else if(uiS2 && !uiS3 && uiS4){
 8001382:	7bfb      	ldrb	r3, [r7, #15]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d011      	beq.n	80013ac <FunctionSeguidor+0x164>
 8001388:	7bbb      	ldrb	r3, [r7, #14]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d10e      	bne.n	80013ac <FunctionSeguidor+0x164>
 800138e:	7b7b      	ldrb	r3, [r7, #13]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d00b      	beq.n	80013ac <FunctionSeguidor+0x164>
			countSeguidor = 0;
 8001394:	4b31      	ldr	r3, [pc, #196]	; (800145c <FunctionSeguidor+0x214>)
 8001396:	2200      	movs	r2, #0
 8001398:	601a      	str	r2, [r3, #0]
			fVelocidadeRefD = uiVelocidade;
 800139a:	4b31      	ldr	r3, [pc, #196]	; (8001460 <FunctionSeguidor+0x218>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	4a2b      	ldr	r2, [pc, #172]	; (800144c <FunctionSeguidor+0x204>)
 80013a0:	6013      	str	r3, [r2, #0]
			fVelocidadeRefE = uiVelocidade;
 80013a2:	4b2f      	ldr	r3, [pc, #188]	; (8001460 <FunctionSeguidor+0x218>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4a2a      	ldr	r2, [pc, #168]	; (8001450 <FunctionSeguidor+0x208>)
 80013a8:	6013      	str	r3, [r2, #0]
 80013aa:	e026      	b.n	80013fa <FunctionSeguidor+0x1b2>
		}else if(!uiS2 && !uiS3 && !uiS4){
 80013ac:	7bfb      	ldrb	r3, [r7, #15]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d123      	bne.n	80013fa <FunctionSeguidor+0x1b2>
 80013b2:	7bbb      	ldrb	r3, [r7, #14]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d120      	bne.n	80013fa <FunctionSeguidor+0x1b2>
 80013b8:	7b7b      	ldrb	r3, [r7, #13]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d11d      	bne.n	80013fa <FunctionSeguidor+0x1b2>
			countSeguidor = 0;
 80013be:	4b27      	ldr	r3, [pc, #156]	; (800145c <FunctionSeguidor+0x214>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]
			fVelocidadeRefD = 0;
 80013c4:	4b21      	ldr	r3, [pc, #132]	; (800144c <FunctionSeguidor+0x204>)
 80013c6:	f04f 0200 	mov.w	r2, #0
 80013ca:	601a      	str	r2, [r3, #0]
			fVelocidadeRefE = 0;
 80013cc:	4b20      	ldr	r3, [pc, #128]	; (8001450 <FunctionSeguidor+0x208>)
 80013ce:	f04f 0200 	mov.w	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
			uiStart = 0;
 80013d4:	4b20      	ldr	r3, [pc, #128]	; (8001458 <FunctionSeguidor+0x210>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_SET);
 80013da:	2201      	movs	r2, #1
 80013dc:	2104      	movs	r1, #4
 80013de:	481d      	ldr	r0, [pc, #116]	; (8001454 <FunctionSeguidor+0x20c>)
 80013e0:	f001 ffce 	bl	8003380 <HAL_GPIO_WritePin>
			osDelay(100);
 80013e4:	2064      	movs	r0, #100	; 0x64
 80013e6:	f007 f92d 	bl	8008644 <osDelay>
			HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_RESET);
 80013ea:	2200      	movs	r2, #0
 80013ec:	2104      	movs	r1, #4
 80013ee:	4819      	ldr	r0, [pc, #100]	; (8001454 <FunctionSeguidor+0x20c>)
 80013f0:	f001 ffc6 	bl	8003380 <HAL_GPIO_WritePin>
			osDelay(100);
 80013f4:	2064      	movs	r0, #100	; 0x64
 80013f6:	f007 f925 	bl	8008644 <osDelay>
		}
    	if(uiS2 && uiS3 && uiS4){
 80013fa:	7bfb      	ldrb	r3, [r7, #15]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d014      	beq.n	800142a <FunctionSeguidor+0x1e2>
 8001400:	7bbb      	ldrb	r3, [r7, #14]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d011      	beq.n	800142a <FunctionSeguidor+0x1e2>
 8001406:	7b7b      	ldrb	r3, [r7, #13]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d00e      	beq.n	800142a <FunctionSeguidor+0x1e2>
    		countSeguidor++;
 800140c:	4b13      	ldr	r3, [pc, #76]	; (800145c <FunctionSeguidor+0x214>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	3301      	adds	r3, #1
 8001412:	4a12      	ldr	r2, [pc, #72]	; (800145c <FunctionSeguidor+0x214>)
 8001414:	6013      	str	r3, [r2, #0]
    	if(uiS2 && uiS3 && uiS4){
 8001416:	e008      	b.n	800142a <FunctionSeguidor+0x1e2>
		}
    }else{
    	fVelocidadeRefD = 0;
 8001418:	4b0c      	ldr	r3, [pc, #48]	; (800144c <FunctionSeguidor+0x204>)
 800141a:	f04f 0200 	mov.w	r2, #0
 800141e:	601a      	str	r2, [r3, #0]
		fVelocidadeRefE = 0;
 8001420:	4b0b      	ldr	r3, [pc, #44]	; (8001450 <FunctionSeguidor+0x208>)
 8001422:	f04f 0200 	mov.w	r2, #0
 8001426:	601a      	str	r2, [r3, #0]
 8001428:	e000      	b.n	800142c <FunctionSeguidor+0x1e4>
    	if(uiS2 && uiS3 && uiS4){
 800142a:	bf00      	nop
    }
    osDelay(100);
 800142c:	2064      	movs	r0, #100	; 0x64
 800142e:	f007 f909 	bl	8008644 <osDelay>
    osSemaphoreRelease(SemaphoreMovimentaHandle);
 8001432:	4b04      	ldr	r3, [pc, #16]	; (8001444 <FunctionSeguidor+0x1fc>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4618      	mov	r0, r3
 8001438:	f007 f9fa 	bl	8008830 <osSemaphoreRelease>
  {
 800143c:	e708      	b.n	8001250 <FunctionSeguidor+0x8>
 800143e:	bf00      	nop
 8001440:	48000800 	.word	0x48000800
 8001444:	20000164 	.word	0x20000164
 8001448:	200000e4 	.word	0x200000e4
 800144c:	200000ac 	.word	0x200000ac
 8001450:	200000b0 	.word	0x200000b0
 8001454:	48000c00 	.word	0x48000c00
 8001458:	200000e0 	.word	0x200000e0
 800145c:	200000e8 	.word	0x200000e8
 8001460:	20000004 	.word	0x20000004
 8001464:	00000000 	.word	0x00000000

08001468 <FunctionAtivarMotores>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_FunctionAtivarMotores */
void FunctionAtivarMotores(void *argument)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b08e      	sub	sp, #56	; 0x38
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN FunctionAtivarMotores */
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001470:	2100      	movs	r1, #0
 8001472:	489b      	ldr	r0, [pc, #620]	; (80016e0 <FunctionAtivarMotores+0x278>)
 8001474:	f003 f95a 	bl	800472c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001478:	2104      	movs	r1, #4
 800147a:	4899      	ldr	r0, [pc, #612]	; (80016e0 <FunctionAtivarMotores+0x278>)
 800147c:	f003 f956 	bl	800472c <HAL_TIM_PWM_Start>

	sPID_D pid_D;
	sPID_E pid_E;

	pid_E.fKpE = 800;
 8001480:	4b98      	ldr	r3, [pc, #608]	; (80016e4 <FunctionAtivarMotores+0x27c>)
 8001482:	60bb      	str	r3, [r7, #8]
	pid_E.fKiE = 2;
 8001484:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001488:	60fb      	str	r3, [r7, #12]
	pid_E.fKdE = 0;
 800148a:	f04f 0300 	mov.w	r3, #0
 800148e:	613b      	str	r3, [r7, #16]
	pid_E.fTsE = 200000;
 8001490:	4b95      	ldr	r3, [pc, #596]	; (80016e8 <FunctionAtivarMotores+0x280>)
 8001492:	617b      	str	r3, [r7, #20]
	pid_E.fOutminE = 0;
 8001494:	f04f 0300 	mov.w	r3, #0
 8001498:	61bb      	str	r3, [r7, #24]
	pid_E.fOutmaxE = 100;
 800149a:	4b94      	ldr	r3, [pc, #592]	; (80016ec <FunctionAtivarMotores+0x284>)
 800149c:	61fb      	str	r3, [r7, #28]
	PID_init_E(&pid_E);
 800149e:	f107 0308 	add.w	r3, r7, #8
 80014a2:	4618      	mov	r0, r3
 80014a4:	f000 fd16 	bl	8001ed4 <PID_init_E>

	pid_D.fKpD = 800;
 80014a8:	4b8e      	ldr	r3, [pc, #568]	; (80016e4 <FunctionAtivarMotores+0x27c>)
 80014aa:	623b      	str	r3, [r7, #32]
	pid_D.fKiD = 2;
 80014ac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80014b0:	627b      	str	r3, [r7, #36]	; 0x24
	pid_D.fKdD = 0;
 80014b2:	f04f 0300 	mov.w	r3, #0
 80014b6:	62bb      	str	r3, [r7, #40]	; 0x28
	pid_D.fTsD = 200000;
 80014b8:	4b8b      	ldr	r3, [pc, #556]	; (80016e8 <FunctionAtivarMotores+0x280>)
 80014ba:	62fb      	str	r3, [r7, #44]	; 0x2c
	pid_D.fOutminD = 0;
 80014bc:	f04f 0300 	mov.w	r3, #0
 80014c0:	633b      	str	r3, [r7, #48]	; 0x30
	pid_D.fOutmaxD = 100;
 80014c2:	4b8a      	ldr	r3, [pc, #552]	; (80016ec <FunctionAtivarMotores+0x284>)
 80014c4:	637b      	str	r3, [r7, #52]	; 0x34
	PID_init_D(&pid_D);
 80014c6:	f107 0320 	add.w	r3, r7, #32
 80014ca:	4618      	mov	r0, r3
 80014cc:	f000 fccc 	bl	8001e68 <PID_init_D>

  /* Infinite loop */
  for(;;)
  {
	  osSemaphoreAcquire(SemaphoreMovimentaHandle, 200);
 80014d0:	4b87      	ldr	r3, [pc, #540]	; (80016f0 <FunctionAtivarMotores+0x288>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	21c8      	movs	r1, #200	; 0xc8
 80014d6:	4618      	mov	r0, r3
 80014d8:	f007 f958 	bl	800878c <osSemaphoreAcquire>
	  if(fVelocidadeRefD && fVelocidadeRefE){
 80014dc:	4b85      	ldr	r3, [pc, #532]	; (80016f4 <FunctionAtivarMotores+0x28c>)
 80014de:	edd3 7a00 	vldr	s15, [r3]
 80014e2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80014e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ea:	d020      	beq.n	800152e <FunctionAtivarMotores+0xc6>
 80014ec:	4b82      	ldr	r3, [pc, #520]	; (80016f8 <FunctionAtivarMotores+0x290>)
 80014ee:	edd3 7a00 	vldr	s15, [r3]
 80014f2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80014f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014fa:	d018      	beq.n	800152e <FunctionAtivarMotores+0xc6>
		  HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, 1);
 80014fc:	2201      	movs	r2, #1
 80014fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001502:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001506:	f001 ff3b 	bl	8003380 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, 0);
 800150a:	2200      	movs	r2, #0
 800150c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001510:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001514:	f001 ff34 	bl	8003380 <HAL_GPIO_WritePin>

		  HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, 0);
 8001518:	2200      	movs	r2, #0
 800151a:	2180      	movs	r1, #128	; 0x80
 800151c:	4877      	ldr	r0, [pc, #476]	; (80016fc <FunctionAtivarMotores+0x294>)
 800151e:	f001 ff2f 	bl	8003380 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, 1);
 8001522:	2201      	movs	r2, #1
 8001524:	2140      	movs	r1, #64	; 0x40
 8001526:	4876      	ldr	r0, [pc, #472]	; (8001700 <FunctionAtivarMotores+0x298>)
 8001528:	f001 ff2a 	bl	8003380 <HAL_GPIO_WritePin>
 800152c:	e027      	b.n	800157e <FunctionAtivarMotores+0x116>
	  }else if(!fVelocidadeRefD && !fVelocidadeRefE){
 800152e:	4b71      	ldr	r3, [pc, #452]	; (80016f4 <FunctionAtivarMotores+0x28c>)
 8001530:	edd3 7a00 	vldr	s15, [r3]
 8001534:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001538:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800153c:	d11f      	bne.n	800157e <FunctionAtivarMotores+0x116>
 800153e:	4b6e      	ldr	r3, [pc, #440]	; (80016f8 <FunctionAtivarMotores+0x290>)
 8001540:	edd3 7a00 	vldr	s15, [r3]
 8001544:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001548:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800154c:	d117      	bne.n	800157e <FunctionAtivarMotores+0x116>
		  HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, 0);
 800154e:	2200      	movs	r2, #0
 8001550:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001554:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001558:	f001 ff12 	bl	8003380 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, 0);
 800155c:	2200      	movs	r2, #0
 800155e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001562:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001566:	f001 ff0b 	bl	8003380 <HAL_GPIO_WritePin>

		  HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, 0);
 800156a:	2200      	movs	r2, #0
 800156c:	2180      	movs	r1, #128	; 0x80
 800156e:	4863      	ldr	r0, [pc, #396]	; (80016fc <FunctionAtivarMotores+0x294>)
 8001570:	f001 ff06 	bl	8003380 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, 0);
 8001574:	2200      	movs	r2, #0
 8001576:	2140      	movs	r1, #64	; 0x40
 8001578:	4861      	ldr	r0, [pc, #388]	; (8001700 <FunctionAtivarMotores+0x298>)
 800157a:	f001 ff01 	bl	8003380 <HAL_GPIO_WritePin>

		  HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, 0);
		  HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, 1);
	  }*/

	  ulPulsePerSecondE = ulPulsePerSecondE*10;
 800157e:	4b61      	ldr	r3, [pc, #388]	; (8001704 <FunctionAtivarMotores+0x29c>)
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	4613      	mov	r3, r2
 8001584:	009b      	lsls	r3, r3, #2
 8001586:	4413      	add	r3, r2
 8001588:	005b      	lsls	r3, r3, #1
 800158a:	461a      	mov	r2, r3
 800158c:	4b5d      	ldr	r3, [pc, #372]	; (8001704 <FunctionAtivarMotores+0x29c>)
 800158e:	601a      	str	r2, [r3, #0]
	  ulPulsePerSecondD = ulPulsePerSecondD*10;
 8001590:	4b5d      	ldr	r3, [pc, #372]	; (8001708 <FunctionAtivarMotores+0x2a0>)
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	4613      	mov	r3, r2
 8001596:	009b      	lsls	r3, r3, #2
 8001598:	4413      	add	r3, r2
 800159a:	005b      	lsls	r3, r3, #1
 800159c:	461a      	mov	r2, r3
 800159e:	4b5a      	ldr	r3, [pc, #360]	; (8001708 <FunctionAtivarMotores+0x2a0>)
 80015a0:	601a      	str	r2, [r3, #0]

	  VE = ((((float)ulPulsePerSecondE*2*3.14)/20)*RAIO);
 80015a2:	4b58      	ldr	r3, [pc, #352]	; (8001704 <FunctionAtivarMotores+0x29c>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	ee07 3a90 	vmov	s15, r3
 80015aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015ae:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80015b2:	ee17 0a90 	vmov	r0, s15
 80015b6:	f7fe ffe7 	bl	8000588 <__aeabi_f2d>
 80015ba:	a345      	add	r3, pc, #276	; (adr r3, 80016d0 <FunctionAtivarMotores+0x268>)
 80015bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015c0:	f7ff f83a 	bl	8000638 <__aeabi_dmul>
 80015c4:	4602      	mov	r2, r0
 80015c6:	460b      	mov	r3, r1
 80015c8:	4610      	mov	r0, r2
 80015ca:	4619      	mov	r1, r3
 80015cc:	f04f 0200 	mov.w	r2, #0
 80015d0:	4b4e      	ldr	r3, [pc, #312]	; (800170c <FunctionAtivarMotores+0x2a4>)
 80015d2:	f7ff f95b 	bl	800088c <__aeabi_ddiv>
 80015d6:	4602      	mov	r2, r0
 80015d8:	460b      	mov	r3, r1
 80015da:	4610      	mov	r0, r2
 80015dc:	4619      	mov	r1, r3
 80015de:	a33e      	add	r3, pc, #248	; (adr r3, 80016d8 <FunctionAtivarMotores+0x270>)
 80015e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015e4:	f7ff f828 	bl	8000638 <__aeabi_dmul>
 80015e8:	4602      	mov	r2, r0
 80015ea:	460b      	mov	r3, r1
 80015ec:	4610      	mov	r0, r2
 80015ee:	4619      	mov	r1, r3
 80015f0:	f7ff fafa 	bl	8000be8 <__aeabi_d2f>
 80015f4:	4603      	mov	r3, r0
 80015f6:	4a46      	ldr	r2, [pc, #280]	; (8001710 <FunctionAtivarMotores+0x2a8>)
 80015f8:	6013      	str	r3, [r2, #0]
	  VD = ((((float)ulPulsePerSecondD*2*3.14)/20)*RAIO);
 80015fa:	4b43      	ldr	r3, [pc, #268]	; (8001708 <FunctionAtivarMotores+0x2a0>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	ee07 3a90 	vmov	s15, r3
 8001602:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001606:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800160a:	ee17 0a90 	vmov	r0, s15
 800160e:	f7fe ffbb 	bl	8000588 <__aeabi_f2d>
 8001612:	a32f      	add	r3, pc, #188	; (adr r3, 80016d0 <FunctionAtivarMotores+0x268>)
 8001614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001618:	f7ff f80e 	bl	8000638 <__aeabi_dmul>
 800161c:	4602      	mov	r2, r0
 800161e:	460b      	mov	r3, r1
 8001620:	4610      	mov	r0, r2
 8001622:	4619      	mov	r1, r3
 8001624:	f04f 0200 	mov.w	r2, #0
 8001628:	4b38      	ldr	r3, [pc, #224]	; (800170c <FunctionAtivarMotores+0x2a4>)
 800162a:	f7ff f92f 	bl	800088c <__aeabi_ddiv>
 800162e:	4602      	mov	r2, r0
 8001630:	460b      	mov	r3, r1
 8001632:	4610      	mov	r0, r2
 8001634:	4619      	mov	r1, r3
 8001636:	a328      	add	r3, pc, #160	; (adr r3, 80016d8 <FunctionAtivarMotores+0x270>)
 8001638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800163c:	f7fe fffc 	bl	8000638 <__aeabi_dmul>
 8001640:	4602      	mov	r2, r0
 8001642:	460b      	mov	r3, r1
 8001644:	4610      	mov	r0, r2
 8001646:	4619      	mov	r1, r3
 8001648:	f7ff face 	bl	8000be8 <__aeabi_d2f>
 800164c:	4603      	mov	r3, r0
 800164e:	4a31      	ldr	r2, [pc, #196]	; (8001714 <FunctionAtivarMotores+0x2ac>)
 8001650:	6013      	str	r3, [r2, #0]

	  PIDVAL_D = PID_D(VD, fVelocidadeRefD);
 8001652:	4b30      	ldr	r3, [pc, #192]	; (8001714 <FunctionAtivarMotores+0x2ac>)
 8001654:	edd3 7a00 	vldr	s15, [r3]
 8001658:	4b26      	ldr	r3, [pc, #152]	; (80016f4 <FunctionAtivarMotores+0x28c>)
 800165a:	ed93 7a00 	vldr	s14, [r3]
 800165e:	eef0 0a47 	vmov.f32	s1, s14
 8001662:	eeb0 0a67 	vmov.f32	s0, s15
 8001666:	f000 fcf5 	bl	8002054 <PID_D>
 800166a:	eef0 7a40 	vmov.f32	s15, s0
 800166e:	4b2a      	ldr	r3, [pc, #168]	; (8001718 <FunctionAtivarMotores+0x2b0>)
 8001670:	edc3 7a00 	vstr	s15, [r3]
	  PIDVAL_E = PID_E(VE, fVelocidadeRefE);
 8001674:	4b26      	ldr	r3, [pc, #152]	; (8001710 <FunctionAtivarMotores+0x2a8>)
 8001676:	edd3 7a00 	vldr	s15, [r3]
 800167a:	4b1f      	ldr	r3, [pc, #124]	; (80016f8 <FunctionAtivarMotores+0x290>)
 800167c:	ed93 7a00 	vldr	s14, [r3]
 8001680:	eef0 0a47 	vmov.f32	s1, s14
 8001684:	eeb0 0a67 	vmov.f32	s0, s15
 8001688:	f000 fc5a 	bl	8001f40 <PID_E>
 800168c:	eef0 7a40 	vmov.f32	s15, s0
 8001690:	4b22      	ldr	r3, [pc, #136]	; (800171c <FunctionAtivarMotores+0x2b4>)
 8001692:	edc3 7a00 	vstr	s15, [r3]

	  htim3.Instance->CCR1 = PIDVAL_D;
 8001696:	4b20      	ldr	r3, [pc, #128]	; (8001718 <FunctionAtivarMotores+0x2b0>)
 8001698:	edd3 7a00 	vldr	s15, [r3]
 800169c:	4b10      	ldr	r3, [pc, #64]	; (80016e0 <FunctionAtivarMotores+0x278>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016a4:	ee17 2a90 	vmov	r2, s15
 80016a8:	635a      	str	r2, [r3, #52]	; 0x34
	  htim3.Instance->CCR2 = PIDVAL_E;
 80016aa:	4b1c      	ldr	r3, [pc, #112]	; (800171c <FunctionAtivarMotores+0x2b4>)
 80016ac:	edd3 7a00 	vldr	s15, [r3]
 80016b0:	4b0b      	ldr	r3, [pc, #44]	; (80016e0 <FunctionAtivarMotores+0x278>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016b8:	ee17 2a90 	vmov	r2, s15
 80016bc:	639a      	str	r2, [r3, #56]	; 0x38

	  osSemaphoreRelease(SemaphoreMovimentaHandle);
 80016be:	4b0c      	ldr	r3, [pc, #48]	; (80016f0 <FunctionAtivarMotores+0x288>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4618      	mov	r0, r3
 80016c4:	f007 f8b4 	bl	8008830 <osSemaphoreRelease>
	  osDelay(100);
 80016c8:	2064      	movs	r0, #100	; 0x64
 80016ca:	f006 ffbb 	bl	8008644 <osDelay>
	  osSemaphoreAcquire(SemaphoreMovimentaHandle, 200);
 80016ce:	e6ff      	b.n	80014d0 <FunctionAtivarMotores+0x68>
 80016d0:	51eb851f 	.word	0x51eb851f
 80016d4:	40091eb8 	.word	0x40091eb8
 80016d8:	76c8b439 	.word	0x76c8b439
 80016dc:	3f6a9fbe 	.word	0x3f6a9fbe
 80016e0:	20000248 	.word	0x20000248
 80016e4:	44480000 	.word	0x44480000
 80016e8:	48435000 	.word	0x48435000
 80016ec:	42c80000 	.word	0x42c80000
 80016f0:	20000164 	.word	0x20000164
 80016f4:	200000ac 	.word	0x200000ac
 80016f8:	200000b0 	.word	0x200000b0
 80016fc:	48000800 	.word	0x48000800
 8001700:	48000400 	.word	0x48000400
 8001704:	200000c4 	.word	0x200000c4
 8001708:	200000d0 	.word	0x200000d0
 800170c:	40340000 	.word	0x40340000
 8001710:	200000b4 	.word	0x200000b4
 8001714:	200000b8 	.word	0x200000b8
 8001718:	200000bc 	.word	0x200000bc
 800171c:	200000c0 	.word	0x200000c0

08001720 <FunctionOdometria>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_FunctionOdometria */
void FunctionOdometria(void *argument)
{
 8001720:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001724:	b082      	sub	sp, #8
 8001726:	af00      	add	r7, sp, #0
 8001728:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN FunctionOdometria */
	HAL_TIM_Base_Start_IT(&htim6);
 800172a:	4877      	ldr	r0, [pc, #476]	; (8001908 <FunctionOdometria+0x1e8>)
 800172c:	f002 ff2e 	bl	800458c <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start(&htim2);
 8001730:	4876      	ldr	r0, [pc, #472]	; (800190c <FunctionOdometria+0x1ec>)
 8001732:	f002 febb 	bl	80044ac <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim5);
 8001736:	4876      	ldr	r0, [pc, #472]	; (8001910 <FunctionOdometria+0x1f0>)
 8001738:	f002 feb8 	bl	80044ac <HAL_TIM_Base_Start>
  /* Infinite loop */
  for(;;)
  {
	  osSemaphoreAcquire(SemaphoreComunicaHandle, 100);
 800173c:	4b75      	ldr	r3, [pc, #468]	; (8001914 <FunctionOdometria+0x1f4>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	2164      	movs	r1, #100	; 0x64
 8001742:	4618      	mov	r0, r3
 8001744:	f007 f822 	bl	800878c <osSemaphoreAcquire>
	  teta = teta + (((fVelocidadeD-fVelocidadeE)/(COMPRIMENTO+LARGURA))*1);
 8001748:	4b73      	ldr	r3, [pc, #460]	; (8001918 <FunctionOdometria+0x1f8>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4618      	mov	r0, r3
 800174e:	f7fe ff1b 	bl	8000588 <__aeabi_f2d>
 8001752:	4604      	mov	r4, r0
 8001754:	460d      	mov	r5, r1
 8001756:	4b71      	ldr	r3, [pc, #452]	; (800191c <FunctionOdometria+0x1fc>)
 8001758:	ed93 7a00 	vldr	s14, [r3]
 800175c:	4b70      	ldr	r3, [pc, #448]	; (8001920 <FunctionOdometria+0x200>)
 800175e:	edd3 7a00 	vldr	s15, [r3]
 8001762:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001766:	ee17 0a90 	vmov	r0, s15
 800176a:	f7fe ff0d 	bl	8000588 <__aeabi_f2d>
 800176e:	a362      	add	r3, pc, #392	; (adr r3, 80018f8 <FunctionOdometria+0x1d8>)
 8001770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001774:	f7ff f88a 	bl	800088c <__aeabi_ddiv>
 8001778:	4602      	mov	r2, r0
 800177a:	460b      	mov	r3, r1
 800177c:	4620      	mov	r0, r4
 800177e:	4629      	mov	r1, r5
 8001780:	f7fe fda4 	bl	80002cc <__adddf3>
 8001784:	4602      	mov	r2, r0
 8001786:	460b      	mov	r3, r1
 8001788:	4610      	mov	r0, r2
 800178a:	4619      	mov	r1, r3
 800178c:	f7ff fa2c 	bl	8000be8 <__aeabi_d2f>
 8001790:	4603      	mov	r3, r0
 8001792:	4a61      	ldr	r2, [pc, #388]	; (8001918 <FunctionOdometria+0x1f8>)
 8001794:	6013      	str	r3, [r2, #0]

	  fSD = fSD + ((fVelocidadeD+fVelocidadeE)/2)*cos(teta);
 8001796:	4b63      	ldr	r3, [pc, #396]	; (8001924 <FunctionOdometria+0x204>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4618      	mov	r0, r3
 800179c:	f7fe fef4 	bl	8000588 <__aeabi_f2d>
 80017a0:	4604      	mov	r4, r0
 80017a2:	460d      	mov	r5, r1
 80017a4:	4b5d      	ldr	r3, [pc, #372]	; (800191c <FunctionOdometria+0x1fc>)
 80017a6:	ed93 7a00 	vldr	s14, [r3]
 80017aa:	4b5d      	ldr	r3, [pc, #372]	; (8001920 <FunctionOdometria+0x200>)
 80017ac:	edd3 7a00 	vldr	s15, [r3]
 80017b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017b4:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80017b8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80017bc:	ee16 0a90 	vmov	r0, s13
 80017c0:	f7fe fee2 	bl	8000588 <__aeabi_f2d>
 80017c4:	4680      	mov	r8, r0
 80017c6:	4689      	mov	r9, r1
 80017c8:	4b53      	ldr	r3, [pc, #332]	; (8001918 <FunctionOdometria+0x1f8>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4618      	mov	r0, r3
 80017ce:	f7fe fedb 	bl	8000588 <__aeabi_f2d>
 80017d2:	4602      	mov	r2, r0
 80017d4:	460b      	mov	r3, r1
 80017d6:	ec43 2b10 	vmov	d0, r2, r3
 80017da:	f00a f91d 	bl	800ba18 <cos>
 80017de:	ec53 2b10 	vmov	r2, r3, d0
 80017e2:	4640      	mov	r0, r8
 80017e4:	4649      	mov	r1, r9
 80017e6:	f7fe ff27 	bl	8000638 <__aeabi_dmul>
 80017ea:	4602      	mov	r2, r0
 80017ec:	460b      	mov	r3, r1
 80017ee:	4620      	mov	r0, r4
 80017f0:	4629      	mov	r1, r5
 80017f2:	f7fe fd6b 	bl	80002cc <__adddf3>
 80017f6:	4602      	mov	r2, r0
 80017f8:	460b      	mov	r3, r1
 80017fa:	4610      	mov	r0, r2
 80017fc:	4619      	mov	r1, r3
 80017fe:	f7ff f9f3 	bl	8000be8 <__aeabi_d2f>
 8001802:	4603      	mov	r3, r0
 8001804:	4a47      	ldr	r2, [pc, #284]	; (8001924 <FunctionOdometria+0x204>)
 8001806:	6013      	str	r3, [r2, #0]
	  fSE = fSE + ((fVelocidadeD+fVelocidadeE)/2)*sin(teta);
 8001808:	4b47      	ldr	r3, [pc, #284]	; (8001928 <FunctionOdometria+0x208>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4618      	mov	r0, r3
 800180e:	f7fe febb 	bl	8000588 <__aeabi_f2d>
 8001812:	4604      	mov	r4, r0
 8001814:	460d      	mov	r5, r1
 8001816:	4b41      	ldr	r3, [pc, #260]	; (800191c <FunctionOdometria+0x1fc>)
 8001818:	ed93 7a00 	vldr	s14, [r3]
 800181c:	4b40      	ldr	r3, [pc, #256]	; (8001920 <FunctionOdometria+0x200>)
 800181e:	edd3 7a00 	vldr	s15, [r3]
 8001822:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001826:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800182a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800182e:	ee16 0a90 	vmov	r0, s13
 8001832:	f7fe fea9 	bl	8000588 <__aeabi_f2d>
 8001836:	4680      	mov	r8, r0
 8001838:	4689      	mov	r9, r1
 800183a:	4b37      	ldr	r3, [pc, #220]	; (8001918 <FunctionOdometria+0x1f8>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	4618      	mov	r0, r3
 8001840:	f7fe fea2 	bl	8000588 <__aeabi_f2d>
 8001844:	4602      	mov	r2, r0
 8001846:	460b      	mov	r3, r1
 8001848:	ec43 2b10 	vmov	d0, r2, r3
 800184c:	f00a f938 	bl	800bac0 <sin>
 8001850:	ec53 2b10 	vmov	r2, r3, d0
 8001854:	4640      	mov	r0, r8
 8001856:	4649      	mov	r1, r9
 8001858:	f7fe feee 	bl	8000638 <__aeabi_dmul>
 800185c:	4602      	mov	r2, r0
 800185e:	460b      	mov	r3, r1
 8001860:	4620      	mov	r0, r4
 8001862:	4629      	mov	r1, r5
 8001864:	f7fe fd32 	bl	80002cc <__adddf3>
 8001868:	4602      	mov	r2, r0
 800186a:	460b      	mov	r3, r1
 800186c:	4610      	mov	r0, r2
 800186e:	4619      	mov	r1, r3
 8001870:	f7ff f9ba 	bl	8000be8 <__aeabi_d2f>
 8001874:	4603      	mov	r3, r0
 8001876:	4a2c      	ldr	r2, [pc, #176]	; (8001928 <FunctionOdometria+0x208>)
 8001878:	6013      	str	r3, [r2, #0]

	  fDistancia = sqrt(pow(fSD,2) + pow(fSE,2));
 800187a:	4b2a      	ldr	r3, [pc, #168]	; (8001924 <FunctionOdometria+0x204>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4618      	mov	r0, r3
 8001880:	f7fe fe82 	bl	8000588 <__aeabi_f2d>
 8001884:	4602      	mov	r2, r0
 8001886:	460b      	mov	r3, r1
 8001888:	ed9f 1b1d 	vldr	d1, [pc, #116]	; 8001900 <FunctionOdometria+0x1e0>
 800188c:	ec43 2b10 	vmov	d0, r2, r3
 8001890:	f00a f96e 	bl	800bb70 <pow>
 8001894:	ec55 4b10 	vmov	r4, r5, d0
 8001898:	4b23      	ldr	r3, [pc, #140]	; (8001928 <FunctionOdometria+0x208>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4618      	mov	r0, r3
 800189e:	f7fe fe73 	bl	8000588 <__aeabi_f2d>
 80018a2:	4602      	mov	r2, r0
 80018a4:	460b      	mov	r3, r1
 80018a6:	ed9f 1b16 	vldr	d1, [pc, #88]	; 8001900 <FunctionOdometria+0x1e0>
 80018aa:	ec43 2b10 	vmov	d0, r2, r3
 80018ae:	f00a f95f 	bl	800bb70 <pow>
 80018b2:	ec53 2b10 	vmov	r2, r3, d0
 80018b6:	4620      	mov	r0, r4
 80018b8:	4629      	mov	r1, r5
 80018ba:	f7fe fd07 	bl	80002cc <__adddf3>
 80018be:	4602      	mov	r2, r0
 80018c0:	460b      	mov	r3, r1
 80018c2:	ec43 2b17 	vmov	d7, r2, r3
 80018c6:	eeb0 0a47 	vmov.f32	s0, s14
 80018ca:	eef0 0a67 	vmov.f32	s1, s15
 80018ce:	f00a f9bf 	bl	800bc50 <sqrt>
 80018d2:	ec53 2b10 	vmov	r2, r3, d0
 80018d6:	4610      	mov	r0, r2
 80018d8:	4619      	mov	r1, r3
 80018da:	f7ff f985 	bl	8000be8 <__aeabi_d2f>
 80018de:	4603      	mov	r3, r0
 80018e0:	4a12      	ldr	r2, [pc, #72]	; (800192c <FunctionOdometria+0x20c>)
 80018e2:	6013      	str	r3, [r2, #0]
	  osSemaphoreRelease(SemaphoreComunicaHandle);
 80018e4:	4b0b      	ldr	r3, [pc, #44]	; (8001914 <FunctionOdometria+0x1f4>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4618      	mov	r0, r3
 80018ea:	f006 ffa1 	bl	8008830 <osSemaphoreRelease>
	  osDelay(100);
 80018ee:	2064      	movs	r0, #100	; 0x64
 80018f0:	f006 fea8 	bl	8008644 <osDelay>
	  osSemaphoreAcquire(SemaphoreComunicaHandle, 100);
 80018f4:	e722      	b.n	800173c <FunctionOdometria+0x1c>
 80018f6:	bf00      	nop
 80018f8:	fbe76c8b 	.word	0xfbe76c8b
 80018fc:	3fc2f1a9 	.word	0x3fc2f1a9
 8001900:	00000000 	.word	0x00000000
 8001904:	40000000 	.word	0x40000000
 8001908:	200002e0 	.word	0x200002e0
 800190c:	200001fc 	.word	0x200001fc
 8001910:	20000294 	.word	0x20000294
 8001914:	20000168 	.word	0x20000168
 8001918:	200000dc 	.word	0x200000dc
 800191c:	200000d4 	.word	0x200000d4
 8001920:	200000c8 	.word	0x200000c8
 8001924:	200000d8 	.word	0x200000d8
 8001928:	200000cc 	.word	0x200000cc
 800192c:	200000a8 	.word	0x200000a8

08001930 <HAL_TIM_IC_CaptureCallback>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
	if(htim == &htim1){//ultrassonico
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	4a69      	ldr	r2, [pc, #420]	; (8001ae0 <HAL_TIM_IC_CaptureCallback+0x1b0>)
 800193c:	4293      	cmp	r3, r2
 800193e:	f040 80c6 	bne.w	8001ace <HAL_TIM_IC_CaptureCallback+0x19e>
		if(uiIs_First){
 8001942:	4b68      	ldr	r3, [pc, #416]	; (8001ae4 <HAL_TIM_IC_CaptureCallback+0x1b4>)
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d01b      	beq.n	8001982 <HAL_TIM_IC_CaptureCallback+0x52>
			lValor1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);
 800194a:	2108      	movs	r1, #8
 800194c:	6878      	ldr	r0, [r7, #4]
 800194e:	f003 fdf7 	bl	8005540 <HAL_TIM_ReadCapturedValue>
 8001952:	4603      	mov	r3, r0
 8001954:	461a      	mov	r2, r3
 8001956:	4b64      	ldr	r3, [pc, #400]	; (8001ae8 <HAL_TIM_IC_CaptureCallback+0x1b8>)
 8001958:	601a      	str	r2, [r3, #0]
			uiIs_First=0;
 800195a:	4b62      	ldr	r3, [pc, #392]	; (8001ae4 <HAL_TIM_IC_CaptureCallback+0x1b4>)
 800195c:	2200      	movs	r2, #0
 800195e:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_3, TIM_INPUTCHANNELPOLARITY_FALLING);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	6a1a      	ldr	r2, [r3, #32]
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f422 6220 	bic.w	r2, r2, #2560	; 0xa00
 800196e:	621a      	str	r2, [r3, #32]
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	6a1a      	ldr	r2, [r3, #32]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800197e:	621a      	str	r2, [r3, #32]

			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_3, TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(htim, TIM_CHANNEL_3);
		}
	}
}
 8001980:	e0a5      	b.n	8001ace <HAL_TIM_IC_CaptureCallback+0x19e>
			lValor2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);
 8001982:	2108      	movs	r1, #8
 8001984:	6878      	ldr	r0, [r7, #4]
 8001986:	f003 fddb 	bl	8005540 <HAL_TIM_ReadCapturedValue>
 800198a:	4603      	mov	r3, r0
 800198c:	461a      	mov	r2, r3
 800198e:	4b57      	ldr	r3, [pc, #348]	; (8001aec <HAL_TIM_IC_CaptureCallback+0x1bc>)
 8001990:	601a      	str	r2, [r3, #0]
			uiIs_First=1;
 8001992:	4b54      	ldr	r3, [pc, #336]	; (8001ae4 <HAL_TIM_IC_CaptureCallback+0x1b4>)
 8001994:	2201      	movs	r2, #1
 8001996:	701a      	strb	r2, [r3, #0]
			fDiferenca = (float)((unsigned)lValor2-(unsigned)lValor1);
 8001998:	4b54      	ldr	r3, [pc, #336]	; (8001aec <HAL_TIM_IC_CaptureCallback+0x1bc>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	461a      	mov	r2, r3
 800199e:	4b52      	ldr	r3, [pc, #328]	; (8001ae8 <HAL_TIM_IC_CaptureCallback+0x1b8>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	1ad3      	subs	r3, r2, r3
 80019a4:	ee07 3a90 	vmov	s15, r3
 80019a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019ac:	4b50      	ldr	r3, [pc, #320]	; (8001af0 <HAL_TIM_IC_CaptureCallback+0x1c0>)
 80019ae:	edc3 7a00 	vstr	s15, [r3]
			fDistancia = ((fDiferenca/2)*0.0001)*340/2 < 100?((fDiferenca/2)*0.0001)*340/2 : fDistancia;
 80019b2:	4b4f      	ldr	r3, [pc, #316]	; (8001af0 <HAL_TIM_IC_CaptureCallback+0x1c0>)
 80019b4:	edd3 7a00 	vldr	s15, [r3]
 80019b8:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80019bc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80019c0:	ee16 0a90 	vmov	r0, s13
 80019c4:	f7fe fde0 	bl	8000588 <__aeabi_f2d>
 80019c8:	a343      	add	r3, pc, #268	; (adr r3, 8001ad8 <HAL_TIM_IC_CaptureCallback+0x1a8>)
 80019ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019ce:	f7fe fe33 	bl	8000638 <__aeabi_dmul>
 80019d2:	4602      	mov	r2, r0
 80019d4:	460b      	mov	r3, r1
 80019d6:	4610      	mov	r0, r2
 80019d8:	4619      	mov	r1, r3
 80019da:	f04f 0200 	mov.w	r2, #0
 80019de:	4b45      	ldr	r3, [pc, #276]	; (8001af4 <HAL_TIM_IC_CaptureCallback+0x1c4>)
 80019e0:	f7fe fe2a 	bl	8000638 <__aeabi_dmul>
 80019e4:	4602      	mov	r2, r0
 80019e6:	460b      	mov	r3, r1
 80019e8:	4610      	mov	r0, r2
 80019ea:	4619      	mov	r1, r3
 80019ec:	f04f 0200 	mov.w	r2, #0
 80019f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80019f4:	f7fe ff4a 	bl	800088c <__aeabi_ddiv>
 80019f8:	4602      	mov	r2, r0
 80019fa:	460b      	mov	r3, r1
 80019fc:	4610      	mov	r0, r2
 80019fe:	4619      	mov	r1, r3
 8001a00:	f04f 0200 	mov.w	r2, #0
 8001a04:	4b3c      	ldr	r3, [pc, #240]	; (8001af8 <HAL_TIM_IC_CaptureCallback+0x1c8>)
 8001a06:	f7ff f889 	bl	8000b1c <__aeabi_dcmplt>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d02a      	beq.n	8001a66 <HAL_TIM_IC_CaptureCallback+0x136>
 8001a10:	4b37      	ldr	r3, [pc, #220]	; (8001af0 <HAL_TIM_IC_CaptureCallback+0x1c0>)
 8001a12:	edd3 7a00 	vldr	s15, [r3]
 8001a16:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8001a1a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001a1e:	ee16 0a90 	vmov	r0, s13
 8001a22:	f7fe fdb1 	bl	8000588 <__aeabi_f2d>
 8001a26:	a32c      	add	r3, pc, #176	; (adr r3, 8001ad8 <HAL_TIM_IC_CaptureCallback+0x1a8>)
 8001a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a2c:	f7fe fe04 	bl	8000638 <__aeabi_dmul>
 8001a30:	4602      	mov	r2, r0
 8001a32:	460b      	mov	r3, r1
 8001a34:	4610      	mov	r0, r2
 8001a36:	4619      	mov	r1, r3
 8001a38:	f04f 0200 	mov.w	r2, #0
 8001a3c:	4b2d      	ldr	r3, [pc, #180]	; (8001af4 <HAL_TIM_IC_CaptureCallback+0x1c4>)
 8001a3e:	f7fe fdfb 	bl	8000638 <__aeabi_dmul>
 8001a42:	4602      	mov	r2, r0
 8001a44:	460b      	mov	r3, r1
 8001a46:	4610      	mov	r0, r2
 8001a48:	4619      	mov	r1, r3
 8001a4a:	f04f 0200 	mov.w	r2, #0
 8001a4e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a52:	f7fe ff1b 	bl	800088c <__aeabi_ddiv>
 8001a56:	4602      	mov	r2, r0
 8001a58:	460b      	mov	r3, r1
 8001a5a:	4610      	mov	r0, r2
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	f7ff f8c3 	bl	8000be8 <__aeabi_d2f>
 8001a62:	4603      	mov	r3, r0
 8001a64:	e001      	b.n	8001a6a <HAL_TIM_IC_CaptureCallback+0x13a>
 8001a66:	4b25      	ldr	r3, [pc, #148]	; (8001afc <HAL_TIM_IC_CaptureCallback+0x1cc>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4a24      	ldr	r2, [pc, #144]	; (8001afc <HAL_TIM_IC_CaptureCallback+0x1cc>)
 8001a6c:	6013      	str	r3, [r2, #0]
			uiBloqueado = (fDistancia>2 && fDistancia<15) ? 1 : 0;
 8001a6e:	4b23      	ldr	r3, [pc, #140]	; (8001afc <HAL_TIM_IC_CaptureCallback+0x1cc>)
 8001a70:	edd3 7a00 	vldr	s15, [r3]
 8001a74:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8001a78:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a80:	dd0b      	ble.n	8001a9a <HAL_TIM_IC_CaptureCallback+0x16a>
 8001a82:	4b1e      	ldr	r3, [pc, #120]	; (8001afc <HAL_TIM_IC_CaptureCallback+0x1cc>)
 8001a84:	edd3 7a00 	vldr	s15, [r3]
 8001a88:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 8001a8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a94:	d501      	bpl.n	8001a9a <HAL_TIM_IC_CaptureCallback+0x16a>
 8001a96:	2301      	movs	r3, #1
 8001a98:	e000      	b.n	8001a9c <HAL_TIM_IC_CaptureCallback+0x16c>
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	461a      	mov	r2, r3
 8001a9e:	4b18      	ldr	r3, [pc, #96]	; (8001b00 <HAL_TIM_IC_CaptureCallback+0x1d0>)
 8001aa0:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_3, TIM_INPUTCHANNELPOLARITY_RISING);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	6a1a      	ldr	r2, [r3, #32]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f422 6220 	bic.w	r2, r2, #2560	; 0xa00
 8001ab0:	621a      	str	r2, [r3, #32]
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681a      	ldr	r2, [r3, #0]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	6a12      	ldr	r2, [r2, #32]
 8001abc:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(htim, TIM_CHANNEL_3);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	68da      	ldr	r2, [r3, #12]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f022 0208 	bic.w	r2, r2, #8
 8001acc:	60da      	str	r2, [r3, #12]
}
 8001ace:	bf00      	nop
 8001ad0:	3708      	adds	r7, #8
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	eb1c432d 	.word	0xeb1c432d
 8001adc:	3f1a36e2 	.word	0x3f1a36e2
 8001ae0:	200001b0 	.word	0x200001b0
 8001ae4:	20000000 	.word	0x20000000
 8001ae8:	2000009c 	.word	0x2000009c
 8001aec:	200000a0 	.word	0x200000a0
 8001af0:	200000a4 	.word	0x200000a4
 8001af4:	40754000 	.word	0x40754000
 8001af8:	40590000 	.word	0x40590000
 8001afc:	200000a8 	.word	0x200000a8
 8001b00:	200000e4 	.word	0x200000e4
 8001b04:	00000000 	.word	0x00000000

08001b08 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim){
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
	if(htim == &htim6){
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	4a37      	ldr	r2, [pc, #220]	; (8001bf0 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d15f      	bne.n	8001bd8 <HAL_TIM_PeriodElapsedCallback+0xd0>
		ulPulsePerSecondE = __HAL_TIM_GET_COUNTER(&htim2);
 8001b18:	4b36      	ldr	r3, [pc, #216]	; (8001bf4 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b1e:	4a36      	ldr	r2, [pc, #216]	; (8001bf8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001b20:	6013      	str	r3, [r2, #0]
		ulPulsePerSecondD = __HAL_TIM_GET_COUNTER(&htim5);
 8001b22:	4b36      	ldr	r3, [pc, #216]	; (8001bfc <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b28:	4a35      	ldr	r2, [pc, #212]	; (8001c00 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001b2a:	6013      	str	r3, [r2, #0]

		fVelocidadeE = ((float)ulPulsePerSecondE/FUROS)*2*3.1415*RAIO;
 8001b2c:	4b32      	ldr	r3, [pc, #200]	; (8001bf8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	ee07 3a90 	vmov	s15, r3
 8001b34:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001b38:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8001b3c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b40:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001b44:	ee17 0a90 	vmov	r0, s15
 8001b48:	f7fe fd1e 	bl	8000588 <__aeabi_f2d>
 8001b4c:	a324      	add	r3, pc, #144	; (adr r3, 8001be0 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b52:	f7fe fd71 	bl	8000638 <__aeabi_dmul>
 8001b56:	4602      	mov	r2, r0
 8001b58:	460b      	mov	r3, r1
 8001b5a:	4610      	mov	r0, r2
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	a322      	add	r3, pc, #136	; (adr r3, 8001be8 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b64:	f7fe fd68 	bl	8000638 <__aeabi_dmul>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	460b      	mov	r3, r1
 8001b6c:	4610      	mov	r0, r2
 8001b6e:	4619      	mov	r1, r3
 8001b70:	f7ff f83a 	bl	8000be8 <__aeabi_d2f>
 8001b74:	4603      	mov	r3, r0
 8001b76:	4a23      	ldr	r2, [pc, #140]	; (8001c04 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001b78:	6013      	str	r3, [r2, #0]
		fVelocidadeD = ((float)ulPulsePerSecondD/FUROS)*2*3.1415*RAIO;
 8001b7a:	4b21      	ldr	r3, [pc, #132]	; (8001c00 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	ee07 3a90 	vmov	s15, r3
 8001b82:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001b86:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8001b8a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b8e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001b92:	ee17 0a90 	vmov	r0, s15
 8001b96:	f7fe fcf7 	bl	8000588 <__aeabi_f2d>
 8001b9a:	a311      	add	r3, pc, #68	; (adr r3, 8001be0 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ba0:	f7fe fd4a 	bl	8000638 <__aeabi_dmul>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	460b      	mov	r3, r1
 8001ba8:	4610      	mov	r0, r2
 8001baa:	4619      	mov	r1, r3
 8001bac:	a30e      	add	r3, pc, #56	; (adr r3, 8001be8 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bb2:	f7fe fd41 	bl	8000638 <__aeabi_dmul>
 8001bb6:	4602      	mov	r2, r0
 8001bb8:	460b      	mov	r3, r1
 8001bba:	4610      	mov	r0, r2
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	f7ff f813 	bl	8000be8 <__aeabi_d2f>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	4a10      	ldr	r2, [pc, #64]	; (8001c08 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001bc6:	6013      	str	r3, [r2, #0]

		__HAL_TIM_SET_COUNTER(&htim2,0);
 8001bc8:	4b0a      	ldr	r3, [pc, #40]	; (8001bf4 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	2200      	movs	r2, #0
 8001bce:	625a      	str	r2, [r3, #36]	; 0x24
		__HAL_TIM_SET_COUNTER(&htim5,0);
 8001bd0:	4b0a      	ldr	r3, [pc, #40]	; (8001bfc <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	625a      	str	r2, [r3, #36]	; 0x24
	}
}
 8001bd8:	bf00      	nop
 8001bda:	3708      	adds	r7, #8
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	c083126f 	.word	0xc083126f
 8001be4:	400921ca 	.word	0x400921ca
 8001be8:	76c8b439 	.word	0x76c8b439
 8001bec:	3f6a9fbe 	.word	0x3f6a9fbe
 8001bf0:	200002e0 	.word	0x200002e0
 8001bf4:	200001fc 	.word	0x200001fc
 8001bf8:	200000c4 	.word	0x200000c4
 8001bfc:	20000294 	.word	0x20000294
 8001c00:	200000d0 	.word	0x200000d0
 8001c04:	200000c8 	.word	0x200000c8
 8001c08:	200000d4 	.word	0x200000d4

08001c0c <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  if(huart == &huart1)
  {
	  //
  }
}
 8001c14:	bf00      	nop
 8001c16:	370c      	adds	r7, #12
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr

08001c20 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b08a      	sub	sp, #40	; 0x28
 8001c24:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c26:	f107 0314 	add.w	r3, r7, #20
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	601a      	str	r2, [r3, #0]
 8001c2e:	605a      	str	r2, [r3, #4]
 8001c30:	609a      	str	r2, [r3, #8]
 8001c32:	60da      	str	r2, [r3, #12]
 8001c34:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c36:	4b50      	ldr	r3, [pc, #320]	; (8001d78 <MX_GPIO_Init+0x158>)
 8001c38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c3a:	4a4f      	ldr	r2, [pc, #316]	; (8001d78 <MX_GPIO_Init+0x158>)
 8001c3c:	f043 0304 	orr.w	r3, r3, #4
 8001c40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c42:	4b4d      	ldr	r3, [pc, #308]	; (8001d78 <MX_GPIO_Init+0x158>)
 8001c44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c46:	f003 0304 	and.w	r3, r3, #4
 8001c4a:	613b      	str	r3, [r7, #16]
 8001c4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c4e:	4b4a      	ldr	r3, [pc, #296]	; (8001d78 <MX_GPIO_Init+0x158>)
 8001c50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c52:	4a49      	ldr	r2, [pc, #292]	; (8001d78 <MX_GPIO_Init+0x158>)
 8001c54:	f043 0301 	orr.w	r3, r3, #1
 8001c58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c5a:	4b47      	ldr	r3, [pc, #284]	; (8001d78 <MX_GPIO_Init+0x158>)
 8001c5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c5e:	f003 0301 	and.w	r3, r3, #1
 8001c62:	60fb      	str	r3, [r7, #12]
 8001c64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c66:	4b44      	ldr	r3, [pc, #272]	; (8001d78 <MX_GPIO_Init+0x158>)
 8001c68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c6a:	4a43      	ldr	r2, [pc, #268]	; (8001d78 <MX_GPIO_Init+0x158>)
 8001c6c:	f043 0302 	orr.w	r3, r3, #2
 8001c70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c72:	4b41      	ldr	r3, [pc, #260]	; (8001d78 <MX_GPIO_Init+0x158>)
 8001c74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c76:	f003 0302 	and.w	r3, r3, #2
 8001c7a:	60bb      	str	r3, [r7, #8]
 8001c7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c7e:	4b3e      	ldr	r3, [pc, #248]	; (8001d78 <MX_GPIO_Init+0x158>)
 8001c80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c82:	4a3d      	ldr	r2, [pc, #244]	; (8001d78 <MX_GPIO_Init+0x158>)
 8001c84:	f043 0308 	orr.w	r3, r3, #8
 8001c88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c8a:	4b3b      	ldr	r3, [pc, #236]	; (8001d78 <MX_GPIO_Init+0x158>)
 8001c8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c8e:	f003 0308 	and.w	r3, r3, #8
 8001c92:	607b      	str	r3, [r7, #4]
 8001c94:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|IN1_Pin|IN2_Pin|Trig_Pin, GPIO_PIN_RESET);
 8001c96:	2200      	movs	r2, #0
 8001c98:	f248 3120 	movw	r1, #33568	; 0x8320
 8001c9c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ca0:	f001 fb6e 	bl	8003380 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, GPIO_PIN_RESET);
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	2180      	movs	r1, #128	; 0x80
 8001ca8:	4834      	ldr	r0, [pc, #208]	; (8001d7c <MX_GPIO_Init+0x15c>)
 8001caa:	f001 fb69 	bl	8003380 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_RESET);
 8001cae:	2200      	movs	r2, #0
 8001cb0:	2104      	movs	r1, #4
 8001cb2:	4833      	ldr	r0, [pc, #204]	; (8001d80 <MX_GPIO_Init+0x160>)
 8001cb4:	f001 fb64 	bl	8003380 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, HC05_STATE_Pin|IN4_Pin|HC05_EN_Pin, GPIO_PIN_RESET);
 8001cb8:	2200      	movs	r2, #0
 8001cba:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8001cbe:	4831      	ldr	r0, [pc, #196]	; (8001d84 <MX_GPIO_Init+0x164>)
 8001cc0:	f001 fb5e 	bl	8003380 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PC8
                           PCPin */
  GPIO_InitStruct.Pin = BTN1_Pin|S3_Pin|S4_Pin|GPIO_PIN_8
 8001cc4:	f242 3360 	movw	r3, #9056	; 0x2360
 8001cc8:	617b      	str	r3, [r7, #20]
                          |NEAR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cd2:	f107 0314 	add.w	r3, r7, #20
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	4828      	ldr	r0, [pc, #160]	; (8001d7c <MX_GPIO_Init+0x15c>)
 8001cda:	f001 f9b7 	bl	800304c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LED1_Pin|IN1_Pin|IN2_Pin|Trig_Pin;
 8001cde:	f248 3320 	movw	r3, #33568	; 0x8320
 8001ce2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cec:	2300      	movs	r3, #0
 8001cee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cf0:	f107 0314 	add.w	r3, r7, #20
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cfa:	f001 f9a7 	bl	800304c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IN3_Pin;
 8001cfe:	2380      	movs	r3, #128	; 0x80
 8001d00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d02:	2301      	movs	r3, #1
 8001d04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d06:	2300      	movs	r3, #0
 8001d08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(IN3_GPIO_Port, &GPIO_InitStruct);
 8001d0e:	f107 0314 	add.w	r3, r7, #20
 8001d12:	4619      	mov	r1, r3
 8001d14:	4819      	ldr	r0, [pc, #100]	; (8001d7c <MX_GPIO_Init+0x15c>)
 8001d16:	f001 f999 	bl	800304c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = S2_Pin;
 8001d1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d20:	2300      	movs	r3, #0
 8001d22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d24:	2300      	movs	r3, #0
 8001d26:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(S2_GPIO_Port, &GPIO_InitStruct);
 8001d28:	f107 0314 	add.w	r3, r7, #20
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d32:	f001 f98b 	bl	800304c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Buzzer_Pin;
 8001d36:	2304      	movs	r3, #4
 8001d38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d42:	2300      	movs	r3, #0
 8001d44:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 8001d46:	f107 0314 	add.w	r3, r7, #20
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	480c      	ldr	r0, [pc, #48]	; (8001d80 <MX_GPIO_Init+0x160>)
 8001d4e:	f001 f97d 	bl	800304c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = HC05_STATE_Pin|IN4_Pin|HC05_EN_Pin;
 8001d52:	f44f 73a4 	mov.w	r3, #328	; 0x148
 8001d56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d58:	2301      	movs	r3, #1
 8001d5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d60:	2300      	movs	r3, #0
 8001d62:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d64:	f107 0314 	add.w	r3, r7, #20
 8001d68:	4619      	mov	r1, r3
 8001d6a:	4806      	ldr	r0, [pc, #24]	; (8001d84 <MX_GPIO_Init+0x164>)
 8001d6c:	f001 f96e 	bl	800304c <HAL_GPIO_Init>

}
 8001d70:	bf00      	nop
 8001d72:	3728      	adds	r7, #40	; 0x28
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	40021000 	.word	0x40021000
 8001d7c:	48000800 	.word	0x48000800
 8001d80:	48000c00 	.word	0x48000c00
 8001d84:	48000400 	.word	0x48000400

08001d88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d8c:	f000 ff1d 	bl	8002bca <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d90:	f000 f817 	bl	8001dc2 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d94:	f7ff ff44 	bl	8001c20 <MX_GPIO_Init>
  MX_TIM1_Init();
 8001d98:	f000 fa9a 	bl	80022d0 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001d9c:	f000 fb0e 	bl	80023bc <MX_TIM2_Init>
  MX_TIM3_Init();
 8001da0:	f000 fb60 	bl	8002464 <MX_TIM3_Init>
  MX_TIM6_Init();
 8001da4:	f000 fc16 	bl	80025d4 <MX_TIM6_Init>
  MX_USART1_UART_Init();
 8001da8:	f000 fdb8 	bl	800291c <MX_USART1_UART_Init>
  MX_LPUART1_UART_Init();
 8001dac:	f000 fd6c 	bl	8002888 <MX_LPUART1_UART_Init>
  MX_TIM5_Init();
 8001db0:	f000 fbbc 	bl	800252c <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8001db4:	f006 fb6a 	bl	800848c <osKernelInitialize>
  MX_FREERTOS_Init();
 8001db8:	f7ff f8e8 	bl	8000f8c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001dbc:	f006 fb8a 	bl	80084d4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001dc0:	e7fe      	b.n	8001dc0 <main+0x38>

08001dc2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001dc2:	b580      	push	{r7, lr}
 8001dc4:	b094      	sub	sp, #80	; 0x50
 8001dc6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dc8:	f107 0318 	add.w	r3, r7, #24
 8001dcc:	2238      	movs	r2, #56	; 0x38
 8001dce:	2100      	movs	r1, #0
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f009 f951 	bl	800b078 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001dd6:	1d3b      	adds	r3, r7, #4
 8001dd8:	2200      	movs	r2, #0
 8001dda:	601a      	str	r2, [r3, #0]
 8001ddc:	605a      	str	r2, [r3, #4]
 8001dde:	609a      	str	r2, [r3, #8]
 8001de0:	60da      	str	r2, [r3, #12]
 8001de2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001de4:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001de8:	f001 fae2 	bl	80033b0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001dec:	2302      	movs	r3, #2
 8001dee:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001df0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001df4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001df6:	2340      	movs	r3, #64	; 0x40
 8001df8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001dfa:	2302      	movs	r3, #2
 8001dfc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001dfe:	2302      	movs	r3, #2
 8001e00:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8001e02:	2302      	movs	r3, #2
 8001e04:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 25;
 8001e06:	2319      	movs	r3, #25
 8001e08:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e0a:	2302      	movs	r3, #2
 8001e0c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001e0e:	2302      	movs	r3, #2
 8001e10:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001e12:	2302      	movs	r3, #2
 8001e14:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e16:	f107 0318 	add.w	r3, r7, #24
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f001 fb6c 	bl	80034f8 <HAL_RCC_OscConfig>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d001      	beq.n	8001e2a <SystemClock_Config+0x68>
  {
    Error_Handler();
 8001e26:	f000 f819 	bl	8001e5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e2a:	230f      	movs	r3, #15
 8001e2c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e2e:	2303      	movs	r3, #3
 8001e30:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e32:	2300      	movs	r3, #0
 8001e34:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001e36:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001e3a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001e40:	1d3b      	adds	r3, r7, #4
 8001e42:	2103      	movs	r1, #3
 8001e44:	4618      	mov	r0, r3
 8001e46:	f001 fe6f 	bl	8003b28 <HAL_RCC_ClockConfig>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d001      	beq.n	8001e54 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001e50:	f000 f804 	bl	8001e5c <Error_Handler>
  }
}
 8001e54:	bf00      	nop
 8001e56:	3750      	adds	r7, #80	; 0x50
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}

08001e5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e60:	b672      	cpsid	i
}
 8001e62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e64:	e7fe      	b.n	8001e64 <Error_Handler+0x8>
	...

08001e68 <PID_init_D>:
float fKpD, fKiD, fKdD, fTsD, fOutminD, fOutmaxD;

float fErrorP_E, fErrorI_E, fErrorD_E;
float fErrorP_D,fErrorI_D,fErrorD_D;

void PID_init_D(sPID_D *par) {
 8001e68:	b480      	push	{r7}
 8001e6a:	b083      	sub	sp, #12
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
	fKpD = par->fKpD;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a10      	ldr	r2, [pc, #64]	; (8001eb8 <PID_init_D+0x50>)
 8001e76:	6013      	str	r3, [r2, #0]
	fKiD = par->fKiD;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	4a0f      	ldr	r2, [pc, #60]	; (8001ebc <PID_init_D+0x54>)
 8001e7e:	6013      	str	r3, [r2, #0]
	fKdD = par->fKdD;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	689b      	ldr	r3, [r3, #8]
 8001e84:	4a0e      	ldr	r2, [pc, #56]	; (8001ec0 <PID_init_D+0x58>)
 8001e86:	6013      	str	r3, [r2, #0]
	fTsD = (par->fTsD) / 1000;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	ed93 7a03 	vldr	s14, [r3, #12]
 8001e8e:	eddf 6a0d 	vldr	s13, [pc, #52]	; 8001ec4 <PID_init_D+0x5c>
 8001e92:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e96:	4b0c      	ldr	r3, [pc, #48]	; (8001ec8 <PID_init_D+0x60>)
 8001e98:	edc3 7a00 	vstr	s15, [r3]
	fOutminD = par->fOutminD;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	691b      	ldr	r3, [r3, #16]
 8001ea0:	4a0a      	ldr	r2, [pc, #40]	; (8001ecc <PID_init_D+0x64>)
 8001ea2:	6013      	str	r3, [r2, #0]
	fOutmaxD = par->fOutmaxD;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	695b      	ldr	r3, [r3, #20]
 8001ea8:	4a09      	ldr	r2, [pc, #36]	; (8001ed0 <PID_init_D+0x68>)
 8001eaa:	6013      	str	r3, [r2, #0]
}
 8001eac:	bf00      	nop
 8001eae:	370c      	adds	r7, #12
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr
 8001eb8:	20000184 	.word	0x20000184
 8001ebc:	20000188 	.word	0x20000188
 8001ec0:	2000018c 	.word	0x2000018c
 8001ec4:	447a0000 	.word	0x447a0000
 8001ec8:	20000190 	.word	0x20000190
 8001ecc:	20000194 	.word	0x20000194
 8001ed0:	20000198 	.word	0x20000198

08001ed4 <PID_init_E>:
void PID_init_E(sPID_E *par) {
 8001ed4:	b480      	push	{r7}
 8001ed6:	b083      	sub	sp, #12
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
	fKpE = par->fKpE;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a10      	ldr	r2, [pc, #64]	; (8001f24 <PID_init_E+0x50>)
 8001ee2:	6013      	str	r3, [r2, #0]
	fKiE = par->fKiE;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	4a0f      	ldr	r2, [pc, #60]	; (8001f28 <PID_init_E+0x54>)
 8001eea:	6013      	str	r3, [r2, #0]
	fKdE = par->fKdE;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	4a0e      	ldr	r2, [pc, #56]	; (8001f2c <PID_init_E+0x58>)
 8001ef2:	6013      	str	r3, [r2, #0]
	fTsE = (par->fTsE) / 1000;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	ed93 7a03 	vldr	s14, [r3, #12]
 8001efa:	eddf 6a0d 	vldr	s13, [pc, #52]	; 8001f30 <PID_init_E+0x5c>
 8001efe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f02:	4b0c      	ldr	r3, [pc, #48]	; (8001f34 <PID_init_E+0x60>)
 8001f04:	edc3 7a00 	vstr	s15, [r3]
	fOutminE = par->fOutminE;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	691b      	ldr	r3, [r3, #16]
 8001f0c:	4a0a      	ldr	r2, [pc, #40]	; (8001f38 <PID_init_E+0x64>)
 8001f0e:	6013      	str	r3, [r2, #0]
	fOutmaxE = par->fOutmaxE;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	695b      	ldr	r3, [r3, #20]
 8001f14:	4a09      	ldr	r2, [pc, #36]	; (8001f3c <PID_init_E+0x68>)
 8001f16:	6013      	str	r3, [r2, #0]
}
 8001f18:	bf00      	nop
 8001f1a:	370c      	adds	r7, #12
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f22:	4770      	bx	lr
 8001f24:	2000016c 	.word	0x2000016c
 8001f28:	20000170 	.word	0x20000170
 8001f2c:	20000174 	.word	0x20000174
 8001f30:	447a0000 	.word	0x447a0000
 8001f34:	20000178 	.word	0x20000178
 8001f38:	2000017c 	.word	0x2000017c
 8001f3c:	20000180 	.word	0x20000180

08001f40 <PID_E>:

float PID_E(float input, float set_point) {
 8001f40:	b480      	push	{r7}
 8001f42:	b089      	sub	sp, #36	; 0x24
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	ed87 0a01 	vstr	s0, [r7, #4]
 8001f4a:	edc7 0a00 	vstr	s1, [r7]
	// Proportional
	float fPout, fIout, fDout, fOut, fErrorP_E;

	fErrorP_E = (set_point - input);
 8001f4e:	ed97 7a00 	vldr	s14, [r7]
 8001f52:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f5a:	edc7 7a06 	vstr	s15, [r7, #24]
	fPout = fKpE * fErrorP_E;
 8001f5e:	4b35      	ldr	r3, [pc, #212]	; (8002034 <PID_E+0xf4>)
 8001f60:	edd3 7a00 	vldr	s15, [r3]
 8001f64:	ed97 7a06 	vldr	s14, [r7, #24]
 8001f68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f6c:	edc7 7a05 	vstr	s15, [r7, #20]

	// Integral
	fErrorI_E += fErrorP_E * fTsE;
 8001f70:	4b31      	ldr	r3, [pc, #196]	; (8002038 <PID_E+0xf8>)
 8001f72:	ed93 7a00 	vldr	s14, [r3]
 8001f76:	edd7 7a06 	vldr	s15, [r7, #24]
 8001f7a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f7e:	4b2f      	ldr	r3, [pc, #188]	; (800203c <PID_E+0xfc>)
 8001f80:	edd3 7a00 	vldr	s15, [r3]
 8001f84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f88:	4b2c      	ldr	r3, [pc, #176]	; (800203c <PID_E+0xfc>)
 8001f8a:	edc3 7a00 	vstr	s15, [r3]
	fIout = fKiE * fErrorI_E;
 8001f8e:	4b2c      	ldr	r3, [pc, #176]	; (8002040 <PID_E+0x100>)
 8001f90:	ed93 7a00 	vldr	s14, [r3]
 8001f94:	4b29      	ldr	r3, [pc, #164]	; (800203c <PID_E+0xfc>)
 8001f96:	edd3 7a00 	vldr	s15, [r3]
 8001f9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f9e:	edc7 7a04 	vstr	s15, [r7, #16]

	// Derivative
	fErrorD_E = (fErrorP_E-fErrorD_E)/fTsE;
 8001fa2:	4b28      	ldr	r3, [pc, #160]	; (8002044 <PID_E+0x104>)
 8001fa4:	edd3 7a00 	vldr	s15, [r3]
 8001fa8:	ed97 7a06 	vldr	s14, [r7, #24]
 8001fac:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001fb0:	4b21      	ldr	r3, [pc, #132]	; (8002038 <PID_E+0xf8>)
 8001fb2:	ed93 7a00 	vldr	s14, [r3]
 8001fb6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fba:	4b22      	ldr	r3, [pc, #136]	; (8002044 <PID_E+0x104>)
 8001fbc:	edc3 7a00 	vstr	s15, [r3]
	fDout = fKdE * fErrorD_E;
 8001fc0:	4b21      	ldr	r3, [pc, #132]	; (8002048 <PID_E+0x108>)
 8001fc2:	ed93 7a00 	vldr	s14, [r3]
 8001fc6:	4b1f      	ldr	r3, [pc, #124]	; (8002044 <PID_E+0x104>)
 8001fc8:	edd3 7a00 	vldr	s15, [r3]
 8001fcc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fd0:	edc7 7a03 	vstr	s15, [r7, #12]

	fOut = fPout + fIout + fDout;
 8001fd4:	ed97 7a05 	vldr	s14, [r7, #20]
 8001fd8:	edd7 7a04 	vldr	s15, [r7, #16]
 8001fdc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fe0:	ed97 7a03 	vldr	s14, [r7, #12]
 8001fe4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fe8:	edc7 7a07 	vstr	s15, [r7, #28]

	// Saturation

	if (fOut > fOutmaxE) {
 8001fec:	4b17      	ldr	r3, [pc, #92]	; (800204c <PID_E+0x10c>)
 8001fee:	edd3 7a00 	vldr	s15, [r3]
 8001ff2:	ed97 7a07 	vldr	s14, [r7, #28]
 8001ff6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ffa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ffe:	dd02      	ble.n	8002006 <PID_E+0xc6>
		fOut = fOutmaxE;
 8002000:	4b12      	ldr	r3, [pc, #72]	; (800204c <PID_E+0x10c>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	61fb      	str	r3, [r7, #28]
	}
	if (fOut < fOutminE) {
 8002006:	4b12      	ldr	r3, [pc, #72]	; (8002050 <PID_E+0x110>)
 8002008:	edd3 7a00 	vldr	s15, [r3]
 800200c:	ed97 7a07 	vldr	s14, [r7, #28]
 8002010:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002014:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002018:	d502      	bpl.n	8002020 <PID_E+0xe0>
		fOut = fOutminE;
 800201a:	4b0d      	ldr	r3, [pc, #52]	; (8002050 <PID_E+0x110>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	61fb      	str	r3, [r7, #28]
	}
	return fOut;
 8002020:	69fb      	ldr	r3, [r7, #28]
 8002022:	ee07 3a90 	vmov	s15, r3
}
 8002026:	eeb0 0a67 	vmov.f32	s0, s15
 800202a:	3724      	adds	r7, #36	; 0x24
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr
 8002034:	2000016c 	.word	0x2000016c
 8002038:	20000178 	.word	0x20000178
 800203c:	2000019c 	.word	0x2000019c
 8002040:	20000170 	.word	0x20000170
 8002044:	200001a0 	.word	0x200001a0
 8002048:	20000174 	.word	0x20000174
 800204c:	20000180 	.word	0x20000180
 8002050:	2000017c 	.word	0x2000017c

08002054 <PID_D>:
float PID_D(float input, float set_point) {
 8002054:	b480      	push	{r7}
 8002056:	b089      	sub	sp, #36	; 0x24
 8002058:	af00      	add	r7, sp, #0
 800205a:	ed87 0a01 	vstr	s0, [r7, #4]
 800205e:	edc7 0a00 	vstr	s1, [r7]
	// Proportional
	float fPout, fIout, fDout, fOut, fErrorP_D;

	fErrorP_D = (set_point - input);
 8002062:	ed97 7a00 	vldr	s14, [r7]
 8002066:	edd7 7a01 	vldr	s15, [r7, #4]
 800206a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800206e:	edc7 7a06 	vstr	s15, [r7, #24]
	fPout = fKpD * fErrorP_D;
 8002072:	4b36      	ldr	r3, [pc, #216]	; (800214c <PID_D+0xf8>)
 8002074:	edd3 7a00 	vldr	s15, [r3]
 8002078:	ed97 7a06 	vldr	s14, [r7, #24]
 800207c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002080:	edc7 7a05 	vstr	s15, [r7, #20]

	// Integral
	fErrorI_D += fErrorP_D * fTsD;
 8002084:	4b32      	ldr	r3, [pc, #200]	; (8002150 <PID_D+0xfc>)
 8002086:	ed93 7a00 	vldr	s14, [r3]
 800208a:	edd7 7a06 	vldr	s15, [r7, #24]
 800208e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002092:	4b30      	ldr	r3, [pc, #192]	; (8002154 <PID_D+0x100>)
 8002094:	edd3 7a00 	vldr	s15, [r3]
 8002098:	ee77 7a27 	vadd.f32	s15, s14, s15
 800209c:	4b2d      	ldr	r3, [pc, #180]	; (8002154 <PID_D+0x100>)
 800209e:	edc3 7a00 	vstr	s15, [r3]
	fIout = fKiD * fErrorI_D;
 80020a2:	4b2d      	ldr	r3, [pc, #180]	; (8002158 <PID_D+0x104>)
 80020a4:	ed93 7a00 	vldr	s14, [r3]
 80020a8:	4b2a      	ldr	r3, [pc, #168]	; (8002154 <PID_D+0x100>)
 80020aa:	edd3 7a00 	vldr	s15, [r3]
 80020ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020b2:	edc7 7a04 	vstr	s15, [r7, #16]

	// Derivative
	fErrorD_D = (fErrorP_D-fErrorD_D)/fTsD;
 80020b6:	4b29      	ldr	r3, [pc, #164]	; (800215c <PID_D+0x108>)
 80020b8:	edd3 7a00 	vldr	s15, [r3]
 80020bc:	ed97 7a06 	vldr	s14, [r7, #24]
 80020c0:	ee77 6a67 	vsub.f32	s13, s14, s15
 80020c4:	4b22      	ldr	r3, [pc, #136]	; (8002150 <PID_D+0xfc>)
 80020c6:	ed93 7a00 	vldr	s14, [r3]
 80020ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020ce:	4b23      	ldr	r3, [pc, #140]	; (800215c <PID_D+0x108>)
 80020d0:	edc3 7a00 	vstr	s15, [r3]
	fDout = fKdD * fErrorD_D;
 80020d4:	4b22      	ldr	r3, [pc, #136]	; (8002160 <PID_D+0x10c>)
 80020d6:	ed93 7a00 	vldr	s14, [r3]
 80020da:	4b20      	ldr	r3, [pc, #128]	; (800215c <PID_D+0x108>)
 80020dc:	edd3 7a00 	vldr	s15, [r3]
 80020e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020e4:	edc7 7a03 	vstr	s15, [r7, #12]

	fOut = fPout + fIout + fDout;
 80020e8:	ed97 7a05 	vldr	s14, [r7, #20]
 80020ec:	edd7 7a04 	vldr	s15, [r7, #16]
 80020f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020f4:	ed97 7a03 	vldr	s14, [r7, #12]
 80020f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020fc:	edc7 7a07 	vstr	s15, [r7, #28]

	// Saturation

	if (fOut > fOutmaxD) {
 8002100:	4b18      	ldr	r3, [pc, #96]	; (8002164 <PID_D+0x110>)
 8002102:	edd3 7a00 	vldr	s15, [r3]
 8002106:	ed97 7a07 	vldr	s14, [r7, #28]
 800210a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800210e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002112:	dd03      	ble.n	800211c <PID_D+0xc8>
		fOut = fOutmaxD;
 8002114:	4b13      	ldr	r3, [pc, #76]	; (8002164 <PID_D+0x110>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	61fb      	str	r3, [r7, #28]
 800211a:	e00c      	b.n	8002136 <PID_D+0xe2>
	}else if (fOut < fOutminD) {
 800211c:	4b12      	ldr	r3, [pc, #72]	; (8002168 <PID_D+0x114>)
 800211e:	edd3 7a00 	vldr	s15, [r3]
 8002122:	ed97 7a07 	vldr	s14, [r7, #28]
 8002126:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800212a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800212e:	d502      	bpl.n	8002136 <PID_D+0xe2>
		fOut = fOutminD;
 8002130:	4b0d      	ldr	r3, [pc, #52]	; (8002168 <PID_D+0x114>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	61fb      	str	r3, [r7, #28]
	}
	return fOut;
 8002136:	69fb      	ldr	r3, [r7, #28]
 8002138:	ee07 3a90 	vmov	s15, r3
}
 800213c:	eeb0 0a67 	vmov.f32	s0, s15
 8002140:	3724      	adds	r7, #36	; 0x24
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr
 800214a:	bf00      	nop
 800214c:	20000184 	.word	0x20000184
 8002150:	20000190 	.word	0x20000190
 8002154:	200001a4 	.word	0x200001a4
 8002158:	20000188 	.word	0x20000188
 800215c:	200001a8 	.word	0x200001a8
 8002160:	2000018c 	.word	0x2000018c
 8002164:	20000198 	.word	0x20000198
 8002168:	20000194 	.word	0x20000194

0800216c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002172:	4b11      	ldr	r3, [pc, #68]	; (80021b8 <HAL_MspInit+0x4c>)
 8002174:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002176:	4a10      	ldr	r2, [pc, #64]	; (80021b8 <HAL_MspInit+0x4c>)
 8002178:	f043 0301 	orr.w	r3, r3, #1
 800217c:	6613      	str	r3, [r2, #96]	; 0x60
 800217e:	4b0e      	ldr	r3, [pc, #56]	; (80021b8 <HAL_MspInit+0x4c>)
 8002180:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002182:	f003 0301 	and.w	r3, r3, #1
 8002186:	607b      	str	r3, [r7, #4]
 8002188:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800218a:	4b0b      	ldr	r3, [pc, #44]	; (80021b8 <HAL_MspInit+0x4c>)
 800218c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800218e:	4a0a      	ldr	r2, [pc, #40]	; (80021b8 <HAL_MspInit+0x4c>)
 8002190:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002194:	6593      	str	r3, [r2, #88]	; 0x58
 8002196:	4b08      	ldr	r3, [pc, #32]	; (80021b8 <HAL_MspInit+0x4c>)
 8002198:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800219a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800219e:	603b      	str	r3, [r7, #0]
 80021a0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80021a2:	2200      	movs	r2, #0
 80021a4:	210f      	movs	r1, #15
 80021a6:	f06f 0001 	mvn.w	r0, #1
 80021aa:	f000 fe5a 	bl	8002e62 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021ae:	bf00      	nop
 80021b0:	3708      	adds	r7, #8
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	40021000 	.word	0x40021000

080021bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80021c0:	e7fe      	b.n	80021c0 <NMI_Handler+0x4>

080021c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021c2:	b480      	push	{r7}
 80021c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021c6:	e7fe      	b.n	80021c6 <HardFault_Handler+0x4>

080021c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021cc:	e7fe      	b.n	80021cc <MemManage_Handler+0x4>

080021ce <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021ce:	b480      	push	{r7}
 80021d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021d2:	e7fe      	b.n	80021d2 <BusFault_Handler+0x4>

080021d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021d8:	e7fe      	b.n	80021d8 <UsageFault_Handler+0x4>

080021da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021da:	b480      	push	{r7}
 80021dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021de:	bf00      	nop
 80021e0:	46bd      	mov	sp, r7
 80021e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e6:	4770      	bx	lr

080021e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021ec:	f000 fd40 	bl	8002c70 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80021f0:	f007 ff8a 	bl	800a108 <xTaskGetSchedulerState>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b01      	cmp	r3, #1
 80021f8:	d001      	beq.n	80021fe <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80021fa:	f008 fd1d 	bl	800ac38 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021fe:	bf00      	nop
 8002200:	bd80      	pop	{r7, pc}
	...

08002204 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002208:	4802      	ldr	r0, [pc, #8]	; (8002214 <TIM1_CC_IRQHandler+0x10>)
 800220a:	f002 fd53 	bl	8004cb4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800220e:	bf00      	nop
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	200001b0 	.word	0x200001b0

08002218 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800221c:	4802      	ldr	r0, [pc, #8]	; (8002228 <USART1_IRQHandler+0x10>)
 800221e:	f004 f9c7 	bl	80065b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002222:	bf00      	nop
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	200003bc 	.word	0x200003bc

0800222c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002230:	4802      	ldr	r0, [pc, #8]	; (800223c <TIM6_DAC_IRQHandler+0x10>)
 8002232:	f002 fd3f 	bl	8004cb4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002236:	bf00      	nop
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	200002e0 	.word	0x200002e0

08002240 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b086      	sub	sp, #24
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002248:	4a14      	ldr	r2, [pc, #80]	; (800229c <_sbrk+0x5c>)
 800224a:	4b15      	ldr	r3, [pc, #84]	; (80022a0 <_sbrk+0x60>)
 800224c:	1ad3      	subs	r3, r2, r3
 800224e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002254:	4b13      	ldr	r3, [pc, #76]	; (80022a4 <_sbrk+0x64>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d102      	bne.n	8002262 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800225c:	4b11      	ldr	r3, [pc, #68]	; (80022a4 <_sbrk+0x64>)
 800225e:	4a12      	ldr	r2, [pc, #72]	; (80022a8 <_sbrk+0x68>)
 8002260:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002262:	4b10      	ldr	r3, [pc, #64]	; (80022a4 <_sbrk+0x64>)
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	4413      	add	r3, r2
 800226a:	693a      	ldr	r2, [r7, #16]
 800226c:	429a      	cmp	r2, r3
 800226e:	d207      	bcs.n	8002280 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002270:	f008 fec8 	bl	800b004 <__errno>
 8002274:	4603      	mov	r3, r0
 8002276:	220c      	movs	r2, #12
 8002278:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800227a:	f04f 33ff 	mov.w	r3, #4294967295
 800227e:	e009      	b.n	8002294 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002280:	4b08      	ldr	r3, [pc, #32]	; (80022a4 <_sbrk+0x64>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002286:	4b07      	ldr	r3, [pc, #28]	; (80022a4 <_sbrk+0x64>)
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	4413      	add	r3, r2
 800228e:	4a05      	ldr	r2, [pc, #20]	; (80022a4 <_sbrk+0x64>)
 8002290:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002292:	68fb      	ldr	r3, [r7, #12]
}
 8002294:	4618      	mov	r0, r3
 8002296:	3718      	adds	r7, #24
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	20020000 	.word	0x20020000
 80022a0:	00000400 	.word	0x00000400
 80022a4:	200001ac 	.word	0x200001ac
 80022a8:	20002668 	.word	0x20002668

080022ac <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80022ac:	b480      	push	{r7}
 80022ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80022b0:	4b06      	ldr	r3, [pc, #24]	; (80022cc <SystemInit+0x20>)
 80022b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022b6:	4a05      	ldr	r2, [pc, #20]	; (80022cc <SystemInit+0x20>)
 80022b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022c0:	bf00      	nop
 80022c2:	46bd      	mov	sp, r7
 80022c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c8:	4770      	bx	lr
 80022ca:	bf00      	nop
 80022cc:	e000ed00 	.word	0xe000ed00

080022d0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b08c      	sub	sp, #48	; 0x30
 80022d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022d6:	f107 0320 	add.w	r3, r7, #32
 80022da:	2200      	movs	r2, #0
 80022dc:	601a      	str	r2, [r3, #0]
 80022de:	605a      	str	r2, [r3, #4]
 80022e0:	609a      	str	r2, [r3, #8]
 80022e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022e4:	f107 0314 	add.w	r3, r7, #20
 80022e8:	2200      	movs	r2, #0
 80022ea:	601a      	str	r2, [r3, #0]
 80022ec:	605a      	str	r2, [r3, #4]
 80022ee:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80022f0:	1d3b      	adds	r3, r7, #4
 80022f2:	2200      	movs	r2, #0
 80022f4:	601a      	str	r2, [r3, #0]
 80022f6:	605a      	str	r2, [r3, #4]
 80022f8:	609a      	str	r2, [r3, #8]
 80022fa:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80022fc:	4b2d      	ldr	r3, [pc, #180]	; (80023b4 <MX_TIM1_Init+0xe4>)
 80022fe:	4a2e      	ldr	r2, [pc, #184]	; (80023b8 <MX_TIM1_Init+0xe8>)
 8002300:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 50-1;
 8002302:	4b2c      	ldr	r3, [pc, #176]	; (80023b4 <MX_TIM1_Init+0xe4>)
 8002304:	2231      	movs	r2, #49	; 0x31
 8002306:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002308:	4b2a      	ldr	r3, [pc, #168]	; (80023b4 <MX_TIM1_Init+0xe4>)
 800230a:	2200      	movs	r2, #0
 800230c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800230e:	4b29      	ldr	r3, [pc, #164]	; (80023b4 <MX_TIM1_Init+0xe4>)
 8002310:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002314:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002316:	4b27      	ldr	r3, [pc, #156]	; (80023b4 <MX_TIM1_Init+0xe4>)
 8002318:	2200      	movs	r2, #0
 800231a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800231c:	4b25      	ldr	r3, [pc, #148]	; (80023b4 <MX_TIM1_Init+0xe4>)
 800231e:	2200      	movs	r2, #0
 8002320:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002322:	4b24      	ldr	r3, [pc, #144]	; (80023b4 <MX_TIM1_Init+0xe4>)
 8002324:	2200      	movs	r2, #0
 8002326:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002328:	4822      	ldr	r0, [pc, #136]	; (80023b4 <MX_TIM1_Init+0xe4>)
 800232a:	f002 f867 	bl	80043fc <HAL_TIM_Base_Init>
 800232e:	4603      	mov	r3, r0
 8002330:	2b00      	cmp	r3, #0
 8002332:	d001      	beq.n	8002338 <MX_TIM1_Init+0x68>
  {
    Error_Handler();
 8002334:	f7ff fd92 	bl	8001e5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002338:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800233c:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800233e:	f107 0320 	add.w	r3, r7, #32
 8002342:	4619      	mov	r1, r3
 8002344:	481b      	ldr	r0, [pc, #108]	; (80023b4 <MX_TIM1_Init+0xe4>)
 8002346:	f002 ffe5 	bl	8005314 <HAL_TIM_ConfigClockSource>
 800234a:	4603      	mov	r3, r0
 800234c:	2b00      	cmp	r3, #0
 800234e:	d001      	beq.n	8002354 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8002350:	f7ff fd84 	bl	8001e5c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8002354:	4817      	ldr	r0, [pc, #92]	; (80023b4 <MX_TIM1_Init+0xe4>)
 8002356:	f002 fafb 	bl	8004950 <HAL_TIM_IC_Init>
 800235a:	4603      	mov	r3, r0
 800235c:	2b00      	cmp	r3, #0
 800235e:	d001      	beq.n	8002364 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8002360:	f7ff fd7c 	bl	8001e5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002364:	2300      	movs	r3, #0
 8002366:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002368:	2300      	movs	r3, #0
 800236a:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800236c:	2300      	movs	r3, #0
 800236e:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002370:	f107 0314 	add.w	r3, r7, #20
 8002374:	4619      	mov	r1, r3
 8002376:	480f      	ldr	r0, [pc, #60]	; (80023b4 <MX_TIM1_Init+0xe4>)
 8002378:	f003 ff02 	bl	8006180 <HAL_TIMEx_MasterConfigSynchronization>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 8002382:	f7ff fd6b 	bl	8001e5c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002386:	2300      	movs	r3, #0
 8002388:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800238a:	2301      	movs	r3, #1
 800238c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800238e:	2300      	movs	r3, #0
 8002390:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8002392:	2300      	movs	r3, #0
 8002394:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8002396:	1d3b      	adds	r3, r7, #4
 8002398:	2208      	movs	r2, #8
 800239a:	4619      	mov	r1, r3
 800239c:	4805      	ldr	r0, [pc, #20]	; (80023b4 <MX_TIM1_Init+0xe4>)
 800239e:	f002 fe08 	bl	8004fb2 <HAL_TIM_IC_ConfigChannel>
 80023a2:	4603      	mov	r3, r0
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d001      	beq.n	80023ac <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 80023a8:	f7ff fd58 	bl	8001e5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80023ac:	bf00      	nop
 80023ae:	3730      	adds	r7, #48	; 0x30
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	200001b0 	.word	0x200001b0
 80023b8:	40012c00 	.word	0x40012c00

080023bc <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b088      	sub	sp, #32
 80023c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023c2:	f107 0310 	add.w	r3, r7, #16
 80023c6:	2200      	movs	r2, #0
 80023c8:	601a      	str	r2, [r3, #0]
 80023ca:	605a      	str	r2, [r3, #4]
 80023cc:	609a      	str	r2, [r3, #8]
 80023ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023d0:	1d3b      	adds	r3, r7, #4
 80023d2:	2200      	movs	r2, #0
 80023d4:	601a      	str	r2, [r3, #0]
 80023d6:	605a      	str	r2, [r3, #4]
 80023d8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80023da:	4b21      	ldr	r3, [pc, #132]	; (8002460 <MX_TIM2_Init+0xa4>)
 80023dc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80023e0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80023e2:	4b1f      	ldr	r3, [pc, #124]	; (8002460 <MX_TIM2_Init+0xa4>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023e8:	4b1d      	ldr	r3, [pc, #116]	; (8002460 <MX_TIM2_Init+0xa4>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80023ee:	4b1c      	ldr	r3, [pc, #112]	; (8002460 <MX_TIM2_Init+0xa4>)
 80023f0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80023f4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023f6:	4b1a      	ldr	r3, [pc, #104]	; (8002460 <MX_TIM2_Init+0xa4>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023fc:	4b18      	ldr	r3, [pc, #96]	; (8002460 <MX_TIM2_Init+0xa4>)
 80023fe:	2200      	movs	r2, #0
 8002400:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002402:	4817      	ldr	r0, [pc, #92]	; (8002460 <MX_TIM2_Init+0xa4>)
 8002404:	f001 fffa 	bl	80043fc <HAL_TIM_Base_Init>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d001      	beq.n	8002412 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800240e:	f7ff fd25 	bl	8001e5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 8002412:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002416:	613b      	str	r3, [r7, #16]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 8002418:	2300      	movs	r3, #0
 800241a:	617b      	str	r3, [r7, #20]
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 800241c:	2300      	movs	r3, #0
 800241e:	61bb      	str	r3, [r7, #24]
  sClockSourceConfig.ClockFilter = 0;
 8002420:	2300      	movs	r3, #0
 8002422:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002424:	f107 0310 	add.w	r3, r7, #16
 8002428:	4619      	mov	r1, r3
 800242a:	480d      	ldr	r0, [pc, #52]	; (8002460 <MX_TIM2_Init+0xa4>)
 800242c:	f002 ff72 	bl	8005314 <HAL_TIM_ConfigClockSource>
 8002430:	4603      	mov	r3, r0
 8002432:	2b00      	cmp	r3, #0
 8002434:	d001      	beq.n	800243a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002436:	f7ff fd11 	bl	8001e5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800243a:	2300      	movs	r3, #0
 800243c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800243e:	2300      	movs	r3, #0
 8002440:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002442:	1d3b      	adds	r3, r7, #4
 8002444:	4619      	mov	r1, r3
 8002446:	4806      	ldr	r0, [pc, #24]	; (8002460 <MX_TIM2_Init+0xa4>)
 8002448:	f003 fe9a 	bl	8006180 <HAL_TIMEx_MasterConfigSynchronization>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d001      	beq.n	8002456 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002452:	f7ff fd03 	bl	8001e5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002456:	bf00      	nop
 8002458:	3720      	adds	r7, #32
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	200001fc 	.word	0x200001fc

08002464 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b08a      	sub	sp, #40	; 0x28
 8002468:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800246a:	f107 031c 	add.w	r3, r7, #28
 800246e:	2200      	movs	r2, #0
 8002470:	601a      	str	r2, [r3, #0]
 8002472:	605a      	str	r2, [r3, #4]
 8002474:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002476:	463b      	mov	r3, r7
 8002478:	2200      	movs	r2, #0
 800247a:	601a      	str	r2, [r3, #0]
 800247c:	605a      	str	r2, [r3, #4]
 800247e:	609a      	str	r2, [r3, #8]
 8002480:	60da      	str	r2, [r3, #12]
 8002482:	611a      	str	r2, [r3, #16]
 8002484:	615a      	str	r2, [r3, #20]
 8002486:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002488:	4b26      	ldr	r3, [pc, #152]	; (8002524 <MX_TIM3_Init+0xc0>)
 800248a:	4a27      	ldr	r2, [pc, #156]	; (8002528 <MX_TIM3_Init+0xc4>)
 800248c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 50-1;
 800248e:	4b25      	ldr	r3, [pc, #148]	; (8002524 <MX_TIM3_Init+0xc0>)
 8002490:	2231      	movs	r2, #49	; 0x31
 8002492:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002494:	4b23      	ldr	r3, [pc, #140]	; (8002524 <MX_TIM3_Init+0xc0>)
 8002496:	2200      	movs	r2, #0
 8002498:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 800249a:	4b22      	ldr	r3, [pc, #136]	; (8002524 <MX_TIM3_Init+0xc0>)
 800249c:	2263      	movs	r2, #99	; 0x63
 800249e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024a0:	4b20      	ldr	r3, [pc, #128]	; (8002524 <MX_TIM3_Init+0xc0>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024a6:	4b1f      	ldr	r3, [pc, #124]	; (8002524 <MX_TIM3_Init+0xc0>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80024ac:	481d      	ldr	r0, [pc, #116]	; (8002524 <MX_TIM3_Init+0xc0>)
 80024ae:	f002 f8e5 	bl	800467c <HAL_TIM_PWM_Init>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d001      	beq.n	80024bc <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80024b8:	f7ff fcd0 	bl	8001e5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024bc:	2300      	movs	r3, #0
 80024be:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024c0:	2300      	movs	r3, #0
 80024c2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80024c4:	f107 031c 	add.w	r3, r7, #28
 80024c8:	4619      	mov	r1, r3
 80024ca:	4816      	ldr	r0, [pc, #88]	; (8002524 <MX_TIM3_Init+0xc0>)
 80024cc:	f003 fe58 	bl	8006180 <HAL_TIMEx_MasterConfigSynchronization>
 80024d0:	4603      	mov	r3, r0
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d001      	beq.n	80024da <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80024d6:	f7ff fcc1 	bl	8001e5c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80024da:	2360      	movs	r3, #96	; 0x60
 80024dc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80024de:	2300      	movs	r3, #0
 80024e0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80024e2:	2300      	movs	r3, #0
 80024e4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80024e6:	2300      	movs	r3, #0
 80024e8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80024ea:	463b      	mov	r3, r7
 80024ec:	2200      	movs	r2, #0
 80024ee:	4619      	mov	r1, r3
 80024f0:	480c      	ldr	r0, [pc, #48]	; (8002524 <MX_TIM3_Init+0xc0>)
 80024f2:	f002 fdfb 	bl	80050ec <HAL_TIM_PWM_ConfigChannel>
 80024f6:	4603      	mov	r3, r0
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d001      	beq.n	8002500 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80024fc:	f7ff fcae 	bl	8001e5c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002500:	463b      	mov	r3, r7
 8002502:	2204      	movs	r2, #4
 8002504:	4619      	mov	r1, r3
 8002506:	4807      	ldr	r0, [pc, #28]	; (8002524 <MX_TIM3_Init+0xc0>)
 8002508:	f002 fdf0 	bl	80050ec <HAL_TIM_PWM_ConfigChannel>
 800250c:	4603      	mov	r3, r0
 800250e:	2b00      	cmp	r3, #0
 8002510:	d001      	beq.n	8002516 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8002512:	f7ff fca3 	bl	8001e5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002516:	4803      	ldr	r0, [pc, #12]	; (8002524 <MX_TIM3_Init+0xc0>)
 8002518:	f000 f97e 	bl	8002818 <HAL_TIM_MspPostInit>

}
 800251c:	bf00      	nop
 800251e:	3728      	adds	r7, #40	; 0x28
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	20000248 	.word	0x20000248
 8002528:	40000400 	.word	0x40000400

0800252c <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b088      	sub	sp, #32
 8002530:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002532:	f107 0310 	add.w	r3, r7, #16
 8002536:	2200      	movs	r2, #0
 8002538:	601a      	str	r2, [r3, #0]
 800253a:	605a      	str	r2, [r3, #4]
 800253c:	609a      	str	r2, [r3, #8]
 800253e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002540:	1d3b      	adds	r3, r7, #4
 8002542:	2200      	movs	r2, #0
 8002544:	601a      	str	r2, [r3, #0]
 8002546:	605a      	str	r2, [r3, #4]
 8002548:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800254a:	4b20      	ldr	r3, [pc, #128]	; (80025cc <MX_TIM5_Init+0xa0>)
 800254c:	4a20      	ldr	r2, [pc, #128]	; (80025d0 <MX_TIM5_Init+0xa4>)
 800254e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8002550:	4b1e      	ldr	r3, [pc, #120]	; (80025cc <MX_TIM5_Init+0xa0>)
 8002552:	2200      	movs	r2, #0
 8002554:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002556:	4b1d      	ldr	r3, [pc, #116]	; (80025cc <MX_TIM5_Init+0xa0>)
 8002558:	2200      	movs	r2, #0
 800255a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 800255c:	4b1b      	ldr	r3, [pc, #108]	; (80025cc <MX_TIM5_Init+0xa0>)
 800255e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002562:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002564:	4b19      	ldr	r3, [pc, #100]	; (80025cc <MX_TIM5_Init+0xa0>)
 8002566:	2200      	movs	r2, #0
 8002568:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800256a:	4b18      	ldr	r3, [pc, #96]	; (80025cc <MX_TIM5_Init+0xa0>)
 800256c:	2200      	movs	r2, #0
 800256e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002570:	4816      	ldr	r0, [pc, #88]	; (80025cc <MX_TIM5_Init+0xa0>)
 8002572:	f001 ff43 	bl	80043fc <HAL_TIM_Base_Init>
 8002576:	4603      	mov	r3, r0
 8002578:	2b00      	cmp	r3, #0
 800257a:	d001      	beq.n	8002580 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 800257c:	f7ff fc6e 	bl	8001e5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 8002580:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002584:	613b      	str	r3, [r7, #16]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 8002586:	2300      	movs	r3, #0
 8002588:	617b      	str	r3, [r7, #20]
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 800258a:	2300      	movs	r3, #0
 800258c:	61bb      	str	r3, [r7, #24]
  sClockSourceConfig.ClockFilter = 0;
 800258e:	2300      	movs	r3, #0
 8002590:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002592:	f107 0310 	add.w	r3, r7, #16
 8002596:	4619      	mov	r1, r3
 8002598:	480c      	ldr	r0, [pc, #48]	; (80025cc <MX_TIM5_Init+0xa0>)
 800259a:	f002 febb 	bl	8005314 <HAL_TIM_ConfigClockSource>
 800259e:	4603      	mov	r3, r0
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d001      	beq.n	80025a8 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 80025a4:	f7ff fc5a 	bl	8001e5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025a8:	2300      	movs	r3, #0
 80025aa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025ac:	2300      	movs	r3, #0
 80025ae:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80025b0:	1d3b      	adds	r3, r7, #4
 80025b2:	4619      	mov	r1, r3
 80025b4:	4805      	ldr	r0, [pc, #20]	; (80025cc <MX_TIM5_Init+0xa0>)
 80025b6:	f003 fde3 	bl	8006180 <HAL_TIMEx_MasterConfigSynchronization>
 80025ba:	4603      	mov	r3, r0
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d001      	beq.n	80025c4 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 80025c0:	f7ff fc4c 	bl	8001e5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80025c4:	bf00      	nop
 80025c6:	3720      	adds	r7, #32
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	20000294 	.word	0x20000294
 80025d0:	40000c00 	.word	0x40000c00

080025d4 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b084      	sub	sp, #16
 80025d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025da:	1d3b      	adds	r3, r7, #4
 80025dc:	2200      	movs	r2, #0
 80025de:	601a      	str	r2, [r3, #0]
 80025e0:	605a      	str	r2, [r3, #4]
 80025e2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80025e4:	4b15      	ldr	r3, [pc, #84]	; (800263c <MX_TIM6_Init+0x68>)
 80025e6:	4a16      	ldr	r2, [pc, #88]	; (8002640 <MX_TIM6_Init+0x6c>)
 80025e8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 5000-1;
 80025ea:	4b14      	ldr	r3, [pc, #80]	; (800263c <MX_TIM6_Init+0x68>)
 80025ec:	f241 3287 	movw	r2, #4999	; 0x1387
 80025f0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025f2:	4b12      	ldr	r3, [pc, #72]	; (800263c <MX_TIM6_Init+0x68>)
 80025f4:	2200      	movs	r2, #0
 80025f6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 80025f8:	4b10      	ldr	r3, [pc, #64]	; (800263c <MX_TIM6_Init+0x68>)
 80025fa:	f240 32e7 	movw	r2, #999	; 0x3e7
 80025fe:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002600:	4b0e      	ldr	r3, [pc, #56]	; (800263c <MX_TIM6_Init+0x68>)
 8002602:	2200      	movs	r2, #0
 8002604:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002606:	480d      	ldr	r0, [pc, #52]	; (800263c <MX_TIM6_Init+0x68>)
 8002608:	f001 fef8 	bl	80043fc <HAL_TIM_Base_Init>
 800260c:	4603      	mov	r3, r0
 800260e:	2b00      	cmp	r3, #0
 8002610:	d001      	beq.n	8002616 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8002612:	f7ff fc23 	bl	8001e5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002616:	2300      	movs	r3, #0
 8002618:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800261a:	2300      	movs	r3, #0
 800261c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800261e:	1d3b      	adds	r3, r7, #4
 8002620:	4619      	mov	r1, r3
 8002622:	4806      	ldr	r0, [pc, #24]	; (800263c <MX_TIM6_Init+0x68>)
 8002624:	f003 fdac 	bl	8006180 <HAL_TIMEx_MasterConfigSynchronization>
 8002628:	4603      	mov	r3, r0
 800262a:	2b00      	cmp	r3, #0
 800262c:	d001      	beq.n	8002632 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 800262e:	f7ff fc15 	bl	8001e5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002632:	bf00      	nop
 8002634:	3710      	adds	r7, #16
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	200002e0 	.word	0x200002e0
 8002640:	40001000 	.word	0x40001000

08002644 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b08e      	sub	sp, #56	; 0x38
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800264c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002650:	2200      	movs	r2, #0
 8002652:	601a      	str	r2, [r3, #0]
 8002654:	605a      	str	r2, [r3, #4]
 8002656:	609a      	str	r2, [r3, #8]
 8002658:	60da      	str	r2, [r3, #12]
 800265a:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a57      	ldr	r2, [pc, #348]	; (80027c0 <HAL_TIM_Base_MspInit+0x17c>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d130      	bne.n	80026c8 <HAL_TIM_Base_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002666:	4b57      	ldr	r3, [pc, #348]	; (80027c4 <HAL_TIM_Base_MspInit+0x180>)
 8002668:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800266a:	4a56      	ldr	r2, [pc, #344]	; (80027c4 <HAL_TIM_Base_MspInit+0x180>)
 800266c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002670:	6613      	str	r3, [r2, #96]	; 0x60
 8002672:	4b54      	ldr	r3, [pc, #336]	; (80027c4 <HAL_TIM_Base_MspInit+0x180>)
 8002674:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002676:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800267a:	623b      	str	r3, [r7, #32]
 800267c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800267e:	4b51      	ldr	r3, [pc, #324]	; (80027c4 <HAL_TIM_Base_MspInit+0x180>)
 8002680:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002682:	4a50      	ldr	r2, [pc, #320]	; (80027c4 <HAL_TIM_Base_MspInit+0x180>)
 8002684:	f043 0304 	orr.w	r3, r3, #4
 8002688:	64d3      	str	r3, [r2, #76]	; 0x4c
 800268a:	4b4e      	ldr	r3, [pc, #312]	; (80027c4 <HAL_TIM_Base_MspInit+0x180>)
 800268c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800268e:	f003 0304 	and.w	r3, r3, #4
 8002692:	61fb      	str	r3, [r7, #28]
 8002694:	69fb      	ldr	r3, [r7, #28]
    /**TIM1 GPIO Configuration
    PC2     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = Echo_Pin;
 8002696:	2304      	movs	r3, #4
 8002698:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800269a:	2302      	movs	r3, #2
 800269c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800269e:	2300      	movs	r3, #0
 80026a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026a2:	2300      	movs	r3, #0
 80026a4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80026a6:	2302      	movs	r3, #2
 80026a8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(Echo_GPIO_Port, &GPIO_InitStruct);
 80026aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026ae:	4619      	mov	r1, r3
 80026b0:	4845      	ldr	r0, [pc, #276]	; (80027c8 <HAL_TIM_Base_MspInit+0x184>)
 80026b2:	f000 fccb 	bl	800304c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 80026b6:	2200      	movs	r2, #0
 80026b8:	2105      	movs	r1, #5
 80026ba:	201b      	movs	r0, #27
 80026bc:	f000 fbd1 	bl	8002e62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80026c0:	201b      	movs	r0, #27
 80026c2:	f000 fbe8 	bl	8002e96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80026c6:	e076      	b.n	80027b6 <HAL_TIM_Base_MspInit+0x172>
  else if(tim_baseHandle->Instance==TIM2)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026d0:	d129      	bne.n	8002726 <HAL_TIM_Base_MspInit+0xe2>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80026d2:	4b3c      	ldr	r3, [pc, #240]	; (80027c4 <HAL_TIM_Base_MspInit+0x180>)
 80026d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026d6:	4a3b      	ldr	r2, [pc, #236]	; (80027c4 <HAL_TIM_Base_MspInit+0x180>)
 80026d8:	f043 0301 	orr.w	r3, r3, #1
 80026dc:	6593      	str	r3, [r2, #88]	; 0x58
 80026de:	4b39      	ldr	r3, [pc, #228]	; (80027c4 <HAL_TIM_Base_MspInit+0x180>)
 80026e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026e2:	f003 0301 	and.w	r3, r3, #1
 80026e6:	61bb      	str	r3, [r7, #24]
 80026e8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026ea:	4b36      	ldr	r3, [pc, #216]	; (80027c4 <HAL_TIM_Base_MspInit+0x180>)
 80026ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026ee:	4a35      	ldr	r2, [pc, #212]	; (80027c4 <HAL_TIM_Base_MspInit+0x180>)
 80026f0:	f043 0301 	orr.w	r3, r3, #1
 80026f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026f6:	4b33      	ldr	r3, [pc, #204]	; (80027c4 <HAL_TIM_Base_MspInit+0x180>)
 80026f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026fa:	f003 0301 	and.w	r3, r3, #1
 80026fe:	617b      	str	r3, [r7, #20]
 8002700:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = Encoder_E_Pin;
 8002702:	2301      	movs	r3, #1
 8002704:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002706:	2302      	movs	r3, #2
 8002708:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800270a:	2300      	movs	r3, #0
 800270c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800270e:	2300      	movs	r3, #0
 8002710:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM2;
 8002712:	230e      	movs	r3, #14
 8002714:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(Encoder_E_GPIO_Port, &GPIO_InitStruct);
 8002716:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800271a:	4619      	mov	r1, r3
 800271c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002720:	f000 fc94 	bl	800304c <HAL_GPIO_Init>
}
 8002724:	e047      	b.n	80027b6 <HAL_TIM_Base_MspInit+0x172>
  else if(tim_baseHandle->Instance==TIM5)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a28      	ldr	r2, [pc, #160]	; (80027cc <HAL_TIM_Base_MspInit+0x188>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d129      	bne.n	8002784 <HAL_TIM_Base_MspInit+0x140>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002730:	4b24      	ldr	r3, [pc, #144]	; (80027c4 <HAL_TIM_Base_MspInit+0x180>)
 8002732:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002734:	4a23      	ldr	r2, [pc, #140]	; (80027c4 <HAL_TIM_Base_MspInit+0x180>)
 8002736:	f043 0308 	orr.w	r3, r3, #8
 800273a:	6593      	str	r3, [r2, #88]	; 0x58
 800273c:	4b21      	ldr	r3, [pc, #132]	; (80027c4 <HAL_TIM_Base_MspInit+0x180>)
 800273e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002740:	f003 0308 	and.w	r3, r3, #8
 8002744:	613b      	str	r3, [r7, #16]
 8002746:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002748:	4b1e      	ldr	r3, [pc, #120]	; (80027c4 <HAL_TIM_Base_MspInit+0x180>)
 800274a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800274c:	4a1d      	ldr	r2, [pc, #116]	; (80027c4 <HAL_TIM_Base_MspInit+0x180>)
 800274e:	f043 0302 	orr.w	r3, r3, #2
 8002752:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002754:	4b1b      	ldr	r3, [pc, #108]	; (80027c4 <HAL_TIM_Base_MspInit+0x180>)
 8002756:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002758:	f003 0302 	and.w	r3, r3, #2
 800275c:	60fb      	str	r3, [r7, #12]
 800275e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Encoder_D_Pin;
 8002760:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002764:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002766:	2302      	movs	r3, #2
 8002768:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800276a:	2300      	movs	r3, #0
 800276c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800276e:	2300      	movs	r3, #0
 8002770:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002772:	2302      	movs	r3, #2
 8002774:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(Encoder_D_GPIO_Port, &GPIO_InitStruct);
 8002776:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800277a:	4619      	mov	r1, r3
 800277c:	4814      	ldr	r0, [pc, #80]	; (80027d0 <HAL_TIM_Base_MspInit+0x18c>)
 800277e:	f000 fc65 	bl	800304c <HAL_GPIO_Init>
}
 8002782:	e018      	b.n	80027b6 <HAL_TIM_Base_MspInit+0x172>
  else if(tim_baseHandle->Instance==TIM6)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4a12      	ldr	r2, [pc, #72]	; (80027d4 <HAL_TIM_Base_MspInit+0x190>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d113      	bne.n	80027b6 <HAL_TIM_Base_MspInit+0x172>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800278e:	4b0d      	ldr	r3, [pc, #52]	; (80027c4 <HAL_TIM_Base_MspInit+0x180>)
 8002790:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002792:	4a0c      	ldr	r2, [pc, #48]	; (80027c4 <HAL_TIM_Base_MspInit+0x180>)
 8002794:	f043 0310 	orr.w	r3, r3, #16
 8002798:	6593      	str	r3, [r2, #88]	; 0x58
 800279a:	4b0a      	ldr	r3, [pc, #40]	; (80027c4 <HAL_TIM_Base_MspInit+0x180>)
 800279c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800279e:	f003 0310 	and.w	r3, r3, #16
 80027a2:	60bb      	str	r3, [r7, #8]
 80027a4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 80027a6:	2200      	movs	r2, #0
 80027a8:	2105      	movs	r1, #5
 80027aa:	2036      	movs	r0, #54	; 0x36
 80027ac:	f000 fb59 	bl	8002e62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80027b0:	2036      	movs	r0, #54	; 0x36
 80027b2:	f000 fb70 	bl	8002e96 <HAL_NVIC_EnableIRQ>
}
 80027b6:	bf00      	nop
 80027b8:	3738      	adds	r7, #56	; 0x38
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	40012c00 	.word	0x40012c00
 80027c4:	40021000 	.word	0x40021000
 80027c8:	48000800 	.word	0x48000800
 80027cc:	40000c00 	.word	0x40000c00
 80027d0:	48000400 	.word	0x48000400
 80027d4:	40001000 	.word	0x40001000

080027d8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80027d8:	b480      	push	{r7}
 80027da:	b085      	sub	sp, #20
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a0a      	ldr	r2, [pc, #40]	; (8002810 <HAL_TIM_PWM_MspInit+0x38>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d10b      	bne.n	8002802 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80027ea:	4b0a      	ldr	r3, [pc, #40]	; (8002814 <HAL_TIM_PWM_MspInit+0x3c>)
 80027ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027ee:	4a09      	ldr	r2, [pc, #36]	; (8002814 <HAL_TIM_PWM_MspInit+0x3c>)
 80027f0:	f043 0302 	orr.w	r3, r3, #2
 80027f4:	6593      	str	r3, [r2, #88]	; 0x58
 80027f6:	4b07      	ldr	r3, [pc, #28]	; (8002814 <HAL_TIM_PWM_MspInit+0x3c>)
 80027f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027fa:	f003 0302 	and.w	r3, r3, #2
 80027fe:	60fb      	str	r3, [r7, #12]
 8002800:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002802:	bf00      	nop
 8002804:	3714      	adds	r7, #20
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr
 800280e:	bf00      	nop
 8002810:	40000400 	.word	0x40000400
 8002814:	40021000 	.word	0x40021000

08002818 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b088      	sub	sp, #32
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002820:	f107 030c 	add.w	r3, r7, #12
 8002824:	2200      	movs	r2, #0
 8002826:	601a      	str	r2, [r3, #0]
 8002828:	605a      	str	r2, [r3, #4]
 800282a:	609a      	str	r2, [r3, #8]
 800282c:	60da      	str	r2, [r3, #12]
 800282e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a11      	ldr	r2, [pc, #68]	; (800287c <HAL_TIM_MspPostInit+0x64>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d11b      	bne.n	8002872 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800283a:	4b11      	ldr	r3, [pc, #68]	; (8002880 <HAL_TIM_MspPostInit+0x68>)
 800283c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800283e:	4a10      	ldr	r2, [pc, #64]	; (8002880 <HAL_TIM_MspPostInit+0x68>)
 8002840:	f043 0302 	orr.w	r3, r3, #2
 8002844:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002846:	4b0e      	ldr	r3, [pc, #56]	; (8002880 <HAL_TIM_MspPostInit+0x68>)
 8002848:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800284a:	f003 0302 	and.w	r3, r3, #2
 800284e:	60bb      	str	r3, [r7, #8]
 8002850:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = PWM_1_Pin|PWM_2_Pin;
 8002852:	2330      	movs	r3, #48	; 0x30
 8002854:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002856:	2302      	movs	r3, #2
 8002858:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800285a:	2300      	movs	r3, #0
 800285c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800285e:	2300      	movs	r3, #0
 8002860:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002862:	2302      	movs	r3, #2
 8002864:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002866:	f107 030c 	add.w	r3, r7, #12
 800286a:	4619      	mov	r1, r3
 800286c:	4805      	ldr	r0, [pc, #20]	; (8002884 <HAL_TIM_MspPostInit+0x6c>)
 800286e:	f000 fbed 	bl	800304c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002872:	bf00      	nop
 8002874:	3720      	adds	r7, #32
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	40000400 	.word	0x40000400
 8002880:	40021000 	.word	0x40021000
 8002884:	48000400 	.word	0x48000400

08002888 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800288c:	4b21      	ldr	r3, [pc, #132]	; (8002914 <MX_LPUART1_UART_Init+0x8c>)
 800288e:	4a22      	ldr	r2, [pc, #136]	; (8002918 <MX_LPUART1_UART_Init+0x90>)
 8002890:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 9600;
 8002892:	4b20      	ldr	r3, [pc, #128]	; (8002914 <MX_LPUART1_UART_Init+0x8c>)
 8002894:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002898:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800289a:	4b1e      	ldr	r3, [pc, #120]	; (8002914 <MX_LPUART1_UART_Init+0x8c>)
 800289c:	2200      	movs	r2, #0
 800289e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80028a0:	4b1c      	ldr	r3, [pc, #112]	; (8002914 <MX_LPUART1_UART_Init+0x8c>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80028a6:	4b1b      	ldr	r3, [pc, #108]	; (8002914 <MX_LPUART1_UART_Init+0x8c>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80028ac:	4b19      	ldr	r3, [pc, #100]	; (8002914 <MX_LPUART1_UART_Init+0x8c>)
 80028ae:	220c      	movs	r2, #12
 80028b0:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028b2:	4b18      	ldr	r3, [pc, #96]	; (8002914 <MX_LPUART1_UART_Init+0x8c>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80028b8:	4b16      	ldr	r3, [pc, #88]	; (8002914 <MX_LPUART1_UART_Init+0x8c>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80028be:	4b15      	ldr	r3, [pc, #84]	; (8002914 <MX_LPUART1_UART_Init+0x8c>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80028c4:	4b13      	ldr	r3, [pc, #76]	; (8002914 <MX_LPUART1_UART_Init+0x8c>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80028ca:	4812      	ldr	r0, [pc, #72]	; (8002914 <MX_LPUART1_UART_Init+0x8c>)
 80028cc:	f003 fd34 	bl	8006338 <HAL_UART_Init>
 80028d0:	4603      	mov	r3, r0
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d001      	beq.n	80028da <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 80028d6:	f7ff fac1 	bl	8001e5c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80028da:	2100      	movs	r1, #0
 80028dc:	480d      	ldr	r0, [pc, #52]	; (8002914 <MX_LPUART1_UART_Init+0x8c>)
 80028de:	f005 fcd6 	bl	800828e <HAL_UARTEx_SetTxFifoThreshold>
 80028e2:	4603      	mov	r3, r0
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d001      	beq.n	80028ec <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 80028e8:	f7ff fab8 	bl	8001e5c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80028ec:	2100      	movs	r1, #0
 80028ee:	4809      	ldr	r0, [pc, #36]	; (8002914 <MX_LPUART1_UART_Init+0x8c>)
 80028f0:	f005 fd0b 	bl	800830a <HAL_UARTEx_SetRxFifoThreshold>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d001      	beq.n	80028fe <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 80028fa:	f7ff faaf 	bl	8001e5c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80028fe:	4805      	ldr	r0, [pc, #20]	; (8002914 <MX_LPUART1_UART_Init+0x8c>)
 8002900:	f005 fc8c 	bl	800821c <HAL_UARTEx_DisableFifoMode>
 8002904:	4603      	mov	r3, r0
 8002906:	2b00      	cmp	r3, #0
 8002908:	d001      	beq.n	800290e <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 800290a:	f7ff faa7 	bl	8001e5c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800290e:	bf00      	nop
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	2000032c 	.word	0x2000032c
 8002918:	40008000 	.word	0x40008000

0800291c <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002920:	4b22      	ldr	r3, [pc, #136]	; (80029ac <MX_USART1_UART_Init+0x90>)
 8002922:	4a23      	ldr	r2, [pc, #140]	; (80029b0 <MX_USART1_UART_Init+0x94>)
 8002924:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002926:	4b21      	ldr	r3, [pc, #132]	; (80029ac <MX_USART1_UART_Init+0x90>)
 8002928:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800292c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800292e:	4b1f      	ldr	r3, [pc, #124]	; (80029ac <MX_USART1_UART_Init+0x90>)
 8002930:	2200      	movs	r2, #0
 8002932:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002934:	4b1d      	ldr	r3, [pc, #116]	; (80029ac <MX_USART1_UART_Init+0x90>)
 8002936:	2200      	movs	r2, #0
 8002938:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800293a:	4b1c      	ldr	r3, [pc, #112]	; (80029ac <MX_USART1_UART_Init+0x90>)
 800293c:	2200      	movs	r2, #0
 800293e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002940:	4b1a      	ldr	r3, [pc, #104]	; (80029ac <MX_USART1_UART_Init+0x90>)
 8002942:	220c      	movs	r2, #12
 8002944:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002946:	4b19      	ldr	r3, [pc, #100]	; (80029ac <MX_USART1_UART_Init+0x90>)
 8002948:	2200      	movs	r2, #0
 800294a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800294c:	4b17      	ldr	r3, [pc, #92]	; (80029ac <MX_USART1_UART_Init+0x90>)
 800294e:	2200      	movs	r2, #0
 8002950:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002952:	4b16      	ldr	r3, [pc, #88]	; (80029ac <MX_USART1_UART_Init+0x90>)
 8002954:	2200      	movs	r2, #0
 8002956:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002958:	4b14      	ldr	r3, [pc, #80]	; (80029ac <MX_USART1_UART_Init+0x90>)
 800295a:	2200      	movs	r2, #0
 800295c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800295e:	4b13      	ldr	r3, [pc, #76]	; (80029ac <MX_USART1_UART_Init+0x90>)
 8002960:	2200      	movs	r2, #0
 8002962:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002964:	4811      	ldr	r0, [pc, #68]	; (80029ac <MX_USART1_UART_Init+0x90>)
 8002966:	f003 fce7 	bl	8006338 <HAL_UART_Init>
 800296a:	4603      	mov	r3, r0
 800296c:	2b00      	cmp	r3, #0
 800296e:	d001      	beq.n	8002974 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002970:	f7ff fa74 	bl	8001e5c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002974:	2100      	movs	r1, #0
 8002976:	480d      	ldr	r0, [pc, #52]	; (80029ac <MX_USART1_UART_Init+0x90>)
 8002978:	f005 fc89 	bl	800828e <HAL_UARTEx_SetTxFifoThreshold>
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	d001      	beq.n	8002986 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002982:	f7ff fa6b 	bl	8001e5c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002986:	2100      	movs	r1, #0
 8002988:	4808      	ldr	r0, [pc, #32]	; (80029ac <MX_USART1_UART_Init+0x90>)
 800298a:	f005 fcbe 	bl	800830a <HAL_UARTEx_SetRxFifoThreshold>
 800298e:	4603      	mov	r3, r0
 8002990:	2b00      	cmp	r3, #0
 8002992:	d001      	beq.n	8002998 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002994:	f7ff fa62 	bl	8001e5c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002998:	4804      	ldr	r0, [pc, #16]	; (80029ac <MX_USART1_UART_Init+0x90>)
 800299a:	f005 fc3f 	bl	800821c <HAL_UARTEx_DisableFifoMode>
 800299e:	4603      	mov	r3, r0
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d001      	beq.n	80029a8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80029a4:	f7ff fa5a 	bl	8001e5c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80029a8:	bf00      	nop
 80029aa:	bd80      	pop	{r7, pc}
 80029ac:	200003bc 	.word	0x200003bc
 80029b0:	40013800 	.word	0x40013800

080029b4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b0a2      	sub	sp, #136	; 0x88
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029bc:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80029c0:	2200      	movs	r2, #0
 80029c2:	601a      	str	r2, [r3, #0]
 80029c4:	605a      	str	r2, [r3, #4]
 80029c6:	609a      	str	r2, [r3, #8]
 80029c8:	60da      	str	r2, [r3, #12]
 80029ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80029cc:	f107 0320 	add.w	r3, r7, #32
 80029d0:	2254      	movs	r2, #84	; 0x54
 80029d2:	2100      	movs	r1, #0
 80029d4:	4618      	mov	r0, r3
 80029d6:	f008 fb4f 	bl	800b078 <memset>
  if(uartHandle->Instance==LPUART1)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a62      	ldr	r2, [pc, #392]	; (8002b68 <HAL_UART_MspInit+0x1b4>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d157      	bne.n	8002a94 <HAL_UART_MspInit+0xe0>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80029e4:	2320      	movs	r3, #32
 80029e6:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80029e8:	2300      	movs	r3, #0
 80029ea:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80029ec:	f107 0320 	add.w	r3, r7, #32
 80029f0:	4618      	mov	r0, r3
 80029f2:	f001 fab5 	bl	8003f60 <HAL_RCCEx_PeriphCLKConfig>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d001      	beq.n	8002a00 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80029fc:	f7ff fa2e 	bl	8001e5c <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002a00:	4b5a      	ldr	r3, [pc, #360]	; (8002b6c <HAL_UART_MspInit+0x1b8>)
 8002a02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a04:	4a59      	ldr	r2, [pc, #356]	; (8002b6c <HAL_UART_MspInit+0x1b8>)
 8002a06:	f043 0301 	orr.w	r3, r3, #1
 8002a0a:	65d3      	str	r3, [r2, #92]	; 0x5c
 8002a0c:	4b57      	ldr	r3, [pc, #348]	; (8002b6c <HAL_UART_MspInit+0x1b8>)
 8002a0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a10:	f003 0301 	and.w	r3, r3, #1
 8002a14:	61fb      	str	r3, [r7, #28]
 8002a16:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a18:	4b54      	ldr	r3, [pc, #336]	; (8002b6c <HAL_UART_MspInit+0x1b8>)
 8002a1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a1c:	4a53      	ldr	r2, [pc, #332]	; (8002b6c <HAL_UART_MspInit+0x1b8>)
 8002a1e:	f043 0304 	orr.w	r3, r3, #4
 8002a22:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a24:	4b51      	ldr	r3, [pc, #324]	; (8002b6c <HAL_UART_MspInit+0x1b8>)
 8002a26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a28:	f003 0304 	and.w	r3, r3, #4
 8002a2c:	61bb      	str	r3, [r7, #24]
 8002a2e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a30:	4b4e      	ldr	r3, [pc, #312]	; (8002b6c <HAL_UART_MspInit+0x1b8>)
 8002a32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a34:	4a4d      	ldr	r2, [pc, #308]	; (8002b6c <HAL_UART_MspInit+0x1b8>)
 8002a36:	f043 0301 	orr.w	r3, r3, #1
 8002a3a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a3c:	4b4b      	ldr	r3, [pc, #300]	; (8002b6c <HAL_UART_MspInit+0x1b8>)
 8002a3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a40:	f003 0301 	and.w	r3, r3, #1
 8002a44:	617b      	str	r3, [r7, #20]
 8002a46:	697b      	ldr	r3, [r7, #20]
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PA2     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a4c:	2302      	movs	r3, #2
 8002a4e:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a50:	2300      	movs	r3, #0
 8002a52:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a54:	2300      	movs	r3, #0
 8002a56:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002a5a:	2308      	movs	r3, #8
 8002a5c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a60:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002a64:	4619      	mov	r1, r3
 8002a66:	4842      	ldr	r0, [pc, #264]	; (8002b70 <HAL_UART_MspInit+0x1bc>)
 8002a68:	f000 faf0 	bl	800304c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002a6c:	2304      	movs	r3, #4
 8002a6e:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a70:	2302      	movs	r3, #2
 8002a72:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a74:	2300      	movs	r3, #0
 8002a76:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8002a7e:	230c      	movs	r3, #12
 8002a80:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a84:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002a88:	4619      	mov	r1, r3
 8002a8a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a8e:	f000 fadd 	bl	800304c <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002a92:	e064      	b.n	8002b5e <HAL_UART_MspInit+0x1aa>
  else if(uartHandle->Instance==USART1)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a36      	ldr	r2, [pc, #216]	; (8002b74 <HAL_UART_MspInit+0x1c0>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d15f      	bne.n	8002b5e <HAL_UART_MspInit+0x1aa>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002aa6:	f107 0320 	add.w	r3, r7, #32
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f001 fa58 	bl	8003f60 <HAL_RCCEx_PeriphCLKConfig>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d001      	beq.n	8002aba <HAL_UART_MspInit+0x106>
      Error_Handler();
 8002ab6:	f7ff f9d1 	bl	8001e5c <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002aba:	4b2c      	ldr	r3, [pc, #176]	; (8002b6c <HAL_UART_MspInit+0x1b8>)
 8002abc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002abe:	4a2b      	ldr	r2, [pc, #172]	; (8002b6c <HAL_UART_MspInit+0x1b8>)
 8002ac0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ac4:	6613      	str	r3, [r2, #96]	; 0x60
 8002ac6:	4b29      	ldr	r3, [pc, #164]	; (8002b6c <HAL_UART_MspInit+0x1b8>)
 8002ac8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002aca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ace:	613b      	str	r3, [r7, #16]
 8002ad0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ad2:	4b26      	ldr	r3, [pc, #152]	; (8002b6c <HAL_UART_MspInit+0x1b8>)
 8002ad4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ad6:	4a25      	ldr	r2, [pc, #148]	; (8002b6c <HAL_UART_MspInit+0x1b8>)
 8002ad8:	f043 0304 	orr.w	r3, r3, #4
 8002adc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ade:	4b23      	ldr	r3, [pc, #140]	; (8002b6c <HAL_UART_MspInit+0x1b8>)
 8002ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ae2:	f003 0304 	and.w	r3, r3, #4
 8002ae6:	60fb      	str	r3, [r7, #12]
 8002ae8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aea:	4b20      	ldr	r3, [pc, #128]	; (8002b6c <HAL_UART_MspInit+0x1b8>)
 8002aec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002aee:	4a1f      	ldr	r2, [pc, #124]	; (8002b6c <HAL_UART_MspInit+0x1b8>)
 8002af0:	f043 0301 	orr.w	r3, r3, #1
 8002af4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002af6:	4b1d      	ldr	r3, [pc, #116]	; (8002b6c <HAL_UART_MspInit+0x1b8>)
 8002af8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002afa:	f003 0301 	and.w	r3, r3, #1
 8002afe:	60bb      	str	r3, [r7, #8]
 8002b00:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = HC05_TX_Pin;
 8002b02:	2310      	movs	r3, #16
 8002b04:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b06:	2302      	movs	r3, #2
 8002b08:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002b14:	2307      	movs	r3, #7
 8002b16:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(HC05_TX_GPIO_Port, &GPIO_InitStruct);
 8002b1a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002b1e:	4619      	mov	r1, r3
 8002b20:	4813      	ldr	r0, [pc, #76]	; (8002b70 <HAL_UART_MspInit+0x1bc>)
 8002b22:	f000 fa93 	bl	800304c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = HC05_RX_Pin;
 8002b26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002b2a:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b2c:	2302      	movs	r3, #2
 8002b2e:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b30:	2300      	movs	r3, #0
 8002b32:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b34:	2300      	movs	r3, #0
 8002b36:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002b3a:	2307      	movs	r3, #7
 8002b3c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(HC05_RX_GPIO_Port, &GPIO_InitStruct);
 8002b40:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002b44:	4619      	mov	r1, r3
 8002b46:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b4a:	f000 fa7f 	bl	800304c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002b4e:	2200      	movs	r2, #0
 8002b50:	2105      	movs	r1, #5
 8002b52:	2025      	movs	r0, #37	; 0x25
 8002b54:	f000 f985 	bl	8002e62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002b58:	2025      	movs	r0, #37	; 0x25
 8002b5a:	f000 f99c 	bl	8002e96 <HAL_NVIC_EnableIRQ>
}
 8002b5e:	bf00      	nop
 8002b60:	3788      	adds	r7, #136	; 0x88
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	40008000 	.word	0x40008000
 8002b6c:	40021000 	.word	0x40021000
 8002b70:	48000800 	.word	0x48000800
 8002b74:	40013800 	.word	0x40013800

08002b78 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002b78:	480d      	ldr	r0, [pc, #52]	; (8002bb0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002b7a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b7c:	480d      	ldr	r0, [pc, #52]	; (8002bb4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002b7e:	490e      	ldr	r1, [pc, #56]	; (8002bb8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002b80:	4a0e      	ldr	r2, [pc, #56]	; (8002bbc <LoopForever+0xe>)
  movs r3, #0
 8002b82:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002b84:	e002      	b.n	8002b8c <LoopCopyDataInit>

08002b86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b8a:	3304      	adds	r3, #4

08002b8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b90:	d3f9      	bcc.n	8002b86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b92:	4a0b      	ldr	r2, [pc, #44]	; (8002bc0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002b94:	4c0b      	ldr	r4, [pc, #44]	; (8002bc4 <LoopForever+0x16>)
  movs r3, #0
 8002b96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b98:	e001      	b.n	8002b9e <LoopFillZerobss>

08002b9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b9c:	3204      	adds	r2, #4

08002b9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ba0:	d3fb      	bcc.n	8002b9a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002ba2:	f7ff fb83 	bl	80022ac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002ba6:	f008 fa33 	bl	800b010 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002baa:	f7ff f8ed 	bl	8001d88 <main>

08002bae <LoopForever>:

LoopForever:
    b LoopForever
 8002bae:	e7fe      	b.n	8002bae <LoopForever>
  ldr   r0, =_estack
 8002bb0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002bb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bb8:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8002bbc:	0800dd80 	.word	0x0800dd80
  ldr r2, =_sbss
 8002bc0:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8002bc4:	20002668 	.word	0x20002668

08002bc8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002bc8:	e7fe      	b.n	8002bc8 <ADC1_2_IRQHandler>

08002bca <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bca:	b580      	push	{r7, lr}
 8002bcc:	b082      	sub	sp, #8
 8002bce:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bd4:	2003      	movs	r0, #3
 8002bd6:	f000 f939 	bl	8002e4c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002bda:	200f      	movs	r0, #15
 8002bdc:	f000 f80e 	bl	8002bfc <HAL_InitTick>
 8002be0:	4603      	mov	r3, r0
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d002      	beq.n	8002bec <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	71fb      	strb	r3, [r7, #7]
 8002bea:	e001      	b.n	8002bf0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002bec:	f7ff fabe 	bl	800216c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002bf0:	79fb      	ldrb	r3, [r7, #7]

}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3708      	adds	r7, #8
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
	...

08002bfc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b084      	sub	sp, #16
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002c04:	2300      	movs	r3, #0
 8002c06:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002c08:	4b16      	ldr	r3, [pc, #88]	; (8002c64 <HAL_InitTick+0x68>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d022      	beq.n	8002c56 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002c10:	4b15      	ldr	r3, [pc, #84]	; (8002c68 <HAL_InitTick+0x6c>)
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	4b13      	ldr	r3, [pc, #76]	; (8002c64 <HAL_InitTick+0x68>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002c1c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c20:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c24:	4618      	mov	r0, r3
 8002c26:	f000 f944 	bl	8002eb2 <HAL_SYSTICK_Config>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d10f      	bne.n	8002c50 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2b0f      	cmp	r3, #15
 8002c34:	d809      	bhi.n	8002c4a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c36:	2200      	movs	r2, #0
 8002c38:	6879      	ldr	r1, [r7, #4]
 8002c3a:	f04f 30ff 	mov.w	r0, #4294967295
 8002c3e:	f000 f910 	bl	8002e62 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002c42:	4a0a      	ldr	r2, [pc, #40]	; (8002c6c <HAL_InitTick+0x70>)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6013      	str	r3, [r2, #0]
 8002c48:	e007      	b.n	8002c5a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	73fb      	strb	r3, [r7, #15]
 8002c4e:	e004      	b.n	8002c5a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	73fb      	strb	r3, [r7, #15]
 8002c54:	e001      	b.n	8002c5a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002c5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	3710      	adds	r7, #16
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	20000014 	.word	0x20000014
 8002c68:	2000000c 	.word	0x2000000c
 8002c6c:	20000010 	.word	0x20000010

08002c70 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c70:	b480      	push	{r7}
 8002c72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c74:	4b05      	ldr	r3, [pc, #20]	; (8002c8c <HAL_IncTick+0x1c>)
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	4b05      	ldr	r3, [pc, #20]	; (8002c90 <HAL_IncTick+0x20>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4413      	add	r3, r2
 8002c7e:	4a03      	ldr	r2, [pc, #12]	; (8002c8c <HAL_IncTick+0x1c>)
 8002c80:	6013      	str	r3, [r2, #0]
}
 8002c82:	bf00      	nop
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr
 8002c8c:	2000044c 	.word	0x2000044c
 8002c90:	20000014 	.word	0x20000014

08002c94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c94:	b480      	push	{r7}
 8002c96:	af00      	add	r7, sp, #0
  return uwTick;
 8002c98:	4b03      	ldr	r3, [pc, #12]	; (8002ca8 <HAL_GetTick+0x14>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr
 8002ca6:	bf00      	nop
 8002ca8:	2000044c 	.word	0x2000044c

08002cac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b085      	sub	sp, #20
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	f003 0307 	and.w	r3, r3, #7
 8002cba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002cbc:	4b0c      	ldr	r3, [pc, #48]	; (8002cf0 <__NVIC_SetPriorityGrouping+0x44>)
 8002cbe:	68db      	ldr	r3, [r3, #12]
 8002cc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002cc2:	68ba      	ldr	r2, [r7, #8]
 8002cc4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002cc8:	4013      	ands	r3, r2
 8002cca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002cd4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002cd8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002cdc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cde:	4a04      	ldr	r2, [pc, #16]	; (8002cf0 <__NVIC_SetPriorityGrouping+0x44>)
 8002ce0:	68bb      	ldr	r3, [r7, #8]
 8002ce2:	60d3      	str	r3, [r2, #12]
}
 8002ce4:	bf00      	nop
 8002ce6:	3714      	adds	r7, #20
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cee:	4770      	bx	lr
 8002cf0:	e000ed00 	.word	0xe000ed00

08002cf4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002cf8:	4b04      	ldr	r3, [pc, #16]	; (8002d0c <__NVIC_GetPriorityGrouping+0x18>)
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	0a1b      	lsrs	r3, r3, #8
 8002cfe:	f003 0307 	and.w	r3, r3, #7
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	46bd      	mov	sp, r7
 8002d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0a:	4770      	bx	lr
 8002d0c:	e000ed00 	.word	0xe000ed00

08002d10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b083      	sub	sp, #12
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	4603      	mov	r3, r0
 8002d18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	db0b      	blt.n	8002d3a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d22:	79fb      	ldrb	r3, [r7, #7]
 8002d24:	f003 021f 	and.w	r2, r3, #31
 8002d28:	4907      	ldr	r1, [pc, #28]	; (8002d48 <__NVIC_EnableIRQ+0x38>)
 8002d2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d2e:	095b      	lsrs	r3, r3, #5
 8002d30:	2001      	movs	r0, #1
 8002d32:	fa00 f202 	lsl.w	r2, r0, r2
 8002d36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002d3a:	bf00      	nop
 8002d3c:	370c      	adds	r7, #12
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr
 8002d46:	bf00      	nop
 8002d48:	e000e100 	.word	0xe000e100

08002d4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b083      	sub	sp, #12
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	4603      	mov	r3, r0
 8002d54:	6039      	str	r1, [r7, #0]
 8002d56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	db0a      	blt.n	8002d76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	b2da      	uxtb	r2, r3
 8002d64:	490c      	ldr	r1, [pc, #48]	; (8002d98 <__NVIC_SetPriority+0x4c>)
 8002d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d6a:	0112      	lsls	r2, r2, #4
 8002d6c:	b2d2      	uxtb	r2, r2
 8002d6e:	440b      	add	r3, r1
 8002d70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d74:	e00a      	b.n	8002d8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	b2da      	uxtb	r2, r3
 8002d7a:	4908      	ldr	r1, [pc, #32]	; (8002d9c <__NVIC_SetPriority+0x50>)
 8002d7c:	79fb      	ldrb	r3, [r7, #7]
 8002d7e:	f003 030f 	and.w	r3, r3, #15
 8002d82:	3b04      	subs	r3, #4
 8002d84:	0112      	lsls	r2, r2, #4
 8002d86:	b2d2      	uxtb	r2, r2
 8002d88:	440b      	add	r3, r1
 8002d8a:	761a      	strb	r2, [r3, #24]
}
 8002d8c:	bf00      	nop
 8002d8e:	370c      	adds	r7, #12
 8002d90:	46bd      	mov	sp, r7
 8002d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d96:	4770      	bx	lr
 8002d98:	e000e100 	.word	0xe000e100
 8002d9c:	e000ed00 	.word	0xe000ed00

08002da0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b089      	sub	sp, #36	; 0x24
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	60f8      	str	r0, [r7, #12]
 8002da8:	60b9      	str	r1, [r7, #8]
 8002daa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	f003 0307 	and.w	r3, r3, #7
 8002db2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002db4:	69fb      	ldr	r3, [r7, #28]
 8002db6:	f1c3 0307 	rsb	r3, r3, #7
 8002dba:	2b04      	cmp	r3, #4
 8002dbc:	bf28      	it	cs
 8002dbe:	2304      	movcs	r3, #4
 8002dc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002dc2:	69fb      	ldr	r3, [r7, #28]
 8002dc4:	3304      	adds	r3, #4
 8002dc6:	2b06      	cmp	r3, #6
 8002dc8:	d902      	bls.n	8002dd0 <NVIC_EncodePriority+0x30>
 8002dca:	69fb      	ldr	r3, [r7, #28]
 8002dcc:	3b03      	subs	r3, #3
 8002dce:	e000      	b.n	8002dd2 <NVIC_EncodePriority+0x32>
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dd4:	f04f 32ff 	mov.w	r2, #4294967295
 8002dd8:	69bb      	ldr	r3, [r7, #24]
 8002dda:	fa02 f303 	lsl.w	r3, r2, r3
 8002dde:	43da      	mvns	r2, r3
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	401a      	ands	r2, r3
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002de8:	f04f 31ff 	mov.w	r1, #4294967295
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	fa01 f303 	lsl.w	r3, r1, r3
 8002df2:	43d9      	mvns	r1, r3
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002df8:	4313      	orrs	r3, r2
         );
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	3724      	adds	r7, #36	; 0x24
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr
	...

08002e08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	3b01      	subs	r3, #1
 8002e14:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e18:	d301      	bcc.n	8002e1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e00f      	b.n	8002e3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e1e:	4a0a      	ldr	r2, [pc, #40]	; (8002e48 <SysTick_Config+0x40>)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	3b01      	subs	r3, #1
 8002e24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e26:	210f      	movs	r1, #15
 8002e28:	f04f 30ff 	mov.w	r0, #4294967295
 8002e2c:	f7ff ff8e 	bl	8002d4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e30:	4b05      	ldr	r3, [pc, #20]	; (8002e48 <SysTick_Config+0x40>)
 8002e32:	2200      	movs	r2, #0
 8002e34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e36:	4b04      	ldr	r3, [pc, #16]	; (8002e48 <SysTick_Config+0x40>)
 8002e38:	2207      	movs	r2, #7
 8002e3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e3c:	2300      	movs	r3, #0
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	3708      	adds	r7, #8
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	bf00      	nop
 8002e48:	e000e010 	.word	0xe000e010

08002e4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b082      	sub	sp, #8
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e54:	6878      	ldr	r0, [r7, #4]
 8002e56:	f7ff ff29 	bl	8002cac <__NVIC_SetPriorityGrouping>
}
 8002e5a:	bf00      	nop
 8002e5c:	3708      	adds	r7, #8
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}

08002e62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e62:	b580      	push	{r7, lr}
 8002e64:	b086      	sub	sp, #24
 8002e66:	af00      	add	r7, sp, #0
 8002e68:	4603      	mov	r3, r0
 8002e6a:	60b9      	str	r1, [r7, #8]
 8002e6c:	607a      	str	r2, [r7, #4]
 8002e6e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002e70:	f7ff ff40 	bl	8002cf4 <__NVIC_GetPriorityGrouping>
 8002e74:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e76:	687a      	ldr	r2, [r7, #4]
 8002e78:	68b9      	ldr	r1, [r7, #8]
 8002e7a:	6978      	ldr	r0, [r7, #20]
 8002e7c:	f7ff ff90 	bl	8002da0 <NVIC_EncodePriority>
 8002e80:	4602      	mov	r2, r0
 8002e82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e86:	4611      	mov	r1, r2
 8002e88:	4618      	mov	r0, r3
 8002e8a:	f7ff ff5f 	bl	8002d4c <__NVIC_SetPriority>
}
 8002e8e:	bf00      	nop
 8002e90:	3718      	adds	r7, #24
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}

08002e96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e96:	b580      	push	{r7, lr}
 8002e98:	b082      	sub	sp, #8
 8002e9a:	af00      	add	r7, sp, #0
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ea0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f7ff ff33 	bl	8002d10 <__NVIC_EnableIRQ>
}
 8002eaa:	bf00      	nop
 8002eac:	3708      	adds	r7, #8
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}

08002eb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002eb2:	b580      	push	{r7, lr}
 8002eb4:	b082      	sub	sp, #8
 8002eb6:	af00      	add	r7, sp, #0
 8002eb8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002eba:	6878      	ldr	r0, [r7, #4]
 8002ebc:	f7ff ffa4 	bl	8002e08 <SysTick_Config>
 8002ec0:	4603      	mov	r3, r0
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3708      	adds	r7, #8
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}

08002eca <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002eca:	b480      	push	{r7}
 8002ecc:	b085      	sub	sp, #20
 8002ece:	af00      	add	r7, sp, #0
 8002ed0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002edc:	b2db      	uxtb	r3, r3
 8002ede:	2b02      	cmp	r3, #2
 8002ee0:	d005      	beq.n	8002eee <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2204      	movs	r2, #4
 8002ee6:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	73fb      	strb	r3, [r7, #15]
 8002eec:	e037      	b.n	8002f5e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f022 020e 	bic.w	r2, r2, #14
 8002efc:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f02:	681a      	ldr	r2, [r3, #0]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f08:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002f0c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f022 0201 	bic.w	r2, r2, #1
 8002f1c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f22:	f003 021f 	and.w	r2, r3, #31
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2a:	2101      	movs	r1, #1
 8002f2c:	fa01 f202 	lsl.w	r2, r1, r2
 8002f30:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f36:	687a      	ldr	r2, [r7, #4]
 8002f38:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002f3a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d00c      	beq.n	8002f5e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f4e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002f52:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f58:	687a      	ldr	r2, [r7, #4]
 8002f5a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002f5c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2201      	movs	r2, #1
 8002f62:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8002f6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	3714      	adds	r7, #20
 8002f74:	46bd      	mov	sp, r7
 8002f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7a:	4770      	bx	lr

08002f7c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b084      	sub	sp, #16
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f84:	2300      	movs	r3, #0
 8002f86:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002f8e:	b2db      	uxtb	r3, r3
 8002f90:	2b02      	cmp	r3, #2
 8002f92:	d00d      	beq.n	8002fb0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2204      	movs	r2, #4
 8002f98:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2201      	movs	r2, #1
 8002f9e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	73fb      	strb	r3, [r7, #15]
 8002fae:	e047      	b.n	8003040 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	681a      	ldr	r2, [r3, #0]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f022 020e 	bic.w	r2, r2, #14
 8002fbe:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	681a      	ldr	r2, [r3, #0]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f022 0201 	bic.w	r2, r2, #1
 8002fce:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fd4:	681a      	ldr	r2, [r3, #0]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fda:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002fde:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fe4:	f003 021f 	and.w	r2, r3, #31
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fec:	2101      	movs	r1, #1
 8002fee:	fa01 f202 	lsl.w	r2, r1, r2
 8002ff2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ff8:	687a      	ldr	r2, [r7, #4]
 8002ffa:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002ffc:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003002:	2b00      	cmp	r3, #0
 8003004:	d00c      	beq.n	8003020 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003010:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003014:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800301a:	687a      	ldr	r2, [r7, #4]
 800301c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800301e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2201      	movs	r2, #1
 8003024:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003034:	2b00      	cmp	r3, #0
 8003036:	d003      	beq.n	8003040 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800303c:	6878      	ldr	r0, [r7, #4]
 800303e:	4798      	blx	r3
    }
  }
  return status;
 8003040:	7bfb      	ldrb	r3, [r7, #15]
}
 8003042:	4618      	mov	r0, r3
 8003044:	3710      	adds	r7, #16
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}
	...

0800304c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800304c:	b480      	push	{r7}
 800304e:	b087      	sub	sp, #28
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
 8003054:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003056:	2300      	movs	r3, #0
 8003058:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800305a:	e15a      	b.n	8003312 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	681a      	ldr	r2, [r3, #0]
 8003060:	2101      	movs	r1, #1
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	fa01 f303 	lsl.w	r3, r1, r3
 8003068:	4013      	ands	r3, r2
 800306a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2b00      	cmp	r3, #0
 8003070:	f000 814c 	beq.w	800330c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	f003 0303 	and.w	r3, r3, #3
 800307c:	2b01      	cmp	r3, #1
 800307e:	d005      	beq.n	800308c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003088:	2b02      	cmp	r3, #2
 800308a:	d130      	bne.n	80030ee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	005b      	lsls	r3, r3, #1
 8003096:	2203      	movs	r2, #3
 8003098:	fa02 f303 	lsl.w	r3, r2, r3
 800309c:	43db      	mvns	r3, r3
 800309e:	693a      	ldr	r2, [r7, #16]
 80030a0:	4013      	ands	r3, r2
 80030a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	68da      	ldr	r2, [r3, #12]
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	005b      	lsls	r3, r3, #1
 80030ac:	fa02 f303 	lsl.w	r3, r2, r3
 80030b0:	693a      	ldr	r2, [r7, #16]
 80030b2:	4313      	orrs	r3, r2
 80030b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	693a      	ldr	r2, [r7, #16]
 80030ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80030c2:	2201      	movs	r2, #1
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	fa02 f303 	lsl.w	r3, r2, r3
 80030ca:	43db      	mvns	r3, r3
 80030cc:	693a      	ldr	r2, [r7, #16]
 80030ce:	4013      	ands	r3, r2
 80030d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	091b      	lsrs	r3, r3, #4
 80030d8:	f003 0201 	and.w	r2, r3, #1
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	fa02 f303 	lsl.w	r3, r2, r3
 80030e2:	693a      	ldr	r2, [r7, #16]
 80030e4:	4313      	orrs	r3, r2
 80030e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	693a      	ldr	r2, [r7, #16]
 80030ec:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	f003 0303 	and.w	r3, r3, #3
 80030f6:	2b03      	cmp	r3, #3
 80030f8:	d017      	beq.n	800312a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	68db      	ldr	r3, [r3, #12]
 80030fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	005b      	lsls	r3, r3, #1
 8003104:	2203      	movs	r2, #3
 8003106:	fa02 f303 	lsl.w	r3, r2, r3
 800310a:	43db      	mvns	r3, r3
 800310c:	693a      	ldr	r2, [r7, #16]
 800310e:	4013      	ands	r3, r2
 8003110:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	689a      	ldr	r2, [r3, #8]
 8003116:	697b      	ldr	r3, [r7, #20]
 8003118:	005b      	lsls	r3, r3, #1
 800311a:	fa02 f303 	lsl.w	r3, r2, r3
 800311e:	693a      	ldr	r2, [r7, #16]
 8003120:	4313      	orrs	r3, r2
 8003122:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	693a      	ldr	r2, [r7, #16]
 8003128:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	f003 0303 	and.w	r3, r3, #3
 8003132:	2b02      	cmp	r3, #2
 8003134:	d123      	bne.n	800317e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	08da      	lsrs	r2, r3, #3
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	3208      	adds	r2, #8
 800313e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003142:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003144:	697b      	ldr	r3, [r7, #20]
 8003146:	f003 0307 	and.w	r3, r3, #7
 800314a:	009b      	lsls	r3, r3, #2
 800314c:	220f      	movs	r2, #15
 800314e:	fa02 f303 	lsl.w	r3, r2, r3
 8003152:	43db      	mvns	r3, r3
 8003154:	693a      	ldr	r2, [r7, #16]
 8003156:	4013      	ands	r3, r2
 8003158:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	691a      	ldr	r2, [r3, #16]
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	f003 0307 	and.w	r3, r3, #7
 8003164:	009b      	lsls	r3, r3, #2
 8003166:	fa02 f303 	lsl.w	r3, r2, r3
 800316a:	693a      	ldr	r2, [r7, #16]
 800316c:	4313      	orrs	r3, r2
 800316e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003170:	697b      	ldr	r3, [r7, #20]
 8003172:	08da      	lsrs	r2, r3, #3
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	3208      	adds	r2, #8
 8003178:	6939      	ldr	r1, [r7, #16]
 800317a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	005b      	lsls	r3, r3, #1
 8003188:	2203      	movs	r2, #3
 800318a:	fa02 f303 	lsl.w	r3, r2, r3
 800318e:	43db      	mvns	r3, r3
 8003190:	693a      	ldr	r2, [r7, #16]
 8003192:	4013      	ands	r3, r2
 8003194:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	f003 0203 	and.w	r2, r3, #3
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	005b      	lsls	r3, r3, #1
 80031a2:	fa02 f303 	lsl.w	r3, r2, r3
 80031a6:	693a      	ldr	r2, [r7, #16]
 80031a8:	4313      	orrs	r3, r2
 80031aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	693a      	ldr	r2, [r7, #16]
 80031b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	f000 80a6 	beq.w	800330c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031c0:	4b5b      	ldr	r3, [pc, #364]	; (8003330 <HAL_GPIO_Init+0x2e4>)
 80031c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031c4:	4a5a      	ldr	r2, [pc, #360]	; (8003330 <HAL_GPIO_Init+0x2e4>)
 80031c6:	f043 0301 	orr.w	r3, r3, #1
 80031ca:	6613      	str	r3, [r2, #96]	; 0x60
 80031cc:	4b58      	ldr	r3, [pc, #352]	; (8003330 <HAL_GPIO_Init+0x2e4>)
 80031ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031d0:	f003 0301 	and.w	r3, r3, #1
 80031d4:	60bb      	str	r3, [r7, #8]
 80031d6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80031d8:	4a56      	ldr	r2, [pc, #344]	; (8003334 <HAL_GPIO_Init+0x2e8>)
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	089b      	lsrs	r3, r3, #2
 80031de:	3302      	adds	r3, #2
 80031e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	f003 0303 	and.w	r3, r3, #3
 80031ec:	009b      	lsls	r3, r3, #2
 80031ee:	220f      	movs	r2, #15
 80031f0:	fa02 f303 	lsl.w	r3, r2, r3
 80031f4:	43db      	mvns	r3, r3
 80031f6:	693a      	ldr	r2, [r7, #16]
 80031f8:	4013      	ands	r3, r2
 80031fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003202:	d01f      	beq.n	8003244 <HAL_GPIO_Init+0x1f8>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	4a4c      	ldr	r2, [pc, #304]	; (8003338 <HAL_GPIO_Init+0x2ec>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d019      	beq.n	8003240 <HAL_GPIO_Init+0x1f4>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	4a4b      	ldr	r2, [pc, #300]	; (800333c <HAL_GPIO_Init+0x2f0>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d013      	beq.n	800323c <HAL_GPIO_Init+0x1f0>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	4a4a      	ldr	r2, [pc, #296]	; (8003340 <HAL_GPIO_Init+0x2f4>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d00d      	beq.n	8003238 <HAL_GPIO_Init+0x1ec>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	4a49      	ldr	r2, [pc, #292]	; (8003344 <HAL_GPIO_Init+0x2f8>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d007      	beq.n	8003234 <HAL_GPIO_Init+0x1e8>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	4a48      	ldr	r2, [pc, #288]	; (8003348 <HAL_GPIO_Init+0x2fc>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d101      	bne.n	8003230 <HAL_GPIO_Init+0x1e4>
 800322c:	2305      	movs	r3, #5
 800322e:	e00a      	b.n	8003246 <HAL_GPIO_Init+0x1fa>
 8003230:	2306      	movs	r3, #6
 8003232:	e008      	b.n	8003246 <HAL_GPIO_Init+0x1fa>
 8003234:	2304      	movs	r3, #4
 8003236:	e006      	b.n	8003246 <HAL_GPIO_Init+0x1fa>
 8003238:	2303      	movs	r3, #3
 800323a:	e004      	b.n	8003246 <HAL_GPIO_Init+0x1fa>
 800323c:	2302      	movs	r3, #2
 800323e:	e002      	b.n	8003246 <HAL_GPIO_Init+0x1fa>
 8003240:	2301      	movs	r3, #1
 8003242:	e000      	b.n	8003246 <HAL_GPIO_Init+0x1fa>
 8003244:	2300      	movs	r3, #0
 8003246:	697a      	ldr	r2, [r7, #20]
 8003248:	f002 0203 	and.w	r2, r2, #3
 800324c:	0092      	lsls	r2, r2, #2
 800324e:	4093      	lsls	r3, r2
 8003250:	693a      	ldr	r2, [r7, #16]
 8003252:	4313      	orrs	r3, r2
 8003254:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003256:	4937      	ldr	r1, [pc, #220]	; (8003334 <HAL_GPIO_Init+0x2e8>)
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	089b      	lsrs	r3, r3, #2
 800325c:	3302      	adds	r3, #2
 800325e:	693a      	ldr	r2, [r7, #16]
 8003260:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003264:	4b39      	ldr	r3, [pc, #228]	; (800334c <HAL_GPIO_Init+0x300>)
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	43db      	mvns	r3, r3
 800326e:	693a      	ldr	r2, [r7, #16]
 8003270:	4013      	ands	r3, r2
 8003272:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800327c:	2b00      	cmp	r3, #0
 800327e:	d003      	beq.n	8003288 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003280:	693a      	ldr	r2, [r7, #16]
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	4313      	orrs	r3, r2
 8003286:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003288:	4a30      	ldr	r2, [pc, #192]	; (800334c <HAL_GPIO_Init+0x300>)
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800328e:	4b2f      	ldr	r3, [pc, #188]	; (800334c <HAL_GPIO_Init+0x300>)
 8003290:	68db      	ldr	r3, [r3, #12]
 8003292:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	43db      	mvns	r3, r3
 8003298:	693a      	ldr	r2, [r7, #16]
 800329a:	4013      	ands	r3, r2
 800329c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d003      	beq.n	80032b2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80032aa:	693a      	ldr	r2, [r7, #16]
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	4313      	orrs	r3, r2
 80032b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80032b2:	4a26      	ldr	r2, [pc, #152]	; (800334c <HAL_GPIO_Init+0x300>)
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80032b8:	4b24      	ldr	r3, [pc, #144]	; (800334c <HAL_GPIO_Init+0x300>)
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	43db      	mvns	r3, r3
 80032c2:	693a      	ldr	r2, [r7, #16]
 80032c4:	4013      	ands	r3, r2
 80032c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d003      	beq.n	80032dc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80032d4:	693a      	ldr	r2, [r7, #16]
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	4313      	orrs	r3, r2
 80032da:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80032dc:	4a1b      	ldr	r2, [pc, #108]	; (800334c <HAL_GPIO_Init+0x300>)
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80032e2:	4b1a      	ldr	r3, [pc, #104]	; (800334c <HAL_GPIO_Init+0x300>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	43db      	mvns	r3, r3
 80032ec:	693a      	ldr	r2, [r7, #16]
 80032ee:	4013      	ands	r3, r2
 80032f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d003      	beq.n	8003306 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80032fe:	693a      	ldr	r2, [r7, #16]
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	4313      	orrs	r3, r2
 8003304:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003306:	4a11      	ldr	r2, [pc, #68]	; (800334c <HAL_GPIO_Init+0x300>)
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	3301      	adds	r3, #1
 8003310:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	fa22 f303 	lsr.w	r3, r2, r3
 800331c:	2b00      	cmp	r3, #0
 800331e:	f47f ae9d 	bne.w	800305c <HAL_GPIO_Init+0x10>
  }
}
 8003322:	bf00      	nop
 8003324:	bf00      	nop
 8003326:	371c      	adds	r7, #28
 8003328:	46bd      	mov	sp, r7
 800332a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332e:	4770      	bx	lr
 8003330:	40021000 	.word	0x40021000
 8003334:	40010000 	.word	0x40010000
 8003338:	48000400 	.word	0x48000400
 800333c:	48000800 	.word	0x48000800
 8003340:	48000c00 	.word	0x48000c00
 8003344:	48001000 	.word	0x48001000
 8003348:	48001400 	.word	0x48001400
 800334c:	40010400 	.word	0x40010400

08003350 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003350:	b480      	push	{r7}
 8003352:	b085      	sub	sp, #20
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
 8003358:	460b      	mov	r3, r1
 800335a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	691a      	ldr	r2, [r3, #16]
 8003360:	887b      	ldrh	r3, [r7, #2]
 8003362:	4013      	ands	r3, r2
 8003364:	2b00      	cmp	r3, #0
 8003366:	d002      	beq.n	800336e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003368:	2301      	movs	r3, #1
 800336a:	73fb      	strb	r3, [r7, #15]
 800336c:	e001      	b.n	8003372 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800336e:	2300      	movs	r3, #0
 8003370:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003372:	7bfb      	ldrb	r3, [r7, #15]
}
 8003374:	4618      	mov	r0, r3
 8003376:	3714      	adds	r7, #20
 8003378:	46bd      	mov	sp, r7
 800337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337e:	4770      	bx	lr

08003380 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003380:	b480      	push	{r7}
 8003382:	b083      	sub	sp, #12
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
 8003388:	460b      	mov	r3, r1
 800338a:	807b      	strh	r3, [r7, #2]
 800338c:	4613      	mov	r3, r2
 800338e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003390:	787b      	ldrb	r3, [r7, #1]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d003      	beq.n	800339e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003396:	887a      	ldrh	r2, [r7, #2]
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800339c:	e002      	b.n	80033a4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800339e:	887a      	ldrh	r2, [r7, #2]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80033a4:	bf00      	nop
 80033a6:	370c      	adds	r7, #12
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr

080033b0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b085      	sub	sp, #20
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d141      	bne.n	8003442 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80033be:	4b4b      	ldr	r3, [pc, #300]	; (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80033c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033ca:	d131      	bne.n	8003430 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80033cc:	4b47      	ldr	r3, [pc, #284]	; (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80033d2:	4a46      	ldr	r2, [pc, #280]	; (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80033d8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80033dc:	4b43      	ldr	r3, [pc, #268]	; (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80033e4:	4a41      	ldr	r2, [pc, #260]	; (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80033ea:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80033ec:	4b40      	ldr	r3, [pc, #256]	; (80034f0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	2232      	movs	r2, #50	; 0x32
 80033f2:	fb02 f303 	mul.w	r3, r2, r3
 80033f6:	4a3f      	ldr	r2, [pc, #252]	; (80034f4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80033f8:	fba2 2303 	umull	r2, r3, r2, r3
 80033fc:	0c9b      	lsrs	r3, r3, #18
 80033fe:	3301      	adds	r3, #1
 8003400:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003402:	e002      	b.n	800340a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	3b01      	subs	r3, #1
 8003408:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800340a:	4b38      	ldr	r3, [pc, #224]	; (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800340c:	695b      	ldr	r3, [r3, #20]
 800340e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003412:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003416:	d102      	bne.n	800341e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d1f2      	bne.n	8003404 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800341e:	4b33      	ldr	r3, [pc, #204]	; (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003420:	695b      	ldr	r3, [r3, #20]
 8003422:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003426:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800342a:	d158      	bne.n	80034de <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800342c:	2303      	movs	r3, #3
 800342e:	e057      	b.n	80034e0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003430:	4b2e      	ldr	r3, [pc, #184]	; (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003432:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003436:	4a2d      	ldr	r2, [pc, #180]	; (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003438:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800343c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003440:	e04d      	b.n	80034de <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003448:	d141      	bne.n	80034ce <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800344a:	4b28      	ldr	r3, [pc, #160]	; (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003452:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003456:	d131      	bne.n	80034bc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003458:	4b24      	ldr	r3, [pc, #144]	; (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800345a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800345e:	4a23      	ldr	r2, [pc, #140]	; (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003460:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003464:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003468:	4b20      	ldr	r3, [pc, #128]	; (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003470:	4a1e      	ldr	r2, [pc, #120]	; (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003472:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003476:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003478:	4b1d      	ldr	r3, [pc, #116]	; (80034f0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	2232      	movs	r2, #50	; 0x32
 800347e:	fb02 f303 	mul.w	r3, r2, r3
 8003482:	4a1c      	ldr	r2, [pc, #112]	; (80034f4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003484:	fba2 2303 	umull	r2, r3, r2, r3
 8003488:	0c9b      	lsrs	r3, r3, #18
 800348a:	3301      	adds	r3, #1
 800348c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800348e:	e002      	b.n	8003496 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	3b01      	subs	r3, #1
 8003494:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003496:	4b15      	ldr	r3, [pc, #84]	; (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003498:	695b      	ldr	r3, [r3, #20]
 800349a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800349e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034a2:	d102      	bne.n	80034aa <HAL_PWREx_ControlVoltageScaling+0xfa>
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d1f2      	bne.n	8003490 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80034aa:	4b10      	ldr	r3, [pc, #64]	; (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034ac:	695b      	ldr	r3, [r3, #20]
 80034ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034b6:	d112      	bne.n	80034de <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80034b8:	2303      	movs	r3, #3
 80034ba:	e011      	b.n	80034e0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80034bc:	4b0b      	ldr	r3, [pc, #44]	; (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80034c2:	4a0a      	ldr	r2, [pc, #40]	; (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034c8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80034cc:	e007      	b.n	80034de <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80034ce:	4b07      	ldr	r3, [pc, #28]	; (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80034d6:	4a05      	ldr	r2, [pc, #20]	; (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034d8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80034dc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80034de:	2300      	movs	r3, #0
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	3714      	adds	r7, #20
 80034e4:	46bd      	mov	sp, r7
 80034e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ea:	4770      	bx	lr
 80034ec:	40007000 	.word	0x40007000
 80034f0:	2000000c 	.word	0x2000000c
 80034f4:	431bde83 	.word	0x431bde83

080034f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b088      	sub	sp, #32
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d101      	bne.n	800350a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	e306      	b.n	8003b18 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f003 0301 	and.w	r3, r3, #1
 8003512:	2b00      	cmp	r3, #0
 8003514:	d075      	beq.n	8003602 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003516:	4b97      	ldr	r3, [pc, #604]	; (8003774 <HAL_RCC_OscConfig+0x27c>)
 8003518:	689b      	ldr	r3, [r3, #8]
 800351a:	f003 030c 	and.w	r3, r3, #12
 800351e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003520:	4b94      	ldr	r3, [pc, #592]	; (8003774 <HAL_RCC_OscConfig+0x27c>)
 8003522:	68db      	ldr	r3, [r3, #12]
 8003524:	f003 0303 	and.w	r3, r3, #3
 8003528:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800352a:	69bb      	ldr	r3, [r7, #24]
 800352c:	2b0c      	cmp	r3, #12
 800352e:	d102      	bne.n	8003536 <HAL_RCC_OscConfig+0x3e>
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	2b03      	cmp	r3, #3
 8003534:	d002      	beq.n	800353c <HAL_RCC_OscConfig+0x44>
 8003536:	69bb      	ldr	r3, [r7, #24]
 8003538:	2b08      	cmp	r3, #8
 800353a:	d10b      	bne.n	8003554 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800353c:	4b8d      	ldr	r3, [pc, #564]	; (8003774 <HAL_RCC_OscConfig+0x27c>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003544:	2b00      	cmp	r3, #0
 8003546:	d05b      	beq.n	8003600 <HAL_RCC_OscConfig+0x108>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d157      	bne.n	8003600 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003550:	2301      	movs	r3, #1
 8003552:	e2e1      	b.n	8003b18 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800355c:	d106      	bne.n	800356c <HAL_RCC_OscConfig+0x74>
 800355e:	4b85      	ldr	r3, [pc, #532]	; (8003774 <HAL_RCC_OscConfig+0x27c>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a84      	ldr	r2, [pc, #528]	; (8003774 <HAL_RCC_OscConfig+0x27c>)
 8003564:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003568:	6013      	str	r3, [r2, #0]
 800356a:	e01d      	b.n	80035a8 <HAL_RCC_OscConfig+0xb0>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003574:	d10c      	bne.n	8003590 <HAL_RCC_OscConfig+0x98>
 8003576:	4b7f      	ldr	r3, [pc, #508]	; (8003774 <HAL_RCC_OscConfig+0x27c>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a7e      	ldr	r2, [pc, #504]	; (8003774 <HAL_RCC_OscConfig+0x27c>)
 800357c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003580:	6013      	str	r3, [r2, #0]
 8003582:	4b7c      	ldr	r3, [pc, #496]	; (8003774 <HAL_RCC_OscConfig+0x27c>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4a7b      	ldr	r2, [pc, #492]	; (8003774 <HAL_RCC_OscConfig+0x27c>)
 8003588:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800358c:	6013      	str	r3, [r2, #0]
 800358e:	e00b      	b.n	80035a8 <HAL_RCC_OscConfig+0xb0>
 8003590:	4b78      	ldr	r3, [pc, #480]	; (8003774 <HAL_RCC_OscConfig+0x27c>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4a77      	ldr	r2, [pc, #476]	; (8003774 <HAL_RCC_OscConfig+0x27c>)
 8003596:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800359a:	6013      	str	r3, [r2, #0]
 800359c:	4b75      	ldr	r3, [pc, #468]	; (8003774 <HAL_RCC_OscConfig+0x27c>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4a74      	ldr	r2, [pc, #464]	; (8003774 <HAL_RCC_OscConfig+0x27c>)
 80035a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80035a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d013      	beq.n	80035d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035b0:	f7ff fb70 	bl	8002c94 <HAL_GetTick>
 80035b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80035b6:	e008      	b.n	80035ca <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035b8:	f7ff fb6c 	bl	8002c94 <HAL_GetTick>
 80035bc:	4602      	mov	r2, r0
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	1ad3      	subs	r3, r2, r3
 80035c2:	2b64      	cmp	r3, #100	; 0x64
 80035c4:	d901      	bls.n	80035ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e2a6      	b.n	8003b18 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80035ca:	4b6a      	ldr	r3, [pc, #424]	; (8003774 <HAL_RCC_OscConfig+0x27c>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d0f0      	beq.n	80035b8 <HAL_RCC_OscConfig+0xc0>
 80035d6:	e014      	b.n	8003602 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035d8:	f7ff fb5c 	bl	8002c94 <HAL_GetTick>
 80035dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80035de:	e008      	b.n	80035f2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035e0:	f7ff fb58 	bl	8002c94 <HAL_GetTick>
 80035e4:	4602      	mov	r2, r0
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	1ad3      	subs	r3, r2, r3
 80035ea:	2b64      	cmp	r3, #100	; 0x64
 80035ec:	d901      	bls.n	80035f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80035ee:	2303      	movs	r3, #3
 80035f0:	e292      	b.n	8003b18 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80035f2:	4b60      	ldr	r3, [pc, #384]	; (8003774 <HAL_RCC_OscConfig+0x27c>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d1f0      	bne.n	80035e0 <HAL_RCC_OscConfig+0xe8>
 80035fe:	e000      	b.n	8003602 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003600:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f003 0302 	and.w	r3, r3, #2
 800360a:	2b00      	cmp	r3, #0
 800360c:	d075      	beq.n	80036fa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800360e:	4b59      	ldr	r3, [pc, #356]	; (8003774 <HAL_RCC_OscConfig+0x27c>)
 8003610:	689b      	ldr	r3, [r3, #8]
 8003612:	f003 030c 	and.w	r3, r3, #12
 8003616:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003618:	4b56      	ldr	r3, [pc, #344]	; (8003774 <HAL_RCC_OscConfig+0x27c>)
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	f003 0303 	and.w	r3, r3, #3
 8003620:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003622:	69bb      	ldr	r3, [r7, #24]
 8003624:	2b0c      	cmp	r3, #12
 8003626:	d102      	bne.n	800362e <HAL_RCC_OscConfig+0x136>
 8003628:	697b      	ldr	r3, [r7, #20]
 800362a:	2b02      	cmp	r3, #2
 800362c:	d002      	beq.n	8003634 <HAL_RCC_OscConfig+0x13c>
 800362e:	69bb      	ldr	r3, [r7, #24]
 8003630:	2b04      	cmp	r3, #4
 8003632:	d11f      	bne.n	8003674 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003634:	4b4f      	ldr	r3, [pc, #316]	; (8003774 <HAL_RCC_OscConfig+0x27c>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800363c:	2b00      	cmp	r3, #0
 800363e:	d005      	beq.n	800364c <HAL_RCC_OscConfig+0x154>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	68db      	ldr	r3, [r3, #12]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d101      	bne.n	800364c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	e265      	b.n	8003b18 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800364c:	4b49      	ldr	r3, [pc, #292]	; (8003774 <HAL_RCC_OscConfig+0x27c>)
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	691b      	ldr	r3, [r3, #16]
 8003658:	061b      	lsls	r3, r3, #24
 800365a:	4946      	ldr	r1, [pc, #280]	; (8003774 <HAL_RCC_OscConfig+0x27c>)
 800365c:	4313      	orrs	r3, r2
 800365e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003660:	4b45      	ldr	r3, [pc, #276]	; (8003778 <HAL_RCC_OscConfig+0x280>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4618      	mov	r0, r3
 8003666:	f7ff fac9 	bl	8002bfc <HAL_InitTick>
 800366a:	4603      	mov	r3, r0
 800366c:	2b00      	cmp	r3, #0
 800366e:	d043      	beq.n	80036f8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003670:	2301      	movs	r3, #1
 8003672:	e251      	b.n	8003b18 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	68db      	ldr	r3, [r3, #12]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d023      	beq.n	80036c4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800367c:	4b3d      	ldr	r3, [pc, #244]	; (8003774 <HAL_RCC_OscConfig+0x27c>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a3c      	ldr	r2, [pc, #240]	; (8003774 <HAL_RCC_OscConfig+0x27c>)
 8003682:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003686:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003688:	f7ff fb04 	bl	8002c94 <HAL_GetTick>
 800368c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800368e:	e008      	b.n	80036a2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003690:	f7ff fb00 	bl	8002c94 <HAL_GetTick>
 8003694:	4602      	mov	r2, r0
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	1ad3      	subs	r3, r2, r3
 800369a:	2b02      	cmp	r3, #2
 800369c:	d901      	bls.n	80036a2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800369e:	2303      	movs	r3, #3
 80036a0:	e23a      	b.n	8003b18 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80036a2:	4b34      	ldr	r3, [pc, #208]	; (8003774 <HAL_RCC_OscConfig+0x27c>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d0f0      	beq.n	8003690 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036ae:	4b31      	ldr	r3, [pc, #196]	; (8003774 <HAL_RCC_OscConfig+0x27c>)
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	691b      	ldr	r3, [r3, #16]
 80036ba:	061b      	lsls	r3, r3, #24
 80036bc:	492d      	ldr	r1, [pc, #180]	; (8003774 <HAL_RCC_OscConfig+0x27c>)
 80036be:	4313      	orrs	r3, r2
 80036c0:	604b      	str	r3, [r1, #4]
 80036c2:	e01a      	b.n	80036fa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036c4:	4b2b      	ldr	r3, [pc, #172]	; (8003774 <HAL_RCC_OscConfig+0x27c>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a2a      	ldr	r2, [pc, #168]	; (8003774 <HAL_RCC_OscConfig+0x27c>)
 80036ca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80036ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036d0:	f7ff fae0 	bl	8002c94 <HAL_GetTick>
 80036d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80036d6:	e008      	b.n	80036ea <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036d8:	f7ff fadc 	bl	8002c94 <HAL_GetTick>
 80036dc:	4602      	mov	r2, r0
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	1ad3      	subs	r3, r2, r3
 80036e2:	2b02      	cmp	r3, #2
 80036e4:	d901      	bls.n	80036ea <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	e216      	b.n	8003b18 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80036ea:	4b22      	ldr	r3, [pc, #136]	; (8003774 <HAL_RCC_OscConfig+0x27c>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d1f0      	bne.n	80036d8 <HAL_RCC_OscConfig+0x1e0>
 80036f6:	e000      	b.n	80036fa <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80036f8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f003 0308 	and.w	r3, r3, #8
 8003702:	2b00      	cmp	r3, #0
 8003704:	d041      	beq.n	800378a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	695b      	ldr	r3, [r3, #20]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d01c      	beq.n	8003748 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800370e:	4b19      	ldr	r3, [pc, #100]	; (8003774 <HAL_RCC_OscConfig+0x27c>)
 8003710:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003714:	4a17      	ldr	r2, [pc, #92]	; (8003774 <HAL_RCC_OscConfig+0x27c>)
 8003716:	f043 0301 	orr.w	r3, r3, #1
 800371a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800371e:	f7ff fab9 	bl	8002c94 <HAL_GetTick>
 8003722:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003724:	e008      	b.n	8003738 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003726:	f7ff fab5 	bl	8002c94 <HAL_GetTick>
 800372a:	4602      	mov	r2, r0
 800372c:	693b      	ldr	r3, [r7, #16]
 800372e:	1ad3      	subs	r3, r2, r3
 8003730:	2b02      	cmp	r3, #2
 8003732:	d901      	bls.n	8003738 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003734:	2303      	movs	r3, #3
 8003736:	e1ef      	b.n	8003b18 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003738:	4b0e      	ldr	r3, [pc, #56]	; (8003774 <HAL_RCC_OscConfig+0x27c>)
 800373a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800373e:	f003 0302 	and.w	r3, r3, #2
 8003742:	2b00      	cmp	r3, #0
 8003744:	d0ef      	beq.n	8003726 <HAL_RCC_OscConfig+0x22e>
 8003746:	e020      	b.n	800378a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003748:	4b0a      	ldr	r3, [pc, #40]	; (8003774 <HAL_RCC_OscConfig+0x27c>)
 800374a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800374e:	4a09      	ldr	r2, [pc, #36]	; (8003774 <HAL_RCC_OscConfig+0x27c>)
 8003750:	f023 0301 	bic.w	r3, r3, #1
 8003754:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003758:	f7ff fa9c 	bl	8002c94 <HAL_GetTick>
 800375c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800375e:	e00d      	b.n	800377c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003760:	f7ff fa98 	bl	8002c94 <HAL_GetTick>
 8003764:	4602      	mov	r2, r0
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	1ad3      	subs	r3, r2, r3
 800376a:	2b02      	cmp	r3, #2
 800376c:	d906      	bls.n	800377c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800376e:	2303      	movs	r3, #3
 8003770:	e1d2      	b.n	8003b18 <HAL_RCC_OscConfig+0x620>
 8003772:	bf00      	nop
 8003774:	40021000 	.word	0x40021000
 8003778:	20000010 	.word	0x20000010
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800377c:	4b8c      	ldr	r3, [pc, #560]	; (80039b0 <HAL_RCC_OscConfig+0x4b8>)
 800377e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003782:	f003 0302 	and.w	r3, r3, #2
 8003786:	2b00      	cmp	r3, #0
 8003788:	d1ea      	bne.n	8003760 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f003 0304 	and.w	r3, r3, #4
 8003792:	2b00      	cmp	r3, #0
 8003794:	f000 80a6 	beq.w	80038e4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003798:	2300      	movs	r3, #0
 800379a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800379c:	4b84      	ldr	r3, [pc, #528]	; (80039b0 <HAL_RCC_OscConfig+0x4b8>)
 800379e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d101      	bne.n	80037ac <HAL_RCC_OscConfig+0x2b4>
 80037a8:	2301      	movs	r3, #1
 80037aa:	e000      	b.n	80037ae <HAL_RCC_OscConfig+0x2b6>
 80037ac:	2300      	movs	r3, #0
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d00d      	beq.n	80037ce <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037b2:	4b7f      	ldr	r3, [pc, #508]	; (80039b0 <HAL_RCC_OscConfig+0x4b8>)
 80037b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037b6:	4a7e      	ldr	r2, [pc, #504]	; (80039b0 <HAL_RCC_OscConfig+0x4b8>)
 80037b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037bc:	6593      	str	r3, [r2, #88]	; 0x58
 80037be:	4b7c      	ldr	r3, [pc, #496]	; (80039b0 <HAL_RCC_OscConfig+0x4b8>)
 80037c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037c6:	60fb      	str	r3, [r7, #12]
 80037c8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80037ca:	2301      	movs	r3, #1
 80037cc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037ce:	4b79      	ldr	r3, [pc, #484]	; (80039b4 <HAL_RCC_OscConfig+0x4bc>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d118      	bne.n	800380c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80037da:	4b76      	ldr	r3, [pc, #472]	; (80039b4 <HAL_RCC_OscConfig+0x4bc>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a75      	ldr	r2, [pc, #468]	; (80039b4 <HAL_RCC_OscConfig+0x4bc>)
 80037e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037e6:	f7ff fa55 	bl	8002c94 <HAL_GetTick>
 80037ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037ec:	e008      	b.n	8003800 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037ee:	f7ff fa51 	bl	8002c94 <HAL_GetTick>
 80037f2:	4602      	mov	r2, r0
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	1ad3      	subs	r3, r2, r3
 80037f8:	2b02      	cmp	r3, #2
 80037fa:	d901      	bls.n	8003800 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80037fc:	2303      	movs	r3, #3
 80037fe:	e18b      	b.n	8003b18 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003800:	4b6c      	ldr	r3, [pc, #432]	; (80039b4 <HAL_RCC_OscConfig+0x4bc>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003808:	2b00      	cmp	r3, #0
 800380a:	d0f0      	beq.n	80037ee <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	2b01      	cmp	r3, #1
 8003812:	d108      	bne.n	8003826 <HAL_RCC_OscConfig+0x32e>
 8003814:	4b66      	ldr	r3, [pc, #408]	; (80039b0 <HAL_RCC_OscConfig+0x4b8>)
 8003816:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800381a:	4a65      	ldr	r2, [pc, #404]	; (80039b0 <HAL_RCC_OscConfig+0x4b8>)
 800381c:	f043 0301 	orr.w	r3, r3, #1
 8003820:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003824:	e024      	b.n	8003870 <HAL_RCC_OscConfig+0x378>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	2b05      	cmp	r3, #5
 800382c:	d110      	bne.n	8003850 <HAL_RCC_OscConfig+0x358>
 800382e:	4b60      	ldr	r3, [pc, #384]	; (80039b0 <HAL_RCC_OscConfig+0x4b8>)
 8003830:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003834:	4a5e      	ldr	r2, [pc, #376]	; (80039b0 <HAL_RCC_OscConfig+0x4b8>)
 8003836:	f043 0304 	orr.w	r3, r3, #4
 800383a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800383e:	4b5c      	ldr	r3, [pc, #368]	; (80039b0 <HAL_RCC_OscConfig+0x4b8>)
 8003840:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003844:	4a5a      	ldr	r2, [pc, #360]	; (80039b0 <HAL_RCC_OscConfig+0x4b8>)
 8003846:	f043 0301 	orr.w	r3, r3, #1
 800384a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800384e:	e00f      	b.n	8003870 <HAL_RCC_OscConfig+0x378>
 8003850:	4b57      	ldr	r3, [pc, #348]	; (80039b0 <HAL_RCC_OscConfig+0x4b8>)
 8003852:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003856:	4a56      	ldr	r2, [pc, #344]	; (80039b0 <HAL_RCC_OscConfig+0x4b8>)
 8003858:	f023 0301 	bic.w	r3, r3, #1
 800385c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003860:	4b53      	ldr	r3, [pc, #332]	; (80039b0 <HAL_RCC_OscConfig+0x4b8>)
 8003862:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003866:	4a52      	ldr	r2, [pc, #328]	; (80039b0 <HAL_RCC_OscConfig+0x4b8>)
 8003868:	f023 0304 	bic.w	r3, r3, #4
 800386c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d016      	beq.n	80038a6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003878:	f7ff fa0c 	bl	8002c94 <HAL_GetTick>
 800387c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800387e:	e00a      	b.n	8003896 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003880:	f7ff fa08 	bl	8002c94 <HAL_GetTick>
 8003884:	4602      	mov	r2, r0
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	1ad3      	subs	r3, r2, r3
 800388a:	f241 3288 	movw	r2, #5000	; 0x1388
 800388e:	4293      	cmp	r3, r2
 8003890:	d901      	bls.n	8003896 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003892:	2303      	movs	r3, #3
 8003894:	e140      	b.n	8003b18 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003896:	4b46      	ldr	r3, [pc, #280]	; (80039b0 <HAL_RCC_OscConfig+0x4b8>)
 8003898:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800389c:	f003 0302 	and.w	r3, r3, #2
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d0ed      	beq.n	8003880 <HAL_RCC_OscConfig+0x388>
 80038a4:	e015      	b.n	80038d2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038a6:	f7ff f9f5 	bl	8002c94 <HAL_GetTick>
 80038aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80038ac:	e00a      	b.n	80038c4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038ae:	f7ff f9f1 	bl	8002c94 <HAL_GetTick>
 80038b2:	4602      	mov	r2, r0
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	1ad3      	subs	r3, r2, r3
 80038b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80038bc:	4293      	cmp	r3, r2
 80038be:	d901      	bls.n	80038c4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80038c0:	2303      	movs	r3, #3
 80038c2:	e129      	b.n	8003b18 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80038c4:	4b3a      	ldr	r3, [pc, #232]	; (80039b0 <HAL_RCC_OscConfig+0x4b8>)
 80038c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038ca:	f003 0302 	and.w	r3, r3, #2
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d1ed      	bne.n	80038ae <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80038d2:	7ffb      	ldrb	r3, [r7, #31]
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	d105      	bne.n	80038e4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038d8:	4b35      	ldr	r3, [pc, #212]	; (80039b0 <HAL_RCC_OscConfig+0x4b8>)
 80038da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038dc:	4a34      	ldr	r2, [pc, #208]	; (80039b0 <HAL_RCC_OscConfig+0x4b8>)
 80038de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038e2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 0320 	and.w	r3, r3, #32
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d03c      	beq.n	800396a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	699b      	ldr	r3, [r3, #24]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d01c      	beq.n	8003932 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80038f8:	4b2d      	ldr	r3, [pc, #180]	; (80039b0 <HAL_RCC_OscConfig+0x4b8>)
 80038fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80038fe:	4a2c      	ldr	r2, [pc, #176]	; (80039b0 <HAL_RCC_OscConfig+0x4b8>)
 8003900:	f043 0301 	orr.w	r3, r3, #1
 8003904:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003908:	f7ff f9c4 	bl	8002c94 <HAL_GetTick>
 800390c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800390e:	e008      	b.n	8003922 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003910:	f7ff f9c0 	bl	8002c94 <HAL_GetTick>
 8003914:	4602      	mov	r2, r0
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	2b02      	cmp	r3, #2
 800391c:	d901      	bls.n	8003922 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800391e:	2303      	movs	r3, #3
 8003920:	e0fa      	b.n	8003b18 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003922:	4b23      	ldr	r3, [pc, #140]	; (80039b0 <HAL_RCC_OscConfig+0x4b8>)
 8003924:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003928:	f003 0302 	and.w	r3, r3, #2
 800392c:	2b00      	cmp	r3, #0
 800392e:	d0ef      	beq.n	8003910 <HAL_RCC_OscConfig+0x418>
 8003930:	e01b      	b.n	800396a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003932:	4b1f      	ldr	r3, [pc, #124]	; (80039b0 <HAL_RCC_OscConfig+0x4b8>)
 8003934:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003938:	4a1d      	ldr	r2, [pc, #116]	; (80039b0 <HAL_RCC_OscConfig+0x4b8>)
 800393a:	f023 0301 	bic.w	r3, r3, #1
 800393e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003942:	f7ff f9a7 	bl	8002c94 <HAL_GetTick>
 8003946:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003948:	e008      	b.n	800395c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800394a:	f7ff f9a3 	bl	8002c94 <HAL_GetTick>
 800394e:	4602      	mov	r2, r0
 8003950:	693b      	ldr	r3, [r7, #16]
 8003952:	1ad3      	subs	r3, r2, r3
 8003954:	2b02      	cmp	r3, #2
 8003956:	d901      	bls.n	800395c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003958:	2303      	movs	r3, #3
 800395a:	e0dd      	b.n	8003b18 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800395c:	4b14      	ldr	r3, [pc, #80]	; (80039b0 <HAL_RCC_OscConfig+0x4b8>)
 800395e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003962:	f003 0302 	and.w	r3, r3, #2
 8003966:	2b00      	cmp	r3, #0
 8003968:	d1ef      	bne.n	800394a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	69db      	ldr	r3, [r3, #28]
 800396e:	2b00      	cmp	r3, #0
 8003970:	f000 80d1 	beq.w	8003b16 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003974:	4b0e      	ldr	r3, [pc, #56]	; (80039b0 <HAL_RCC_OscConfig+0x4b8>)
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	f003 030c 	and.w	r3, r3, #12
 800397c:	2b0c      	cmp	r3, #12
 800397e:	f000 808b 	beq.w	8003a98 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	69db      	ldr	r3, [r3, #28]
 8003986:	2b02      	cmp	r3, #2
 8003988:	d15e      	bne.n	8003a48 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800398a:	4b09      	ldr	r3, [pc, #36]	; (80039b0 <HAL_RCC_OscConfig+0x4b8>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a08      	ldr	r2, [pc, #32]	; (80039b0 <HAL_RCC_OscConfig+0x4b8>)
 8003990:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003994:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003996:	f7ff f97d 	bl	8002c94 <HAL_GetTick>
 800399a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800399c:	e00c      	b.n	80039b8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800399e:	f7ff f979 	bl	8002c94 <HAL_GetTick>
 80039a2:	4602      	mov	r2, r0
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	1ad3      	subs	r3, r2, r3
 80039a8:	2b02      	cmp	r3, #2
 80039aa:	d905      	bls.n	80039b8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80039ac:	2303      	movs	r3, #3
 80039ae:	e0b3      	b.n	8003b18 <HAL_RCC_OscConfig+0x620>
 80039b0:	40021000 	.word	0x40021000
 80039b4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039b8:	4b59      	ldr	r3, [pc, #356]	; (8003b20 <HAL_RCC_OscConfig+0x628>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d1ec      	bne.n	800399e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80039c4:	4b56      	ldr	r3, [pc, #344]	; (8003b20 <HAL_RCC_OscConfig+0x628>)
 80039c6:	68da      	ldr	r2, [r3, #12]
 80039c8:	4b56      	ldr	r3, [pc, #344]	; (8003b24 <HAL_RCC_OscConfig+0x62c>)
 80039ca:	4013      	ands	r3, r2
 80039cc:	687a      	ldr	r2, [r7, #4]
 80039ce:	6a11      	ldr	r1, [r2, #32]
 80039d0:	687a      	ldr	r2, [r7, #4]
 80039d2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80039d4:	3a01      	subs	r2, #1
 80039d6:	0112      	lsls	r2, r2, #4
 80039d8:	4311      	orrs	r1, r2
 80039da:	687a      	ldr	r2, [r7, #4]
 80039dc:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80039de:	0212      	lsls	r2, r2, #8
 80039e0:	4311      	orrs	r1, r2
 80039e2:	687a      	ldr	r2, [r7, #4]
 80039e4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80039e6:	0852      	lsrs	r2, r2, #1
 80039e8:	3a01      	subs	r2, #1
 80039ea:	0552      	lsls	r2, r2, #21
 80039ec:	4311      	orrs	r1, r2
 80039ee:	687a      	ldr	r2, [r7, #4]
 80039f0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80039f2:	0852      	lsrs	r2, r2, #1
 80039f4:	3a01      	subs	r2, #1
 80039f6:	0652      	lsls	r2, r2, #25
 80039f8:	4311      	orrs	r1, r2
 80039fa:	687a      	ldr	r2, [r7, #4]
 80039fc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80039fe:	06d2      	lsls	r2, r2, #27
 8003a00:	430a      	orrs	r2, r1
 8003a02:	4947      	ldr	r1, [pc, #284]	; (8003b20 <HAL_RCC_OscConfig+0x628>)
 8003a04:	4313      	orrs	r3, r2
 8003a06:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a08:	4b45      	ldr	r3, [pc, #276]	; (8003b20 <HAL_RCC_OscConfig+0x628>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a44      	ldr	r2, [pc, #272]	; (8003b20 <HAL_RCC_OscConfig+0x628>)
 8003a0e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003a12:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003a14:	4b42      	ldr	r3, [pc, #264]	; (8003b20 <HAL_RCC_OscConfig+0x628>)
 8003a16:	68db      	ldr	r3, [r3, #12]
 8003a18:	4a41      	ldr	r2, [pc, #260]	; (8003b20 <HAL_RCC_OscConfig+0x628>)
 8003a1a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003a1e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a20:	f7ff f938 	bl	8002c94 <HAL_GetTick>
 8003a24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a26:	e008      	b.n	8003a3a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a28:	f7ff f934 	bl	8002c94 <HAL_GetTick>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	2b02      	cmp	r3, #2
 8003a34:	d901      	bls.n	8003a3a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003a36:	2303      	movs	r3, #3
 8003a38:	e06e      	b.n	8003b18 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a3a:	4b39      	ldr	r3, [pc, #228]	; (8003b20 <HAL_RCC_OscConfig+0x628>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d0f0      	beq.n	8003a28 <HAL_RCC_OscConfig+0x530>
 8003a46:	e066      	b.n	8003b16 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a48:	4b35      	ldr	r3, [pc, #212]	; (8003b20 <HAL_RCC_OscConfig+0x628>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a34      	ldr	r2, [pc, #208]	; (8003b20 <HAL_RCC_OscConfig+0x628>)
 8003a4e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003a52:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003a54:	4b32      	ldr	r3, [pc, #200]	; (8003b20 <HAL_RCC_OscConfig+0x628>)
 8003a56:	68db      	ldr	r3, [r3, #12]
 8003a58:	4a31      	ldr	r2, [pc, #196]	; (8003b20 <HAL_RCC_OscConfig+0x628>)
 8003a5a:	f023 0303 	bic.w	r3, r3, #3
 8003a5e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003a60:	4b2f      	ldr	r3, [pc, #188]	; (8003b20 <HAL_RCC_OscConfig+0x628>)
 8003a62:	68db      	ldr	r3, [r3, #12]
 8003a64:	4a2e      	ldr	r2, [pc, #184]	; (8003b20 <HAL_RCC_OscConfig+0x628>)
 8003a66:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003a6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a6e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a70:	f7ff f910 	bl	8002c94 <HAL_GetTick>
 8003a74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a76:	e008      	b.n	8003a8a <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a78:	f7ff f90c 	bl	8002c94 <HAL_GetTick>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	1ad3      	subs	r3, r2, r3
 8003a82:	2b02      	cmp	r3, #2
 8003a84:	d901      	bls.n	8003a8a <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8003a86:	2303      	movs	r3, #3
 8003a88:	e046      	b.n	8003b18 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a8a:	4b25      	ldr	r3, [pc, #148]	; (8003b20 <HAL_RCC_OscConfig+0x628>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d1f0      	bne.n	8003a78 <HAL_RCC_OscConfig+0x580>
 8003a96:	e03e      	b.n	8003b16 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	69db      	ldr	r3, [r3, #28]
 8003a9c:	2b01      	cmp	r3, #1
 8003a9e:	d101      	bne.n	8003aa4 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	e039      	b.n	8003b18 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003aa4:	4b1e      	ldr	r3, [pc, #120]	; (8003b20 <HAL_RCC_OscConfig+0x628>)
 8003aa6:	68db      	ldr	r3, [r3, #12]
 8003aa8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	f003 0203 	and.w	r2, r3, #3
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6a1b      	ldr	r3, [r3, #32]
 8003ab4:	429a      	cmp	r2, r3
 8003ab6:	d12c      	bne.n	8003b12 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003ab8:	697b      	ldr	r3, [r7, #20]
 8003aba:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac2:	3b01      	subs	r3, #1
 8003ac4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ac6:	429a      	cmp	r2, r3
 8003ac8:	d123      	bne.n	8003b12 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ad4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d11b      	bne.n	8003b12 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ae4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003ae6:	429a      	cmp	r2, r3
 8003ae8:	d113      	bne.n	8003b12 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003af4:	085b      	lsrs	r3, r3, #1
 8003af6:	3b01      	subs	r3, #1
 8003af8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003afa:	429a      	cmp	r2, r3
 8003afc:	d109      	bne.n	8003b12 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003afe:	697b      	ldr	r3, [r7, #20]
 8003b00:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b08:	085b      	lsrs	r3, r3, #1
 8003b0a:	3b01      	subs	r3, #1
 8003b0c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003b0e:	429a      	cmp	r2, r3
 8003b10:	d001      	beq.n	8003b16 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e000      	b.n	8003b18 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8003b16:	2300      	movs	r3, #0
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3720      	adds	r7, #32
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}
 8003b20:	40021000 	.word	0x40021000
 8003b24:	019f800c 	.word	0x019f800c

08003b28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b086      	sub	sp, #24
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
 8003b30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003b32:	2300      	movs	r3, #0
 8003b34:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d101      	bne.n	8003b40 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e11e      	b.n	8003d7e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b40:	4b91      	ldr	r3, [pc, #580]	; (8003d88 <HAL_RCC_ClockConfig+0x260>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f003 030f 	and.w	r3, r3, #15
 8003b48:	683a      	ldr	r2, [r7, #0]
 8003b4a:	429a      	cmp	r2, r3
 8003b4c:	d910      	bls.n	8003b70 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b4e:	4b8e      	ldr	r3, [pc, #568]	; (8003d88 <HAL_RCC_ClockConfig+0x260>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f023 020f 	bic.w	r2, r3, #15
 8003b56:	498c      	ldr	r1, [pc, #560]	; (8003d88 <HAL_RCC_ClockConfig+0x260>)
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b5e:	4b8a      	ldr	r3, [pc, #552]	; (8003d88 <HAL_RCC_ClockConfig+0x260>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 030f 	and.w	r3, r3, #15
 8003b66:	683a      	ldr	r2, [r7, #0]
 8003b68:	429a      	cmp	r2, r3
 8003b6a:	d001      	beq.n	8003b70 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	e106      	b.n	8003d7e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f003 0301 	and.w	r3, r3, #1
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d073      	beq.n	8003c64 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	2b03      	cmp	r3, #3
 8003b82:	d129      	bne.n	8003bd8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b84:	4b81      	ldr	r3, [pc, #516]	; (8003d8c <HAL_RCC_ClockConfig+0x264>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d101      	bne.n	8003b94 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e0f4      	b.n	8003d7e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003b94:	f000 f99e 	bl	8003ed4 <RCC_GetSysClockFreqFromPLLSource>
 8003b98:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	4a7c      	ldr	r2, [pc, #496]	; (8003d90 <HAL_RCC_ClockConfig+0x268>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d93f      	bls.n	8003c22 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003ba2:	4b7a      	ldr	r3, [pc, #488]	; (8003d8c <HAL_RCC_ClockConfig+0x264>)
 8003ba4:	689b      	ldr	r3, [r3, #8]
 8003ba6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d009      	beq.n	8003bc2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d033      	beq.n	8003c22 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d12f      	bne.n	8003c22 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003bc2:	4b72      	ldr	r3, [pc, #456]	; (8003d8c <HAL_RCC_ClockConfig+0x264>)
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003bca:	4a70      	ldr	r2, [pc, #448]	; (8003d8c <HAL_RCC_ClockConfig+0x264>)
 8003bcc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003bd0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003bd2:	2380      	movs	r3, #128	; 0x80
 8003bd4:	617b      	str	r3, [r7, #20]
 8003bd6:	e024      	b.n	8003c22 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	2b02      	cmp	r3, #2
 8003bde:	d107      	bne.n	8003bf0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003be0:	4b6a      	ldr	r3, [pc, #424]	; (8003d8c <HAL_RCC_ClockConfig+0x264>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d109      	bne.n	8003c00 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	e0c6      	b.n	8003d7e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003bf0:	4b66      	ldr	r3, [pc, #408]	; (8003d8c <HAL_RCC_ClockConfig+0x264>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d101      	bne.n	8003c00 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e0be      	b.n	8003d7e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003c00:	f000 f8ce 	bl	8003da0 <HAL_RCC_GetSysClockFreq>
 8003c04:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	4a61      	ldr	r2, [pc, #388]	; (8003d90 <HAL_RCC_ClockConfig+0x268>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d909      	bls.n	8003c22 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003c0e:	4b5f      	ldr	r3, [pc, #380]	; (8003d8c <HAL_RCC_ClockConfig+0x264>)
 8003c10:	689b      	ldr	r3, [r3, #8]
 8003c12:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c16:	4a5d      	ldr	r2, [pc, #372]	; (8003d8c <HAL_RCC_ClockConfig+0x264>)
 8003c18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c1c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003c1e:	2380      	movs	r3, #128	; 0x80
 8003c20:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003c22:	4b5a      	ldr	r3, [pc, #360]	; (8003d8c <HAL_RCC_ClockConfig+0x264>)
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	f023 0203 	bic.w	r2, r3, #3
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	4957      	ldr	r1, [pc, #348]	; (8003d8c <HAL_RCC_ClockConfig+0x264>)
 8003c30:	4313      	orrs	r3, r2
 8003c32:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c34:	f7ff f82e 	bl	8002c94 <HAL_GetTick>
 8003c38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c3a:	e00a      	b.n	8003c52 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c3c:	f7ff f82a 	bl	8002c94 <HAL_GetTick>
 8003c40:	4602      	mov	r2, r0
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	1ad3      	subs	r3, r2, r3
 8003c46:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d901      	bls.n	8003c52 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003c4e:	2303      	movs	r3, #3
 8003c50:	e095      	b.n	8003d7e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c52:	4b4e      	ldr	r3, [pc, #312]	; (8003d8c <HAL_RCC_ClockConfig+0x264>)
 8003c54:	689b      	ldr	r3, [r3, #8]
 8003c56:	f003 020c 	and.w	r2, r3, #12
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	009b      	lsls	r3, r3, #2
 8003c60:	429a      	cmp	r2, r3
 8003c62:	d1eb      	bne.n	8003c3c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f003 0302 	and.w	r3, r3, #2
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d023      	beq.n	8003cb8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f003 0304 	and.w	r3, r3, #4
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d005      	beq.n	8003c88 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c7c:	4b43      	ldr	r3, [pc, #268]	; (8003d8c <HAL_RCC_ClockConfig+0x264>)
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	4a42      	ldr	r2, [pc, #264]	; (8003d8c <HAL_RCC_ClockConfig+0x264>)
 8003c82:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003c86:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f003 0308 	and.w	r3, r3, #8
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d007      	beq.n	8003ca4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003c94:	4b3d      	ldr	r3, [pc, #244]	; (8003d8c <HAL_RCC_ClockConfig+0x264>)
 8003c96:	689b      	ldr	r3, [r3, #8]
 8003c98:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003c9c:	4a3b      	ldr	r2, [pc, #236]	; (8003d8c <HAL_RCC_ClockConfig+0x264>)
 8003c9e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003ca2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ca4:	4b39      	ldr	r3, [pc, #228]	; (8003d8c <HAL_RCC_ClockConfig+0x264>)
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	689b      	ldr	r3, [r3, #8]
 8003cb0:	4936      	ldr	r1, [pc, #216]	; (8003d8c <HAL_RCC_ClockConfig+0x264>)
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	608b      	str	r3, [r1, #8]
 8003cb6:	e008      	b.n	8003cca <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	2b80      	cmp	r3, #128	; 0x80
 8003cbc:	d105      	bne.n	8003cca <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003cbe:	4b33      	ldr	r3, [pc, #204]	; (8003d8c <HAL_RCC_ClockConfig+0x264>)
 8003cc0:	689b      	ldr	r3, [r3, #8]
 8003cc2:	4a32      	ldr	r2, [pc, #200]	; (8003d8c <HAL_RCC_ClockConfig+0x264>)
 8003cc4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003cc8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003cca:	4b2f      	ldr	r3, [pc, #188]	; (8003d88 <HAL_RCC_ClockConfig+0x260>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f003 030f 	and.w	r3, r3, #15
 8003cd2:	683a      	ldr	r2, [r7, #0]
 8003cd4:	429a      	cmp	r2, r3
 8003cd6:	d21d      	bcs.n	8003d14 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cd8:	4b2b      	ldr	r3, [pc, #172]	; (8003d88 <HAL_RCC_ClockConfig+0x260>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f023 020f 	bic.w	r2, r3, #15
 8003ce0:	4929      	ldr	r1, [pc, #164]	; (8003d88 <HAL_RCC_ClockConfig+0x260>)
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003ce8:	f7fe ffd4 	bl	8002c94 <HAL_GetTick>
 8003cec:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cee:	e00a      	b.n	8003d06 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cf0:	f7fe ffd0 	bl	8002c94 <HAL_GetTick>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	1ad3      	subs	r3, r2, r3
 8003cfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d901      	bls.n	8003d06 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003d02:	2303      	movs	r3, #3
 8003d04:	e03b      	b.n	8003d7e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d06:	4b20      	ldr	r3, [pc, #128]	; (8003d88 <HAL_RCC_ClockConfig+0x260>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 030f 	and.w	r3, r3, #15
 8003d0e:	683a      	ldr	r2, [r7, #0]
 8003d10:	429a      	cmp	r2, r3
 8003d12:	d1ed      	bne.n	8003cf0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f003 0304 	and.w	r3, r3, #4
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d008      	beq.n	8003d32 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d20:	4b1a      	ldr	r3, [pc, #104]	; (8003d8c <HAL_RCC_ClockConfig+0x264>)
 8003d22:	689b      	ldr	r3, [r3, #8]
 8003d24:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	4917      	ldr	r1, [pc, #92]	; (8003d8c <HAL_RCC_ClockConfig+0x264>)
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f003 0308 	and.w	r3, r3, #8
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d009      	beq.n	8003d52 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d3e:	4b13      	ldr	r3, [pc, #76]	; (8003d8c <HAL_RCC_ClockConfig+0x264>)
 8003d40:	689b      	ldr	r3, [r3, #8]
 8003d42:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	691b      	ldr	r3, [r3, #16]
 8003d4a:	00db      	lsls	r3, r3, #3
 8003d4c:	490f      	ldr	r1, [pc, #60]	; (8003d8c <HAL_RCC_ClockConfig+0x264>)
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003d52:	f000 f825 	bl	8003da0 <HAL_RCC_GetSysClockFreq>
 8003d56:	4602      	mov	r2, r0
 8003d58:	4b0c      	ldr	r3, [pc, #48]	; (8003d8c <HAL_RCC_ClockConfig+0x264>)
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	091b      	lsrs	r3, r3, #4
 8003d5e:	f003 030f 	and.w	r3, r3, #15
 8003d62:	490c      	ldr	r1, [pc, #48]	; (8003d94 <HAL_RCC_ClockConfig+0x26c>)
 8003d64:	5ccb      	ldrb	r3, [r1, r3]
 8003d66:	f003 031f 	and.w	r3, r3, #31
 8003d6a:	fa22 f303 	lsr.w	r3, r2, r3
 8003d6e:	4a0a      	ldr	r2, [pc, #40]	; (8003d98 <HAL_RCC_ClockConfig+0x270>)
 8003d70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003d72:	4b0a      	ldr	r3, [pc, #40]	; (8003d9c <HAL_RCC_ClockConfig+0x274>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4618      	mov	r0, r3
 8003d78:	f7fe ff40 	bl	8002bfc <HAL_InitTick>
 8003d7c:	4603      	mov	r3, r0
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3718      	adds	r7, #24
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}
 8003d86:	bf00      	nop
 8003d88:	40022000 	.word	0x40022000
 8003d8c:	40021000 	.word	0x40021000
 8003d90:	04c4b400 	.word	0x04c4b400
 8003d94:	0800da94 	.word	0x0800da94
 8003d98:	2000000c 	.word	0x2000000c
 8003d9c:	20000010 	.word	0x20000010

08003da0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b087      	sub	sp, #28
 8003da4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003da6:	4b2c      	ldr	r3, [pc, #176]	; (8003e58 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	f003 030c 	and.w	r3, r3, #12
 8003dae:	2b04      	cmp	r3, #4
 8003db0:	d102      	bne.n	8003db8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003db2:	4b2a      	ldr	r3, [pc, #168]	; (8003e5c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003db4:	613b      	str	r3, [r7, #16]
 8003db6:	e047      	b.n	8003e48 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003db8:	4b27      	ldr	r3, [pc, #156]	; (8003e58 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	f003 030c 	and.w	r3, r3, #12
 8003dc0:	2b08      	cmp	r3, #8
 8003dc2:	d102      	bne.n	8003dca <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003dc4:	4b26      	ldr	r3, [pc, #152]	; (8003e60 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003dc6:	613b      	str	r3, [r7, #16]
 8003dc8:	e03e      	b.n	8003e48 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003dca:	4b23      	ldr	r3, [pc, #140]	; (8003e58 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	f003 030c 	and.w	r3, r3, #12
 8003dd2:	2b0c      	cmp	r3, #12
 8003dd4:	d136      	bne.n	8003e44 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003dd6:	4b20      	ldr	r3, [pc, #128]	; (8003e58 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003dd8:	68db      	ldr	r3, [r3, #12]
 8003dda:	f003 0303 	and.w	r3, r3, #3
 8003dde:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003de0:	4b1d      	ldr	r3, [pc, #116]	; (8003e58 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003de2:	68db      	ldr	r3, [r3, #12]
 8003de4:	091b      	lsrs	r3, r3, #4
 8003de6:	f003 030f 	and.w	r3, r3, #15
 8003dea:	3301      	adds	r3, #1
 8003dec:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2b03      	cmp	r3, #3
 8003df2:	d10c      	bne.n	8003e0e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003df4:	4a1a      	ldr	r2, [pc, #104]	; (8003e60 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003df6:	68bb      	ldr	r3, [r7, #8]
 8003df8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dfc:	4a16      	ldr	r2, [pc, #88]	; (8003e58 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003dfe:	68d2      	ldr	r2, [r2, #12]
 8003e00:	0a12      	lsrs	r2, r2, #8
 8003e02:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003e06:	fb02 f303 	mul.w	r3, r2, r3
 8003e0a:	617b      	str	r3, [r7, #20]
      break;
 8003e0c:	e00c      	b.n	8003e28 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003e0e:	4a13      	ldr	r2, [pc, #76]	; (8003e5c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e16:	4a10      	ldr	r2, [pc, #64]	; (8003e58 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e18:	68d2      	ldr	r2, [r2, #12]
 8003e1a:	0a12      	lsrs	r2, r2, #8
 8003e1c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003e20:	fb02 f303 	mul.w	r3, r2, r3
 8003e24:	617b      	str	r3, [r7, #20]
      break;
 8003e26:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003e28:	4b0b      	ldr	r3, [pc, #44]	; (8003e58 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	0e5b      	lsrs	r3, r3, #25
 8003e2e:	f003 0303 	and.w	r3, r3, #3
 8003e32:	3301      	adds	r3, #1
 8003e34:	005b      	lsls	r3, r3, #1
 8003e36:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003e38:	697a      	ldr	r2, [r7, #20]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e40:	613b      	str	r3, [r7, #16]
 8003e42:	e001      	b.n	8003e48 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003e44:	2300      	movs	r3, #0
 8003e46:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003e48:	693b      	ldr	r3, [r7, #16]
}
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	371c      	adds	r7, #28
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e54:	4770      	bx	lr
 8003e56:	bf00      	nop
 8003e58:	40021000 	.word	0x40021000
 8003e5c:	00f42400 	.word	0x00f42400
 8003e60:	007a1200 	.word	0x007a1200

08003e64 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e64:	b480      	push	{r7}
 8003e66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e68:	4b03      	ldr	r3, [pc, #12]	; (8003e78 <HAL_RCC_GetHCLKFreq+0x14>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e74:	4770      	bx	lr
 8003e76:	bf00      	nop
 8003e78:	2000000c 	.word	0x2000000c

08003e7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003e80:	f7ff fff0 	bl	8003e64 <HAL_RCC_GetHCLKFreq>
 8003e84:	4602      	mov	r2, r0
 8003e86:	4b06      	ldr	r3, [pc, #24]	; (8003ea0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	0a1b      	lsrs	r3, r3, #8
 8003e8c:	f003 0307 	and.w	r3, r3, #7
 8003e90:	4904      	ldr	r1, [pc, #16]	; (8003ea4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003e92:	5ccb      	ldrb	r3, [r1, r3]
 8003e94:	f003 031f 	and.w	r3, r3, #31
 8003e98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	bd80      	pop	{r7, pc}
 8003ea0:	40021000 	.word	0x40021000
 8003ea4:	0800daa4 	.word	0x0800daa4

08003ea8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003eac:	f7ff ffda 	bl	8003e64 <HAL_RCC_GetHCLKFreq>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	4b06      	ldr	r3, [pc, #24]	; (8003ecc <HAL_RCC_GetPCLK2Freq+0x24>)
 8003eb4:	689b      	ldr	r3, [r3, #8]
 8003eb6:	0adb      	lsrs	r3, r3, #11
 8003eb8:	f003 0307 	and.w	r3, r3, #7
 8003ebc:	4904      	ldr	r1, [pc, #16]	; (8003ed0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003ebe:	5ccb      	ldrb	r3, [r1, r3]
 8003ec0:	f003 031f 	and.w	r3, r3, #31
 8003ec4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	bd80      	pop	{r7, pc}
 8003ecc:	40021000 	.word	0x40021000
 8003ed0:	0800daa4 	.word	0x0800daa4

08003ed4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b087      	sub	sp, #28
 8003ed8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003eda:	4b1e      	ldr	r3, [pc, #120]	; (8003f54 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003edc:	68db      	ldr	r3, [r3, #12]
 8003ede:	f003 0303 	and.w	r3, r3, #3
 8003ee2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003ee4:	4b1b      	ldr	r3, [pc, #108]	; (8003f54 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003ee6:	68db      	ldr	r3, [r3, #12]
 8003ee8:	091b      	lsrs	r3, r3, #4
 8003eea:	f003 030f 	and.w	r3, r3, #15
 8003eee:	3301      	adds	r3, #1
 8003ef0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003ef2:	693b      	ldr	r3, [r7, #16]
 8003ef4:	2b03      	cmp	r3, #3
 8003ef6:	d10c      	bne.n	8003f12 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003ef8:	4a17      	ldr	r2, [pc, #92]	; (8003f58 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f00:	4a14      	ldr	r2, [pc, #80]	; (8003f54 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003f02:	68d2      	ldr	r2, [r2, #12]
 8003f04:	0a12      	lsrs	r2, r2, #8
 8003f06:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003f0a:	fb02 f303 	mul.w	r3, r2, r3
 8003f0e:	617b      	str	r3, [r7, #20]
    break;
 8003f10:	e00c      	b.n	8003f2c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003f12:	4a12      	ldr	r2, [pc, #72]	; (8003f5c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f1a:	4a0e      	ldr	r2, [pc, #56]	; (8003f54 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003f1c:	68d2      	ldr	r2, [r2, #12]
 8003f1e:	0a12      	lsrs	r2, r2, #8
 8003f20:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003f24:	fb02 f303 	mul.w	r3, r2, r3
 8003f28:	617b      	str	r3, [r7, #20]
    break;
 8003f2a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003f2c:	4b09      	ldr	r3, [pc, #36]	; (8003f54 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003f2e:	68db      	ldr	r3, [r3, #12]
 8003f30:	0e5b      	lsrs	r3, r3, #25
 8003f32:	f003 0303 	and.w	r3, r3, #3
 8003f36:	3301      	adds	r3, #1
 8003f38:	005b      	lsls	r3, r3, #1
 8003f3a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003f3c:	697a      	ldr	r2, [r7, #20]
 8003f3e:	68bb      	ldr	r3, [r7, #8]
 8003f40:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f44:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003f46:	687b      	ldr	r3, [r7, #4]
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	371c      	adds	r7, #28
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr
 8003f54:	40021000 	.word	0x40021000
 8003f58:	007a1200 	.word	0x007a1200
 8003f5c:	00f42400 	.word	0x00f42400

08003f60 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b086      	sub	sp, #24
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003f68:	2300      	movs	r3, #0
 8003f6a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	f000 8098 	beq.w	80040ae <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f82:	4b43      	ldr	r3, [pc, #268]	; (8004090 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d10d      	bne.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f8e:	4b40      	ldr	r3, [pc, #256]	; (8004090 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f92:	4a3f      	ldr	r2, [pc, #252]	; (8004090 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f98:	6593      	str	r3, [r2, #88]	; 0x58
 8003f9a:	4b3d      	ldr	r3, [pc, #244]	; (8004090 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fa2:	60bb      	str	r3, [r7, #8]
 8003fa4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003faa:	4b3a      	ldr	r3, [pc, #232]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a39      	ldr	r2, [pc, #228]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003fb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fb4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003fb6:	f7fe fe6d 	bl	8002c94 <HAL_GetTick>
 8003fba:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003fbc:	e009      	b.n	8003fd2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fbe:	f7fe fe69 	bl	8002c94 <HAL_GetTick>
 8003fc2:	4602      	mov	r2, r0
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	1ad3      	subs	r3, r2, r3
 8003fc8:	2b02      	cmp	r3, #2
 8003fca:	d902      	bls.n	8003fd2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003fcc:	2303      	movs	r3, #3
 8003fce:	74fb      	strb	r3, [r7, #19]
        break;
 8003fd0:	e005      	b.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003fd2:	4b30      	ldr	r3, [pc, #192]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d0ef      	beq.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003fde:	7cfb      	ldrb	r3, [r7, #19]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d159      	bne.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003fe4:	4b2a      	ldr	r3, [pc, #168]	; (8004090 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003fe6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003fee:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d01e      	beq.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ffa:	697a      	ldr	r2, [r7, #20]
 8003ffc:	429a      	cmp	r2, r3
 8003ffe:	d019      	beq.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004000:	4b23      	ldr	r3, [pc, #140]	; (8004090 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004002:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004006:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800400a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800400c:	4b20      	ldr	r3, [pc, #128]	; (8004090 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800400e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004012:	4a1f      	ldr	r2, [pc, #124]	; (8004090 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004014:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004018:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800401c:	4b1c      	ldr	r3, [pc, #112]	; (8004090 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800401e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004022:	4a1b      	ldr	r2, [pc, #108]	; (8004090 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004024:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004028:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800402c:	4a18      	ldr	r2, [pc, #96]	; (8004090 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800402e:	697b      	ldr	r3, [r7, #20]
 8004030:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004034:	697b      	ldr	r3, [r7, #20]
 8004036:	f003 0301 	and.w	r3, r3, #1
 800403a:	2b00      	cmp	r3, #0
 800403c:	d016      	beq.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800403e:	f7fe fe29 	bl	8002c94 <HAL_GetTick>
 8004042:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004044:	e00b      	b.n	800405e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004046:	f7fe fe25 	bl	8002c94 <HAL_GetTick>
 800404a:	4602      	mov	r2, r0
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	1ad3      	subs	r3, r2, r3
 8004050:	f241 3288 	movw	r2, #5000	; 0x1388
 8004054:	4293      	cmp	r3, r2
 8004056:	d902      	bls.n	800405e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004058:	2303      	movs	r3, #3
 800405a:	74fb      	strb	r3, [r7, #19]
            break;
 800405c:	e006      	b.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800405e:	4b0c      	ldr	r3, [pc, #48]	; (8004090 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004060:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004064:	f003 0302 	and.w	r3, r3, #2
 8004068:	2b00      	cmp	r3, #0
 800406a:	d0ec      	beq.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800406c:	7cfb      	ldrb	r3, [r7, #19]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d10b      	bne.n	800408a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004072:	4b07      	ldr	r3, [pc, #28]	; (8004090 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004074:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004078:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004080:	4903      	ldr	r1, [pc, #12]	; (8004090 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004082:	4313      	orrs	r3, r2
 8004084:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004088:	e008      	b.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800408a:	7cfb      	ldrb	r3, [r7, #19]
 800408c:	74bb      	strb	r3, [r7, #18]
 800408e:	e005      	b.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004090:	40021000 	.word	0x40021000
 8004094:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004098:	7cfb      	ldrb	r3, [r7, #19]
 800409a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800409c:	7c7b      	ldrb	r3, [r7, #17]
 800409e:	2b01      	cmp	r3, #1
 80040a0:	d105      	bne.n	80040ae <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040a2:	4ba7      	ldr	r3, [pc, #668]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040a6:	4aa6      	ldr	r2, [pc, #664]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040ac:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f003 0301 	and.w	r3, r3, #1
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d00a      	beq.n	80040d0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80040ba:	4ba1      	ldr	r3, [pc, #644]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040c0:	f023 0203 	bic.w	r2, r3, #3
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	499d      	ldr	r1, [pc, #628]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040ca:	4313      	orrs	r3, r2
 80040cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f003 0302 	and.w	r3, r3, #2
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d00a      	beq.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80040dc:	4b98      	ldr	r3, [pc, #608]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040e2:	f023 020c 	bic.w	r2, r3, #12
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	689b      	ldr	r3, [r3, #8]
 80040ea:	4995      	ldr	r1, [pc, #596]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040ec:	4313      	orrs	r3, r2
 80040ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f003 0304 	and.w	r3, r3, #4
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d00a      	beq.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80040fe:	4b90      	ldr	r3, [pc, #576]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004100:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004104:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	498c      	ldr	r1, [pc, #560]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800410e:	4313      	orrs	r3, r2
 8004110:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f003 0308 	and.w	r3, r3, #8
 800411c:	2b00      	cmp	r3, #0
 800411e:	d00a      	beq.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004120:	4b87      	ldr	r3, [pc, #540]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004122:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004126:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	691b      	ldr	r3, [r3, #16]
 800412e:	4984      	ldr	r1, [pc, #528]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004130:	4313      	orrs	r3, r2
 8004132:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f003 0310 	and.w	r3, r3, #16
 800413e:	2b00      	cmp	r3, #0
 8004140:	d00a      	beq.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004142:	4b7f      	ldr	r3, [pc, #508]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004144:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004148:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	695b      	ldr	r3, [r3, #20]
 8004150:	497b      	ldr	r1, [pc, #492]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004152:	4313      	orrs	r3, r2
 8004154:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f003 0320 	and.w	r3, r3, #32
 8004160:	2b00      	cmp	r3, #0
 8004162:	d00a      	beq.n	800417a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004164:	4b76      	ldr	r3, [pc, #472]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004166:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800416a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	699b      	ldr	r3, [r3, #24]
 8004172:	4973      	ldr	r1, [pc, #460]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004174:	4313      	orrs	r3, r2
 8004176:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004182:	2b00      	cmp	r3, #0
 8004184:	d00a      	beq.n	800419c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004186:	4b6e      	ldr	r3, [pc, #440]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004188:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800418c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	69db      	ldr	r3, [r3, #28]
 8004194:	496a      	ldr	r1, [pc, #424]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004196:	4313      	orrs	r3, r2
 8004198:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d00a      	beq.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80041a8:	4b65      	ldr	r3, [pc, #404]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041ae:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6a1b      	ldr	r3, [r3, #32]
 80041b6:	4962      	ldr	r1, [pc, #392]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041b8:	4313      	orrs	r3, r2
 80041ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d00a      	beq.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80041ca:	4b5d      	ldr	r3, [pc, #372]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041d0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041d8:	4959      	ldr	r1, [pc, #356]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041da:	4313      	orrs	r3, r2
 80041dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d00a      	beq.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80041ec:	4b54      	ldr	r3, [pc, #336]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041ee:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80041f2:	f023 0203 	bic.w	r2, r3, #3
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041fa:	4951      	ldr	r1, [pc, #324]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041fc:	4313      	orrs	r3, r2
 80041fe:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800420a:	2b00      	cmp	r3, #0
 800420c:	d00a      	beq.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800420e:	4b4c      	ldr	r3, [pc, #304]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004210:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004214:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800421c:	4948      	ldr	r1, [pc, #288]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800421e:	4313      	orrs	r3, r2
 8004220:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800422c:	2b00      	cmp	r3, #0
 800422e:	d015      	beq.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004230:	4b43      	ldr	r3, [pc, #268]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004232:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004236:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800423e:	4940      	ldr	r1, [pc, #256]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004240:	4313      	orrs	r3, r2
 8004242:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800424a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800424e:	d105      	bne.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004250:	4b3b      	ldr	r3, [pc, #236]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004252:	68db      	ldr	r3, [r3, #12]
 8004254:	4a3a      	ldr	r2, [pc, #232]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004256:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800425a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004264:	2b00      	cmp	r3, #0
 8004266:	d015      	beq.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004268:	4b35      	ldr	r3, [pc, #212]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800426a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800426e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004276:	4932      	ldr	r1, [pc, #200]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004278:	4313      	orrs	r3, r2
 800427a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004282:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004286:	d105      	bne.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004288:	4b2d      	ldr	r3, [pc, #180]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800428a:	68db      	ldr	r3, [r3, #12]
 800428c:	4a2c      	ldr	r2, [pc, #176]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800428e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004292:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800429c:	2b00      	cmp	r3, #0
 800429e:	d015      	beq.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80042a0:	4b27      	ldr	r3, [pc, #156]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042a6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042ae:	4924      	ldr	r1, [pc, #144]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042b0:	4313      	orrs	r3, r2
 80042b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042ba:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80042be:	d105      	bne.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80042c0:	4b1f      	ldr	r3, [pc, #124]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042c2:	68db      	ldr	r3, [r3, #12]
 80042c4:	4a1e      	ldr	r2, [pc, #120]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80042ca:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d015      	beq.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80042d8:	4b19      	ldr	r3, [pc, #100]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042de:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042e6:	4916      	ldr	r1, [pc, #88]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042e8:	4313      	orrs	r3, r2
 80042ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042f2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80042f6:	d105      	bne.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80042f8:	4b11      	ldr	r3, [pc, #68]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042fa:	68db      	ldr	r3, [r3, #12]
 80042fc:	4a10      	ldr	r2, [pc, #64]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042fe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004302:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800430c:	2b00      	cmp	r3, #0
 800430e:	d019      	beq.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004310:	4b0b      	ldr	r3, [pc, #44]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004312:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004316:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800431e:	4908      	ldr	r1, [pc, #32]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004320:	4313      	orrs	r3, r2
 8004322:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800432a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800432e:	d109      	bne.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004330:	4b03      	ldr	r3, [pc, #12]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004332:	68db      	ldr	r3, [r3, #12]
 8004334:	4a02      	ldr	r2, [pc, #8]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004336:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800433a:	60d3      	str	r3, [r2, #12]
 800433c:	e002      	b.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800433e:	bf00      	nop
 8004340:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800434c:	2b00      	cmp	r3, #0
 800434e:	d015      	beq.n	800437c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004350:	4b29      	ldr	r3, [pc, #164]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004352:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004356:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800435e:	4926      	ldr	r1, [pc, #152]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004360:	4313      	orrs	r3, r2
 8004362:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800436a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800436e:	d105      	bne.n	800437c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004370:	4b21      	ldr	r3, [pc, #132]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004372:	68db      	ldr	r3, [r3, #12]
 8004374:	4a20      	ldr	r2, [pc, #128]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004376:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800437a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004384:	2b00      	cmp	r3, #0
 8004386:	d015      	beq.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004388:	4b1b      	ldr	r3, [pc, #108]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800438a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800438e:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004396:	4918      	ldr	r1, [pc, #96]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004398:	4313      	orrs	r3, r2
 800439a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043a6:	d105      	bne.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80043a8:	4b13      	ldr	r3, [pc, #76]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80043aa:	68db      	ldr	r3, [r3, #12]
 80043ac:	4a12      	ldr	r2, [pc, #72]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80043ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043b2:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d015      	beq.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80043c0:	4b0d      	ldr	r3, [pc, #52]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80043c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80043c6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043ce:	490a      	ldr	r1, [pc, #40]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80043d0:	4313      	orrs	r3, r2
 80043d2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043da:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80043de:	d105      	bne.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043e0:	4b05      	ldr	r3, [pc, #20]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80043e2:	68db      	ldr	r3, [r3, #12]
 80043e4:	4a04      	ldr	r2, [pc, #16]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80043e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80043ea:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80043ec:	7cbb      	ldrb	r3, [r7, #18]
}
 80043ee:	4618      	mov	r0, r3
 80043f0:	3718      	adds	r7, #24
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bd80      	pop	{r7, pc}
 80043f6:	bf00      	nop
 80043f8:	40021000 	.word	0x40021000

080043fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b082      	sub	sp, #8
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d101      	bne.n	800440e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	e049      	b.n	80044a2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004414:	b2db      	uxtb	r3, r3
 8004416:	2b00      	cmp	r3, #0
 8004418:	d106      	bne.n	8004428 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2200      	movs	r2, #0
 800441e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004422:	6878      	ldr	r0, [r7, #4]
 8004424:	f7fe f90e 	bl	8002644 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2202      	movs	r2, #2
 800442c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	3304      	adds	r3, #4
 8004438:	4619      	mov	r1, r3
 800443a:	4610      	mov	r0, r2
 800443c:	f001 f8e2 	bl	8005604 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2201      	movs	r2, #1
 8004444:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2201      	movs	r2, #1
 800444c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2201      	movs	r2, #1
 8004454:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2201      	movs	r2, #1
 800445c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2201      	movs	r2, #1
 8004464:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2201      	movs	r2, #1
 800446c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2201      	movs	r2, #1
 8004474:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2201      	movs	r2, #1
 800447c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2201      	movs	r2, #1
 8004484:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2201      	movs	r2, #1
 800448c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2201      	movs	r2, #1
 8004494:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2201      	movs	r2, #1
 800449c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80044a0:	2300      	movs	r3, #0
}
 80044a2:	4618      	mov	r0, r3
 80044a4:	3708      	adds	r7, #8
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}
	...

080044ac <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b085      	sub	sp, #20
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044ba:	b2db      	uxtb	r3, r3
 80044bc:	2b01      	cmp	r3, #1
 80044be:	d001      	beq.n	80044c4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80044c0:	2301      	movs	r3, #1
 80044c2:	e04c      	b.n	800455e <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2202      	movs	r2, #2
 80044c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a26      	ldr	r2, [pc, #152]	; (800456c <HAL_TIM_Base_Start+0xc0>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d022      	beq.n	800451c <HAL_TIM_Base_Start+0x70>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044de:	d01d      	beq.n	800451c <HAL_TIM_Base_Start+0x70>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a22      	ldr	r2, [pc, #136]	; (8004570 <HAL_TIM_Base_Start+0xc4>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d018      	beq.n	800451c <HAL_TIM_Base_Start+0x70>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a21      	ldr	r2, [pc, #132]	; (8004574 <HAL_TIM_Base_Start+0xc8>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d013      	beq.n	800451c <HAL_TIM_Base_Start+0x70>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a1f      	ldr	r2, [pc, #124]	; (8004578 <HAL_TIM_Base_Start+0xcc>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d00e      	beq.n	800451c <HAL_TIM_Base_Start+0x70>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a1e      	ldr	r2, [pc, #120]	; (800457c <HAL_TIM_Base_Start+0xd0>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d009      	beq.n	800451c <HAL_TIM_Base_Start+0x70>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a1c      	ldr	r2, [pc, #112]	; (8004580 <HAL_TIM_Base_Start+0xd4>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d004      	beq.n	800451c <HAL_TIM_Base_Start+0x70>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a1b      	ldr	r2, [pc, #108]	; (8004584 <HAL_TIM_Base_Start+0xd8>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d115      	bne.n	8004548 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	689a      	ldr	r2, [r3, #8]
 8004522:	4b19      	ldr	r3, [pc, #100]	; (8004588 <HAL_TIM_Base_Start+0xdc>)
 8004524:	4013      	ands	r3, r2
 8004526:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	2b06      	cmp	r3, #6
 800452c:	d015      	beq.n	800455a <HAL_TIM_Base_Start+0xae>
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004534:	d011      	beq.n	800455a <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	681a      	ldr	r2, [r3, #0]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f042 0201 	orr.w	r2, r2, #1
 8004544:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004546:	e008      	b.n	800455a <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f042 0201 	orr.w	r2, r2, #1
 8004556:	601a      	str	r2, [r3, #0]
 8004558:	e000      	b.n	800455c <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800455a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800455c:	2300      	movs	r3, #0
}
 800455e:	4618      	mov	r0, r3
 8004560:	3714      	adds	r7, #20
 8004562:	46bd      	mov	sp, r7
 8004564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004568:	4770      	bx	lr
 800456a:	bf00      	nop
 800456c:	40012c00 	.word	0x40012c00
 8004570:	40000400 	.word	0x40000400
 8004574:	40000800 	.word	0x40000800
 8004578:	40000c00 	.word	0x40000c00
 800457c:	40013400 	.word	0x40013400
 8004580:	40014000 	.word	0x40014000
 8004584:	40015000 	.word	0x40015000
 8004588:	00010007 	.word	0x00010007

0800458c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800458c:	b480      	push	{r7}
 800458e:	b085      	sub	sp, #20
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800459a:	b2db      	uxtb	r3, r3
 800459c:	2b01      	cmp	r3, #1
 800459e:	d001      	beq.n	80045a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80045a0:	2301      	movs	r3, #1
 80045a2:	e054      	b.n	800464e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2202      	movs	r2, #2
 80045a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	68da      	ldr	r2, [r3, #12]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f042 0201 	orr.w	r2, r2, #1
 80045ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a26      	ldr	r2, [pc, #152]	; (800465c <HAL_TIM_Base_Start_IT+0xd0>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d022      	beq.n	800460c <HAL_TIM_Base_Start_IT+0x80>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045ce:	d01d      	beq.n	800460c <HAL_TIM_Base_Start_IT+0x80>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a22      	ldr	r2, [pc, #136]	; (8004660 <HAL_TIM_Base_Start_IT+0xd4>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d018      	beq.n	800460c <HAL_TIM_Base_Start_IT+0x80>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a21      	ldr	r2, [pc, #132]	; (8004664 <HAL_TIM_Base_Start_IT+0xd8>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d013      	beq.n	800460c <HAL_TIM_Base_Start_IT+0x80>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a1f      	ldr	r2, [pc, #124]	; (8004668 <HAL_TIM_Base_Start_IT+0xdc>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d00e      	beq.n	800460c <HAL_TIM_Base_Start_IT+0x80>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a1e      	ldr	r2, [pc, #120]	; (800466c <HAL_TIM_Base_Start_IT+0xe0>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d009      	beq.n	800460c <HAL_TIM_Base_Start_IT+0x80>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a1c      	ldr	r2, [pc, #112]	; (8004670 <HAL_TIM_Base_Start_IT+0xe4>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d004      	beq.n	800460c <HAL_TIM_Base_Start_IT+0x80>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a1b      	ldr	r2, [pc, #108]	; (8004674 <HAL_TIM_Base_Start_IT+0xe8>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d115      	bne.n	8004638 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	689a      	ldr	r2, [r3, #8]
 8004612:	4b19      	ldr	r3, [pc, #100]	; (8004678 <HAL_TIM_Base_Start_IT+0xec>)
 8004614:	4013      	ands	r3, r2
 8004616:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	2b06      	cmp	r3, #6
 800461c:	d015      	beq.n	800464a <HAL_TIM_Base_Start_IT+0xbe>
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004624:	d011      	beq.n	800464a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	681a      	ldr	r2, [r3, #0]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f042 0201 	orr.w	r2, r2, #1
 8004634:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004636:	e008      	b.n	800464a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f042 0201 	orr.w	r2, r2, #1
 8004646:	601a      	str	r2, [r3, #0]
 8004648:	e000      	b.n	800464c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800464a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800464c:	2300      	movs	r3, #0
}
 800464e:	4618      	mov	r0, r3
 8004650:	3714      	adds	r7, #20
 8004652:	46bd      	mov	sp, r7
 8004654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004658:	4770      	bx	lr
 800465a:	bf00      	nop
 800465c:	40012c00 	.word	0x40012c00
 8004660:	40000400 	.word	0x40000400
 8004664:	40000800 	.word	0x40000800
 8004668:	40000c00 	.word	0x40000c00
 800466c:	40013400 	.word	0x40013400
 8004670:	40014000 	.word	0x40014000
 8004674:	40015000 	.word	0x40015000
 8004678:	00010007 	.word	0x00010007

0800467c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b082      	sub	sp, #8
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d101      	bne.n	800468e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	e049      	b.n	8004722 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004694:	b2db      	uxtb	r3, r3
 8004696:	2b00      	cmp	r3, #0
 8004698:	d106      	bne.n	80046a8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2200      	movs	r2, #0
 800469e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80046a2:	6878      	ldr	r0, [r7, #4]
 80046a4:	f7fe f898 	bl	80027d8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2202      	movs	r2, #2
 80046ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681a      	ldr	r2, [r3, #0]
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	3304      	adds	r3, #4
 80046b8:	4619      	mov	r1, r3
 80046ba:	4610      	mov	r0, r2
 80046bc:	f000 ffa2 	bl	8005604 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2201      	movs	r2, #1
 80046c4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2201      	movs	r2, #1
 80046cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2201      	movs	r2, #1
 80046d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2201      	movs	r2, #1
 80046dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2201      	movs	r2, #1
 80046e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2201      	movs	r2, #1
 80046ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2201      	movs	r2, #1
 80046f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2201      	movs	r2, #1
 80046fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2201      	movs	r2, #1
 8004704:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2201      	movs	r2, #1
 800470c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2201      	movs	r2, #1
 8004714:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2201      	movs	r2, #1
 800471c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004720:	2300      	movs	r3, #0
}
 8004722:	4618      	mov	r0, r3
 8004724:	3708      	adds	r7, #8
 8004726:	46bd      	mov	sp, r7
 8004728:	bd80      	pop	{r7, pc}
	...

0800472c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b084      	sub	sp, #16
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
 8004734:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d109      	bne.n	8004750 <HAL_TIM_PWM_Start+0x24>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004742:	b2db      	uxtb	r3, r3
 8004744:	2b01      	cmp	r3, #1
 8004746:	bf14      	ite	ne
 8004748:	2301      	movne	r3, #1
 800474a:	2300      	moveq	r3, #0
 800474c:	b2db      	uxtb	r3, r3
 800474e:	e03c      	b.n	80047ca <HAL_TIM_PWM_Start+0x9e>
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	2b04      	cmp	r3, #4
 8004754:	d109      	bne.n	800476a <HAL_TIM_PWM_Start+0x3e>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800475c:	b2db      	uxtb	r3, r3
 800475e:	2b01      	cmp	r3, #1
 8004760:	bf14      	ite	ne
 8004762:	2301      	movne	r3, #1
 8004764:	2300      	moveq	r3, #0
 8004766:	b2db      	uxtb	r3, r3
 8004768:	e02f      	b.n	80047ca <HAL_TIM_PWM_Start+0x9e>
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	2b08      	cmp	r3, #8
 800476e:	d109      	bne.n	8004784 <HAL_TIM_PWM_Start+0x58>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004776:	b2db      	uxtb	r3, r3
 8004778:	2b01      	cmp	r3, #1
 800477a:	bf14      	ite	ne
 800477c:	2301      	movne	r3, #1
 800477e:	2300      	moveq	r3, #0
 8004780:	b2db      	uxtb	r3, r3
 8004782:	e022      	b.n	80047ca <HAL_TIM_PWM_Start+0x9e>
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	2b0c      	cmp	r3, #12
 8004788:	d109      	bne.n	800479e <HAL_TIM_PWM_Start+0x72>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004790:	b2db      	uxtb	r3, r3
 8004792:	2b01      	cmp	r3, #1
 8004794:	bf14      	ite	ne
 8004796:	2301      	movne	r3, #1
 8004798:	2300      	moveq	r3, #0
 800479a:	b2db      	uxtb	r3, r3
 800479c:	e015      	b.n	80047ca <HAL_TIM_PWM_Start+0x9e>
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	2b10      	cmp	r3, #16
 80047a2:	d109      	bne.n	80047b8 <HAL_TIM_PWM_Start+0x8c>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80047aa:	b2db      	uxtb	r3, r3
 80047ac:	2b01      	cmp	r3, #1
 80047ae:	bf14      	ite	ne
 80047b0:	2301      	movne	r3, #1
 80047b2:	2300      	moveq	r3, #0
 80047b4:	b2db      	uxtb	r3, r3
 80047b6:	e008      	b.n	80047ca <HAL_TIM_PWM_Start+0x9e>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80047be:	b2db      	uxtb	r3, r3
 80047c0:	2b01      	cmp	r3, #1
 80047c2:	bf14      	ite	ne
 80047c4:	2301      	movne	r3, #1
 80047c6:	2300      	moveq	r3, #0
 80047c8:	b2db      	uxtb	r3, r3
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d001      	beq.n	80047d2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	e0a6      	b.n	8004920 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d104      	bne.n	80047e2 <HAL_TIM_PWM_Start+0xb6>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2202      	movs	r2, #2
 80047dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80047e0:	e023      	b.n	800482a <HAL_TIM_PWM_Start+0xfe>
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	2b04      	cmp	r3, #4
 80047e6:	d104      	bne.n	80047f2 <HAL_TIM_PWM_Start+0xc6>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2202      	movs	r2, #2
 80047ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80047f0:	e01b      	b.n	800482a <HAL_TIM_PWM_Start+0xfe>
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	2b08      	cmp	r3, #8
 80047f6:	d104      	bne.n	8004802 <HAL_TIM_PWM_Start+0xd6>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2202      	movs	r2, #2
 80047fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004800:	e013      	b.n	800482a <HAL_TIM_PWM_Start+0xfe>
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	2b0c      	cmp	r3, #12
 8004806:	d104      	bne.n	8004812 <HAL_TIM_PWM_Start+0xe6>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2202      	movs	r2, #2
 800480c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004810:	e00b      	b.n	800482a <HAL_TIM_PWM_Start+0xfe>
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	2b10      	cmp	r3, #16
 8004816:	d104      	bne.n	8004822 <HAL_TIM_PWM_Start+0xf6>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2202      	movs	r2, #2
 800481c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004820:	e003      	b.n	800482a <HAL_TIM_PWM_Start+0xfe>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2202      	movs	r2, #2
 8004826:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	2201      	movs	r2, #1
 8004830:	6839      	ldr	r1, [r7, #0]
 8004832:	4618      	mov	r0, r3
 8004834:	f001 fc7e 	bl	8006134 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a3a      	ldr	r2, [pc, #232]	; (8004928 <HAL_TIM_PWM_Start+0x1fc>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d018      	beq.n	8004874 <HAL_TIM_PWM_Start+0x148>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a39      	ldr	r2, [pc, #228]	; (800492c <HAL_TIM_PWM_Start+0x200>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d013      	beq.n	8004874 <HAL_TIM_PWM_Start+0x148>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a37      	ldr	r2, [pc, #220]	; (8004930 <HAL_TIM_PWM_Start+0x204>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d00e      	beq.n	8004874 <HAL_TIM_PWM_Start+0x148>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4a36      	ldr	r2, [pc, #216]	; (8004934 <HAL_TIM_PWM_Start+0x208>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d009      	beq.n	8004874 <HAL_TIM_PWM_Start+0x148>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a34      	ldr	r2, [pc, #208]	; (8004938 <HAL_TIM_PWM_Start+0x20c>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d004      	beq.n	8004874 <HAL_TIM_PWM_Start+0x148>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4a33      	ldr	r2, [pc, #204]	; (800493c <HAL_TIM_PWM_Start+0x210>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d101      	bne.n	8004878 <HAL_TIM_PWM_Start+0x14c>
 8004874:	2301      	movs	r3, #1
 8004876:	e000      	b.n	800487a <HAL_TIM_PWM_Start+0x14e>
 8004878:	2300      	movs	r3, #0
 800487a:	2b00      	cmp	r3, #0
 800487c:	d007      	beq.n	800488e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800488c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a25      	ldr	r2, [pc, #148]	; (8004928 <HAL_TIM_PWM_Start+0x1fc>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d022      	beq.n	80048de <HAL_TIM_PWM_Start+0x1b2>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048a0:	d01d      	beq.n	80048de <HAL_TIM_PWM_Start+0x1b2>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a26      	ldr	r2, [pc, #152]	; (8004940 <HAL_TIM_PWM_Start+0x214>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d018      	beq.n	80048de <HAL_TIM_PWM_Start+0x1b2>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a24      	ldr	r2, [pc, #144]	; (8004944 <HAL_TIM_PWM_Start+0x218>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d013      	beq.n	80048de <HAL_TIM_PWM_Start+0x1b2>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a23      	ldr	r2, [pc, #140]	; (8004948 <HAL_TIM_PWM_Start+0x21c>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d00e      	beq.n	80048de <HAL_TIM_PWM_Start+0x1b2>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a19      	ldr	r2, [pc, #100]	; (800492c <HAL_TIM_PWM_Start+0x200>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d009      	beq.n	80048de <HAL_TIM_PWM_Start+0x1b2>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a18      	ldr	r2, [pc, #96]	; (8004930 <HAL_TIM_PWM_Start+0x204>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d004      	beq.n	80048de <HAL_TIM_PWM_Start+0x1b2>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a18      	ldr	r2, [pc, #96]	; (800493c <HAL_TIM_PWM_Start+0x210>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d115      	bne.n	800490a <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	689a      	ldr	r2, [r3, #8]
 80048e4:	4b19      	ldr	r3, [pc, #100]	; (800494c <HAL_TIM_PWM_Start+0x220>)
 80048e6:	4013      	ands	r3, r2
 80048e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2b06      	cmp	r3, #6
 80048ee:	d015      	beq.n	800491c <HAL_TIM_PWM_Start+0x1f0>
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048f6:	d011      	beq.n	800491c <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	681a      	ldr	r2, [r3, #0]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f042 0201 	orr.w	r2, r2, #1
 8004906:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004908:	e008      	b.n	800491c <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f042 0201 	orr.w	r2, r2, #1
 8004918:	601a      	str	r2, [r3, #0]
 800491a:	e000      	b.n	800491e <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800491c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800491e:	2300      	movs	r3, #0
}
 8004920:	4618      	mov	r0, r3
 8004922:	3710      	adds	r7, #16
 8004924:	46bd      	mov	sp, r7
 8004926:	bd80      	pop	{r7, pc}
 8004928:	40012c00 	.word	0x40012c00
 800492c:	40013400 	.word	0x40013400
 8004930:	40014000 	.word	0x40014000
 8004934:	40014400 	.word	0x40014400
 8004938:	40014800 	.word	0x40014800
 800493c:	40015000 	.word	0x40015000
 8004940:	40000400 	.word	0x40000400
 8004944:	40000800 	.word	0x40000800
 8004948:	40000c00 	.word	0x40000c00
 800494c:	00010007 	.word	0x00010007

08004950 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b082      	sub	sp, #8
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d101      	bne.n	8004962 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e049      	b.n	80049f6 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004968:	b2db      	uxtb	r3, r3
 800496a:	2b00      	cmp	r3, #0
 800496c:	d106      	bne.n	800497c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2200      	movs	r2, #0
 8004972:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004976:	6878      	ldr	r0, [r7, #4]
 8004978:	f000 f841 	bl	80049fe <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2202      	movs	r2, #2
 8004980:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681a      	ldr	r2, [r3, #0]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	3304      	adds	r3, #4
 800498c:	4619      	mov	r1, r3
 800498e:	4610      	mov	r0, r2
 8004990:	f000 fe38 	bl	8005604 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2201      	movs	r2, #1
 8004998:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2201      	movs	r2, #1
 80049a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2201      	movs	r2, #1
 80049a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2201      	movs	r2, #1
 80049b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2201      	movs	r2, #1
 80049b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2201      	movs	r2, #1
 80049c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2201      	movs	r2, #1
 80049c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2201      	movs	r2, #1
 80049d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2201      	movs	r2, #1
 80049d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2201      	movs	r2, #1
 80049e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2201      	movs	r2, #1
 80049e8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2201      	movs	r2, #1
 80049f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80049f4:	2300      	movs	r3, #0
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	3708      	adds	r7, #8
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}

080049fe <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80049fe:	b480      	push	{r7}
 8004a00:	b083      	sub	sp, #12
 8004a02:	af00      	add	r7, sp, #0
 8004a04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004a06:	bf00      	nop
 8004a08:	370c      	adds	r7, #12
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a10:	4770      	bx	lr
	...

08004a14 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b084      	sub	sp, #16
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
 8004a1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a1e:	2300      	movs	r3, #0
 8004a20:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d104      	bne.n	8004a32 <HAL_TIM_IC_Start_IT+0x1e>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	e023      	b.n	8004a7a <HAL_TIM_IC_Start_IT+0x66>
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	2b04      	cmp	r3, #4
 8004a36:	d104      	bne.n	8004a42 <HAL_TIM_IC_Start_IT+0x2e>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004a3e:	b2db      	uxtb	r3, r3
 8004a40:	e01b      	b.n	8004a7a <HAL_TIM_IC_Start_IT+0x66>
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	2b08      	cmp	r3, #8
 8004a46:	d104      	bne.n	8004a52 <HAL_TIM_IC_Start_IT+0x3e>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004a4e:	b2db      	uxtb	r3, r3
 8004a50:	e013      	b.n	8004a7a <HAL_TIM_IC_Start_IT+0x66>
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	2b0c      	cmp	r3, #12
 8004a56:	d104      	bne.n	8004a62 <HAL_TIM_IC_Start_IT+0x4e>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a5e:	b2db      	uxtb	r3, r3
 8004a60:	e00b      	b.n	8004a7a <HAL_TIM_IC_Start_IT+0x66>
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	2b10      	cmp	r3, #16
 8004a66:	d104      	bne.n	8004a72 <HAL_TIM_IC_Start_IT+0x5e>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004a6e:	b2db      	uxtb	r3, r3
 8004a70:	e003      	b.n	8004a7a <HAL_TIM_IC_Start_IT+0x66>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004a78:	b2db      	uxtb	r3, r3
 8004a7a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d104      	bne.n	8004a8c <HAL_TIM_IC_Start_IT+0x78>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004a88:	b2db      	uxtb	r3, r3
 8004a8a:	e013      	b.n	8004ab4 <HAL_TIM_IC_Start_IT+0xa0>
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	2b04      	cmp	r3, #4
 8004a90:	d104      	bne.n	8004a9c <HAL_TIM_IC_Start_IT+0x88>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	e00b      	b.n	8004ab4 <HAL_TIM_IC_Start_IT+0xa0>
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	2b08      	cmp	r3, #8
 8004aa0:	d104      	bne.n	8004aac <HAL_TIM_IC_Start_IT+0x98>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8004aa8:	b2db      	uxtb	r3, r3
 8004aaa:	e003      	b.n	8004ab4 <HAL_TIM_IC_Start_IT+0xa0>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8004ab2:	b2db      	uxtb	r3, r3
 8004ab4:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004ab6:	7bbb      	ldrb	r3, [r7, #14]
 8004ab8:	2b01      	cmp	r3, #1
 8004aba:	d102      	bne.n	8004ac2 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004abc:	7b7b      	ldrb	r3, [r7, #13]
 8004abe:	2b01      	cmp	r3, #1
 8004ac0:	d001      	beq.n	8004ac6 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	e0e2      	b.n	8004c8c <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d104      	bne.n	8004ad6 <HAL_TIM_IC_Start_IT+0xc2>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2202      	movs	r2, #2
 8004ad0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ad4:	e023      	b.n	8004b1e <HAL_TIM_IC_Start_IT+0x10a>
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	2b04      	cmp	r3, #4
 8004ada:	d104      	bne.n	8004ae6 <HAL_TIM_IC_Start_IT+0xd2>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2202      	movs	r2, #2
 8004ae0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ae4:	e01b      	b.n	8004b1e <HAL_TIM_IC_Start_IT+0x10a>
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	2b08      	cmp	r3, #8
 8004aea:	d104      	bne.n	8004af6 <HAL_TIM_IC_Start_IT+0xe2>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2202      	movs	r2, #2
 8004af0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004af4:	e013      	b.n	8004b1e <HAL_TIM_IC_Start_IT+0x10a>
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	2b0c      	cmp	r3, #12
 8004afa:	d104      	bne.n	8004b06 <HAL_TIM_IC_Start_IT+0xf2>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2202      	movs	r2, #2
 8004b00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004b04:	e00b      	b.n	8004b1e <HAL_TIM_IC_Start_IT+0x10a>
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	2b10      	cmp	r3, #16
 8004b0a:	d104      	bne.n	8004b16 <HAL_TIM_IC_Start_IT+0x102>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2202      	movs	r2, #2
 8004b10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004b14:	e003      	b.n	8004b1e <HAL_TIM_IC_Start_IT+0x10a>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2202      	movs	r2, #2
 8004b1a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d104      	bne.n	8004b2e <HAL_TIM_IC_Start_IT+0x11a>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2202      	movs	r2, #2
 8004b28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b2c:	e013      	b.n	8004b56 <HAL_TIM_IC_Start_IT+0x142>
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	2b04      	cmp	r3, #4
 8004b32:	d104      	bne.n	8004b3e <HAL_TIM_IC_Start_IT+0x12a>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2202      	movs	r2, #2
 8004b38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004b3c:	e00b      	b.n	8004b56 <HAL_TIM_IC_Start_IT+0x142>
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	2b08      	cmp	r3, #8
 8004b42:	d104      	bne.n	8004b4e <HAL_TIM_IC_Start_IT+0x13a>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2202      	movs	r2, #2
 8004b48:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004b4c:	e003      	b.n	8004b56 <HAL_TIM_IC_Start_IT+0x142>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2202      	movs	r2, #2
 8004b52:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	2b0c      	cmp	r3, #12
 8004b5a:	d841      	bhi.n	8004be0 <HAL_TIM_IC_Start_IT+0x1cc>
 8004b5c:	a201      	add	r2, pc, #4	; (adr r2, 8004b64 <HAL_TIM_IC_Start_IT+0x150>)
 8004b5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b62:	bf00      	nop
 8004b64:	08004b99 	.word	0x08004b99
 8004b68:	08004be1 	.word	0x08004be1
 8004b6c:	08004be1 	.word	0x08004be1
 8004b70:	08004be1 	.word	0x08004be1
 8004b74:	08004bab 	.word	0x08004bab
 8004b78:	08004be1 	.word	0x08004be1
 8004b7c:	08004be1 	.word	0x08004be1
 8004b80:	08004be1 	.word	0x08004be1
 8004b84:	08004bbd 	.word	0x08004bbd
 8004b88:	08004be1 	.word	0x08004be1
 8004b8c:	08004be1 	.word	0x08004be1
 8004b90:	08004be1 	.word	0x08004be1
 8004b94:	08004bcf 	.word	0x08004bcf
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	68da      	ldr	r2, [r3, #12]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f042 0202 	orr.w	r2, r2, #2
 8004ba6:	60da      	str	r2, [r3, #12]
      break;
 8004ba8:	e01d      	b.n	8004be6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	68da      	ldr	r2, [r3, #12]
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f042 0204 	orr.w	r2, r2, #4
 8004bb8:	60da      	str	r2, [r3, #12]
      break;
 8004bba:	e014      	b.n	8004be6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	68da      	ldr	r2, [r3, #12]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f042 0208 	orr.w	r2, r2, #8
 8004bca:	60da      	str	r2, [r3, #12]
      break;
 8004bcc:	e00b      	b.n	8004be6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	68da      	ldr	r2, [r3, #12]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f042 0210 	orr.w	r2, r2, #16
 8004bdc:	60da      	str	r2, [r3, #12]
      break;
 8004bde:	e002      	b.n	8004be6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8004be0:	2301      	movs	r3, #1
 8004be2:	73fb      	strb	r3, [r7, #15]
      break;
 8004be4:	bf00      	nop
  }

  if (status == HAL_OK)
 8004be6:	7bfb      	ldrb	r3, [r7, #15]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d14e      	bne.n	8004c8a <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	6839      	ldr	r1, [r7, #0]
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	f001 fa9d 	bl	8006134 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4a25      	ldr	r2, [pc, #148]	; (8004c94 <HAL_TIM_IC_Start_IT+0x280>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d022      	beq.n	8004c4a <HAL_TIM_IC_Start_IT+0x236>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c0c:	d01d      	beq.n	8004c4a <HAL_TIM_IC_Start_IT+0x236>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4a21      	ldr	r2, [pc, #132]	; (8004c98 <HAL_TIM_IC_Start_IT+0x284>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d018      	beq.n	8004c4a <HAL_TIM_IC_Start_IT+0x236>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a1f      	ldr	r2, [pc, #124]	; (8004c9c <HAL_TIM_IC_Start_IT+0x288>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d013      	beq.n	8004c4a <HAL_TIM_IC_Start_IT+0x236>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4a1e      	ldr	r2, [pc, #120]	; (8004ca0 <HAL_TIM_IC_Start_IT+0x28c>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d00e      	beq.n	8004c4a <HAL_TIM_IC_Start_IT+0x236>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a1c      	ldr	r2, [pc, #112]	; (8004ca4 <HAL_TIM_IC_Start_IT+0x290>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d009      	beq.n	8004c4a <HAL_TIM_IC_Start_IT+0x236>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a1b      	ldr	r2, [pc, #108]	; (8004ca8 <HAL_TIM_IC_Start_IT+0x294>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d004      	beq.n	8004c4a <HAL_TIM_IC_Start_IT+0x236>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a19      	ldr	r2, [pc, #100]	; (8004cac <HAL_TIM_IC_Start_IT+0x298>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d115      	bne.n	8004c76 <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	689a      	ldr	r2, [r3, #8]
 8004c50:	4b17      	ldr	r3, [pc, #92]	; (8004cb0 <HAL_TIM_IC_Start_IT+0x29c>)
 8004c52:	4013      	ands	r3, r2
 8004c54:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	2b06      	cmp	r3, #6
 8004c5a:	d015      	beq.n	8004c88 <HAL_TIM_IC_Start_IT+0x274>
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c62:	d011      	beq.n	8004c88 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	681a      	ldr	r2, [r3, #0]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f042 0201 	orr.w	r2, r2, #1
 8004c72:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c74:	e008      	b.n	8004c88 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	681a      	ldr	r2, [r3, #0]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f042 0201 	orr.w	r2, r2, #1
 8004c84:	601a      	str	r2, [r3, #0]
 8004c86:	e000      	b.n	8004c8a <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c88:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8004c8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	3710      	adds	r7, #16
 8004c90:	46bd      	mov	sp, r7
 8004c92:	bd80      	pop	{r7, pc}
 8004c94:	40012c00 	.word	0x40012c00
 8004c98:	40000400 	.word	0x40000400
 8004c9c:	40000800 	.word	0x40000800
 8004ca0:	40000c00 	.word	0x40000c00
 8004ca4:	40013400 	.word	0x40013400
 8004ca8:	40014000 	.word	0x40014000
 8004cac:	40015000 	.word	0x40015000
 8004cb0:	00010007 	.word	0x00010007

08004cb4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b082      	sub	sp, #8
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	691b      	ldr	r3, [r3, #16]
 8004cc2:	f003 0302 	and.w	r3, r3, #2
 8004cc6:	2b02      	cmp	r3, #2
 8004cc8:	d122      	bne.n	8004d10 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	68db      	ldr	r3, [r3, #12]
 8004cd0:	f003 0302 	and.w	r3, r3, #2
 8004cd4:	2b02      	cmp	r3, #2
 8004cd6:	d11b      	bne.n	8004d10 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f06f 0202 	mvn.w	r2, #2
 8004ce0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2201      	movs	r2, #1
 8004ce6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	699b      	ldr	r3, [r3, #24]
 8004cee:	f003 0303 	and.w	r3, r3, #3
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d003      	beq.n	8004cfe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	f7fc fe1a 	bl	8001930 <HAL_TIM_IC_CaptureCallback>
 8004cfc:	e005      	b.n	8004d0a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cfe:	6878      	ldr	r0, [r7, #4]
 8004d00:	f000 fc62 	bl	80055c8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d04:	6878      	ldr	r0, [r7, #4]
 8004d06:	f000 fc69 	bl	80055dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	691b      	ldr	r3, [r3, #16]
 8004d16:	f003 0304 	and.w	r3, r3, #4
 8004d1a:	2b04      	cmp	r3, #4
 8004d1c:	d122      	bne.n	8004d64 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	68db      	ldr	r3, [r3, #12]
 8004d24:	f003 0304 	and.w	r3, r3, #4
 8004d28:	2b04      	cmp	r3, #4
 8004d2a:	d11b      	bne.n	8004d64 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f06f 0204 	mvn.w	r2, #4
 8004d34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2202      	movs	r2, #2
 8004d3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	699b      	ldr	r3, [r3, #24]
 8004d42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d003      	beq.n	8004d52 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d4a:	6878      	ldr	r0, [r7, #4]
 8004d4c:	f7fc fdf0 	bl	8001930 <HAL_TIM_IC_CaptureCallback>
 8004d50:	e005      	b.n	8004d5e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d52:	6878      	ldr	r0, [r7, #4]
 8004d54:	f000 fc38 	bl	80055c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d58:	6878      	ldr	r0, [r7, #4]
 8004d5a:	f000 fc3f 	bl	80055dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2200      	movs	r2, #0
 8004d62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	691b      	ldr	r3, [r3, #16]
 8004d6a:	f003 0308 	and.w	r3, r3, #8
 8004d6e:	2b08      	cmp	r3, #8
 8004d70:	d122      	bne.n	8004db8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	68db      	ldr	r3, [r3, #12]
 8004d78:	f003 0308 	and.w	r3, r3, #8
 8004d7c:	2b08      	cmp	r3, #8
 8004d7e:	d11b      	bne.n	8004db8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f06f 0208 	mvn.w	r2, #8
 8004d88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2204      	movs	r2, #4
 8004d8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	69db      	ldr	r3, [r3, #28]
 8004d96:	f003 0303 	and.w	r3, r3, #3
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d003      	beq.n	8004da6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d9e:	6878      	ldr	r0, [r7, #4]
 8004da0:	f7fc fdc6 	bl	8001930 <HAL_TIM_IC_CaptureCallback>
 8004da4:	e005      	b.n	8004db2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004da6:	6878      	ldr	r0, [r7, #4]
 8004da8:	f000 fc0e 	bl	80055c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004dac:	6878      	ldr	r0, [r7, #4]
 8004dae:	f000 fc15 	bl	80055dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2200      	movs	r2, #0
 8004db6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	691b      	ldr	r3, [r3, #16]
 8004dbe:	f003 0310 	and.w	r3, r3, #16
 8004dc2:	2b10      	cmp	r3, #16
 8004dc4:	d122      	bne.n	8004e0c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	68db      	ldr	r3, [r3, #12]
 8004dcc:	f003 0310 	and.w	r3, r3, #16
 8004dd0:	2b10      	cmp	r3, #16
 8004dd2:	d11b      	bne.n	8004e0c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f06f 0210 	mvn.w	r2, #16
 8004ddc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2208      	movs	r2, #8
 8004de2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	69db      	ldr	r3, [r3, #28]
 8004dea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d003      	beq.n	8004dfa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	f7fc fd9c 	bl	8001930 <HAL_TIM_IC_CaptureCallback>
 8004df8:	e005      	b.n	8004e06 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dfa:	6878      	ldr	r0, [r7, #4]
 8004dfc:	f000 fbe4 	bl	80055c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e00:	6878      	ldr	r0, [r7, #4]
 8004e02:	f000 fbeb 	bl	80055dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	691b      	ldr	r3, [r3, #16]
 8004e12:	f003 0301 	and.w	r3, r3, #1
 8004e16:	2b01      	cmp	r3, #1
 8004e18:	d10e      	bne.n	8004e38 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	68db      	ldr	r3, [r3, #12]
 8004e20:	f003 0301 	and.w	r3, r3, #1
 8004e24:	2b01      	cmp	r3, #1
 8004e26:	d107      	bne.n	8004e38 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f06f 0201 	mvn.w	r2, #1
 8004e30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004e32:	6878      	ldr	r0, [r7, #4]
 8004e34:	f7fc fe68 	bl	8001b08 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	691b      	ldr	r3, [r3, #16]
 8004e3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e42:	2b80      	cmp	r3, #128	; 0x80
 8004e44:	d10e      	bne.n	8004e64 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	68db      	ldr	r3, [r3, #12]
 8004e4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e50:	2b80      	cmp	r3, #128	; 0x80
 8004e52:	d107      	bne.n	8004e64 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004e5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004e5e:	6878      	ldr	r0, [r7, #4]
 8004e60:	f001 fa2e 	bl	80062c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	691b      	ldr	r3, [r3, #16]
 8004e6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e72:	d10e      	bne.n	8004e92 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	68db      	ldr	r3, [r3, #12]
 8004e7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e7e:	2b80      	cmp	r3, #128	; 0x80
 8004e80:	d107      	bne.n	8004e92 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004e8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004e8c:	6878      	ldr	r0, [r7, #4]
 8004e8e:	f001 fa21 	bl	80062d4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	691b      	ldr	r3, [r3, #16]
 8004e98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e9c:	2b40      	cmp	r3, #64	; 0x40
 8004e9e:	d10e      	bne.n	8004ebe <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	68db      	ldr	r3, [r3, #12]
 8004ea6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004eaa:	2b40      	cmp	r3, #64	; 0x40
 8004eac:	d107      	bne.n	8004ebe <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004eb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004eb8:	6878      	ldr	r0, [r7, #4]
 8004eba:	f000 fb99 	bl	80055f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	691b      	ldr	r3, [r3, #16]
 8004ec4:	f003 0320 	and.w	r3, r3, #32
 8004ec8:	2b20      	cmp	r3, #32
 8004eca:	d10e      	bne.n	8004eea <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	68db      	ldr	r3, [r3, #12]
 8004ed2:	f003 0320 	and.w	r3, r3, #32
 8004ed6:	2b20      	cmp	r3, #32
 8004ed8:	d107      	bne.n	8004eea <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f06f 0220 	mvn.w	r2, #32
 8004ee2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004ee4:	6878      	ldr	r0, [r7, #4]
 8004ee6:	f001 f9e1 	bl	80062ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	691b      	ldr	r3, [r3, #16]
 8004ef0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004ef4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004ef8:	d10f      	bne.n	8004f1a <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	68db      	ldr	r3, [r3, #12]
 8004f00:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f04:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f08:	d107      	bne.n	8004f1a <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8004f12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8004f14:	6878      	ldr	r0, [r7, #4]
 8004f16:	f001 f9e7 	bl	80062e8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	691b      	ldr	r3, [r3, #16]
 8004f20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f24:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004f28:	d10f      	bne.n	8004f4a <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	68db      	ldr	r3, [r3, #12]
 8004f30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f34:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004f38:	d107      	bne.n	8004f4a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8004f42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8004f44:	6878      	ldr	r0, [r7, #4]
 8004f46:	f001 f9d9 	bl	80062fc <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	691b      	ldr	r3, [r3, #16]
 8004f50:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f54:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004f58:	d10f      	bne.n	8004f7a <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	68db      	ldr	r3, [r3, #12]
 8004f60:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f64:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004f68:	d107      	bne.n	8004f7a <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8004f72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8004f74:	6878      	ldr	r0, [r7, #4]
 8004f76:	f001 f9cb 	bl	8006310 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	691b      	ldr	r3, [r3, #16]
 8004f80:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004f84:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004f88:	d10f      	bne.n	8004faa <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004f94:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004f98:	d107      	bne.n	8004faa <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8004fa2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8004fa4:	6878      	ldr	r0, [r7, #4]
 8004fa6:	f001 f9bd 	bl	8006324 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004faa:	bf00      	nop
 8004fac:	3708      	adds	r7, #8
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	bd80      	pop	{r7, pc}

08004fb2 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004fb2:	b580      	push	{r7, lr}
 8004fb4:	b086      	sub	sp, #24
 8004fb6:	af00      	add	r7, sp, #0
 8004fb8:	60f8      	str	r0, [r7, #12]
 8004fba:	60b9      	str	r1, [r7, #8]
 8004fbc:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fc8:	2b01      	cmp	r3, #1
 8004fca:	d101      	bne.n	8004fd0 <HAL_TIM_IC_ConfigChannel+0x1e>
 8004fcc:	2302      	movs	r3, #2
 8004fce:	e088      	b.n	80050e2 <HAL_TIM_IC_ConfigChannel+0x130>
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d11b      	bne.n	8005016 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	6818      	ldr	r0, [r3, #0]
 8004fe2:	68bb      	ldr	r3, [r7, #8]
 8004fe4:	6819      	ldr	r1, [r3, #0]
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	685a      	ldr	r2, [r3, #4]
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	68db      	ldr	r3, [r3, #12]
 8004fee:	f000 fedb 	bl	8005da8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	699a      	ldr	r2, [r3, #24]
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f022 020c 	bic.w	r2, r2, #12
 8005000:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	6999      	ldr	r1, [r3, #24]
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	689a      	ldr	r2, [r3, #8]
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	430a      	orrs	r2, r1
 8005012:	619a      	str	r2, [r3, #24]
 8005014:	e060      	b.n	80050d8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2b04      	cmp	r3, #4
 800501a:	d11c      	bne.n	8005056 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	6818      	ldr	r0, [r3, #0]
 8005020:	68bb      	ldr	r3, [r7, #8]
 8005022:	6819      	ldr	r1, [r3, #0]
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	685a      	ldr	r2, [r3, #4]
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	68db      	ldr	r3, [r3, #12]
 800502c:	f000 ff5f 	bl	8005eee <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	699a      	ldr	r2, [r3, #24]
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800503e:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	6999      	ldr	r1, [r3, #24]
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	689b      	ldr	r3, [r3, #8]
 800504a:	021a      	lsls	r2, r3, #8
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	430a      	orrs	r2, r1
 8005052:	619a      	str	r2, [r3, #24]
 8005054:	e040      	b.n	80050d8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2b08      	cmp	r3, #8
 800505a:	d11b      	bne.n	8005094 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	6818      	ldr	r0, [r3, #0]
 8005060:	68bb      	ldr	r3, [r7, #8]
 8005062:	6819      	ldr	r1, [r3, #0]
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	685a      	ldr	r2, [r3, #4]
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	68db      	ldr	r3, [r3, #12]
 800506c:	f000 ffac 	bl	8005fc8 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	69da      	ldr	r2, [r3, #28]
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f022 020c 	bic.w	r2, r2, #12
 800507e:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	69d9      	ldr	r1, [r3, #28]
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	689a      	ldr	r2, [r3, #8]
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	430a      	orrs	r2, r1
 8005090:	61da      	str	r2, [r3, #28]
 8005092:	e021      	b.n	80050d8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2b0c      	cmp	r3, #12
 8005098:	d11c      	bne.n	80050d4 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	6818      	ldr	r0, [r3, #0]
 800509e:	68bb      	ldr	r3, [r7, #8]
 80050a0:	6819      	ldr	r1, [r3, #0]
 80050a2:	68bb      	ldr	r3, [r7, #8]
 80050a4:	685a      	ldr	r2, [r3, #4]
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	68db      	ldr	r3, [r3, #12]
 80050aa:	f000 ffc9 	bl	8006040 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	69da      	ldr	r2, [r3, #28]
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80050bc:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	69d9      	ldr	r1, [r3, #28]
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	689b      	ldr	r3, [r3, #8]
 80050c8:	021a      	lsls	r2, r3, #8
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	430a      	orrs	r2, r1
 80050d0:	61da      	str	r2, [r3, #28]
 80050d2:	e001      	b.n	80050d8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80050d4:	2301      	movs	r3, #1
 80050d6:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2200      	movs	r2, #0
 80050dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80050e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80050e2:	4618      	mov	r0, r3
 80050e4:	3718      	adds	r7, #24
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}
	...

080050ec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b086      	sub	sp, #24
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	60f8      	str	r0, [r7, #12]
 80050f4:	60b9      	str	r1, [r7, #8]
 80050f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80050f8:	2300      	movs	r3, #0
 80050fa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005102:	2b01      	cmp	r3, #1
 8005104:	d101      	bne.n	800510a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005106:	2302      	movs	r3, #2
 8005108:	e0ff      	b.n	800530a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	2201      	movs	r2, #1
 800510e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2b14      	cmp	r3, #20
 8005116:	f200 80f0 	bhi.w	80052fa <HAL_TIM_PWM_ConfigChannel+0x20e>
 800511a:	a201      	add	r2, pc, #4	; (adr r2, 8005120 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800511c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005120:	08005175 	.word	0x08005175
 8005124:	080052fb 	.word	0x080052fb
 8005128:	080052fb 	.word	0x080052fb
 800512c:	080052fb 	.word	0x080052fb
 8005130:	080051b5 	.word	0x080051b5
 8005134:	080052fb 	.word	0x080052fb
 8005138:	080052fb 	.word	0x080052fb
 800513c:	080052fb 	.word	0x080052fb
 8005140:	080051f7 	.word	0x080051f7
 8005144:	080052fb 	.word	0x080052fb
 8005148:	080052fb 	.word	0x080052fb
 800514c:	080052fb 	.word	0x080052fb
 8005150:	08005237 	.word	0x08005237
 8005154:	080052fb 	.word	0x080052fb
 8005158:	080052fb 	.word	0x080052fb
 800515c:	080052fb 	.word	0x080052fb
 8005160:	08005279 	.word	0x08005279
 8005164:	080052fb 	.word	0x080052fb
 8005168:	080052fb 	.word	0x080052fb
 800516c:	080052fb 	.word	0x080052fb
 8005170:	080052b9 	.word	0x080052b9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	68b9      	ldr	r1, [r7, #8]
 800517a:	4618      	mov	r0, r3
 800517c:	f000 faea 	bl	8005754 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	699a      	ldr	r2, [r3, #24]
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f042 0208 	orr.w	r2, r2, #8
 800518e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	699a      	ldr	r2, [r3, #24]
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f022 0204 	bic.w	r2, r2, #4
 800519e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	6999      	ldr	r1, [r3, #24]
 80051a6:	68bb      	ldr	r3, [r7, #8]
 80051a8:	691a      	ldr	r2, [r3, #16]
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	430a      	orrs	r2, r1
 80051b0:	619a      	str	r2, [r3, #24]
      break;
 80051b2:	e0a5      	b.n	8005300 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	68b9      	ldr	r1, [r7, #8]
 80051ba:	4618      	mov	r0, r3
 80051bc:	f000 fb64 	bl	8005888 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	699a      	ldr	r2, [r3, #24]
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80051ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	699a      	ldr	r2, [r3, #24]
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	6999      	ldr	r1, [r3, #24]
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	691b      	ldr	r3, [r3, #16]
 80051ea:	021a      	lsls	r2, r3, #8
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	430a      	orrs	r2, r1
 80051f2:	619a      	str	r2, [r3, #24]
      break;
 80051f4:	e084      	b.n	8005300 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	68b9      	ldr	r1, [r7, #8]
 80051fc:	4618      	mov	r0, r3
 80051fe:	f000 fbd7 	bl	80059b0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	69da      	ldr	r2, [r3, #28]
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f042 0208 	orr.w	r2, r2, #8
 8005210:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	69da      	ldr	r2, [r3, #28]
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f022 0204 	bic.w	r2, r2, #4
 8005220:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	69d9      	ldr	r1, [r3, #28]
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	691a      	ldr	r2, [r3, #16]
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	430a      	orrs	r2, r1
 8005232:	61da      	str	r2, [r3, #28]
      break;
 8005234:	e064      	b.n	8005300 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	68b9      	ldr	r1, [r7, #8]
 800523c:	4618      	mov	r0, r3
 800523e:	f000 fc49 	bl	8005ad4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	69da      	ldr	r2, [r3, #28]
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005250:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	69da      	ldr	r2, [r3, #28]
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005260:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	69d9      	ldr	r1, [r3, #28]
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	691b      	ldr	r3, [r3, #16]
 800526c:	021a      	lsls	r2, r3, #8
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	430a      	orrs	r2, r1
 8005274:	61da      	str	r2, [r3, #28]
      break;
 8005276:	e043      	b.n	8005300 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	68b9      	ldr	r1, [r7, #8]
 800527e:	4618      	mov	r0, r3
 8005280:	f000 fcbc 	bl	8005bfc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f042 0208 	orr.w	r2, r2, #8
 8005292:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f022 0204 	bic.w	r2, r2, #4
 80052a2:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	691a      	ldr	r2, [r3, #16]
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	430a      	orrs	r2, r1
 80052b4:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80052b6:	e023      	b.n	8005300 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	68b9      	ldr	r1, [r7, #8]
 80052be:	4618      	mov	r0, r3
 80052c0:	f000 fd06 	bl	8005cd0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80052d2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80052e2:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80052ea:	68bb      	ldr	r3, [r7, #8]
 80052ec:	691b      	ldr	r3, [r3, #16]
 80052ee:	021a      	lsls	r2, r3, #8
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	430a      	orrs	r2, r1
 80052f6:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80052f8:	e002      	b.n	8005300 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	75fb      	strb	r3, [r7, #23]
      break;
 80052fe:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2200      	movs	r2, #0
 8005304:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005308:	7dfb      	ldrb	r3, [r7, #23]
}
 800530a:	4618      	mov	r0, r3
 800530c:	3718      	adds	r7, #24
 800530e:	46bd      	mov	sp, r7
 8005310:	bd80      	pop	{r7, pc}
 8005312:	bf00      	nop

08005314 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b084      	sub	sp, #16
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
 800531c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800531e:	2300      	movs	r3, #0
 8005320:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005328:	2b01      	cmp	r3, #1
 800532a:	d101      	bne.n	8005330 <HAL_TIM_ConfigClockSource+0x1c>
 800532c:	2302      	movs	r3, #2
 800532e:	e0f6      	b.n	800551e <HAL_TIM_ConfigClockSource+0x20a>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2201      	movs	r2, #1
 8005334:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2202      	movs	r2, #2
 800533c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	689b      	ldr	r3, [r3, #8]
 8005346:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005348:	68bb      	ldr	r3, [r7, #8]
 800534a:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800534e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005352:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005354:	68bb      	ldr	r3, [r7, #8]
 8005356:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800535a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	68ba      	ldr	r2, [r7, #8]
 8005362:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a6f      	ldr	r2, [pc, #444]	; (8005528 <HAL_TIM_ConfigClockSource+0x214>)
 800536a:	4293      	cmp	r3, r2
 800536c:	f000 80c1 	beq.w	80054f2 <HAL_TIM_ConfigClockSource+0x1de>
 8005370:	4a6d      	ldr	r2, [pc, #436]	; (8005528 <HAL_TIM_ConfigClockSource+0x214>)
 8005372:	4293      	cmp	r3, r2
 8005374:	f200 80c6 	bhi.w	8005504 <HAL_TIM_ConfigClockSource+0x1f0>
 8005378:	4a6c      	ldr	r2, [pc, #432]	; (800552c <HAL_TIM_ConfigClockSource+0x218>)
 800537a:	4293      	cmp	r3, r2
 800537c:	f000 80b9 	beq.w	80054f2 <HAL_TIM_ConfigClockSource+0x1de>
 8005380:	4a6a      	ldr	r2, [pc, #424]	; (800552c <HAL_TIM_ConfigClockSource+0x218>)
 8005382:	4293      	cmp	r3, r2
 8005384:	f200 80be 	bhi.w	8005504 <HAL_TIM_ConfigClockSource+0x1f0>
 8005388:	4a69      	ldr	r2, [pc, #420]	; (8005530 <HAL_TIM_ConfigClockSource+0x21c>)
 800538a:	4293      	cmp	r3, r2
 800538c:	f000 80b1 	beq.w	80054f2 <HAL_TIM_ConfigClockSource+0x1de>
 8005390:	4a67      	ldr	r2, [pc, #412]	; (8005530 <HAL_TIM_ConfigClockSource+0x21c>)
 8005392:	4293      	cmp	r3, r2
 8005394:	f200 80b6 	bhi.w	8005504 <HAL_TIM_ConfigClockSource+0x1f0>
 8005398:	4a66      	ldr	r2, [pc, #408]	; (8005534 <HAL_TIM_ConfigClockSource+0x220>)
 800539a:	4293      	cmp	r3, r2
 800539c:	f000 80a9 	beq.w	80054f2 <HAL_TIM_ConfigClockSource+0x1de>
 80053a0:	4a64      	ldr	r2, [pc, #400]	; (8005534 <HAL_TIM_ConfigClockSource+0x220>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	f200 80ae 	bhi.w	8005504 <HAL_TIM_ConfigClockSource+0x1f0>
 80053a8:	4a63      	ldr	r2, [pc, #396]	; (8005538 <HAL_TIM_ConfigClockSource+0x224>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	f000 80a1 	beq.w	80054f2 <HAL_TIM_ConfigClockSource+0x1de>
 80053b0:	4a61      	ldr	r2, [pc, #388]	; (8005538 <HAL_TIM_ConfigClockSource+0x224>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	f200 80a6 	bhi.w	8005504 <HAL_TIM_ConfigClockSource+0x1f0>
 80053b8:	4a60      	ldr	r2, [pc, #384]	; (800553c <HAL_TIM_ConfigClockSource+0x228>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	f000 8099 	beq.w	80054f2 <HAL_TIM_ConfigClockSource+0x1de>
 80053c0:	4a5e      	ldr	r2, [pc, #376]	; (800553c <HAL_TIM_ConfigClockSource+0x228>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	f200 809e 	bhi.w	8005504 <HAL_TIM_ConfigClockSource+0x1f0>
 80053c8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80053cc:	f000 8091 	beq.w	80054f2 <HAL_TIM_ConfigClockSource+0x1de>
 80053d0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80053d4:	f200 8096 	bhi.w	8005504 <HAL_TIM_ConfigClockSource+0x1f0>
 80053d8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80053dc:	f000 8089 	beq.w	80054f2 <HAL_TIM_ConfigClockSource+0x1de>
 80053e0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80053e4:	f200 808e 	bhi.w	8005504 <HAL_TIM_ConfigClockSource+0x1f0>
 80053e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053ec:	d03e      	beq.n	800546c <HAL_TIM_ConfigClockSource+0x158>
 80053ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053f2:	f200 8087 	bhi.w	8005504 <HAL_TIM_ConfigClockSource+0x1f0>
 80053f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053fa:	f000 8086 	beq.w	800550a <HAL_TIM_ConfigClockSource+0x1f6>
 80053fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005402:	d87f      	bhi.n	8005504 <HAL_TIM_ConfigClockSource+0x1f0>
 8005404:	2b70      	cmp	r3, #112	; 0x70
 8005406:	d01a      	beq.n	800543e <HAL_TIM_ConfigClockSource+0x12a>
 8005408:	2b70      	cmp	r3, #112	; 0x70
 800540a:	d87b      	bhi.n	8005504 <HAL_TIM_ConfigClockSource+0x1f0>
 800540c:	2b60      	cmp	r3, #96	; 0x60
 800540e:	d050      	beq.n	80054b2 <HAL_TIM_ConfigClockSource+0x19e>
 8005410:	2b60      	cmp	r3, #96	; 0x60
 8005412:	d877      	bhi.n	8005504 <HAL_TIM_ConfigClockSource+0x1f0>
 8005414:	2b50      	cmp	r3, #80	; 0x50
 8005416:	d03c      	beq.n	8005492 <HAL_TIM_ConfigClockSource+0x17e>
 8005418:	2b50      	cmp	r3, #80	; 0x50
 800541a:	d873      	bhi.n	8005504 <HAL_TIM_ConfigClockSource+0x1f0>
 800541c:	2b40      	cmp	r3, #64	; 0x40
 800541e:	d058      	beq.n	80054d2 <HAL_TIM_ConfigClockSource+0x1be>
 8005420:	2b40      	cmp	r3, #64	; 0x40
 8005422:	d86f      	bhi.n	8005504 <HAL_TIM_ConfigClockSource+0x1f0>
 8005424:	2b30      	cmp	r3, #48	; 0x30
 8005426:	d064      	beq.n	80054f2 <HAL_TIM_ConfigClockSource+0x1de>
 8005428:	2b30      	cmp	r3, #48	; 0x30
 800542a:	d86b      	bhi.n	8005504 <HAL_TIM_ConfigClockSource+0x1f0>
 800542c:	2b20      	cmp	r3, #32
 800542e:	d060      	beq.n	80054f2 <HAL_TIM_ConfigClockSource+0x1de>
 8005430:	2b20      	cmp	r3, #32
 8005432:	d867      	bhi.n	8005504 <HAL_TIM_ConfigClockSource+0x1f0>
 8005434:	2b00      	cmp	r3, #0
 8005436:	d05c      	beq.n	80054f2 <HAL_TIM_ConfigClockSource+0x1de>
 8005438:	2b10      	cmp	r3, #16
 800543a:	d05a      	beq.n	80054f2 <HAL_TIM_ConfigClockSource+0x1de>
 800543c:	e062      	b.n	8005504 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6818      	ldr	r0, [r3, #0]
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	6899      	ldr	r1, [r3, #8]
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	685a      	ldr	r2, [r3, #4]
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	68db      	ldr	r3, [r3, #12]
 800544e:	f000 fe51 	bl	80060f4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	689b      	ldr	r3, [r3, #8]
 8005458:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005460:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	68ba      	ldr	r2, [r7, #8]
 8005468:	609a      	str	r2, [r3, #8]
      break;
 800546a:	e04f      	b.n	800550c <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6818      	ldr	r0, [r3, #0]
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	6899      	ldr	r1, [r3, #8]
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	685a      	ldr	r2, [r3, #4]
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	68db      	ldr	r3, [r3, #12]
 800547c:	f000 fe3a 	bl	80060f4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	689a      	ldr	r2, [r3, #8]
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800548e:	609a      	str	r2, [r3, #8]
      break;
 8005490:	e03c      	b.n	800550c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6818      	ldr	r0, [r3, #0]
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	6859      	ldr	r1, [r3, #4]
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	68db      	ldr	r3, [r3, #12]
 800549e:	461a      	mov	r2, r3
 80054a0:	f000 fcf6 	bl	8005e90 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	2150      	movs	r1, #80	; 0x50
 80054aa:	4618      	mov	r0, r3
 80054ac:	f000 fe05 	bl	80060ba <TIM_ITRx_SetConfig>
      break;
 80054b0:	e02c      	b.n	800550c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6818      	ldr	r0, [r3, #0]
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	6859      	ldr	r1, [r3, #4]
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	68db      	ldr	r3, [r3, #12]
 80054be:	461a      	mov	r2, r3
 80054c0:	f000 fd52 	bl	8005f68 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	2160      	movs	r1, #96	; 0x60
 80054ca:	4618      	mov	r0, r3
 80054cc:	f000 fdf5 	bl	80060ba <TIM_ITRx_SetConfig>
      break;
 80054d0:	e01c      	b.n	800550c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6818      	ldr	r0, [r3, #0]
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	6859      	ldr	r1, [r3, #4]
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	68db      	ldr	r3, [r3, #12]
 80054de:	461a      	mov	r2, r3
 80054e0:	f000 fcd6 	bl	8005e90 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	2140      	movs	r1, #64	; 0x40
 80054ea:	4618      	mov	r0, r3
 80054ec:	f000 fde5 	bl	80060ba <TIM_ITRx_SetConfig>
      break;
 80054f0:	e00c      	b.n	800550c <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681a      	ldr	r2, [r3, #0]
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4619      	mov	r1, r3
 80054fc:	4610      	mov	r0, r2
 80054fe:	f000 fddc 	bl	80060ba <TIM_ITRx_SetConfig>
      break;
 8005502:	e003      	b.n	800550c <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8005504:	2301      	movs	r3, #1
 8005506:	73fb      	strb	r3, [r7, #15]
      break;
 8005508:	e000      	b.n	800550c <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800550a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2201      	movs	r2, #1
 8005510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2200      	movs	r2, #0
 8005518:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800551c:	7bfb      	ldrb	r3, [r7, #15]
}
 800551e:	4618      	mov	r0, r3
 8005520:	3710      	adds	r7, #16
 8005522:	46bd      	mov	sp, r7
 8005524:	bd80      	pop	{r7, pc}
 8005526:	bf00      	nop
 8005528:	00100070 	.word	0x00100070
 800552c:	00100060 	.word	0x00100060
 8005530:	00100050 	.word	0x00100050
 8005534:	00100040 	.word	0x00100040
 8005538:	00100030 	.word	0x00100030
 800553c:	00100020 	.word	0x00100020

08005540 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005540:	b480      	push	{r7}
 8005542:	b085      	sub	sp, #20
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
 8005548:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800554a:	2300      	movs	r3, #0
 800554c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	2b0c      	cmp	r3, #12
 8005552:	d831      	bhi.n	80055b8 <HAL_TIM_ReadCapturedValue+0x78>
 8005554:	a201      	add	r2, pc, #4	; (adr r2, 800555c <HAL_TIM_ReadCapturedValue+0x1c>)
 8005556:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800555a:	bf00      	nop
 800555c:	08005591 	.word	0x08005591
 8005560:	080055b9 	.word	0x080055b9
 8005564:	080055b9 	.word	0x080055b9
 8005568:	080055b9 	.word	0x080055b9
 800556c:	0800559b 	.word	0x0800559b
 8005570:	080055b9 	.word	0x080055b9
 8005574:	080055b9 	.word	0x080055b9
 8005578:	080055b9 	.word	0x080055b9
 800557c:	080055a5 	.word	0x080055a5
 8005580:	080055b9 	.word	0x080055b9
 8005584:	080055b9 	.word	0x080055b9
 8005588:	080055b9 	.word	0x080055b9
 800558c:	080055af 	.word	0x080055af
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005596:	60fb      	str	r3, [r7, #12]

      break;
 8005598:	e00f      	b.n	80055ba <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055a0:	60fb      	str	r3, [r7, #12]

      break;
 80055a2:	e00a      	b.n	80055ba <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055aa:	60fb      	str	r3, [r7, #12]

      break;
 80055ac:	e005      	b.n	80055ba <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055b4:	60fb      	str	r3, [r7, #12]

      break;
 80055b6:	e000      	b.n	80055ba <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80055b8:	bf00      	nop
  }

  return tmpreg;
 80055ba:	68fb      	ldr	r3, [r7, #12]
}
 80055bc:	4618      	mov	r0, r3
 80055be:	3714      	adds	r7, #20
 80055c0:	46bd      	mov	sp, r7
 80055c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c6:	4770      	bx	lr

080055c8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b083      	sub	sp, #12
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80055d0:	bf00      	nop
 80055d2:	370c      	adds	r7, #12
 80055d4:	46bd      	mov	sp, r7
 80055d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055da:	4770      	bx	lr

080055dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80055dc:	b480      	push	{r7}
 80055de:	b083      	sub	sp, #12
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80055e4:	bf00      	nop
 80055e6:	370c      	adds	r7, #12
 80055e8:	46bd      	mov	sp, r7
 80055ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ee:	4770      	bx	lr

080055f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b083      	sub	sp, #12
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80055f8:	bf00      	nop
 80055fa:	370c      	adds	r7, #12
 80055fc:	46bd      	mov	sp, r7
 80055fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005602:	4770      	bx	lr

08005604 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005604:	b480      	push	{r7}
 8005606:	b085      	sub	sp, #20
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
 800560c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	4a46      	ldr	r2, [pc, #280]	; (8005730 <TIM_Base_SetConfig+0x12c>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d017      	beq.n	800564c <TIM_Base_SetConfig+0x48>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005622:	d013      	beq.n	800564c <TIM_Base_SetConfig+0x48>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	4a43      	ldr	r2, [pc, #268]	; (8005734 <TIM_Base_SetConfig+0x130>)
 8005628:	4293      	cmp	r3, r2
 800562a:	d00f      	beq.n	800564c <TIM_Base_SetConfig+0x48>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	4a42      	ldr	r2, [pc, #264]	; (8005738 <TIM_Base_SetConfig+0x134>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d00b      	beq.n	800564c <TIM_Base_SetConfig+0x48>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	4a41      	ldr	r2, [pc, #260]	; (800573c <TIM_Base_SetConfig+0x138>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d007      	beq.n	800564c <TIM_Base_SetConfig+0x48>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	4a40      	ldr	r2, [pc, #256]	; (8005740 <TIM_Base_SetConfig+0x13c>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d003      	beq.n	800564c <TIM_Base_SetConfig+0x48>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	4a3f      	ldr	r2, [pc, #252]	; (8005744 <TIM_Base_SetConfig+0x140>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d108      	bne.n	800565e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005652:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	68fa      	ldr	r2, [r7, #12]
 800565a:	4313      	orrs	r3, r2
 800565c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	4a33      	ldr	r2, [pc, #204]	; (8005730 <TIM_Base_SetConfig+0x12c>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d023      	beq.n	80056ae <TIM_Base_SetConfig+0xaa>
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800566c:	d01f      	beq.n	80056ae <TIM_Base_SetConfig+0xaa>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	4a30      	ldr	r2, [pc, #192]	; (8005734 <TIM_Base_SetConfig+0x130>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d01b      	beq.n	80056ae <TIM_Base_SetConfig+0xaa>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	4a2f      	ldr	r2, [pc, #188]	; (8005738 <TIM_Base_SetConfig+0x134>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d017      	beq.n	80056ae <TIM_Base_SetConfig+0xaa>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	4a2e      	ldr	r2, [pc, #184]	; (800573c <TIM_Base_SetConfig+0x138>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d013      	beq.n	80056ae <TIM_Base_SetConfig+0xaa>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	4a2d      	ldr	r2, [pc, #180]	; (8005740 <TIM_Base_SetConfig+0x13c>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d00f      	beq.n	80056ae <TIM_Base_SetConfig+0xaa>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	4a2d      	ldr	r2, [pc, #180]	; (8005748 <TIM_Base_SetConfig+0x144>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d00b      	beq.n	80056ae <TIM_Base_SetConfig+0xaa>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	4a2c      	ldr	r2, [pc, #176]	; (800574c <TIM_Base_SetConfig+0x148>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d007      	beq.n	80056ae <TIM_Base_SetConfig+0xaa>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	4a2b      	ldr	r2, [pc, #172]	; (8005750 <TIM_Base_SetConfig+0x14c>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d003      	beq.n	80056ae <TIM_Base_SetConfig+0xaa>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	4a26      	ldr	r2, [pc, #152]	; (8005744 <TIM_Base_SetConfig+0x140>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d108      	bne.n	80056c0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	68db      	ldr	r3, [r3, #12]
 80056ba:	68fa      	ldr	r2, [r7, #12]
 80056bc:	4313      	orrs	r3, r2
 80056be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	695b      	ldr	r3, [r3, #20]
 80056ca:	4313      	orrs	r3, r2
 80056cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	68fa      	ldr	r2, [r7, #12]
 80056d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	689a      	ldr	r2, [r3, #8]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	681a      	ldr	r2, [r3, #0]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	4a12      	ldr	r2, [pc, #72]	; (8005730 <TIM_Base_SetConfig+0x12c>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d013      	beq.n	8005714 <TIM_Base_SetConfig+0x110>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	4a14      	ldr	r2, [pc, #80]	; (8005740 <TIM_Base_SetConfig+0x13c>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d00f      	beq.n	8005714 <TIM_Base_SetConfig+0x110>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	4a14      	ldr	r2, [pc, #80]	; (8005748 <TIM_Base_SetConfig+0x144>)
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d00b      	beq.n	8005714 <TIM_Base_SetConfig+0x110>
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	4a13      	ldr	r2, [pc, #76]	; (800574c <TIM_Base_SetConfig+0x148>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d007      	beq.n	8005714 <TIM_Base_SetConfig+0x110>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	4a12      	ldr	r2, [pc, #72]	; (8005750 <TIM_Base_SetConfig+0x14c>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d003      	beq.n	8005714 <TIM_Base_SetConfig+0x110>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	4a0d      	ldr	r2, [pc, #52]	; (8005744 <TIM_Base_SetConfig+0x140>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d103      	bne.n	800571c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	691a      	ldr	r2, [r3, #16]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2201      	movs	r2, #1
 8005720:	615a      	str	r2, [r3, #20]
}
 8005722:	bf00      	nop
 8005724:	3714      	adds	r7, #20
 8005726:	46bd      	mov	sp, r7
 8005728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572c:	4770      	bx	lr
 800572e:	bf00      	nop
 8005730:	40012c00 	.word	0x40012c00
 8005734:	40000400 	.word	0x40000400
 8005738:	40000800 	.word	0x40000800
 800573c:	40000c00 	.word	0x40000c00
 8005740:	40013400 	.word	0x40013400
 8005744:	40015000 	.word	0x40015000
 8005748:	40014000 	.word	0x40014000
 800574c:	40014400 	.word	0x40014400
 8005750:	40014800 	.word	0x40014800

08005754 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005754:	b480      	push	{r7}
 8005756:	b087      	sub	sp, #28
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
 800575c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6a1b      	ldr	r3, [r3, #32]
 8005762:	f023 0201 	bic.w	r2, r3, #1
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6a1b      	ldr	r3, [r3, #32]
 800576e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	699b      	ldr	r3, [r3, #24]
 800577a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005782:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005786:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	f023 0303 	bic.w	r3, r3, #3
 800578e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	68fa      	ldr	r2, [r7, #12]
 8005796:	4313      	orrs	r3, r2
 8005798:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800579a:	697b      	ldr	r3, [r7, #20]
 800579c:	f023 0302 	bic.w	r3, r3, #2
 80057a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	689b      	ldr	r3, [r3, #8]
 80057a6:	697a      	ldr	r2, [r7, #20]
 80057a8:	4313      	orrs	r3, r2
 80057aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	4a30      	ldr	r2, [pc, #192]	; (8005870 <TIM_OC1_SetConfig+0x11c>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d013      	beq.n	80057dc <TIM_OC1_SetConfig+0x88>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	4a2f      	ldr	r2, [pc, #188]	; (8005874 <TIM_OC1_SetConfig+0x120>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d00f      	beq.n	80057dc <TIM_OC1_SetConfig+0x88>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	4a2e      	ldr	r2, [pc, #184]	; (8005878 <TIM_OC1_SetConfig+0x124>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d00b      	beq.n	80057dc <TIM_OC1_SetConfig+0x88>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	4a2d      	ldr	r2, [pc, #180]	; (800587c <TIM_OC1_SetConfig+0x128>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d007      	beq.n	80057dc <TIM_OC1_SetConfig+0x88>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	4a2c      	ldr	r2, [pc, #176]	; (8005880 <TIM_OC1_SetConfig+0x12c>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d003      	beq.n	80057dc <TIM_OC1_SetConfig+0x88>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	4a2b      	ldr	r2, [pc, #172]	; (8005884 <TIM_OC1_SetConfig+0x130>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d10c      	bne.n	80057f6 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	f023 0308 	bic.w	r3, r3, #8
 80057e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	68db      	ldr	r3, [r3, #12]
 80057e8:	697a      	ldr	r2, [r7, #20]
 80057ea:	4313      	orrs	r3, r2
 80057ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80057ee:	697b      	ldr	r3, [r7, #20]
 80057f0:	f023 0304 	bic.w	r3, r3, #4
 80057f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	4a1d      	ldr	r2, [pc, #116]	; (8005870 <TIM_OC1_SetConfig+0x11c>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d013      	beq.n	8005826 <TIM_OC1_SetConfig+0xd2>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	4a1c      	ldr	r2, [pc, #112]	; (8005874 <TIM_OC1_SetConfig+0x120>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d00f      	beq.n	8005826 <TIM_OC1_SetConfig+0xd2>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	4a1b      	ldr	r2, [pc, #108]	; (8005878 <TIM_OC1_SetConfig+0x124>)
 800580a:	4293      	cmp	r3, r2
 800580c:	d00b      	beq.n	8005826 <TIM_OC1_SetConfig+0xd2>
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	4a1a      	ldr	r2, [pc, #104]	; (800587c <TIM_OC1_SetConfig+0x128>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d007      	beq.n	8005826 <TIM_OC1_SetConfig+0xd2>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	4a19      	ldr	r2, [pc, #100]	; (8005880 <TIM_OC1_SetConfig+0x12c>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d003      	beq.n	8005826 <TIM_OC1_SetConfig+0xd2>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	4a18      	ldr	r2, [pc, #96]	; (8005884 <TIM_OC1_SetConfig+0x130>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d111      	bne.n	800584a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800582c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800582e:	693b      	ldr	r3, [r7, #16]
 8005830:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005834:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	695b      	ldr	r3, [r3, #20]
 800583a:	693a      	ldr	r2, [r7, #16]
 800583c:	4313      	orrs	r3, r2
 800583e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	699b      	ldr	r3, [r3, #24]
 8005844:	693a      	ldr	r2, [r7, #16]
 8005846:	4313      	orrs	r3, r2
 8005848:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	693a      	ldr	r2, [r7, #16]
 800584e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	68fa      	ldr	r2, [r7, #12]
 8005854:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	685a      	ldr	r2, [r3, #4]
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	697a      	ldr	r2, [r7, #20]
 8005862:	621a      	str	r2, [r3, #32]
}
 8005864:	bf00      	nop
 8005866:	371c      	adds	r7, #28
 8005868:	46bd      	mov	sp, r7
 800586a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586e:	4770      	bx	lr
 8005870:	40012c00 	.word	0x40012c00
 8005874:	40013400 	.word	0x40013400
 8005878:	40014000 	.word	0x40014000
 800587c:	40014400 	.word	0x40014400
 8005880:	40014800 	.word	0x40014800
 8005884:	40015000 	.word	0x40015000

08005888 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005888:	b480      	push	{r7}
 800588a:	b087      	sub	sp, #28
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6a1b      	ldr	r3, [r3, #32]
 8005896:	f023 0210 	bic.w	r2, r3, #16
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6a1b      	ldr	r3, [r3, #32]
 80058a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	699b      	ldr	r3, [r3, #24]
 80058ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80058b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80058ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	021b      	lsls	r3, r3, #8
 80058ca:	68fa      	ldr	r2, [r7, #12]
 80058cc:	4313      	orrs	r3, r2
 80058ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	f023 0320 	bic.w	r3, r3, #32
 80058d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	689b      	ldr	r3, [r3, #8]
 80058dc:	011b      	lsls	r3, r3, #4
 80058de:	697a      	ldr	r2, [r7, #20]
 80058e0:	4313      	orrs	r3, r2
 80058e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	4a2c      	ldr	r2, [pc, #176]	; (8005998 <TIM_OC2_SetConfig+0x110>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d007      	beq.n	80058fc <TIM_OC2_SetConfig+0x74>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	4a2b      	ldr	r2, [pc, #172]	; (800599c <TIM_OC2_SetConfig+0x114>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d003      	beq.n	80058fc <TIM_OC2_SetConfig+0x74>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	4a2a      	ldr	r2, [pc, #168]	; (80059a0 <TIM_OC2_SetConfig+0x118>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d10d      	bne.n	8005918 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80058fc:	697b      	ldr	r3, [r7, #20]
 80058fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005902:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	68db      	ldr	r3, [r3, #12]
 8005908:	011b      	lsls	r3, r3, #4
 800590a:	697a      	ldr	r2, [r7, #20]
 800590c:	4313      	orrs	r3, r2
 800590e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005910:	697b      	ldr	r3, [r7, #20]
 8005912:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005916:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	4a1f      	ldr	r2, [pc, #124]	; (8005998 <TIM_OC2_SetConfig+0x110>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d013      	beq.n	8005948 <TIM_OC2_SetConfig+0xc0>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	4a1e      	ldr	r2, [pc, #120]	; (800599c <TIM_OC2_SetConfig+0x114>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d00f      	beq.n	8005948 <TIM_OC2_SetConfig+0xc0>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	4a1e      	ldr	r2, [pc, #120]	; (80059a4 <TIM_OC2_SetConfig+0x11c>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d00b      	beq.n	8005948 <TIM_OC2_SetConfig+0xc0>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	4a1d      	ldr	r2, [pc, #116]	; (80059a8 <TIM_OC2_SetConfig+0x120>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d007      	beq.n	8005948 <TIM_OC2_SetConfig+0xc0>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	4a1c      	ldr	r2, [pc, #112]	; (80059ac <TIM_OC2_SetConfig+0x124>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d003      	beq.n	8005948 <TIM_OC2_SetConfig+0xc0>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	4a17      	ldr	r2, [pc, #92]	; (80059a0 <TIM_OC2_SetConfig+0x118>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d113      	bne.n	8005970 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005948:	693b      	ldr	r3, [r7, #16]
 800594a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800594e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005950:	693b      	ldr	r3, [r7, #16]
 8005952:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005956:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	695b      	ldr	r3, [r3, #20]
 800595c:	009b      	lsls	r3, r3, #2
 800595e:	693a      	ldr	r2, [r7, #16]
 8005960:	4313      	orrs	r3, r2
 8005962:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	699b      	ldr	r3, [r3, #24]
 8005968:	009b      	lsls	r3, r3, #2
 800596a:	693a      	ldr	r2, [r7, #16]
 800596c:	4313      	orrs	r3, r2
 800596e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	693a      	ldr	r2, [r7, #16]
 8005974:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	68fa      	ldr	r2, [r7, #12]
 800597a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	685a      	ldr	r2, [r3, #4]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	697a      	ldr	r2, [r7, #20]
 8005988:	621a      	str	r2, [r3, #32]
}
 800598a:	bf00      	nop
 800598c:	371c      	adds	r7, #28
 800598e:	46bd      	mov	sp, r7
 8005990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005994:	4770      	bx	lr
 8005996:	bf00      	nop
 8005998:	40012c00 	.word	0x40012c00
 800599c:	40013400 	.word	0x40013400
 80059a0:	40015000 	.word	0x40015000
 80059a4:	40014000 	.word	0x40014000
 80059a8:	40014400 	.word	0x40014400
 80059ac:	40014800 	.word	0x40014800

080059b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80059b0:	b480      	push	{r7}
 80059b2:	b087      	sub	sp, #28
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
 80059b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6a1b      	ldr	r3, [r3, #32]
 80059be:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6a1b      	ldr	r3, [r3, #32]
 80059ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	685b      	ldr	r3, [r3, #4]
 80059d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	69db      	ldr	r3, [r3, #28]
 80059d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80059de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	f023 0303 	bic.w	r3, r3, #3
 80059ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	68fa      	ldr	r2, [r7, #12]
 80059f2:	4313      	orrs	r3, r2
 80059f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80059f6:	697b      	ldr	r3, [r7, #20]
 80059f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80059fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	689b      	ldr	r3, [r3, #8]
 8005a02:	021b      	lsls	r3, r3, #8
 8005a04:	697a      	ldr	r2, [r7, #20]
 8005a06:	4313      	orrs	r3, r2
 8005a08:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	4a2b      	ldr	r2, [pc, #172]	; (8005abc <TIM_OC3_SetConfig+0x10c>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d007      	beq.n	8005a22 <TIM_OC3_SetConfig+0x72>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	4a2a      	ldr	r2, [pc, #168]	; (8005ac0 <TIM_OC3_SetConfig+0x110>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d003      	beq.n	8005a22 <TIM_OC3_SetConfig+0x72>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	4a29      	ldr	r2, [pc, #164]	; (8005ac4 <TIM_OC3_SetConfig+0x114>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d10d      	bne.n	8005a3e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005a22:	697b      	ldr	r3, [r7, #20]
 8005a24:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005a28:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	68db      	ldr	r3, [r3, #12]
 8005a2e:	021b      	lsls	r3, r3, #8
 8005a30:	697a      	ldr	r2, [r7, #20]
 8005a32:	4313      	orrs	r3, r2
 8005a34:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005a36:	697b      	ldr	r3, [r7, #20]
 8005a38:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005a3c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	4a1e      	ldr	r2, [pc, #120]	; (8005abc <TIM_OC3_SetConfig+0x10c>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d013      	beq.n	8005a6e <TIM_OC3_SetConfig+0xbe>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	4a1d      	ldr	r2, [pc, #116]	; (8005ac0 <TIM_OC3_SetConfig+0x110>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d00f      	beq.n	8005a6e <TIM_OC3_SetConfig+0xbe>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	4a1d      	ldr	r2, [pc, #116]	; (8005ac8 <TIM_OC3_SetConfig+0x118>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d00b      	beq.n	8005a6e <TIM_OC3_SetConfig+0xbe>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	4a1c      	ldr	r2, [pc, #112]	; (8005acc <TIM_OC3_SetConfig+0x11c>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d007      	beq.n	8005a6e <TIM_OC3_SetConfig+0xbe>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	4a1b      	ldr	r2, [pc, #108]	; (8005ad0 <TIM_OC3_SetConfig+0x120>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d003      	beq.n	8005a6e <TIM_OC3_SetConfig+0xbe>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	4a16      	ldr	r2, [pc, #88]	; (8005ac4 <TIM_OC3_SetConfig+0x114>)
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d113      	bne.n	8005a96 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005a6e:	693b      	ldr	r3, [r7, #16]
 8005a70:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005a74:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005a76:	693b      	ldr	r3, [r7, #16]
 8005a78:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005a7c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	695b      	ldr	r3, [r3, #20]
 8005a82:	011b      	lsls	r3, r3, #4
 8005a84:	693a      	ldr	r2, [r7, #16]
 8005a86:	4313      	orrs	r3, r2
 8005a88:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	699b      	ldr	r3, [r3, #24]
 8005a8e:	011b      	lsls	r3, r3, #4
 8005a90:	693a      	ldr	r2, [r7, #16]
 8005a92:	4313      	orrs	r3, r2
 8005a94:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	693a      	ldr	r2, [r7, #16]
 8005a9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	68fa      	ldr	r2, [r7, #12]
 8005aa0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	685a      	ldr	r2, [r3, #4]
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	697a      	ldr	r2, [r7, #20]
 8005aae:	621a      	str	r2, [r3, #32]
}
 8005ab0:	bf00      	nop
 8005ab2:	371c      	adds	r7, #28
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aba:	4770      	bx	lr
 8005abc:	40012c00 	.word	0x40012c00
 8005ac0:	40013400 	.word	0x40013400
 8005ac4:	40015000 	.word	0x40015000
 8005ac8:	40014000 	.word	0x40014000
 8005acc:	40014400 	.word	0x40014400
 8005ad0:	40014800 	.word	0x40014800

08005ad4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b087      	sub	sp, #28
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
 8005adc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6a1b      	ldr	r3, [r3, #32]
 8005ae2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6a1b      	ldr	r3, [r3, #32]
 8005aee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	685b      	ldr	r3, [r3, #4]
 8005af4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	69db      	ldr	r3, [r3, #28]
 8005afa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005b02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	021b      	lsls	r3, r3, #8
 8005b16:	68fa      	ldr	r2, [r7, #12]
 8005b18:	4313      	orrs	r3, r2
 8005b1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005b22:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	689b      	ldr	r3, [r3, #8]
 8005b28:	031b      	lsls	r3, r3, #12
 8005b2a:	697a      	ldr	r2, [r7, #20]
 8005b2c:	4313      	orrs	r3, r2
 8005b2e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	4a2c      	ldr	r2, [pc, #176]	; (8005be4 <TIM_OC4_SetConfig+0x110>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d007      	beq.n	8005b48 <TIM_OC4_SetConfig+0x74>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	4a2b      	ldr	r2, [pc, #172]	; (8005be8 <TIM_OC4_SetConfig+0x114>)
 8005b3c:	4293      	cmp	r3, r2
 8005b3e:	d003      	beq.n	8005b48 <TIM_OC4_SetConfig+0x74>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	4a2a      	ldr	r2, [pc, #168]	; (8005bec <TIM_OC4_SetConfig+0x118>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d10d      	bne.n	8005b64 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005b48:	697b      	ldr	r3, [r7, #20]
 8005b4a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005b4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	68db      	ldr	r3, [r3, #12]
 8005b54:	031b      	lsls	r3, r3, #12
 8005b56:	697a      	ldr	r2, [r7, #20]
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005b5c:	697b      	ldr	r3, [r7, #20]
 8005b5e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005b62:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	4a1f      	ldr	r2, [pc, #124]	; (8005be4 <TIM_OC4_SetConfig+0x110>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d013      	beq.n	8005b94 <TIM_OC4_SetConfig+0xc0>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	4a1e      	ldr	r2, [pc, #120]	; (8005be8 <TIM_OC4_SetConfig+0x114>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d00f      	beq.n	8005b94 <TIM_OC4_SetConfig+0xc0>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	4a1e      	ldr	r2, [pc, #120]	; (8005bf0 <TIM_OC4_SetConfig+0x11c>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d00b      	beq.n	8005b94 <TIM_OC4_SetConfig+0xc0>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	4a1d      	ldr	r2, [pc, #116]	; (8005bf4 <TIM_OC4_SetConfig+0x120>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d007      	beq.n	8005b94 <TIM_OC4_SetConfig+0xc0>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	4a1c      	ldr	r2, [pc, #112]	; (8005bf8 <TIM_OC4_SetConfig+0x124>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d003      	beq.n	8005b94 <TIM_OC4_SetConfig+0xc0>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	4a17      	ldr	r2, [pc, #92]	; (8005bec <TIM_OC4_SetConfig+0x118>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d113      	bne.n	8005bbc <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005b94:	693b      	ldr	r3, [r7, #16]
 8005b96:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005b9a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005b9c:	693b      	ldr	r3, [r7, #16]
 8005b9e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005ba2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	695b      	ldr	r3, [r3, #20]
 8005ba8:	019b      	lsls	r3, r3, #6
 8005baa:	693a      	ldr	r2, [r7, #16]
 8005bac:	4313      	orrs	r3, r2
 8005bae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	699b      	ldr	r3, [r3, #24]
 8005bb4:	019b      	lsls	r3, r3, #6
 8005bb6:	693a      	ldr	r2, [r7, #16]
 8005bb8:	4313      	orrs	r3, r2
 8005bba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	693a      	ldr	r2, [r7, #16]
 8005bc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	68fa      	ldr	r2, [r7, #12]
 8005bc6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	685a      	ldr	r2, [r3, #4]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	697a      	ldr	r2, [r7, #20]
 8005bd4:	621a      	str	r2, [r3, #32]
}
 8005bd6:	bf00      	nop
 8005bd8:	371c      	adds	r7, #28
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be0:	4770      	bx	lr
 8005be2:	bf00      	nop
 8005be4:	40012c00 	.word	0x40012c00
 8005be8:	40013400 	.word	0x40013400
 8005bec:	40015000 	.word	0x40015000
 8005bf0:	40014000 	.word	0x40014000
 8005bf4:	40014400 	.word	0x40014400
 8005bf8:	40014800 	.word	0x40014800

08005bfc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	b087      	sub	sp, #28
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
 8005c04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6a1b      	ldr	r3, [r3, #32]
 8005c0a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6a1b      	ldr	r3, [r3, #32]
 8005c16:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	685b      	ldr	r3, [r3, #4]
 8005c1c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	68fa      	ldr	r2, [r7, #12]
 8005c36:	4313      	orrs	r3, r2
 8005c38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005c40:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	689b      	ldr	r3, [r3, #8]
 8005c46:	041b      	lsls	r3, r3, #16
 8005c48:	693a      	ldr	r2, [r7, #16]
 8005c4a:	4313      	orrs	r3, r2
 8005c4c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	4a19      	ldr	r2, [pc, #100]	; (8005cb8 <TIM_OC5_SetConfig+0xbc>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d013      	beq.n	8005c7e <TIM_OC5_SetConfig+0x82>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	4a18      	ldr	r2, [pc, #96]	; (8005cbc <TIM_OC5_SetConfig+0xc0>)
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d00f      	beq.n	8005c7e <TIM_OC5_SetConfig+0x82>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	4a17      	ldr	r2, [pc, #92]	; (8005cc0 <TIM_OC5_SetConfig+0xc4>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d00b      	beq.n	8005c7e <TIM_OC5_SetConfig+0x82>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	4a16      	ldr	r2, [pc, #88]	; (8005cc4 <TIM_OC5_SetConfig+0xc8>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d007      	beq.n	8005c7e <TIM_OC5_SetConfig+0x82>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	4a15      	ldr	r2, [pc, #84]	; (8005cc8 <TIM_OC5_SetConfig+0xcc>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d003      	beq.n	8005c7e <TIM_OC5_SetConfig+0x82>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	4a14      	ldr	r2, [pc, #80]	; (8005ccc <TIM_OC5_SetConfig+0xd0>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d109      	bne.n	8005c92 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005c7e:	697b      	ldr	r3, [r7, #20]
 8005c80:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c84:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	695b      	ldr	r3, [r3, #20]
 8005c8a:	021b      	lsls	r3, r3, #8
 8005c8c:	697a      	ldr	r2, [r7, #20]
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	697a      	ldr	r2, [r7, #20]
 8005c96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	68fa      	ldr	r2, [r7, #12]
 8005c9c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	685a      	ldr	r2, [r3, #4]
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	693a      	ldr	r2, [r7, #16]
 8005caa:	621a      	str	r2, [r3, #32]
}
 8005cac:	bf00      	nop
 8005cae:	371c      	adds	r7, #28
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb6:	4770      	bx	lr
 8005cb8:	40012c00 	.word	0x40012c00
 8005cbc:	40013400 	.word	0x40013400
 8005cc0:	40014000 	.word	0x40014000
 8005cc4:	40014400 	.word	0x40014400
 8005cc8:	40014800 	.word	0x40014800
 8005ccc:	40015000 	.word	0x40015000

08005cd0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b087      	sub	sp, #28
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
 8005cd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6a1b      	ldr	r3, [r3, #32]
 8005cde:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6a1b      	ldr	r3, [r3, #32]
 8005cea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005cf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005cfe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	021b      	lsls	r3, r3, #8
 8005d0a:	68fa      	ldr	r2, [r7, #12]
 8005d0c:	4313      	orrs	r3, r2
 8005d0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005d10:	693b      	ldr	r3, [r7, #16]
 8005d12:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005d16:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	689b      	ldr	r3, [r3, #8]
 8005d1c:	051b      	lsls	r3, r3, #20
 8005d1e:	693a      	ldr	r2, [r7, #16]
 8005d20:	4313      	orrs	r3, r2
 8005d22:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	4a1a      	ldr	r2, [pc, #104]	; (8005d90 <TIM_OC6_SetConfig+0xc0>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d013      	beq.n	8005d54 <TIM_OC6_SetConfig+0x84>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	4a19      	ldr	r2, [pc, #100]	; (8005d94 <TIM_OC6_SetConfig+0xc4>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d00f      	beq.n	8005d54 <TIM_OC6_SetConfig+0x84>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	4a18      	ldr	r2, [pc, #96]	; (8005d98 <TIM_OC6_SetConfig+0xc8>)
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d00b      	beq.n	8005d54 <TIM_OC6_SetConfig+0x84>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	4a17      	ldr	r2, [pc, #92]	; (8005d9c <TIM_OC6_SetConfig+0xcc>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d007      	beq.n	8005d54 <TIM_OC6_SetConfig+0x84>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	4a16      	ldr	r2, [pc, #88]	; (8005da0 <TIM_OC6_SetConfig+0xd0>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d003      	beq.n	8005d54 <TIM_OC6_SetConfig+0x84>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	4a15      	ldr	r2, [pc, #84]	; (8005da4 <TIM_OC6_SetConfig+0xd4>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d109      	bne.n	8005d68 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005d54:	697b      	ldr	r3, [r7, #20]
 8005d56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005d5a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	695b      	ldr	r3, [r3, #20]
 8005d60:	029b      	lsls	r3, r3, #10
 8005d62:	697a      	ldr	r2, [r7, #20]
 8005d64:	4313      	orrs	r3, r2
 8005d66:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	697a      	ldr	r2, [r7, #20]
 8005d6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	68fa      	ldr	r2, [r7, #12]
 8005d72:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	685a      	ldr	r2, [r3, #4]
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	693a      	ldr	r2, [r7, #16]
 8005d80:	621a      	str	r2, [r3, #32]
}
 8005d82:	bf00      	nop
 8005d84:	371c      	adds	r7, #28
 8005d86:	46bd      	mov	sp, r7
 8005d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8c:	4770      	bx	lr
 8005d8e:	bf00      	nop
 8005d90:	40012c00 	.word	0x40012c00
 8005d94:	40013400 	.word	0x40013400
 8005d98:	40014000 	.word	0x40014000
 8005d9c:	40014400 	.word	0x40014400
 8005da0:	40014800 	.word	0x40014800
 8005da4:	40015000 	.word	0x40015000

08005da8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b087      	sub	sp, #28
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	60f8      	str	r0, [r7, #12]
 8005db0:	60b9      	str	r1, [r7, #8]
 8005db2:	607a      	str	r2, [r7, #4]
 8005db4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	6a1b      	ldr	r3, [r3, #32]
 8005dba:	f023 0201 	bic.w	r2, r3, #1
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	699b      	ldr	r3, [r3, #24]
 8005dc6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	6a1b      	ldr	r3, [r3, #32]
 8005dcc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	4a28      	ldr	r2, [pc, #160]	; (8005e74 <TIM_TI1_SetConfig+0xcc>)
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	d01b      	beq.n	8005e0e <TIM_TI1_SetConfig+0x66>
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ddc:	d017      	beq.n	8005e0e <TIM_TI1_SetConfig+0x66>
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	4a25      	ldr	r2, [pc, #148]	; (8005e78 <TIM_TI1_SetConfig+0xd0>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d013      	beq.n	8005e0e <TIM_TI1_SetConfig+0x66>
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	4a24      	ldr	r2, [pc, #144]	; (8005e7c <TIM_TI1_SetConfig+0xd4>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d00f      	beq.n	8005e0e <TIM_TI1_SetConfig+0x66>
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	4a23      	ldr	r2, [pc, #140]	; (8005e80 <TIM_TI1_SetConfig+0xd8>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d00b      	beq.n	8005e0e <TIM_TI1_SetConfig+0x66>
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	4a22      	ldr	r2, [pc, #136]	; (8005e84 <TIM_TI1_SetConfig+0xdc>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d007      	beq.n	8005e0e <TIM_TI1_SetConfig+0x66>
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	4a21      	ldr	r2, [pc, #132]	; (8005e88 <TIM_TI1_SetConfig+0xe0>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d003      	beq.n	8005e0e <TIM_TI1_SetConfig+0x66>
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	4a20      	ldr	r2, [pc, #128]	; (8005e8c <TIM_TI1_SetConfig+0xe4>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d101      	bne.n	8005e12 <TIM_TI1_SetConfig+0x6a>
 8005e0e:	2301      	movs	r3, #1
 8005e10:	e000      	b.n	8005e14 <TIM_TI1_SetConfig+0x6c>
 8005e12:	2300      	movs	r3, #0
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d008      	beq.n	8005e2a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	f023 0303 	bic.w	r3, r3, #3
 8005e1e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005e20:	697a      	ldr	r2, [r7, #20]
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	4313      	orrs	r3, r2
 8005e26:	617b      	str	r3, [r7, #20]
 8005e28:	e003      	b.n	8005e32 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	f043 0301 	orr.w	r3, r3, #1
 8005e30:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e32:	697b      	ldr	r3, [r7, #20]
 8005e34:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005e38:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	011b      	lsls	r3, r3, #4
 8005e3e:	b2db      	uxtb	r3, r3
 8005e40:	697a      	ldr	r2, [r7, #20]
 8005e42:	4313      	orrs	r3, r2
 8005e44:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005e46:	693b      	ldr	r3, [r7, #16]
 8005e48:	f023 030a 	bic.w	r3, r3, #10
 8005e4c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	f003 030a 	and.w	r3, r3, #10
 8005e54:	693a      	ldr	r2, [r7, #16]
 8005e56:	4313      	orrs	r3, r2
 8005e58:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	697a      	ldr	r2, [r7, #20]
 8005e5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	693a      	ldr	r2, [r7, #16]
 8005e64:	621a      	str	r2, [r3, #32]
}
 8005e66:	bf00      	nop
 8005e68:	371c      	adds	r7, #28
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e70:	4770      	bx	lr
 8005e72:	bf00      	nop
 8005e74:	40012c00 	.word	0x40012c00
 8005e78:	40000400 	.word	0x40000400
 8005e7c:	40000800 	.word	0x40000800
 8005e80:	40000c00 	.word	0x40000c00
 8005e84:	40013400 	.word	0x40013400
 8005e88:	40014000 	.word	0x40014000
 8005e8c:	40015000 	.word	0x40015000

08005e90 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e90:	b480      	push	{r7}
 8005e92:	b087      	sub	sp, #28
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	60f8      	str	r0, [r7, #12]
 8005e98:	60b9      	str	r1, [r7, #8]
 8005e9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	6a1b      	ldr	r3, [r3, #32]
 8005ea0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	6a1b      	ldr	r3, [r3, #32]
 8005ea6:	f023 0201 	bic.w	r2, r3, #1
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	699b      	ldr	r3, [r3, #24]
 8005eb2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005eb4:	693b      	ldr	r3, [r7, #16]
 8005eb6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005eba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	011b      	lsls	r3, r3, #4
 8005ec0:	693a      	ldr	r2, [r7, #16]
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ec6:	697b      	ldr	r3, [r7, #20]
 8005ec8:	f023 030a 	bic.w	r3, r3, #10
 8005ecc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005ece:	697a      	ldr	r2, [r7, #20]
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	4313      	orrs	r3, r2
 8005ed4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	693a      	ldr	r2, [r7, #16]
 8005eda:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	697a      	ldr	r2, [r7, #20]
 8005ee0:	621a      	str	r2, [r3, #32]
}
 8005ee2:	bf00      	nop
 8005ee4:	371c      	adds	r7, #28
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eec:	4770      	bx	lr

08005eee <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005eee:	b480      	push	{r7}
 8005ef0:	b087      	sub	sp, #28
 8005ef2:	af00      	add	r7, sp, #0
 8005ef4:	60f8      	str	r0, [r7, #12]
 8005ef6:	60b9      	str	r1, [r7, #8]
 8005ef8:	607a      	str	r2, [r7, #4]
 8005efa:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	6a1b      	ldr	r3, [r3, #32]
 8005f00:	f023 0210 	bic.w	r2, r3, #16
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	699b      	ldr	r3, [r3, #24]
 8005f0c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	6a1b      	ldr	r3, [r3, #32]
 8005f12:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005f14:	697b      	ldr	r3, [r7, #20]
 8005f16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f1a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	021b      	lsls	r3, r3, #8
 8005f20:	697a      	ldr	r2, [r7, #20]
 8005f22:	4313      	orrs	r3, r2
 8005f24:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f26:	697b      	ldr	r3, [r7, #20]
 8005f28:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005f2c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	031b      	lsls	r3, r3, #12
 8005f32:	b29b      	uxth	r3, r3
 8005f34:	697a      	ldr	r2, [r7, #20]
 8005f36:	4313      	orrs	r3, r2
 8005f38:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f3a:	693b      	ldr	r3, [r7, #16]
 8005f3c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005f40:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	011b      	lsls	r3, r3, #4
 8005f46:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005f4a:	693a      	ldr	r2, [r7, #16]
 8005f4c:	4313      	orrs	r3, r2
 8005f4e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	697a      	ldr	r2, [r7, #20]
 8005f54:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	693a      	ldr	r2, [r7, #16]
 8005f5a:	621a      	str	r2, [r3, #32]
}
 8005f5c:	bf00      	nop
 8005f5e:	371c      	adds	r7, #28
 8005f60:	46bd      	mov	sp, r7
 8005f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f66:	4770      	bx	lr

08005f68 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f68:	b480      	push	{r7}
 8005f6a:	b087      	sub	sp, #28
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	60f8      	str	r0, [r7, #12]
 8005f70:	60b9      	str	r1, [r7, #8]
 8005f72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	6a1b      	ldr	r3, [r3, #32]
 8005f78:	f023 0210 	bic.w	r2, r3, #16
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	699b      	ldr	r3, [r3, #24]
 8005f84:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	6a1b      	ldr	r3, [r3, #32]
 8005f8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005f92:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	031b      	lsls	r3, r3, #12
 8005f98:	697a      	ldr	r2, [r7, #20]
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f9e:	693b      	ldr	r3, [r7, #16]
 8005fa0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005fa4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	011b      	lsls	r3, r3, #4
 8005faa:	693a      	ldr	r2, [r7, #16]
 8005fac:	4313      	orrs	r3, r2
 8005fae:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	697a      	ldr	r2, [r7, #20]
 8005fb4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	693a      	ldr	r2, [r7, #16]
 8005fba:	621a      	str	r2, [r3, #32]
}
 8005fbc:	bf00      	nop
 8005fbe:	371c      	adds	r7, #28
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc6:	4770      	bx	lr

08005fc8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b087      	sub	sp, #28
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	60f8      	str	r0, [r7, #12]
 8005fd0:	60b9      	str	r1, [r7, #8]
 8005fd2:	607a      	str	r2, [r7, #4]
 8005fd4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	6a1b      	ldr	r3, [r3, #32]
 8005fda:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	69db      	ldr	r3, [r3, #28]
 8005fe6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	6a1b      	ldr	r3, [r3, #32]
 8005fec:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005fee:	697b      	ldr	r3, [r7, #20]
 8005ff0:	f023 0303 	bic.w	r3, r3, #3
 8005ff4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005ff6:	697a      	ldr	r2, [r7, #20]
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006004:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	011b      	lsls	r3, r3, #4
 800600a:	b2db      	uxtb	r3, r3
 800600c:	697a      	ldr	r2, [r7, #20]
 800600e:	4313      	orrs	r3, r2
 8006010:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006012:	693b      	ldr	r3, [r7, #16]
 8006014:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8006018:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	021b      	lsls	r3, r3, #8
 800601e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8006022:	693a      	ldr	r2, [r7, #16]
 8006024:	4313      	orrs	r3, r2
 8006026:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	697a      	ldr	r2, [r7, #20]
 800602c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	693a      	ldr	r2, [r7, #16]
 8006032:	621a      	str	r2, [r3, #32]
}
 8006034:	bf00      	nop
 8006036:	371c      	adds	r7, #28
 8006038:	46bd      	mov	sp, r7
 800603a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603e:	4770      	bx	lr

08006040 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006040:	b480      	push	{r7}
 8006042:	b087      	sub	sp, #28
 8006044:	af00      	add	r7, sp, #0
 8006046:	60f8      	str	r0, [r7, #12]
 8006048:	60b9      	str	r1, [r7, #8]
 800604a:	607a      	str	r2, [r7, #4]
 800604c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	6a1b      	ldr	r3, [r3, #32]
 8006052:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	69db      	ldr	r3, [r3, #28]
 800605e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	6a1b      	ldr	r3, [r3, #32]
 8006064:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800606c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	021b      	lsls	r3, r3, #8
 8006072:	697a      	ldr	r2, [r7, #20]
 8006074:	4313      	orrs	r3, r2
 8006076:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006078:	697b      	ldr	r3, [r7, #20]
 800607a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800607e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	031b      	lsls	r3, r3, #12
 8006084:	b29b      	uxth	r3, r3
 8006086:	697a      	ldr	r2, [r7, #20]
 8006088:	4313      	orrs	r3, r2
 800608a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800608c:	693b      	ldr	r3, [r7, #16]
 800608e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8006092:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	031b      	lsls	r3, r3, #12
 8006098:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800609c:	693a      	ldr	r2, [r7, #16]
 800609e:	4313      	orrs	r3, r2
 80060a0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	697a      	ldr	r2, [r7, #20]
 80060a6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	693a      	ldr	r2, [r7, #16]
 80060ac:	621a      	str	r2, [r3, #32]
}
 80060ae:	bf00      	nop
 80060b0:	371c      	adds	r7, #28
 80060b2:	46bd      	mov	sp, r7
 80060b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b8:	4770      	bx	lr

080060ba <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80060ba:	b480      	push	{r7}
 80060bc:	b085      	sub	sp, #20
 80060be:	af00      	add	r7, sp, #0
 80060c0:	6078      	str	r0, [r7, #4]
 80060c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	689b      	ldr	r3, [r3, #8]
 80060c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80060d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80060d6:	683a      	ldr	r2, [r7, #0]
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	4313      	orrs	r3, r2
 80060dc:	f043 0307 	orr.w	r3, r3, #7
 80060e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	68fa      	ldr	r2, [r7, #12]
 80060e6:	609a      	str	r2, [r3, #8]
}
 80060e8:	bf00      	nop
 80060ea:	3714      	adds	r7, #20
 80060ec:	46bd      	mov	sp, r7
 80060ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f2:	4770      	bx	lr

080060f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80060f4:	b480      	push	{r7}
 80060f6:	b087      	sub	sp, #28
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	60f8      	str	r0, [r7, #12]
 80060fc:	60b9      	str	r1, [r7, #8]
 80060fe:	607a      	str	r2, [r7, #4]
 8006100:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	689b      	ldr	r3, [r3, #8]
 8006106:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006108:	697b      	ldr	r3, [r7, #20]
 800610a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800610e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	021a      	lsls	r2, r3, #8
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	431a      	orrs	r2, r3
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	4313      	orrs	r3, r2
 800611c:	697a      	ldr	r2, [r7, #20]
 800611e:	4313      	orrs	r3, r2
 8006120:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	697a      	ldr	r2, [r7, #20]
 8006126:	609a      	str	r2, [r3, #8]
}
 8006128:	bf00      	nop
 800612a:	371c      	adds	r7, #28
 800612c:	46bd      	mov	sp, r7
 800612e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006132:	4770      	bx	lr

08006134 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006134:	b480      	push	{r7}
 8006136:	b087      	sub	sp, #28
 8006138:	af00      	add	r7, sp, #0
 800613a:	60f8      	str	r0, [r7, #12]
 800613c:	60b9      	str	r1, [r7, #8]
 800613e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	f003 031f 	and.w	r3, r3, #31
 8006146:	2201      	movs	r2, #1
 8006148:	fa02 f303 	lsl.w	r3, r2, r3
 800614c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	6a1a      	ldr	r2, [r3, #32]
 8006152:	697b      	ldr	r3, [r7, #20]
 8006154:	43db      	mvns	r3, r3
 8006156:	401a      	ands	r2, r3
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	6a1a      	ldr	r2, [r3, #32]
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	f003 031f 	and.w	r3, r3, #31
 8006166:	6879      	ldr	r1, [r7, #4]
 8006168:	fa01 f303 	lsl.w	r3, r1, r3
 800616c:	431a      	orrs	r2, r3
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	621a      	str	r2, [r3, #32]
}
 8006172:	bf00      	nop
 8006174:	371c      	adds	r7, #28
 8006176:	46bd      	mov	sp, r7
 8006178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617c:	4770      	bx	lr
	...

08006180 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006180:	b480      	push	{r7}
 8006182:	b085      	sub	sp, #20
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
 8006188:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006190:	2b01      	cmp	r3, #1
 8006192:	d101      	bne.n	8006198 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006194:	2302      	movs	r3, #2
 8006196:	e074      	b.n	8006282 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2201      	movs	r2, #1
 800619c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2202      	movs	r2, #2
 80061a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	685b      	ldr	r3, [r3, #4]
 80061ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	689b      	ldr	r3, [r3, #8]
 80061b6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	4a34      	ldr	r2, [pc, #208]	; (8006290 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d009      	beq.n	80061d6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	4a33      	ldr	r2, [pc, #204]	; (8006294 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d004      	beq.n	80061d6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4a31      	ldr	r2, [pc, #196]	; (8006298 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d108      	bne.n	80061e8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80061dc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	685b      	ldr	r3, [r3, #4]
 80061e2:	68fa      	ldr	r2, [r7, #12]
 80061e4:	4313      	orrs	r3, r2
 80061e6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80061ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	68fa      	ldr	r2, [r7, #12]
 80061fa:	4313      	orrs	r3, r2
 80061fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	68fa      	ldr	r2, [r7, #12]
 8006204:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4a21      	ldr	r2, [pc, #132]	; (8006290 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d022      	beq.n	8006256 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006218:	d01d      	beq.n	8006256 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	4a1f      	ldr	r2, [pc, #124]	; (800629c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006220:	4293      	cmp	r3, r2
 8006222:	d018      	beq.n	8006256 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4a1d      	ldr	r2, [pc, #116]	; (80062a0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d013      	beq.n	8006256 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	4a1c      	ldr	r2, [pc, #112]	; (80062a4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d00e      	beq.n	8006256 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4a15      	ldr	r2, [pc, #84]	; (8006294 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d009      	beq.n	8006256 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	4a18      	ldr	r2, [pc, #96]	; (80062a8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006248:	4293      	cmp	r3, r2
 800624a:	d004      	beq.n	8006256 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4a11      	ldr	r2, [pc, #68]	; (8006298 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d10c      	bne.n	8006270 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006256:	68bb      	ldr	r3, [r7, #8]
 8006258:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800625c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	689b      	ldr	r3, [r3, #8]
 8006262:	68ba      	ldr	r2, [r7, #8]
 8006264:	4313      	orrs	r3, r2
 8006266:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	68ba      	ldr	r2, [r7, #8]
 800626e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2201      	movs	r2, #1
 8006274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2200      	movs	r2, #0
 800627c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006280:	2300      	movs	r3, #0
}
 8006282:	4618      	mov	r0, r3
 8006284:	3714      	adds	r7, #20
 8006286:	46bd      	mov	sp, r7
 8006288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628c:	4770      	bx	lr
 800628e:	bf00      	nop
 8006290:	40012c00 	.word	0x40012c00
 8006294:	40013400 	.word	0x40013400
 8006298:	40015000 	.word	0x40015000
 800629c:	40000400 	.word	0x40000400
 80062a0:	40000800 	.word	0x40000800
 80062a4:	40000c00 	.word	0x40000c00
 80062a8:	40014000 	.word	0x40014000

080062ac <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80062ac:	b480      	push	{r7}
 80062ae:	b083      	sub	sp, #12
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80062b4:	bf00      	nop
 80062b6:	370c      	adds	r7, #12
 80062b8:	46bd      	mov	sp, r7
 80062ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062be:	4770      	bx	lr

080062c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80062c0:	b480      	push	{r7}
 80062c2:	b083      	sub	sp, #12
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80062c8:	bf00      	nop
 80062ca:	370c      	adds	r7, #12
 80062cc:	46bd      	mov	sp, r7
 80062ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d2:	4770      	bx	lr

080062d4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80062d4:	b480      	push	{r7}
 80062d6:	b083      	sub	sp, #12
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80062dc:	bf00      	nop
 80062de:	370c      	adds	r7, #12
 80062e0:	46bd      	mov	sp, r7
 80062e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e6:	4770      	bx	lr

080062e8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80062e8:	b480      	push	{r7}
 80062ea:	b083      	sub	sp, #12
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80062f0:	bf00      	nop
 80062f2:	370c      	adds	r7, #12
 80062f4:	46bd      	mov	sp, r7
 80062f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fa:	4770      	bx	lr

080062fc <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80062fc:	b480      	push	{r7}
 80062fe:	b083      	sub	sp, #12
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8006304:	bf00      	nop
 8006306:	370c      	adds	r7, #12
 8006308:	46bd      	mov	sp, r7
 800630a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630e:	4770      	bx	lr

08006310 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006310:	b480      	push	{r7}
 8006312:	b083      	sub	sp, #12
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8006318:	bf00      	nop
 800631a:	370c      	adds	r7, #12
 800631c:	46bd      	mov	sp, r7
 800631e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006322:	4770      	bx	lr

08006324 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8006324:	b480      	push	{r7}
 8006326:	b083      	sub	sp, #12
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800632c:	bf00      	nop
 800632e:	370c      	adds	r7, #12
 8006330:	46bd      	mov	sp, r7
 8006332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006336:	4770      	bx	lr

08006338 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b082      	sub	sp, #8
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d101      	bne.n	800634a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006346:	2301      	movs	r3, #1
 8006348:	e042      	b.n	80063d0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006350:	2b00      	cmp	r3, #0
 8006352:	d106      	bne.n	8006362 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2200      	movs	r2, #0
 8006358:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800635c:	6878      	ldr	r0, [r7, #4]
 800635e:	f7fc fb29 	bl	80029b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2224      	movs	r2, #36	; 0x24
 8006366:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	681a      	ldr	r2, [r3, #0]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f022 0201 	bic.w	r2, r2, #1
 8006378:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800637a:	6878      	ldr	r0, [r7, #4]
 800637c:	f000 fc50 	bl	8006c20 <UART_SetConfig>
 8006380:	4603      	mov	r3, r0
 8006382:	2b01      	cmp	r3, #1
 8006384:	d101      	bne.n	800638a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006386:	2301      	movs	r3, #1
 8006388:	e022      	b.n	80063d0 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800638e:	2b00      	cmp	r3, #0
 8006390:	d002      	beq.n	8006398 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8006392:	6878      	ldr	r0, [r7, #4]
 8006394:	f000 ff40 	bl	8007218 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	685a      	ldr	r2, [r3, #4]
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80063a6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	689a      	ldr	r2, [r3, #8]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80063b6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	681a      	ldr	r2, [r3, #0]
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f042 0201 	orr.w	r2, r2, #1
 80063c6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	f000 ffc7 	bl	800735c <UART_CheckIdleState>
 80063ce:	4603      	mov	r3, r0
}
 80063d0:	4618      	mov	r0, r3
 80063d2:	3708      	adds	r7, #8
 80063d4:	46bd      	mov	sp, r7
 80063d6:	bd80      	pop	{r7, pc}

080063d8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b08a      	sub	sp, #40	; 0x28
 80063dc:	af02      	add	r7, sp, #8
 80063de:	60f8      	str	r0, [r7, #12]
 80063e0:	60b9      	str	r1, [r7, #8]
 80063e2:	603b      	str	r3, [r7, #0]
 80063e4:	4613      	mov	r3, r2
 80063e6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80063ee:	2b20      	cmp	r3, #32
 80063f0:	f040 8083 	bne.w	80064fa <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d002      	beq.n	8006400 <HAL_UART_Transmit+0x28>
 80063fa:	88fb      	ldrh	r3, [r7, #6]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d101      	bne.n	8006404 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8006400:	2301      	movs	r3, #1
 8006402:	e07b      	b.n	80064fc <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800640a:	2b01      	cmp	r3, #1
 800640c:	d101      	bne.n	8006412 <HAL_UART_Transmit+0x3a>
 800640e:	2302      	movs	r3, #2
 8006410:	e074      	b.n	80064fc <HAL_UART_Transmit+0x124>
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	2201      	movs	r2, #1
 8006416:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	2200      	movs	r2, #0
 800641e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	2221      	movs	r2, #33	; 0x21
 8006426:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800642a:	f7fc fc33 	bl	8002c94 <HAL_GetTick>
 800642e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	88fa      	ldrh	r2, [r7, #6]
 8006434:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	88fa      	ldrh	r2, [r7, #6]
 800643c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	689b      	ldr	r3, [r3, #8]
 8006444:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006448:	d108      	bne.n	800645c <HAL_UART_Transmit+0x84>
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	691b      	ldr	r3, [r3, #16]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d104      	bne.n	800645c <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8006452:	2300      	movs	r3, #0
 8006454:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006456:	68bb      	ldr	r3, [r7, #8]
 8006458:	61bb      	str	r3, [r7, #24]
 800645a:	e003      	b.n	8006464 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800645c:	68bb      	ldr	r3, [r7, #8]
 800645e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006460:	2300      	movs	r3, #0
 8006462:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	2200      	movs	r2, #0
 8006468:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800646c:	e02c      	b.n	80064c8 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	9300      	str	r3, [sp, #0]
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	2200      	movs	r2, #0
 8006476:	2180      	movs	r1, #128	; 0x80
 8006478:	68f8      	ldr	r0, [r7, #12]
 800647a:	f000 ffba 	bl	80073f2 <UART_WaitOnFlagUntilTimeout>
 800647e:	4603      	mov	r3, r0
 8006480:	2b00      	cmp	r3, #0
 8006482:	d001      	beq.n	8006488 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8006484:	2303      	movs	r3, #3
 8006486:	e039      	b.n	80064fc <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8006488:	69fb      	ldr	r3, [r7, #28]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d10b      	bne.n	80064a6 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800648e:	69bb      	ldr	r3, [r7, #24]
 8006490:	881b      	ldrh	r3, [r3, #0]
 8006492:	461a      	mov	r2, r3
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800649c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800649e:	69bb      	ldr	r3, [r7, #24]
 80064a0:	3302      	adds	r3, #2
 80064a2:	61bb      	str	r3, [r7, #24]
 80064a4:	e007      	b.n	80064b6 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80064a6:	69fb      	ldr	r3, [r7, #28]
 80064a8:	781a      	ldrb	r2, [r3, #0]
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80064b0:	69fb      	ldr	r3, [r7, #28]
 80064b2:	3301      	adds	r3, #1
 80064b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80064bc:	b29b      	uxth	r3, r3
 80064be:	3b01      	subs	r3, #1
 80064c0:	b29a      	uxth	r2, r3
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80064ce:	b29b      	uxth	r3, r3
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d1cc      	bne.n	800646e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	9300      	str	r3, [sp, #0]
 80064d8:	697b      	ldr	r3, [r7, #20]
 80064da:	2200      	movs	r2, #0
 80064dc:	2140      	movs	r1, #64	; 0x40
 80064de:	68f8      	ldr	r0, [r7, #12]
 80064e0:	f000 ff87 	bl	80073f2 <UART_WaitOnFlagUntilTimeout>
 80064e4:	4603      	mov	r3, r0
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d001      	beq.n	80064ee <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 80064ea:	2303      	movs	r3, #3
 80064ec:	e006      	b.n	80064fc <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	2220      	movs	r2, #32
 80064f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 80064f6:	2300      	movs	r3, #0
 80064f8:	e000      	b.n	80064fc <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 80064fa:	2302      	movs	r3, #2
  }
}
 80064fc:	4618      	mov	r0, r3
 80064fe:	3720      	adds	r7, #32
 8006500:	46bd      	mov	sp, r7
 8006502:	bd80      	pop	{r7, pc}

08006504 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b08a      	sub	sp, #40	; 0x28
 8006508:	af00      	add	r7, sp, #0
 800650a:	60f8      	str	r0, [r7, #12]
 800650c:	60b9      	str	r1, [r7, #8]
 800650e:	4613      	mov	r3, r2
 8006510:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006518:	2b20      	cmp	r3, #32
 800651a:	d142      	bne.n	80065a2 <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800651c:	68bb      	ldr	r3, [r7, #8]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d002      	beq.n	8006528 <HAL_UART_Receive_IT+0x24>
 8006522:	88fb      	ldrh	r3, [r7, #6]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d101      	bne.n	800652c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006528:	2301      	movs	r3, #1
 800652a:	e03b      	b.n	80065a4 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006532:	2b01      	cmp	r3, #1
 8006534:	d101      	bne.n	800653a <HAL_UART_Receive_IT+0x36>
 8006536:	2302      	movs	r3, #2
 8006538:	e034      	b.n	80065a4 <HAL_UART_Receive_IT+0xa0>
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	2201      	movs	r2, #1
 800653e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2200      	movs	r2, #0
 8006546:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	4a17      	ldr	r2, [pc, #92]	; (80065ac <HAL_UART_Receive_IT+0xa8>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d01f      	beq.n	8006592 <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	685b      	ldr	r3, [r3, #4]
 8006558:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800655c:	2b00      	cmp	r3, #0
 800655e:	d018      	beq.n	8006592 <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006566:	697b      	ldr	r3, [r7, #20]
 8006568:	e853 3f00 	ldrex	r3, [r3]
 800656c:	613b      	str	r3, [r7, #16]
   return(result);
 800656e:	693b      	ldr	r3, [r7, #16]
 8006570:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006574:	627b      	str	r3, [r7, #36]	; 0x24
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	461a      	mov	r2, r3
 800657c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800657e:	623b      	str	r3, [r7, #32]
 8006580:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006582:	69f9      	ldr	r1, [r7, #28]
 8006584:	6a3a      	ldr	r2, [r7, #32]
 8006586:	e841 2300 	strex	r3, r2, [r1]
 800658a:	61bb      	str	r3, [r7, #24]
   return(result);
 800658c:	69bb      	ldr	r3, [r7, #24]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d1e6      	bne.n	8006560 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006592:	88fb      	ldrh	r3, [r7, #6]
 8006594:	461a      	mov	r2, r3
 8006596:	68b9      	ldr	r1, [r7, #8]
 8006598:	68f8      	ldr	r0, [r7, #12]
 800659a:	f000 fff3 	bl	8007584 <UART_Start_Receive_IT>
 800659e:	4603      	mov	r3, r0
 80065a0:	e000      	b.n	80065a4 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80065a2:	2302      	movs	r3, #2
  }
}
 80065a4:	4618      	mov	r0, r3
 80065a6:	3728      	adds	r7, #40	; 0x28
 80065a8:	46bd      	mov	sp, r7
 80065aa:	bd80      	pop	{r7, pc}
 80065ac:	40008000 	.word	0x40008000

080065b0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b0ba      	sub	sp, #232	; 0xe8
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	69db      	ldr	r3, [r3, #28]
 80065be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	689b      	ldr	r3, [r3, #8]
 80065d2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80065d6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80065da:	f640 030f 	movw	r3, #2063	; 0x80f
 80065de:	4013      	ands	r3, r2
 80065e0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80065e4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d11b      	bne.n	8006624 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80065ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065f0:	f003 0320 	and.w	r3, r3, #32
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d015      	beq.n	8006624 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80065f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80065fc:	f003 0320 	and.w	r3, r3, #32
 8006600:	2b00      	cmp	r3, #0
 8006602:	d105      	bne.n	8006610 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006604:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006608:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800660c:	2b00      	cmp	r3, #0
 800660e:	d009      	beq.n	8006624 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006614:	2b00      	cmp	r3, #0
 8006616:	f000 82d6 	beq.w	8006bc6 <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800661e:	6878      	ldr	r0, [r7, #4]
 8006620:	4798      	blx	r3
      }
      return;
 8006622:	e2d0      	b.n	8006bc6 <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006624:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006628:	2b00      	cmp	r3, #0
 800662a:	f000 811f 	beq.w	800686c <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800662e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8006632:	4b8b      	ldr	r3, [pc, #556]	; (8006860 <HAL_UART_IRQHandler+0x2b0>)
 8006634:	4013      	ands	r3, r2
 8006636:	2b00      	cmp	r3, #0
 8006638:	d106      	bne.n	8006648 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800663a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800663e:	4b89      	ldr	r3, [pc, #548]	; (8006864 <HAL_UART_IRQHandler+0x2b4>)
 8006640:	4013      	ands	r3, r2
 8006642:	2b00      	cmp	r3, #0
 8006644:	f000 8112 	beq.w	800686c <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006648:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800664c:	f003 0301 	and.w	r3, r3, #1
 8006650:	2b00      	cmp	r3, #0
 8006652:	d011      	beq.n	8006678 <HAL_UART_IRQHandler+0xc8>
 8006654:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006658:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800665c:	2b00      	cmp	r3, #0
 800665e:	d00b      	beq.n	8006678 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	2201      	movs	r2, #1
 8006666:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800666e:	f043 0201 	orr.w	r2, r3, #1
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006678:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800667c:	f003 0302 	and.w	r3, r3, #2
 8006680:	2b00      	cmp	r3, #0
 8006682:	d011      	beq.n	80066a8 <HAL_UART_IRQHandler+0xf8>
 8006684:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006688:	f003 0301 	and.w	r3, r3, #1
 800668c:	2b00      	cmp	r3, #0
 800668e:	d00b      	beq.n	80066a8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	2202      	movs	r2, #2
 8006696:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800669e:	f043 0204 	orr.w	r2, r3, #4
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80066a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066ac:	f003 0304 	and.w	r3, r3, #4
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d011      	beq.n	80066d8 <HAL_UART_IRQHandler+0x128>
 80066b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80066b8:	f003 0301 	and.w	r3, r3, #1
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d00b      	beq.n	80066d8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	2204      	movs	r2, #4
 80066c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80066ce:	f043 0202 	orr.w	r2, r3, #2
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80066d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066dc:	f003 0308 	and.w	r3, r3, #8
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d017      	beq.n	8006714 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80066e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80066e8:	f003 0320 	and.w	r3, r3, #32
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d105      	bne.n	80066fc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80066f0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80066f4:	4b5a      	ldr	r3, [pc, #360]	; (8006860 <HAL_UART_IRQHandler+0x2b0>)
 80066f6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d00b      	beq.n	8006714 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	2208      	movs	r2, #8
 8006702:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800670a:	f043 0208 	orr.w	r2, r3, #8
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006714:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006718:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800671c:	2b00      	cmp	r3, #0
 800671e:	d012      	beq.n	8006746 <HAL_UART_IRQHandler+0x196>
 8006720:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006724:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006728:	2b00      	cmp	r3, #0
 800672a:	d00c      	beq.n	8006746 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006734:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800673c:	f043 0220 	orr.w	r2, r3, #32
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800674c:	2b00      	cmp	r3, #0
 800674e:	f000 823c 	beq.w	8006bca <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006752:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006756:	f003 0320 	and.w	r3, r3, #32
 800675a:	2b00      	cmp	r3, #0
 800675c:	d013      	beq.n	8006786 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800675e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006762:	f003 0320 	and.w	r3, r3, #32
 8006766:	2b00      	cmp	r3, #0
 8006768:	d105      	bne.n	8006776 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800676a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800676e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006772:	2b00      	cmp	r3, #0
 8006774:	d007      	beq.n	8006786 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800677a:	2b00      	cmp	r3, #0
 800677c:	d003      	beq.n	8006786 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006782:	6878      	ldr	r0, [r7, #4]
 8006784:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800678c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	689b      	ldr	r3, [r3, #8]
 8006796:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800679a:	2b40      	cmp	r3, #64	; 0x40
 800679c:	d005      	beq.n	80067aa <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800679e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80067a2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d04f      	beq.n	800684a <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80067aa:	6878      	ldr	r0, [r7, #4]
 80067ac:	f001 f814 	bl	80077d8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	689b      	ldr	r3, [r3, #8]
 80067b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067ba:	2b40      	cmp	r3, #64	; 0x40
 80067bc:	d141      	bne.n	8006842 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	3308      	adds	r3, #8
 80067c4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80067cc:	e853 3f00 	ldrex	r3, [r3]
 80067d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80067d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80067d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80067dc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	3308      	adds	r3, #8
 80067e6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80067ea:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80067ee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067f2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80067f6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80067fa:	e841 2300 	strex	r3, r2, [r1]
 80067fe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006802:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006806:	2b00      	cmp	r3, #0
 8006808:	d1d9      	bne.n	80067be <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800680e:	2b00      	cmp	r3, #0
 8006810:	d013      	beq.n	800683a <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006816:	4a14      	ldr	r2, [pc, #80]	; (8006868 <HAL_UART_IRQHandler+0x2b8>)
 8006818:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800681e:	4618      	mov	r0, r3
 8006820:	f7fc fbac 	bl	8002f7c <HAL_DMA_Abort_IT>
 8006824:	4603      	mov	r3, r0
 8006826:	2b00      	cmp	r3, #0
 8006828:	d017      	beq.n	800685a <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800682e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006830:	687a      	ldr	r2, [r7, #4]
 8006832:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8006834:	4610      	mov	r0, r2
 8006836:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006838:	e00f      	b.n	800685a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800683a:	6878      	ldr	r0, [r7, #4]
 800683c:	f000 f9da 	bl	8006bf4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006840:	e00b      	b.n	800685a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006842:	6878      	ldr	r0, [r7, #4]
 8006844:	f000 f9d6 	bl	8006bf4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006848:	e007      	b.n	800685a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800684a:	6878      	ldr	r0, [r7, #4]
 800684c:	f000 f9d2 	bl	8006bf4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2200      	movs	r2, #0
 8006854:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8006858:	e1b7      	b.n	8006bca <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800685a:	bf00      	nop
    return;
 800685c:	e1b5      	b.n	8006bca <HAL_UART_IRQHandler+0x61a>
 800685e:	bf00      	nop
 8006860:	10000001 	.word	0x10000001
 8006864:	04000120 	.word	0x04000120
 8006868:	080078a5 	.word	0x080078a5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006870:	2b01      	cmp	r3, #1
 8006872:	f040 814a 	bne.w	8006b0a <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006876:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800687a:	f003 0310 	and.w	r3, r3, #16
 800687e:	2b00      	cmp	r3, #0
 8006880:	f000 8143 	beq.w	8006b0a <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006884:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006888:	f003 0310 	and.w	r3, r3, #16
 800688c:	2b00      	cmp	r3, #0
 800688e:	f000 813c 	beq.w	8006b0a <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	2210      	movs	r2, #16
 8006898:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	689b      	ldr	r3, [r3, #8]
 80068a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068a4:	2b40      	cmp	r3, #64	; 0x40
 80068a6:	f040 80b5 	bne.w	8006a14 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	685b      	ldr	r3, [r3, #4]
 80068b2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80068b6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	f000 8187 	beq.w	8006bce <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80068c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80068ca:	429a      	cmp	r2, r3
 80068cc:	f080 817f 	bcs.w	8006bce <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80068d6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f003 0320 	and.w	r3, r3, #32
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	f040 8086 	bne.w	80069f8 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80068f8:	e853 3f00 	ldrex	r3, [r3]
 80068fc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006900:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006904:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006908:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	461a      	mov	r2, r3
 8006912:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006916:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800691a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800691e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006922:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006926:	e841 2300 	strex	r3, r2, [r1]
 800692a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800692e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006932:	2b00      	cmp	r3, #0
 8006934:	d1da      	bne.n	80068ec <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	3308      	adds	r3, #8
 800693c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800693e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006940:	e853 3f00 	ldrex	r3, [r3]
 8006944:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006946:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006948:	f023 0301 	bic.w	r3, r3, #1
 800694c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	3308      	adds	r3, #8
 8006956:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800695a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800695e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006960:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006962:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006966:	e841 2300 	strex	r3, r2, [r1]
 800696a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800696c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800696e:	2b00      	cmp	r3, #0
 8006970:	d1e1      	bne.n	8006936 <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	3308      	adds	r3, #8
 8006978:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800697a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800697c:	e853 3f00 	ldrex	r3, [r3]
 8006980:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006982:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006984:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006988:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	3308      	adds	r3, #8
 8006992:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006996:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006998:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800699a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800699c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800699e:	e841 2300 	strex	r3, r2, [r1]
 80069a2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80069a4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d1e3      	bne.n	8006972 <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2220      	movs	r2, #32
 80069ae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2200      	movs	r2, #0
 80069b6:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80069c0:	e853 3f00 	ldrex	r3, [r3]
 80069c4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80069c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80069c8:	f023 0310 	bic.w	r3, r3, #16
 80069cc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	461a      	mov	r2, r3
 80069d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80069da:	65bb      	str	r3, [r7, #88]	; 0x58
 80069dc:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069de:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80069e0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80069e2:	e841 2300 	strex	r3, r2, [r1]
 80069e6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80069e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d1e4      	bne.n	80069b8 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80069f2:	4618      	mov	r0, r3
 80069f4:	f7fc fa69 	bl	8002eca <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006a04:	b29b      	uxth	r3, r3
 8006a06:	1ad3      	subs	r3, r2, r3
 8006a08:	b29b      	uxth	r3, r3
 8006a0a:	4619      	mov	r1, r3
 8006a0c:	6878      	ldr	r0, [r7, #4]
 8006a0e:	f000 f8fb 	bl	8006c08 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006a12:	e0dc      	b.n	8006bce <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006a20:	b29b      	uxth	r3, r3
 8006a22:	1ad3      	subs	r3, r2, r3
 8006a24:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006a2e:	b29b      	uxth	r3, r3
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	f000 80ce 	beq.w	8006bd2 <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 8006a36:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	f000 80c9 	beq.w	8006bd2 <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a48:	e853 3f00 	ldrex	r3, [r3]
 8006a4c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006a4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a50:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006a54:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	461a      	mov	r2, r3
 8006a5e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006a62:	647b      	str	r3, [r7, #68]	; 0x44
 8006a64:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a66:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006a68:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006a6a:	e841 2300 	strex	r3, r2, [r1]
 8006a6e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006a70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d1e4      	bne.n	8006a40 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	3308      	adds	r3, #8
 8006a7c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a80:	e853 3f00 	ldrex	r3, [r3]
 8006a84:	623b      	str	r3, [r7, #32]
   return(result);
 8006a86:	6a3b      	ldr	r3, [r7, #32]
 8006a88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006a8c:	f023 0301 	bic.w	r3, r3, #1
 8006a90:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	3308      	adds	r3, #8
 8006a9a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006a9e:	633a      	str	r2, [r7, #48]	; 0x30
 8006aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aa2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006aa4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006aa6:	e841 2300 	strex	r3, r2, [r1]
 8006aaa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006aac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d1e1      	bne.n	8006a76 <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2220      	movs	r2, #32
 8006ab6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2200      	movs	r2, #0
 8006abe:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006acc:	693b      	ldr	r3, [r7, #16]
 8006ace:	e853 3f00 	ldrex	r3, [r3]
 8006ad2:	60fb      	str	r3, [r7, #12]
   return(result);
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	f023 0310 	bic.w	r3, r3, #16
 8006ada:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	461a      	mov	r2, r3
 8006ae4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006ae8:	61fb      	str	r3, [r7, #28]
 8006aea:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aec:	69b9      	ldr	r1, [r7, #24]
 8006aee:	69fa      	ldr	r2, [r7, #28]
 8006af0:	e841 2300 	strex	r3, r2, [r1]
 8006af4:	617b      	str	r3, [r7, #20]
   return(result);
 8006af6:	697b      	ldr	r3, [r7, #20]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d1e4      	bne.n	8006ac6 <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006afc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006b00:	4619      	mov	r1, r3
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	f000 f880 	bl	8006c08 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006b08:	e063      	b.n	8006bd2 <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006b0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d00e      	beq.n	8006b34 <HAL_UART_IRQHandler+0x584>
 8006b16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006b1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d008      	beq.n	8006b34 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006b2a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006b2c:	6878      	ldr	r0, [r7, #4]
 8006b2e:	f001 fb57 	bl	80081e0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006b32:	e051      	b.n	8006bd8 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006b34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d014      	beq.n	8006b6a <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006b40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d105      	bne.n	8006b58 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006b4c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006b50:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d008      	beq.n	8006b6a <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d03a      	beq.n	8006bd6 <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b64:	6878      	ldr	r0, [r7, #4]
 8006b66:	4798      	blx	r3
    }
    return;
 8006b68:	e035      	b.n	8006bd6 <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006b6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d009      	beq.n	8006b8a <HAL_UART_IRQHandler+0x5da>
 8006b76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d003      	beq.n	8006b8a <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 8006b82:	6878      	ldr	r0, [r7, #4]
 8006b84:	f000 fea4 	bl	80078d0 <UART_EndTransmit_IT>
    return;
 8006b88:	e026      	b.n	8006bd8 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006b8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b8e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d009      	beq.n	8006baa <HAL_UART_IRQHandler+0x5fa>
 8006b96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b9a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d003      	beq.n	8006baa <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006ba2:	6878      	ldr	r0, [r7, #4]
 8006ba4:	f001 fb30 	bl	8008208 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006ba8:	e016      	b.n	8006bd8 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006baa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006bae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d010      	beq.n	8006bd8 <HAL_UART_IRQHandler+0x628>
 8006bb6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	da0c      	bge.n	8006bd8 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	f001 fb18 	bl	80081f4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006bc4:	e008      	b.n	8006bd8 <HAL_UART_IRQHandler+0x628>
      return;
 8006bc6:	bf00      	nop
 8006bc8:	e006      	b.n	8006bd8 <HAL_UART_IRQHandler+0x628>
    return;
 8006bca:	bf00      	nop
 8006bcc:	e004      	b.n	8006bd8 <HAL_UART_IRQHandler+0x628>
      return;
 8006bce:	bf00      	nop
 8006bd0:	e002      	b.n	8006bd8 <HAL_UART_IRQHandler+0x628>
      return;
 8006bd2:	bf00      	nop
 8006bd4:	e000      	b.n	8006bd8 <HAL_UART_IRQHandler+0x628>
    return;
 8006bd6:	bf00      	nop
  }
}
 8006bd8:	37e8      	adds	r7, #232	; 0xe8
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	bd80      	pop	{r7, pc}
 8006bde:	bf00      	nop

08006be0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006be0:	b480      	push	{r7}
 8006be2:	b083      	sub	sp, #12
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006be8:	bf00      	nop
 8006bea:	370c      	adds	r7, #12
 8006bec:	46bd      	mov	sp, r7
 8006bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf2:	4770      	bx	lr

08006bf4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b083      	sub	sp, #12
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006bfc:	bf00      	nop
 8006bfe:	370c      	adds	r7, #12
 8006c00:	46bd      	mov	sp, r7
 8006c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c06:	4770      	bx	lr

08006c08 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006c08:	b480      	push	{r7}
 8006c0a:	b083      	sub	sp, #12
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
 8006c10:	460b      	mov	r3, r1
 8006c12:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006c14:	bf00      	nop
 8006c16:	370c      	adds	r7, #12
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1e:	4770      	bx	lr

08006c20 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006c20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006c24:	b08c      	sub	sp, #48	; 0x30
 8006c26:	af00      	add	r7, sp, #0
 8006c28:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006c30:	697b      	ldr	r3, [r7, #20]
 8006c32:	689a      	ldr	r2, [r3, #8]
 8006c34:	697b      	ldr	r3, [r7, #20]
 8006c36:	691b      	ldr	r3, [r3, #16]
 8006c38:	431a      	orrs	r2, r3
 8006c3a:	697b      	ldr	r3, [r7, #20]
 8006c3c:	695b      	ldr	r3, [r3, #20]
 8006c3e:	431a      	orrs	r2, r3
 8006c40:	697b      	ldr	r3, [r7, #20]
 8006c42:	69db      	ldr	r3, [r3, #28]
 8006c44:	4313      	orrs	r3, r2
 8006c46:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006c48:	697b      	ldr	r3, [r7, #20]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	681a      	ldr	r2, [r3, #0]
 8006c4e:	4baa      	ldr	r3, [pc, #680]	; (8006ef8 <UART_SetConfig+0x2d8>)
 8006c50:	4013      	ands	r3, r2
 8006c52:	697a      	ldr	r2, [r7, #20]
 8006c54:	6812      	ldr	r2, [r2, #0]
 8006c56:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006c58:	430b      	orrs	r3, r1
 8006c5a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c5c:	697b      	ldr	r3, [r7, #20]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	685b      	ldr	r3, [r3, #4]
 8006c62:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006c66:	697b      	ldr	r3, [r7, #20]
 8006c68:	68da      	ldr	r2, [r3, #12]
 8006c6a:	697b      	ldr	r3, [r7, #20]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	430a      	orrs	r2, r1
 8006c70:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006c72:	697b      	ldr	r3, [r7, #20]
 8006c74:	699b      	ldr	r3, [r3, #24]
 8006c76:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006c78:	697b      	ldr	r3, [r7, #20]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	4a9f      	ldr	r2, [pc, #636]	; (8006efc <UART_SetConfig+0x2dc>)
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	d004      	beq.n	8006c8c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006c82:	697b      	ldr	r3, [r7, #20]
 8006c84:	6a1b      	ldr	r3, [r3, #32]
 8006c86:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006c88:	4313      	orrs	r3, r2
 8006c8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006c8c:	697b      	ldr	r3, [r7, #20]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	689b      	ldr	r3, [r3, #8]
 8006c92:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8006c96:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8006c9a:	697a      	ldr	r2, [r7, #20]
 8006c9c:	6812      	ldr	r2, [r2, #0]
 8006c9e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006ca0:	430b      	orrs	r3, r1
 8006ca2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006ca4:	697b      	ldr	r3, [r7, #20]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006caa:	f023 010f 	bic.w	r1, r3, #15
 8006cae:	697b      	ldr	r3, [r7, #20]
 8006cb0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006cb2:	697b      	ldr	r3, [r7, #20]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	430a      	orrs	r2, r1
 8006cb8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006cba:	697b      	ldr	r3, [r7, #20]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	4a90      	ldr	r2, [pc, #576]	; (8006f00 <UART_SetConfig+0x2e0>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d125      	bne.n	8006d10 <UART_SetConfig+0xf0>
 8006cc4:	4b8f      	ldr	r3, [pc, #572]	; (8006f04 <UART_SetConfig+0x2e4>)
 8006cc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006cca:	f003 0303 	and.w	r3, r3, #3
 8006cce:	2b03      	cmp	r3, #3
 8006cd0:	d81a      	bhi.n	8006d08 <UART_SetConfig+0xe8>
 8006cd2:	a201      	add	r2, pc, #4	; (adr r2, 8006cd8 <UART_SetConfig+0xb8>)
 8006cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cd8:	08006ce9 	.word	0x08006ce9
 8006cdc:	08006cf9 	.word	0x08006cf9
 8006ce0:	08006cf1 	.word	0x08006cf1
 8006ce4:	08006d01 	.word	0x08006d01
 8006ce8:	2301      	movs	r3, #1
 8006cea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006cee:	e116      	b.n	8006f1e <UART_SetConfig+0x2fe>
 8006cf0:	2302      	movs	r3, #2
 8006cf2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006cf6:	e112      	b.n	8006f1e <UART_SetConfig+0x2fe>
 8006cf8:	2304      	movs	r3, #4
 8006cfa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006cfe:	e10e      	b.n	8006f1e <UART_SetConfig+0x2fe>
 8006d00:	2308      	movs	r3, #8
 8006d02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006d06:	e10a      	b.n	8006f1e <UART_SetConfig+0x2fe>
 8006d08:	2310      	movs	r3, #16
 8006d0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006d0e:	e106      	b.n	8006f1e <UART_SetConfig+0x2fe>
 8006d10:	697b      	ldr	r3, [r7, #20]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4a7c      	ldr	r2, [pc, #496]	; (8006f08 <UART_SetConfig+0x2e8>)
 8006d16:	4293      	cmp	r3, r2
 8006d18:	d138      	bne.n	8006d8c <UART_SetConfig+0x16c>
 8006d1a:	4b7a      	ldr	r3, [pc, #488]	; (8006f04 <UART_SetConfig+0x2e4>)
 8006d1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d20:	f003 030c 	and.w	r3, r3, #12
 8006d24:	2b0c      	cmp	r3, #12
 8006d26:	d82d      	bhi.n	8006d84 <UART_SetConfig+0x164>
 8006d28:	a201      	add	r2, pc, #4	; (adr r2, 8006d30 <UART_SetConfig+0x110>)
 8006d2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d2e:	bf00      	nop
 8006d30:	08006d65 	.word	0x08006d65
 8006d34:	08006d85 	.word	0x08006d85
 8006d38:	08006d85 	.word	0x08006d85
 8006d3c:	08006d85 	.word	0x08006d85
 8006d40:	08006d75 	.word	0x08006d75
 8006d44:	08006d85 	.word	0x08006d85
 8006d48:	08006d85 	.word	0x08006d85
 8006d4c:	08006d85 	.word	0x08006d85
 8006d50:	08006d6d 	.word	0x08006d6d
 8006d54:	08006d85 	.word	0x08006d85
 8006d58:	08006d85 	.word	0x08006d85
 8006d5c:	08006d85 	.word	0x08006d85
 8006d60:	08006d7d 	.word	0x08006d7d
 8006d64:	2300      	movs	r3, #0
 8006d66:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006d6a:	e0d8      	b.n	8006f1e <UART_SetConfig+0x2fe>
 8006d6c:	2302      	movs	r3, #2
 8006d6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006d72:	e0d4      	b.n	8006f1e <UART_SetConfig+0x2fe>
 8006d74:	2304      	movs	r3, #4
 8006d76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006d7a:	e0d0      	b.n	8006f1e <UART_SetConfig+0x2fe>
 8006d7c:	2308      	movs	r3, #8
 8006d7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006d82:	e0cc      	b.n	8006f1e <UART_SetConfig+0x2fe>
 8006d84:	2310      	movs	r3, #16
 8006d86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006d8a:	e0c8      	b.n	8006f1e <UART_SetConfig+0x2fe>
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	4a5e      	ldr	r2, [pc, #376]	; (8006f0c <UART_SetConfig+0x2ec>)
 8006d92:	4293      	cmp	r3, r2
 8006d94:	d125      	bne.n	8006de2 <UART_SetConfig+0x1c2>
 8006d96:	4b5b      	ldr	r3, [pc, #364]	; (8006f04 <UART_SetConfig+0x2e4>)
 8006d98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d9c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006da0:	2b30      	cmp	r3, #48	; 0x30
 8006da2:	d016      	beq.n	8006dd2 <UART_SetConfig+0x1b2>
 8006da4:	2b30      	cmp	r3, #48	; 0x30
 8006da6:	d818      	bhi.n	8006dda <UART_SetConfig+0x1ba>
 8006da8:	2b20      	cmp	r3, #32
 8006daa:	d00a      	beq.n	8006dc2 <UART_SetConfig+0x1a2>
 8006dac:	2b20      	cmp	r3, #32
 8006dae:	d814      	bhi.n	8006dda <UART_SetConfig+0x1ba>
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d002      	beq.n	8006dba <UART_SetConfig+0x19a>
 8006db4:	2b10      	cmp	r3, #16
 8006db6:	d008      	beq.n	8006dca <UART_SetConfig+0x1aa>
 8006db8:	e00f      	b.n	8006dda <UART_SetConfig+0x1ba>
 8006dba:	2300      	movs	r3, #0
 8006dbc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006dc0:	e0ad      	b.n	8006f1e <UART_SetConfig+0x2fe>
 8006dc2:	2302      	movs	r3, #2
 8006dc4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006dc8:	e0a9      	b.n	8006f1e <UART_SetConfig+0x2fe>
 8006dca:	2304      	movs	r3, #4
 8006dcc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006dd0:	e0a5      	b.n	8006f1e <UART_SetConfig+0x2fe>
 8006dd2:	2308      	movs	r3, #8
 8006dd4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006dd8:	e0a1      	b.n	8006f1e <UART_SetConfig+0x2fe>
 8006dda:	2310      	movs	r3, #16
 8006ddc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006de0:	e09d      	b.n	8006f1e <UART_SetConfig+0x2fe>
 8006de2:	697b      	ldr	r3, [r7, #20]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	4a4a      	ldr	r2, [pc, #296]	; (8006f10 <UART_SetConfig+0x2f0>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	d125      	bne.n	8006e38 <UART_SetConfig+0x218>
 8006dec:	4b45      	ldr	r3, [pc, #276]	; (8006f04 <UART_SetConfig+0x2e4>)
 8006dee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006df2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006df6:	2bc0      	cmp	r3, #192	; 0xc0
 8006df8:	d016      	beq.n	8006e28 <UART_SetConfig+0x208>
 8006dfa:	2bc0      	cmp	r3, #192	; 0xc0
 8006dfc:	d818      	bhi.n	8006e30 <UART_SetConfig+0x210>
 8006dfe:	2b80      	cmp	r3, #128	; 0x80
 8006e00:	d00a      	beq.n	8006e18 <UART_SetConfig+0x1f8>
 8006e02:	2b80      	cmp	r3, #128	; 0x80
 8006e04:	d814      	bhi.n	8006e30 <UART_SetConfig+0x210>
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d002      	beq.n	8006e10 <UART_SetConfig+0x1f0>
 8006e0a:	2b40      	cmp	r3, #64	; 0x40
 8006e0c:	d008      	beq.n	8006e20 <UART_SetConfig+0x200>
 8006e0e:	e00f      	b.n	8006e30 <UART_SetConfig+0x210>
 8006e10:	2300      	movs	r3, #0
 8006e12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e16:	e082      	b.n	8006f1e <UART_SetConfig+0x2fe>
 8006e18:	2302      	movs	r3, #2
 8006e1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e1e:	e07e      	b.n	8006f1e <UART_SetConfig+0x2fe>
 8006e20:	2304      	movs	r3, #4
 8006e22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e26:	e07a      	b.n	8006f1e <UART_SetConfig+0x2fe>
 8006e28:	2308      	movs	r3, #8
 8006e2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e2e:	e076      	b.n	8006f1e <UART_SetConfig+0x2fe>
 8006e30:	2310      	movs	r3, #16
 8006e32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e36:	e072      	b.n	8006f1e <UART_SetConfig+0x2fe>
 8006e38:	697b      	ldr	r3, [r7, #20]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	4a35      	ldr	r2, [pc, #212]	; (8006f14 <UART_SetConfig+0x2f4>)
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d12a      	bne.n	8006e98 <UART_SetConfig+0x278>
 8006e42:	4b30      	ldr	r3, [pc, #192]	; (8006f04 <UART_SetConfig+0x2e4>)
 8006e44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e48:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e4c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006e50:	d01a      	beq.n	8006e88 <UART_SetConfig+0x268>
 8006e52:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006e56:	d81b      	bhi.n	8006e90 <UART_SetConfig+0x270>
 8006e58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e5c:	d00c      	beq.n	8006e78 <UART_SetConfig+0x258>
 8006e5e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e62:	d815      	bhi.n	8006e90 <UART_SetConfig+0x270>
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d003      	beq.n	8006e70 <UART_SetConfig+0x250>
 8006e68:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e6c:	d008      	beq.n	8006e80 <UART_SetConfig+0x260>
 8006e6e:	e00f      	b.n	8006e90 <UART_SetConfig+0x270>
 8006e70:	2300      	movs	r3, #0
 8006e72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e76:	e052      	b.n	8006f1e <UART_SetConfig+0x2fe>
 8006e78:	2302      	movs	r3, #2
 8006e7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e7e:	e04e      	b.n	8006f1e <UART_SetConfig+0x2fe>
 8006e80:	2304      	movs	r3, #4
 8006e82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e86:	e04a      	b.n	8006f1e <UART_SetConfig+0x2fe>
 8006e88:	2308      	movs	r3, #8
 8006e8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e8e:	e046      	b.n	8006f1e <UART_SetConfig+0x2fe>
 8006e90:	2310      	movs	r3, #16
 8006e92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e96:	e042      	b.n	8006f1e <UART_SetConfig+0x2fe>
 8006e98:	697b      	ldr	r3, [r7, #20]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	4a17      	ldr	r2, [pc, #92]	; (8006efc <UART_SetConfig+0x2dc>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d13a      	bne.n	8006f18 <UART_SetConfig+0x2f8>
 8006ea2:	4b18      	ldr	r3, [pc, #96]	; (8006f04 <UART_SetConfig+0x2e4>)
 8006ea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ea8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006eac:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006eb0:	d01a      	beq.n	8006ee8 <UART_SetConfig+0x2c8>
 8006eb2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006eb6:	d81b      	bhi.n	8006ef0 <UART_SetConfig+0x2d0>
 8006eb8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006ebc:	d00c      	beq.n	8006ed8 <UART_SetConfig+0x2b8>
 8006ebe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006ec2:	d815      	bhi.n	8006ef0 <UART_SetConfig+0x2d0>
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d003      	beq.n	8006ed0 <UART_SetConfig+0x2b0>
 8006ec8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ecc:	d008      	beq.n	8006ee0 <UART_SetConfig+0x2c0>
 8006ece:	e00f      	b.n	8006ef0 <UART_SetConfig+0x2d0>
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006ed6:	e022      	b.n	8006f1e <UART_SetConfig+0x2fe>
 8006ed8:	2302      	movs	r3, #2
 8006eda:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006ede:	e01e      	b.n	8006f1e <UART_SetConfig+0x2fe>
 8006ee0:	2304      	movs	r3, #4
 8006ee2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006ee6:	e01a      	b.n	8006f1e <UART_SetConfig+0x2fe>
 8006ee8:	2308      	movs	r3, #8
 8006eea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006eee:	e016      	b.n	8006f1e <UART_SetConfig+0x2fe>
 8006ef0:	2310      	movs	r3, #16
 8006ef2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006ef6:	e012      	b.n	8006f1e <UART_SetConfig+0x2fe>
 8006ef8:	cfff69f3 	.word	0xcfff69f3
 8006efc:	40008000 	.word	0x40008000
 8006f00:	40013800 	.word	0x40013800
 8006f04:	40021000 	.word	0x40021000
 8006f08:	40004400 	.word	0x40004400
 8006f0c:	40004800 	.word	0x40004800
 8006f10:	40004c00 	.word	0x40004c00
 8006f14:	40005000 	.word	0x40005000
 8006f18:	2310      	movs	r3, #16
 8006f1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006f1e:	697b      	ldr	r3, [r7, #20]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	4aae      	ldr	r2, [pc, #696]	; (80071dc <UART_SetConfig+0x5bc>)
 8006f24:	4293      	cmp	r3, r2
 8006f26:	f040 8097 	bne.w	8007058 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006f2a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006f2e:	2b08      	cmp	r3, #8
 8006f30:	d823      	bhi.n	8006f7a <UART_SetConfig+0x35a>
 8006f32:	a201      	add	r2, pc, #4	; (adr r2, 8006f38 <UART_SetConfig+0x318>)
 8006f34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f38:	08006f5d 	.word	0x08006f5d
 8006f3c:	08006f7b 	.word	0x08006f7b
 8006f40:	08006f65 	.word	0x08006f65
 8006f44:	08006f7b 	.word	0x08006f7b
 8006f48:	08006f6b 	.word	0x08006f6b
 8006f4c:	08006f7b 	.word	0x08006f7b
 8006f50:	08006f7b 	.word	0x08006f7b
 8006f54:	08006f7b 	.word	0x08006f7b
 8006f58:	08006f73 	.word	0x08006f73
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f5c:	f7fc ff8e 	bl	8003e7c <HAL_RCC_GetPCLK1Freq>
 8006f60:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006f62:	e010      	b.n	8006f86 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006f64:	4b9e      	ldr	r3, [pc, #632]	; (80071e0 <UART_SetConfig+0x5c0>)
 8006f66:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006f68:	e00d      	b.n	8006f86 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f6a:	f7fc ff19 	bl	8003da0 <HAL_RCC_GetSysClockFreq>
 8006f6e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006f70:	e009      	b.n	8006f86 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006f76:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006f78:	e005      	b.n	8006f86 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006f7e:	2301      	movs	r3, #1
 8006f80:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006f84:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	f000 8130 	beq.w	80071ee <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006f8e:	697b      	ldr	r3, [r7, #20]
 8006f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f92:	4a94      	ldr	r2, [pc, #592]	; (80071e4 <UART_SetConfig+0x5c4>)
 8006f94:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006f98:	461a      	mov	r2, r3
 8006f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f9c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006fa0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006fa2:	697b      	ldr	r3, [r7, #20]
 8006fa4:	685a      	ldr	r2, [r3, #4]
 8006fa6:	4613      	mov	r3, r2
 8006fa8:	005b      	lsls	r3, r3, #1
 8006faa:	4413      	add	r3, r2
 8006fac:	69ba      	ldr	r2, [r7, #24]
 8006fae:	429a      	cmp	r2, r3
 8006fb0:	d305      	bcc.n	8006fbe <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006fb2:	697b      	ldr	r3, [r7, #20]
 8006fb4:	685b      	ldr	r3, [r3, #4]
 8006fb6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006fb8:	69ba      	ldr	r2, [r7, #24]
 8006fba:	429a      	cmp	r2, r3
 8006fbc:	d903      	bls.n	8006fc6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006fc4:	e113      	b.n	80071ee <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fc8:	2200      	movs	r2, #0
 8006fca:	60bb      	str	r3, [r7, #8]
 8006fcc:	60fa      	str	r2, [r7, #12]
 8006fce:	697b      	ldr	r3, [r7, #20]
 8006fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fd2:	4a84      	ldr	r2, [pc, #528]	; (80071e4 <UART_SetConfig+0x5c4>)
 8006fd4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006fd8:	b29b      	uxth	r3, r3
 8006fda:	2200      	movs	r2, #0
 8006fdc:	603b      	str	r3, [r7, #0]
 8006fde:	607a      	str	r2, [r7, #4]
 8006fe0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006fe4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006fe8:	f7f9 fe4e 	bl	8000c88 <__aeabi_uldivmod>
 8006fec:	4602      	mov	r2, r0
 8006fee:	460b      	mov	r3, r1
 8006ff0:	4610      	mov	r0, r2
 8006ff2:	4619      	mov	r1, r3
 8006ff4:	f04f 0200 	mov.w	r2, #0
 8006ff8:	f04f 0300 	mov.w	r3, #0
 8006ffc:	020b      	lsls	r3, r1, #8
 8006ffe:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007002:	0202      	lsls	r2, r0, #8
 8007004:	6979      	ldr	r1, [r7, #20]
 8007006:	6849      	ldr	r1, [r1, #4]
 8007008:	0849      	lsrs	r1, r1, #1
 800700a:	2000      	movs	r0, #0
 800700c:	460c      	mov	r4, r1
 800700e:	4605      	mov	r5, r0
 8007010:	eb12 0804 	adds.w	r8, r2, r4
 8007014:	eb43 0905 	adc.w	r9, r3, r5
 8007018:	697b      	ldr	r3, [r7, #20]
 800701a:	685b      	ldr	r3, [r3, #4]
 800701c:	2200      	movs	r2, #0
 800701e:	469a      	mov	sl, r3
 8007020:	4693      	mov	fp, r2
 8007022:	4652      	mov	r2, sl
 8007024:	465b      	mov	r3, fp
 8007026:	4640      	mov	r0, r8
 8007028:	4649      	mov	r1, r9
 800702a:	f7f9 fe2d 	bl	8000c88 <__aeabi_uldivmod>
 800702e:	4602      	mov	r2, r0
 8007030:	460b      	mov	r3, r1
 8007032:	4613      	mov	r3, r2
 8007034:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007036:	6a3b      	ldr	r3, [r7, #32]
 8007038:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800703c:	d308      	bcc.n	8007050 <UART_SetConfig+0x430>
 800703e:	6a3b      	ldr	r3, [r7, #32]
 8007040:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007044:	d204      	bcs.n	8007050 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007046:	697b      	ldr	r3, [r7, #20]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	6a3a      	ldr	r2, [r7, #32]
 800704c:	60da      	str	r2, [r3, #12]
 800704e:	e0ce      	b.n	80071ee <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007050:	2301      	movs	r3, #1
 8007052:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007056:	e0ca      	b.n	80071ee <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007058:	697b      	ldr	r3, [r7, #20]
 800705a:	69db      	ldr	r3, [r3, #28]
 800705c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007060:	d166      	bne.n	8007130 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007062:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007066:	2b08      	cmp	r3, #8
 8007068:	d827      	bhi.n	80070ba <UART_SetConfig+0x49a>
 800706a:	a201      	add	r2, pc, #4	; (adr r2, 8007070 <UART_SetConfig+0x450>)
 800706c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007070:	08007095 	.word	0x08007095
 8007074:	0800709d 	.word	0x0800709d
 8007078:	080070a5 	.word	0x080070a5
 800707c:	080070bb 	.word	0x080070bb
 8007080:	080070ab 	.word	0x080070ab
 8007084:	080070bb 	.word	0x080070bb
 8007088:	080070bb 	.word	0x080070bb
 800708c:	080070bb 	.word	0x080070bb
 8007090:	080070b3 	.word	0x080070b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007094:	f7fc fef2 	bl	8003e7c <HAL_RCC_GetPCLK1Freq>
 8007098:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800709a:	e014      	b.n	80070c6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800709c:	f7fc ff04 	bl	8003ea8 <HAL_RCC_GetPCLK2Freq>
 80070a0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80070a2:	e010      	b.n	80070c6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80070a4:	4b4e      	ldr	r3, [pc, #312]	; (80071e0 <UART_SetConfig+0x5c0>)
 80070a6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80070a8:	e00d      	b.n	80070c6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80070aa:	f7fc fe79 	bl	8003da0 <HAL_RCC_GetSysClockFreq>
 80070ae:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80070b0:	e009      	b.n	80070c6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80070b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80070b6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80070b8:	e005      	b.n	80070c6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80070ba:	2300      	movs	r3, #0
 80070bc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80070be:	2301      	movs	r3, #1
 80070c0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80070c4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80070c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	f000 8090 	beq.w	80071ee <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80070ce:	697b      	ldr	r3, [r7, #20]
 80070d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070d2:	4a44      	ldr	r2, [pc, #272]	; (80071e4 <UART_SetConfig+0x5c4>)
 80070d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80070d8:	461a      	mov	r2, r3
 80070da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80070e0:	005a      	lsls	r2, r3, #1
 80070e2:	697b      	ldr	r3, [r7, #20]
 80070e4:	685b      	ldr	r3, [r3, #4]
 80070e6:	085b      	lsrs	r3, r3, #1
 80070e8:	441a      	add	r2, r3
 80070ea:	697b      	ldr	r3, [r7, #20]
 80070ec:	685b      	ldr	r3, [r3, #4]
 80070ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80070f2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80070f4:	6a3b      	ldr	r3, [r7, #32]
 80070f6:	2b0f      	cmp	r3, #15
 80070f8:	d916      	bls.n	8007128 <UART_SetConfig+0x508>
 80070fa:	6a3b      	ldr	r3, [r7, #32]
 80070fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007100:	d212      	bcs.n	8007128 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007102:	6a3b      	ldr	r3, [r7, #32]
 8007104:	b29b      	uxth	r3, r3
 8007106:	f023 030f 	bic.w	r3, r3, #15
 800710a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800710c:	6a3b      	ldr	r3, [r7, #32]
 800710e:	085b      	lsrs	r3, r3, #1
 8007110:	b29b      	uxth	r3, r3
 8007112:	f003 0307 	and.w	r3, r3, #7
 8007116:	b29a      	uxth	r2, r3
 8007118:	8bfb      	ldrh	r3, [r7, #30]
 800711a:	4313      	orrs	r3, r2
 800711c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800711e:	697b      	ldr	r3, [r7, #20]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	8bfa      	ldrh	r2, [r7, #30]
 8007124:	60da      	str	r2, [r3, #12]
 8007126:	e062      	b.n	80071ee <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007128:	2301      	movs	r3, #1
 800712a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800712e:	e05e      	b.n	80071ee <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007130:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007134:	2b08      	cmp	r3, #8
 8007136:	d828      	bhi.n	800718a <UART_SetConfig+0x56a>
 8007138:	a201      	add	r2, pc, #4	; (adr r2, 8007140 <UART_SetConfig+0x520>)
 800713a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800713e:	bf00      	nop
 8007140:	08007165 	.word	0x08007165
 8007144:	0800716d 	.word	0x0800716d
 8007148:	08007175 	.word	0x08007175
 800714c:	0800718b 	.word	0x0800718b
 8007150:	0800717b 	.word	0x0800717b
 8007154:	0800718b 	.word	0x0800718b
 8007158:	0800718b 	.word	0x0800718b
 800715c:	0800718b 	.word	0x0800718b
 8007160:	08007183 	.word	0x08007183
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007164:	f7fc fe8a 	bl	8003e7c <HAL_RCC_GetPCLK1Freq>
 8007168:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800716a:	e014      	b.n	8007196 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800716c:	f7fc fe9c 	bl	8003ea8 <HAL_RCC_GetPCLK2Freq>
 8007170:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007172:	e010      	b.n	8007196 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007174:	4b1a      	ldr	r3, [pc, #104]	; (80071e0 <UART_SetConfig+0x5c0>)
 8007176:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007178:	e00d      	b.n	8007196 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800717a:	f7fc fe11 	bl	8003da0 <HAL_RCC_GetSysClockFreq>
 800717e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007180:	e009      	b.n	8007196 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007182:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007186:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007188:	e005      	b.n	8007196 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800718a:	2300      	movs	r3, #0
 800718c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800718e:	2301      	movs	r3, #1
 8007190:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007194:	bf00      	nop
    }

    if (pclk != 0U)
 8007196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007198:	2b00      	cmp	r3, #0
 800719a:	d028      	beq.n	80071ee <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071a0:	4a10      	ldr	r2, [pc, #64]	; (80071e4 <UART_SetConfig+0x5c4>)
 80071a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80071a6:	461a      	mov	r2, r3
 80071a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071aa:	fbb3 f2f2 	udiv	r2, r3, r2
 80071ae:	697b      	ldr	r3, [r7, #20]
 80071b0:	685b      	ldr	r3, [r3, #4]
 80071b2:	085b      	lsrs	r3, r3, #1
 80071b4:	441a      	add	r2, r3
 80071b6:	697b      	ldr	r3, [r7, #20]
 80071b8:	685b      	ldr	r3, [r3, #4]
 80071ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80071be:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80071c0:	6a3b      	ldr	r3, [r7, #32]
 80071c2:	2b0f      	cmp	r3, #15
 80071c4:	d910      	bls.n	80071e8 <UART_SetConfig+0x5c8>
 80071c6:	6a3b      	ldr	r3, [r7, #32]
 80071c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80071cc:	d20c      	bcs.n	80071e8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80071ce:	6a3b      	ldr	r3, [r7, #32]
 80071d0:	b29a      	uxth	r2, r3
 80071d2:	697b      	ldr	r3, [r7, #20]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	60da      	str	r2, [r3, #12]
 80071d8:	e009      	b.n	80071ee <UART_SetConfig+0x5ce>
 80071da:	bf00      	nop
 80071dc:	40008000 	.word	0x40008000
 80071e0:	00f42400 	.word	0x00f42400
 80071e4:	0800daac 	.word	0x0800daac
      }
      else
      {
        ret = HAL_ERROR;
 80071e8:	2301      	movs	r3, #1
 80071ea:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80071ee:	697b      	ldr	r3, [r7, #20]
 80071f0:	2201      	movs	r2, #1
 80071f2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80071f6:	697b      	ldr	r3, [r7, #20]
 80071f8:	2201      	movs	r2, #1
 80071fa:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80071fe:	697b      	ldr	r3, [r7, #20]
 8007200:	2200      	movs	r2, #0
 8007202:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8007204:	697b      	ldr	r3, [r7, #20]
 8007206:	2200      	movs	r2, #0
 8007208:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800720a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800720e:	4618      	mov	r0, r3
 8007210:	3730      	adds	r7, #48	; 0x30
 8007212:	46bd      	mov	sp, r7
 8007214:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007218 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007218:	b480      	push	{r7}
 800721a:	b083      	sub	sp, #12
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007224:	f003 0301 	and.w	r3, r3, #1
 8007228:	2b00      	cmp	r3, #0
 800722a:	d00a      	beq.n	8007242 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	685b      	ldr	r3, [r3, #4]
 8007232:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	430a      	orrs	r2, r1
 8007240:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007246:	f003 0302 	and.w	r3, r3, #2
 800724a:	2b00      	cmp	r3, #0
 800724c:	d00a      	beq.n	8007264 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	685b      	ldr	r3, [r3, #4]
 8007254:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	430a      	orrs	r2, r1
 8007262:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007268:	f003 0304 	and.w	r3, r3, #4
 800726c:	2b00      	cmp	r3, #0
 800726e:	d00a      	beq.n	8007286 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	685b      	ldr	r3, [r3, #4]
 8007276:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	430a      	orrs	r2, r1
 8007284:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800728a:	f003 0308 	and.w	r3, r3, #8
 800728e:	2b00      	cmp	r3, #0
 8007290:	d00a      	beq.n	80072a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	685b      	ldr	r3, [r3, #4]
 8007298:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	430a      	orrs	r2, r1
 80072a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072ac:	f003 0310 	and.w	r3, r3, #16
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d00a      	beq.n	80072ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	689b      	ldr	r3, [r3, #8]
 80072ba:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	430a      	orrs	r2, r1
 80072c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072ce:	f003 0320 	and.w	r3, r3, #32
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d00a      	beq.n	80072ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	689b      	ldr	r3, [r3, #8]
 80072dc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	430a      	orrs	r2, r1
 80072ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d01a      	beq.n	800732e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	685b      	ldr	r3, [r3, #4]
 80072fe:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	430a      	orrs	r2, r1
 800730c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007312:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007316:	d10a      	bne.n	800732e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	685b      	ldr	r3, [r3, #4]
 800731e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	430a      	orrs	r2, r1
 800732c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007332:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007336:	2b00      	cmp	r3, #0
 8007338:	d00a      	beq.n	8007350 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	685b      	ldr	r3, [r3, #4]
 8007340:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	430a      	orrs	r2, r1
 800734e:	605a      	str	r2, [r3, #4]
  }
}
 8007350:	bf00      	nop
 8007352:	370c      	adds	r7, #12
 8007354:	46bd      	mov	sp, r7
 8007356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735a:	4770      	bx	lr

0800735c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800735c:	b580      	push	{r7, lr}
 800735e:	b086      	sub	sp, #24
 8007360:	af02      	add	r7, sp, #8
 8007362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2200      	movs	r2, #0
 8007368:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800736c:	f7fb fc92 	bl	8002c94 <HAL_GetTick>
 8007370:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f003 0308 	and.w	r3, r3, #8
 800737c:	2b08      	cmp	r3, #8
 800737e:	d10e      	bne.n	800739e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007380:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007384:	9300      	str	r3, [sp, #0]
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	2200      	movs	r2, #0
 800738a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800738e:	6878      	ldr	r0, [r7, #4]
 8007390:	f000 f82f 	bl	80073f2 <UART_WaitOnFlagUntilTimeout>
 8007394:	4603      	mov	r3, r0
 8007396:	2b00      	cmp	r3, #0
 8007398:	d001      	beq.n	800739e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800739a:	2303      	movs	r3, #3
 800739c:	e025      	b.n	80073ea <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f003 0304 	and.w	r3, r3, #4
 80073a8:	2b04      	cmp	r3, #4
 80073aa:	d10e      	bne.n	80073ca <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80073ac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80073b0:	9300      	str	r3, [sp, #0]
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	2200      	movs	r2, #0
 80073b6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80073ba:	6878      	ldr	r0, [r7, #4]
 80073bc:	f000 f819 	bl	80073f2 <UART_WaitOnFlagUntilTimeout>
 80073c0:	4603      	mov	r3, r0
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d001      	beq.n	80073ca <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80073c6:	2303      	movs	r3, #3
 80073c8:	e00f      	b.n	80073ea <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2220      	movs	r2, #32
 80073ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2220      	movs	r2, #32
 80073d6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2200      	movs	r2, #0
 80073de:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2200      	movs	r2, #0
 80073e4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80073e8:	2300      	movs	r3, #0
}
 80073ea:	4618      	mov	r0, r3
 80073ec:	3710      	adds	r7, #16
 80073ee:	46bd      	mov	sp, r7
 80073f0:	bd80      	pop	{r7, pc}

080073f2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80073f2:	b580      	push	{r7, lr}
 80073f4:	b09c      	sub	sp, #112	; 0x70
 80073f6:	af00      	add	r7, sp, #0
 80073f8:	60f8      	str	r0, [r7, #12]
 80073fa:	60b9      	str	r1, [r7, #8]
 80073fc:	603b      	str	r3, [r7, #0]
 80073fe:	4613      	mov	r3, r2
 8007400:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007402:	e0a9      	b.n	8007558 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007404:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007406:	f1b3 3fff 	cmp.w	r3, #4294967295
 800740a:	f000 80a5 	beq.w	8007558 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800740e:	f7fb fc41 	bl	8002c94 <HAL_GetTick>
 8007412:	4602      	mov	r2, r0
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	1ad3      	subs	r3, r2, r3
 8007418:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800741a:	429a      	cmp	r2, r3
 800741c:	d302      	bcc.n	8007424 <UART_WaitOnFlagUntilTimeout+0x32>
 800741e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007420:	2b00      	cmp	r3, #0
 8007422:	d140      	bne.n	80074a6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800742a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800742c:	e853 3f00 	ldrex	r3, [r3]
 8007430:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007432:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007434:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007438:	667b      	str	r3, [r7, #100]	; 0x64
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	461a      	mov	r2, r3
 8007440:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007442:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007444:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007446:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007448:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800744a:	e841 2300 	strex	r3, r2, [r1]
 800744e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007450:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007452:	2b00      	cmp	r3, #0
 8007454:	d1e6      	bne.n	8007424 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	3308      	adds	r3, #8
 800745c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800745e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007460:	e853 3f00 	ldrex	r3, [r3]
 8007464:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007466:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007468:	f023 0301 	bic.w	r3, r3, #1
 800746c:	663b      	str	r3, [r7, #96]	; 0x60
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	3308      	adds	r3, #8
 8007474:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007476:	64ba      	str	r2, [r7, #72]	; 0x48
 8007478:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800747a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800747c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800747e:	e841 2300 	strex	r3, r2, [r1]
 8007482:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007484:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007486:	2b00      	cmp	r3, #0
 8007488:	d1e5      	bne.n	8007456 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	2220      	movs	r2, #32
 800748e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	2220      	movs	r2, #32
 8007496:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	2200      	movs	r2, #0
 800749e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80074a2:	2303      	movs	r3, #3
 80074a4:	e069      	b.n	800757a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f003 0304 	and.w	r3, r3, #4
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d051      	beq.n	8007558 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	69db      	ldr	r3, [r3, #28]
 80074ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80074be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80074c2:	d149      	bne.n	8007558 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80074cc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074d6:	e853 3f00 	ldrex	r3, [r3]
 80074da:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80074dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074de:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80074e2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	461a      	mov	r2, r3
 80074ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80074ec:	637b      	str	r3, [r7, #52]	; 0x34
 80074ee:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074f0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80074f2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80074f4:	e841 2300 	strex	r3, r2, [r1]
 80074f8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80074fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d1e6      	bne.n	80074ce <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	3308      	adds	r3, #8
 8007506:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007508:	697b      	ldr	r3, [r7, #20]
 800750a:	e853 3f00 	ldrex	r3, [r3]
 800750e:	613b      	str	r3, [r7, #16]
   return(result);
 8007510:	693b      	ldr	r3, [r7, #16]
 8007512:	f023 0301 	bic.w	r3, r3, #1
 8007516:	66bb      	str	r3, [r7, #104]	; 0x68
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	3308      	adds	r3, #8
 800751e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007520:	623a      	str	r2, [r7, #32]
 8007522:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007524:	69f9      	ldr	r1, [r7, #28]
 8007526:	6a3a      	ldr	r2, [r7, #32]
 8007528:	e841 2300 	strex	r3, r2, [r1]
 800752c:	61bb      	str	r3, [r7, #24]
   return(result);
 800752e:	69bb      	ldr	r3, [r7, #24]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d1e5      	bne.n	8007500 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	2220      	movs	r2, #32
 8007538:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	2220      	movs	r2, #32
 8007540:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	2220      	movs	r2, #32
 8007548:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	2200      	movs	r2, #0
 8007550:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8007554:	2303      	movs	r3, #3
 8007556:	e010      	b.n	800757a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	69da      	ldr	r2, [r3, #28]
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	4013      	ands	r3, r2
 8007562:	68ba      	ldr	r2, [r7, #8]
 8007564:	429a      	cmp	r2, r3
 8007566:	bf0c      	ite	eq
 8007568:	2301      	moveq	r3, #1
 800756a:	2300      	movne	r3, #0
 800756c:	b2db      	uxtb	r3, r3
 800756e:	461a      	mov	r2, r3
 8007570:	79fb      	ldrb	r3, [r7, #7]
 8007572:	429a      	cmp	r2, r3
 8007574:	f43f af46 	beq.w	8007404 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007578:	2300      	movs	r3, #0
}
 800757a:	4618      	mov	r0, r3
 800757c:	3770      	adds	r7, #112	; 0x70
 800757e:	46bd      	mov	sp, r7
 8007580:	bd80      	pop	{r7, pc}
	...

08007584 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007584:	b480      	push	{r7}
 8007586:	b0a3      	sub	sp, #140	; 0x8c
 8007588:	af00      	add	r7, sp, #0
 800758a:	60f8      	str	r0, [r7, #12]
 800758c:	60b9      	str	r1, [r7, #8]
 800758e:	4613      	mov	r3, r2
 8007590:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	68ba      	ldr	r2, [r7, #8]
 8007596:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	88fa      	ldrh	r2, [r7, #6]
 800759c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	88fa      	ldrh	r2, [r7, #6]
 80075a4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	2200      	movs	r2, #0
 80075ac:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	689b      	ldr	r3, [r3, #8]
 80075b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075b6:	d10e      	bne.n	80075d6 <UART_Start_Receive_IT+0x52>
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	691b      	ldr	r3, [r3, #16]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d105      	bne.n	80075cc <UART_Start_Receive_IT+0x48>
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	f240 12ff 	movw	r2, #511	; 0x1ff
 80075c6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80075ca:	e02d      	b.n	8007628 <UART_Start_Receive_IT+0xa4>
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	22ff      	movs	r2, #255	; 0xff
 80075d0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80075d4:	e028      	b.n	8007628 <UART_Start_Receive_IT+0xa4>
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	689b      	ldr	r3, [r3, #8]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d10d      	bne.n	80075fa <UART_Start_Receive_IT+0x76>
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	691b      	ldr	r3, [r3, #16]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d104      	bne.n	80075f0 <UART_Start_Receive_IT+0x6c>
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	22ff      	movs	r2, #255	; 0xff
 80075ea:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80075ee:	e01b      	b.n	8007628 <UART_Start_Receive_IT+0xa4>
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	227f      	movs	r2, #127	; 0x7f
 80075f4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80075f8:	e016      	b.n	8007628 <UART_Start_Receive_IT+0xa4>
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	689b      	ldr	r3, [r3, #8]
 80075fe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007602:	d10d      	bne.n	8007620 <UART_Start_Receive_IT+0x9c>
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	691b      	ldr	r3, [r3, #16]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d104      	bne.n	8007616 <UART_Start_Receive_IT+0x92>
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	227f      	movs	r2, #127	; 0x7f
 8007610:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007614:	e008      	b.n	8007628 <UART_Start_Receive_IT+0xa4>
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	223f      	movs	r2, #63	; 0x3f
 800761a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800761e:	e003      	b.n	8007628 <UART_Start_Receive_IT+0xa4>
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	2200      	movs	r2, #0
 8007624:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	2200      	movs	r2, #0
 800762c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	2222      	movs	r2, #34	; 0x22
 8007634:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	3308      	adds	r3, #8
 800763e:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007640:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007642:	e853 3f00 	ldrex	r3, [r3]
 8007646:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8007648:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800764a:	f043 0301 	orr.w	r3, r3, #1
 800764e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	3308      	adds	r3, #8
 8007658:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800765c:	673a      	str	r2, [r7, #112]	; 0x70
 800765e:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007660:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8007662:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8007664:	e841 2300 	strex	r3, r2, [r1]
 8007668:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 800766a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800766c:	2b00      	cmp	r3, #0
 800766e:	d1e3      	bne.n	8007638 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007674:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007678:	d153      	bne.n	8007722 <UART_Start_Receive_IT+0x19e>
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007680:	88fa      	ldrh	r2, [r7, #6]
 8007682:	429a      	cmp	r2, r3
 8007684:	d34d      	bcc.n	8007722 <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	689b      	ldr	r3, [r3, #8]
 800768a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800768e:	d107      	bne.n	80076a0 <UART_Start_Receive_IT+0x11c>
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	691b      	ldr	r3, [r3, #16]
 8007694:	2b00      	cmp	r3, #0
 8007696:	d103      	bne.n	80076a0 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	4a4b      	ldr	r2, [pc, #300]	; (80077c8 <UART_Start_Receive_IT+0x244>)
 800769c:	671a      	str	r2, [r3, #112]	; 0x70
 800769e:	e002      	b.n	80076a6 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	4a4a      	ldr	r2, [pc, #296]	; (80077cc <UART_Start_Receive_IT+0x248>)
 80076a4:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	2200      	movs	r2, #0
 80076aa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	691b      	ldr	r3, [r3, #16]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d01a      	beq.n	80076ec <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80076be:	e853 3f00 	ldrex	r3, [r3]
 80076c2:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80076c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80076c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80076ca:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	461a      	mov	r2, r3
 80076d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80076d8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80076da:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076dc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80076de:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80076e0:	e841 2300 	strex	r3, r2, [r1]
 80076e4:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80076e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d1e4      	bne.n	80076b6 <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	3308      	adds	r3, #8
 80076f2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076f6:	e853 3f00 	ldrex	r3, [r3]
 80076fa:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80076fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007702:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	3308      	adds	r3, #8
 800770a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800770c:	64ba      	str	r2, [r7, #72]	; 0x48
 800770e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007710:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007712:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007714:	e841 2300 	strex	r3, r2, [r1]
 8007718:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800771a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800771c:	2b00      	cmp	r3, #0
 800771e:	d1e5      	bne.n	80076ec <UART_Start_Receive_IT+0x168>
 8007720:	e04a      	b.n	80077b8 <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	689b      	ldr	r3, [r3, #8]
 8007726:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800772a:	d107      	bne.n	800773c <UART_Start_Receive_IT+0x1b8>
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	691b      	ldr	r3, [r3, #16]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d103      	bne.n	800773c <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	4a26      	ldr	r2, [pc, #152]	; (80077d0 <UART_Start_Receive_IT+0x24c>)
 8007738:	671a      	str	r2, [r3, #112]	; 0x70
 800773a:	e002      	b.n	8007742 <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	4a25      	ldr	r2, [pc, #148]	; (80077d4 <UART_Start_Receive_IT+0x250>)
 8007740:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	2200      	movs	r2, #0
 8007746:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	691b      	ldr	r3, [r3, #16]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d019      	beq.n	8007786 <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007758:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800775a:	e853 3f00 	ldrex	r3, [r3]
 800775e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007762:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8007766:	677b      	str	r3, [r7, #116]	; 0x74
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	461a      	mov	r2, r3
 800776e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007770:	637b      	str	r3, [r7, #52]	; 0x34
 8007772:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007774:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007776:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007778:	e841 2300 	strex	r3, r2, [r1]
 800777c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800777e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007780:	2b00      	cmp	r3, #0
 8007782:	d1e6      	bne.n	8007752 <UART_Start_Receive_IT+0x1ce>
 8007784:	e018      	b.n	80077b8 <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800778c:	697b      	ldr	r3, [r7, #20]
 800778e:	e853 3f00 	ldrex	r3, [r3]
 8007792:	613b      	str	r3, [r7, #16]
   return(result);
 8007794:	693b      	ldr	r3, [r7, #16]
 8007796:	f043 0320 	orr.w	r3, r3, #32
 800779a:	67bb      	str	r3, [r7, #120]	; 0x78
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	461a      	mov	r2, r3
 80077a2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80077a4:	623b      	str	r3, [r7, #32]
 80077a6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077a8:	69f9      	ldr	r1, [r7, #28]
 80077aa:	6a3a      	ldr	r2, [r7, #32]
 80077ac:	e841 2300 	strex	r3, r2, [r1]
 80077b0:	61bb      	str	r3, [r7, #24]
   return(result);
 80077b2:	69bb      	ldr	r3, [r7, #24]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d1e6      	bne.n	8007786 <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 80077b8:	2300      	movs	r3, #0
}
 80077ba:	4618      	mov	r0, r3
 80077bc:	378c      	adds	r7, #140	; 0x8c
 80077be:	46bd      	mov	sp, r7
 80077c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c4:	4770      	bx	lr
 80077c6:	bf00      	nop
 80077c8:	08007ee1 	.word	0x08007ee1
 80077cc:	08007be9 	.word	0x08007be9
 80077d0:	08007a87 	.word	0x08007a87
 80077d4:	08007927 	.word	0x08007927

080077d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80077d8:	b480      	push	{r7}
 80077da:	b095      	sub	sp, #84	; 0x54
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077e8:	e853 3f00 	ldrex	r3, [r3]
 80077ec:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80077ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077f0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80077f4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	461a      	mov	r2, r3
 80077fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80077fe:	643b      	str	r3, [r7, #64]	; 0x40
 8007800:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007802:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007804:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007806:	e841 2300 	strex	r3, r2, [r1]
 800780a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800780c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800780e:	2b00      	cmp	r3, #0
 8007810:	d1e6      	bne.n	80077e0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	3308      	adds	r3, #8
 8007818:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800781a:	6a3b      	ldr	r3, [r7, #32]
 800781c:	e853 3f00 	ldrex	r3, [r3]
 8007820:	61fb      	str	r3, [r7, #28]
   return(result);
 8007822:	69fb      	ldr	r3, [r7, #28]
 8007824:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007828:	f023 0301 	bic.w	r3, r3, #1
 800782c:	64bb      	str	r3, [r7, #72]	; 0x48
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	3308      	adds	r3, #8
 8007834:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007836:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007838:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800783a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800783c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800783e:	e841 2300 	strex	r3, r2, [r1]
 8007842:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007846:	2b00      	cmp	r3, #0
 8007848:	d1e3      	bne.n	8007812 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800784e:	2b01      	cmp	r3, #1
 8007850:	d118      	bne.n	8007884 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	e853 3f00 	ldrex	r3, [r3]
 800785e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007860:	68bb      	ldr	r3, [r7, #8]
 8007862:	f023 0310 	bic.w	r3, r3, #16
 8007866:	647b      	str	r3, [r7, #68]	; 0x44
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	461a      	mov	r2, r3
 800786e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007870:	61bb      	str	r3, [r7, #24]
 8007872:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007874:	6979      	ldr	r1, [r7, #20]
 8007876:	69ba      	ldr	r2, [r7, #24]
 8007878:	e841 2300 	strex	r3, r2, [r1]
 800787c:	613b      	str	r3, [r7, #16]
   return(result);
 800787e:	693b      	ldr	r3, [r7, #16]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d1e6      	bne.n	8007852 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2220      	movs	r2, #32
 8007888:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2200      	movs	r2, #0
 8007890:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2200      	movs	r2, #0
 8007896:	671a      	str	r2, [r3, #112]	; 0x70
}
 8007898:	bf00      	nop
 800789a:	3754      	adds	r7, #84	; 0x54
 800789c:	46bd      	mov	sp, r7
 800789e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a2:	4770      	bx	lr

080078a4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b084      	sub	sp, #16
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078b0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	2200      	movs	r2, #0
 80078b6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	2200      	movs	r2, #0
 80078be:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80078c2:	68f8      	ldr	r0, [r7, #12]
 80078c4:	f7ff f996 	bl	8006bf4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80078c8:	bf00      	nop
 80078ca:	3710      	adds	r7, #16
 80078cc:	46bd      	mov	sp, r7
 80078ce:	bd80      	pop	{r7, pc}

080078d0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b088      	sub	sp, #32
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	e853 3f00 	ldrex	r3, [r3]
 80078e4:	60bb      	str	r3, [r7, #8]
   return(result);
 80078e6:	68bb      	ldr	r3, [r7, #8]
 80078e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80078ec:	61fb      	str	r3, [r7, #28]
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	461a      	mov	r2, r3
 80078f4:	69fb      	ldr	r3, [r7, #28]
 80078f6:	61bb      	str	r3, [r7, #24]
 80078f8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078fa:	6979      	ldr	r1, [r7, #20]
 80078fc:	69ba      	ldr	r2, [r7, #24]
 80078fe:	e841 2300 	strex	r3, r2, [r1]
 8007902:	613b      	str	r3, [r7, #16]
   return(result);
 8007904:	693b      	ldr	r3, [r7, #16]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d1e6      	bne.n	80078d8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	2220      	movs	r2, #32
 800790e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2200      	movs	r2, #0
 8007916:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007918:	6878      	ldr	r0, [r7, #4]
 800791a:	f7ff f961 	bl	8006be0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800791e:	bf00      	nop
 8007920:	3720      	adds	r7, #32
 8007922:	46bd      	mov	sp, r7
 8007924:	bd80      	pop	{r7, pc}

08007926 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007926:	b580      	push	{r7, lr}
 8007928:	b096      	sub	sp, #88	; 0x58
 800792a:	af00      	add	r7, sp, #0
 800792c:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8007934:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800793e:	2b22      	cmp	r3, #34	; 0x22
 8007940:	f040 8095 	bne.w	8007a6e <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800794a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800794e:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8007952:	b2d9      	uxtb	r1, r3
 8007954:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8007958:	b2da      	uxtb	r2, r3
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800795e:	400a      	ands	r2, r1
 8007960:	b2d2      	uxtb	r2, r2
 8007962:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007968:	1c5a      	adds	r2, r3, #1
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007974:	b29b      	uxth	r3, r3
 8007976:	3b01      	subs	r3, #1
 8007978:	b29a      	uxth	r2, r3
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007986:	b29b      	uxth	r3, r3
 8007988:	2b00      	cmp	r3, #0
 800798a:	d178      	bne.n	8007a7e <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007992:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007994:	e853 3f00 	ldrex	r3, [r3]
 8007998:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800799a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800799c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80079a0:	653b      	str	r3, [r7, #80]	; 0x50
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	461a      	mov	r2, r3
 80079a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80079aa:	647b      	str	r3, [r7, #68]	; 0x44
 80079ac:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079ae:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80079b0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80079b2:	e841 2300 	strex	r3, r2, [r1]
 80079b6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80079b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d1e6      	bne.n	800798c <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	3308      	adds	r3, #8
 80079c4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079c8:	e853 3f00 	ldrex	r3, [r3]
 80079cc:	623b      	str	r3, [r7, #32]
   return(result);
 80079ce:	6a3b      	ldr	r3, [r7, #32]
 80079d0:	f023 0301 	bic.w	r3, r3, #1
 80079d4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	3308      	adds	r3, #8
 80079dc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80079de:	633a      	str	r2, [r7, #48]	; 0x30
 80079e0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079e2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80079e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80079e6:	e841 2300 	strex	r3, r2, [r1]
 80079ea:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80079ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d1e5      	bne.n	80079be <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	2220      	movs	r2, #32
 80079f6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2200      	movs	r2, #0
 80079fe:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007a04:	2b01      	cmp	r3, #1
 8007a06:	d12e      	bne.n	8007a66 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a14:	693b      	ldr	r3, [r7, #16]
 8007a16:	e853 3f00 	ldrex	r3, [r3]
 8007a1a:	60fb      	str	r3, [r7, #12]
   return(result);
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	f023 0310 	bic.w	r3, r3, #16
 8007a22:	64bb      	str	r3, [r7, #72]	; 0x48
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	461a      	mov	r2, r3
 8007a2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007a2c:	61fb      	str	r3, [r7, #28]
 8007a2e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a30:	69b9      	ldr	r1, [r7, #24]
 8007a32:	69fa      	ldr	r2, [r7, #28]
 8007a34:	e841 2300 	strex	r3, r2, [r1]
 8007a38:	617b      	str	r3, [r7, #20]
   return(result);
 8007a3a:	697b      	ldr	r3, [r7, #20]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d1e6      	bne.n	8007a0e <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	69db      	ldr	r3, [r3, #28]
 8007a46:	f003 0310 	and.w	r3, r3, #16
 8007a4a:	2b10      	cmp	r3, #16
 8007a4c:	d103      	bne.n	8007a56 <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	2210      	movs	r2, #16
 8007a54:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007a5c:	4619      	mov	r1, r3
 8007a5e:	6878      	ldr	r0, [r7, #4]
 8007a60:	f7ff f8d2 	bl	8006c08 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007a64:	e00b      	b.n	8007a7e <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8007a66:	6878      	ldr	r0, [r7, #4]
 8007a68:	f7fa f8d0 	bl	8001c0c <HAL_UART_RxCpltCallback>
}
 8007a6c:	e007      	b.n	8007a7e <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	699a      	ldr	r2, [r3, #24]
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	f042 0208 	orr.w	r2, r2, #8
 8007a7c:	619a      	str	r2, [r3, #24]
}
 8007a7e:	bf00      	nop
 8007a80:	3758      	adds	r7, #88	; 0x58
 8007a82:	46bd      	mov	sp, r7
 8007a84:	bd80      	pop	{r7, pc}

08007a86 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007a86:	b580      	push	{r7, lr}
 8007a88:	b096      	sub	sp, #88	; 0x58
 8007a8a:	af00      	add	r7, sp, #0
 8007a8c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8007a94:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a9e:	2b22      	cmp	r3, #34	; 0x22
 8007aa0:	f040 8095 	bne.w	8007bce <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aaa:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ab2:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8007ab4:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8007ab8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8007abc:	4013      	ands	r3, r2
 8007abe:	b29a      	uxth	r2, r3
 8007ac0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007ac2:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ac8:	1c9a      	adds	r2, r3, #2
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007ad4:	b29b      	uxth	r3, r3
 8007ad6:	3b01      	subs	r3, #1
 8007ad8:	b29a      	uxth	r2, r3
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007ae6:	b29b      	uxth	r3, r3
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d178      	bne.n	8007bde <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007af2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007af4:	e853 3f00 	ldrex	r3, [r3]
 8007af8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007afa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007afc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007b00:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	461a      	mov	r2, r3
 8007b08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b0a:	643b      	str	r3, [r7, #64]	; 0x40
 8007b0c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b0e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007b10:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007b12:	e841 2300 	strex	r3, r2, [r1]
 8007b16:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007b18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d1e6      	bne.n	8007aec <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	3308      	adds	r3, #8
 8007b24:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b26:	6a3b      	ldr	r3, [r7, #32]
 8007b28:	e853 3f00 	ldrex	r3, [r3]
 8007b2c:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b2e:	69fb      	ldr	r3, [r7, #28]
 8007b30:	f023 0301 	bic.w	r3, r3, #1
 8007b34:	64bb      	str	r3, [r7, #72]	; 0x48
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	3308      	adds	r3, #8
 8007b3c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007b3e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007b40:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b42:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007b44:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007b46:	e841 2300 	strex	r3, r2, [r1]
 8007b4a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d1e5      	bne.n	8007b1e <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	2220      	movs	r2, #32
 8007b56:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007b64:	2b01      	cmp	r3, #1
 8007b66:	d12e      	bne.n	8007bc6 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	e853 3f00 	ldrex	r3, [r3]
 8007b7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	f023 0310 	bic.w	r3, r3, #16
 8007b82:	647b      	str	r3, [r7, #68]	; 0x44
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	461a      	mov	r2, r3
 8007b8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007b8c:	61bb      	str	r3, [r7, #24]
 8007b8e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b90:	6979      	ldr	r1, [r7, #20]
 8007b92:	69ba      	ldr	r2, [r7, #24]
 8007b94:	e841 2300 	strex	r3, r2, [r1]
 8007b98:	613b      	str	r3, [r7, #16]
   return(result);
 8007b9a:	693b      	ldr	r3, [r7, #16]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d1e6      	bne.n	8007b6e <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	69db      	ldr	r3, [r3, #28]
 8007ba6:	f003 0310 	and.w	r3, r3, #16
 8007baa:	2b10      	cmp	r3, #16
 8007bac:	d103      	bne.n	8007bb6 <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	2210      	movs	r2, #16
 8007bb4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007bbc:	4619      	mov	r1, r3
 8007bbe:	6878      	ldr	r0, [r7, #4]
 8007bc0:	f7ff f822 	bl	8006c08 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007bc4:	e00b      	b.n	8007bde <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8007bc6:	6878      	ldr	r0, [r7, #4]
 8007bc8:	f7fa f820 	bl	8001c0c <HAL_UART_RxCpltCallback>
}
 8007bcc:	e007      	b.n	8007bde <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	699a      	ldr	r2, [r3, #24]
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f042 0208 	orr.w	r2, r2, #8
 8007bdc:	619a      	str	r2, [r3, #24]
}
 8007bde:	bf00      	nop
 8007be0:	3758      	adds	r7, #88	; 0x58
 8007be2:	46bd      	mov	sp, r7
 8007be4:	bd80      	pop	{r7, pc}
	...

08007be8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b0a6      	sub	sp, #152	; 0x98
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8007bf6:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	69db      	ldr	r3, [r3, #28]
 8007c00:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	689b      	ldr	r3, [r3, #8]
 8007c14:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c1e:	2b22      	cmp	r3, #34	; 0x22
 8007c20:	f040 814f 	bne.w	8007ec2 <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007c2a:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007c2e:	e0f6      	b.n	8007e1e <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c36:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007c3a:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8007c3e:	b2d9      	uxtb	r1, r3
 8007c40:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8007c44:	b2da      	uxtb	r2, r3
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c4a:	400a      	ands	r2, r1
 8007c4c:	b2d2      	uxtb	r2, r2
 8007c4e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c54:	1c5a      	adds	r2, r3, #1
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007c60:	b29b      	uxth	r3, r3
 8007c62:	3b01      	subs	r3, #1
 8007c64:	b29a      	uxth	r2, r3
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	69db      	ldr	r3, [r3, #28]
 8007c72:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007c76:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007c7a:	f003 0307 	and.w	r3, r3, #7
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d053      	beq.n	8007d2a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007c82:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007c86:	f003 0301 	and.w	r3, r3, #1
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d011      	beq.n	8007cb2 <UART_RxISR_8BIT_FIFOEN+0xca>
 8007c8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007c92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d00b      	beq.n	8007cb2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	2201      	movs	r2, #1
 8007ca0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007ca8:	f043 0201 	orr.w	r2, r3, #1
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007cb2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007cb6:	f003 0302 	and.w	r3, r3, #2
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d011      	beq.n	8007ce2 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8007cbe:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007cc2:	f003 0301 	and.w	r3, r3, #1
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d00b      	beq.n	8007ce2 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	2202      	movs	r2, #2
 8007cd0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007cd8:	f043 0204 	orr.w	r2, r3, #4
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007ce2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007ce6:	f003 0304 	and.w	r3, r3, #4
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d011      	beq.n	8007d12 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8007cee:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007cf2:	f003 0301 	and.w	r3, r3, #1
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d00b      	beq.n	8007d12 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	2204      	movs	r2, #4
 8007d00:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007d08:	f043 0202 	orr.w	r2, r3, #2
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d006      	beq.n	8007d2a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007d1c:	6878      	ldr	r0, [r7, #4]
 8007d1e:	f7fe ff69 	bl	8006bf4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	2200      	movs	r2, #0
 8007d26:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007d30:	b29b      	uxth	r3, r3
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d173      	bne.n	8007e1e <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d3c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007d3e:	e853 3f00 	ldrex	r3, [r3]
 8007d42:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8007d44:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007d46:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007d4a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	461a      	mov	r2, r3
 8007d54:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007d58:	66bb      	str	r3, [r7, #104]	; 0x68
 8007d5a:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d5c:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8007d5e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007d60:	e841 2300 	strex	r3, r2, [r1]
 8007d64:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8007d66:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d1e4      	bne.n	8007d36 <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	3308      	adds	r3, #8
 8007d72:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d74:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007d76:	e853 3f00 	ldrex	r3, [r3]
 8007d7a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8007d7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d7e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007d82:	f023 0301 	bic.w	r3, r3, #1
 8007d86:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	3308      	adds	r3, #8
 8007d8e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8007d90:	657a      	str	r2, [r7, #84]	; 0x54
 8007d92:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d94:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007d96:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007d98:	e841 2300 	strex	r3, r2, [r1]
 8007d9c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007d9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d1e3      	bne.n	8007d6c <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2220      	movs	r2, #32
 8007da8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2200      	movs	r2, #0
 8007db0:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007db6:	2b01      	cmp	r3, #1
 8007db8:	d12e      	bne.n	8007e18 <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	2200      	movs	r2, #0
 8007dbe:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007dc8:	e853 3f00 	ldrex	r3, [r3]
 8007dcc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007dce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dd0:	f023 0310 	bic.w	r3, r3, #16
 8007dd4:	67bb      	str	r3, [r7, #120]	; 0x78
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	461a      	mov	r2, r3
 8007ddc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007dde:	643b      	str	r3, [r7, #64]	; 0x40
 8007de0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007de2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007de4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007de6:	e841 2300 	strex	r3, r2, [r1]
 8007dea:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007dec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d1e6      	bne.n	8007dc0 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	69db      	ldr	r3, [r3, #28]
 8007df8:	f003 0310 	and.w	r3, r3, #16
 8007dfc:	2b10      	cmp	r3, #16
 8007dfe:	d103      	bne.n	8007e08 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	2210      	movs	r2, #16
 8007e06:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007e0e:	4619      	mov	r1, r3
 8007e10:	6878      	ldr	r0, [r7, #4]
 8007e12:	f7fe fef9 	bl	8006c08 <HAL_UARTEx_RxEventCallback>
 8007e16:	e002      	b.n	8007e1e <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8007e18:	6878      	ldr	r0, [r7, #4]
 8007e1a:	f7f9 fef7 	bl	8001c0c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007e1e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d006      	beq.n	8007e34 <UART_RxISR_8BIT_FIFOEN+0x24c>
 8007e26:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007e2a:	f003 0320 	and.w	r3, r3, #32
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	f47f aefe 	bne.w	8007c30 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007e3a:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007e3e:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d045      	beq.n	8007ed2 <UART_RxISR_8BIT_FIFOEN+0x2ea>
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007e4c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8007e50:	429a      	cmp	r2, r3
 8007e52:	d23e      	bcs.n	8007ed2 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	3308      	adds	r3, #8
 8007e5a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e5c:	6a3b      	ldr	r3, [r7, #32]
 8007e5e:	e853 3f00 	ldrex	r3, [r3]
 8007e62:	61fb      	str	r3, [r7, #28]
   return(result);
 8007e64:	69fb      	ldr	r3, [r7, #28]
 8007e66:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007e6a:	673b      	str	r3, [r7, #112]	; 0x70
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	3308      	adds	r3, #8
 8007e72:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8007e74:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007e76:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e78:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007e7a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007e7c:	e841 2300 	strex	r3, r2, [r1]
 8007e80:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d1e5      	bne.n	8007e54 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	4a14      	ldr	r2, [pc, #80]	; (8007edc <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 8007e8c:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	e853 3f00 	ldrex	r3, [r3]
 8007e9a:	60bb      	str	r3, [r7, #8]
   return(result);
 8007e9c:	68bb      	ldr	r3, [r7, #8]
 8007e9e:	f043 0320 	orr.w	r3, r3, #32
 8007ea2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	461a      	mov	r2, r3
 8007eaa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007eac:	61bb      	str	r3, [r7, #24]
 8007eae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eb0:	6979      	ldr	r1, [r7, #20]
 8007eb2:	69ba      	ldr	r2, [r7, #24]
 8007eb4:	e841 2300 	strex	r3, r2, [r1]
 8007eb8:	613b      	str	r3, [r7, #16]
   return(result);
 8007eba:	693b      	ldr	r3, [r7, #16]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d1e6      	bne.n	8007e8e <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007ec0:	e007      	b.n	8007ed2 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	699a      	ldr	r2, [r3, #24]
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	f042 0208 	orr.w	r2, r2, #8
 8007ed0:	619a      	str	r2, [r3, #24]
}
 8007ed2:	bf00      	nop
 8007ed4:	3798      	adds	r7, #152	; 0x98
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	bd80      	pop	{r7, pc}
 8007eda:	bf00      	nop
 8007edc:	08007927 	.word	0x08007927

08007ee0 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007ee0:	b580      	push	{r7, lr}
 8007ee2:	b0a8      	sub	sp, #160	; 0xa0
 8007ee4:	af00      	add	r7, sp, #0
 8007ee6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8007eee:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	69db      	ldr	r3, [r3, #28]
 8007ef8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	689b      	ldr	r3, [r3, #8]
 8007f0c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f16:	2b22      	cmp	r3, #34	; 0x22
 8007f18:	f040 8153 	bne.w	80081c2 <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007f22:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007f26:	e0fa      	b.n	800811e <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f2e:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f36:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 8007f3a:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 8007f3e:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8007f42:	4013      	ands	r3, r2
 8007f44:	b29a      	uxth	r2, r3
 8007f46:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007f4a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f50:	1c9a      	adds	r2, r3, #2
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007f5c:	b29b      	uxth	r3, r3
 8007f5e:	3b01      	subs	r3, #1
 8007f60:	b29a      	uxth	r2, r3
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	69db      	ldr	r3, [r3, #28]
 8007f6e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007f72:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007f76:	f003 0307 	and.w	r3, r3, #7
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d053      	beq.n	8008026 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007f7e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007f82:	f003 0301 	and.w	r3, r3, #1
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d011      	beq.n	8007fae <UART_RxISR_16BIT_FIFOEN+0xce>
 8007f8a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007f8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d00b      	beq.n	8007fae <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	2201      	movs	r2, #1
 8007f9c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007fa4:	f043 0201 	orr.w	r2, r3, #1
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007fae:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007fb2:	f003 0302 	and.w	r3, r3, #2
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d011      	beq.n	8007fde <UART_RxISR_16BIT_FIFOEN+0xfe>
 8007fba:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007fbe:	f003 0301 	and.w	r3, r3, #1
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d00b      	beq.n	8007fde <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	2202      	movs	r2, #2
 8007fcc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007fd4:	f043 0204 	orr.w	r2, r3, #4
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007fde:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007fe2:	f003 0304 	and.w	r3, r3, #4
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d011      	beq.n	800800e <UART_RxISR_16BIT_FIFOEN+0x12e>
 8007fea:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007fee:	f003 0301 	and.w	r3, r3, #1
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d00b      	beq.n	800800e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	2204      	movs	r2, #4
 8007ffc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008004:	f043 0202 	orr.w	r2, r3, #2
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008014:	2b00      	cmp	r3, #0
 8008016:	d006      	beq.n	8008026 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008018:	6878      	ldr	r0, [r7, #4]
 800801a:	f7fe fdeb 	bl	8006bf4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2200      	movs	r2, #0
 8008022:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800802c:	b29b      	uxth	r3, r3
 800802e:	2b00      	cmp	r3, #0
 8008030:	d175      	bne.n	800811e <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008038:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800803a:	e853 3f00 	ldrex	r3, [r3]
 800803e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008040:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008042:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008046:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	461a      	mov	r2, r3
 8008050:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008054:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008056:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008058:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800805a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800805c:	e841 2300 	strex	r3, r2, [r1]
 8008060:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008062:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008064:	2b00      	cmp	r3, #0
 8008066:	d1e4      	bne.n	8008032 <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	3308      	adds	r3, #8
 800806e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008070:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008072:	e853 3f00 	ldrex	r3, [r3]
 8008076:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008078:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800807a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800807e:	f023 0301 	bic.w	r3, r3, #1
 8008082:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	3308      	adds	r3, #8
 800808c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008090:	65ba      	str	r2, [r7, #88]	; 0x58
 8008092:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008094:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008096:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008098:	e841 2300 	strex	r3, r2, [r1]
 800809c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800809e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d1e1      	bne.n	8008068 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2220      	movs	r2, #32
 80080a8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2200      	movs	r2, #0
 80080b0:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80080b6:	2b01      	cmp	r3, #1
 80080b8:	d12e      	bne.n	8008118 <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2200      	movs	r2, #0
 80080be:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080c8:	e853 3f00 	ldrex	r3, [r3]
 80080cc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80080ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080d0:	f023 0310 	bic.w	r3, r3, #16
 80080d4:	67fb      	str	r3, [r7, #124]	; 0x7c
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	461a      	mov	r2, r3
 80080dc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80080de:	647b      	str	r3, [r7, #68]	; 0x44
 80080e0:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080e2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80080e4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80080e6:	e841 2300 	strex	r3, r2, [r1]
 80080ea:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80080ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d1e6      	bne.n	80080c0 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	69db      	ldr	r3, [r3, #28]
 80080f8:	f003 0310 	and.w	r3, r3, #16
 80080fc:	2b10      	cmp	r3, #16
 80080fe:	d103      	bne.n	8008108 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	2210      	movs	r2, #16
 8008106:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800810e:	4619      	mov	r1, r3
 8008110:	6878      	ldr	r0, [r7, #4]
 8008112:	f7fe fd79 	bl	8006c08 <HAL_UARTEx_RxEventCallback>
 8008116:	e002      	b.n	800811e <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008118:	6878      	ldr	r0, [r7, #4]
 800811a:	f7f9 fd77 	bl	8001c0c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800811e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8008122:	2b00      	cmp	r3, #0
 8008124:	d006      	beq.n	8008134 <UART_RxISR_16BIT_FIFOEN+0x254>
 8008126:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800812a:	f003 0320 	and.w	r3, r3, #32
 800812e:	2b00      	cmp	r3, #0
 8008130:	f47f aefa 	bne.w	8007f28 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800813a:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800813e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8008142:	2b00      	cmp	r3, #0
 8008144:	d045      	beq.n	80081d2 <UART_RxISR_16BIT_FIFOEN+0x2f2>
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800814c:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8008150:	429a      	cmp	r2, r3
 8008152:	d23e      	bcs.n	80081d2 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	3308      	adds	r3, #8
 800815a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800815c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800815e:	e853 3f00 	ldrex	r3, [r3]
 8008162:	623b      	str	r3, [r7, #32]
   return(result);
 8008164:	6a3b      	ldr	r3, [r7, #32]
 8008166:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800816a:	677b      	str	r3, [r7, #116]	; 0x74
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	3308      	adds	r3, #8
 8008172:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8008174:	633a      	str	r2, [r7, #48]	; 0x30
 8008176:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008178:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800817a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800817c:	e841 2300 	strex	r3, r2, [r1]
 8008180:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008182:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008184:	2b00      	cmp	r3, #0
 8008186:	d1e5      	bne.n	8008154 <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	4a14      	ldr	r2, [pc, #80]	; (80081dc <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 800818c:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008194:	693b      	ldr	r3, [r7, #16]
 8008196:	e853 3f00 	ldrex	r3, [r3]
 800819a:	60fb      	str	r3, [r7, #12]
   return(result);
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	f043 0320 	orr.w	r3, r3, #32
 80081a2:	673b      	str	r3, [r7, #112]	; 0x70
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	461a      	mov	r2, r3
 80081aa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80081ac:	61fb      	str	r3, [r7, #28]
 80081ae:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081b0:	69b9      	ldr	r1, [r7, #24]
 80081b2:	69fa      	ldr	r2, [r7, #28]
 80081b4:	e841 2300 	strex	r3, r2, [r1]
 80081b8:	617b      	str	r3, [r7, #20]
   return(result);
 80081ba:	697b      	ldr	r3, [r7, #20]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d1e6      	bne.n	800818e <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80081c0:	e007      	b.n	80081d2 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	699a      	ldr	r2, [r3, #24]
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f042 0208 	orr.w	r2, r2, #8
 80081d0:	619a      	str	r2, [r3, #24]
}
 80081d2:	bf00      	nop
 80081d4:	37a0      	adds	r7, #160	; 0xa0
 80081d6:	46bd      	mov	sp, r7
 80081d8:	bd80      	pop	{r7, pc}
 80081da:	bf00      	nop
 80081dc:	08007a87 	.word	0x08007a87

080081e0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80081e0:	b480      	push	{r7}
 80081e2:	b083      	sub	sp, #12
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80081e8:	bf00      	nop
 80081ea:	370c      	adds	r7, #12
 80081ec:	46bd      	mov	sp, r7
 80081ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f2:	4770      	bx	lr

080081f4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80081f4:	b480      	push	{r7}
 80081f6:	b083      	sub	sp, #12
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80081fc:	bf00      	nop
 80081fe:	370c      	adds	r7, #12
 8008200:	46bd      	mov	sp, r7
 8008202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008206:	4770      	bx	lr

08008208 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008208:	b480      	push	{r7}
 800820a:	b083      	sub	sp, #12
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008210:	bf00      	nop
 8008212:	370c      	adds	r7, #12
 8008214:	46bd      	mov	sp, r7
 8008216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821a:	4770      	bx	lr

0800821c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800821c:	b480      	push	{r7}
 800821e:	b085      	sub	sp, #20
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800822a:	2b01      	cmp	r3, #1
 800822c:	d101      	bne.n	8008232 <HAL_UARTEx_DisableFifoMode+0x16>
 800822e:	2302      	movs	r3, #2
 8008230:	e027      	b.n	8008282 <HAL_UARTEx_DisableFifoMode+0x66>
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2201      	movs	r2, #1
 8008236:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	2224      	movs	r2, #36	; 0x24
 800823e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	681a      	ldr	r2, [r3, #0]
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f022 0201 	bic.w	r2, r2, #1
 8008258:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008260:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	2200      	movs	r2, #0
 8008266:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	68fa      	ldr	r2, [r7, #12]
 800826e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	2220      	movs	r2, #32
 8008274:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	2200      	movs	r2, #0
 800827c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008280:	2300      	movs	r3, #0
}
 8008282:	4618      	mov	r0, r3
 8008284:	3714      	adds	r7, #20
 8008286:	46bd      	mov	sp, r7
 8008288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828c:	4770      	bx	lr

0800828e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800828e:	b580      	push	{r7, lr}
 8008290:	b084      	sub	sp, #16
 8008292:	af00      	add	r7, sp, #0
 8008294:	6078      	str	r0, [r7, #4]
 8008296:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800829e:	2b01      	cmp	r3, #1
 80082a0:	d101      	bne.n	80082a6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80082a2:	2302      	movs	r3, #2
 80082a4:	e02d      	b.n	8008302 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	2201      	movs	r2, #1
 80082aa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	2224      	movs	r2, #36	; 0x24
 80082b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	681a      	ldr	r2, [r3, #0]
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	f022 0201 	bic.w	r2, r2, #1
 80082cc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	689b      	ldr	r3, [r3, #8]
 80082d4:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	683a      	ldr	r2, [r7, #0]
 80082de:	430a      	orrs	r2, r1
 80082e0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80082e2:	6878      	ldr	r0, [r7, #4]
 80082e4:	f000 f850 	bl	8008388 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	68fa      	ldr	r2, [r7, #12]
 80082ee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	2220      	movs	r2, #32
 80082f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2200      	movs	r2, #0
 80082fc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008300:	2300      	movs	r3, #0
}
 8008302:	4618      	mov	r0, r3
 8008304:	3710      	adds	r7, #16
 8008306:	46bd      	mov	sp, r7
 8008308:	bd80      	pop	{r7, pc}

0800830a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800830a:	b580      	push	{r7, lr}
 800830c:	b084      	sub	sp, #16
 800830e:	af00      	add	r7, sp, #0
 8008310:	6078      	str	r0, [r7, #4]
 8008312:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800831a:	2b01      	cmp	r3, #1
 800831c:	d101      	bne.n	8008322 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800831e:	2302      	movs	r3, #2
 8008320:	e02d      	b.n	800837e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	2201      	movs	r2, #1
 8008326:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2224      	movs	r2, #36	; 0x24
 800832e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	681a      	ldr	r2, [r3, #0]
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	f022 0201 	bic.w	r2, r2, #1
 8008348:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	689b      	ldr	r3, [r3, #8]
 8008350:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	683a      	ldr	r2, [r7, #0]
 800835a:	430a      	orrs	r2, r1
 800835c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800835e:	6878      	ldr	r0, [r7, #4]
 8008360:	f000 f812 	bl	8008388 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	68fa      	ldr	r2, [r7, #12]
 800836a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	2220      	movs	r2, #32
 8008370:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2200      	movs	r2, #0
 8008378:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800837c:	2300      	movs	r3, #0
}
 800837e:	4618      	mov	r0, r3
 8008380:	3710      	adds	r7, #16
 8008382:	46bd      	mov	sp, r7
 8008384:	bd80      	pop	{r7, pc}
	...

08008388 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008388:	b480      	push	{r7}
 800838a:	b085      	sub	sp, #20
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008394:	2b00      	cmp	r3, #0
 8008396:	d108      	bne.n	80083aa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2201      	movs	r2, #1
 800839c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2201      	movs	r2, #1
 80083a4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80083a8:	e031      	b.n	800840e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80083aa:	2308      	movs	r3, #8
 80083ac:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80083ae:	2308      	movs	r3, #8
 80083b0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	689b      	ldr	r3, [r3, #8]
 80083b8:	0e5b      	lsrs	r3, r3, #25
 80083ba:	b2db      	uxtb	r3, r3
 80083bc:	f003 0307 	and.w	r3, r3, #7
 80083c0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	689b      	ldr	r3, [r3, #8]
 80083c8:	0f5b      	lsrs	r3, r3, #29
 80083ca:	b2db      	uxtb	r3, r3
 80083cc:	f003 0307 	and.w	r3, r3, #7
 80083d0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80083d2:	7bbb      	ldrb	r3, [r7, #14]
 80083d4:	7b3a      	ldrb	r2, [r7, #12]
 80083d6:	4911      	ldr	r1, [pc, #68]	; (800841c <UARTEx_SetNbDataToProcess+0x94>)
 80083d8:	5c8a      	ldrb	r2, [r1, r2]
 80083da:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80083de:	7b3a      	ldrb	r2, [r7, #12]
 80083e0:	490f      	ldr	r1, [pc, #60]	; (8008420 <UARTEx_SetNbDataToProcess+0x98>)
 80083e2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80083e4:	fb93 f3f2 	sdiv	r3, r3, r2
 80083e8:	b29a      	uxth	r2, r3
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80083f0:	7bfb      	ldrb	r3, [r7, #15]
 80083f2:	7b7a      	ldrb	r2, [r7, #13]
 80083f4:	4909      	ldr	r1, [pc, #36]	; (800841c <UARTEx_SetNbDataToProcess+0x94>)
 80083f6:	5c8a      	ldrb	r2, [r1, r2]
 80083f8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80083fc:	7b7a      	ldrb	r2, [r7, #13]
 80083fe:	4908      	ldr	r1, [pc, #32]	; (8008420 <UARTEx_SetNbDataToProcess+0x98>)
 8008400:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008402:	fb93 f3f2 	sdiv	r3, r3, r2
 8008406:	b29a      	uxth	r2, r3
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800840e:	bf00      	nop
 8008410:	3714      	adds	r7, #20
 8008412:	46bd      	mov	sp, r7
 8008414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008418:	4770      	bx	lr
 800841a:	bf00      	nop
 800841c:	0800dac4 	.word	0x0800dac4
 8008420:	0800dacc 	.word	0x0800dacc

08008424 <__NVIC_SetPriority>:
{
 8008424:	b480      	push	{r7}
 8008426:	b083      	sub	sp, #12
 8008428:	af00      	add	r7, sp, #0
 800842a:	4603      	mov	r3, r0
 800842c:	6039      	str	r1, [r7, #0]
 800842e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008430:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008434:	2b00      	cmp	r3, #0
 8008436:	db0a      	blt.n	800844e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008438:	683b      	ldr	r3, [r7, #0]
 800843a:	b2da      	uxtb	r2, r3
 800843c:	490c      	ldr	r1, [pc, #48]	; (8008470 <__NVIC_SetPriority+0x4c>)
 800843e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008442:	0112      	lsls	r2, r2, #4
 8008444:	b2d2      	uxtb	r2, r2
 8008446:	440b      	add	r3, r1
 8008448:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800844c:	e00a      	b.n	8008464 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	b2da      	uxtb	r2, r3
 8008452:	4908      	ldr	r1, [pc, #32]	; (8008474 <__NVIC_SetPriority+0x50>)
 8008454:	79fb      	ldrb	r3, [r7, #7]
 8008456:	f003 030f 	and.w	r3, r3, #15
 800845a:	3b04      	subs	r3, #4
 800845c:	0112      	lsls	r2, r2, #4
 800845e:	b2d2      	uxtb	r2, r2
 8008460:	440b      	add	r3, r1
 8008462:	761a      	strb	r2, [r3, #24]
}
 8008464:	bf00      	nop
 8008466:	370c      	adds	r7, #12
 8008468:	46bd      	mov	sp, r7
 800846a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846e:	4770      	bx	lr
 8008470:	e000e100 	.word	0xe000e100
 8008474:	e000ed00 	.word	0xe000ed00

08008478 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008478:	b580      	push	{r7, lr}
 800847a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800847c:	2100      	movs	r1, #0
 800847e:	f06f 0004 	mvn.w	r0, #4
 8008482:	f7ff ffcf 	bl	8008424 <__NVIC_SetPriority>
#endif
}
 8008486:	bf00      	nop
 8008488:	bd80      	pop	{r7, pc}
	...

0800848c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800848c:	b480      	push	{r7}
 800848e:	b083      	sub	sp, #12
 8008490:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008492:	f3ef 8305 	mrs	r3, IPSR
 8008496:	603b      	str	r3, [r7, #0]
  return(result);
 8008498:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800849a:	2b00      	cmp	r3, #0
 800849c:	d003      	beq.n	80084a6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800849e:	f06f 0305 	mvn.w	r3, #5
 80084a2:	607b      	str	r3, [r7, #4]
 80084a4:	e00c      	b.n	80084c0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80084a6:	4b0a      	ldr	r3, [pc, #40]	; (80084d0 <osKernelInitialize+0x44>)
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d105      	bne.n	80084ba <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80084ae:	4b08      	ldr	r3, [pc, #32]	; (80084d0 <osKernelInitialize+0x44>)
 80084b0:	2201      	movs	r2, #1
 80084b2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80084b4:	2300      	movs	r3, #0
 80084b6:	607b      	str	r3, [r7, #4]
 80084b8:	e002      	b.n	80084c0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80084ba:	f04f 33ff 	mov.w	r3, #4294967295
 80084be:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80084c0:	687b      	ldr	r3, [r7, #4]
}
 80084c2:	4618      	mov	r0, r3
 80084c4:	370c      	adds	r7, #12
 80084c6:	46bd      	mov	sp, r7
 80084c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084cc:	4770      	bx	lr
 80084ce:	bf00      	nop
 80084d0:	20000450 	.word	0x20000450

080084d4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80084d4:	b580      	push	{r7, lr}
 80084d6:	b082      	sub	sp, #8
 80084d8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80084da:	f3ef 8305 	mrs	r3, IPSR
 80084de:	603b      	str	r3, [r7, #0]
  return(result);
 80084e0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d003      	beq.n	80084ee <osKernelStart+0x1a>
    stat = osErrorISR;
 80084e6:	f06f 0305 	mvn.w	r3, #5
 80084ea:	607b      	str	r3, [r7, #4]
 80084ec:	e010      	b.n	8008510 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80084ee:	4b0b      	ldr	r3, [pc, #44]	; (800851c <osKernelStart+0x48>)
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	2b01      	cmp	r3, #1
 80084f4:	d109      	bne.n	800850a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80084f6:	f7ff ffbf 	bl	8008478 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80084fa:	4b08      	ldr	r3, [pc, #32]	; (800851c <osKernelStart+0x48>)
 80084fc:	2202      	movs	r2, #2
 80084fe:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008500:	f001 fa3c 	bl	800997c <vTaskStartScheduler>
      stat = osOK;
 8008504:	2300      	movs	r3, #0
 8008506:	607b      	str	r3, [r7, #4]
 8008508:	e002      	b.n	8008510 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800850a:	f04f 33ff 	mov.w	r3, #4294967295
 800850e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008510:	687b      	ldr	r3, [r7, #4]
}
 8008512:	4618      	mov	r0, r3
 8008514:	3708      	adds	r7, #8
 8008516:	46bd      	mov	sp, r7
 8008518:	bd80      	pop	{r7, pc}
 800851a:	bf00      	nop
 800851c:	20000450 	.word	0x20000450

08008520 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008520:	b580      	push	{r7, lr}
 8008522:	b08e      	sub	sp, #56	; 0x38
 8008524:	af04      	add	r7, sp, #16
 8008526:	60f8      	str	r0, [r7, #12]
 8008528:	60b9      	str	r1, [r7, #8]
 800852a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800852c:	2300      	movs	r3, #0
 800852e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008530:	f3ef 8305 	mrs	r3, IPSR
 8008534:	617b      	str	r3, [r7, #20]
  return(result);
 8008536:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008538:	2b00      	cmp	r3, #0
 800853a:	d17e      	bne.n	800863a <osThreadNew+0x11a>
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	2b00      	cmp	r3, #0
 8008540:	d07b      	beq.n	800863a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008542:	2380      	movs	r3, #128	; 0x80
 8008544:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008546:	2318      	movs	r3, #24
 8008548:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800854a:	2300      	movs	r3, #0
 800854c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800854e:	f04f 33ff 	mov.w	r3, #4294967295
 8008552:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d045      	beq.n	80085e6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	2b00      	cmp	r3, #0
 8008560:	d002      	beq.n	8008568 <osThreadNew+0x48>
        name = attr->name;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	699b      	ldr	r3, [r3, #24]
 800856c:	2b00      	cmp	r3, #0
 800856e:	d002      	beq.n	8008576 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	699b      	ldr	r3, [r3, #24]
 8008574:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008576:	69fb      	ldr	r3, [r7, #28]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d008      	beq.n	800858e <osThreadNew+0x6e>
 800857c:	69fb      	ldr	r3, [r7, #28]
 800857e:	2b38      	cmp	r3, #56	; 0x38
 8008580:	d805      	bhi.n	800858e <osThreadNew+0x6e>
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	685b      	ldr	r3, [r3, #4]
 8008586:	f003 0301 	and.w	r3, r3, #1
 800858a:	2b00      	cmp	r3, #0
 800858c:	d001      	beq.n	8008592 <osThreadNew+0x72>
        return (NULL);
 800858e:	2300      	movs	r3, #0
 8008590:	e054      	b.n	800863c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	695b      	ldr	r3, [r3, #20]
 8008596:	2b00      	cmp	r3, #0
 8008598:	d003      	beq.n	80085a2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	695b      	ldr	r3, [r3, #20]
 800859e:	089b      	lsrs	r3, r3, #2
 80085a0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	689b      	ldr	r3, [r3, #8]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d00e      	beq.n	80085c8 <osThreadNew+0xa8>
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	68db      	ldr	r3, [r3, #12]
 80085ae:	2bbb      	cmp	r3, #187	; 0xbb
 80085b0:	d90a      	bls.n	80085c8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d006      	beq.n	80085c8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	695b      	ldr	r3, [r3, #20]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d002      	beq.n	80085c8 <osThreadNew+0xa8>
        mem = 1;
 80085c2:	2301      	movs	r3, #1
 80085c4:	61bb      	str	r3, [r7, #24]
 80085c6:	e010      	b.n	80085ea <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	689b      	ldr	r3, [r3, #8]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d10c      	bne.n	80085ea <osThreadNew+0xca>
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	68db      	ldr	r3, [r3, #12]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d108      	bne.n	80085ea <osThreadNew+0xca>
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	691b      	ldr	r3, [r3, #16]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d104      	bne.n	80085ea <osThreadNew+0xca>
          mem = 0;
 80085e0:	2300      	movs	r3, #0
 80085e2:	61bb      	str	r3, [r7, #24]
 80085e4:	e001      	b.n	80085ea <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80085e6:	2300      	movs	r3, #0
 80085e8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80085ea:	69bb      	ldr	r3, [r7, #24]
 80085ec:	2b01      	cmp	r3, #1
 80085ee:	d110      	bne.n	8008612 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80085f4:	687a      	ldr	r2, [r7, #4]
 80085f6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80085f8:	9202      	str	r2, [sp, #8]
 80085fa:	9301      	str	r3, [sp, #4]
 80085fc:	69fb      	ldr	r3, [r7, #28]
 80085fe:	9300      	str	r3, [sp, #0]
 8008600:	68bb      	ldr	r3, [r7, #8]
 8008602:	6a3a      	ldr	r2, [r7, #32]
 8008604:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008606:	68f8      	ldr	r0, [r7, #12]
 8008608:	f001 f818 	bl	800963c <xTaskCreateStatic>
 800860c:	4603      	mov	r3, r0
 800860e:	613b      	str	r3, [r7, #16]
 8008610:	e013      	b.n	800863a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008612:	69bb      	ldr	r3, [r7, #24]
 8008614:	2b00      	cmp	r3, #0
 8008616:	d110      	bne.n	800863a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008618:	6a3b      	ldr	r3, [r7, #32]
 800861a:	b29a      	uxth	r2, r3
 800861c:	f107 0310 	add.w	r3, r7, #16
 8008620:	9301      	str	r3, [sp, #4]
 8008622:	69fb      	ldr	r3, [r7, #28]
 8008624:	9300      	str	r3, [sp, #0]
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800862a:	68f8      	ldr	r0, [r7, #12]
 800862c:	f001 f836 	bl	800969c <xTaskCreate>
 8008630:	4603      	mov	r3, r0
 8008632:	2b01      	cmp	r3, #1
 8008634:	d001      	beq.n	800863a <osThreadNew+0x11a>
            hTask = NULL;
 8008636:	2300      	movs	r3, #0
 8008638:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800863a:	693b      	ldr	r3, [r7, #16]
}
 800863c:	4618      	mov	r0, r3
 800863e:	3728      	adds	r7, #40	; 0x28
 8008640:	46bd      	mov	sp, r7
 8008642:	bd80      	pop	{r7, pc}

08008644 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008644:	b580      	push	{r7, lr}
 8008646:	b084      	sub	sp, #16
 8008648:	af00      	add	r7, sp, #0
 800864a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800864c:	f3ef 8305 	mrs	r3, IPSR
 8008650:	60bb      	str	r3, [r7, #8]
  return(result);
 8008652:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008654:	2b00      	cmp	r3, #0
 8008656:	d003      	beq.n	8008660 <osDelay+0x1c>
    stat = osErrorISR;
 8008658:	f06f 0305 	mvn.w	r3, #5
 800865c:	60fb      	str	r3, [r7, #12]
 800865e:	e007      	b.n	8008670 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008660:	2300      	movs	r3, #0
 8008662:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	2b00      	cmp	r3, #0
 8008668:	d002      	beq.n	8008670 <osDelay+0x2c>
      vTaskDelay(ticks);
 800866a:	6878      	ldr	r0, [r7, #4]
 800866c:	f001 f962 	bl	8009934 <vTaskDelay>
    }
  }

  return (stat);
 8008670:	68fb      	ldr	r3, [r7, #12]
}
 8008672:	4618      	mov	r0, r3
 8008674:	3710      	adds	r7, #16
 8008676:	46bd      	mov	sp, r7
 8008678:	bd80      	pop	{r7, pc}

0800867a <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800867a:	b580      	push	{r7, lr}
 800867c:	b08a      	sub	sp, #40	; 0x28
 800867e:	af02      	add	r7, sp, #8
 8008680:	60f8      	str	r0, [r7, #12]
 8008682:	60b9      	str	r1, [r7, #8]
 8008684:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8008686:	2300      	movs	r3, #0
 8008688:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800868a:	f3ef 8305 	mrs	r3, IPSR
 800868e:	613b      	str	r3, [r7, #16]
  return(result);
 8008690:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8008692:	2b00      	cmp	r3, #0
 8008694:	d175      	bne.n	8008782 <osSemaphoreNew+0x108>
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	2b00      	cmp	r3, #0
 800869a:	d072      	beq.n	8008782 <osSemaphoreNew+0x108>
 800869c:	68ba      	ldr	r2, [r7, #8]
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	429a      	cmp	r2, r3
 80086a2:	d86e      	bhi.n	8008782 <osSemaphoreNew+0x108>
    mem = -1;
 80086a4:	f04f 33ff 	mov.w	r3, #4294967295
 80086a8:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d015      	beq.n	80086dc <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	689b      	ldr	r3, [r3, #8]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d006      	beq.n	80086c6 <osSemaphoreNew+0x4c>
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	68db      	ldr	r3, [r3, #12]
 80086bc:	2b4f      	cmp	r3, #79	; 0x4f
 80086be:	d902      	bls.n	80086c6 <osSemaphoreNew+0x4c>
        mem = 1;
 80086c0:	2301      	movs	r3, #1
 80086c2:	61bb      	str	r3, [r7, #24]
 80086c4:	e00c      	b.n	80086e0 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	689b      	ldr	r3, [r3, #8]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d108      	bne.n	80086e0 <osSemaphoreNew+0x66>
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	68db      	ldr	r3, [r3, #12]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d104      	bne.n	80086e0 <osSemaphoreNew+0x66>
          mem = 0;
 80086d6:	2300      	movs	r3, #0
 80086d8:	61bb      	str	r3, [r7, #24]
 80086da:	e001      	b.n	80086e0 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80086dc:	2300      	movs	r3, #0
 80086de:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80086e0:	69bb      	ldr	r3, [r7, #24]
 80086e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086e6:	d04c      	beq.n	8008782 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	2b01      	cmp	r3, #1
 80086ec:	d128      	bne.n	8008740 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80086ee:	69bb      	ldr	r3, [r7, #24]
 80086f0:	2b01      	cmp	r3, #1
 80086f2:	d10a      	bne.n	800870a <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	689b      	ldr	r3, [r3, #8]
 80086f8:	2203      	movs	r2, #3
 80086fa:	9200      	str	r2, [sp, #0]
 80086fc:	2200      	movs	r2, #0
 80086fe:	2100      	movs	r1, #0
 8008700:	2001      	movs	r0, #1
 8008702:	f000 fa1b 	bl	8008b3c <xQueueGenericCreateStatic>
 8008706:	61f8      	str	r0, [r7, #28]
 8008708:	e005      	b.n	8008716 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800870a:	2203      	movs	r2, #3
 800870c:	2100      	movs	r1, #0
 800870e:	2001      	movs	r0, #1
 8008710:	f000 fa33 	bl	8008b7a <xQueueGenericCreate>
 8008714:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8008716:	69fb      	ldr	r3, [r7, #28]
 8008718:	2b00      	cmp	r3, #0
 800871a:	d022      	beq.n	8008762 <osSemaphoreNew+0xe8>
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	2b00      	cmp	r3, #0
 8008720:	d01f      	beq.n	8008762 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008722:	2300      	movs	r3, #0
 8008724:	2200      	movs	r2, #0
 8008726:	2100      	movs	r1, #0
 8008728:	69f8      	ldr	r0, [r7, #28]
 800872a:	f000 faa5 	bl	8008c78 <xQueueGenericSend>
 800872e:	4603      	mov	r3, r0
 8008730:	2b01      	cmp	r3, #1
 8008732:	d016      	beq.n	8008762 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8008734:	69f8      	ldr	r0, [r7, #28]
 8008736:	f000 fdbc 	bl	80092b2 <vQueueDelete>
            hSemaphore = NULL;
 800873a:	2300      	movs	r3, #0
 800873c:	61fb      	str	r3, [r7, #28]
 800873e:	e010      	b.n	8008762 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8008740:	69bb      	ldr	r3, [r7, #24]
 8008742:	2b01      	cmp	r3, #1
 8008744:	d108      	bne.n	8008758 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	689b      	ldr	r3, [r3, #8]
 800874a:	461a      	mov	r2, r3
 800874c:	68b9      	ldr	r1, [r7, #8]
 800874e:	68f8      	ldr	r0, [r7, #12]
 8008750:	f000 fa62 	bl	8008c18 <xQueueCreateCountingSemaphoreStatic>
 8008754:	61f8      	str	r0, [r7, #28]
 8008756:	e004      	b.n	8008762 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8008758:	68b9      	ldr	r1, [r7, #8]
 800875a:	68f8      	ldr	r0, [r7, #12]
 800875c:	f000 fa76 	bl	8008c4c <xQueueCreateCountingSemaphore>
 8008760:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8008762:	69fb      	ldr	r3, [r7, #28]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d00c      	beq.n	8008782 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d003      	beq.n	8008776 <osSemaphoreNew+0xfc>
          name = attr->name;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	617b      	str	r3, [r7, #20]
 8008774:	e001      	b.n	800877a <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8008776:	2300      	movs	r3, #0
 8008778:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800877a:	6979      	ldr	r1, [r7, #20]
 800877c:	69f8      	ldr	r0, [r7, #28]
 800877e:	f000 fed5 	bl	800952c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8008782:	69fb      	ldr	r3, [r7, #28]
}
 8008784:	4618      	mov	r0, r3
 8008786:	3720      	adds	r7, #32
 8008788:	46bd      	mov	sp, r7
 800878a:	bd80      	pop	{r7, pc}

0800878c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800878c:	b580      	push	{r7, lr}
 800878e:	b086      	sub	sp, #24
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]
 8008794:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800879a:	2300      	movs	r3, #0
 800879c:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800879e:	693b      	ldr	r3, [r7, #16]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d103      	bne.n	80087ac <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 80087a4:	f06f 0303 	mvn.w	r3, #3
 80087a8:	617b      	str	r3, [r7, #20]
 80087aa:	e039      	b.n	8008820 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80087ac:	f3ef 8305 	mrs	r3, IPSR
 80087b0:	60fb      	str	r3, [r7, #12]
  return(result);
 80087b2:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d022      	beq.n	80087fe <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d003      	beq.n	80087c6 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 80087be:	f06f 0303 	mvn.w	r3, #3
 80087c2:	617b      	str	r3, [r7, #20]
 80087c4:	e02c      	b.n	8008820 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 80087c6:	2300      	movs	r3, #0
 80087c8:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80087ca:	f107 0308 	add.w	r3, r7, #8
 80087ce:	461a      	mov	r2, r3
 80087d0:	2100      	movs	r1, #0
 80087d2:	6938      	ldr	r0, [r7, #16]
 80087d4:	f000 fd16 	bl	8009204 <xQueueReceiveFromISR>
 80087d8:	4603      	mov	r3, r0
 80087da:	2b01      	cmp	r3, #1
 80087dc:	d003      	beq.n	80087e6 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80087de:	f06f 0302 	mvn.w	r3, #2
 80087e2:	617b      	str	r3, [r7, #20]
 80087e4:	e01c      	b.n	8008820 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 80087e6:	68bb      	ldr	r3, [r7, #8]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d019      	beq.n	8008820 <osSemaphoreAcquire+0x94>
 80087ec:	4b0f      	ldr	r3, [pc, #60]	; (800882c <osSemaphoreAcquire+0xa0>)
 80087ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80087f2:	601a      	str	r2, [r3, #0]
 80087f4:	f3bf 8f4f 	dsb	sy
 80087f8:	f3bf 8f6f 	isb	sy
 80087fc:	e010      	b.n	8008820 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80087fe:	6839      	ldr	r1, [r7, #0]
 8008800:	6938      	ldr	r0, [r7, #16]
 8008802:	f000 fc37 	bl	8009074 <xQueueSemaphoreTake>
 8008806:	4603      	mov	r3, r0
 8008808:	2b01      	cmp	r3, #1
 800880a:	d009      	beq.n	8008820 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800880c:	683b      	ldr	r3, [r7, #0]
 800880e:	2b00      	cmp	r3, #0
 8008810:	d003      	beq.n	800881a <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8008812:	f06f 0301 	mvn.w	r3, #1
 8008816:	617b      	str	r3, [r7, #20]
 8008818:	e002      	b.n	8008820 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800881a:	f06f 0302 	mvn.w	r3, #2
 800881e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8008820:	697b      	ldr	r3, [r7, #20]
}
 8008822:	4618      	mov	r0, r3
 8008824:	3718      	adds	r7, #24
 8008826:	46bd      	mov	sp, r7
 8008828:	bd80      	pop	{r7, pc}
 800882a:	bf00      	nop
 800882c:	e000ed04 	.word	0xe000ed04

08008830 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8008830:	b580      	push	{r7, lr}
 8008832:	b086      	sub	sp, #24
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800883c:	2300      	movs	r3, #0
 800883e:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8008840:	693b      	ldr	r3, [r7, #16]
 8008842:	2b00      	cmp	r3, #0
 8008844:	d103      	bne.n	800884e <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8008846:	f06f 0303 	mvn.w	r3, #3
 800884a:	617b      	str	r3, [r7, #20]
 800884c:	e02c      	b.n	80088a8 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800884e:	f3ef 8305 	mrs	r3, IPSR
 8008852:	60fb      	str	r3, [r7, #12]
  return(result);
 8008854:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8008856:	2b00      	cmp	r3, #0
 8008858:	d01a      	beq.n	8008890 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800885a:	2300      	movs	r3, #0
 800885c:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800885e:	f107 0308 	add.w	r3, r7, #8
 8008862:	4619      	mov	r1, r3
 8008864:	6938      	ldr	r0, [r7, #16]
 8008866:	f000 fb0e 	bl	8008e86 <xQueueGiveFromISR>
 800886a:	4603      	mov	r3, r0
 800886c:	2b01      	cmp	r3, #1
 800886e:	d003      	beq.n	8008878 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8008870:	f06f 0302 	mvn.w	r3, #2
 8008874:	617b      	str	r3, [r7, #20]
 8008876:	e017      	b.n	80088a8 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8008878:	68bb      	ldr	r3, [r7, #8]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d014      	beq.n	80088a8 <osSemaphoreRelease+0x78>
 800887e:	4b0d      	ldr	r3, [pc, #52]	; (80088b4 <osSemaphoreRelease+0x84>)
 8008880:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008884:	601a      	str	r2, [r3, #0]
 8008886:	f3bf 8f4f 	dsb	sy
 800888a:	f3bf 8f6f 	isb	sy
 800888e:	e00b      	b.n	80088a8 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008890:	2300      	movs	r3, #0
 8008892:	2200      	movs	r2, #0
 8008894:	2100      	movs	r1, #0
 8008896:	6938      	ldr	r0, [r7, #16]
 8008898:	f000 f9ee 	bl	8008c78 <xQueueGenericSend>
 800889c:	4603      	mov	r3, r0
 800889e:	2b01      	cmp	r3, #1
 80088a0:	d002      	beq.n	80088a8 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 80088a2:	f06f 0302 	mvn.w	r3, #2
 80088a6:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80088a8:	697b      	ldr	r3, [r7, #20]
}
 80088aa:	4618      	mov	r0, r3
 80088ac:	3718      	adds	r7, #24
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bd80      	pop	{r7, pc}
 80088b2:	bf00      	nop
 80088b4:	e000ed04 	.word	0xe000ed04

080088b8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80088b8:	b480      	push	{r7}
 80088ba:	b085      	sub	sp, #20
 80088bc:	af00      	add	r7, sp, #0
 80088be:	60f8      	str	r0, [r7, #12]
 80088c0:	60b9      	str	r1, [r7, #8]
 80088c2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	4a07      	ldr	r2, [pc, #28]	; (80088e4 <vApplicationGetIdleTaskMemory+0x2c>)
 80088c8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80088ca:	68bb      	ldr	r3, [r7, #8]
 80088cc:	4a06      	ldr	r2, [pc, #24]	; (80088e8 <vApplicationGetIdleTaskMemory+0x30>)
 80088ce:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	2280      	movs	r2, #128	; 0x80
 80088d4:	601a      	str	r2, [r3, #0]
}
 80088d6:	bf00      	nop
 80088d8:	3714      	adds	r7, #20
 80088da:	46bd      	mov	sp, r7
 80088dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e0:	4770      	bx	lr
 80088e2:	bf00      	nop
 80088e4:	20000454 	.word	0x20000454
 80088e8:	20000510 	.word	0x20000510

080088ec <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80088ec:	b480      	push	{r7}
 80088ee:	b085      	sub	sp, #20
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	60f8      	str	r0, [r7, #12]
 80088f4:	60b9      	str	r1, [r7, #8]
 80088f6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	4a07      	ldr	r2, [pc, #28]	; (8008918 <vApplicationGetTimerTaskMemory+0x2c>)
 80088fc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80088fe:	68bb      	ldr	r3, [r7, #8]
 8008900:	4a06      	ldr	r2, [pc, #24]	; (800891c <vApplicationGetTimerTaskMemory+0x30>)
 8008902:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	f44f 7280 	mov.w	r2, #256	; 0x100
 800890a:	601a      	str	r2, [r3, #0]
}
 800890c:	bf00      	nop
 800890e:	3714      	adds	r7, #20
 8008910:	46bd      	mov	sp, r7
 8008912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008916:	4770      	bx	lr
 8008918:	20000710 	.word	0x20000710
 800891c:	200007cc 	.word	0x200007cc

08008920 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008920:	b480      	push	{r7}
 8008922:	b083      	sub	sp, #12
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	f103 0208 	add.w	r2, r3, #8
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	f04f 32ff 	mov.w	r2, #4294967295
 8008938:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	f103 0208 	add.w	r2, r3, #8
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	f103 0208 	add.w	r2, r3, #8
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	2200      	movs	r2, #0
 8008952:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008954:	bf00      	nop
 8008956:	370c      	adds	r7, #12
 8008958:	46bd      	mov	sp, r7
 800895a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895e:	4770      	bx	lr

08008960 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008960:	b480      	push	{r7}
 8008962:	b083      	sub	sp, #12
 8008964:	af00      	add	r7, sp, #0
 8008966:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	2200      	movs	r2, #0
 800896c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800896e:	bf00      	nop
 8008970:	370c      	adds	r7, #12
 8008972:	46bd      	mov	sp, r7
 8008974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008978:	4770      	bx	lr

0800897a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800897a:	b480      	push	{r7}
 800897c:	b085      	sub	sp, #20
 800897e:	af00      	add	r7, sp, #0
 8008980:	6078      	str	r0, [r7, #4]
 8008982:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	685b      	ldr	r3, [r3, #4]
 8008988:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	68fa      	ldr	r2, [r7, #12]
 800898e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	689a      	ldr	r2, [r3, #8]
 8008994:	683b      	ldr	r3, [r7, #0]
 8008996:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	689b      	ldr	r3, [r3, #8]
 800899c:	683a      	ldr	r2, [r7, #0]
 800899e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	683a      	ldr	r2, [r7, #0]
 80089a4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80089a6:	683b      	ldr	r3, [r7, #0]
 80089a8:	687a      	ldr	r2, [r7, #4]
 80089aa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	1c5a      	adds	r2, r3, #1
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	601a      	str	r2, [r3, #0]
}
 80089b6:	bf00      	nop
 80089b8:	3714      	adds	r7, #20
 80089ba:	46bd      	mov	sp, r7
 80089bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c0:	4770      	bx	lr

080089c2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80089c2:	b480      	push	{r7}
 80089c4:	b085      	sub	sp, #20
 80089c6:	af00      	add	r7, sp, #0
 80089c8:	6078      	str	r0, [r7, #4]
 80089ca:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80089cc:	683b      	ldr	r3, [r7, #0]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80089d2:	68bb      	ldr	r3, [r7, #8]
 80089d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089d8:	d103      	bne.n	80089e2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	691b      	ldr	r3, [r3, #16]
 80089de:	60fb      	str	r3, [r7, #12]
 80089e0:	e00c      	b.n	80089fc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	3308      	adds	r3, #8
 80089e6:	60fb      	str	r3, [r7, #12]
 80089e8:	e002      	b.n	80089f0 <vListInsert+0x2e>
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	685b      	ldr	r3, [r3, #4]
 80089ee:	60fb      	str	r3, [r7, #12]
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	685b      	ldr	r3, [r3, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	68ba      	ldr	r2, [r7, #8]
 80089f8:	429a      	cmp	r2, r3
 80089fa:	d2f6      	bcs.n	80089ea <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	685a      	ldr	r2, [r3, #4]
 8008a00:	683b      	ldr	r3, [r7, #0]
 8008a02:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	685b      	ldr	r3, [r3, #4]
 8008a08:	683a      	ldr	r2, [r7, #0]
 8008a0a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008a0c:	683b      	ldr	r3, [r7, #0]
 8008a0e:	68fa      	ldr	r2, [r7, #12]
 8008a10:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	683a      	ldr	r2, [r7, #0]
 8008a16:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008a18:	683b      	ldr	r3, [r7, #0]
 8008a1a:	687a      	ldr	r2, [r7, #4]
 8008a1c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	1c5a      	adds	r2, r3, #1
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	601a      	str	r2, [r3, #0]
}
 8008a28:	bf00      	nop
 8008a2a:	3714      	adds	r7, #20
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a32:	4770      	bx	lr

08008a34 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008a34:	b480      	push	{r7}
 8008a36:	b085      	sub	sp, #20
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	691b      	ldr	r3, [r3, #16]
 8008a40:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	685b      	ldr	r3, [r3, #4]
 8008a46:	687a      	ldr	r2, [r7, #4]
 8008a48:	6892      	ldr	r2, [r2, #8]
 8008a4a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	689b      	ldr	r3, [r3, #8]
 8008a50:	687a      	ldr	r2, [r7, #4]
 8008a52:	6852      	ldr	r2, [r2, #4]
 8008a54:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	685b      	ldr	r3, [r3, #4]
 8008a5a:	687a      	ldr	r2, [r7, #4]
 8008a5c:	429a      	cmp	r2, r3
 8008a5e:	d103      	bne.n	8008a68 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	689a      	ldr	r2, [r3, #8]
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	1e5a      	subs	r2, r3, #1
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	681b      	ldr	r3, [r3, #0]
}
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	3714      	adds	r7, #20
 8008a80:	46bd      	mov	sp, r7
 8008a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a86:	4770      	bx	lr

08008a88 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008a88:	b580      	push	{r7, lr}
 8008a8a:	b084      	sub	sp, #16
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	6078      	str	r0, [r7, #4]
 8008a90:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
 8008a96:	f002 f865 	bl	800ab64 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	681a      	ldr	r2, [r3, #0]
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008aa2:	68f9      	ldr	r1, [r7, #12]
 8008aa4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008aa6:	fb01 f303 	mul.w	r3, r1, r3
 8008aaa:	441a      	add	r2, r3
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	681a      	ldr	r2, [r3, #0]
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	681a      	ldr	r2, [r3, #0]
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ac6:	3b01      	subs	r3, #1
 8008ac8:	68f9      	ldr	r1, [r7, #12]
 8008aca:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008acc:	fb01 f303 	mul.w	r3, r1, r3
 8008ad0:	441a      	add	r2, r3
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	22ff      	movs	r2, #255	; 0xff
 8008ada:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	22ff      	movs	r2, #255	; 0xff
 8008ae2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8008ae6:	683b      	ldr	r3, [r7, #0]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d114      	bne.n	8008b16 <xQueueGenericReset+0x8e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	691b      	ldr	r3, [r3, #16]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d01a      	beq.n	8008b2a <xQueueGenericReset+0xa2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	3310      	adds	r3, #16
 8008af8:	4618      	mov	r0, r3
 8008afa:	f001 f97d 	bl	8009df8 <xTaskRemoveFromEventList>
 8008afe:	4603      	mov	r3, r0
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d012      	beq.n	8008b2a <xQueueGenericReset+0xa2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008b04:	4b0c      	ldr	r3, [pc, #48]	; (8008b38 <xQueueGenericReset+0xb0>)
 8008b06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008b0a:	601a      	str	r2, [r3, #0]
 8008b0c:	f3bf 8f4f 	dsb	sy
 8008b10:	f3bf 8f6f 	isb	sy
 8008b14:	e009      	b.n	8008b2a <xQueueGenericReset+0xa2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	3310      	adds	r3, #16
 8008b1a:	4618      	mov	r0, r3
 8008b1c:	f7ff ff00 	bl	8008920 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	3324      	adds	r3, #36	; 0x24
 8008b24:	4618      	mov	r0, r3
 8008b26:	f7ff fefb 	bl	8008920 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008b2a:	f002 f835 	bl	800ab98 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008b2e:	2301      	movs	r3, #1
}
 8008b30:	4618      	mov	r0, r3
 8008b32:	3710      	adds	r7, #16
 8008b34:	46bd      	mov	sp, r7
 8008b36:	bd80      	pop	{r7, pc}
 8008b38:	e000ed04 	.word	0xe000ed04

08008b3c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008b3c:	b580      	push	{r7, lr}
 8008b3e:	b088      	sub	sp, #32
 8008b40:	af02      	add	r7, sp, #8
 8008b42:	60f8      	str	r0, [r7, #12]
 8008b44:	60b9      	str	r1, [r7, #8]
 8008b46:	607a      	str	r2, [r7, #4]
 8008b48:	603b      	str	r3, [r7, #0]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008b4a:	683b      	ldr	r3, [r7, #0]
 8008b4c:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 8008b4e:	697b      	ldr	r3, [r7, #20]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d00d      	beq.n	8008b70 <xQueueGenericCreateStatic+0x34>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008b54:	697b      	ldr	r3, [r7, #20]
 8008b56:	2201      	movs	r2, #1
 8008b58:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008b5c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8008b60:	697b      	ldr	r3, [r7, #20]
 8008b62:	9300      	str	r3, [sp, #0]
 8008b64:	4613      	mov	r3, r2
 8008b66:	687a      	ldr	r2, [r7, #4]
 8008b68:	68b9      	ldr	r1, [r7, #8]
 8008b6a:	68f8      	ldr	r0, [r7, #12]
 8008b6c:	f000 f831 	bl	8008bd2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008b70:	697b      	ldr	r3, [r7, #20]
	}
 8008b72:	4618      	mov	r0, r3
 8008b74:	3718      	adds	r7, #24
 8008b76:	46bd      	mov	sp, r7
 8008b78:	bd80      	pop	{r7, pc}

08008b7a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008b7a:	b580      	push	{r7, lr}
 8008b7c:	b08a      	sub	sp, #40	; 0x28
 8008b7e:	af02      	add	r7, sp, #8
 8008b80:	60f8      	str	r0, [r7, #12]
 8008b82:	60b9      	str	r1, [r7, #8]
 8008b84:	4613      	mov	r3, r2
 8008b86:	71fb      	strb	r3, [r7, #7]
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	68ba      	ldr	r2, [r7, #8]
 8008b8c:	fb02 f303 	mul.w	r3, r2, r3
 8008b90:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008b92:	69fb      	ldr	r3, [r7, #28]
 8008b94:	3350      	adds	r3, #80	; 0x50
 8008b96:	4618      	mov	r0, r3
 8008b98:	f002 f89e 	bl	800acd8 <pvPortMalloc>
 8008b9c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008b9e:	69bb      	ldr	r3, [r7, #24]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d011      	beq.n	8008bc8 <xQueueGenericCreate+0x4e>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008ba4:	69bb      	ldr	r3, [r7, #24]
 8008ba6:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008ba8:	697b      	ldr	r3, [r7, #20]
 8008baa:	3350      	adds	r3, #80	; 0x50
 8008bac:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008bae:	69bb      	ldr	r3, [r7, #24]
 8008bb0:	2200      	movs	r2, #0
 8008bb2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008bb6:	79fa      	ldrb	r2, [r7, #7]
 8008bb8:	69bb      	ldr	r3, [r7, #24]
 8008bba:	9300      	str	r3, [sp, #0]
 8008bbc:	4613      	mov	r3, r2
 8008bbe:	697a      	ldr	r2, [r7, #20]
 8008bc0:	68b9      	ldr	r1, [r7, #8]
 8008bc2:	68f8      	ldr	r0, [r7, #12]
 8008bc4:	f000 f805 	bl	8008bd2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008bc8:	69bb      	ldr	r3, [r7, #24]
	}
 8008bca:	4618      	mov	r0, r3
 8008bcc:	3720      	adds	r7, #32
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	bd80      	pop	{r7, pc}

08008bd2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008bd2:	b580      	push	{r7, lr}
 8008bd4:	b084      	sub	sp, #16
 8008bd6:	af00      	add	r7, sp, #0
 8008bd8:	60f8      	str	r0, [r7, #12]
 8008bda:	60b9      	str	r1, [r7, #8]
 8008bdc:	607a      	str	r2, [r7, #4]
 8008bde:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008be0:	68bb      	ldr	r3, [r7, #8]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d103      	bne.n	8008bee <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008be6:	69bb      	ldr	r3, [r7, #24]
 8008be8:	69ba      	ldr	r2, [r7, #24]
 8008bea:	601a      	str	r2, [r3, #0]
 8008bec:	e002      	b.n	8008bf4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008bee:	69bb      	ldr	r3, [r7, #24]
 8008bf0:	687a      	ldr	r2, [r7, #4]
 8008bf2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008bf4:	69bb      	ldr	r3, [r7, #24]
 8008bf6:	68fa      	ldr	r2, [r7, #12]
 8008bf8:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008bfa:	69bb      	ldr	r3, [r7, #24]
 8008bfc:	68ba      	ldr	r2, [r7, #8]
 8008bfe:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008c00:	2101      	movs	r1, #1
 8008c02:	69b8      	ldr	r0, [r7, #24]
 8008c04:	f7ff ff40 	bl	8008a88 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008c08:	69bb      	ldr	r3, [r7, #24]
 8008c0a:	78fa      	ldrb	r2, [r7, #3]
 8008c0c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008c10:	bf00      	nop
 8008c12:	3710      	adds	r7, #16
 8008c14:	46bd      	mov	sp, r7
 8008c16:	bd80      	pop	{r7, pc}

08008c18 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b088      	sub	sp, #32
 8008c1c:	af02      	add	r7, sp, #8
 8008c1e:	60f8      	str	r0, [r7, #12]
 8008c20:	60b9      	str	r1, [r7, #8]
 8008c22:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
		configASSERT( uxInitialCount <= uxMaxCount );

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008c24:	2302      	movs	r3, #2
 8008c26:	9300      	str	r3, [sp, #0]
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	2100      	movs	r1, #0
 8008c2e:	68f8      	ldr	r0, [r7, #12]
 8008c30:	f7ff ff84 	bl	8008b3c <xQueueGenericCreateStatic>
 8008c34:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8008c36:	697b      	ldr	r3, [r7, #20]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d002      	beq.n	8008c42 <xQueueCreateCountingSemaphoreStatic+0x2a>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008c3c:	697b      	ldr	r3, [r7, #20]
 8008c3e:	68ba      	ldr	r2, [r7, #8]
 8008c40:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008c42:	697b      	ldr	r3, [r7, #20]
	}
 8008c44:	4618      	mov	r0, r3
 8008c46:	3718      	adds	r7, #24
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	bd80      	pop	{r7, pc}

08008c4c <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8008c4c:	b580      	push	{r7, lr}
 8008c4e:	b084      	sub	sp, #16
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]
 8008c54:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
		configASSERT( uxInitialCount <= uxMaxCount );

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008c56:	2202      	movs	r2, #2
 8008c58:	2100      	movs	r1, #0
 8008c5a:	6878      	ldr	r0, [r7, #4]
 8008c5c:	f7ff ff8d 	bl	8008b7a <xQueueGenericCreate>
 8008c60:	60f8      	str	r0, [r7, #12]

		if( xHandle != NULL )
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d002      	beq.n	8008c6e <xQueueCreateCountingSemaphore+0x22>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	683a      	ldr	r2, [r7, #0]
 8008c6c:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008c6e:	68fb      	ldr	r3, [r7, #12]
	}
 8008c70:	4618      	mov	r0, r3
 8008c72:	3710      	adds	r7, #16
 8008c74:	46bd      	mov	sp, r7
 8008c76:	bd80      	pop	{r7, pc}

08008c78 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008c78:	b580      	push	{r7, lr}
 8008c7a:	b08a      	sub	sp, #40	; 0x28
 8008c7c:	af00      	add	r7, sp, #0
 8008c7e:	60f8      	str	r0, [r7, #12]
 8008c80:	60b9      	str	r1, [r7, #8]
 8008c82:	607a      	str	r2, [r7, #4]
 8008c84:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008c86:	2300      	movs	r3, #0
 8008c88:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	623b      	str	r3, [r7, #32]
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008c8e:	f001 ff69 	bl	800ab64 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008c92:	6a3b      	ldr	r3, [r7, #32]
 8008c94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008c96:	6a3b      	ldr	r3, [r7, #32]
 8008c98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c9a:	429a      	cmp	r2, r3
 8008c9c:	d302      	bcc.n	8008ca4 <xQueueGenericSend+0x2c>
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	2b02      	cmp	r3, #2
 8008ca2:	d129      	bne.n	8008cf8 <xQueueGenericSend+0x80>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008ca4:	683a      	ldr	r2, [r7, #0]
 8008ca6:	68b9      	ldr	r1, [r7, #8]
 8008ca8:	6a38      	ldr	r0, [r7, #32]
 8008caa:	f000 fb2f 	bl	800930c <prvCopyDataToQueue>
 8008cae:	61f8      	str	r0, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008cb0:	6a3b      	ldr	r3, [r7, #32]
 8008cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d010      	beq.n	8008cda <xQueueGenericSend+0x62>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008cb8:	6a3b      	ldr	r3, [r7, #32]
 8008cba:	3324      	adds	r3, #36	; 0x24
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	f001 f89b 	bl	8009df8 <xTaskRemoveFromEventList>
 8008cc2:	4603      	mov	r3, r0
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d013      	beq.n	8008cf0 <xQueueGenericSend+0x78>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008cc8:	4b3f      	ldr	r3, [pc, #252]	; (8008dc8 <xQueueGenericSend+0x150>)
 8008cca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008cce:	601a      	str	r2, [r3, #0]
 8008cd0:	f3bf 8f4f 	dsb	sy
 8008cd4:	f3bf 8f6f 	isb	sy
 8008cd8:	e00a      	b.n	8008cf0 <xQueueGenericSend+0x78>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008cda:	69fb      	ldr	r3, [r7, #28]
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d007      	beq.n	8008cf0 <xQueueGenericSend+0x78>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008ce0:	4b39      	ldr	r3, [pc, #228]	; (8008dc8 <xQueueGenericSend+0x150>)
 8008ce2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ce6:	601a      	str	r2, [r3, #0]
 8008ce8:	f3bf 8f4f 	dsb	sy
 8008cec:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008cf0:	f001 ff52 	bl	800ab98 <vPortExitCritical>
				return pdPASS;
 8008cf4:	2301      	movs	r3, #1
 8008cf6:	e063      	b.n	8008dc0 <xQueueGenericSend+0x148>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d103      	bne.n	8008d06 <xQueueGenericSend+0x8e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008cfe:	f001 ff4b 	bl	800ab98 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008d02:	2300      	movs	r3, #0
 8008d04:	e05c      	b.n	8008dc0 <xQueueGenericSend+0x148>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d106      	bne.n	8008d1a <xQueueGenericSend+0xa2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008d0c:	f107 0314 	add.w	r3, r7, #20
 8008d10:	4618      	mov	r0, r3
 8008d12:	f001 f8c7 	bl	8009ea4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008d16:	2301      	movs	r3, #1
 8008d18:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008d1a:	f001 ff3d 	bl	800ab98 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008d1e:	f000 fe8d 	bl	8009a3c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008d22:	f001 ff1f 	bl	800ab64 <vPortEnterCritical>
 8008d26:	6a3b      	ldr	r3, [r7, #32]
 8008d28:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008d2c:	b25b      	sxtb	r3, r3
 8008d2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d32:	d103      	bne.n	8008d3c <xQueueGenericSend+0xc4>
 8008d34:	6a3b      	ldr	r3, [r7, #32]
 8008d36:	2200      	movs	r2, #0
 8008d38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008d3c:	6a3b      	ldr	r3, [r7, #32]
 8008d3e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008d42:	b25b      	sxtb	r3, r3
 8008d44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d48:	d103      	bne.n	8008d52 <xQueueGenericSend+0xda>
 8008d4a:	6a3b      	ldr	r3, [r7, #32]
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008d52:	f001 ff21 	bl	800ab98 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008d56:	1d3a      	adds	r2, r7, #4
 8008d58:	f107 0314 	add.w	r3, r7, #20
 8008d5c:	4611      	mov	r1, r2
 8008d5e:	4618      	mov	r0, r3
 8008d60:	f001 f8b6 	bl	8009ed0 <xTaskCheckForTimeOut>
 8008d64:	4603      	mov	r3, r0
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d124      	bne.n	8008db4 <xQueueGenericSend+0x13c>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008d6a:	6a38      	ldr	r0, [r7, #32]
 8008d6c:	f000 fbc6 	bl	80094fc <prvIsQueueFull>
 8008d70:	4603      	mov	r3, r0
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d018      	beq.n	8008da8 <xQueueGenericSend+0x130>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008d76:	6a3b      	ldr	r3, [r7, #32]
 8008d78:	3310      	adds	r3, #16
 8008d7a:	687a      	ldr	r2, [r7, #4]
 8008d7c:	4611      	mov	r1, r2
 8008d7e:	4618      	mov	r0, r3
 8008d80:	f001 f806 	bl	8009d90 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008d84:	6a38      	ldr	r0, [r7, #32]
 8008d86:	f000 fb51 	bl	800942c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008d8a:	f000 fe65 	bl	8009a58 <xTaskResumeAll>
 8008d8e:	4603      	mov	r3, r0
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	f47f af7c 	bne.w	8008c8e <xQueueGenericSend+0x16>
				{
					portYIELD_WITHIN_API();
 8008d96:	4b0c      	ldr	r3, [pc, #48]	; (8008dc8 <xQueueGenericSend+0x150>)
 8008d98:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d9c:	601a      	str	r2, [r3, #0]
 8008d9e:	f3bf 8f4f 	dsb	sy
 8008da2:	f3bf 8f6f 	isb	sy
 8008da6:	e772      	b.n	8008c8e <xQueueGenericSend+0x16>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008da8:	6a38      	ldr	r0, [r7, #32]
 8008daa:	f000 fb3f 	bl	800942c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008dae:	f000 fe53 	bl	8009a58 <xTaskResumeAll>
 8008db2:	e76c      	b.n	8008c8e <xQueueGenericSend+0x16>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008db4:	6a38      	ldr	r0, [r7, #32]
 8008db6:	f000 fb39 	bl	800942c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008dba:	f000 fe4d 	bl	8009a58 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008dbe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	3728      	adds	r7, #40	; 0x28
 8008dc4:	46bd      	mov	sp, r7
 8008dc6:	bd80      	pop	{r7, pc}
 8008dc8:	e000ed04 	.word	0xe000ed04

08008dcc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	b08c      	sub	sp, #48	; 0x30
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	60f8      	str	r0, [r7, #12]
 8008dd4:	60b9      	str	r1, [r7, #8]
 8008dd6:	607a      	str	r2, [r7, #4]
 8008dd8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	62bb      	str	r3, [r7, #40]	; 0x28

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008dde:	f3ef 8211 	mrs	r2, BASEPRI
 8008de2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008de6:	f383 8811 	msr	BASEPRI, r3
 8008dea:	f3bf 8f6f 	isb	sy
 8008dee:	f3bf 8f4f 	dsb	sy
 8008df2:	61ba      	str	r2, [r7, #24]
 8008df4:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008df6:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008df8:	627b      	str	r3, [r7, #36]	; 0x24
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008dfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dfc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008dfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e02:	429a      	cmp	r2, r3
 8008e04:	d302      	bcc.n	8008e0c <xQueueGenericSendFromISR+0x40>
 8008e06:	683b      	ldr	r3, [r7, #0]
 8008e08:	2b02      	cmp	r3, #2
 8008e0a:	d12f      	bne.n	8008e6c <xQueueGenericSendFromISR+0xa0>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008e0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e0e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008e12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008e16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e1a:	61fb      	str	r3, [r7, #28]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008e1c:	683a      	ldr	r2, [r7, #0]
 8008e1e:	68b9      	ldr	r1, [r7, #8]
 8008e20:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008e22:	f000 fa73 	bl	800930c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008e26:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8008e2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e2e:	d112      	bne.n	8008e56 <xQueueGenericSendFromISR+0x8a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008e30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d016      	beq.n	8008e66 <xQueueGenericSendFromISR+0x9a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008e38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e3a:	3324      	adds	r3, #36	; 0x24
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	f000 ffdb 	bl	8009df8 <xTaskRemoveFromEventList>
 8008e42:	4603      	mov	r3, r0
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d00e      	beq.n	8008e66 <xQueueGenericSendFromISR+0x9a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d00b      	beq.n	8008e66 <xQueueGenericSendFromISR+0x9a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	2201      	movs	r2, #1
 8008e52:	601a      	str	r2, [r3, #0]
 8008e54:	e007      	b.n	8008e66 <xQueueGenericSendFromISR+0x9a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008e56:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008e5a:	3301      	adds	r3, #1
 8008e5c:	b2db      	uxtb	r3, r3
 8008e5e:	b25a      	sxtb	r2, r3
 8008e60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e62:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008e66:	2301      	movs	r3, #1
 8008e68:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
 8008e6a:	e001      	b.n	8008e70 <xQueueGenericSendFromISR+0xa4>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e72:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008e74:	693b      	ldr	r3, [r7, #16]
 8008e76:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008e7a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008e7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8008e7e:	4618      	mov	r0, r3
 8008e80:	3730      	adds	r7, #48	; 0x30
 8008e82:	46bd      	mov	sp, r7
 8008e84:	bd80      	pop	{r7, pc}

08008e86 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008e86:	b580      	push	{r7, lr}
 8008e88:	b08a      	sub	sp, #40	; 0x28
 8008e8a:	af00      	add	r7, sp, #0
 8008e8c:	6078      	str	r0, [r7, #4]
 8008e8e:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	623b      	str	r3, [r7, #32]
	__asm volatile
 8008e94:	f3ef 8211 	mrs	r2, BASEPRI
 8008e98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e9c:	f383 8811 	msr	BASEPRI, r3
 8008ea0:	f3bf 8f6f 	isb	sy
 8008ea4:	f3bf 8f4f 	dsb	sy
 8008ea8:	613a      	str	r2, [r7, #16]
 8008eaa:	60fb      	str	r3, [r7, #12]
	return ulOriginalBASEPRI;
 8008eac:	693b      	ldr	r3, [r7, #16]
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008eae:	61fb      	str	r3, [r7, #28]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008eb0:	6a3b      	ldr	r3, [r7, #32]
 8008eb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008eb4:	61bb      	str	r3, [r7, #24]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008eb6:	6a3b      	ldr	r3, [r7, #32]
 8008eb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008eba:	69ba      	ldr	r2, [r7, #24]
 8008ebc:	429a      	cmp	r2, r3
 8008ebe:	d229      	bcs.n	8008f14 <xQueueGiveFromISR+0x8e>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008ec0:	6a3b      	ldr	r3, [r7, #32]
 8008ec2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008ec6:	75fb      	strb	r3, [r7, #23]
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008ec8:	69bb      	ldr	r3, [r7, #24]
 8008eca:	1c5a      	adds	r2, r3, #1
 8008ecc:	6a3b      	ldr	r3, [r7, #32]
 8008ece:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008ed0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008ed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ed8:	d112      	bne.n	8008f00 <xQueueGiveFromISR+0x7a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008eda:	6a3b      	ldr	r3, [r7, #32]
 8008edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d015      	beq.n	8008f0e <xQueueGiveFromISR+0x88>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008ee2:	6a3b      	ldr	r3, [r7, #32]
 8008ee4:	3324      	adds	r3, #36	; 0x24
 8008ee6:	4618      	mov	r0, r3
 8008ee8:	f000 ff86 	bl	8009df8 <xTaskRemoveFromEventList>
 8008eec:	4603      	mov	r3, r0
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d00d      	beq.n	8008f0e <xQueueGiveFromISR+0x88>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d00a      	beq.n	8008f0e <xQueueGiveFromISR+0x88>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	2201      	movs	r2, #1
 8008efc:	601a      	str	r2, [r3, #0]
 8008efe:	e006      	b.n	8008f0e <xQueueGiveFromISR+0x88>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008f00:	7dfb      	ldrb	r3, [r7, #23]
 8008f02:	3301      	adds	r3, #1
 8008f04:	b2db      	uxtb	r3, r3
 8008f06:	b25a      	sxtb	r2, r3
 8008f08:	6a3b      	ldr	r3, [r7, #32]
 8008f0a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008f0e:	2301      	movs	r3, #1
 8008f10:	627b      	str	r3, [r7, #36]	; 0x24
 8008f12:	e001      	b.n	8008f18 <xQueueGiveFromISR+0x92>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008f14:	2300      	movs	r3, #0
 8008f16:	627b      	str	r3, [r7, #36]	; 0x24
 8008f18:	69fb      	ldr	r3, [r7, #28]
 8008f1a:	60bb      	str	r3, [r7, #8]
	__asm volatile
 8008f1c:	68bb      	ldr	r3, [r7, #8]
 8008f1e:	f383 8811 	msr	BASEPRI, r3
}
 8008f22:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008f26:	4618      	mov	r0, r3
 8008f28:	3728      	adds	r7, #40	; 0x28
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	bd80      	pop	{r7, pc}
	...

08008f30 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b08a      	sub	sp, #40	; 0x28
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	60f8      	str	r0, [r7, #12]
 8008f38:	60b9      	str	r1, [r7, #8]
 8008f3a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	623b      	str	r3, [r7, #32]
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008f44:	f001 fe0e 	bl	800ab64 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008f48:	6a3b      	ldr	r3, [r7, #32]
 8008f4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f4c:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008f4e:	69fb      	ldr	r3, [r7, #28]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d01f      	beq.n	8008f94 <xQueueReceive+0x64>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008f54:	68b9      	ldr	r1, [r7, #8]
 8008f56:	6a38      	ldr	r0, [r7, #32]
 8008f58:	f000 fa42 	bl	80093e0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008f5c:	69fb      	ldr	r3, [r7, #28]
 8008f5e:	1e5a      	subs	r2, r3, #1
 8008f60:	6a3b      	ldr	r3, [r7, #32]
 8008f62:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008f64:	6a3b      	ldr	r3, [r7, #32]
 8008f66:	691b      	ldr	r3, [r3, #16]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d00f      	beq.n	8008f8c <xQueueReceive+0x5c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008f6c:	6a3b      	ldr	r3, [r7, #32]
 8008f6e:	3310      	adds	r3, #16
 8008f70:	4618      	mov	r0, r3
 8008f72:	f000 ff41 	bl	8009df8 <xTaskRemoveFromEventList>
 8008f76:	4603      	mov	r3, r0
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d007      	beq.n	8008f8c <xQueueReceive+0x5c>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008f7c:	4b3c      	ldr	r3, [pc, #240]	; (8009070 <xQueueReceive+0x140>)
 8008f7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008f82:	601a      	str	r2, [r3, #0]
 8008f84:	f3bf 8f4f 	dsb	sy
 8008f88:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008f8c:	f001 fe04 	bl	800ab98 <vPortExitCritical>
				return pdPASS;
 8008f90:	2301      	movs	r3, #1
 8008f92:	e069      	b.n	8009068 <xQueueReceive+0x138>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d103      	bne.n	8008fa2 <xQueueReceive+0x72>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008f9a:	f001 fdfd 	bl	800ab98 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	e062      	b.n	8009068 <xQueueReceive+0x138>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d106      	bne.n	8008fb6 <xQueueReceive+0x86>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008fa8:	f107 0314 	add.w	r3, r7, #20
 8008fac:	4618      	mov	r0, r3
 8008fae:	f000 ff79 	bl	8009ea4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008fb2:	2301      	movs	r3, #1
 8008fb4:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008fb6:	f001 fdef 	bl	800ab98 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008fba:	f000 fd3f 	bl	8009a3c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008fbe:	f001 fdd1 	bl	800ab64 <vPortEnterCritical>
 8008fc2:	6a3b      	ldr	r3, [r7, #32]
 8008fc4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008fc8:	b25b      	sxtb	r3, r3
 8008fca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fce:	d103      	bne.n	8008fd8 <xQueueReceive+0xa8>
 8008fd0:	6a3b      	ldr	r3, [r7, #32]
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008fd8:	6a3b      	ldr	r3, [r7, #32]
 8008fda:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008fde:	b25b      	sxtb	r3, r3
 8008fe0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fe4:	d103      	bne.n	8008fee <xQueueReceive+0xbe>
 8008fe6:	6a3b      	ldr	r3, [r7, #32]
 8008fe8:	2200      	movs	r2, #0
 8008fea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008fee:	f001 fdd3 	bl	800ab98 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008ff2:	1d3a      	adds	r2, r7, #4
 8008ff4:	f107 0314 	add.w	r3, r7, #20
 8008ff8:	4611      	mov	r1, r2
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	f000 ff68 	bl	8009ed0 <xTaskCheckForTimeOut>
 8009000:	4603      	mov	r3, r0
 8009002:	2b00      	cmp	r3, #0
 8009004:	d123      	bne.n	800904e <xQueueReceive+0x11e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009006:	6a38      	ldr	r0, [r7, #32]
 8009008:	f000 fa62 	bl	80094d0 <prvIsQueueEmpty>
 800900c:	4603      	mov	r3, r0
 800900e:	2b00      	cmp	r3, #0
 8009010:	d017      	beq.n	8009042 <xQueueReceive+0x112>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009012:	6a3b      	ldr	r3, [r7, #32]
 8009014:	3324      	adds	r3, #36	; 0x24
 8009016:	687a      	ldr	r2, [r7, #4]
 8009018:	4611      	mov	r1, r2
 800901a:	4618      	mov	r0, r3
 800901c:	f000 feb8 	bl	8009d90 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009020:	6a38      	ldr	r0, [r7, #32]
 8009022:	f000 fa03 	bl	800942c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009026:	f000 fd17 	bl	8009a58 <xTaskResumeAll>
 800902a:	4603      	mov	r3, r0
 800902c:	2b00      	cmp	r3, #0
 800902e:	d189      	bne.n	8008f44 <xQueueReceive+0x14>
				{
					portYIELD_WITHIN_API();
 8009030:	4b0f      	ldr	r3, [pc, #60]	; (8009070 <xQueueReceive+0x140>)
 8009032:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009036:	601a      	str	r2, [r3, #0]
 8009038:	f3bf 8f4f 	dsb	sy
 800903c:	f3bf 8f6f 	isb	sy
 8009040:	e780      	b.n	8008f44 <xQueueReceive+0x14>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009042:	6a38      	ldr	r0, [r7, #32]
 8009044:	f000 f9f2 	bl	800942c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009048:	f000 fd06 	bl	8009a58 <xTaskResumeAll>
 800904c:	e77a      	b.n	8008f44 <xQueueReceive+0x14>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800904e:	6a38      	ldr	r0, [r7, #32]
 8009050:	f000 f9ec 	bl	800942c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009054:	f000 fd00 	bl	8009a58 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009058:	6a38      	ldr	r0, [r7, #32]
 800905a:	f000 fa39 	bl	80094d0 <prvIsQueueEmpty>
 800905e:	4603      	mov	r3, r0
 8009060:	2b00      	cmp	r3, #0
 8009062:	f43f af6f 	beq.w	8008f44 <xQueueReceive+0x14>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009066:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009068:	4618      	mov	r0, r3
 800906a:	3728      	adds	r7, #40	; 0x28
 800906c:	46bd      	mov	sp, r7
 800906e:	bd80      	pop	{r7, pc}
 8009070:	e000ed04 	.word	0xe000ed04

08009074 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8009074:	b580      	push	{r7, lr}
 8009076:	b08a      	sub	sp, #40	; 0x28
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
 800907c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800907e:	2300      	movs	r3, #0
 8009080:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	61fb      	str	r3, [r7, #28]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8009086:	2300      	movs	r3, #0
 8009088:	623b      	str	r3, [r7, #32]
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800908a:	f001 fd6b 	bl	800ab64 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800908e:	69fb      	ldr	r3, [r7, #28]
 8009090:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009092:	61bb      	str	r3, [r7, #24]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8009094:	69bb      	ldr	r3, [r7, #24]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d024      	beq.n	80090e4 <xQueueSemaphoreTake+0x70>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800909a:	69bb      	ldr	r3, [r7, #24]
 800909c:	1e5a      	subs	r2, r3, #1
 800909e:	69fb      	ldr	r3, [r7, #28]
 80090a0:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80090a2:	69fb      	ldr	r3, [r7, #28]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d104      	bne.n	80090b4 <xQueueSemaphoreTake+0x40>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80090aa:	f001 f95f 	bl	800a36c <pvTaskIncrementMutexHeldCount>
 80090ae:	4602      	mov	r2, r0
 80090b0:	69fb      	ldr	r3, [r7, #28]
 80090b2:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80090b4:	69fb      	ldr	r3, [r7, #28]
 80090b6:	691b      	ldr	r3, [r3, #16]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d00f      	beq.n	80090dc <xQueueSemaphoreTake+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80090bc:	69fb      	ldr	r3, [r7, #28]
 80090be:	3310      	adds	r3, #16
 80090c0:	4618      	mov	r0, r3
 80090c2:	f000 fe99 	bl	8009df8 <xTaskRemoveFromEventList>
 80090c6:	4603      	mov	r3, r0
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d007      	beq.n	80090dc <xQueueSemaphoreTake+0x68>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80090cc:	4b4c      	ldr	r3, [pc, #304]	; (8009200 <xQueueSemaphoreTake+0x18c>)
 80090ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80090d2:	601a      	str	r2, [r3, #0]
 80090d4:	f3bf 8f4f 	dsb	sy
 80090d8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80090dc:	f001 fd5c 	bl	800ab98 <vPortExitCritical>
				return pdPASS;
 80090e0:	2301      	movs	r3, #1
 80090e2:	e089      	b.n	80091f8 <xQueueSemaphoreTake+0x184>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80090e4:	683b      	ldr	r3, [r7, #0]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d103      	bne.n	80090f2 <xQueueSemaphoreTake+0x7e>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80090ea:	f001 fd55 	bl	800ab98 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80090ee:	2300      	movs	r3, #0
 80090f0:	e082      	b.n	80091f8 <xQueueSemaphoreTake+0x184>
				}
				else if( xEntryTimeSet == pdFALSE )
 80090f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d106      	bne.n	8009106 <xQueueSemaphoreTake+0x92>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80090f8:	f107 030c 	add.w	r3, r7, #12
 80090fc:	4618      	mov	r0, r3
 80090fe:	f000 fed1 	bl	8009ea4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009102:	2301      	movs	r3, #1
 8009104:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009106:	f001 fd47 	bl	800ab98 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800910a:	f000 fc97 	bl	8009a3c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800910e:	f001 fd29 	bl	800ab64 <vPortEnterCritical>
 8009112:	69fb      	ldr	r3, [r7, #28]
 8009114:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009118:	b25b      	sxtb	r3, r3
 800911a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800911e:	d103      	bne.n	8009128 <xQueueSemaphoreTake+0xb4>
 8009120:	69fb      	ldr	r3, [r7, #28]
 8009122:	2200      	movs	r2, #0
 8009124:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009128:	69fb      	ldr	r3, [r7, #28]
 800912a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800912e:	b25b      	sxtb	r3, r3
 8009130:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009134:	d103      	bne.n	800913e <xQueueSemaphoreTake+0xca>
 8009136:	69fb      	ldr	r3, [r7, #28]
 8009138:	2200      	movs	r2, #0
 800913a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800913e:	f001 fd2b 	bl	800ab98 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009142:	463a      	mov	r2, r7
 8009144:	f107 030c 	add.w	r3, r7, #12
 8009148:	4611      	mov	r1, r2
 800914a:	4618      	mov	r0, r3
 800914c:	f000 fec0 	bl	8009ed0 <xTaskCheckForTimeOut>
 8009150:	4603      	mov	r3, r0
 8009152:	2b00      	cmp	r3, #0
 8009154:	d132      	bne.n	80091bc <xQueueSemaphoreTake+0x148>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009156:	69f8      	ldr	r0, [r7, #28]
 8009158:	f000 f9ba 	bl	80094d0 <prvIsQueueEmpty>
 800915c:	4603      	mov	r3, r0
 800915e:	2b00      	cmp	r3, #0
 8009160:	d026      	beq.n	80091b0 <xQueueSemaphoreTake+0x13c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009162:	69fb      	ldr	r3, [r7, #28]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	2b00      	cmp	r3, #0
 8009168:	d109      	bne.n	800917e <xQueueSemaphoreTake+0x10a>
					{
						taskENTER_CRITICAL();
 800916a:	f001 fcfb 	bl	800ab64 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800916e:	69fb      	ldr	r3, [r7, #28]
 8009170:	689b      	ldr	r3, [r3, #8]
 8009172:	4618      	mov	r0, r3
 8009174:	f000 ffe6 	bl	800a144 <xTaskPriorityInherit>
 8009178:	6238      	str	r0, [r7, #32]
						}
						taskEXIT_CRITICAL();
 800917a:	f001 fd0d 	bl	800ab98 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800917e:	69fb      	ldr	r3, [r7, #28]
 8009180:	3324      	adds	r3, #36	; 0x24
 8009182:	683a      	ldr	r2, [r7, #0]
 8009184:	4611      	mov	r1, r2
 8009186:	4618      	mov	r0, r3
 8009188:	f000 fe02 	bl	8009d90 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800918c:	69f8      	ldr	r0, [r7, #28]
 800918e:	f000 f94d 	bl	800942c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009192:	f000 fc61 	bl	8009a58 <xTaskResumeAll>
 8009196:	4603      	mov	r3, r0
 8009198:	2b00      	cmp	r3, #0
 800919a:	f47f af76 	bne.w	800908a <xQueueSemaphoreTake+0x16>
				{
					portYIELD_WITHIN_API();
 800919e:	4b18      	ldr	r3, [pc, #96]	; (8009200 <xQueueSemaphoreTake+0x18c>)
 80091a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80091a4:	601a      	str	r2, [r3, #0]
 80091a6:	f3bf 8f4f 	dsb	sy
 80091aa:	f3bf 8f6f 	isb	sy
 80091ae:	e76c      	b.n	800908a <xQueueSemaphoreTake+0x16>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80091b0:	69f8      	ldr	r0, [r7, #28]
 80091b2:	f000 f93b 	bl	800942c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80091b6:	f000 fc4f 	bl	8009a58 <xTaskResumeAll>
 80091ba:	e766      	b.n	800908a <xQueueSemaphoreTake+0x16>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80091bc:	69f8      	ldr	r0, [r7, #28]
 80091be:	f000 f935 	bl	800942c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80091c2:	f000 fc49 	bl	8009a58 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80091c6:	69f8      	ldr	r0, [r7, #28]
 80091c8:	f000 f982 	bl	80094d0 <prvIsQueueEmpty>
 80091cc:	4603      	mov	r3, r0
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	f43f af5b 	beq.w	800908a <xQueueSemaphoreTake+0x16>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80091d4:	6a3b      	ldr	r3, [r7, #32]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d00d      	beq.n	80091f6 <xQueueSemaphoreTake+0x182>
					{
						taskENTER_CRITICAL();
 80091da:	f001 fcc3 	bl	800ab64 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80091de:	69f8      	ldr	r0, [r7, #28]
 80091e0:	f000 f87c 	bl	80092dc <prvGetDisinheritPriorityAfterTimeout>
 80091e4:	6178      	str	r0, [r7, #20]
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80091e6:	69fb      	ldr	r3, [r7, #28]
 80091e8:	689b      	ldr	r3, [r3, #8]
 80091ea:	6979      	ldr	r1, [r7, #20]
 80091ec:	4618      	mov	r0, r3
 80091ee:	f001 f85d 	bl	800a2ac <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80091f2:	f001 fcd1 	bl	800ab98 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80091f6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80091f8:	4618      	mov	r0, r3
 80091fa:	3728      	adds	r7, #40	; 0x28
 80091fc:	46bd      	mov	sp, r7
 80091fe:	bd80      	pop	{r7, pc}
 8009200:	e000ed04 	.word	0xe000ed04

08009204 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009204:	b580      	push	{r7, lr}
 8009206:	b08c      	sub	sp, #48	; 0x30
 8009208:	af00      	add	r7, sp, #0
 800920a:	60f8      	str	r0, [r7, #12]
 800920c:	60b9      	str	r1, [r7, #8]
 800920e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	62bb      	str	r3, [r7, #40]	; 0x28
	__asm volatile
 8009214:	f3ef 8211 	mrs	r2, BASEPRI
 8009218:	f04f 0350 	mov.w	r3, #80	; 0x50
 800921c:	f383 8811 	msr	BASEPRI, r3
 8009220:	f3bf 8f6f 	isb	sy
 8009224:	f3bf 8f4f 	dsb	sy
 8009228:	61ba      	str	r2, [r7, #24]
 800922a:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800922c:	69bb      	ldr	r3, [r7, #24]
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800922e:	627b      	str	r3, [r7, #36]	; 0x24
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009232:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009234:	623b      	str	r3, [r7, #32]

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009236:	6a3b      	ldr	r3, [r7, #32]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d02d      	beq.n	8009298 <xQueueReceiveFromISR+0x94>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800923c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800923e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009242:	77fb      	strb	r3, [r7, #31]

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009244:	68b9      	ldr	r1, [r7, #8]
 8009246:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009248:	f000 f8ca 	bl	80093e0 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800924c:	6a3b      	ldr	r3, [r7, #32]
 800924e:	1e5a      	subs	r2, r3, #1
 8009250:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009252:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8009254:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800925c:	d112      	bne.n	8009284 <xQueueReceiveFromISR+0x80>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800925e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009260:	691b      	ldr	r3, [r3, #16]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d015      	beq.n	8009292 <xQueueReceiveFromISR+0x8e>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009266:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009268:	3310      	adds	r3, #16
 800926a:	4618      	mov	r0, r3
 800926c:	f000 fdc4 	bl	8009df8 <xTaskRemoveFromEventList>
 8009270:	4603      	mov	r3, r0
 8009272:	2b00      	cmp	r3, #0
 8009274:	d00d      	beq.n	8009292 <xQueueReceiveFromISR+0x8e>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d00a      	beq.n	8009292 <xQueueReceiveFromISR+0x8e>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	2201      	movs	r2, #1
 8009280:	601a      	str	r2, [r3, #0]
 8009282:	e006      	b.n	8009292 <xQueueReceiveFromISR+0x8e>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8009284:	7ffb      	ldrb	r3, [r7, #31]
 8009286:	3301      	adds	r3, #1
 8009288:	b2db      	uxtb	r3, r3
 800928a:	b25a      	sxtb	r2, r3
 800928c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800928e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8009292:	2301      	movs	r3, #1
 8009294:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009296:	e001      	b.n	800929c <xQueueReceiveFromISR+0x98>
		}
		else
		{
			xReturn = pdFAIL;
 8009298:	2300      	movs	r3, #0
 800929a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800929c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800929e:	613b      	str	r3, [r7, #16]
	__asm volatile
 80092a0:	693b      	ldr	r3, [r7, #16]
 80092a2:	f383 8811 	msr	BASEPRI, r3
}
 80092a6:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80092a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80092aa:	4618      	mov	r0, r3
 80092ac:	3730      	adds	r7, #48	; 0x30
 80092ae:	46bd      	mov	sp, r7
 80092b0:	bd80      	pop	{r7, pc}

080092b2 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80092b2:	b580      	push	{r7, lr}
 80092b4:	b084      	sub	sp, #16
 80092b6:	af00      	add	r7, sp, #0
 80092b8:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	60fb      	str	r3, [r7, #12]
	configASSERT( pxQueue );
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80092be:	68f8      	ldr	r0, [r7, #12]
 80092c0:	f000 f95e 	bl	8009580 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d102      	bne.n	80092d4 <vQueueDelete+0x22>
		{
			vPortFree( pxQueue );
 80092ce:	68f8      	ldr	r0, [r7, #12]
 80092d0:	f001 fd9c 	bl	800ae0c <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80092d4:	bf00      	nop
 80092d6:	3710      	adds	r7, #16
 80092d8:	46bd      	mov	sp, r7
 80092da:	bd80      	pop	{r7, pc}

080092dc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80092dc:	b480      	push	{r7}
 80092de:	b085      	sub	sp, #20
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d006      	beq.n	80092fa <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 80092f6:	60fb      	str	r3, [r7, #12]
 80092f8:	e001      	b.n	80092fe <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80092fa:	2300      	movs	r3, #0
 80092fc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80092fe:	68fb      	ldr	r3, [r7, #12]
	}
 8009300:	4618      	mov	r0, r3
 8009302:	3714      	adds	r7, #20
 8009304:	46bd      	mov	sp, r7
 8009306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930a:	4770      	bx	lr

0800930c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800930c:	b580      	push	{r7, lr}
 800930e:	b086      	sub	sp, #24
 8009310:	af00      	add	r7, sp, #0
 8009312:	60f8      	str	r0, [r7, #12]
 8009314:	60b9      	str	r1, [r7, #8]
 8009316:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009318:	2300      	movs	r3, #0
 800931a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009320:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009326:	2b00      	cmp	r3, #0
 8009328:	d10d      	bne.n	8009346 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	2b00      	cmp	r3, #0
 8009330:	d14d      	bne.n	80093ce <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	689b      	ldr	r3, [r3, #8]
 8009336:	4618      	mov	r0, r3
 8009338:	f000 ff6c 	bl	800a214 <xTaskPriorityDisinherit>
 800933c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	2200      	movs	r2, #0
 8009342:	609a      	str	r2, [r3, #8]
 8009344:	e043      	b.n	80093ce <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d119      	bne.n	8009380 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	6858      	ldr	r0, [r3, #4]
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009354:	461a      	mov	r2, r3
 8009356:	68b9      	ldr	r1, [r7, #8]
 8009358:	f001 fe80 	bl	800b05c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	685a      	ldr	r2, [r3, #4]
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009364:	441a      	add	r2, r3
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	685a      	ldr	r2, [r3, #4]
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	689b      	ldr	r3, [r3, #8]
 8009372:	429a      	cmp	r2, r3
 8009374:	d32b      	bcc.n	80093ce <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	681a      	ldr	r2, [r3, #0]
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	605a      	str	r2, [r3, #4]
 800937e:	e026      	b.n	80093ce <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	68d8      	ldr	r0, [r3, #12]
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009388:	461a      	mov	r2, r3
 800938a:	68b9      	ldr	r1, [r7, #8]
 800938c:	f001 fe66 	bl	800b05c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	68da      	ldr	r2, [r3, #12]
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009398:	425b      	negs	r3, r3
 800939a:	441a      	add	r2, r3
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	68da      	ldr	r2, [r3, #12]
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	429a      	cmp	r2, r3
 80093aa:	d207      	bcs.n	80093bc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	689a      	ldr	r2, [r3, #8]
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093b4:	425b      	negs	r3, r3
 80093b6:	441a      	add	r2, r3
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	2b02      	cmp	r3, #2
 80093c0:	d105      	bne.n	80093ce <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80093c2:	693b      	ldr	r3, [r7, #16]
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d002      	beq.n	80093ce <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80093c8:	693b      	ldr	r3, [r7, #16]
 80093ca:	3b01      	subs	r3, #1
 80093cc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80093ce:	693b      	ldr	r3, [r7, #16]
 80093d0:	1c5a      	adds	r2, r3, #1
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80093d6:	697b      	ldr	r3, [r7, #20]
}
 80093d8:	4618      	mov	r0, r3
 80093da:	3718      	adds	r7, #24
 80093dc:	46bd      	mov	sp, r7
 80093de:	bd80      	pop	{r7, pc}

080093e0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b082      	sub	sp, #8
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]
 80093e8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d018      	beq.n	8009424 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	68da      	ldr	r2, [r3, #12]
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093fa:	441a      	add	r2, r3
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	68da      	ldr	r2, [r3, #12]
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	689b      	ldr	r3, [r3, #8]
 8009408:	429a      	cmp	r2, r3
 800940a:	d303      	bcc.n	8009414 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681a      	ldr	r2, [r3, #0]
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	68d9      	ldr	r1, [r3, #12]
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800941c:	461a      	mov	r2, r3
 800941e:	6838      	ldr	r0, [r7, #0]
 8009420:	f001 fe1c 	bl	800b05c <memcpy>
	}
}
 8009424:	bf00      	nop
 8009426:	3708      	adds	r7, #8
 8009428:	46bd      	mov	sp, r7
 800942a:	bd80      	pop	{r7, pc}

0800942c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800942c:	b580      	push	{r7, lr}
 800942e:	b084      	sub	sp, #16
 8009430:	af00      	add	r7, sp, #0
 8009432:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009434:	f001 fb96 	bl	800ab64 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800943e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009440:	e011      	b.n	8009466 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009446:	2b00      	cmp	r3, #0
 8009448:	d012      	beq.n	8009470 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	3324      	adds	r3, #36	; 0x24
 800944e:	4618      	mov	r0, r3
 8009450:	f000 fcd2 	bl	8009df8 <xTaskRemoveFromEventList>
 8009454:	4603      	mov	r3, r0
 8009456:	2b00      	cmp	r3, #0
 8009458:	d001      	beq.n	800945e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800945a:	f000 fd7f 	bl	8009f5c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800945e:	7bfb      	ldrb	r3, [r7, #15]
 8009460:	3b01      	subs	r3, #1
 8009462:	b2db      	uxtb	r3, r3
 8009464:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009466:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800946a:	2b00      	cmp	r3, #0
 800946c:	dce9      	bgt.n	8009442 <prvUnlockQueue+0x16>
 800946e:	e000      	b.n	8009472 <prvUnlockQueue+0x46>
					break;
 8009470:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	22ff      	movs	r2, #255	; 0xff
 8009476:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800947a:	f001 fb8d 	bl	800ab98 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800947e:	f001 fb71 	bl	800ab64 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009488:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800948a:	e011      	b.n	80094b0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	691b      	ldr	r3, [r3, #16]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d012      	beq.n	80094ba <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	3310      	adds	r3, #16
 8009498:	4618      	mov	r0, r3
 800949a:	f000 fcad 	bl	8009df8 <xTaskRemoveFromEventList>
 800949e:	4603      	mov	r3, r0
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d001      	beq.n	80094a8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80094a4:	f000 fd5a 	bl	8009f5c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80094a8:	7bbb      	ldrb	r3, [r7, #14]
 80094aa:	3b01      	subs	r3, #1
 80094ac:	b2db      	uxtb	r3, r3
 80094ae:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80094b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	dce9      	bgt.n	800948c <prvUnlockQueue+0x60>
 80094b8:	e000      	b.n	80094bc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80094ba:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	22ff      	movs	r2, #255	; 0xff
 80094c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80094c4:	f001 fb68 	bl	800ab98 <vPortExitCritical>
}
 80094c8:	bf00      	nop
 80094ca:	3710      	adds	r7, #16
 80094cc:	46bd      	mov	sp, r7
 80094ce:	bd80      	pop	{r7, pc}

080094d0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b084      	sub	sp, #16
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80094d8:	f001 fb44 	bl	800ab64 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d102      	bne.n	80094ea <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80094e4:	2301      	movs	r3, #1
 80094e6:	60fb      	str	r3, [r7, #12]
 80094e8:	e001      	b.n	80094ee <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80094ea:	2300      	movs	r3, #0
 80094ec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80094ee:	f001 fb53 	bl	800ab98 <vPortExitCritical>

	return xReturn;
 80094f2:	68fb      	ldr	r3, [r7, #12]
}
 80094f4:	4618      	mov	r0, r3
 80094f6:	3710      	adds	r7, #16
 80094f8:	46bd      	mov	sp, r7
 80094fa:	bd80      	pop	{r7, pc}

080094fc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80094fc:	b580      	push	{r7, lr}
 80094fe:	b084      	sub	sp, #16
 8009500:	af00      	add	r7, sp, #0
 8009502:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009504:	f001 fb2e 	bl	800ab64 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009510:	429a      	cmp	r2, r3
 8009512:	d102      	bne.n	800951a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009514:	2301      	movs	r3, #1
 8009516:	60fb      	str	r3, [r7, #12]
 8009518:	e001      	b.n	800951e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800951a:	2300      	movs	r3, #0
 800951c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800951e:	f001 fb3b 	bl	800ab98 <vPortExitCritical>

	return xReturn;
 8009522:	68fb      	ldr	r3, [r7, #12]
}
 8009524:	4618      	mov	r0, r3
 8009526:	3710      	adds	r7, #16
 8009528:	46bd      	mov	sp, r7
 800952a:	bd80      	pop	{r7, pc}

0800952c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800952c:	b480      	push	{r7}
 800952e:	b085      	sub	sp, #20
 8009530:	af00      	add	r7, sp, #0
 8009532:	6078      	str	r0, [r7, #4]
 8009534:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009536:	2300      	movs	r3, #0
 8009538:	60fb      	str	r3, [r7, #12]
 800953a:	e014      	b.n	8009566 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800953c:	4a0f      	ldr	r2, [pc, #60]	; (800957c <vQueueAddToRegistry+0x50>)
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009544:	2b00      	cmp	r3, #0
 8009546:	d10b      	bne.n	8009560 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009548:	490c      	ldr	r1, [pc, #48]	; (800957c <vQueueAddToRegistry+0x50>)
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	683a      	ldr	r2, [r7, #0]
 800954e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009552:	4a0a      	ldr	r2, [pc, #40]	; (800957c <vQueueAddToRegistry+0x50>)
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	00db      	lsls	r3, r3, #3
 8009558:	4413      	add	r3, r2
 800955a:	687a      	ldr	r2, [r7, #4]
 800955c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800955e:	e006      	b.n	800956e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	3301      	adds	r3, #1
 8009564:	60fb      	str	r3, [r7, #12]
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	2b07      	cmp	r3, #7
 800956a:	d9e7      	bls.n	800953c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800956c:	bf00      	nop
 800956e:	bf00      	nop
 8009570:	3714      	adds	r7, #20
 8009572:	46bd      	mov	sp, r7
 8009574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009578:	4770      	bx	lr
 800957a:	bf00      	nop
 800957c:	20000bcc 	.word	0x20000bcc

08009580 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8009580:	b480      	push	{r7}
 8009582:	b085      	sub	sp, #20
 8009584:	af00      	add	r7, sp, #0
 8009586:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009588:	2300      	movs	r3, #0
 800958a:	60fb      	str	r3, [r7, #12]
 800958c:	e016      	b.n	80095bc <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800958e:	4a10      	ldr	r2, [pc, #64]	; (80095d0 <vQueueUnregisterQueue+0x50>)
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	00db      	lsls	r3, r3, #3
 8009594:	4413      	add	r3, r2
 8009596:	685b      	ldr	r3, [r3, #4]
 8009598:	687a      	ldr	r2, [r7, #4]
 800959a:	429a      	cmp	r2, r3
 800959c:	d10b      	bne.n	80095b6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800959e:	4a0c      	ldr	r2, [pc, #48]	; (80095d0 <vQueueUnregisterQueue+0x50>)
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	2100      	movs	r1, #0
 80095a4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80095a8:	4a09      	ldr	r2, [pc, #36]	; (80095d0 <vQueueUnregisterQueue+0x50>)
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	00db      	lsls	r3, r3, #3
 80095ae:	4413      	add	r3, r2
 80095b0:	2200      	movs	r2, #0
 80095b2:	605a      	str	r2, [r3, #4]
				break;
 80095b4:	e006      	b.n	80095c4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	3301      	adds	r3, #1
 80095ba:	60fb      	str	r3, [r7, #12]
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	2b07      	cmp	r3, #7
 80095c0:	d9e5      	bls.n	800958e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80095c2:	bf00      	nop
 80095c4:	bf00      	nop
 80095c6:	3714      	adds	r7, #20
 80095c8:	46bd      	mov	sp, r7
 80095ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ce:	4770      	bx	lr
 80095d0:	20000bcc 	.word	0x20000bcc

080095d4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80095d4:	b580      	push	{r7, lr}
 80095d6:	b086      	sub	sp, #24
 80095d8:	af00      	add	r7, sp, #0
 80095da:	60f8      	str	r0, [r7, #12]
 80095dc:	60b9      	str	r1, [r7, #8]
 80095de:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80095e4:	f001 fabe 	bl	800ab64 <vPortEnterCritical>
 80095e8:	697b      	ldr	r3, [r7, #20]
 80095ea:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80095ee:	b25b      	sxtb	r3, r3
 80095f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095f4:	d103      	bne.n	80095fe <vQueueWaitForMessageRestricted+0x2a>
 80095f6:	697b      	ldr	r3, [r7, #20]
 80095f8:	2200      	movs	r2, #0
 80095fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80095fe:	697b      	ldr	r3, [r7, #20]
 8009600:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009604:	b25b      	sxtb	r3, r3
 8009606:	f1b3 3fff 	cmp.w	r3, #4294967295
 800960a:	d103      	bne.n	8009614 <vQueueWaitForMessageRestricted+0x40>
 800960c:	697b      	ldr	r3, [r7, #20]
 800960e:	2200      	movs	r2, #0
 8009610:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009614:	f001 fac0 	bl	800ab98 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009618:	697b      	ldr	r3, [r7, #20]
 800961a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800961c:	2b00      	cmp	r3, #0
 800961e:	d106      	bne.n	800962e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009620:	697b      	ldr	r3, [r7, #20]
 8009622:	3324      	adds	r3, #36	; 0x24
 8009624:	687a      	ldr	r2, [r7, #4]
 8009626:	68b9      	ldr	r1, [r7, #8]
 8009628:	4618      	mov	r0, r3
 800962a:	f000 fbc7 	bl	8009dbc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800962e:	6978      	ldr	r0, [r7, #20]
 8009630:	f7ff fefc 	bl	800942c <prvUnlockQueue>
	}
 8009634:	bf00      	nop
 8009636:	3718      	adds	r7, #24
 8009638:	46bd      	mov	sp, r7
 800963a:	bd80      	pop	{r7, pc}

0800963c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800963c:	b580      	push	{r7, lr}
 800963e:	b08a      	sub	sp, #40	; 0x28
 8009640:	af04      	add	r7, sp, #16
 8009642:	60f8      	str	r0, [r7, #12]
 8009644:	60b9      	str	r1, [r7, #8]
 8009646:	607a      	str	r2, [r7, #4]
 8009648:	603b      	str	r3, [r7, #0]
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800964a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800964c:	2b00      	cmp	r3, #0
 800964e:	d01e      	beq.n	800968e <xTaskCreateStatic+0x52>
 8009650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009652:	2b00      	cmp	r3, #0
 8009654:	d01b      	beq.n	800968e <xTaskCreateStatic+0x52>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009658:	617b      	str	r3, [r7, #20]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800965a:	697b      	ldr	r3, [r7, #20]
 800965c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800965e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009660:	697b      	ldr	r3, [r7, #20]
 8009662:	2202      	movs	r2, #2
 8009664:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009668:	2300      	movs	r3, #0
 800966a:	9303      	str	r3, [sp, #12]
 800966c:	697b      	ldr	r3, [r7, #20]
 800966e:	9302      	str	r3, [sp, #8]
 8009670:	f107 0310 	add.w	r3, r7, #16
 8009674:	9301      	str	r3, [sp, #4]
 8009676:	6a3b      	ldr	r3, [r7, #32]
 8009678:	9300      	str	r3, [sp, #0]
 800967a:	683b      	ldr	r3, [r7, #0]
 800967c:	687a      	ldr	r2, [r7, #4]
 800967e:	68b9      	ldr	r1, [r7, #8]
 8009680:	68f8      	ldr	r0, [r7, #12]
 8009682:	f000 f851 	bl	8009728 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009686:	6978      	ldr	r0, [r7, #20]
 8009688:	f000 f8e4 	bl	8009854 <prvAddNewTaskToReadyList>
 800968c:	e001      	b.n	8009692 <xTaskCreateStatic+0x56>
		}
		else
		{
			xReturn = NULL;
 800968e:	2300      	movs	r3, #0
 8009690:	613b      	str	r3, [r7, #16]
		}

		return xReturn;
 8009692:	693b      	ldr	r3, [r7, #16]
	}
 8009694:	4618      	mov	r0, r3
 8009696:	3718      	adds	r7, #24
 8009698:	46bd      	mov	sp, r7
 800969a:	bd80      	pop	{r7, pc}

0800969c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800969c:	b580      	push	{r7, lr}
 800969e:	b08c      	sub	sp, #48	; 0x30
 80096a0:	af04      	add	r7, sp, #16
 80096a2:	60f8      	str	r0, [r7, #12]
 80096a4:	60b9      	str	r1, [r7, #8]
 80096a6:	603b      	str	r3, [r7, #0]
 80096a8:	4613      	mov	r3, r2
 80096aa:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80096ac:	88fb      	ldrh	r3, [r7, #6]
 80096ae:	009b      	lsls	r3, r3, #2
 80096b0:	4618      	mov	r0, r3
 80096b2:	f001 fb11 	bl	800acd8 <pvPortMalloc>
 80096b6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80096b8:	697b      	ldr	r3, [r7, #20]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d00e      	beq.n	80096dc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80096be:	20bc      	movs	r0, #188	; 0xbc
 80096c0:	f001 fb0a 	bl	800acd8 <pvPortMalloc>
 80096c4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80096c6:	69fb      	ldr	r3, [r7, #28]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d003      	beq.n	80096d4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80096cc:	69fb      	ldr	r3, [r7, #28]
 80096ce:	697a      	ldr	r2, [r7, #20]
 80096d0:	631a      	str	r2, [r3, #48]	; 0x30
 80096d2:	e005      	b.n	80096e0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80096d4:	6978      	ldr	r0, [r7, #20]
 80096d6:	f001 fb99 	bl	800ae0c <vPortFree>
 80096da:	e001      	b.n	80096e0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80096dc:	2300      	movs	r3, #0
 80096de:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80096e0:	69fb      	ldr	r3, [r7, #28]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d017      	beq.n	8009716 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80096e6:	69fb      	ldr	r3, [r7, #28]
 80096e8:	2200      	movs	r2, #0
 80096ea:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80096ee:	88fa      	ldrh	r2, [r7, #6]
 80096f0:	2300      	movs	r3, #0
 80096f2:	9303      	str	r3, [sp, #12]
 80096f4:	69fb      	ldr	r3, [r7, #28]
 80096f6:	9302      	str	r3, [sp, #8]
 80096f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096fa:	9301      	str	r3, [sp, #4]
 80096fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096fe:	9300      	str	r3, [sp, #0]
 8009700:	683b      	ldr	r3, [r7, #0]
 8009702:	68b9      	ldr	r1, [r7, #8]
 8009704:	68f8      	ldr	r0, [r7, #12]
 8009706:	f000 f80f 	bl	8009728 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800970a:	69f8      	ldr	r0, [r7, #28]
 800970c:	f000 f8a2 	bl	8009854 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009710:	2301      	movs	r3, #1
 8009712:	61bb      	str	r3, [r7, #24]
 8009714:	e002      	b.n	800971c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009716:	f04f 33ff 	mov.w	r3, #4294967295
 800971a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800971c:	69bb      	ldr	r3, [r7, #24]
	}
 800971e:	4618      	mov	r0, r3
 8009720:	3720      	adds	r7, #32
 8009722:	46bd      	mov	sp, r7
 8009724:	bd80      	pop	{r7, pc}
	...

08009728 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009728:	b580      	push	{r7, lr}
 800972a:	b086      	sub	sp, #24
 800972c:	af00      	add	r7, sp, #0
 800972e:	60f8      	str	r0, [r7, #12]
 8009730:	60b9      	str	r1, [r7, #8]
 8009732:	607a      	str	r2, [r7, #4]
 8009734:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009736:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009738:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	009b      	lsls	r3, r3, #2
 800973e:	461a      	mov	r2, r3
 8009740:	21a5      	movs	r1, #165	; 0xa5
 8009742:	f001 fc99 	bl	800b078 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009746:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009748:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009750:	3b01      	subs	r3, #1
 8009752:	009b      	lsls	r3, r3, #2
 8009754:	4413      	add	r3, r2
 8009756:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009758:	693b      	ldr	r3, [r7, #16]
 800975a:	f023 0307 	bic.w	r3, r3, #7
 800975e:	613b      	str	r3, [r7, #16]
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009760:	68bb      	ldr	r3, [r7, #8]
 8009762:	2b00      	cmp	r3, #0
 8009764:	d01f      	beq.n	80097a6 <prvInitialiseNewTask+0x7e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009766:	2300      	movs	r3, #0
 8009768:	617b      	str	r3, [r7, #20]
 800976a:	e012      	b.n	8009792 <prvInitialiseNewTask+0x6a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800976c:	68ba      	ldr	r2, [r7, #8]
 800976e:	697b      	ldr	r3, [r7, #20]
 8009770:	4413      	add	r3, r2
 8009772:	7819      	ldrb	r1, [r3, #0]
 8009774:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009776:	697b      	ldr	r3, [r7, #20]
 8009778:	4413      	add	r3, r2
 800977a:	3334      	adds	r3, #52	; 0x34
 800977c:	460a      	mov	r2, r1
 800977e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009780:	68ba      	ldr	r2, [r7, #8]
 8009782:	697b      	ldr	r3, [r7, #20]
 8009784:	4413      	add	r3, r2
 8009786:	781b      	ldrb	r3, [r3, #0]
 8009788:	2b00      	cmp	r3, #0
 800978a:	d006      	beq.n	800979a <prvInitialiseNewTask+0x72>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800978c:	697b      	ldr	r3, [r7, #20]
 800978e:	3301      	adds	r3, #1
 8009790:	617b      	str	r3, [r7, #20]
 8009792:	697b      	ldr	r3, [r7, #20]
 8009794:	2b0f      	cmp	r3, #15
 8009796:	d9e9      	bls.n	800976c <prvInitialiseNewTask+0x44>
 8009798:	e000      	b.n	800979c <prvInitialiseNewTask+0x74>
			{
				break;
 800979a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800979c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800979e:	2200      	movs	r2, #0
 80097a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80097a4:	e003      	b.n	80097ae <prvInitialiseNewTask+0x86>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80097a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097a8:	2200      	movs	r2, #0
 80097aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80097ae:	6a3b      	ldr	r3, [r7, #32]
 80097b0:	2b37      	cmp	r3, #55	; 0x37
 80097b2:	d901      	bls.n	80097b8 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80097b4:	2337      	movs	r3, #55	; 0x37
 80097b6:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80097b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097ba:	6a3a      	ldr	r2, [r7, #32]
 80097bc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80097be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097c0:	6a3a      	ldr	r2, [r7, #32]
 80097c2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80097c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097c6:	2200      	movs	r2, #0
 80097c8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80097ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097cc:	3304      	adds	r3, #4
 80097ce:	4618      	mov	r0, r3
 80097d0:	f7ff f8c6 	bl	8008960 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80097d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097d6:	3318      	adds	r3, #24
 80097d8:	4618      	mov	r0, r3
 80097da:	f7ff f8c1 	bl	8008960 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80097de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80097e2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80097e4:	6a3b      	ldr	r3, [r7, #32]
 80097e6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80097ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097ec:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80097ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80097f2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80097f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097f6:	2200      	movs	r2, #0
 80097f8:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80097fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097fe:	2200      	movs	r2, #0
 8009800:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009806:	3354      	adds	r3, #84	; 0x54
 8009808:	2260      	movs	r2, #96	; 0x60
 800980a:	2100      	movs	r1, #0
 800980c:	4618      	mov	r0, r3
 800980e:	f001 fc33 	bl	800b078 <memset>
 8009812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009814:	4a0c      	ldr	r2, [pc, #48]	; (8009848 <prvInitialiseNewTask+0x120>)
 8009816:	659a      	str	r2, [r3, #88]	; 0x58
 8009818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800981a:	4a0c      	ldr	r2, [pc, #48]	; (800984c <prvInitialiseNewTask+0x124>)
 800981c:	65da      	str	r2, [r3, #92]	; 0x5c
 800981e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009820:	4a0b      	ldr	r2, [pc, #44]	; (8009850 <prvInitialiseNewTask+0x128>)
 8009822:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009824:	683a      	ldr	r2, [r7, #0]
 8009826:	68f9      	ldr	r1, [r7, #12]
 8009828:	6938      	ldr	r0, [r7, #16]
 800982a:	f001 f8f5 	bl	800aa18 <pxPortInitialiseStack>
 800982e:	4602      	mov	r2, r0
 8009830:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009832:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009836:	2b00      	cmp	r3, #0
 8009838:	d002      	beq.n	8009840 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800983a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800983c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800983e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009840:	bf00      	nop
 8009842:	3718      	adds	r7, #24
 8009844:	46bd      	mov	sp, r7
 8009846:	bd80      	pop	{r7, pc}
 8009848:	0800daf4 	.word	0x0800daf4
 800984c:	0800db14 	.word	0x0800db14
 8009850:	0800dad4 	.word	0x0800dad4

08009854 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009854:	b580      	push	{r7, lr}
 8009856:	b082      	sub	sp, #8
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800985c:	f001 f982 	bl	800ab64 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009860:	4b2d      	ldr	r3, [pc, #180]	; (8009918 <prvAddNewTaskToReadyList+0xc4>)
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	3301      	adds	r3, #1
 8009866:	4a2c      	ldr	r2, [pc, #176]	; (8009918 <prvAddNewTaskToReadyList+0xc4>)
 8009868:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800986a:	4b2c      	ldr	r3, [pc, #176]	; (800991c <prvAddNewTaskToReadyList+0xc8>)
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	2b00      	cmp	r3, #0
 8009870:	d109      	bne.n	8009886 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009872:	4a2a      	ldr	r2, [pc, #168]	; (800991c <prvAddNewTaskToReadyList+0xc8>)
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009878:	4b27      	ldr	r3, [pc, #156]	; (8009918 <prvAddNewTaskToReadyList+0xc4>)
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	2b01      	cmp	r3, #1
 800987e:	d110      	bne.n	80098a2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009880:	f000 fb90 	bl	8009fa4 <prvInitialiseTaskLists>
 8009884:	e00d      	b.n	80098a2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009886:	4b26      	ldr	r3, [pc, #152]	; (8009920 <prvAddNewTaskToReadyList+0xcc>)
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	2b00      	cmp	r3, #0
 800988c:	d109      	bne.n	80098a2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800988e:	4b23      	ldr	r3, [pc, #140]	; (800991c <prvAddNewTaskToReadyList+0xc8>)
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009898:	429a      	cmp	r2, r3
 800989a:	d802      	bhi.n	80098a2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800989c:	4a1f      	ldr	r2, [pc, #124]	; (800991c <prvAddNewTaskToReadyList+0xc8>)
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80098a2:	4b20      	ldr	r3, [pc, #128]	; (8009924 <prvAddNewTaskToReadyList+0xd0>)
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	3301      	adds	r3, #1
 80098a8:	4a1e      	ldr	r2, [pc, #120]	; (8009924 <prvAddNewTaskToReadyList+0xd0>)
 80098aa:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80098ac:	4b1d      	ldr	r3, [pc, #116]	; (8009924 <prvAddNewTaskToReadyList+0xd0>)
 80098ae:	681a      	ldr	r2, [r3, #0]
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80098b8:	4b1b      	ldr	r3, [pc, #108]	; (8009928 <prvAddNewTaskToReadyList+0xd4>)
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	429a      	cmp	r2, r3
 80098be:	d903      	bls.n	80098c8 <prvAddNewTaskToReadyList+0x74>
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098c4:	4a18      	ldr	r2, [pc, #96]	; (8009928 <prvAddNewTaskToReadyList+0xd4>)
 80098c6:	6013      	str	r3, [r2, #0]
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80098cc:	4613      	mov	r3, r2
 80098ce:	009b      	lsls	r3, r3, #2
 80098d0:	4413      	add	r3, r2
 80098d2:	009b      	lsls	r3, r3, #2
 80098d4:	4a15      	ldr	r2, [pc, #84]	; (800992c <prvAddNewTaskToReadyList+0xd8>)
 80098d6:	441a      	add	r2, r3
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	3304      	adds	r3, #4
 80098dc:	4619      	mov	r1, r3
 80098de:	4610      	mov	r0, r2
 80098e0:	f7ff f84b 	bl	800897a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80098e4:	f001 f958 	bl	800ab98 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80098e8:	4b0d      	ldr	r3, [pc, #52]	; (8009920 <prvAddNewTaskToReadyList+0xcc>)
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d00e      	beq.n	800990e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80098f0:	4b0a      	ldr	r3, [pc, #40]	; (800991c <prvAddNewTaskToReadyList+0xc8>)
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098fa:	429a      	cmp	r2, r3
 80098fc:	d207      	bcs.n	800990e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80098fe:	4b0c      	ldr	r3, [pc, #48]	; (8009930 <prvAddNewTaskToReadyList+0xdc>)
 8009900:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009904:	601a      	str	r2, [r3, #0]
 8009906:	f3bf 8f4f 	dsb	sy
 800990a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800990e:	bf00      	nop
 8009910:	3708      	adds	r7, #8
 8009912:	46bd      	mov	sp, r7
 8009914:	bd80      	pop	{r7, pc}
 8009916:	bf00      	nop
 8009918:	200010e0 	.word	0x200010e0
 800991c:	20000c0c 	.word	0x20000c0c
 8009920:	200010ec 	.word	0x200010ec
 8009924:	200010fc 	.word	0x200010fc
 8009928:	200010e8 	.word	0x200010e8
 800992c:	20000c10 	.word	0x20000c10
 8009930:	e000ed04 	.word	0xe000ed04

08009934 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009934:	b580      	push	{r7, lr}
 8009936:	b084      	sub	sp, #16
 8009938:	af00      	add	r7, sp, #0
 800993a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800993c:	2300      	movs	r3, #0
 800993e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	2b00      	cmp	r3, #0
 8009944:	d008      	beq.n	8009958 <vTaskDelay+0x24>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
 8009946:	f000 f879 	bl	8009a3c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800994a:	2100      	movs	r1, #0
 800994c:	6878      	ldr	r0, [r7, #4]
 800994e:	f000 fd21 	bl	800a394 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009952:	f000 f881 	bl	8009a58 <xTaskResumeAll>
 8009956:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d107      	bne.n	800996e <vTaskDelay+0x3a>
		{
			portYIELD_WITHIN_API();
 800995e:	4b06      	ldr	r3, [pc, #24]	; (8009978 <vTaskDelay+0x44>)
 8009960:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009964:	601a      	str	r2, [r3, #0]
 8009966:	f3bf 8f4f 	dsb	sy
 800996a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800996e:	bf00      	nop
 8009970:	3710      	adds	r7, #16
 8009972:	46bd      	mov	sp, r7
 8009974:	bd80      	pop	{r7, pc}
 8009976:	bf00      	nop
 8009978:	e000ed04 	.word	0xe000ed04

0800997c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800997c:	b580      	push	{r7, lr}
 800997e:	b08a      	sub	sp, #40	; 0x28
 8009980:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009982:	2300      	movs	r3, #0
 8009984:	60fb      	str	r3, [r7, #12]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009986:	2300      	movs	r3, #0
 8009988:	60bb      	str	r3, [r7, #8]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800998a:	1d3a      	adds	r2, r7, #4
 800998c:	f107 0108 	add.w	r1, r7, #8
 8009990:	f107 030c 	add.w	r3, r7, #12
 8009994:	4618      	mov	r0, r3
 8009996:	f7fe ff8f 	bl	80088b8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800999a:	6879      	ldr	r1, [r7, #4]
 800999c:	68bb      	ldr	r3, [r7, #8]
 800999e:	68fa      	ldr	r2, [r7, #12]
 80099a0:	9202      	str	r2, [sp, #8]
 80099a2:	9301      	str	r3, [sp, #4]
 80099a4:	2300      	movs	r3, #0
 80099a6:	9300      	str	r3, [sp, #0]
 80099a8:	2300      	movs	r3, #0
 80099aa:	460a      	mov	r2, r1
 80099ac:	491b      	ldr	r1, [pc, #108]	; (8009a1c <vTaskStartScheduler+0xa0>)
 80099ae:	481c      	ldr	r0, [pc, #112]	; (8009a20 <vTaskStartScheduler+0xa4>)
 80099b0:	f7ff fe44 	bl	800963c <xTaskCreateStatic>
 80099b4:	4603      	mov	r3, r0
 80099b6:	4a1b      	ldr	r2, [pc, #108]	; (8009a24 <vTaskStartScheduler+0xa8>)
 80099b8:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80099ba:	4b1a      	ldr	r3, [pc, #104]	; (8009a24 <vTaskStartScheduler+0xa8>)
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d002      	beq.n	80099c8 <vTaskStartScheduler+0x4c>
		{
			xReturn = pdPASS;
 80099c2:	2301      	movs	r3, #1
 80099c4:	617b      	str	r3, [r7, #20]
 80099c6:	e001      	b.n	80099cc <vTaskStartScheduler+0x50>
		}
		else
		{
			xReturn = pdFAIL;
 80099c8:	2300      	movs	r3, #0
 80099ca:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80099cc:	697b      	ldr	r3, [r7, #20]
 80099ce:	2b01      	cmp	r3, #1
 80099d0:	d102      	bne.n	80099d8 <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 80099d2:	f000 fd33 	bl	800a43c <xTimerCreateTimerTask>
 80099d6:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80099d8:	697b      	ldr	r3, [r7, #20]
 80099da:	2b01      	cmp	r3, #1
 80099dc:	d11a      	bne.n	8009a14 <vTaskStartScheduler+0x98>
	__asm volatile
 80099de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099e2:	f383 8811 	msr	BASEPRI, r3
 80099e6:	f3bf 8f6f 	isb	sy
 80099ea:	f3bf 8f4f 	dsb	sy
 80099ee:	613b      	str	r3, [r7, #16]
}
 80099f0:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80099f2:	4b0d      	ldr	r3, [pc, #52]	; (8009a28 <vTaskStartScheduler+0xac>)
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	3354      	adds	r3, #84	; 0x54
 80099f8:	4a0c      	ldr	r2, [pc, #48]	; (8009a2c <vTaskStartScheduler+0xb0>)
 80099fa:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80099fc:	4b0c      	ldr	r3, [pc, #48]	; (8009a30 <vTaskStartScheduler+0xb4>)
 80099fe:	f04f 32ff 	mov.w	r2, #4294967295
 8009a02:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009a04:	4b0b      	ldr	r3, [pc, #44]	; (8009a34 <vTaskStartScheduler+0xb8>)
 8009a06:	2201      	movs	r2, #1
 8009a08:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009a0a:	4b0b      	ldr	r3, [pc, #44]	; (8009a38 <vTaskStartScheduler+0xbc>)
 8009a0c:	2200      	movs	r2, #0
 8009a0e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009a10:	f001 f87e 	bl	800ab10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009a14:	bf00      	nop
 8009a16:	3718      	adds	r7, #24
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	bd80      	pop	{r7, pc}
 8009a1c:	0800d9a8 	.word	0x0800d9a8
 8009a20:	08009f75 	.word	0x08009f75
 8009a24:	20001104 	.word	0x20001104
 8009a28:	20000c0c 	.word	0x20000c0c
 8009a2c:	2000001c 	.word	0x2000001c
 8009a30:	20001100 	.word	0x20001100
 8009a34:	200010ec 	.word	0x200010ec
 8009a38:	200010e4 	.word	0x200010e4

08009a3c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009a3c:	b480      	push	{r7}
 8009a3e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009a40:	4b04      	ldr	r3, [pc, #16]	; (8009a54 <vTaskSuspendAll+0x18>)
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	3301      	adds	r3, #1
 8009a46:	4a03      	ldr	r2, [pc, #12]	; (8009a54 <vTaskSuspendAll+0x18>)
 8009a48:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009a4a:	bf00      	nop
 8009a4c:	46bd      	mov	sp, r7
 8009a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a52:	4770      	bx	lr
 8009a54:	20001108 	.word	0x20001108

08009a58 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b084      	sub	sp, #16
 8009a5c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009a5e:	2300      	movs	r3, #0
 8009a60:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009a62:	2300      	movs	r3, #0
 8009a64:	60bb      	str	r3, [r7, #8]
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009a66:	f001 f87d 	bl	800ab64 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009a6a:	4b39      	ldr	r3, [pc, #228]	; (8009b50 <xTaskResumeAll+0xf8>)
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	3b01      	subs	r3, #1
 8009a70:	4a37      	ldr	r2, [pc, #220]	; (8009b50 <xTaskResumeAll+0xf8>)
 8009a72:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009a74:	4b36      	ldr	r3, [pc, #216]	; (8009b50 <xTaskResumeAll+0xf8>)
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d162      	bne.n	8009b42 <xTaskResumeAll+0xea>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009a7c:	4b35      	ldr	r3, [pc, #212]	; (8009b54 <xTaskResumeAll+0xfc>)
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d05e      	beq.n	8009b42 <xTaskResumeAll+0xea>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009a84:	e02f      	b.n	8009ae6 <xTaskResumeAll+0x8e>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a86:	4b34      	ldr	r3, [pc, #208]	; (8009b58 <xTaskResumeAll+0x100>)
 8009a88:	68db      	ldr	r3, [r3, #12]
 8009a8a:	68db      	ldr	r3, [r3, #12]
 8009a8c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	3318      	adds	r3, #24
 8009a92:	4618      	mov	r0, r3
 8009a94:	f7fe ffce 	bl	8008a34 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	3304      	adds	r3, #4
 8009a9c:	4618      	mov	r0, r3
 8009a9e:	f7fe ffc9 	bl	8008a34 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009aa6:	4b2d      	ldr	r3, [pc, #180]	; (8009b5c <xTaskResumeAll+0x104>)
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	429a      	cmp	r2, r3
 8009aac:	d903      	bls.n	8009ab6 <xTaskResumeAll+0x5e>
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ab2:	4a2a      	ldr	r2, [pc, #168]	; (8009b5c <xTaskResumeAll+0x104>)
 8009ab4:	6013      	str	r3, [r2, #0]
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009aba:	4613      	mov	r3, r2
 8009abc:	009b      	lsls	r3, r3, #2
 8009abe:	4413      	add	r3, r2
 8009ac0:	009b      	lsls	r3, r3, #2
 8009ac2:	4a27      	ldr	r2, [pc, #156]	; (8009b60 <xTaskResumeAll+0x108>)
 8009ac4:	441a      	add	r2, r3
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	3304      	adds	r3, #4
 8009aca:	4619      	mov	r1, r3
 8009acc:	4610      	mov	r0, r2
 8009ace:	f7fe ff54 	bl	800897a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ad6:	4b23      	ldr	r3, [pc, #140]	; (8009b64 <xTaskResumeAll+0x10c>)
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009adc:	429a      	cmp	r2, r3
 8009ade:	d302      	bcc.n	8009ae6 <xTaskResumeAll+0x8e>
					{
						xYieldPending = pdTRUE;
 8009ae0:	4b21      	ldr	r3, [pc, #132]	; (8009b68 <xTaskResumeAll+0x110>)
 8009ae2:	2201      	movs	r2, #1
 8009ae4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009ae6:	4b1c      	ldr	r3, [pc, #112]	; (8009b58 <xTaskResumeAll+0x100>)
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d1cb      	bne.n	8009a86 <xTaskResumeAll+0x2e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d001      	beq.n	8009af8 <xTaskResumeAll+0xa0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009af4:	f000 fae8 	bl	800a0c8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009af8:	4b1c      	ldr	r3, [pc, #112]	; (8009b6c <xTaskResumeAll+0x114>)
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d010      	beq.n	8009b26 <xTaskResumeAll+0xce>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009b04:	f000 f846 	bl	8009b94 <xTaskIncrementTick>
 8009b08:	4603      	mov	r3, r0
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d002      	beq.n	8009b14 <xTaskResumeAll+0xbc>
							{
								xYieldPending = pdTRUE;
 8009b0e:	4b16      	ldr	r3, [pc, #88]	; (8009b68 <xTaskResumeAll+0x110>)
 8009b10:	2201      	movs	r2, #1
 8009b12:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	3b01      	subs	r3, #1
 8009b18:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d1f1      	bne.n	8009b04 <xTaskResumeAll+0xac>

						xPendedTicks = 0;
 8009b20:	4b12      	ldr	r3, [pc, #72]	; (8009b6c <xTaskResumeAll+0x114>)
 8009b22:	2200      	movs	r2, #0
 8009b24:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009b26:	4b10      	ldr	r3, [pc, #64]	; (8009b68 <xTaskResumeAll+0x110>)
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d009      	beq.n	8009b42 <xTaskResumeAll+0xea>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009b2e:	2301      	movs	r3, #1
 8009b30:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009b32:	4b0f      	ldr	r3, [pc, #60]	; (8009b70 <xTaskResumeAll+0x118>)
 8009b34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b38:	601a      	str	r2, [r3, #0]
 8009b3a:	f3bf 8f4f 	dsb	sy
 8009b3e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009b42:	f001 f829 	bl	800ab98 <vPortExitCritical>

	return xAlreadyYielded;
 8009b46:	68bb      	ldr	r3, [r7, #8]
}
 8009b48:	4618      	mov	r0, r3
 8009b4a:	3710      	adds	r7, #16
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	bd80      	pop	{r7, pc}
 8009b50:	20001108 	.word	0x20001108
 8009b54:	200010e0 	.word	0x200010e0
 8009b58:	200010a0 	.word	0x200010a0
 8009b5c:	200010e8 	.word	0x200010e8
 8009b60:	20000c10 	.word	0x20000c10
 8009b64:	20000c0c 	.word	0x20000c0c
 8009b68:	200010f4 	.word	0x200010f4
 8009b6c:	200010f0 	.word	0x200010f0
 8009b70:	e000ed04 	.word	0xe000ed04

08009b74 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009b74:	b480      	push	{r7}
 8009b76:	b083      	sub	sp, #12
 8009b78:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009b7a:	4b05      	ldr	r3, [pc, #20]	; (8009b90 <xTaskGetTickCount+0x1c>)
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009b80:	687b      	ldr	r3, [r7, #4]
}
 8009b82:	4618      	mov	r0, r3
 8009b84:	370c      	adds	r7, #12
 8009b86:	46bd      	mov	sp, r7
 8009b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b8c:	4770      	bx	lr
 8009b8e:	bf00      	nop
 8009b90:	200010e4 	.word	0x200010e4

08009b94 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	b086      	sub	sp, #24
 8009b98:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009b9e:	4b46      	ldr	r3, [pc, #280]	; (8009cb8 <xTaskIncrementTick+0x124>)
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d17e      	bne.n	8009ca4 <xTaskIncrementTick+0x110>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009ba6:	4b45      	ldr	r3, [pc, #276]	; (8009cbc <xTaskIncrementTick+0x128>)
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	3301      	adds	r3, #1
 8009bac:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009bae:	4a43      	ldr	r2, [pc, #268]	; (8009cbc <xTaskIncrementTick+0x128>)
 8009bb0:	693b      	ldr	r3, [r7, #16]
 8009bb2:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009bb4:	693b      	ldr	r3, [r7, #16]
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d110      	bne.n	8009bdc <xTaskIncrementTick+0x48>
		{
			taskSWITCH_DELAYED_LISTS();
 8009bba:	4b41      	ldr	r3, [pc, #260]	; (8009cc0 <xTaskIncrementTick+0x12c>)
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	60fb      	str	r3, [r7, #12]
 8009bc0:	4b40      	ldr	r3, [pc, #256]	; (8009cc4 <xTaskIncrementTick+0x130>)
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	4a3e      	ldr	r2, [pc, #248]	; (8009cc0 <xTaskIncrementTick+0x12c>)
 8009bc6:	6013      	str	r3, [r2, #0]
 8009bc8:	4a3e      	ldr	r2, [pc, #248]	; (8009cc4 <xTaskIncrementTick+0x130>)
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	6013      	str	r3, [r2, #0]
 8009bce:	4b3e      	ldr	r3, [pc, #248]	; (8009cc8 <xTaskIncrementTick+0x134>)
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	3301      	adds	r3, #1
 8009bd4:	4a3c      	ldr	r2, [pc, #240]	; (8009cc8 <xTaskIncrementTick+0x134>)
 8009bd6:	6013      	str	r3, [r2, #0]
 8009bd8:	f000 fa76 	bl	800a0c8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009bdc:	4b3b      	ldr	r3, [pc, #236]	; (8009ccc <xTaskIncrementTick+0x138>)
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	693a      	ldr	r2, [r7, #16]
 8009be2:	429a      	cmp	r2, r3
 8009be4:	d349      	bcc.n	8009c7a <xTaskIncrementTick+0xe6>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009be6:	4b36      	ldr	r3, [pc, #216]	; (8009cc0 <xTaskIncrementTick+0x12c>)
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d104      	bne.n	8009bfa <xTaskIncrementTick+0x66>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009bf0:	4b36      	ldr	r3, [pc, #216]	; (8009ccc <xTaskIncrementTick+0x138>)
 8009bf2:	f04f 32ff 	mov.w	r2, #4294967295
 8009bf6:	601a      	str	r2, [r3, #0]
					break;
 8009bf8:	e03f      	b.n	8009c7a <xTaskIncrementTick+0xe6>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009bfa:	4b31      	ldr	r3, [pc, #196]	; (8009cc0 <xTaskIncrementTick+0x12c>)
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	68db      	ldr	r3, [r3, #12]
 8009c00:	68db      	ldr	r3, [r3, #12]
 8009c02:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009c04:	68bb      	ldr	r3, [r7, #8]
 8009c06:	685b      	ldr	r3, [r3, #4]
 8009c08:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009c0a:	693a      	ldr	r2, [r7, #16]
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	429a      	cmp	r2, r3
 8009c10:	d203      	bcs.n	8009c1a <xTaskIncrementTick+0x86>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009c12:	4a2e      	ldr	r2, [pc, #184]	; (8009ccc <xTaskIncrementTick+0x138>)
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009c18:	e02f      	b.n	8009c7a <xTaskIncrementTick+0xe6>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009c1a:	68bb      	ldr	r3, [r7, #8]
 8009c1c:	3304      	adds	r3, #4
 8009c1e:	4618      	mov	r0, r3
 8009c20:	f7fe ff08 	bl	8008a34 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009c24:	68bb      	ldr	r3, [r7, #8]
 8009c26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d004      	beq.n	8009c36 <xTaskIncrementTick+0xa2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009c2c:	68bb      	ldr	r3, [r7, #8]
 8009c2e:	3318      	adds	r3, #24
 8009c30:	4618      	mov	r0, r3
 8009c32:	f7fe feff 	bl	8008a34 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009c36:	68bb      	ldr	r3, [r7, #8]
 8009c38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c3a:	4b25      	ldr	r3, [pc, #148]	; (8009cd0 <xTaskIncrementTick+0x13c>)
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	429a      	cmp	r2, r3
 8009c40:	d903      	bls.n	8009c4a <xTaskIncrementTick+0xb6>
 8009c42:	68bb      	ldr	r3, [r7, #8]
 8009c44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c46:	4a22      	ldr	r2, [pc, #136]	; (8009cd0 <xTaskIncrementTick+0x13c>)
 8009c48:	6013      	str	r3, [r2, #0]
 8009c4a:	68bb      	ldr	r3, [r7, #8]
 8009c4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c4e:	4613      	mov	r3, r2
 8009c50:	009b      	lsls	r3, r3, #2
 8009c52:	4413      	add	r3, r2
 8009c54:	009b      	lsls	r3, r3, #2
 8009c56:	4a1f      	ldr	r2, [pc, #124]	; (8009cd4 <xTaskIncrementTick+0x140>)
 8009c58:	441a      	add	r2, r3
 8009c5a:	68bb      	ldr	r3, [r7, #8]
 8009c5c:	3304      	adds	r3, #4
 8009c5e:	4619      	mov	r1, r3
 8009c60:	4610      	mov	r0, r2
 8009c62:	f7fe fe8a 	bl	800897a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009c66:	68bb      	ldr	r3, [r7, #8]
 8009c68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c6a:	4b1b      	ldr	r3, [pc, #108]	; (8009cd8 <xTaskIncrementTick+0x144>)
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c70:	429a      	cmp	r2, r3
 8009c72:	d3b8      	bcc.n	8009be6 <xTaskIncrementTick+0x52>
						{
							xSwitchRequired = pdTRUE;
 8009c74:	2301      	movs	r3, #1
 8009c76:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009c78:	e7b5      	b.n	8009be6 <xTaskIncrementTick+0x52>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009c7a:	4b17      	ldr	r3, [pc, #92]	; (8009cd8 <xTaskIncrementTick+0x144>)
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c80:	4914      	ldr	r1, [pc, #80]	; (8009cd4 <xTaskIncrementTick+0x140>)
 8009c82:	4613      	mov	r3, r2
 8009c84:	009b      	lsls	r3, r3, #2
 8009c86:	4413      	add	r3, r2
 8009c88:	009b      	lsls	r3, r3, #2
 8009c8a:	440b      	add	r3, r1
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	2b01      	cmp	r3, #1
 8009c90:	d901      	bls.n	8009c96 <xTaskIncrementTick+0x102>
			{
				xSwitchRequired = pdTRUE;
 8009c92:	2301      	movs	r3, #1
 8009c94:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009c96:	4b11      	ldr	r3, [pc, #68]	; (8009cdc <xTaskIncrementTick+0x148>)
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d007      	beq.n	8009cae <xTaskIncrementTick+0x11a>
			{
				xSwitchRequired = pdTRUE;
 8009c9e:	2301      	movs	r3, #1
 8009ca0:	617b      	str	r3, [r7, #20]
 8009ca2:	e004      	b.n	8009cae <xTaskIncrementTick+0x11a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009ca4:	4b0e      	ldr	r3, [pc, #56]	; (8009ce0 <xTaskIncrementTick+0x14c>)
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	3301      	adds	r3, #1
 8009caa:	4a0d      	ldr	r2, [pc, #52]	; (8009ce0 <xTaskIncrementTick+0x14c>)
 8009cac:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009cae:	697b      	ldr	r3, [r7, #20]
}
 8009cb0:	4618      	mov	r0, r3
 8009cb2:	3718      	adds	r7, #24
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	bd80      	pop	{r7, pc}
 8009cb8:	20001108 	.word	0x20001108
 8009cbc:	200010e4 	.word	0x200010e4
 8009cc0:	20001098 	.word	0x20001098
 8009cc4:	2000109c 	.word	0x2000109c
 8009cc8:	200010f8 	.word	0x200010f8
 8009ccc:	20001100 	.word	0x20001100
 8009cd0:	200010e8 	.word	0x200010e8
 8009cd4:	20000c10 	.word	0x20000c10
 8009cd8:	20000c0c 	.word	0x20000c0c
 8009cdc:	200010f4 	.word	0x200010f4
 8009ce0:	200010f0 	.word	0x200010f0

08009ce4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009ce4:	b480      	push	{r7}
 8009ce6:	b083      	sub	sp, #12
 8009ce8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009cea:	4b23      	ldr	r3, [pc, #140]	; (8009d78 <vTaskSwitchContext+0x94>)
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d003      	beq.n	8009cfa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009cf2:	4b22      	ldr	r3, [pc, #136]	; (8009d7c <vTaskSwitchContext+0x98>)
 8009cf4:	2201      	movs	r2, #1
 8009cf6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009cf8:	e038      	b.n	8009d6c <vTaskSwitchContext+0x88>
		xYieldPending = pdFALSE;
 8009cfa:	4b20      	ldr	r3, [pc, #128]	; (8009d7c <vTaskSwitchContext+0x98>)
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d00:	4b1f      	ldr	r3, [pc, #124]	; (8009d80 <vTaskSwitchContext+0x9c>)
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	607b      	str	r3, [r7, #4]
 8009d06:	e002      	b.n	8009d0e <vTaskSwitchContext+0x2a>
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	3b01      	subs	r3, #1
 8009d0c:	607b      	str	r3, [r7, #4]
 8009d0e:	491d      	ldr	r1, [pc, #116]	; (8009d84 <vTaskSwitchContext+0xa0>)
 8009d10:	687a      	ldr	r2, [r7, #4]
 8009d12:	4613      	mov	r3, r2
 8009d14:	009b      	lsls	r3, r3, #2
 8009d16:	4413      	add	r3, r2
 8009d18:	009b      	lsls	r3, r3, #2
 8009d1a:	440b      	add	r3, r1
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d0f2      	beq.n	8009d08 <vTaskSwitchContext+0x24>
 8009d22:	687a      	ldr	r2, [r7, #4]
 8009d24:	4613      	mov	r3, r2
 8009d26:	009b      	lsls	r3, r3, #2
 8009d28:	4413      	add	r3, r2
 8009d2a:	009b      	lsls	r3, r3, #2
 8009d2c:	4a15      	ldr	r2, [pc, #84]	; (8009d84 <vTaskSwitchContext+0xa0>)
 8009d2e:	4413      	add	r3, r2
 8009d30:	603b      	str	r3, [r7, #0]
 8009d32:	683b      	ldr	r3, [r7, #0]
 8009d34:	685b      	ldr	r3, [r3, #4]
 8009d36:	685a      	ldr	r2, [r3, #4]
 8009d38:	683b      	ldr	r3, [r7, #0]
 8009d3a:	605a      	str	r2, [r3, #4]
 8009d3c:	683b      	ldr	r3, [r7, #0]
 8009d3e:	685a      	ldr	r2, [r3, #4]
 8009d40:	683b      	ldr	r3, [r7, #0]
 8009d42:	3308      	adds	r3, #8
 8009d44:	429a      	cmp	r2, r3
 8009d46:	d104      	bne.n	8009d52 <vTaskSwitchContext+0x6e>
 8009d48:	683b      	ldr	r3, [r7, #0]
 8009d4a:	685b      	ldr	r3, [r3, #4]
 8009d4c:	685a      	ldr	r2, [r3, #4]
 8009d4e:	683b      	ldr	r3, [r7, #0]
 8009d50:	605a      	str	r2, [r3, #4]
 8009d52:	683b      	ldr	r3, [r7, #0]
 8009d54:	685b      	ldr	r3, [r3, #4]
 8009d56:	68db      	ldr	r3, [r3, #12]
 8009d58:	4a0b      	ldr	r2, [pc, #44]	; (8009d88 <vTaskSwitchContext+0xa4>)
 8009d5a:	6013      	str	r3, [r2, #0]
 8009d5c:	4a08      	ldr	r2, [pc, #32]	; (8009d80 <vTaskSwitchContext+0x9c>)
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009d62:	4b09      	ldr	r3, [pc, #36]	; (8009d88 <vTaskSwitchContext+0xa4>)
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	3354      	adds	r3, #84	; 0x54
 8009d68:	4a08      	ldr	r2, [pc, #32]	; (8009d8c <vTaskSwitchContext+0xa8>)
 8009d6a:	6013      	str	r3, [r2, #0]
}
 8009d6c:	bf00      	nop
 8009d6e:	370c      	adds	r7, #12
 8009d70:	46bd      	mov	sp, r7
 8009d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d76:	4770      	bx	lr
 8009d78:	20001108 	.word	0x20001108
 8009d7c:	200010f4 	.word	0x200010f4
 8009d80:	200010e8 	.word	0x200010e8
 8009d84:	20000c10 	.word	0x20000c10
 8009d88:	20000c0c 	.word	0x20000c0c
 8009d8c:	2000001c 	.word	0x2000001c

08009d90 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b082      	sub	sp, #8
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	6078      	str	r0, [r7, #4]
 8009d98:	6039      	str	r1, [r7, #0]

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009d9a:	4b07      	ldr	r3, [pc, #28]	; (8009db8 <vTaskPlaceOnEventList+0x28>)
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	3318      	adds	r3, #24
 8009da0:	4619      	mov	r1, r3
 8009da2:	6878      	ldr	r0, [r7, #4]
 8009da4:	f7fe fe0d 	bl	80089c2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009da8:	2101      	movs	r1, #1
 8009daa:	6838      	ldr	r0, [r7, #0]
 8009dac:	f000 faf2 	bl	800a394 <prvAddCurrentTaskToDelayedList>
}
 8009db0:	bf00      	nop
 8009db2:	3708      	adds	r7, #8
 8009db4:	46bd      	mov	sp, r7
 8009db6:	bd80      	pop	{r7, pc}
 8009db8:	20000c0c 	.word	0x20000c0c

08009dbc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009dbc:	b580      	push	{r7, lr}
 8009dbe:	b084      	sub	sp, #16
 8009dc0:	af00      	add	r7, sp, #0
 8009dc2:	60f8      	str	r0, [r7, #12]
 8009dc4:	60b9      	str	r1, [r7, #8]
 8009dc6:	607a      	str	r2, [r7, #4]

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009dc8:	4b0a      	ldr	r3, [pc, #40]	; (8009df4 <vTaskPlaceOnEventListRestricted+0x38>)
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	3318      	adds	r3, #24
 8009dce:	4619      	mov	r1, r3
 8009dd0:	68f8      	ldr	r0, [r7, #12]
 8009dd2:	f7fe fdd2 	bl	800897a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d002      	beq.n	8009de2 <vTaskPlaceOnEventListRestricted+0x26>
		{
			xTicksToWait = portMAX_DELAY;
 8009ddc:	f04f 33ff 	mov.w	r3, #4294967295
 8009de0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009de2:	6879      	ldr	r1, [r7, #4]
 8009de4:	68b8      	ldr	r0, [r7, #8]
 8009de6:	f000 fad5 	bl	800a394 <prvAddCurrentTaskToDelayedList>
	}
 8009dea:	bf00      	nop
 8009dec:	3710      	adds	r7, #16
 8009dee:	46bd      	mov	sp, r7
 8009df0:	bd80      	pop	{r7, pc}
 8009df2:	bf00      	nop
 8009df4:	20000c0c 	.word	0x20000c0c

08009df8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	b084      	sub	sp, #16
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	68db      	ldr	r3, [r3, #12]
 8009e04:	68db      	ldr	r3, [r3, #12]
 8009e06:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009e08:	68bb      	ldr	r3, [r7, #8]
 8009e0a:	3318      	adds	r3, #24
 8009e0c:	4618      	mov	r0, r3
 8009e0e:	f7fe fe11 	bl	8008a34 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009e12:	4b1e      	ldr	r3, [pc, #120]	; (8009e8c <xTaskRemoveFromEventList+0x94>)
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d11d      	bne.n	8009e56 <xTaskRemoveFromEventList+0x5e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009e1a:	68bb      	ldr	r3, [r7, #8]
 8009e1c:	3304      	adds	r3, #4
 8009e1e:	4618      	mov	r0, r3
 8009e20:	f7fe fe08 	bl	8008a34 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009e24:	68bb      	ldr	r3, [r7, #8]
 8009e26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e28:	4b19      	ldr	r3, [pc, #100]	; (8009e90 <xTaskRemoveFromEventList+0x98>)
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	429a      	cmp	r2, r3
 8009e2e:	d903      	bls.n	8009e38 <xTaskRemoveFromEventList+0x40>
 8009e30:	68bb      	ldr	r3, [r7, #8]
 8009e32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e34:	4a16      	ldr	r2, [pc, #88]	; (8009e90 <xTaskRemoveFromEventList+0x98>)
 8009e36:	6013      	str	r3, [r2, #0]
 8009e38:	68bb      	ldr	r3, [r7, #8]
 8009e3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e3c:	4613      	mov	r3, r2
 8009e3e:	009b      	lsls	r3, r3, #2
 8009e40:	4413      	add	r3, r2
 8009e42:	009b      	lsls	r3, r3, #2
 8009e44:	4a13      	ldr	r2, [pc, #76]	; (8009e94 <xTaskRemoveFromEventList+0x9c>)
 8009e46:	441a      	add	r2, r3
 8009e48:	68bb      	ldr	r3, [r7, #8]
 8009e4a:	3304      	adds	r3, #4
 8009e4c:	4619      	mov	r1, r3
 8009e4e:	4610      	mov	r0, r2
 8009e50:	f7fe fd93 	bl	800897a <vListInsertEnd>
 8009e54:	e005      	b.n	8009e62 <xTaskRemoveFromEventList+0x6a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009e56:	68bb      	ldr	r3, [r7, #8]
 8009e58:	3318      	adds	r3, #24
 8009e5a:	4619      	mov	r1, r3
 8009e5c:	480e      	ldr	r0, [pc, #56]	; (8009e98 <xTaskRemoveFromEventList+0xa0>)
 8009e5e:	f7fe fd8c 	bl	800897a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009e62:	68bb      	ldr	r3, [r7, #8]
 8009e64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e66:	4b0d      	ldr	r3, [pc, #52]	; (8009e9c <xTaskRemoveFromEventList+0xa4>)
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e6c:	429a      	cmp	r2, r3
 8009e6e:	d905      	bls.n	8009e7c <xTaskRemoveFromEventList+0x84>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009e70:	2301      	movs	r3, #1
 8009e72:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009e74:	4b0a      	ldr	r3, [pc, #40]	; (8009ea0 <xTaskRemoveFromEventList+0xa8>)
 8009e76:	2201      	movs	r2, #1
 8009e78:	601a      	str	r2, [r3, #0]
 8009e7a:	e001      	b.n	8009e80 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		xReturn = pdFALSE;
 8009e7c:	2300      	movs	r3, #0
 8009e7e:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8009e80:	68fb      	ldr	r3, [r7, #12]
}
 8009e82:	4618      	mov	r0, r3
 8009e84:	3710      	adds	r7, #16
 8009e86:	46bd      	mov	sp, r7
 8009e88:	bd80      	pop	{r7, pc}
 8009e8a:	bf00      	nop
 8009e8c:	20001108 	.word	0x20001108
 8009e90:	200010e8 	.word	0x200010e8
 8009e94:	20000c10 	.word	0x20000c10
 8009e98:	200010a0 	.word	0x200010a0
 8009e9c:	20000c0c 	.word	0x20000c0c
 8009ea0:	200010f4 	.word	0x200010f4

08009ea4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009ea4:	b480      	push	{r7}
 8009ea6:	b083      	sub	sp, #12
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009eac:	4b06      	ldr	r3, [pc, #24]	; (8009ec8 <vTaskInternalSetTimeOutState+0x24>)
 8009eae:	681a      	ldr	r2, [r3, #0]
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009eb4:	4b05      	ldr	r3, [pc, #20]	; (8009ecc <vTaskInternalSetTimeOutState+0x28>)
 8009eb6:	681a      	ldr	r2, [r3, #0]
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	605a      	str	r2, [r3, #4]
}
 8009ebc:	bf00      	nop
 8009ebe:	370c      	adds	r7, #12
 8009ec0:	46bd      	mov	sp, r7
 8009ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec6:	4770      	bx	lr
 8009ec8:	200010f8 	.word	0x200010f8
 8009ecc:	200010e4 	.word	0x200010e4

08009ed0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009ed0:	b580      	push	{r7, lr}
 8009ed2:	b086      	sub	sp, #24
 8009ed4:	af00      	add	r7, sp, #0
 8009ed6:	6078      	str	r0, [r7, #4]
 8009ed8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
 8009eda:	f000 fe43 	bl	800ab64 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009ede:	4b1d      	ldr	r3, [pc, #116]	; (8009f54 <xTaskCheckForTimeOut+0x84>)
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	685b      	ldr	r3, [r3, #4]
 8009ee8:	693a      	ldr	r2, [r7, #16]
 8009eea:	1ad3      	subs	r3, r2, r3
 8009eec:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009eee:	683b      	ldr	r3, [r7, #0]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ef6:	d102      	bne.n	8009efe <xTaskCheckForTimeOut+0x2e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009ef8:	2300      	movs	r3, #0
 8009efa:	617b      	str	r3, [r7, #20]
 8009efc:	e023      	b.n	8009f46 <xTaskCheckForTimeOut+0x76>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681a      	ldr	r2, [r3, #0]
 8009f02:	4b15      	ldr	r3, [pc, #84]	; (8009f58 <xTaskCheckForTimeOut+0x88>)
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	429a      	cmp	r2, r3
 8009f08:	d007      	beq.n	8009f1a <xTaskCheckForTimeOut+0x4a>
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	685b      	ldr	r3, [r3, #4]
 8009f0e:	693a      	ldr	r2, [r7, #16]
 8009f10:	429a      	cmp	r2, r3
 8009f12:	d302      	bcc.n	8009f1a <xTaskCheckForTimeOut+0x4a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009f14:	2301      	movs	r3, #1
 8009f16:	617b      	str	r3, [r7, #20]
 8009f18:	e015      	b.n	8009f46 <xTaskCheckForTimeOut+0x76>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009f1a:	683b      	ldr	r3, [r7, #0]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	68fa      	ldr	r2, [r7, #12]
 8009f20:	429a      	cmp	r2, r3
 8009f22:	d20b      	bcs.n	8009f3c <xTaskCheckForTimeOut+0x6c>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009f24:	683b      	ldr	r3, [r7, #0]
 8009f26:	681a      	ldr	r2, [r3, #0]
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	1ad2      	subs	r2, r2, r3
 8009f2c:	683b      	ldr	r3, [r7, #0]
 8009f2e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009f30:	6878      	ldr	r0, [r7, #4]
 8009f32:	f7ff ffb7 	bl	8009ea4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009f36:	2300      	movs	r3, #0
 8009f38:	617b      	str	r3, [r7, #20]
 8009f3a:	e004      	b.n	8009f46 <xTaskCheckForTimeOut+0x76>
		}
		else
		{
			*pxTicksToWait = 0;
 8009f3c:	683b      	ldr	r3, [r7, #0]
 8009f3e:	2200      	movs	r2, #0
 8009f40:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009f42:	2301      	movs	r3, #1
 8009f44:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8009f46:	f000 fe27 	bl	800ab98 <vPortExitCritical>

	return xReturn;
 8009f4a:	697b      	ldr	r3, [r7, #20]
}
 8009f4c:	4618      	mov	r0, r3
 8009f4e:	3718      	adds	r7, #24
 8009f50:	46bd      	mov	sp, r7
 8009f52:	bd80      	pop	{r7, pc}
 8009f54:	200010e4 	.word	0x200010e4
 8009f58:	200010f8 	.word	0x200010f8

08009f5c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009f5c:	b480      	push	{r7}
 8009f5e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009f60:	4b03      	ldr	r3, [pc, #12]	; (8009f70 <vTaskMissedYield+0x14>)
 8009f62:	2201      	movs	r2, #1
 8009f64:	601a      	str	r2, [r3, #0]
}
 8009f66:	bf00      	nop
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6e:	4770      	bx	lr
 8009f70:	200010f4 	.word	0x200010f4

08009f74 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009f74:	b580      	push	{r7, lr}
 8009f76:	b082      	sub	sp, #8
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009f7c:	f000 f852 	bl	800a024 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009f80:	4b06      	ldr	r3, [pc, #24]	; (8009f9c <prvIdleTask+0x28>)
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	2b01      	cmp	r3, #1
 8009f86:	d9f9      	bls.n	8009f7c <prvIdleTask+0x8>
			{
				taskYIELD();
 8009f88:	4b05      	ldr	r3, [pc, #20]	; (8009fa0 <prvIdleTask+0x2c>)
 8009f8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f8e:	601a      	str	r2, [r3, #0]
 8009f90:	f3bf 8f4f 	dsb	sy
 8009f94:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009f98:	e7f0      	b.n	8009f7c <prvIdleTask+0x8>
 8009f9a:	bf00      	nop
 8009f9c:	20000c10 	.word	0x20000c10
 8009fa0:	e000ed04 	.word	0xe000ed04

08009fa4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009fa4:	b580      	push	{r7, lr}
 8009fa6:	b082      	sub	sp, #8
 8009fa8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009faa:	2300      	movs	r3, #0
 8009fac:	607b      	str	r3, [r7, #4]
 8009fae:	e00c      	b.n	8009fca <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009fb0:	687a      	ldr	r2, [r7, #4]
 8009fb2:	4613      	mov	r3, r2
 8009fb4:	009b      	lsls	r3, r3, #2
 8009fb6:	4413      	add	r3, r2
 8009fb8:	009b      	lsls	r3, r3, #2
 8009fba:	4a12      	ldr	r2, [pc, #72]	; (800a004 <prvInitialiseTaskLists+0x60>)
 8009fbc:	4413      	add	r3, r2
 8009fbe:	4618      	mov	r0, r3
 8009fc0:	f7fe fcae 	bl	8008920 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	3301      	adds	r3, #1
 8009fc8:	607b      	str	r3, [r7, #4]
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	2b37      	cmp	r3, #55	; 0x37
 8009fce:	d9ef      	bls.n	8009fb0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009fd0:	480d      	ldr	r0, [pc, #52]	; (800a008 <prvInitialiseTaskLists+0x64>)
 8009fd2:	f7fe fca5 	bl	8008920 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009fd6:	480d      	ldr	r0, [pc, #52]	; (800a00c <prvInitialiseTaskLists+0x68>)
 8009fd8:	f7fe fca2 	bl	8008920 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009fdc:	480c      	ldr	r0, [pc, #48]	; (800a010 <prvInitialiseTaskLists+0x6c>)
 8009fde:	f7fe fc9f 	bl	8008920 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009fe2:	480c      	ldr	r0, [pc, #48]	; (800a014 <prvInitialiseTaskLists+0x70>)
 8009fe4:	f7fe fc9c 	bl	8008920 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009fe8:	480b      	ldr	r0, [pc, #44]	; (800a018 <prvInitialiseTaskLists+0x74>)
 8009fea:	f7fe fc99 	bl	8008920 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009fee:	4b0b      	ldr	r3, [pc, #44]	; (800a01c <prvInitialiseTaskLists+0x78>)
 8009ff0:	4a05      	ldr	r2, [pc, #20]	; (800a008 <prvInitialiseTaskLists+0x64>)
 8009ff2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009ff4:	4b0a      	ldr	r3, [pc, #40]	; (800a020 <prvInitialiseTaskLists+0x7c>)
 8009ff6:	4a05      	ldr	r2, [pc, #20]	; (800a00c <prvInitialiseTaskLists+0x68>)
 8009ff8:	601a      	str	r2, [r3, #0]
}
 8009ffa:	bf00      	nop
 8009ffc:	3708      	adds	r7, #8
 8009ffe:	46bd      	mov	sp, r7
 800a000:	bd80      	pop	{r7, pc}
 800a002:	bf00      	nop
 800a004:	20000c10 	.word	0x20000c10
 800a008:	20001070 	.word	0x20001070
 800a00c:	20001084 	.word	0x20001084
 800a010:	200010a0 	.word	0x200010a0
 800a014:	200010b4 	.word	0x200010b4
 800a018:	200010cc 	.word	0x200010cc
 800a01c:	20001098 	.word	0x20001098
 800a020:	2000109c 	.word	0x2000109c

0800a024 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a024:	b580      	push	{r7, lr}
 800a026:	b082      	sub	sp, #8
 800a028:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a02a:	e019      	b.n	800a060 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a02c:	f000 fd9a 	bl	800ab64 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a030:	4b10      	ldr	r3, [pc, #64]	; (800a074 <prvCheckTasksWaitingTermination+0x50>)
 800a032:	68db      	ldr	r3, [r3, #12]
 800a034:	68db      	ldr	r3, [r3, #12]
 800a036:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	3304      	adds	r3, #4
 800a03c:	4618      	mov	r0, r3
 800a03e:	f7fe fcf9 	bl	8008a34 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a042:	4b0d      	ldr	r3, [pc, #52]	; (800a078 <prvCheckTasksWaitingTermination+0x54>)
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	3b01      	subs	r3, #1
 800a048:	4a0b      	ldr	r2, [pc, #44]	; (800a078 <prvCheckTasksWaitingTermination+0x54>)
 800a04a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a04c:	4b0b      	ldr	r3, [pc, #44]	; (800a07c <prvCheckTasksWaitingTermination+0x58>)
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	3b01      	subs	r3, #1
 800a052:	4a0a      	ldr	r2, [pc, #40]	; (800a07c <prvCheckTasksWaitingTermination+0x58>)
 800a054:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a056:	f000 fd9f 	bl	800ab98 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a05a:	6878      	ldr	r0, [r7, #4]
 800a05c:	f000 f810 	bl	800a080 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a060:	4b06      	ldr	r3, [pc, #24]	; (800a07c <prvCheckTasksWaitingTermination+0x58>)
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	2b00      	cmp	r3, #0
 800a066:	d1e1      	bne.n	800a02c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a068:	bf00      	nop
 800a06a:	bf00      	nop
 800a06c:	3708      	adds	r7, #8
 800a06e:	46bd      	mov	sp, r7
 800a070:	bd80      	pop	{r7, pc}
 800a072:	bf00      	nop
 800a074:	200010b4 	.word	0x200010b4
 800a078:	200010e0 	.word	0x200010e0
 800a07c:	200010c8 	.word	0x200010c8

0800a080 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a080:	b580      	push	{r7, lr}
 800a082:	b082      	sub	sp, #8
 800a084:	af00      	add	r7, sp, #0
 800a086:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	3354      	adds	r3, #84	; 0x54
 800a08c:	4618      	mov	r0, r3
 800a08e:	f001 f89d 	bl	800b1cc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d108      	bne.n	800a0ae <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a0a0:	4618      	mov	r0, r3
 800a0a2:	f000 feb3 	bl	800ae0c <vPortFree>
				vPortFree( pxTCB );
 800a0a6:	6878      	ldr	r0, [r7, #4]
 800a0a8:	f000 feb0 	bl	800ae0c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a0ac:	e007      	b.n	800a0be <prvDeleteTCB+0x3e>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800a0b4:	2b01      	cmp	r3, #1
 800a0b6:	d102      	bne.n	800a0be <prvDeleteTCB+0x3e>
				vPortFree( pxTCB );
 800a0b8:	6878      	ldr	r0, [r7, #4]
 800a0ba:	f000 fea7 	bl	800ae0c <vPortFree>
	}
 800a0be:	bf00      	nop
 800a0c0:	3708      	adds	r7, #8
 800a0c2:	46bd      	mov	sp, r7
 800a0c4:	bd80      	pop	{r7, pc}
	...

0800a0c8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a0c8:	b480      	push	{r7}
 800a0ca:	b083      	sub	sp, #12
 800a0cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a0ce:	4b0c      	ldr	r3, [pc, #48]	; (800a100 <prvResetNextTaskUnblockTime+0x38>)
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d104      	bne.n	800a0e2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a0d8:	4b0a      	ldr	r3, [pc, #40]	; (800a104 <prvResetNextTaskUnblockTime+0x3c>)
 800a0da:	f04f 32ff 	mov.w	r2, #4294967295
 800a0de:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a0e0:	e008      	b.n	800a0f4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a0e2:	4b07      	ldr	r3, [pc, #28]	; (800a100 <prvResetNextTaskUnblockTime+0x38>)
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	68db      	ldr	r3, [r3, #12]
 800a0e8:	68db      	ldr	r3, [r3, #12]
 800a0ea:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	685b      	ldr	r3, [r3, #4]
 800a0f0:	4a04      	ldr	r2, [pc, #16]	; (800a104 <prvResetNextTaskUnblockTime+0x3c>)
 800a0f2:	6013      	str	r3, [r2, #0]
}
 800a0f4:	bf00      	nop
 800a0f6:	370c      	adds	r7, #12
 800a0f8:	46bd      	mov	sp, r7
 800a0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0fe:	4770      	bx	lr
 800a100:	20001098 	.word	0x20001098
 800a104:	20001100 	.word	0x20001100

0800a108 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a108:	b480      	push	{r7}
 800a10a:	b083      	sub	sp, #12
 800a10c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a10e:	4b0b      	ldr	r3, [pc, #44]	; (800a13c <xTaskGetSchedulerState+0x34>)
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	2b00      	cmp	r3, #0
 800a114:	d102      	bne.n	800a11c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a116:	2301      	movs	r3, #1
 800a118:	607b      	str	r3, [r7, #4]
 800a11a:	e008      	b.n	800a12e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a11c:	4b08      	ldr	r3, [pc, #32]	; (800a140 <xTaskGetSchedulerState+0x38>)
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	2b00      	cmp	r3, #0
 800a122:	d102      	bne.n	800a12a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a124:	2302      	movs	r3, #2
 800a126:	607b      	str	r3, [r7, #4]
 800a128:	e001      	b.n	800a12e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a12a:	2300      	movs	r3, #0
 800a12c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a12e:	687b      	ldr	r3, [r7, #4]
	}
 800a130:	4618      	mov	r0, r3
 800a132:	370c      	adds	r7, #12
 800a134:	46bd      	mov	sp, r7
 800a136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13a:	4770      	bx	lr
 800a13c:	200010ec 	.word	0x200010ec
 800a140:	20001108 	.word	0x20001108

0800a144 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a144:	b580      	push	{r7, lr}
 800a146:	b084      	sub	sp, #16
 800a148:	af00      	add	r7, sp, #0
 800a14a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a150:	2300      	movs	r3, #0
 800a152:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	2b00      	cmp	r3, #0
 800a158:	d051      	beq.n	800a1fe <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a15a:	68bb      	ldr	r3, [r7, #8]
 800a15c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a15e:	4b2a      	ldr	r3, [pc, #168]	; (800a208 <xTaskPriorityInherit+0xc4>)
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a164:	429a      	cmp	r2, r3
 800a166:	d241      	bcs.n	800a1ec <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a168:	68bb      	ldr	r3, [r7, #8]
 800a16a:	699b      	ldr	r3, [r3, #24]
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	db06      	blt.n	800a17e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a170:	4b25      	ldr	r3, [pc, #148]	; (800a208 <xTaskPriorityInherit+0xc4>)
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a176:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a17a:	68bb      	ldr	r3, [r7, #8]
 800a17c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a17e:	68bb      	ldr	r3, [r7, #8]
 800a180:	6959      	ldr	r1, [r3, #20]
 800a182:	68bb      	ldr	r3, [r7, #8]
 800a184:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a186:	4613      	mov	r3, r2
 800a188:	009b      	lsls	r3, r3, #2
 800a18a:	4413      	add	r3, r2
 800a18c:	009b      	lsls	r3, r3, #2
 800a18e:	4a1f      	ldr	r2, [pc, #124]	; (800a20c <xTaskPriorityInherit+0xc8>)
 800a190:	4413      	add	r3, r2
 800a192:	4299      	cmp	r1, r3
 800a194:	d122      	bne.n	800a1dc <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a196:	68bb      	ldr	r3, [r7, #8]
 800a198:	3304      	adds	r3, #4
 800a19a:	4618      	mov	r0, r3
 800a19c:	f7fe fc4a 	bl	8008a34 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a1a0:	4b19      	ldr	r3, [pc, #100]	; (800a208 <xTaskPriorityInherit+0xc4>)
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1a6:	68bb      	ldr	r3, [r7, #8]
 800a1a8:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a1aa:	68bb      	ldr	r3, [r7, #8]
 800a1ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1ae:	4b18      	ldr	r3, [pc, #96]	; (800a210 <xTaskPriorityInherit+0xcc>)
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	429a      	cmp	r2, r3
 800a1b4:	d903      	bls.n	800a1be <xTaskPriorityInherit+0x7a>
 800a1b6:	68bb      	ldr	r3, [r7, #8]
 800a1b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1ba:	4a15      	ldr	r2, [pc, #84]	; (800a210 <xTaskPriorityInherit+0xcc>)
 800a1bc:	6013      	str	r3, [r2, #0]
 800a1be:	68bb      	ldr	r3, [r7, #8]
 800a1c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1c2:	4613      	mov	r3, r2
 800a1c4:	009b      	lsls	r3, r3, #2
 800a1c6:	4413      	add	r3, r2
 800a1c8:	009b      	lsls	r3, r3, #2
 800a1ca:	4a10      	ldr	r2, [pc, #64]	; (800a20c <xTaskPriorityInherit+0xc8>)
 800a1cc:	441a      	add	r2, r3
 800a1ce:	68bb      	ldr	r3, [r7, #8]
 800a1d0:	3304      	adds	r3, #4
 800a1d2:	4619      	mov	r1, r3
 800a1d4:	4610      	mov	r0, r2
 800a1d6:	f7fe fbd0 	bl	800897a <vListInsertEnd>
 800a1da:	e004      	b.n	800a1e6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a1dc:	4b0a      	ldr	r3, [pc, #40]	; (800a208 <xTaskPriorityInherit+0xc4>)
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1e2:	68bb      	ldr	r3, [r7, #8]
 800a1e4:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a1e6:	2301      	movs	r3, #1
 800a1e8:	60fb      	str	r3, [r7, #12]
 800a1ea:	e008      	b.n	800a1fe <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a1ec:	68bb      	ldr	r3, [r7, #8]
 800a1ee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a1f0:	4b05      	ldr	r3, [pc, #20]	; (800a208 <xTaskPriorityInherit+0xc4>)
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1f6:	429a      	cmp	r2, r3
 800a1f8:	d201      	bcs.n	800a1fe <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a1fa:	2301      	movs	r3, #1
 800a1fc:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a1fe:	68fb      	ldr	r3, [r7, #12]
	}
 800a200:	4618      	mov	r0, r3
 800a202:	3710      	adds	r7, #16
 800a204:	46bd      	mov	sp, r7
 800a206:	bd80      	pop	{r7, pc}
 800a208:	20000c0c 	.word	0x20000c0c
 800a20c:	20000c10 	.word	0x20000c10
 800a210:	200010e8 	.word	0x200010e8

0800a214 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a214:	b580      	push	{r7, lr}
 800a216:	b084      	sub	sp, #16
 800a218:	af00      	add	r7, sp, #0
 800a21a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a220:	2300      	movs	r3, #0
 800a222:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	2b00      	cmp	r3, #0
 800a228:	d037      	beq.n	800a29a <xTaskPriorityDisinherit+0x86>
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
 800a22a:	68bb      	ldr	r3, [r7, #8]
 800a22c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a22e:	1e5a      	subs	r2, r3, #1
 800a230:	68bb      	ldr	r3, [r7, #8]
 800a232:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a234:	68bb      	ldr	r3, [r7, #8]
 800a236:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a238:	68bb      	ldr	r3, [r7, #8]
 800a23a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a23c:	429a      	cmp	r2, r3
 800a23e:	d02c      	beq.n	800a29a <xTaskPriorityDisinherit+0x86>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a240:	68bb      	ldr	r3, [r7, #8]
 800a242:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a244:	2b00      	cmp	r3, #0
 800a246:	d128      	bne.n	800a29a <xTaskPriorityDisinherit+0x86>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a248:	68bb      	ldr	r3, [r7, #8]
 800a24a:	3304      	adds	r3, #4
 800a24c:	4618      	mov	r0, r3
 800a24e:	f7fe fbf1 	bl	8008a34 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a252:	68bb      	ldr	r3, [r7, #8]
 800a254:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a256:	68bb      	ldr	r3, [r7, #8]
 800a258:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a25a:	68bb      	ldr	r3, [r7, #8]
 800a25c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a25e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a262:	68bb      	ldr	r3, [r7, #8]
 800a264:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a266:	68bb      	ldr	r3, [r7, #8]
 800a268:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a26a:	4b0e      	ldr	r3, [pc, #56]	; (800a2a4 <xTaskPriorityDisinherit+0x90>)
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	429a      	cmp	r2, r3
 800a270:	d903      	bls.n	800a27a <xTaskPriorityDisinherit+0x66>
 800a272:	68bb      	ldr	r3, [r7, #8]
 800a274:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a276:	4a0b      	ldr	r2, [pc, #44]	; (800a2a4 <xTaskPriorityDisinherit+0x90>)
 800a278:	6013      	str	r3, [r2, #0]
 800a27a:	68bb      	ldr	r3, [r7, #8]
 800a27c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a27e:	4613      	mov	r3, r2
 800a280:	009b      	lsls	r3, r3, #2
 800a282:	4413      	add	r3, r2
 800a284:	009b      	lsls	r3, r3, #2
 800a286:	4a08      	ldr	r2, [pc, #32]	; (800a2a8 <xTaskPriorityDisinherit+0x94>)
 800a288:	441a      	add	r2, r3
 800a28a:	68bb      	ldr	r3, [r7, #8]
 800a28c:	3304      	adds	r3, #4
 800a28e:	4619      	mov	r1, r3
 800a290:	4610      	mov	r0, r2
 800a292:	f7fe fb72 	bl	800897a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a296:	2301      	movs	r3, #1
 800a298:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a29a:	68fb      	ldr	r3, [r7, #12]
	}
 800a29c:	4618      	mov	r0, r3
 800a29e:	3710      	adds	r7, #16
 800a2a0:	46bd      	mov	sp, r7
 800a2a2:	bd80      	pop	{r7, pc}
 800a2a4:	200010e8 	.word	0x200010e8
 800a2a8:	20000c10 	.word	0x20000c10

0800a2ac <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a2ac:	b580      	push	{r7, lr}
 800a2ae:	b086      	sub	sp, #24
 800a2b0:	af00      	add	r7, sp, #0
 800a2b2:	6078      	str	r0, [r7, #4]
 800a2b4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	613b      	str	r3, [r7, #16]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a2ba:	2301      	movs	r3, #1
 800a2bc:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d04b      	beq.n	800a35c <vTaskPriorityDisinheritAfterTimeout+0xb0>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a2c4:	693b      	ldr	r3, [r7, #16]
 800a2c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a2c8:	683a      	ldr	r2, [r7, #0]
 800a2ca:	429a      	cmp	r2, r3
 800a2cc:	d902      	bls.n	800a2d4 <vTaskPriorityDisinheritAfterTimeout+0x28>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a2ce:	683b      	ldr	r3, [r7, #0]
 800a2d0:	617b      	str	r3, [r7, #20]
 800a2d2:	e002      	b.n	800a2da <vTaskPriorityDisinheritAfterTimeout+0x2e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a2d4:	693b      	ldr	r3, [r7, #16]
 800a2d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a2d8:	617b      	str	r3, [r7, #20]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a2da:	693b      	ldr	r3, [r7, #16]
 800a2dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2de:	697a      	ldr	r2, [r7, #20]
 800a2e0:	429a      	cmp	r2, r3
 800a2e2:	d03b      	beq.n	800a35c <vTaskPriorityDisinheritAfterTimeout+0xb0>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a2e4:	693b      	ldr	r3, [r7, #16]
 800a2e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a2e8:	68fa      	ldr	r2, [r7, #12]
 800a2ea:	429a      	cmp	r2, r3
 800a2ec:	d136      	bne.n	800a35c <vTaskPriorityDisinheritAfterTimeout+0xb0>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a2ee:	693b      	ldr	r3, [r7, #16]
 800a2f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2f2:	60bb      	str	r3, [r7, #8]
					pxTCB->uxPriority = uxPriorityToUse;
 800a2f4:	693b      	ldr	r3, [r7, #16]
 800a2f6:	697a      	ldr	r2, [r7, #20]
 800a2f8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a2fa:	693b      	ldr	r3, [r7, #16]
 800a2fc:	699b      	ldr	r3, [r3, #24]
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	db04      	blt.n	800a30c <vTaskPriorityDisinheritAfterTimeout+0x60>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a302:	697b      	ldr	r3, [r7, #20]
 800a304:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a308:	693b      	ldr	r3, [r7, #16]
 800a30a:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a30c:	693b      	ldr	r3, [r7, #16]
 800a30e:	6959      	ldr	r1, [r3, #20]
 800a310:	68ba      	ldr	r2, [r7, #8]
 800a312:	4613      	mov	r3, r2
 800a314:	009b      	lsls	r3, r3, #2
 800a316:	4413      	add	r3, r2
 800a318:	009b      	lsls	r3, r3, #2
 800a31a:	4a12      	ldr	r2, [pc, #72]	; (800a364 <vTaskPriorityDisinheritAfterTimeout+0xb8>)
 800a31c:	4413      	add	r3, r2
 800a31e:	4299      	cmp	r1, r3
 800a320:	d11c      	bne.n	800a35c <vTaskPriorityDisinheritAfterTimeout+0xb0>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a322:	693b      	ldr	r3, [r7, #16]
 800a324:	3304      	adds	r3, #4
 800a326:	4618      	mov	r0, r3
 800a328:	f7fe fb84 	bl	8008a34 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a32c:	693b      	ldr	r3, [r7, #16]
 800a32e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a330:	4b0d      	ldr	r3, [pc, #52]	; (800a368 <vTaskPriorityDisinheritAfterTimeout+0xbc>)
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	429a      	cmp	r2, r3
 800a336:	d903      	bls.n	800a340 <vTaskPriorityDisinheritAfterTimeout+0x94>
 800a338:	693b      	ldr	r3, [r7, #16]
 800a33a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a33c:	4a0a      	ldr	r2, [pc, #40]	; (800a368 <vTaskPriorityDisinheritAfterTimeout+0xbc>)
 800a33e:	6013      	str	r3, [r2, #0]
 800a340:	693b      	ldr	r3, [r7, #16]
 800a342:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a344:	4613      	mov	r3, r2
 800a346:	009b      	lsls	r3, r3, #2
 800a348:	4413      	add	r3, r2
 800a34a:	009b      	lsls	r3, r3, #2
 800a34c:	4a05      	ldr	r2, [pc, #20]	; (800a364 <vTaskPriorityDisinheritAfterTimeout+0xb8>)
 800a34e:	441a      	add	r2, r3
 800a350:	693b      	ldr	r3, [r7, #16]
 800a352:	3304      	adds	r3, #4
 800a354:	4619      	mov	r1, r3
 800a356:	4610      	mov	r0, r2
 800a358:	f7fe fb0f 	bl	800897a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a35c:	bf00      	nop
 800a35e:	3718      	adds	r7, #24
 800a360:	46bd      	mov	sp, r7
 800a362:	bd80      	pop	{r7, pc}
 800a364:	20000c10 	.word	0x20000c10
 800a368:	200010e8 	.word	0x200010e8

0800a36c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a36c:	b480      	push	{r7}
 800a36e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a370:	4b07      	ldr	r3, [pc, #28]	; (800a390 <pvTaskIncrementMutexHeldCount+0x24>)
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	2b00      	cmp	r3, #0
 800a376:	d004      	beq.n	800a382 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a378:	4b05      	ldr	r3, [pc, #20]	; (800a390 <pvTaskIncrementMutexHeldCount+0x24>)
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a37e:	3201      	adds	r2, #1
 800a380:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800a382:	4b03      	ldr	r3, [pc, #12]	; (800a390 <pvTaskIncrementMutexHeldCount+0x24>)
 800a384:	681b      	ldr	r3, [r3, #0]
	}
 800a386:	4618      	mov	r0, r3
 800a388:	46bd      	mov	sp, r7
 800a38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38e:	4770      	bx	lr
 800a390:	20000c0c 	.word	0x20000c0c

0800a394 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a394:	b580      	push	{r7, lr}
 800a396:	b084      	sub	sp, #16
 800a398:	af00      	add	r7, sp, #0
 800a39a:	6078      	str	r0, [r7, #4]
 800a39c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a39e:	4b21      	ldr	r3, [pc, #132]	; (800a424 <prvAddCurrentTaskToDelayedList+0x90>)
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a3a4:	4b20      	ldr	r3, [pc, #128]	; (800a428 <prvAddCurrentTaskToDelayedList+0x94>)
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	3304      	adds	r3, #4
 800a3aa:	4618      	mov	r0, r3
 800a3ac:	f7fe fb42 	bl	8008a34 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3b6:	d10a      	bne.n	800a3ce <prvAddCurrentTaskToDelayedList+0x3a>
 800a3b8:	683b      	ldr	r3, [r7, #0]
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d007      	beq.n	800a3ce <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a3be:	4b1a      	ldr	r3, [pc, #104]	; (800a428 <prvAddCurrentTaskToDelayedList+0x94>)
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	3304      	adds	r3, #4
 800a3c4:	4619      	mov	r1, r3
 800a3c6:	4819      	ldr	r0, [pc, #100]	; (800a42c <prvAddCurrentTaskToDelayedList+0x98>)
 800a3c8:	f7fe fad7 	bl	800897a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a3cc:	e026      	b.n	800a41c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a3ce:	68fa      	ldr	r2, [r7, #12]
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	4413      	add	r3, r2
 800a3d4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a3d6:	4b14      	ldr	r3, [pc, #80]	; (800a428 <prvAddCurrentTaskToDelayedList+0x94>)
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	68ba      	ldr	r2, [r7, #8]
 800a3dc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a3de:	68ba      	ldr	r2, [r7, #8]
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	429a      	cmp	r2, r3
 800a3e4:	d209      	bcs.n	800a3fa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a3e6:	4b12      	ldr	r3, [pc, #72]	; (800a430 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a3e8:	681a      	ldr	r2, [r3, #0]
 800a3ea:	4b0f      	ldr	r3, [pc, #60]	; (800a428 <prvAddCurrentTaskToDelayedList+0x94>)
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	3304      	adds	r3, #4
 800a3f0:	4619      	mov	r1, r3
 800a3f2:	4610      	mov	r0, r2
 800a3f4:	f7fe fae5 	bl	80089c2 <vListInsert>
}
 800a3f8:	e010      	b.n	800a41c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a3fa:	4b0e      	ldr	r3, [pc, #56]	; (800a434 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a3fc:	681a      	ldr	r2, [r3, #0]
 800a3fe:	4b0a      	ldr	r3, [pc, #40]	; (800a428 <prvAddCurrentTaskToDelayedList+0x94>)
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	3304      	adds	r3, #4
 800a404:	4619      	mov	r1, r3
 800a406:	4610      	mov	r0, r2
 800a408:	f7fe fadb 	bl	80089c2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a40c:	4b0a      	ldr	r3, [pc, #40]	; (800a438 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	68ba      	ldr	r2, [r7, #8]
 800a412:	429a      	cmp	r2, r3
 800a414:	d202      	bcs.n	800a41c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a416:	4a08      	ldr	r2, [pc, #32]	; (800a438 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a418:	68bb      	ldr	r3, [r7, #8]
 800a41a:	6013      	str	r3, [r2, #0]
}
 800a41c:	bf00      	nop
 800a41e:	3710      	adds	r7, #16
 800a420:	46bd      	mov	sp, r7
 800a422:	bd80      	pop	{r7, pc}
 800a424:	200010e4 	.word	0x200010e4
 800a428:	20000c0c 	.word	0x20000c0c
 800a42c:	200010cc 	.word	0x200010cc
 800a430:	2000109c 	.word	0x2000109c
 800a434:	20001098 	.word	0x20001098
 800a438:	20001100 	.word	0x20001100

0800a43c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a43c:	b580      	push	{r7, lr}
 800a43e:	b088      	sub	sp, #32
 800a440:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a442:	2300      	movs	r3, #0
 800a444:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a446:	f000 faa7 	bl	800a998 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a44a:	4b15      	ldr	r3, [pc, #84]	; (800a4a0 <xTimerCreateTimerTask+0x64>)
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d020      	beq.n	800a494 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a452:	2300      	movs	r3, #0
 800a454:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a456:	2300      	movs	r3, #0
 800a458:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a45a:	463a      	mov	r2, r7
 800a45c:	1d39      	adds	r1, r7, #4
 800a45e:	f107 0308 	add.w	r3, r7, #8
 800a462:	4618      	mov	r0, r3
 800a464:	f7fe fa42 	bl	80088ec <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a468:	6839      	ldr	r1, [r7, #0]
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	68ba      	ldr	r2, [r7, #8]
 800a46e:	9202      	str	r2, [sp, #8]
 800a470:	9301      	str	r3, [sp, #4]
 800a472:	2302      	movs	r3, #2
 800a474:	9300      	str	r3, [sp, #0]
 800a476:	2300      	movs	r3, #0
 800a478:	460a      	mov	r2, r1
 800a47a:	490a      	ldr	r1, [pc, #40]	; (800a4a4 <xTimerCreateTimerTask+0x68>)
 800a47c:	480a      	ldr	r0, [pc, #40]	; (800a4a8 <xTimerCreateTimerTask+0x6c>)
 800a47e:	f7ff f8dd 	bl	800963c <xTaskCreateStatic>
 800a482:	4603      	mov	r3, r0
 800a484:	4a09      	ldr	r2, [pc, #36]	; (800a4ac <xTimerCreateTimerTask+0x70>)
 800a486:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a488:	4b08      	ldr	r3, [pc, #32]	; (800a4ac <xTimerCreateTimerTask+0x70>)
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d001      	beq.n	800a494 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 800a490:	2301      	movs	r3, #1
 800a492:	60fb      	str	r3, [r7, #12]
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
	return xReturn;
 800a494:	68fb      	ldr	r3, [r7, #12]
}
 800a496:	4618      	mov	r0, r3
 800a498:	3710      	adds	r7, #16
 800a49a:	46bd      	mov	sp, r7
 800a49c:	bd80      	pop	{r7, pc}
 800a49e:	bf00      	nop
 800a4a0:	2000113c 	.word	0x2000113c
 800a4a4:	0800d9b0 	.word	0x0800d9b0
 800a4a8:	0800a5b1 	.word	0x0800a5b1
 800a4ac:	20001140 	.word	0x20001140

0800a4b0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a4b0:	b580      	push	{r7, lr}
 800a4b2:	b08a      	sub	sp, #40	; 0x28
 800a4b4:	af00      	add	r7, sp, #0
 800a4b6:	60f8      	str	r0, [r7, #12]
 800a4b8:	60b9      	str	r1, [r7, #8]
 800a4ba:	607a      	str	r2, [r7, #4]
 800a4bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a4be:	2300      	movs	r3, #0
 800a4c0:	627b      	str	r3, [r7, #36]	; 0x24

	configASSERT( xTimer );

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a4c2:	4b1a      	ldr	r3, [pc, #104]	; (800a52c <xTimerGenericCommand+0x7c>)
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d02a      	beq.n	800a520 <xTimerGenericCommand+0x70>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a4ca:	68bb      	ldr	r3, [r7, #8]
 800a4cc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a4d6:	68bb      	ldr	r3, [r7, #8]
 800a4d8:	2b05      	cmp	r3, #5
 800a4da:	dc18      	bgt.n	800a50e <xTimerGenericCommand+0x5e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a4dc:	f7ff fe14 	bl	800a108 <xTaskGetSchedulerState>
 800a4e0:	4603      	mov	r3, r0
 800a4e2:	2b02      	cmp	r3, #2
 800a4e4:	d109      	bne.n	800a4fa <xTimerGenericCommand+0x4a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a4e6:	4b11      	ldr	r3, [pc, #68]	; (800a52c <xTimerGenericCommand+0x7c>)
 800a4e8:	6818      	ldr	r0, [r3, #0]
 800a4ea:	f107 0114 	add.w	r1, r7, #20
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a4f2:	f7fe fbc1 	bl	8008c78 <xQueueGenericSend>
 800a4f6:	6278      	str	r0, [r7, #36]	; 0x24
 800a4f8:	e012      	b.n	800a520 <xTimerGenericCommand+0x70>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a4fa:	4b0c      	ldr	r3, [pc, #48]	; (800a52c <xTimerGenericCommand+0x7c>)
 800a4fc:	6818      	ldr	r0, [r3, #0]
 800a4fe:	f107 0114 	add.w	r1, r7, #20
 800a502:	2300      	movs	r3, #0
 800a504:	2200      	movs	r2, #0
 800a506:	f7fe fbb7 	bl	8008c78 <xQueueGenericSend>
 800a50a:	6278      	str	r0, [r7, #36]	; 0x24
 800a50c:	e008      	b.n	800a520 <xTimerGenericCommand+0x70>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a50e:	4b07      	ldr	r3, [pc, #28]	; (800a52c <xTimerGenericCommand+0x7c>)
 800a510:	6818      	ldr	r0, [r3, #0]
 800a512:	f107 0114 	add.w	r1, r7, #20
 800a516:	2300      	movs	r3, #0
 800a518:	683a      	ldr	r2, [r7, #0]
 800a51a:	f7fe fc57 	bl	8008dcc <xQueueGenericSendFromISR>
 800a51e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a522:	4618      	mov	r0, r3
 800a524:	3728      	adds	r7, #40	; 0x28
 800a526:	46bd      	mov	sp, r7
 800a528:	bd80      	pop	{r7, pc}
 800a52a:	bf00      	nop
 800a52c:	2000113c 	.word	0x2000113c

0800a530 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a530:	b580      	push	{r7, lr}
 800a532:	b086      	sub	sp, #24
 800a534:	af02      	add	r7, sp, #8
 800a536:	6078      	str	r0, [r7, #4]
 800a538:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a53a:	4b1c      	ldr	r3, [pc, #112]	; (800a5ac <prvProcessExpiredTimer+0x7c>)
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	68db      	ldr	r3, [r3, #12]
 800a540:	68db      	ldr	r3, [r3, #12]
 800a542:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	3304      	adds	r3, #4
 800a548:	4618      	mov	r0, r3
 800a54a:	f7fe fa73 	bl	8008a34 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a554:	f003 0304 	and.w	r3, r3, #4
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d015      	beq.n	800a588 <prvProcessExpiredTimer+0x58>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	699a      	ldr	r2, [r3, #24]
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	18d1      	adds	r1, r2, r3
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	683a      	ldr	r2, [r7, #0]
 800a568:	68f8      	ldr	r0, [r7, #12]
 800a56a:	f000 f8c5 	bl	800a6f8 <prvInsertTimerInActiveList>
 800a56e:	4603      	mov	r3, r0
 800a570:	2b00      	cmp	r3, #0
 800a572:	d012      	beq.n	800a59a <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a574:	2300      	movs	r3, #0
 800a576:	9300      	str	r3, [sp, #0]
 800a578:	2300      	movs	r3, #0
 800a57a:	687a      	ldr	r2, [r7, #4]
 800a57c:	2100      	movs	r1, #0
 800a57e:	68f8      	ldr	r0, [r7, #12]
 800a580:	f7ff ff96 	bl	800a4b0 <xTimerGenericCommand>
 800a584:	60b8      	str	r0, [r7, #8]
 800a586:	e008      	b.n	800a59a <prvProcessExpiredTimer+0x6a>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a58e:	f023 0301 	bic.w	r3, r3, #1
 800a592:	b2da      	uxtb	r2, r3
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	6a1b      	ldr	r3, [r3, #32]
 800a59e:	68f8      	ldr	r0, [r7, #12]
 800a5a0:	4798      	blx	r3
}
 800a5a2:	bf00      	nop
 800a5a4:	3710      	adds	r7, #16
 800a5a6:	46bd      	mov	sp, r7
 800a5a8:	bd80      	pop	{r7, pc}
 800a5aa:	bf00      	nop
 800a5ac:	20001134 	.word	0x20001134

0800a5b0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a5b0:	b580      	push	{r7, lr}
 800a5b2:	b084      	sub	sp, #16
 800a5b4:	af00      	add	r7, sp, #0
 800a5b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a5b8:	f107 0308 	add.w	r3, r7, #8
 800a5bc:	4618      	mov	r0, r3
 800a5be:	f000 f857 	bl	800a670 <prvGetNextExpireTime>
 800a5c2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a5c4:	68bb      	ldr	r3, [r7, #8]
 800a5c6:	4619      	mov	r1, r3
 800a5c8:	68f8      	ldr	r0, [r7, #12]
 800a5ca:	f000 f803 	bl	800a5d4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a5ce:	f000 f8d5 	bl	800a77c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a5d2:	e7f1      	b.n	800a5b8 <prvTimerTask+0x8>

0800a5d4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a5d4:	b580      	push	{r7, lr}
 800a5d6:	b084      	sub	sp, #16
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	6078      	str	r0, [r7, #4]
 800a5dc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a5de:	f7ff fa2d 	bl	8009a3c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a5e2:	f107 0308 	add.w	r3, r7, #8
 800a5e6:	4618      	mov	r0, r3
 800a5e8:	f000 f866 	bl	800a6b8 <prvSampleTimeNow>
 800a5ec:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a5ee:	68bb      	ldr	r3, [r7, #8]
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d130      	bne.n	800a656 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a5f4:	683b      	ldr	r3, [r7, #0]
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d10a      	bne.n	800a610 <prvProcessTimerOrBlockTask+0x3c>
 800a5fa:	687a      	ldr	r2, [r7, #4]
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	429a      	cmp	r2, r3
 800a600:	d806      	bhi.n	800a610 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a602:	f7ff fa29 	bl	8009a58 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a606:	68f9      	ldr	r1, [r7, #12]
 800a608:	6878      	ldr	r0, [r7, #4]
 800a60a:	f7ff ff91 	bl	800a530 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a60e:	e024      	b.n	800a65a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a610:	683b      	ldr	r3, [r7, #0]
 800a612:	2b00      	cmp	r3, #0
 800a614:	d008      	beq.n	800a628 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a616:	4b13      	ldr	r3, [pc, #76]	; (800a664 <prvProcessTimerOrBlockTask+0x90>)
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d101      	bne.n	800a624 <prvProcessTimerOrBlockTask+0x50>
 800a620:	2301      	movs	r3, #1
 800a622:	e000      	b.n	800a626 <prvProcessTimerOrBlockTask+0x52>
 800a624:	2300      	movs	r3, #0
 800a626:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a628:	4b0f      	ldr	r3, [pc, #60]	; (800a668 <prvProcessTimerOrBlockTask+0x94>)
 800a62a:	6818      	ldr	r0, [r3, #0]
 800a62c:	687a      	ldr	r2, [r7, #4]
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	1ad3      	subs	r3, r2, r3
 800a632:	683a      	ldr	r2, [r7, #0]
 800a634:	4619      	mov	r1, r3
 800a636:	f7fe ffcd 	bl	80095d4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a63a:	f7ff fa0d 	bl	8009a58 <xTaskResumeAll>
 800a63e:	4603      	mov	r3, r0
 800a640:	2b00      	cmp	r3, #0
 800a642:	d10a      	bne.n	800a65a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a644:	4b09      	ldr	r3, [pc, #36]	; (800a66c <prvProcessTimerOrBlockTask+0x98>)
 800a646:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a64a:	601a      	str	r2, [r3, #0]
 800a64c:	f3bf 8f4f 	dsb	sy
 800a650:	f3bf 8f6f 	isb	sy
}
 800a654:	e001      	b.n	800a65a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a656:	f7ff f9ff 	bl	8009a58 <xTaskResumeAll>
}
 800a65a:	bf00      	nop
 800a65c:	3710      	adds	r7, #16
 800a65e:	46bd      	mov	sp, r7
 800a660:	bd80      	pop	{r7, pc}
 800a662:	bf00      	nop
 800a664:	20001138 	.word	0x20001138
 800a668:	2000113c 	.word	0x2000113c
 800a66c:	e000ed04 	.word	0xe000ed04

0800a670 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a670:	b480      	push	{r7}
 800a672:	b085      	sub	sp, #20
 800a674:	af00      	add	r7, sp, #0
 800a676:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a678:	4b0e      	ldr	r3, [pc, #56]	; (800a6b4 <prvGetNextExpireTime+0x44>)
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d101      	bne.n	800a686 <prvGetNextExpireTime+0x16>
 800a682:	2201      	movs	r2, #1
 800a684:	e000      	b.n	800a688 <prvGetNextExpireTime+0x18>
 800a686:	2200      	movs	r2, #0
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	2b00      	cmp	r3, #0
 800a692:	d105      	bne.n	800a6a0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a694:	4b07      	ldr	r3, [pc, #28]	; (800a6b4 <prvGetNextExpireTime+0x44>)
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	68db      	ldr	r3, [r3, #12]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	60fb      	str	r3, [r7, #12]
 800a69e:	e001      	b.n	800a6a4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a6a0:	2300      	movs	r3, #0
 800a6a2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a6a4:	68fb      	ldr	r3, [r7, #12]
}
 800a6a6:	4618      	mov	r0, r3
 800a6a8:	3714      	adds	r7, #20
 800a6aa:	46bd      	mov	sp, r7
 800a6ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b0:	4770      	bx	lr
 800a6b2:	bf00      	nop
 800a6b4:	20001134 	.word	0x20001134

0800a6b8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a6b8:	b580      	push	{r7, lr}
 800a6ba:	b084      	sub	sp, #16
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a6c0:	f7ff fa58 	bl	8009b74 <xTaskGetTickCount>
 800a6c4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a6c6:	4b0b      	ldr	r3, [pc, #44]	; (800a6f4 <prvSampleTimeNow+0x3c>)
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	68fa      	ldr	r2, [r7, #12]
 800a6cc:	429a      	cmp	r2, r3
 800a6ce:	d205      	bcs.n	800a6dc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a6d0:	f000 f90c 	bl	800a8ec <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	2201      	movs	r2, #1
 800a6d8:	601a      	str	r2, [r3, #0]
 800a6da:	e002      	b.n	800a6e2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	2200      	movs	r2, #0
 800a6e0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a6e2:	4a04      	ldr	r2, [pc, #16]	; (800a6f4 <prvSampleTimeNow+0x3c>)
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a6e8:	68fb      	ldr	r3, [r7, #12]
}
 800a6ea:	4618      	mov	r0, r3
 800a6ec:	3710      	adds	r7, #16
 800a6ee:	46bd      	mov	sp, r7
 800a6f0:	bd80      	pop	{r7, pc}
 800a6f2:	bf00      	nop
 800a6f4:	20001144 	.word	0x20001144

0800a6f8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a6f8:	b580      	push	{r7, lr}
 800a6fa:	b086      	sub	sp, #24
 800a6fc:	af00      	add	r7, sp, #0
 800a6fe:	60f8      	str	r0, [r7, #12]
 800a700:	60b9      	str	r1, [r7, #8]
 800a702:	607a      	str	r2, [r7, #4]
 800a704:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a706:	2300      	movs	r3, #0
 800a708:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	68ba      	ldr	r2, [r7, #8]
 800a70e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	68fa      	ldr	r2, [r7, #12]
 800a714:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a716:	68ba      	ldr	r2, [r7, #8]
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	429a      	cmp	r2, r3
 800a71c:	d812      	bhi.n	800a744 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a71e:	687a      	ldr	r2, [r7, #4]
 800a720:	683b      	ldr	r3, [r7, #0]
 800a722:	1ad2      	subs	r2, r2, r3
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	699b      	ldr	r3, [r3, #24]
 800a728:	429a      	cmp	r2, r3
 800a72a:	d302      	bcc.n	800a732 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a72c:	2301      	movs	r3, #1
 800a72e:	617b      	str	r3, [r7, #20]
 800a730:	e01b      	b.n	800a76a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a732:	4b10      	ldr	r3, [pc, #64]	; (800a774 <prvInsertTimerInActiveList+0x7c>)
 800a734:	681a      	ldr	r2, [r3, #0]
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	3304      	adds	r3, #4
 800a73a:	4619      	mov	r1, r3
 800a73c:	4610      	mov	r0, r2
 800a73e:	f7fe f940 	bl	80089c2 <vListInsert>
 800a742:	e012      	b.n	800a76a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a744:	687a      	ldr	r2, [r7, #4]
 800a746:	683b      	ldr	r3, [r7, #0]
 800a748:	429a      	cmp	r2, r3
 800a74a:	d206      	bcs.n	800a75a <prvInsertTimerInActiveList+0x62>
 800a74c:	68ba      	ldr	r2, [r7, #8]
 800a74e:	683b      	ldr	r3, [r7, #0]
 800a750:	429a      	cmp	r2, r3
 800a752:	d302      	bcc.n	800a75a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a754:	2301      	movs	r3, #1
 800a756:	617b      	str	r3, [r7, #20]
 800a758:	e007      	b.n	800a76a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a75a:	4b07      	ldr	r3, [pc, #28]	; (800a778 <prvInsertTimerInActiveList+0x80>)
 800a75c:	681a      	ldr	r2, [r3, #0]
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	3304      	adds	r3, #4
 800a762:	4619      	mov	r1, r3
 800a764:	4610      	mov	r0, r2
 800a766:	f7fe f92c 	bl	80089c2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a76a:	697b      	ldr	r3, [r7, #20]
}
 800a76c:	4618      	mov	r0, r3
 800a76e:	3718      	adds	r7, #24
 800a770:	46bd      	mov	sp, r7
 800a772:	bd80      	pop	{r7, pc}
 800a774:	20001138 	.word	0x20001138
 800a778:	20001134 	.word	0x20001134

0800a77c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a77c:	b580      	push	{r7, lr}
 800a77e:	b08c      	sub	sp, #48	; 0x30
 800a780:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a782:	e0a0      	b.n	800a8c6 <prvProcessReceivedCommands+0x14a>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a784:	68bb      	ldr	r3, [r7, #8]
 800a786:	2b00      	cmp	r3, #0
 800a788:	da0b      	bge.n	800a7a2 <prvProcessReceivedCommands+0x26>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a78a:	f107 0308 	add.w	r3, r7, #8
 800a78e:	3304      	adds	r3, #4
 800a790:	627b      	str	r3, [r7, #36]	; 0x24
				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a798:	6850      	ldr	r0, [r2, #4]
 800a79a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a79c:	6892      	ldr	r2, [r2, #8]
 800a79e:	4611      	mov	r1, r2
 800a7a0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a7a2:	68bb      	ldr	r3, [r7, #8]
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	f2c0 808d 	blt.w	800a8c4 <prvProcessReceivedCommands+0x148>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a7aa:	693b      	ldr	r3, [r7, #16]
 800a7ac:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a7ae:	6a3b      	ldr	r3, [r7, #32]
 800a7b0:	695b      	ldr	r3, [r3, #20]
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d004      	beq.n	800a7c0 <prvProcessReceivedCommands+0x44>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a7b6:	6a3b      	ldr	r3, [r7, #32]
 800a7b8:	3304      	adds	r3, #4
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	f7fe f93a 	bl	8008a34 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a7c0:	1d3b      	adds	r3, r7, #4
 800a7c2:	4618      	mov	r0, r3
 800a7c4:	f7ff ff78 	bl	800a6b8 <prvSampleTimeNow>
 800a7c8:	61f8      	str	r0, [r7, #28]

			switch( xMessage.xMessageID )
 800a7ca:	68bb      	ldr	r3, [r7, #8]
 800a7cc:	2b09      	cmp	r3, #9
 800a7ce:	d87a      	bhi.n	800a8c6 <prvProcessReceivedCommands+0x14a>
 800a7d0:	a201      	add	r2, pc, #4	; (adr r2, 800a7d8 <prvProcessReceivedCommands+0x5c>)
 800a7d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7d6:	bf00      	nop
 800a7d8:	0800a801 	.word	0x0800a801
 800a7dc:	0800a801 	.word	0x0800a801
 800a7e0:	0800a801 	.word	0x0800a801
 800a7e4:	0800a85b 	.word	0x0800a85b
 800a7e8:	0800a86f 	.word	0x0800a86f
 800a7ec:	0800a89b 	.word	0x0800a89b
 800a7f0:	0800a801 	.word	0x0800a801
 800a7f4:	0800a801 	.word	0x0800a801
 800a7f8:	0800a85b 	.word	0x0800a85b
 800a7fc:	0800a86f 	.word	0x0800a86f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a800:	6a3b      	ldr	r3, [r7, #32]
 800a802:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a806:	f043 0301 	orr.w	r3, r3, #1
 800a80a:	b2da      	uxtb	r2, r3
 800a80c:	6a3b      	ldr	r3, [r7, #32]
 800a80e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a812:	68fa      	ldr	r2, [r7, #12]
 800a814:	6a3b      	ldr	r3, [r7, #32]
 800a816:	699b      	ldr	r3, [r3, #24]
 800a818:	18d1      	adds	r1, r2, r3
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	69fa      	ldr	r2, [r7, #28]
 800a81e:	6a38      	ldr	r0, [r7, #32]
 800a820:	f7ff ff6a 	bl	800a6f8 <prvInsertTimerInActiveList>
 800a824:	4603      	mov	r3, r0
 800a826:	2b00      	cmp	r3, #0
 800a828:	d04d      	beq.n	800a8c6 <prvProcessReceivedCommands+0x14a>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a82a:	6a3b      	ldr	r3, [r7, #32]
 800a82c:	6a1b      	ldr	r3, [r3, #32]
 800a82e:	6a38      	ldr	r0, [r7, #32]
 800a830:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a832:	6a3b      	ldr	r3, [r7, #32]
 800a834:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a838:	f003 0304 	and.w	r3, r3, #4
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d042      	beq.n	800a8c6 <prvProcessReceivedCommands+0x14a>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a840:	68fa      	ldr	r2, [r7, #12]
 800a842:	6a3b      	ldr	r3, [r7, #32]
 800a844:	699b      	ldr	r3, [r3, #24]
 800a846:	441a      	add	r2, r3
 800a848:	2300      	movs	r3, #0
 800a84a:	9300      	str	r3, [sp, #0]
 800a84c:	2300      	movs	r3, #0
 800a84e:	2100      	movs	r1, #0
 800a850:	6a38      	ldr	r0, [r7, #32]
 800a852:	f7ff fe2d 	bl	800a4b0 <xTimerGenericCommand>
 800a856:	61b8      	str	r0, [r7, #24]
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
 800a858:	e035      	b.n	800a8c6 <prvProcessReceivedCommands+0x14a>

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a85a:	6a3b      	ldr	r3, [r7, #32]
 800a85c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a860:	f023 0301 	bic.w	r3, r3, #1
 800a864:	b2da      	uxtb	r2, r3
 800a866:	6a3b      	ldr	r3, [r7, #32]
 800a868:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800a86c:	e02b      	b.n	800a8c6 <prvProcessReceivedCommands+0x14a>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a86e:	6a3b      	ldr	r3, [r7, #32]
 800a870:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a874:	f043 0301 	orr.w	r3, r3, #1
 800a878:	b2da      	uxtb	r2, r3
 800a87a:	6a3b      	ldr	r3, [r7, #32]
 800a87c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a880:	68fa      	ldr	r2, [r7, #12]
 800a882:	6a3b      	ldr	r3, [r7, #32]
 800a884:	619a      	str	r2, [r3, #24]
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a886:	6a3b      	ldr	r3, [r7, #32]
 800a888:	699a      	ldr	r2, [r3, #24]
 800a88a:	69fb      	ldr	r3, [r7, #28]
 800a88c:	18d1      	adds	r1, r2, r3
 800a88e:	69fb      	ldr	r3, [r7, #28]
 800a890:	69fa      	ldr	r2, [r7, #28]
 800a892:	6a38      	ldr	r0, [r7, #32]
 800a894:	f7ff ff30 	bl	800a6f8 <prvInsertTimerInActiveList>
					break;
 800a898:	e015      	b.n	800a8c6 <prvProcessReceivedCommands+0x14a>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a89a:	6a3b      	ldr	r3, [r7, #32]
 800a89c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a8a0:	f003 0302 	and.w	r3, r3, #2
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d103      	bne.n	800a8b0 <prvProcessReceivedCommands+0x134>
						{
							vPortFree( pxTimer );
 800a8a8:	6a38      	ldr	r0, [r7, #32]
 800a8aa:	f000 faaf 	bl	800ae0c <vPortFree>
 800a8ae:	e00a      	b.n	800a8c6 <prvProcessReceivedCommands+0x14a>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a8b0:	6a3b      	ldr	r3, [r7, #32]
 800a8b2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a8b6:	f023 0301 	bic.w	r3, r3, #1
 800a8ba:	b2da      	uxtb	r2, r3
 800a8bc:	6a3b      	ldr	r3, [r7, #32]
 800a8be:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a8c2:	e000      	b.n	800a8c6 <prvProcessReceivedCommands+0x14a>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800a8c4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a8c6:	4b08      	ldr	r3, [pc, #32]	; (800a8e8 <prvProcessReceivedCommands+0x16c>)
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	f107 0108 	add.w	r1, r7, #8
 800a8ce:	2200      	movs	r2, #0
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	f7fe fb2d 	bl	8008f30 <xQueueReceive>
 800a8d6:	4603      	mov	r3, r0
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	f47f af53 	bne.w	800a784 <prvProcessReceivedCommands+0x8>
	}
}
 800a8de:	bf00      	nop
 800a8e0:	bf00      	nop
 800a8e2:	3728      	adds	r7, #40	; 0x28
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	bd80      	pop	{r7, pc}
 800a8e8:	2000113c 	.word	0x2000113c

0800a8ec <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a8ec:	b580      	push	{r7, lr}
 800a8ee:	b088      	sub	sp, #32
 800a8f0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a8f2:	e03a      	b.n	800a96a <prvSwitchTimerLists+0x7e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a8f4:	4b26      	ldr	r3, [pc, #152]	; (800a990 <prvSwitchTimerLists+0xa4>)
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	68db      	ldr	r3, [r3, #12]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a8fe:	4b24      	ldr	r3, [pc, #144]	; (800a990 <prvSwitchTimerLists+0xa4>)
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	68db      	ldr	r3, [r3, #12]
 800a904:	68db      	ldr	r3, [r3, #12]
 800a906:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	3304      	adds	r3, #4
 800a90c:	4618      	mov	r0, r3
 800a90e:	f7fe f891 	bl	8008a34 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	6a1b      	ldr	r3, [r3, #32]
 800a916:	68f8      	ldr	r0, [r7, #12]
 800a918:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a920:	f003 0304 	and.w	r3, r3, #4
 800a924:	2b00      	cmp	r3, #0
 800a926:	d020      	beq.n	800a96a <prvSwitchTimerLists+0x7e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	699b      	ldr	r3, [r3, #24]
 800a92c:	693a      	ldr	r2, [r7, #16]
 800a92e:	4413      	add	r3, r2
 800a930:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a932:	68ba      	ldr	r2, [r7, #8]
 800a934:	693b      	ldr	r3, [r7, #16]
 800a936:	429a      	cmp	r2, r3
 800a938:	d90e      	bls.n	800a958 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	68ba      	ldr	r2, [r7, #8]
 800a93e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	68fa      	ldr	r2, [r7, #12]
 800a944:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a946:	4b12      	ldr	r3, [pc, #72]	; (800a990 <prvSwitchTimerLists+0xa4>)
 800a948:	681a      	ldr	r2, [r3, #0]
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	3304      	adds	r3, #4
 800a94e:	4619      	mov	r1, r3
 800a950:	4610      	mov	r0, r2
 800a952:	f7fe f836 	bl	80089c2 <vListInsert>
 800a956:	e008      	b.n	800a96a <prvSwitchTimerLists+0x7e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a958:	2300      	movs	r3, #0
 800a95a:	9300      	str	r3, [sp, #0]
 800a95c:	2300      	movs	r3, #0
 800a95e:	693a      	ldr	r2, [r7, #16]
 800a960:	2100      	movs	r1, #0
 800a962:	68f8      	ldr	r0, [r7, #12]
 800a964:	f7ff fda4 	bl	800a4b0 <xTimerGenericCommand>
 800a968:	6078      	str	r0, [r7, #4]
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a96a:	4b09      	ldr	r3, [pc, #36]	; (800a990 <prvSwitchTimerLists+0xa4>)
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	2b00      	cmp	r3, #0
 800a972:	d1bf      	bne.n	800a8f4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a974:	4b06      	ldr	r3, [pc, #24]	; (800a990 <prvSwitchTimerLists+0xa4>)
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a97a:	4b06      	ldr	r3, [pc, #24]	; (800a994 <prvSwitchTimerLists+0xa8>)
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	4a04      	ldr	r2, [pc, #16]	; (800a990 <prvSwitchTimerLists+0xa4>)
 800a980:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a982:	4a04      	ldr	r2, [pc, #16]	; (800a994 <prvSwitchTimerLists+0xa8>)
 800a984:	697b      	ldr	r3, [r7, #20]
 800a986:	6013      	str	r3, [r2, #0]
}
 800a988:	bf00      	nop
 800a98a:	3718      	adds	r7, #24
 800a98c:	46bd      	mov	sp, r7
 800a98e:	bd80      	pop	{r7, pc}
 800a990:	20001134 	.word	0x20001134
 800a994:	20001138 	.word	0x20001138

0800a998 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a998:	b580      	push	{r7, lr}
 800a99a:	b082      	sub	sp, #8
 800a99c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a99e:	f000 f8e1 	bl	800ab64 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a9a2:	4b15      	ldr	r3, [pc, #84]	; (800a9f8 <prvCheckForValidListAndQueue+0x60>)
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d120      	bne.n	800a9ec <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a9aa:	4814      	ldr	r0, [pc, #80]	; (800a9fc <prvCheckForValidListAndQueue+0x64>)
 800a9ac:	f7fd ffb8 	bl	8008920 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a9b0:	4813      	ldr	r0, [pc, #76]	; (800aa00 <prvCheckForValidListAndQueue+0x68>)
 800a9b2:	f7fd ffb5 	bl	8008920 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a9b6:	4b13      	ldr	r3, [pc, #76]	; (800aa04 <prvCheckForValidListAndQueue+0x6c>)
 800a9b8:	4a10      	ldr	r2, [pc, #64]	; (800a9fc <prvCheckForValidListAndQueue+0x64>)
 800a9ba:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a9bc:	4b12      	ldr	r3, [pc, #72]	; (800aa08 <prvCheckForValidListAndQueue+0x70>)
 800a9be:	4a10      	ldr	r2, [pc, #64]	; (800aa00 <prvCheckForValidListAndQueue+0x68>)
 800a9c0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a9c2:	2300      	movs	r3, #0
 800a9c4:	9300      	str	r3, [sp, #0]
 800a9c6:	4b11      	ldr	r3, [pc, #68]	; (800aa0c <prvCheckForValidListAndQueue+0x74>)
 800a9c8:	4a11      	ldr	r2, [pc, #68]	; (800aa10 <prvCheckForValidListAndQueue+0x78>)
 800a9ca:	2110      	movs	r1, #16
 800a9cc:	200a      	movs	r0, #10
 800a9ce:	f7fe f8b5 	bl	8008b3c <xQueueGenericCreateStatic>
 800a9d2:	4603      	mov	r3, r0
 800a9d4:	4a08      	ldr	r2, [pc, #32]	; (800a9f8 <prvCheckForValidListAndQueue+0x60>)
 800a9d6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a9d8:	4b07      	ldr	r3, [pc, #28]	; (800a9f8 <prvCheckForValidListAndQueue+0x60>)
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d005      	beq.n	800a9ec <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a9e0:	4b05      	ldr	r3, [pc, #20]	; (800a9f8 <prvCheckForValidListAndQueue+0x60>)
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	490b      	ldr	r1, [pc, #44]	; (800aa14 <prvCheckForValidListAndQueue+0x7c>)
 800a9e6:	4618      	mov	r0, r3
 800a9e8:	f7fe fda0 	bl	800952c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a9ec:	f000 f8d4 	bl	800ab98 <vPortExitCritical>
}
 800a9f0:	bf00      	nop
 800a9f2:	46bd      	mov	sp, r7
 800a9f4:	bd80      	pop	{r7, pc}
 800a9f6:	bf00      	nop
 800a9f8:	2000113c 	.word	0x2000113c
 800a9fc:	2000110c 	.word	0x2000110c
 800aa00:	20001120 	.word	0x20001120
 800aa04:	20001134 	.word	0x20001134
 800aa08:	20001138 	.word	0x20001138
 800aa0c:	200011e8 	.word	0x200011e8
 800aa10:	20001148 	.word	0x20001148
 800aa14:	0800d9b8 	.word	0x0800d9b8

0800aa18 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800aa18:	b480      	push	{r7}
 800aa1a:	b085      	sub	sp, #20
 800aa1c:	af00      	add	r7, sp, #0
 800aa1e:	60f8      	str	r0, [r7, #12]
 800aa20:	60b9      	str	r1, [r7, #8]
 800aa22:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	3b04      	subs	r3, #4
 800aa28:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800aa30:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	3b04      	subs	r3, #4
 800aa36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800aa38:	68bb      	ldr	r3, [r7, #8]
 800aa3a:	f023 0201 	bic.w	r2, r3, #1
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	3b04      	subs	r3, #4
 800aa46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800aa48:	4a0c      	ldr	r2, [pc, #48]	; (800aa7c <pxPortInitialiseStack+0x64>)
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	3b14      	subs	r3, #20
 800aa52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800aa54:	687a      	ldr	r2, [r7, #4]
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	3b04      	subs	r3, #4
 800aa5e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	f06f 0202 	mvn.w	r2, #2
 800aa66:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	3b20      	subs	r3, #32
 800aa6c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800aa6e:	68fb      	ldr	r3, [r7, #12]
}
 800aa70:	4618      	mov	r0, r3
 800aa72:	3714      	adds	r7, #20
 800aa74:	46bd      	mov	sp, r7
 800aa76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7a:	4770      	bx	lr
 800aa7c:	0800aa81 	.word	0x0800aa81

0800aa80 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800aa80:	b480      	push	{r7}
 800aa82:	b083      	sub	sp, #12
 800aa84:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800aa86:	2300      	movs	r3, #0
 800aa88:	603b      	str	r3, [r7, #0]
	__asm volatile
 800aa8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa8e:	f383 8811 	msr	BASEPRI, r3
 800aa92:	f3bf 8f6f 	isb	sy
 800aa96:	f3bf 8f4f 	dsb	sy
 800aa9a:	607b      	str	r3, [r7, #4]
}
 800aa9c:	bf00      	nop

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800aa9e:	bf00      	nop
 800aaa0:	683b      	ldr	r3, [r7, #0]
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d0fc      	beq.n	800aaa0 <prvTaskExitError+0x20>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800aaa6:	bf00      	nop
 800aaa8:	bf00      	nop
 800aaaa:	370c      	adds	r7, #12
 800aaac:	46bd      	mov	sp, r7
 800aaae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab2:	4770      	bx	lr
	...

0800aac0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800aac0:	4b07      	ldr	r3, [pc, #28]	; (800aae0 <pxCurrentTCBConst2>)
 800aac2:	6819      	ldr	r1, [r3, #0]
 800aac4:	6808      	ldr	r0, [r1, #0]
 800aac6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaca:	f380 8809 	msr	PSP, r0
 800aace:	f3bf 8f6f 	isb	sy
 800aad2:	f04f 0000 	mov.w	r0, #0
 800aad6:	f380 8811 	msr	BASEPRI, r0
 800aada:	4770      	bx	lr
 800aadc:	f3af 8000 	nop.w

0800aae0 <pxCurrentTCBConst2>:
 800aae0:	20000c0c 	.word	0x20000c0c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800aae4:	bf00      	nop
 800aae6:	bf00      	nop

0800aae8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800aae8:	4808      	ldr	r0, [pc, #32]	; (800ab0c <prvPortStartFirstTask+0x24>)
 800aaea:	6800      	ldr	r0, [r0, #0]
 800aaec:	6800      	ldr	r0, [r0, #0]
 800aaee:	f380 8808 	msr	MSP, r0
 800aaf2:	f04f 0000 	mov.w	r0, #0
 800aaf6:	f380 8814 	msr	CONTROL, r0
 800aafa:	b662      	cpsie	i
 800aafc:	b661      	cpsie	f
 800aafe:	f3bf 8f4f 	dsb	sy
 800ab02:	f3bf 8f6f 	isb	sy
 800ab06:	df00      	svc	0
 800ab08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ab0a:	bf00      	nop
 800ab0c:	e000ed08 	.word	0xe000ed08

0800ab10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ab10:	b580      	push	{r7, lr}
 800ab12:	af00      	add	r7, sp, #0
		*pucFirstUserPriorityRegister = ulOriginalPriority;
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ab14:	4b10      	ldr	r3, [pc, #64]	; (800ab58 <xPortStartScheduler+0x48>)
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	4a0f      	ldr	r2, [pc, #60]	; (800ab58 <xPortStartScheduler+0x48>)
 800ab1a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ab1e:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ab20:	4b0d      	ldr	r3, [pc, #52]	; (800ab58 <xPortStartScheduler+0x48>)
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	4a0c      	ldr	r2, [pc, #48]	; (800ab58 <xPortStartScheduler+0x48>)
 800ab26:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800ab2a:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ab2c:	f000 f8a6 	bl	800ac7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ab30:	4b0a      	ldr	r3, [pc, #40]	; (800ab5c <xPortStartScheduler+0x4c>)
 800ab32:	2200      	movs	r2, #0
 800ab34:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ab36:	f000 f8c5 	bl	800acc4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ab3a:	4b09      	ldr	r3, [pc, #36]	; (800ab60 <xPortStartScheduler+0x50>)
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	4a08      	ldr	r2, [pc, #32]	; (800ab60 <xPortStartScheduler+0x50>)
 800ab40:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800ab44:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ab46:	f7ff ffcf 	bl	800aae8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ab4a:	f7ff f8cb 	bl	8009ce4 <vTaskSwitchContext>
	prvTaskExitError();
 800ab4e:	f7ff ff97 	bl	800aa80 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ab52:	2300      	movs	r3, #0
}
 800ab54:	4618      	mov	r0, r3
 800ab56:	bd80      	pop	{r7, pc}
 800ab58:	e000ed20 	.word	0xe000ed20
 800ab5c:	20000018 	.word	0x20000018
 800ab60:	e000ef34 	.word	0xe000ef34

0800ab64 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ab64:	b480      	push	{r7}
 800ab66:	b083      	sub	sp, #12
 800ab68:	af00      	add	r7, sp, #0
	__asm volatile
 800ab6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab6e:	f383 8811 	msr	BASEPRI, r3
 800ab72:	f3bf 8f6f 	isb	sy
 800ab76:	f3bf 8f4f 	dsb	sy
 800ab7a:	607b      	str	r3, [r7, #4]
}
 800ab7c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ab7e:	4b05      	ldr	r3, [pc, #20]	; (800ab94 <vPortEnterCritical+0x30>)
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	3301      	adds	r3, #1
 800ab84:	4a03      	ldr	r2, [pc, #12]	; (800ab94 <vPortEnterCritical+0x30>)
 800ab86:	6013      	str	r3, [r2, #0]
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
	}
}
 800ab88:	bf00      	nop
 800ab8a:	370c      	adds	r7, #12
 800ab8c:	46bd      	mov	sp, r7
 800ab8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab92:	4770      	bx	lr
 800ab94:	20000018 	.word	0x20000018

0800ab98 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ab98:	b480      	push	{r7}
 800ab9a:	b083      	sub	sp, #12
 800ab9c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
	uxCriticalNesting--;
 800ab9e:	4b0a      	ldr	r3, [pc, #40]	; (800abc8 <vPortExitCritical+0x30>)
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	3b01      	subs	r3, #1
 800aba4:	4a08      	ldr	r2, [pc, #32]	; (800abc8 <vPortExitCritical+0x30>)
 800aba6:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800aba8:	4b07      	ldr	r3, [pc, #28]	; (800abc8 <vPortExitCritical+0x30>)
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	2b00      	cmp	r3, #0
 800abae:	d105      	bne.n	800abbc <vPortExitCritical+0x24>
 800abb0:	2300      	movs	r3, #0
 800abb2:	607b      	str	r3, [r7, #4]
	__asm volatile
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	f383 8811 	msr	BASEPRI, r3
}
 800abba:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800abbc:	bf00      	nop
 800abbe:	370c      	adds	r7, #12
 800abc0:	46bd      	mov	sp, r7
 800abc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc6:	4770      	bx	lr
 800abc8:	20000018 	.word	0x20000018
 800abcc:	00000000 	.word	0x00000000

0800abd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800abd0:	f3ef 8009 	mrs	r0, PSP
 800abd4:	f3bf 8f6f 	isb	sy
 800abd8:	4b15      	ldr	r3, [pc, #84]	; (800ac30 <pxCurrentTCBConst>)
 800abda:	681a      	ldr	r2, [r3, #0]
 800abdc:	f01e 0f10 	tst.w	lr, #16
 800abe0:	bf08      	it	eq
 800abe2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800abe6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abea:	6010      	str	r0, [r2, #0]
 800abec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800abf0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800abf4:	f380 8811 	msr	BASEPRI, r0
 800abf8:	f3bf 8f4f 	dsb	sy
 800abfc:	f3bf 8f6f 	isb	sy
 800ac00:	f7ff f870 	bl	8009ce4 <vTaskSwitchContext>
 800ac04:	f04f 0000 	mov.w	r0, #0
 800ac08:	f380 8811 	msr	BASEPRI, r0
 800ac0c:	bc09      	pop	{r0, r3}
 800ac0e:	6819      	ldr	r1, [r3, #0]
 800ac10:	6808      	ldr	r0, [r1, #0]
 800ac12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac16:	f01e 0f10 	tst.w	lr, #16
 800ac1a:	bf08      	it	eq
 800ac1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ac20:	f380 8809 	msr	PSP, r0
 800ac24:	f3bf 8f6f 	isb	sy
 800ac28:	4770      	bx	lr
 800ac2a:	bf00      	nop
 800ac2c:	f3af 8000 	nop.w

0800ac30 <pxCurrentTCBConst>:
 800ac30:	20000c0c 	.word	0x20000c0c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ac34:	bf00      	nop
 800ac36:	bf00      	nop

0800ac38 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ac38:	b580      	push	{r7, lr}
 800ac3a:	b082      	sub	sp, #8
 800ac3c:	af00      	add	r7, sp, #0
	__asm volatile
 800ac3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac42:	f383 8811 	msr	BASEPRI, r3
 800ac46:	f3bf 8f6f 	isb	sy
 800ac4a:	f3bf 8f4f 	dsb	sy
 800ac4e:	607b      	str	r3, [r7, #4]
}
 800ac50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ac52:	f7fe ff9f 	bl	8009b94 <xTaskIncrementTick>
 800ac56:	4603      	mov	r3, r0
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d003      	beq.n	800ac64 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ac5c:	4b06      	ldr	r3, [pc, #24]	; (800ac78 <xPortSysTickHandler+0x40>)
 800ac5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ac62:	601a      	str	r2, [r3, #0]
 800ac64:	2300      	movs	r3, #0
 800ac66:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ac68:	683b      	ldr	r3, [r7, #0]
 800ac6a:	f383 8811 	msr	BASEPRI, r3
}
 800ac6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ac70:	bf00      	nop
 800ac72:	3708      	adds	r7, #8
 800ac74:	46bd      	mov	sp, r7
 800ac76:	bd80      	pop	{r7, pc}
 800ac78:	e000ed04 	.word	0xe000ed04

0800ac7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ac7c:	b480      	push	{r7}
 800ac7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ac80:	4b0b      	ldr	r3, [pc, #44]	; (800acb0 <vPortSetupTimerInterrupt+0x34>)
 800ac82:	2200      	movs	r2, #0
 800ac84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ac86:	4b0b      	ldr	r3, [pc, #44]	; (800acb4 <vPortSetupTimerInterrupt+0x38>)
 800ac88:	2200      	movs	r2, #0
 800ac8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ac8c:	4b0a      	ldr	r3, [pc, #40]	; (800acb8 <vPortSetupTimerInterrupt+0x3c>)
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	4a0a      	ldr	r2, [pc, #40]	; (800acbc <vPortSetupTimerInterrupt+0x40>)
 800ac92:	fba2 2303 	umull	r2, r3, r2, r3
 800ac96:	099b      	lsrs	r3, r3, #6
 800ac98:	4a09      	ldr	r2, [pc, #36]	; (800acc0 <vPortSetupTimerInterrupt+0x44>)
 800ac9a:	3b01      	subs	r3, #1
 800ac9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ac9e:	4b04      	ldr	r3, [pc, #16]	; (800acb0 <vPortSetupTimerInterrupt+0x34>)
 800aca0:	2207      	movs	r2, #7
 800aca2:	601a      	str	r2, [r3, #0]
}
 800aca4:	bf00      	nop
 800aca6:	46bd      	mov	sp, r7
 800aca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acac:	4770      	bx	lr
 800acae:	bf00      	nop
 800acb0:	e000e010 	.word	0xe000e010
 800acb4:	e000e018 	.word	0xe000e018
 800acb8:	2000000c 	.word	0x2000000c
 800acbc:	10624dd3 	.word	0x10624dd3
 800acc0:	e000e014 	.word	0xe000e014

0800acc4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800acc4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800acd4 <vPortEnableVFP+0x10>
 800acc8:	6801      	ldr	r1, [r0, #0]
 800acca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800acce:	6001      	str	r1, [r0, #0]
 800acd0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800acd2:	bf00      	nop
 800acd4:	e000ed88 	.word	0xe000ed88

0800acd8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800acd8:	b580      	push	{r7, lr}
 800acda:	b086      	sub	sp, #24
 800acdc:	af00      	add	r7, sp, #0
 800acde:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ace0:	2300      	movs	r3, #0
 800ace2:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800ace4:	f7fe feaa 	bl	8009a3c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ace8:	4b42      	ldr	r3, [pc, #264]	; (800adf4 <pvPortMalloc+0x11c>)
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	2b00      	cmp	r3, #0
 800acee:	d101      	bne.n	800acf4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800acf0:	f000 f8cc 	bl	800ae8c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800acf4:	4b40      	ldr	r3, [pc, #256]	; (800adf8 <pvPortMalloc+0x120>)
 800acf6:	681a      	ldr	r2, [r3, #0]
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	4013      	ands	r3, r2
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d172      	bne.n	800ade6 <pvPortMalloc+0x10e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d00d      	beq.n	800ad22 <pvPortMalloc+0x4a>
			{
				xWantedSize += xHeapStructSize;
 800ad06:	2208      	movs	r2, #8
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	4413      	add	r3, r2
 800ad0c:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	f003 0307 	and.w	r3, r3, #7
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d004      	beq.n	800ad22 <pvPortMalloc+0x4a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	f023 0307 	bic.w	r3, r3, #7
 800ad1e:	3308      	adds	r3, #8
 800ad20:	607b      	str	r3, [r7, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d05e      	beq.n	800ade6 <pvPortMalloc+0x10e>
 800ad28:	4b34      	ldr	r3, [pc, #208]	; (800adfc <pvPortMalloc+0x124>)
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	687a      	ldr	r2, [r7, #4]
 800ad2e:	429a      	cmp	r2, r3
 800ad30:	d859      	bhi.n	800ade6 <pvPortMalloc+0x10e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ad32:	4b33      	ldr	r3, [pc, #204]	; (800ae00 <pvPortMalloc+0x128>)
 800ad34:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 800ad36:	4b32      	ldr	r3, [pc, #200]	; (800ae00 <pvPortMalloc+0x128>)
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ad3c:	e004      	b.n	800ad48 <pvPortMalloc+0x70>
				{
					pxPreviousBlock = pxBlock;
 800ad3e:	697b      	ldr	r3, [r7, #20]
 800ad40:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ad42:	697b      	ldr	r3, [r7, #20]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ad48:	697b      	ldr	r3, [r7, #20]
 800ad4a:	685b      	ldr	r3, [r3, #4]
 800ad4c:	687a      	ldr	r2, [r7, #4]
 800ad4e:	429a      	cmp	r2, r3
 800ad50:	d903      	bls.n	800ad5a <pvPortMalloc+0x82>
 800ad52:	697b      	ldr	r3, [r7, #20]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d1f1      	bne.n	800ad3e <pvPortMalloc+0x66>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ad5a:	4b26      	ldr	r3, [pc, #152]	; (800adf4 <pvPortMalloc+0x11c>)
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	697a      	ldr	r2, [r7, #20]
 800ad60:	429a      	cmp	r2, r3
 800ad62:	d040      	beq.n	800ade6 <pvPortMalloc+0x10e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ad64:	693b      	ldr	r3, [r7, #16]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	2208      	movs	r2, #8
 800ad6a:	4413      	add	r3, r2
 800ad6c:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ad6e:	697b      	ldr	r3, [r7, #20]
 800ad70:	681a      	ldr	r2, [r3, #0]
 800ad72:	693b      	ldr	r3, [r7, #16]
 800ad74:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ad76:	697b      	ldr	r3, [r7, #20]
 800ad78:	685a      	ldr	r2, [r3, #4]
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	1ad2      	subs	r2, r2, r3
 800ad7e:	2308      	movs	r3, #8
 800ad80:	005b      	lsls	r3, r3, #1
 800ad82:	429a      	cmp	r2, r3
 800ad84:	d90f      	bls.n	800ada6 <pvPortMalloc+0xce>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ad86:	697a      	ldr	r2, [r7, #20]
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	4413      	add	r3, r2
 800ad8c:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ad8e:	697b      	ldr	r3, [r7, #20]
 800ad90:	685a      	ldr	r2, [r3, #4]
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	1ad2      	subs	r2, r2, r3
 800ad96:	68bb      	ldr	r3, [r7, #8]
 800ad98:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ad9a:	697b      	ldr	r3, [r7, #20]
 800ad9c:	687a      	ldr	r2, [r7, #4]
 800ad9e:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ada0:	68b8      	ldr	r0, [r7, #8]
 800ada2:	f000 f8d5 	bl	800af50 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ada6:	4b15      	ldr	r3, [pc, #84]	; (800adfc <pvPortMalloc+0x124>)
 800ada8:	681a      	ldr	r2, [r3, #0]
 800adaa:	697b      	ldr	r3, [r7, #20]
 800adac:	685b      	ldr	r3, [r3, #4]
 800adae:	1ad3      	subs	r3, r2, r3
 800adb0:	4a12      	ldr	r2, [pc, #72]	; (800adfc <pvPortMalloc+0x124>)
 800adb2:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800adb4:	4b11      	ldr	r3, [pc, #68]	; (800adfc <pvPortMalloc+0x124>)
 800adb6:	681a      	ldr	r2, [r3, #0]
 800adb8:	4b12      	ldr	r3, [pc, #72]	; (800ae04 <pvPortMalloc+0x12c>)
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	429a      	cmp	r2, r3
 800adbe:	d203      	bcs.n	800adc8 <pvPortMalloc+0xf0>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800adc0:	4b0e      	ldr	r3, [pc, #56]	; (800adfc <pvPortMalloc+0x124>)
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	4a0f      	ldr	r2, [pc, #60]	; (800ae04 <pvPortMalloc+0x12c>)
 800adc6:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800adc8:	697b      	ldr	r3, [r7, #20]
 800adca:	685a      	ldr	r2, [r3, #4]
 800adcc:	4b0a      	ldr	r3, [pc, #40]	; (800adf8 <pvPortMalloc+0x120>)
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	431a      	orrs	r2, r3
 800add2:	697b      	ldr	r3, [r7, #20]
 800add4:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800add6:	697b      	ldr	r3, [r7, #20]
 800add8:	2200      	movs	r2, #0
 800adda:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800addc:	4b0a      	ldr	r3, [pc, #40]	; (800ae08 <pvPortMalloc+0x130>)
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	3301      	adds	r3, #1
 800ade2:	4a09      	ldr	r2, [pc, #36]	; (800ae08 <pvPortMalloc+0x130>)
 800ade4:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ade6:	f7fe fe37 	bl	8009a58 <xTaskResumeAll>
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
	return pvReturn;
 800adea:	68fb      	ldr	r3, [r7, #12]
}
 800adec:	4618      	mov	r0, r3
 800adee:	3718      	adds	r7, #24
 800adf0:	46bd      	mov	sp, r7
 800adf2:	bd80      	pop	{r7, pc}
 800adf4:	20002640 	.word	0x20002640
 800adf8:	20002654 	.word	0x20002654
 800adfc:	20002644 	.word	0x20002644
 800ae00:	20002638 	.word	0x20002638
 800ae04:	20002648 	.word	0x20002648
 800ae08:	2000264c 	.word	0x2000264c

0800ae0c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ae0c:	b580      	push	{r7, lr}
 800ae0e:	b084      	sub	sp, #16
 800ae10:	af00      	add	r7, sp, #0
 800ae12:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d02c      	beq.n	800ae78 <vPortFree+0x6c>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ae1e:	2308      	movs	r3, #8
 800ae20:	425b      	negs	r3, r3
 800ae22:	68fa      	ldr	r2, [r7, #12]
 800ae24:	4413      	add	r3, r2
 800ae26:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
		configASSERT( pxLink->pxNextFreeBlock == NULL );

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ae2c:	68bb      	ldr	r3, [r7, #8]
 800ae2e:	685a      	ldr	r2, [r3, #4]
 800ae30:	4b13      	ldr	r3, [pc, #76]	; (800ae80 <vPortFree+0x74>)
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	4013      	ands	r3, r2
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d01e      	beq.n	800ae78 <vPortFree+0x6c>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ae3a:	68bb      	ldr	r3, [r7, #8]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d11a      	bne.n	800ae78 <vPortFree+0x6c>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ae42:	68bb      	ldr	r3, [r7, #8]
 800ae44:	685a      	ldr	r2, [r3, #4]
 800ae46:	4b0e      	ldr	r3, [pc, #56]	; (800ae80 <vPortFree+0x74>)
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	43db      	mvns	r3, r3
 800ae4c:	401a      	ands	r2, r3
 800ae4e:	68bb      	ldr	r3, [r7, #8]
 800ae50:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ae52:	f7fe fdf3 	bl	8009a3c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ae56:	68bb      	ldr	r3, [r7, #8]
 800ae58:	685a      	ldr	r2, [r3, #4]
 800ae5a:	4b0a      	ldr	r3, [pc, #40]	; (800ae84 <vPortFree+0x78>)
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	4413      	add	r3, r2
 800ae60:	4a08      	ldr	r2, [pc, #32]	; (800ae84 <vPortFree+0x78>)
 800ae62:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ae64:	68b8      	ldr	r0, [r7, #8]
 800ae66:	f000 f873 	bl	800af50 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ae6a:	4b07      	ldr	r3, [pc, #28]	; (800ae88 <vPortFree+0x7c>)
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	3301      	adds	r3, #1
 800ae70:	4a05      	ldr	r2, [pc, #20]	; (800ae88 <vPortFree+0x7c>)
 800ae72:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ae74:	f7fe fdf0 	bl	8009a58 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ae78:	bf00      	nop
 800ae7a:	3710      	adds	r7, #16
 800ae7c:	46bd      	mov	sp, r7
 800ae7e:	bd80      	pop	{r7, pc}
 800ae80:	20002654 	.word	0x20002654
 800ae84:	20002644 	.word	0x20002644
 800ae88:	20002650 	.word	0x20002650

0800ae8c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ae8c:	b480      	push	{r7}
 800ae8e:	b085      	sub	sp, #20
 800ae90:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ae92:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800ae96:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ae98:	4b27      	ldr	r3, [pc, #156]	; (800af38 <prvHeapInit+0xac>)
 800ae9a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	f003 0307 	and.w	r3, r3, #7
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d00c      	beq.n	800aec0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	3307      	adds	r3, #7
 800aeaa:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	f023 0307 	bic.w	r3, r3, #7
 800aeb2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800aeb4:	68ba      	ldr	r2, [r7, #8]
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	1ad3      	subs	r3, r2, r3
 800aeba:	4a1f      	ldr	r2, [pc, #124]	; (800af38 <prvHeapInit+0xac>)
 800aebc:	4413      	add	r3, r2
 800aebe:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800aec4:	4a1d      	ldr	r2, [pc, #116]	; (800af3c <prvHeapInit+0xb0>)
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800aeca:	4b1c      	ldr	r3, [pc, #112]	; (800af3c <prvHeapInit+0xb0>)
 800aecc:	2200      	movs	r2, #0
 800aece:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	68ba      	ldr	r2, [r7, #8]
 800aed4:	4413      	add	r3, r2
 800aed6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800aed8:	2208      	movs	r2, #8
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	1a9b      	subs	r3, r3, r2
 800aede:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	f023 0307 	bic.w	r3, r3, #7
 800aee6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	4a15      	ldr	r2, [pc, #84]	; (800af40 <prvHeapInit+0xb4>)
 800aeec:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800aeee:	4b14      	ldr	r3, [pc, #80]	; (800af40 <prvHeapInit+0xb4>)
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	2200      	movs	r2, #0
 800aef4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800aef6:	4b12      	ldr	r3, [pc, #72]	; (800af40 <prvHeapInit+0xb4>)
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	2200      	movs	r2, #0
 800aefc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800af02:	683b      	ldr	r3, [r7, #0]
 800af04:	68fa      	ldr	r2, [r7, #12]
 800af06:	1ad2      	subs	r2, r2, r3
 800af08:	683b      	ldr	r3, [r7, #0]
 800af0a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800af0c:	4b0c      	ldr	r3, [pc, #48]	; (800af40 <prvHeapInit+0xb4>)
 800af0e:	681a      	ldr	r2, [r3, #0]
 800af10:	683b      	ldr	r3, [r7, #0]
 800af12:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800af14:	683b      	ldr	r3, [r7, #0]
 800af16:	685b      	ldr	r3, [r3, #4]
 800af18:	4a0a      	ldr	r2, [pc, #40]	; (800af44 <prvHeapInit+0xb8>)
 800af1a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800af1c:	683b      	ldr	r3, [r7, #0]
 800af1e:	685b      	ldr	r3, [r3, #4]
 800af20:	4a09      	ldr	r2, [pc, #36]	; (800af48 <prvHeapInit+0xbc>)
 800af22:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800af24:	4b09      	ldr	r3, [pc, #36]	; (800af4c <prvHeapInit+0xc0>)
 800af26:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800af2a:	601a      	str	r2, [r3, #0]
}
 800af2c:	bf00      	nop
 800af2e:	3714      	adds	r7, #20
 800af30:	46bd      	mov	sp, r7
 800af32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af36:	4770      	bx	lr
 800af38:	20001238 	.word	0x20001238
 800af3c:	20002638 	.word	0x20002638
 800af40:	20002640 	.word	0x20002640
 800af44:	20002648 	.word	0x20002648
 800af48:	20002644 	.word	0x20002644
 800af4c:	20002654 	.word	0x20002654

0800af50 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800af50:	b480      	push	{r7}
 800af52:	b085      	sub	sp, #20
 800af54:	af00      	add	r7, sp, #0
 800af56:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800af58:	4b28      	ldr	r3, [pc, #160]	; (800affc <prvInsertBlockIntoFreeList+0xac>)
 800af5a:	60fb      	str	r3, [r7, #12]
 800af5c:	e002      	b.n	800af64 <prvInsertBlockIntoFreeList+0x14>
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	60fb      	str	r3, [r7, #12]
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	687a      	ldr	r2, [r7, #4]
 800af6a:	429a      	cmp	r2, r3
 800af6c:	d8f7      	bhi.n	800af5e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	685b      	ldr	r3, [r3, #4]
 800af76:	68ba      	ldr	r2, [r7, #8]
 800af78:	4413      	add	r3, r2
 800af7a:	687a      	ldr	r2, [r7, #4]
 800af7c:	429a      	cmp	r2, r3
 800af7e:	d108      	bne.n	800af92 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	685a      	ldr	r2, [r3, #4]
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	685b      	ldr	r3, [r3, #4]
 800af88:	441a      	add	r2, r3
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	685b      	ldr	r3, [r3, #4]
 800af9a:	68ba      	ldr	r2, [r7, #8]
 800af9c:	441a      	add	r2, r3
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	429a      	cmp	r2, r3
 800afa4:	d118      	bne.n	800afd8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	681a      	ldr	r2, [r3, #0]
 800afaa:	4b15      	ldr	r3, [pc, #84]	; (800b000 <prvInsertBlockIntoFreeList+0xb0>)
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	429a      	cmp	r2, r3
 800afb0:	d00d      	beq.n	800afce <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	685a      	ldr	r2, [r3, #4]
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	685b      	ldr	r3, [r3, #4]
 800afbc:	441a      	add	r2, r3
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	681a      	ldr	r2, [r3, #0]
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	601a      	str	r2, [r3, #0]
 800afcc:	e008      	b.n	800afe0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800afce:	4b0c      	ldr	r3, [pc, #48]	; (800b000 <prvInsertBlockIntoFreeList+0xb0>)
 800afd0:	681a      	ldr	r2, [r3, #0]
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	601a      	str	r2, [r3, #0]
 800afd6:	e003      	b.n	800afe0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	681a      	ldr	r2, [r3, #0]
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800afe0:	68fa      	ldr	r2, [r7, #12]
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	429a      	cmp	r2, r3
 800afe6:	d002      	beq.n	800afee <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	687a      	ldr	r2, [r7, #4]
 800afec:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800afee:	bf00      	nop
 800aff0:	3714      	adds	r7, #20
 800aff2:	46bd      	mov	sp, r7
 800aff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff8:	4770      	bx	lr
 800affa:	bf00      	nop
 800affc:	20002638 	.word	0x20002638
 800b000:	20002640 	.word	0x20002640

0800b004 <__errno>:
 800b004:	4b01      	ldr	r3, [pc, #4]	; (800b00c <__errno+0x8>)
 800b006:	6818      	ldr	r0, [r3, #0]
 800b008:	4770      	bx	lr
 800b00a:	bf00      	nop
 800b00c:	2000001c 	.word	0x2000001c

0800b010 <__libc_init_array>:
 800b010:	b570      	push	{r4, r5, r6, lr}
 800b012:	4d0d      	ldr	r5, [pc, #52]	; (800b048 <__libc_init_array+0x38>)
 800b014:	4c0d      	ldr	r4, [pc, #52]	; (800b04c <__libc_init_array+0x3c>)
 800b016:	1b64      	subs	r4, r4, r5
 800b018:	10a4      	asrs	r4, r4, #2
 800b01a:	2600      	movs	r6, #0
 800b01c:	42a6      	cmp	r6, r4
 800b01e:	d109      	bne.n	800b034 <__libc_init_array+0x24>
 800b020:	4d0b      	ldr	r5, [pc, #44]	; (800b050 <__libc_init_array+0x40>)
 800b022:	4c0c      	ldr	r4, [pc, #48]	; (800b054 <__libc_init_array+0x44>)
 800b024:	f002 fc52 	bl	800d8cc <_init>
 800b028:	1b64      	subs	r4, r4, r5
 800b02a:	10a4      	asrs	r4, r4, #2
 800b02c:	2600      	movs	r6, #0
 800b02e:	42a6      	cmp	r6, r4
 800b030:	d105      	bne.n	800b03e <__libc_init_array+0x2e>
 800b032:	bd70      	pop	{r4, r5, r6, pc}
 800b034:	f855 3b04 	ldr.w	r3, [r5], #4
 800b038:	4798      	blx	r3
 800b03a:	3601      	adds	r6, #1
 800b03c:	e7ee      	b.n	800b01c <__libc_init_array+0xc>
 800b03e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b042:	4798      	blx	r3
 800b044:	3601      	adds	r6, #1
 800b046:	e7f2      	b.n	800b02e <__libc_init_array+0x1e>
 800b048:	0800dd78 	.word	0x0800dd78
 800b04c:	0800dd78 	.word	0x0800dd78
 800b050:	0800dd78 	.word	0x0800dd78
 800b054:	0800dd7c 	.word	0x0800dd7c

0800b058 <__retarget_lock_acquire_recursive>:
 800b058:	4770      	bx	lr

0800b05a <__retarget_lock_release_recursive>:
 800b05a:	4770      	bx	lr

0800b05c <memcpy>:
 800b05c:	440a      	add	r2, r1
 800b05e:	4291      	cmp	r1, r2
 800b060:	f100 33ff 	add.w	r3, r0, #4294967295
 800b064:	d100      	bne.n	800b068 <memcpy+0xc>
 800b066:	4770      	bx	lr
 800b068:	b510      	push	{r4, lr}
 800b06a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b06e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b072:	4291      	cmp	r1, r2
 800b074:	d1f9      	bne.n	800b06a <memcpy+0xe>
 800b076:	bd10      	pop	{r4, pc}

0800b078 <memset>:
 800b078:	4402      	add	r2, r0
 800b07a:	4603      	mov	r3, r0
 800b07c:	4293      	cmp	r3, r2
 800b07e:	d100      	bne.n	800b082 <memset+0xa>
 800b080:	4770      	bx	lr
 800b082:	f803 1b01 	strb.w	r1, [r3], #1
 800b086:	e7f9      	b.n	800b07c <memset+0x4>

0800b088 <sbrk_aligned>:
 800b088:	b570      	push	{r4, r5, r6, lr}
 800b08a:	4e0e      	ldr	r6, [pc, #56]	; (800b0c4 <sbrk_aligned+0x3c>)
 800b08c:	460c      	mov	r4, r1
 800b08e:	6831      	ldr	r1, [r6, #0]
 800b090:	4605      	mov	r5, r0
 800b092:	b911      	cbnz	r1, 800b09a <sbrk_aligned+0x12>
 800b094:	f000 f8f6 	bl	800b284 <_sbrk_r>
 800b098:	6030      	str	r0, [r6, #0]
 800b09a:	4621      	mov	r1, r4
 800b09c:	4628      	mov	r0, r5
 800b09e:	f000 f8f1 	bl	800b284 <_sbrk_r>
 800b0a2:	1c43      	adds	r3, r0, #1
 800b0a4:	d00a      	beq.n	800b0bc <sbrk_aligned+0x34>
 800b0a6:	1cc4      	adds	r4, r0, #3
 800b0a8:	f024 0403 	bic.w	r4, r4, #3
 800b0ac:	42a0      	cmp	r0, r4
 800b0ae:	d007      	beq.n	800b0c0 <sbrk_aligned+0x38>
 800b0b0:	1a21      	subs	r1, r4, r0
 800b0b2:	4628      	mov	r0, r5
 800b0b4:	f000 f8e6 	bl	800b284 <_sbrk_r>
 800b0b8:	3001      	adds	r0, #1
 800b0ba:	d101      	bne.n	800b0c0 <sbrk_aligned+0x38>
 800b0bc:	f04f 34ff 	mov.w	r4, #4294967295
 800b0c0:	4620      	mov	r0, r4
 800b0c2:	bd70      	pop	{r4, r5, r6, pc}
 800b0c4:	20002660 	.word	0x20002660

0800b0c8 <_malloc_r>:
 800b0c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0cc:	1ccd      	adds	r5, r1, #3
 800b0ce:	f025 0503 	bic.w	r5, r5, #3
 800b0d2:	3508      	adds	r5, #8
 800b0d4:	2d0c      	cmp	r5, #12
 800b0d6:	bf38      	it	cc
 800b0d8:	250c      	movcc	r5, #12
 800b0da:	2d00      	cmp	r5, #0
 800b0dc:	4607      	mov	r7, r0
 800b0de:	db01      	blt.n	800b0e4 <_malloc_r+0x1c>
 800b0e0:	42a9      	cmp	r1, r5
 800b0e2:	d905      	bls.n	800b0f0 <_malloc_r+0x28>
 800b0e4:	230c      	movs	r3, #12
 800b0e6:	603b      	str	r3, [r7, #0]
 800b0e8:	2600      	movs	r6, #0
 800b0ea:	4630      	mov	r0, r6
 800b0ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0f0:	4e2e      	ldr	r6, [pc, #184]	; (800b1ac <_malloc_r+0xe4>)
 800b0f2:	f000 f8f7 	bl	800b2e4 <__malloc_lock>
 800b0f6:	6833      	ldr	r3, [r6, #0]
 800b0f8:	461c      	mov	r4, r3
 800b0fa:	bb34      	cbnz	r4, 800b14a <_malloc_r+0x82>
 800b0fc:	4629      	mov	r1, r5
 800b0fe:	4638      	mov	r0, r7
 800b100:	f7ff ffc2 	bl	800b088 <sbrk_aligned>
 800b104:	1c43      	adds	r3, r0, #1
 800b106:	4604      	mov	r4, r0
 800b108:	d14d      	bne.n	800b1a6 <_malloc_r+0xde>
 800b10a:	6834      	ldr	r4, [r6, #0]
 800b10c:	4626      	mov	r6, r4
 800b10e:	2e00      	cmp	r6, #0
 800b110:	d140      	bne.n	800b194 <_malloc_r+0xcc>
 800b112:	6823      	ldr	r3, [r4, #0]
 800b114:	4631      	mov	r1, r6
 800b116:	4638      	mov	r0, r7
 800b118:	eb04 0803 	add.w	r8, r4, r3
 800b11c:	f000 f8b2 	bl	800b284 <_sbrk_r>
 800b120:	4580      	cmp	r8, r0
 800b122:	d13a      	bne.n	800b19a <_malloc_r+0xd2>
 800b124:	6821      	ldr	r1, [r4, #0]
 800b126:	3503      	adds	r5, #3
 800b128:	1a6d      	subs	r5, r5, r1
 800b12a:	f025 0503 	bic.w	r5, r5, #3
 800b12e:	3508      	adds	r5, #8
 800b130:	2d0c      	cmp	r5, #12
 800b132:	bf38      	it	cc
 800b134:	250c      	movcc	r5, #12
 800b136:	4629      	mov	r1, r5
 800b138:	4638      	mov	r0, r7
 800b13a:	f7ff ffa5 	bl	800b088 <sbrk_aligned>
 800b13e:	3001      	adds	r0, #1
 800b140:	d02b      	beq.n	800b19a <_malloc_r+0xd2>
 800b142:	6823      	ldr	r3, [r4, #0]
 800b144:	442b      	add	r3, r5
 800b146:	6023      	str	r3, [r4, #0]
 800b148:	e00e      	b.n	800b168 <_malloc_r+0xa0>
 800b14a:	6822      	ldr	r2, [r4, #0]
 800b14c:	1b52      	subs	r2, r2, r5
 800b14e:	d41e      	bmi.n	800b18e <_malloc_r+0xc6>
 800b150:	2a0b      	cmp	r2, #11
 800b152:	d916      	bls.n	800b182 <_malloc_r+0xba>
 800b154:	1961      	adds	r1, r4, r5
 800b156:	42a3      	cmp	r3, r4
 800b158:	6025      	str	r5, [r4, #0]
 800b15a:	bf18      	it	ne
 800b15c:	6059      	strne	r1, [r3, #4]
 800b15e:	6863      	ldr	r3, [r4, #4]
 800b160:	bf08      	it	eq
 800b162:	6031      	streq	r1, [r6, #0]
 800b164:	5162      	str	r2, [r4, r5]
 800b166:	604b      	str	r3, [r1, #4]
 800b168:	4638      	mov	r0, r7
 800b16a:	f104 060b 	add.w	r6, r4, #11
 800b16e:	f000 f8bf 	bl	800b2f0 <__malloc_unlock>
 800b172:	f026 0607 	bic.w	r6, r6, #7
 800b176:	1d23      	adds	r3, r4, #4
 800b178:	1af2      	subs	r2, r6, r3
 800b17a:	d0b6      	beq.n	800b0ea <_malloc_r+0x22>
 800b17c:	1b9b      	subs	r3, r3, r6
 800b17e:	50a3      	str	r3, [r4, r2]
 800b180:	e7b3      	b.n	800b0ea <_malloc_r+0x22>
 800b182:	6862      	ldr	r2, [r4, #4]
 800b184:	42a3      	cmp	r3, r4
 800b186:	bf0c      	ite	eq
 800b188:	6032      	streq	r2, [r6, #0]
 800b18a:	605a      	strne	r2, [r3, #4]
 800b18c:	e7ec      	b.n	800b168 <_malloc_r+0xa0>
 800b18e:	4623      	mov	r3, r4
 800b190:	6864      	ldr	r4, [r4, #4]
 800b192:	e7b2      	b.n	800b0fa <_malloc_r+0x32>
 800b194:	4634      	mov	r4, r6
 800b196:	6876      	ldr	r6, [r6, #4]
 800b198:	e7b9      	b.n	800b10e <_malloc_r+0x46>
 800b19a:	230c      	movs	r3, #12
 800b19c:	603b      	str	r3, [r7, #0]
 800b19e:	4638      	mov	r0, r7
 800b1a0:	f000 f8a6 	bl	800b2f0 <__malloc_unlock>
 800b1a4:	e7a1      	b.n	800b0ea <_malloc_r+0x22>
 800b1a6:	6025      	str	r5, [r4, #0]
 800b1a8:	e7de      	b.n	800b168 <_malloc_r+0xa0>
 800b1aa:	bf00      	nop
 800b1ac:	2000265c 	.word	0x2000265c

0800b1b0 <cleanup_glue>:
 800b1b0:	b538      	push	{r3, r4, r5, lr}
 800b1b2:	460c      	mov	r4, r1
 800b1b4:	6809      	ldr	r1, [r1, #0]
 800b1b6:	4605      	mov	r5, r0
 800b1b8:	b109      	cbz	r1, 800b1be <cleanup_glue+0xe>
 800b1ba:	f7ff fff9 	bl	800b1b0 <cleanup_glue>
 800b1be:	4621      	mov	r1, r4
 800b1c0:	4628      	mov	r0, r5
 800b1c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b1c6:	f000 b899 	b.w	800b2fc <_free_r>
	...

0800b1cc <_reclaim_reent>:
 800b1cc:	4b2c      	ldr	r3, [pc, #176]	; (800b280 <_reclaim_reent+0xb4>)
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	4283      	cmp	r3, r0
 800b1d2:	b570      	push	{r4, r5, r6, lr}
 800b1d4:	4604      	mov	r4, r0
 800b1d6:	d051      	beq.n	800b27c <_reclaim_reent+0xb0>
 800b1d8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800b1da:	b143      	cbz	r3, 800b1ee <_reclaim_reent+0x22>
 800b1dc:	68db      	ldr	r3, [r3, #12]
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d14a      	bne.n	800b278 <_reclaim_reent+0xac>
 800b1e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b1e4:	6819      	ldr	r1, [r3, #0]
 800b1e6:	b111      	cbz	r1, 800b1ee <_reclaim_reent+0x22>
 800b1e8:	4620      	mov	r0, r4
 800b1ea:	f000 f887 	bl	800b2fc <_free_r>
 800b1ee:	6961      	ldr	r1, [r4, #20]
 800b1f0:	b111      	cbz	r1, 800b1f8 <_reclaim_reent+0x2c>
 800b1f2:	4620      	mov	r0, r4
 800b1f4:	f000 f882 	bl	800b2fc <_free_r>
 800b1f8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800b1fa:	b111      	cbz	r1, 800b202 <_reclaim_reent+0x36>
 800b1fc:	4620      	mov	r0, r4
 800b1fe:	f000 f87d 	bl	800b2fc <_free_r>
 800b202:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800b204:	b111      	cbz	r1, 800b20c <_reclaim_reent+0x40>
 800b206:	4620      	mov	r0, r4
 800b208:	f000 f878 	bl	800b2fc <_free_r>
 800b20c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800b20e:	b111      	cbz	r1, 800b216 <_reclaim_reent+0x4a>
 800b210:	4620      	mov	r0, r4
 800b212:	f000 f873 	bl	800b2fc <_free_r>
 800b216:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800b218:	b111      	cbz	r1, 800b220 <_reclaim_reent+0x54>
 800b21a:	4620      	mov	r0, r4
 800b21c:	f000 f86e 	bl	800b2fc <_free_r>
 800b220:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800b222:	b111      	cbz	r1, 800b22a <_reclaim_reent+0x5e>
 800b224:	4620      	mov	r0, r4
 800b226:	f000 f869 	bl	800b2fc <_free_r>
 800b22a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800b22c:	b111      	cbz	r1, 800b234 <_reclaim_reent+0x68>
 800b22e:	4620      	mov	r0, r4
 800b230:	f000 f864 	bl	800b2fc <_free_r>
 800b234:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b236:	b111      	cbz	r1, 800b23e <_reclaim_reent+0x72>
 800b238:	4620      	mov	r0, r4
 800b23a:	f000 f85f 	bl	800b2fc <_free_r>
 800b23e:	69a3      	ldr	r3, [r4, #24]
 800b240:	b1e3      	cbz	r3, 800b27c <_reclaim_reent+0xb0>
 800b242:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b244:	4620      	mov	r0, r4
 800b246:	4798      	blx	r3
 800b248:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800b24a:	b1b9      	cbz	r1, 800b27c <_reclaim_reent+0xb0>
 800b24c:	4620      	mov	r0, r4
 800b24e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b252:	f7ff bfad 	b.w	800b1b0 <cleanup_glue>
 800b256:	5949      	ldr	r1, [r1, r5]
 800b258:	b941      	cbnz	r1, 800b26c <_reclaim_reent+0xa0>
 800b25a:	3504      	adds	r5, #4
 800b25c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b25e:	2d80      	cmp	r5, #128	; 0x80
 800b260:	68d9      	ldr	r1, [r3, #12]
 800b262:	d1f8      	bne.n	800b256 <_reclaim_reent+0x8a>
 800b264:	4620      	mov	r0, r4
 800b266:	f000 f849 	bl	800b2fc <_free_r>
 800b26a:	e7ba      	b.n	800b1e2 <_reclaim_reent+0x16>
 800b26c:	680e      	ldr	r6, [r1, #0]
 800b26e:	4620      	mov	r0, r4
 800b270:	f000 f844 	bl	800b2fc <_free_r>
 800b274:	4631      	mov	r1, r6
 800b276:	e7ef      	b.n	800b258 <_reclaim_reent+0x8c>
 800b278:	2500      	movs	r5, #0
 800b27a:	e7ef      	b.n	800b25c <_reclaim_reent+0x90>
 800b27c:	bd70      	pop	{r4, r5, r6, pc}
 800b27e:	bf00      	nop
 800b280:	2000001c 	.word	0x2000001c

0800b284 <_sbrk_r>:
 800b284:	b538      	push	{r3, r4, r5, lr}
 800b286:	4d06      	ldr	r5, [pc, #24]	; (800b2a0 <_sbrk_r+0x1c>)
 800b288:	2300      	movs	r3, #0
 800b28a:	4604      	mov	r4, r0
 800b28c:	4608      	mov	r0, r1
 800b28e:	602b      	str	r3, [r5, #0]
 800b290:	f7f6 ffd6 	bl	8002240 <_sbrk>
 800b294:	1c43      	adds	r3, r0, #1
 800b296:	d102      	bne.n	800b29e <_sbrk_r+0x1a>
 800b298:	682b      	ldr	r3, [r5, #0]
 800b29a:	b103      	cbz	r3, 800b29e <_sbrk_r+0x1a>
 800b29c:	6023      	str	r3, [r4, #0]
 800b29e:	bd38      	pop	{r3, r4, r5, pc}
 800b2a0:	20002664 	.word	0x20002664

0800b2a4 <siprintf>:
 800b2a4:	b40e      	push	{r1, r2, r3}
 800b2a6:	b500      	push	{lr}
 800b2a8:	b09c      	sub	sp, #112	; 0x70
 800b2aa:	ab1d      	add	r3, sp, #116	; 0x74
 800b2ac:	9002      	str	r0, [sp, #8]
 800b2ae:	9006      	str	r0, [sp, #24]
 800b2b0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b2b4:	4809      	ldr	r0, [pc, #36]	; (800b2dc <siprintf+0x38>)
 800b2b6:	9107      	str	r1, [sp, #28]
 800b2b8:	9104      	str	r1, [sp, #16]
 800b2ba:	4909      	ldr	r1, [pc, #36]	; (800b2e0 <siprintf+0x3c>)
 800b2bc:	f853 2b04 	ldr.w	r2, [r3], #4
 800b2c0:	9105      	str	r1, [sp, #20]
 800b2c2:	6800      	ldr	r0, [r0, #0]
 800b2c4:	9301      	str	r3, [sp, #4]
 800b2c6:	a902      	add	r1, sp, #8
 800b2c8:	f000 f8c0 	bl	800b44c <_svfiprintf_r>
 800b2cc:	9b02      	ldr	r3, [sp, #8]
 800b2ce:	2200      	movs	r2, #0
 800b2d0:	701a      	strb	r2, [r3, #0]
 800b2d2:	b01c      	add	sp, #112	; 0x70
 800b2d4:	f85d eb04 	ldr.w	lr, [sp], #4
 800b2d8:	b003      	add	sp, #12
 800b2da:	4770      	bx	lr
 800b2dc:	2000001c 	.word	0x2000001c
 800b2e0:	ffff0208 	.word	0xffff0208

0800b2e4 <__malloc_lock>:
 800b2e4:	4801      	ldr	r0, [pc, #4]	; (800b2ec <__malloc_lock+0x8>)
 800b2e6:	f7ff beb7 	b.w	800b058 <__retarget_lock_acquire_recursive>
 800b2ea:	bf00      	nop
 800b2ec:	20002658 	.word	0x20002658

0800b2f0 <__malloc_unlock>:
 800b2f0:	4801      	ldr	r0, [pc, #4]	; (800b2f8 <__malloc_unlock+0x8>)
 800b2f2:	f7ff beb2 	b.w	800b05a <__retarget_lock_release_recursive>
 800b2f6:	bf00      	nop
 800b2f8:	20002658 	.word	0x20002658

0800b2fc <_free_r>:
 800b2fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b2fe:	2900      	cmp	r1, #0
 800b300:	d044      	beq.n	800b38c <_free_r+0x90>
 800b302:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b306:	9001      	str	r0, [sp, #4]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	f1a1 0404 	sub.w	r4, r1, #4
 800b30e:	bfb8      	it	lt
 800b310:	18e4      	addlt	r4, r4, r3
 800b312:	f7ff ffe7 	bl	800b2e4 <__malloc_lock>
 800b316:	4a1e      	ldr	r2, [pc, #120]	; (800b390 <_free_r+0x94>)
 800b318:	9801      	ldr	r0, [sp, #4]
 800b31a:	6813      	ldr	r3, [r2, #0]
 800b31c:	b933      	cbnz	r3, 800b32c <_free_r+0x30>
 800b31e:	6063      	str	r3, [r4, #4]
 800b320:	6014      	str	r4, [r2, #0]
 800b322:	b003      	add	sp, #12
 800b324:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b328:	f7ff bfe2 	b.w	800b2f0 <__malloc_unlock>
 800b32c:	42a3      	cmp	r3, r4
 800b32e:	d908      	bls.n	800b342 <_free_r+0x46>
 800b330:	6825      	ldr	r5, [r4, #0]
 800b332:	1961      	adds	r1, r4, r5
 800b334:	428b      	cmp	r3, r1
 800b336:	bf01      	itttt	eq
 800b338:	6819      	ldreq	r1, [r3, #0]
 800b33a:	685b      	ldreq	r3, [r3, #4]
 800b33c:	1949      	addeq	r1, r1, r5
 800b33e:	6021      	streq	r1, [r4, #0]
 800b340:	e7ed      	b.n	800b31e <_free_r+0x22>
 800b342:	461a      	mov	r2, r3
 800b344:	685b      	ldr	r3, [r3, #4]
 800b346:	b10b      	cbz	r3, 800b34c <_free_r+0x50>
 800b348:	42a3      	cmp	r3, r4
 800b34a:	d9fa      	bls.n	800b342 <_free_r+0x46>
 800b34c:	6811      	ldr	r1, [r2, #0]
 800b34e:	1855      	adds	r5, r2, r1
 800b350:	42a5      	cmp	r5, r4
 800b352:	d10b      	bne.n	800b36c <_free_r+0x70>
 800b354:	6824      	ldr	r4, [r4, #0]
 800b356:	4421      	add	r1, r4
 800b358:	1854      	adds	r4, r2, r1
 800b35a:	42a3      	cmp	r3, r4
 800b35c:	6011      	str	r1, [r2, #0]
 800b35e:	d1e0      	bne.n	800b322 <_free_r+0x26>
 800b360:	681c      	ldr	r4, [r3, #0]
 800b362:	685b      	ldr	r3, [r3, #4]
 800b364:	6053      	str	r3, [r2, #4]
 800b366:	4421      	add	r1, r4
 800b368:	6011      	str	r1, [r2, #0]
 800b36a:	e7da      	b.n	800b322 <_free_r+0x26>
 800b36c:	d902      	bls.n	800b374 <_free_r+0x78>
 800b36e:	230c      	movs	r3, #12
 800b370:	6003      	str	r3, [r0, #0]
 800b372:	e7d6      	b.n	800b322 <_free_r+0x26>
 800b374:	6825      	ldr	r5, [r4, #0]
 800b376:	1961      	adds	r1, r4, r5
 800b378:	428b      	cmp	r3, r1
 800b37a:	bf04      	itt	eq
 800b37c:	6819      	ldreq	r1, [r3, #0]
 800b37e:	685b      	ldreq	r3, [r3, #4]
 800b380:	6063      	str	r3, [r4, #4]
 800b382:	bf04      	itt	eq
 800b384:	1949      	addeq	r1, r1, r5
 800b386:	6021      	streq	r1, [r4, #0]
 800b388:	6054      	str	r4, [r2, #4]
 800b38a:	e7ca      	b.n	800b322 <_free_r+0x26>
 800b38c:	b003      	add	sp, #12
 800b38e:	bd30      	pop	{r4, r5, pc}
 800b390:	2000265c 	.word	0x2000265c

0800b394 <__ssputs_r>:
 800b394:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b398:	688e      	ldr	r6, [r1, #8]
 800b39a:	429e      	cmp	r6, r3
 800b39c:	4682      	mov	sl, r0
 800b39e:	460c      	mov	r4, r1
 800b3a0:	4690      	mov	r8, r2
 800b3a2:	461f      	mov	r7, r3
 800b3a4:	d838      	bhi.n	800b418 <__ssputs_r+0x84>
 800b3a6:	898a      	ldrh	r2, [r1, #12]
 800b3a8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b3ac:	d032      	beq.n	800b414 <__ssputs_r+0x80>
 800b3ae:	6825      	ldr	r5, [r4, #0]
 800b3b0:	6909      	ldr	r1, [r1, #16]
 800b3b2:	eba5 0901 	sub.w	r9, r5, r1
 800b3b6:	6965      	ldr	r5, [r4, #20]
 800b3b8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b3bc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b3c0:	3301      	adds	r3, #1
 800b3c2:	444b      	add	r3, r9
 800b3c4:	106d      	asrs	r5, r5, #1
 800b3c6:	429d      	cmp	r5, r3
 800b3c8:	bf38      	it	cc
 800b3ca:	461d      	movcc	r5, r3
 800b3cc:	0553      	lsls	r3, r2, #21
 800b3ce:	d531      	bpl.n	800b434 <__ssputs_r+0xa0>
 800b3d0:	4629      	mov	r1, r5
 800b3d2:	f7ff fe79 	bl	800b0c8 <_malloc_r>
 800b3d6:	4606      	mov	r6, r0
 800b3d8:	b950      	cbnz	r0, 800b3f0 <__ssputs_r+0x5c>
 800b3da:	230c      	movs	r3, #12
 800b3dc:	f8ca 3000 	str.w	r3, [sl]
 800b3e0:	89a3      	ldrh	r3, [r4, #12]
 800b3e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b3e6:	81a3      	strh	r3, [r4, #12]
 800b3e8:	f04f 30ff 	mov.w	r0, #4294967295
 800b3ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3f0:	6921      	ldr	r1, [r4, #16]
 800b3f2:	464a      	mov	r2, r9
 800b3f4:	f7ff fe32 	bl	800b05c <memcpy>
 800b3f8:	89a3      	ldrh	r3, [r4, #12]
 800b3fa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b3fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b402:	81a3      	strh	r3, [r4, #12]
 800b404:	6126      	str	r6, [r4, #16]
 800b406:	6165      	str	r5, [r4, #20]
 800b408:	444e      	add	r6, r9
 800b40a:	eba5 0509 	sub.w	r5, r5, r9
 800b40e:	6026      	str	r6, [r4, #0]
 800b410:	60a5      	str	r5, [r4, #8]
 800b412:	463e      	mov	r6, r7
 800b414:	42be      	cmp	r6, r7
 800b416:	d900      	bls.n	800b41a <__ssputs_r+0x86>
 800b418:	463e      	mov	r6, r7
 800b41a:	6820      	ldr	r0, [r4, #0]
 800b41c:	4632      	mov	r2, r6
 800b41e:	4641      	mov	r1, r8
 800b420:	f000 faa8 	bl	800b974 <memmove>
 800b424:	68a3      	ldr	r3, [r4, #8]
 800b426:	1b9b      	subs	r3, r3, r6
 800b428:	60a3      	str	r3, [r4, #8]
 800b42a:	6823      	ldr	r3, [r4, #0]
 800b42c:	4433      	add	r3, r6
 800b42e:	6023      	str	r3, [r4, #0]
 800b430:	2000      	movs	r0, #0
 800b432:	e7db      	b.n	800b3ec <__ssputs_r+0x58>
 800b434:	462a      	mov	r2, r5
 800b436:	f000 fab7 	bl	800b9a8 <_realloc_r>
 800b43a:	4606      	mov	r6, r0
 800b43c:	2800      	cmp	r0, #0
 800b43e:	d1e1      	bne.n	800b404 <__ssputs_r+0x70>
 800b440:	6921      	ldr	r1, [r4, #16]
 800b442:	4650      	mov	r0, sl
 800b444:	f7ff ff5a 	bl	800b2fc <_free_r>
 800b448:	e7c7      	b.n	800b3da <__ssputs_r+0x46>
	...

0800b44c <_svfiprintf_r>:
 800b44c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b450:	4698      	mov	r8, r3
 800b452:	898b      	ldrh	r3, [r1, #12]
 800b454:	061b      	lsls	r3, r3, #24
 800b456:	b09d      	sub	sp, #116	; 0x74
 800b458:	4607      	mov	r7, r0
 800b45a:	460d      	mov	r5, r1
 800b45c:	4614      	mov	r4, r2
 800b45e:	d50e      	bpl.n	800b47e <_svfiprintf_r+0x32>
 800b460:	690b      	ldr	r3, [r1, #16]
 800b462:	b963      	cbnz	r3, 800b47e <_svfiprintf_r+0x32>
 800b464:	2140      	movs	r1, #64	; 0x40
 800b466:	f7ff fe2f 	bl	800b0c8 <_malloc_r>
 800b46a:	6028      	str	r0, [r5, #0]
 800b46c:	6128      	str	r0, [r5, #16]
 800b46e:	b920      	cbnz	r0, 800b47a <_svfiprintf_r+0x2e>
 800b470:	230c      	movs	r3, #12
 800b472:	603b      	str	r3, [r7, #0]
 800b474:	f04f 30ff 	mov.w	r0, #4294967295
 800b478:	e0d1      	b.n	800b61e <_svfiprintf_r+0x1d2>
 800b47a:	2340      	movs	r3, #64	; 0x40
 800b47c:	616b      	str	r3, [r5, #20]
 800b47e:	2300      	movs	r3, #0
 800b480:	9309      	str	r3, [sp, #36]	; 0x24
 800b482:	2320      	movs	r3, #32
 800b484:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b488:	f8cd 800c 	str.w	r8, [sp, #12]
 800b48c:	2330      	movs	r3, #48	; 0x30
 800b48e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b638 <_svfiprintf_r+0x1ec>
 800b492:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b496:	f04f 0901 	mov.w	r9, #1
 800b49a:	4623      	mov	r3, r4
 800b49c:	469a      	mov	sl, r3
 800b49e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b4a2:	b10a      	cbz	r2, 800b4a8 <_svfiprintf_r+0x5c>
 800b4a4:	2a25      	cmp	r2, #37	; 0x25
 800b4a6:	d1f9      	bne.n	800b49c <_svfiprintf_r+0x50>
 800b4a8:	ebba 0b04 	subs.w	fp, sl, r4
 800b4ac:	d00b      	beq.n	800b4c6 <_svfiprintf_r+0x7a>
 800b4ae:	465b      	mov	r3, fp
 800b4b0:	4622      	mov	r2, r4
 800b4b2:	4629      	mov	r1, r5
 800b4b4:	4638      	mov	r0, r7
 800b4b6:	f7ff ff6d 	bl	800b394 <__ssputs_r>
 800b4ba:	3001      	adds	r0, #1
 800b4bc:	f000 80aa 	beq.w	800b614 <_svfiprintf_r+0x1c8>
 800b4c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b4c2:	445a      	add	r2, fp
 800b4c4:	9209      	str	r2, [sp, #36]	; 0x24
 800b4c6:	f89a 3000 	ldrb.w	r3, [sl]
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	f000 80a2 	beq.w	800b614 <_svfiprintf_r+0x1c8>
 800b4d0:	2300      	movs	r3, #0
 800b4d2:	f04f 32ff 	mov.w	r2, #4294967295
 800b4d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b4da:	f10a 0a01 	add.w	sl, sl, #1
 800b4de:	9304      	str	r3, [sp, #16]
 800b4e0:	9307      	str	r3, [sp, #28]
 800b4e2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b4e6:	931a      	str	r3, [sp, #104]	; 0x68
 800b4e8:	4654      	mov	r4, sl
 800b4ea:	2205      	movs	r2, #5
 800b4ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4f0:	4851      	ldr	r0, [pc, #324]	; (800b638 <_svfiprintf_r+0x1ec>)
 800b4f2:	f7f4 fe95 	bl	8000220 <memchr>
 800b4f6:	9a04      	ldr	r2, [sp, #16]
 800b4f8:	b9d8      	cbnz	r0, 800b532 <_svfiprintf_r+0xe6>
 800b4fa:	06d0      	lsls	r0, r2, #27
 800b4fc:	bf44      	itt	mi
 800b4fe:	2320      	movmi	r3, #32
 800b500:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b504:	0711      	lsls	r1, r2, #28
 800b506:	bf44      	itt	mi
 800b508:	232b      	movmi	r3, #43	; 0x2b
 800b50a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b50e:	f89a 3000 	ldrb.w	r3, [sl]
 800b512:	2b2a      	cmp	r3, #42	; 0x2a
 800b514:	d015      	beq.n	800b542 <_svfiprintf_r+0xf6>
 800b516:	9a07      	ldr	r2, [sp, #28]
 800b518:	4654      	mov	r4, sl
 800b51a:	2000      	movs	r0, #0
 800b51c:	f04f 0c0a 	mov.w	ip, #10
 800b520:	4621      	mov	r1, r4
 800b522:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b526:	3b30      	subs	r3, #48	; 0x30
 800b528:	2b09      	cmp	r3, #9
 800b52a:	d94e      	bls.n	800b5ca <_svfiprintf_r+0x17e>
 800b52c:	b1b0      	cbz	r0, 800b55c <_svfiprintf_r+0x110>
 800b52e:	9207      	str	r2, [sp, #28]
 800b530:	e014      	b.n	800b55c <_svfiprintf_r+0x110>
 800b532:	eba0 0308 	sub.w	r3, r0, r8
 800b536:	fa09 f303 	lsl.w	r3, r9, r3
 800b53a:	4313      	orrs	r3, r2
 800b53c:	9304      	str	r3, [sp, #16]
 800b53e:	46a2      	mov	sl, r4
 800b540:	e7d2      	b.n	800b4e8 <_svfiprintf_r+0x9c>
 800b542:	9b03      	ldr	r3, [sp, #12]
 800b544:	1d19      	adds	r1, r3, #4
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	9103      	str	r1, [sp, #12]
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	bfbb      	ittet	lt
 800b54e:	425b      	neglt	r3, r3
 800b550:	f042 0202 	orrlt.w	r2, r2, #2
 800b554:	9307      	strge	r3, [sp, #28]
 800b556:	9307      	strlt	r3, [sp, #28]
 800b558:	bfb8      	it	lt
 800b55a:	9204      	strlt	r2, [sp, #16]
 800b55c:	7823      	ldrb	r3, [r4, #0]
 800b55e:	2b2e      	cmp	r3, #46	; 0x2e
 800b560:	d10c      	bne.n	800b57c <_svfiprintf_r+0x130>
 800b562:	7863      	ldrb	r3, [r4, #1]
 800b564:	2b2a      	cmp	r3, #42	; 0x2a
 800b566:	d135      	bne.n	800b5d4 <_svfiprintf_r+0x188>
 800b568:	9b03      	ldr	r3, [sp, #12]
 800b56a:	1d1a      	adds	r2, r3, #4
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	9203      	str	r2, [sp, #12]
 800b570:	2b00      	cmp	r3, #0
 800b572:	bfb8      	it	lt
 800b574:	f04f 33ff 	movlt.w	r3, #4294967295
 800b578:	3402      	adds	r4, #2
 800b57a:	9305      	str	r3, [sp, #20]
 800b57c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b648 <_svfiprintf_r+0x1fc>
 800b580:	7821      	ldrb	r1, [r4, #0]
 800b582:	2203      	movs	r2, #3
 800b584:	4650      	mov	r0, sl
 800b586:	f7f4 fe4b 	bl	8000220 <memchr>
 800b58a:	b140      	cbz	r0, 800b59e <_svfiprintf_r+0x152>
 800b58c:	2340      	movs	r3, #64	; 0x40
 800b58e:	eba0 000a 	sub.w	r0, r0, sl
 800b592:	fa03 f000 	lsl.w	r0, r3, r0
 800b596:	9b04      	ldr	r3, [sp, #16]
 800b598:	4303      	orrs	r3, r0
 800b59a:	3401      	adds	r4, #1
 800b59c:	9304      	str	r3, [sp, #16]
 800b59e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b5a2:	4826      	ldr	r0, [pc, #152]	; (800b63c <_svfiprintf_r+0x1f0>)
 800b5a4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b5a8:	2206      	movs	r2, #6
 800b5aa:	f7f4 fe39 	bl	8000220 <memchr>
 800b5ae:	2800      	cmp	r0, #0
 800b5b0:	d038      	beq.n	800b624 <_svfiprintf_r+0x1d8>
 800b5b2:	4b23      	ldr	r3, [pc, #140]	; (800b640 <_svfiprintf_r+0x1f4>)
 800b5b4:	bb1b      	cbnz	r3, 800b5fe <_svfiprintf_r+0x1b2>
 800b5b6:	9b03      	ldr	r3, [sp, #12]
 800b5b8:	3307      	adds	r3, #7
 800b5ba:	f023 0307 	bic.w	r3, r3, #7
 800b5be:	3308      	adds	r3, #8
 800b5c0:	9303      	str	r3, [sp, #12]
 800b5c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5c4:	4433      	add	r3, r6
 800b5c6:	9309      	str	r3, [sp, #36]	; 0x24
 800b5c8:	e767      	b.n	800b49a <_svfiprintf_r+0x4e>
 800b5ca:	fb0c 3202 	mla	r2, ip, r2, r3
 800b5ce:	460c      	mov	r4, r1
 800b5d0:	2001      	movs	r0, #1
 800b5d2:	e7a5      	b.n	800b520 <_svfiprintf_r+0xd4>
 800b5d4:	2300      	movs	r3, #0
 800b5d6:	3401      	adds	r4, #1
 800b5d8:	9305      	str	r3, [sp, #20]
 800b5da:	4619      	mov	r1, r3
 800b5dc:	f04f 0c0a 	mov.w	ip, #10
 800b5e0:	4620      	mov	r0, r4
 800b5e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b5e6:	3a30      	subs	r2, #48	; 0x30
 800b5e8:	2a09      	cmp	r2, #9
 800b5ea:	d903      	bls.n	800b5f4 <_svfiprintf_r+0x1a8>
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d0c5      	beq.n	800b57c <_svfiprintf_r+0x130>
 800b5f0:	9105      	str	r1, [sp, #20]
 800b5f2:	e7c3      	b.n	800b57c <_svfiprintf_r+0x130>
 800b5f4:	fb0c 2101 	mla	r1, ip, r1, r2
 800b5f8:	4604      	mov	r4, r0
 800b5fa:	2301      	movs	r3, #1
 800b5fc:	e7f0      	b.n	800b5e0 <_svfiprintf_r+0x194>
 800b5fe:	ab03      	add	r3, sp, #12
 800b600:	9300      	str	r3, [sp, #0]
 800b602:	462a      	mov	r2, r5
 800b604:	4b0f      	ldr	r3, [pc, #60]	; (800b644 <_svfiprintf_r+0x1f8>)
 800b606:	a904      	add	r1, sp, #16
 800b608:	4638      	mov	r0, r7
 800b60a:	f3af 8000 	nop.w
 800b60e:	1c42      	adds	r2, r0, #1
 800b610:	4606      	mov	r6, r0
 800b612:	d1d6      	bne.n	800b5c2 <_svfiprintf_r+0x176>
 800b614:	89ab      	ldrh	r3, [r5, #12]
 800b616:	065b      	lsls	r3, r3, #25
 800b618:	f53f af2c 	bmi.w	800b474 <_svfiprintf_r+0x28>
 800b61c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b61e:	b01d      	add	sp, #116	; 0x74
 800b620:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b624:	ab03      	add	r3, sp, #12
 800b626:	9300      	str	r3, [sp, #0]
 800b628:	462a      	mov	r2, r5
 800b62a:	4b06      	ldr	r3, [pc, #24]	; (800b644 <_svfiprintf_r+0x1f8>)
 800b62c:	a904      	add	r1, sp, #16
 800b62e:	4638      	mov	r0, r7
 800b630:	f000 f87a 	bl	800b728 <_printf_i>
 800b634:	e7eb      	b.n	800b60e <_svfiprintf_r+0x1c2>
 800b636:	bf00      	nop
 800b638:	0800db34 	.word	0x0800db34
 800b63c:	0800db3e 	.word	0x0800db3e
 800b640:	00000000 	.word	0x00000000
 800b644:	0800b395 	.word	0x0800b395
 800b648:	0800db3a 	.word	0x0800db3a

0800b64c <_printf_common>:
 800b64c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b650:	4616      	mov	r6, r2
 800b652:	4699      	mov	r9, r3
 800b654:	688a      	ldr	r2, [r1, #8]
 800b656:	690b      	ldr	r3, [r1, #16]
 800b658:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b65c:	4293      	cmp	r3, r2
 800b65e:	bfb8      	it	lt
 800b660:	4613      	movlt	r3, r2
 800b662:	6033      	str	r3, [r6, #0]
 800b664:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b668:	4607      	mov	r7, r0
 800b66a:	460c      	mov	r4, r1
 800b66c:	b10a      	cbz	r2, 800b672 <_printf_common+0x26>
 800b66e:	3301      	adds	r3, #1
 800b670:	6033      	str	r3, [r6, #0]
 800b672:	6823      	ldr	r3, [r4, #0]
 800b674:	0699      	lsls	r1, r3, #26
 800b676:	bf42      	ittt	mi
 800b678:	6833      	ldrmi	r3, [r6, #0]
 800b67a:	3302      	addmi	r3, #2
 800b67c:	6033      	strmi	r3, [r6, #0]
 800b67e:	6825      	ldr	r5, [r4, #0]
 800b680:	f015 0506 	ands.w	r5, r5, #6
 800b684:	d106      	bne.n	800b694 <_printf_common+0x48>
 800b686:	f104 0a19 	add.w	sl, r4, #25
 800b68a:	68e3      	ldr	r3, [r4, #12]
 800b68c:	6832      	ldr	r2, [r6, #0]
 800b68e:	1a9b      	subs	r3, r3, r2
 800b690:	42ab      	cmp	r3, r5
 800b692:	dc26      	bgt.n	800b6e2 <_printf_common+0x96>
 800b694:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b698:	1e13      	subs	r3, r2, #0
 800b69a:	6822      	ldr	r2, [r4, #0]
 800b69c:	bf18      	it	ne
 800b69e:	2301      	movne	r3, #1
 800b6a0:	0692      	lsls	r2, r2, #26
 800b6a2:	d42b      	bmi.n	800b6fc <_printf_common+0xb0>
 800b6a4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b6a8:	4649      	mov	r1, r9
 800b6aa:	4638      	mov	r0, r7
 800b6ac:	47c0      	blx	r8
 800b6ae:	3001      	adds	r0, #1
 800b6b0:	d01e      	beq.n	800b6f0 <_printf_common+0xa4>
 800b6b2:	6823      	ldr	r3, [r4, #0]
 800b6b4:	68e5      	ldr	r5, [r4, #12]
 800b6b6:	6832      	ldr	r2, [r6, #0]
 800b6b8:	f003 0306 	and.w	r3, r3, #6
 800b6bc:	2b04      	cmp	r3, #4
 800b6be:	bf08      	it	eq
 800b6c0:	1aad      	subeq	r5, r5, r2
 800b6c2:	68a3      	ldr	r3, [r4, #8]
 800b6c4:	6922      	ldr	r2, [r4, #16]
 800b6c6:	bf0c      	ite	eq
 800b6c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b6cc:	2500      	movne	r5, #0
 800b6ce:	4293      	cmp	r3, r2
 800b6d0:	bfc4      	itt	gt
 800b6d2:	1a9b      	subgt	r3, r3, r2
 800b6d4:	18ed      	addgt	r5, r5, r3
 800b6d6:	2600      	movs	r6, #0
 800b6d8:	341a      	adds	r4, #26
 800b6da:	42b5      	cmp	r5, r6
 800b6dc:	d11a      	bne.n	800b714 <_printf_common+0xc8>
 800b6de:	2000      	movs	r0, #0
 800b6e0:	e008      	b.n	800b6f4 <_printf_common+0xa8>
 800b6e2:	2301      	movs	r3, #1
 800b6e4:	4652      	mov	r2, sl
 800b6e6:	4649      	mov	r1, r9
 800b6e8:	4638      	mov	r0, r7
 800b6ea:	47c0      	blx	r8
 800b6ec:	3001      	adds	r0, #1
 800b6ee:	d103      	bne.n	800b6f8 <_printf_common+0xac>
 800b6f0:	f04f 30ff 	mov.w	r0, #4294967295
 800b6f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6f8:	3501      	adds	r5, #1
 800b6fa:	e7c6      	b.n	800b68a <_printf_common+0x3e>
 800b6fc:	18e1      	adds	r1, r4, r3
 800b6fe:	1c5a      	adds	r2, r3, #1
 800b700:	2030      	movs	r0, #48	; 0x30
 800b702:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b706:	4422      	add	r2, r4
 800b708:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b70c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b710:	3302      	adds	r3, #2
 800b712:	e7c7      	b.n	800b6a4 <_printf_common+0x58>
 800b714:	2301      	movs	r3, #1
 800b716:	4622      	mov	r2, r4
 800b718:	4649      	mov	r1, r9
 800b71a:	4638      	mov	r0, r7
 800b71c:	47c0      	blx	r8
 800b71e:	3001      	adds	r0, #1
 800b720:	d0e6      	beq.n	800b6f0 <_printf_common+0xa4>
 800b722:	3601      	adds	r6, #1
 800b724:	e7d9      	b.n	800b6da <_printf_common+0x8e>
	...

0800b728 <_printf_i>:
 800b728:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b72c:	7e0f      	ldrb	r7, [r1, #24]
 800b72e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b730:	2f78      	cmp	r7, #120	; 0x78
 800b732:	4691      	mov	r9, r2
 800b734:	4680      	mov	r8, r0
 800b736:	460c      	mov	r4, r1
 800b738:	469a      	mov	sl, r3
 800b73a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b73e:	d807      	bhi.n	800b750 <_printf_i+0x28>
 800b740:	2f62      	cmp	r7, #98	; 0x62
 800b742:	d80a      	bhi.n	800b75a <_printf_i+0x32>
 800b744:	2f00      	cmp	r7, #0
 800b746:	f000 80d8 	beq.w	800b8fa <_printf_i+0x1d2>
 800b74a:	2f58      	cmp	r7, #88	; 0x58
 800b74c:	f000 80a3 	beq.w	800b896 <_printf_i+0x16e>
 800b750:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b754:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b758:	e03a      	b.n	800b7d0 <_printf_i+0xa8>
 800b75a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b75e:	2b15      	cmp	r3, #21
 800b760:	d8f6      	bhi.n	800b750 <_printf_i+0x28>
 800b762:	a101      	add	r1, pc, #4	; (adr r1, 800b768 <_printf_i+0x40>)
 800b764:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b768:	0800b7c1 	.word	0x0800b7c1
 800b76c:	0800b7d5 	.word	0x0800b7d5
 800b770:	0800b751 	.word	0x0800b751
 800b774:	0800b751 	.word	0x0800b751
 800b778:	0800b751 	.word	0x0800b751
 800b77c:	0800b751 	.word	0x0800b751
 800b780:	0800b7d5 	.word	0x0800b7d5
 800b784:	0800b751 	.word	0x0800b751
 800b788:	0800b751 	.word	0x0800b751
 800b78c:	0800b751 	.word	0x0800b751
 800b790:	0800b751 	.word	0x0800b751
 800b794:	0800b8e1 	.word	0x0800b8e1
 800b798:	0800b805 	.word	0x0800b805
 800b79c:	0800b8c3 	.word	0x0800b8c3
 800b7a0:	0800b751 	.word	0x0800b751
 800b7a4:	0800b751 	.word	0x0800b751
 800b7a8:	0800b903 	.word	0x0800b903
 800b7ac:	0800b751 	.word	0x0800b751
 800b7b0:	0800b805 	.word	0x0800b805
 800b7b4:	0800b751 	.word	0x0800b751
 800b7b8:	0800b751 	.word	0x0800b751
 800b7bc:	0800b8cb 	.word	0x0800b8cb
 800b7c0:	682b      	ldr	r3, [r5, #0]
 800b7c2:	1d1a      	adds	r2, r3, #4
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	602a      	str	r2, [r5, #0]
 800b7c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b7cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b7d0:	2301      	movs	r3, #1
 800b7d2:	e0a3      	b.n	800b91c <_printf_i+0x1f4>
 800b7d4:	6820      	ldr	r0, [r4, #0]
 800b7d6:	6829      	ldr	r1, [r5, #0]
 800b7d8:	0606      	lsls	r6, r0, #24
 800b7da:	f101 0304 	add.w	r3, r1, #4
 800b7de:	d50a      	bpl.n	800b7f6 <_printf_i+0xce>
 800b7e0:	680e      	ldr	r6, [r1, #0]
 800b7e2:	602b      	str	r3, [r5, #0]
 800b7e4:	2e00      	cmp	r6, #0
 800b7e6:	da03      	bge.n	800b7f0 <_printf_i+0xc8>
 800b7e8:	232d      	movs	r3, #45	; 0x2d
 800b7ea:	4276      	negs	r6, r6
 800b7ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b7f0:	485e      	ldr	r0, [pc, #376]	; (800b96c <_printf_i+0x244>)
 800b7f2:	230a      	movs	r3, #10
 800b7f4:	e019      	b.n	800b82a <_printf_i+0x102>
 800b7f6:	680e      	ldr	r6, [r1, #0]
 800b7f8:	602b      	str	r3, [r5, #0]
 800b7fa:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b7fe:	bf18      	it	ne
 800b800:	b236      	sxthne	r6, r6
 800b802:	e7ef      	b.n	800b7e4 <_printf_i+0xbc>
 800b804:	682b      	ldr	r3, [r5, #0]
 800b806:	6820      	ldr	r0, [r4, #0]
 800b808:	1d19      	adds	r1, r3, #4
 800b80a:	6029      	str	r1, [r5, #0]
 800b80c:	0601      	lsls	r1, r0, #24
 800b80e:	d501      	bpl.n	800b814 <_printf_i+0xec>
 800b810:	681e      	ldr	r6, [r3, #0]
 800b812:	e002      	b.n	800b81a <_printf_i+0xf2>
 800b814:	0646      	lsls	r6, r0, #25
 800b816:	d5fb      	bpl.n	800b810 <_printf_i+0xe8>
 800b818:	881e      	ldrh	r6, [r3, #0]
 800b81a:	4854      	ldr	r0, [pc, #336]	; (800b96c <_printf_i+0x244>)
 800b81c:	2f6f      	cmp	r7, #111	; 0x6f
 800b81e:	bf0c      	ite	eq
 800b820:	2308      	moveq	r3, #8
 800b822:	230a      	movne	r3, #10
 800b824:	2100      	movs	r1, #0
 800b826:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b82a:	6865      	ldr	r5, [r4, #4]
 800b82c:	60a5      	str	r5, [r4, #8]
 800b82e:	2d00      	cmp	r5, #0
 800b830:	bfa2      	ittt	ge
 800b832:	6821      	ldrge	r1, [r4, #0]
 800b834:	f021 0104 	bicge.w	r1, r1, #4
 800b838:	6021      	strge	r1, [r4, #0]
 800b83a:	b90e      	cbnz	r6, 800b840 <_printf_i+0x118>
 800b83c:	2d00      	cmp	r5, #0
 800b83e:	d04d      	beq.n	800b8dc <_printf_i+0x1b4>
 800b840:	4615      	mov	r5, r2
 800b842:	fbb6 f1f3 	udiv	r1, r6, r3
 800b846:	fb03 6711 	mls	r7, r3, r1, r6
 800b84a:	5dc7      	ldrb	r7, [r0, r7]
 800b84c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b850:	4637      	mov	r7, r6
 800b852:	42bb      	cmp	r3, r7
 800b854:	460e      	mov	r6, r1
 800b856:	d9f4      	bls.n	800b842 <_printf_i+0x11a>
 800b858:	2b08      	cmp	r3, #8
 800b85a:	d10b      	bne.n	800b874 <_printf_i+0x14c>
 800b85c:	6823      	ldr	r3, [r4, #0]
 800b85e:	07de      	lsls	r6, r3, #31
 800b860:	d508      	bpl.n	800b874 <_printf_i+0x14c>
 800b862:	6923      	ldr	r3, [r4, #16]
 800b864:	6861      	ldr	r1, [r4, #4]
 800b866:	4299      	cmp	r1, r3
 800b868:	bfde      	ittt	le
 800b86a:	2330      	movle	r3, #48	; 0x30
 800b86c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b870:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b874:	1b52      	subs	r2, r2, r5
 800b876:	6122      	str	r2, [r4, #16]
 800b878:	f8cd a000 	str.w	sl, [sp]
 800b87c:	464b      	mov	r3, r9
 800b87e:	aa03      	add	r2, sp, #12
 800b880:	4621      	mov	r1, r4
 800b882:	4640      	mov	r0, r8
 800b884:	f7ff fee2 	bl	800b64c <_printf_common>
 800b888:	3001      	adds	r0, #1
 800b88a:	d14c      	bne.n	800b926 <_printf_i+0x1fe>
 800b88c:	f04f 30ff 	mov.w	r0, #4294967295
 800b890:	b004      	add	sp, #16
 800b892:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b896:	4835      	ldr	r0, [pc, #212]	; (800b96c <_printf_i+0x244>)
 800b898:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b89c:	6829      	ldr	r1, [r5, #0]
 800b89e:	6823      	ldr	r3, [r4, #0]
 800b8a0:	f851 6b04 	ldr.w	r6, [r1], #4
 800b8a4:	6029      	str	r1, [r5, #0]
 800b8a6:	061d      	lsls	r5, r3, #24
 800b8a8:	d514      	bpl.n	800b8d4 <_printf_i+0x1ac>
 800b8aa:	07df      	lsls	r7, r3, #31
 800b8ac:	bf44      	itt	mi
 800b8ae:	f043 0320 	orrmi.w	r3, r3, #32
 800b8b2:	6023      	strmi	r3, [r4, #0]
 800b8b4:	b91e      	cbnz	r6, 800b8be <_printf_i+0x196>
 800b8b6:	6823      	ldr	r3, [r4, #0]
 800b8b8:	f023 0320 	bic.w	r3, r3, #32
 800b8bc:	6023      	str	r3, [r4, #0]
 800b8be:	2310      	movs	r3, #16
 800b8c0:	e7b0      	b.n	800b824 <_printf_i+0xfc>
 800b8c2:	6823      	ldr	r3, [r4, #0]
 800b8c4:	f043 0320 	orr.w	r3, r3, #32
 800b8c8:	6023      	str	r3, [r4, #0]
 800b8ca:	2378      	movs	r3, #120	; 0x78
 800b8cc:	4828      	ldr	r0, [pc, #160]	; (800b970 <_printf_i+0x248>)
 800b8ce:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b8d2:	e7e3      	b.n	800b89c <_printf_i+0x174>
 800b8d4:	0659      	lsls	r1, r3, #25
 800b8d6:	bf48      	it	mi
 800b8d8:	b2b6      	uxthmi	r6, r6
 800b8da:	e7e6      	b.n	800b8aa <_printf_i+0x182>
 800b8dc:	4615      	mov	r5, r2
 800b8de:	e7bb      	b.n	800b858 <_printf_i+0x130>
 800b8e0:	682b      	ldr	r3, [r5, #0]
 800b8e2:	6826      	ldr	r6, [r4, #0]
 800b8e4:	6961      	ldr	r1, [r4, #20]
 800b8e6:	1d18      	adds	r0, r3, #4
 800b8e8:	6028      	str	r0, [r5, #0]
 800b8ea:	0635      	lsls	r5, r6, #24
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	d501      	bpl.n	800b8f4 <_printf_i+0x1cc>
 800b8f0:	6019      	str	r1, [r3, #0]
 800b8f2:	e002      	b.n	800b8fa <_printf_i+0x1d2>
 800b8f4:	0670      	lsls	r0, r6, #25
 800b8f6:	d5fb      	bpl.n	800b8f0 <_printf_i+0x1c8>
 800b8f8:	8019      	strh	r1, [r3, #0]
 800b8fa:	2300      	movs	r3, #0
 800b8fc:	6123      	str	r3, [r4, #16]
 800b8fe:	4615      	mov	r5, r2
 800b900:	e7ba      	b.n	800b878 <_printf_i+0x150>
 800b902:	682b      	ldr	r3, [r5, #0]
 800b904:	1d1a      	adds	r2, r3, #4
 800b906:	602a      	str	r2, [r5, #0]
 800b908:	681d      	ldr	r5, [r3, #0]
 800b90a:	6862      	ldr	r2, [r4, #4]
 800b90c:	2100      	movs	r1, #0
 800b90e:	4628      	mov	r0, r5
 800b910:	f7f4 fc86 	bl	8000220 <memchr>
 800b914:	b108      	cbz	r0, 800b91a <_printf_i+0x1f2>
 800b916:	1b40      	subs	r0, r0, r5
 800b918:	6060      	str	r0, [r4, #4]
 800b91a:	6863      	ldr	r3, [r4, #4]
 800b91c:	6123      	str	r3, [r4, #16]
 800b91e:	2300      	movs	r3, #0
 800b920:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b924:	e7a8      	b.n	800b878 <_printf_i+0x150>
 800b926:	6923      	ldr	r3, [r4, #16]
 800b928:	462a      	mov	r2, r5
 800b92a:	4649      	mov	r1, r9
 800b92c:	4640      	mov	r0, r8
 800b92e:	47d0      	blx	sl
 800b930:	3001      	adds	r0, #1
 800b932:	d0ab      	beq.n	800b88c <_printf_i+0x164>
 800b934:	6823      	ldr	r3, [r4, #0]
 800b936:	079b      	lsls	r3, r3, #30
 800b938:	d413      	bmi.n	800b962 <_printf_i+0x23a>
 800b93a:	68e0      	ldr	r0, [r4, #12]
 800b93c:	9b03      	ldr	r3, [sp, #12]
 800b93e:	4298      	cmp	r0, r3
 800b940:	bfb8      	it	lt
 800b942:	4618      	movlt	r0, r3
 800b944:	e7a4      	b.n	800b890 <_printf_i+0x168>
 800b946:	2301      	movs	r3, #1
 800b948:	4632      	mov	r2, r6
 800b94a:	4649      	mov	r1, r9
 800b94c:	4640      	mov	r0, r8
 800b94e:	47d0      	blx	sl
 800b950:	3001      	adds	r0, #1
 800b952:	d09b      	beq.n	800b88c <_printf_i+0x164>
 800b954:	3501      	adds	r5, #1
 800b956:	68e3      	ldr	r3, [r4, #12]
 800b958:	9903      	ldr	r1, [sp, #12]
 800b95a:	1a5b      	subs	r3, r3, r1
 800b95c:	42ab      	cmp	r3, r5
 800b95e:	dcf2      	bgt.n	800b946 <_printf_i+0x21e>
 800b960:	e7eb      	b.n	800b93a <_printf_i+0x212>
 800b962:	2500      	movs	r5, #0
 800b964:	f104 0619 	add.w	r6, r4, #25
 800b968:	e7f5      	b.n	800b956 <_printf_i+0x22e>
 800b96a:	bf00      	nop
 800b96c:	0800db45 	.word	0x0800db45
 800b970:	0800db56 	.word	0x0800db56

0800b974 <memmove>:
 800b974:	4288      	cmp	r0, r1
 800b976:	b510      	push	{r4, lr}
 800b978:	eb01 0402 	add.w	r4, r1, r2
 800b97c:	d902      	bls.n	800b984 <memmove+0x10>
 800b97e:	4284      	cmp	r4, r0
 800b980:	4623      	mov	r3, r4
 800b982:	d807      	bhi.n	800b994 <memmove+0x20>
 800b984:	1e43      	subs	r3, r0, #1
 800b986:	42a1      	cmp	r1, r4
 800b988:	d008      	beq.n	800b99c <memmove+0x28>
 800b98a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b98e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b992:	e7f8      	b.n	800b986 <memmove+0x12>
 800b994:	4402      	add	r2, r0
 800b996:	4601      	mov	r1, r0
 800b998:	428a      	cmp	r2, r1
 800b99a:	d100      	bne.n	800b99e <memmove+0x2a>
 800b99c:	bd10      	pop	{r4, pc}
 800b99e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b9a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b9a6:	e7f7      	b.n	800b998 <memmove+0x24>

0800b9a8 <_realloc_r>:
 800b9a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9ac:	4680      	mov	r8, r0
 800b9ae:	4614      	mov	r4, r2
 800b9b0:	460e      	mov	r6, r1
 800b9b2:	b921      	cbnz	r1, 800b9be <_realloc_r+0x16>
 800b9b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b9b8:	4611      	mov	r1, r2
 800b9ba:	f7ff bb85 	b.w	800b0c8 <_malloc_r>
 800b9be:	b92a      	cbnz	r2, 800b9cc <_realloc_r+0x24>
 800b9c0:	f7ff fc9c 	bl	800b2fc <_free_r>
 800b9c4:	4625      	mov	r5, r4
 800b9c6:	4628      	mov	r0, r5
 800b9c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b9cc:	f000 f81b 	bl	800ba06 <_malloc_usable_size_r>
 800b9d0:	4284      	cmp	r4, r0
 800b9d2:	4607      	mov	r7, r0
 800b9d4:	d802      	bhi.n	800b9dc <_realloc_r+0x34>
 800b9d6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b9da:	d812      	bhi.n	800ba02 <_realloc_r+0x5a>
 800b9dc:	4621      	mov	r1, r4
 800b9de:	4640      	mov	r0, r8
 800b9e0:	f7ff fb72 	bl	800b0c8 <_malloc_r>
 800b9e4:	4605      	mov	r5, r0
 800b9e6:	2800      	cmp	r0, #0
 800b9e8:	d0ed      	beq.n	800b9c6 <_realloc_r+0x1e>
 800b9ea:	42bc      	cmp	r4, r7
 800b9ec:	4622      	mov	r2, r4
 800b9ee:	4631      	mov	r1, r6
 800b9f0:	bf28      	it	cs
 800b9f2:	463a      	movcs	r2, r7
 800b9f4:	f7ff fb32 	bl	800b05c <memcpy>
 800b9f8:	4631      	mov	r1, r6
 800b9fa:	4640      	mov	r0, r8
 800b9fc:	f7ff fc7e 	bl	800b2fc <_free_r>
 800ba00:	e7e1      	b.n	800b9c6 <_realloc_r+0x1e>
 800ba02:	4635      	mov	r5, r6
 800ba04:	e7df      	b.n	800b9c6 <_realloc_r+0x1e>

0800ba06 <_malloc_usable_size_r>:
 800ba06:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba0a:	1f18      	subs	r0, r3, #4
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	bfbc      	itt	lt
 800ba10:	580b      	ldrlt	r3, [r1, r0]
 800ba12:	18c0      	addlt	r0, r0, r3
 800ba14:	4770      	bx	lr
	...

0800ba18 <cos>:
 800ba18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ba1a:	ec53 2b10 	vmov	r2, r3, d0
 800ba1e:	4826      	ldr	r0, [pc, #152]	; (800bab8 <cos+0xa0>)
 800ba20:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800ba24:	4281      	cmp	r1, r0
 800ba26:	dc06      	bgt.n	800ba36 <cos+0x1e>
 800ba28:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800bab0 <cos+0x98>
 800ba2c:	b005      	add	sp, #20
 800ba2e:	f85d eb04 	ldr.w	lr, [sp], #4
 800ba32:	f001 b929 	b.w	800cc88 <__kernel_cos>
 800ba36:	4821      	ldr	r0, [pc, #132]	; (800babc <cos+0xa4>)
 800ba38:	4281      	cmp	r1, r0
 800ba3a:	dd09      	ble.n	800ba50 <cos+0x38>
 800ba3c:	ee10 0a10 	vmov	r0, s0
 800ba40:	4619      	mov	r1, r3
 800ba42:	f7f4 fc41 	bl	80002c8 <__aeabi_dsub>
 800ba46:	ec41 0b10 	vmov	d0, r0, r1
 800ba4a:	b005      	add	sp, #20
 800ba4c:	f85d fb04 	ldr.w	pc, [sp], #4
 800ba50:	4668      	mov	r0, sp
 800ba52:	f000 fe59 	bl	800c708 <__ieee754_rem_pio2>
 800ba56:	f000 0003 	and.w	r0, r0, #3
 800ba5a:	2801      	cmp	r0, #1
 800ba5c:	d00b      	beq.n	800ba76 <cos+0x5e>
 800ba5e:	2802      	cmp	r0, #2
 800ba60:	d016      	beq.n	800ba90 <cos+0x78>
 800ba62:	b9e0      	cbnz	r0, 800ba9e <cos+0x86>
 800ba64:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ba68:	ed9d 0b00 	vldr	d0, [sp]
 800ba6c:	f001 f90c 	bl	800cc88 <__kernel_cos>
 800ba70:	ec51 0b10 	vmov	r0, r1, d0
 800ba74:	e7e7      	b.n	800ba46 <cos+0x2e>
 800ba76:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ba7a:	ed9d 0b00 	vldr	d0, [sp]
 800ba7e:	f001 fd1b 	bl	800d4b8 <__kernel_sin>
 800ba82:	ec53 2b10 	vmov	r2, r3, d0
 800ba86:	ee10 0a10 	vmov	r0, s0
 800ba8a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800ba8e:	e7da      	b.n	800ba46 <cos+0x2e>
 800ba90:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ba94:	ed9d 0b00 	vldr	d0, [sp]
 800ba98:	f001 f8f6 	bl	800cc88 <__kernel_cos>
 800ba9c:	e7f1      	b.n	800ba82 <cos+0x6a>
 800ba9e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800baa2:	ed9d 0b00 	vldr	d0, [sp]
 800baa6:	2001      	movs	r0, #1
 800baa8:	f001 fd06 	bl	800d4b8 <__kernel_sin>
 800baac:	e7e0      	b.n	800ba70 <cos+0x58>
 800baae:	bf00      	nop
	...
 800bab8:	3fe921fb 	.word	0x3fe921fb
 800babc:	7fefffff 	.word	0x7fefffff

0800bac0 <sin>:
 800bac0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bac2:	ec53 2b10 	vmov	r2, r3, d0
 800bac6:	4828      	ldr	r0, [pc, #160]	; (800bb68 <sin+0xa8>)
 800bac8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800bacc:	4281      	cmp	r1, r0
 800bace:	dc07      	bgt.n	800bae0 <sin+0x20>
 800bad0:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800bb60 <sin+0xa0>
 800bad4:	2000      	movs	r0, #0
 800bad6:	b005      	add	sp, #20
 800bad8:	f85d eb04 	ldr.w	lr, [sp], #4
 800badc:	f001 bcec 	b.w	800d4b8 <__kernel_sin>
 800bae0:	4822      	ldr	r0, [pc, #136]	; (800bb6c <sin+0xac>)
 800bae2:	4281      	cmp	r1, r0
 800bae4:	dd09      	ble.n	800bafa <sin+0x3a>
 800bae6:	ee10 0a10 	vmov	r0, s0
 800baea:	4619      	mov	r1, r3
 800baec:	f7f4 fbec 	bl	80002c8 <__aeabi_dsub>
 800baf0:	ec41 0b10 	vmov	d0, r0, r1
 800baf4:	b005      	add	sp, #20
 800baf6:	f85d fb04 	ldr.w	pc, [sp], #4
 800bafa:	4668      	mov	r0, sp
 800bafc:	f000 fe04 	bl	800c708 <__ieee754_rem_pio2>
 800bb00:	f000 0003 	and.w	r0, r0, #3
 800bb04:	2801      	cmp	r0, #1
 800bb06:	d00c      	beq.n	800bb22 <sin+0x62>
 800bb08:	2802      	cmp	r0, #2
 800bb0a:	d011      	beq.n	800bb30 <sin+0x70>
 800bb0c:	b9f0      	cbnz	r0, 800bb4c <sin+0x8c>
 800bb0e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800bb12:	ed9d 0b00 	vldr	d0, [sp]
 800bb16:	2001      	movs	r0, #1
 800bb18:	f001 fcce 	bl	800d4b8 <__kernel_sin>
 800bb1c:	ec51 0b10 	vmov	r0, r1, d0
 800bb20:	e7e6      	b.n	800baf0 <sin+0x30>
 800bb22:	ed9d 1b02 	vldr	d1, [sp, #8]
 800bb26:	ed9d 0b00 	vldr	d0, [sp]
 800bb2a:	f001 f8ad 	bl	800cc88 <__kernel_cos>
 800bb2e:	e7f5      	b.n	800bb1c <sin+0x5c>
 800bb30:	ed9d 1b02 	vldr	d1, [sp, #8]
 800bb34:	ed9d 0b00 	vldr	d0, [sp]
 800bb38:	2001      	movs	r0, #1
 800bb3a:	f001 fcbd 	bl	800d4b8 <__kernel_sin>
 800bb3e:	ec53 2b10 	vmov	r2, r3, d0
 800bb42:	ee10 0a10 	vmov	r0, s0
 800bb46:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800bb4a:	e7d1      	b.n	800baf0 <sin+0x30>
 800bb4c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800bb50:	ed9d 0b00 	vldr	d0, [sp]
 800bb54:	f001 f898 	bl	800cc88 <__kernel_cos>
 800bb58:	e7f1      	b.n	800bb3e <sin+0x7e>
 800bb5a:	bf00      	nop
 800bb5c:	f3af 8000 	nop.w
	...
 800bb68:	3fe921fb 	.word	0x3fe921fb
 800bb6c:	7fefffff 	.word	0x7fefffff

0800bb70 <pow>:
 800bb70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb72:	ed2d 8b02 	vpush	{d8}
 800bb76:	eeb0 8a40 	vmov.f32	s16, s0
 800bb7a:	eef0 8a60 	vmov.f32	s17, s1
 800bb7e:	ec55 4b11 	vmov	r4, r5, d1
 800bb82:	f000 f891 	bl	800bca8 <__ieee754_pow>
 800bb86:	4622      	mov	r2, r4
 800bb88:	462b      	mov	r3, r5
 800bb8a:	4620      	mov	r0, r4
 800bb8c:	4629      	mov	r1, r5
 800bb8e:	ec57 6b10 	vmov	r6, r7, d0
 800bb92:	f7f4 ffeb 	bl	8000b6c <__aeabi_dcmpun>
 800bb96:	2800      	cmp	r0, #0
 800bb98:	d13b      	bne.n	800bc12 <pow+0xa2>
 800bb9a:	ec51 0b18 	vmov	r0, r1, d8
 800bb9e:	2200      	movs	r2, #0
 800bba0:	2300      	movs	r3, #0
 800bba2:	f7f4 ffb1 	bl	8000b08 <__aeabi_dcmpeq>
 800bba6:	b1b8      	cbz	r0, 800bbd8 <pow+0x68>
 800bba8:	2200      	movs	r2, #0
 800bbaa:	2300      	movs	r3, #0
 800bbac:	4620      	mov	r0, r4
 800bbae:	4629      	mov	r1, r5
 800bbb0:	f7f4 ffaa 	bl	8000b08 <__aeabi_dcmpeq>
 800bbb4:	2800      	cmp	r0, #0
 800bbb6:	d146      	bne.n	800bc46 <pow+0xd6>
 800bbb8:	ec45 4b10 	vmov	d0, r4, r5
 800bbbc:	f001 fd73 	bl	800d6a6 <finite>
 800bbc0:	b338      	cbz	r0, 800bc12 <pow+0xa2>
 800bbc2:	2200      	movs	r2, #0
 800bbc4:	2300      	movs	r3, #0
 800bbc6:	4620      	mov	r0, r4
 800bbc8:	4629      	mov	r1, r5
 800bbca:	f7f4 ffa7 	bl	8000b1c <__aeabi_dcmplt>
 800bbce:	b300      	cbz	r0, 800bc12 <pow+0xa2>
 800bbd0:	f7ff fa18 	bl	800b004 <__errno>
 800bbd4:	2322      	movs	r3, #34	; 0x22
 800bbd6:	e01b      	b.n	800bc10 <pow+0xa0>
 800bbd8:	ec47 6b10 	vmov	d0, r6, r7
 800bbdc:	f001 fd63 	bl	800d6a6 <finite>
 800bbe0:	b9e0      	cbnz	r0, 800bc1c <pow+0xac>
 800bbe2:	eeb0 0a48 	vmov.f32	s0, s16
 800bbe6:	eef0 0a68 	vmov.f32	s1, s17
 800bbea:	f001 fd5c 	bl	800d6a6 <finite>
 800bbee:	b1a8      	cbz	r0, 800bc1c <pow+0xac>
 800bbf0:	ec45 4b10 	vmov	d0, r4, r5
 800bbf4:	f001 fd57 	bl	800d6a6 <finite>
 800bbf8:	b180      	cbz	r0, 800bc1c <pow+0xac>
 800bbfa:	4632      	mov	r2, r6
 800bbfc:	463b      	mov	r3, r7
 800bbfe:	4630      	mov	r0, r6
 800bc00:	4639      	mov	r1, r7
 800bc02:	f7f4 ffb3 	bl	8000b6c <__aeabi_dcmpun>
 800bc06:	2800      	cmp	r0, #0
 800bc08:	d0e2      	beq.n	800bbd0 <pow+0x60>
 800bc0a:	f7ff f9fb 	bl	800b004 <__errno>
 800bc0e:	2321      	movs	r3, #33	; 0x21
 800bc10:	6003      	str	r3, [r0, #0]
 800bc12:	ecbd 8b02 	vpop	{d8}
 800bc16:	ec47 6b10 	vmov	d0, r6, r7
 800bc1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc1c:	2200      	movs	r2, #0
 800bc1e:	2300      	movs	r3, #0
 800bc20:	4630      	mov	r0, r6
 800bc22:	4639      	mov	r1, r7
 800bc24:	f7f4 ff70 	bl	8000b08 <__aeabi_dcmpeq>
 800bc28:	2800      	cmp	r0, #0
 800bc2a:	d0f2      	beq.n	800bc12 <pow+0xa2>
 800bc2c:	eeb0 0a48 	vmov.f32	s0, s16
 800bc30:	eef0 0a68 	vmov.f32	s1, s17
 800bc34:	f001 fd37 	bl	800d6a6 <finite>
 800bc38:	2800      	cmp	r0, #0
 800bc3a:	d0ea      	beq.n	800bc12 <pow+0xa2>
 800bc3c:	ec45 4b10 	vmov	d0, r4, r5
 800bc40:	f001 fd31 	bl	800d6a6 <finite>
 800bc44:	e7c3      	b.n	800bbce <pow+0x5e>
 800bc46:	4f01      	ldr	r7, [pc, #4]	; (800bc4c <pow+0xdc>)
 800bc48:	2600      	movs	r6, #0
 800bc4a:	e7e2      	b.n	800bc12 <pow+0xa2>
 800bc4c:	3ff00000 	.word	0x3ff00000

0800bc50 <sqrt>:
 800bc50:	b538      	push	{r3, r4, r5, lr}
 800bc52:	ed2d 8b02 	vpush	{d8}
 800bc56:	ec55 4b10 	vmov	r4, r5, d0
 800bc5a:	f000 ff61 	bl	800cb20 <__ieee754_sqrt>
 800bc5e:	4622      	mov	r2, r4
 800bc60:	462b      	mov	r3, r5
 800bc62:	4620      	mov	r0, r4
 800bc64:	4629      	mov	r1, r5
 800bc66:	eeb0 8a40 	vmov.f32	s16, s0
 800bc6a:	eef0 8a60 	vmov.f32	s17, s1
 800bc6e:	f7f4 ff7d 	bl	8000b6c <__aeabi_dcmpun>
 800bc72:	b990      	cbnz	r0, 800bc9a <sqrt+0x4a>
 800bc74:	2200      	movs	r2, #0
 800bc76:	2300      	movs	r3, #0
 800bc78:	4620      	mov	r0, r4
 800bc7a:	4629      	mov	r1, r5
 800bc7c:	f7f4 ff4e 	bl	8000b1c <__aeabi_dcmplt>
 800bc80:	b158      	cbz	r0, 800bc9a <sqrt+0x4a>
 800bc82:	f7ff f9bf 	bl	800b004 <__errno>
 800bc86:	2321      	movs	r3, #33	; 0x21
 800bc88:	6003      	str	r3, [r0, #0]
 800bc8a:	2200      	movs	r2, #0
 800bc8c:	2300      	movs	r3, #0
 800bc8e:	4610      	mov	r0, r2
 800bc90:	4619      	mov	r1, r3
 800bc92:	f7f4 fdfb 	bl	800088c <__aeabi_ddiv>
 800bc96:	ec41 0b18 	vmov	d8, r0, r1
 800bc9a:	eeb0 0a48 	vmov.f32	s0, s16
 800bc9e:	eef0 0a68 	vmov.f32	s1, s17
 800bca2:	ecbd 8b02 	vpop	{d8}
 800bca6:	bd38      	pop	{r3, r4, r5, pc}

0800bca8 <__ieee754_pow>:
 800bca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcac:	ed2d 8b06 	vpush	{d8-d10}
 800bcb0:	b089      	sub	sp, #36	; 0x24
 800bcb2:	ed8d 1b00 	vstr	d1, [sp]
 800bcb6:	e9dd 2900 	ldrd	r2, r9, [sp]
 800bcba:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800bcbe:	ea58 0102 	orrs.w	r1, r8, r2
 800bcc2:	ec57 6b10 	vmov	r6, r7, d0
 800bcc6:	d115      	bne.n	800bcf4 <__ieee754_pow+0x4c>
 800bcc8:	19b3      	adds	r3, r6, r6
 800bcca:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800bcce:	4152      	adcs	r2, r2
 800bcd0:	4299      	cmp	r1, r3
 800bcd2:	4b89      	ldr	r3, [pc, #548]	; (800bef8 <__ieee754_pow+0x250>)
 800bcd4:	4193      	sbcs	r3, r2
 800bcd6:	f080 84d2 	bcs.w	800c67e <__ieee754_pow+0x9d6>
 800bcda:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bcde:	4630      	mov	r0, r6
 800bce0:	4639      	mov	r1, r7
 800bce2:	f7f4 faf3 	bl	80002cc <__adddf3>
 800bce6:	ec41 0b10 	vmov	d0, r0, r1
 800bcea:	b009      	add	sp, #36	; 0x24
 800bcec:	ecbd 8b06 	vpop	{d8-d10}
 800bcf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcf4:	4b81      	ldr	r3, [pc, #516]	; (800befc <__ieee754_pow+0x254>)
 800bcf6:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800bcfa:	429c      	cmp	r4, r3
 800bcfc:	ee10 aa10 	vmov	sl, s0
 800bd00:	463d      	mov	r5, r7
 800bd02:	dc06      	bgt.n	800bd12 <__ieee754_pow+0x6a>
 800bd04:	d101      	bne.n	800bd0a <__ieee754_pow+0x62>
 800bd06:	2e00      	cmp	r6, #0
 800bd08:	d1e7      	bne.n	800bcda <__ieee754_pow+0x32>
 800bd0a:	4598      	cmp	r8, r3
 800bd0c:	dc01      	bgt.n	800bd12 <__ieee754_pow+0x6a>
 800bd0e:	d10f      	bne.n	800bd30 <__ieee754_pow+0x88>
 800bd10:	b172      	cbz	r2, 800bd30 <__ieee754_pow+0x88>
 800bd12:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800bd16:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800bd1a:	ea55 050a 	orrs.w	r5, r5, sl
 800bd1e:	d1dc      	bne.n	800bcda <__ieee754_pow+0x32>
 800bd20:	e9dd 3200 	ldrd	r3, r2, [sp]
 800bd24:	18db      	adds	r3, r3, r3
 800bd26:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800bd2a:	4152      	adcs	r2, r2
 800bd2c:	429d      	cmp	r5, r3
 800bd2e:	e7d0      	b.n	800bcd2 <__ieee754_pow+0x2a>
 800bd30:	2d00      	cmp	r5, #0
 800bd32:	da3b      	bge.n	800bdac <__ieee754_pow+0x104>
 800bd34:	4b72      	ldr	r3, [pc, #456]	; (800bf00 <__ieee754_pow+0x258>)
 800bd36:	4598      	cmp	r8, r3
 800bd38:	dc51      	bgt.n	800bdde <__ieee754_pow+0x136>
 800bd3a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800bd3e:	4598      	cmp	r8, r3
 800bd40:	f340 84ac 	ble.w	800c69c <__ieee754_pow+0x9f4>
 800bd44:	ea4f 5328 	mov.w	r3, r8, asr #20
 800bd48:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800bd4c:	2b14      	cmp	r3, #20
 800bd4e:	dd0f      	ble.n	800bd70 <__ieee754_pow+0xc8>
 800bd50:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800bd54:	fa22 f103 	lsr.w	r1, r2, r3
 800bd58:	fa01 f303 	lsl.w	r3, r1, r3
 800bd5c:	4293      	cmp	r3, r2
 800bd5e:	f040 849d 	bne.w	800c69c <__ieee754_pow+0x9f4>
 800bd62:	f001 0101 	and.w	r1, r1, #1
 800bd66:	f1c1 0302 	rsb	r3, r1, #2
 800bd6a:	9304      	str	r3, [sp, #16]
 800bd6c:	b182      	cbz	r2, 800bd90 <__ieee754_pow+0xe8>
 800bd6e:	e05f      	b.n	800be30 <__ieee754_pow+0x188>
 800bd70:	2a00      	cmp	r2, #0
 800bd72:	d15b      	bne.n	800be2c <__ieee754_pow+0x184>
 800bd74:	f1c3 0314 	rsb	r3, r3, #20
 800bd78:	fa48 f103 	asr.w	r1, r8, r3
 800bd7c:	fa01 f303 	lsl.w	r3, r1, r3
 800bd80:	4543      	cmp	r3, r8
 800bd82:	f040 8488 	bne.w	800c696 <__ieee754_pow+0x9ee>
 800bd86:	f001 0101 	and.w	r1, r1, #1
 800bd8a:	f1c1 0302 	rsb	r3, r1, #2
 800bd8e:	9304      	str	r3, [sp, #16]
 800bd90:	4b5c      	ldr	r3, [pc, #368]	; (800bf04 <__ieee754_pow+0x25c>)
 800bd92:	4598      	cmp	r8, r3
 800bd94:	d132      	bne.n	800bdfc <__ieee754_pow+0x154>
 800bd96:	f1b9 0f00 	cmp.w	r9, #0
 800bd9a:	f280 8478 	bge.w	800c68e <__ieee754_pow+0x9e6>
 800bd9e:	4959      	ldr	r1, [pc, #356]	; (800bf04 <__ieee754_pow+0x25c>)
 800bda0:	4632      	mov	r2, r6
 800bda2:	463b      	mov	r3, r7
 800bda4:	2000      	movs	r0, #0
 800bda6:	f7f4 fd71 	bl	800088c <__aeabi_ddiv>
 800bdaa:	e79c      	b.n	800bce6 <__ieee754_pow+0x3e>
 800bdac:	2300      	movs	r3, #0
 800bdae:	9304      	str	r3, [sp, #16]
 800bdb0:	2a00      	cmp	r2, #0
 800bdb2:	d13d      	bne.n	800be30 <__ieee754_pow+0x188>
 800bdb4:	4b51      	ldr	r3, [pc, #324]	; (800befc <__ieee754_pow+0x254>)
 800bdb6:	4598      	cmp	r8, r3
 800bdb8:	d1ea      	bne.n	800bd90 <__ieee754_pow+0xe8>
 800bdba:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800bdbe:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800bdc2:	ea53 030a 	orrs.w	r3, r3, sl
 800bdc6:	f000 845a 	beq.w	800c67e <__ieee754_pow+0x9d6>
 800bdca:	4b4f      	ldr	r3, [pc, #316]	; (800bf08 <__ieee754_pow+0x260>)
 800bdcc:	429c      	cmp	r4, r3
 800bdce:	dd08      	ble.n	800bde2 <__ieee754_pow+0x13a>
 800bdd0:	f1b9 0f00 	cmp.w	r9, #0
 800bdd4:	f2c0 8457 	blt.w	800c686 <__ieee754_pow+0x9de>
 800bdd8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bddc:	e783      	b.n	800bce6 <__ieee754_pow+0x3e>
 800bdde:	2302      	movs	r3, #2
 800bde0:	e7e5      	b.n	800bdae <__ieee754_pow+0x106>
 800bde2:	f1b9 0f00 	cmp.w	r9, #0
 800bde6:	f04f 0000 	mov.w	r0, #0
 800bdea:	f04f 0100 	mov.w	r1, #0
 800bdee:	f6bf af7a 	bge.w	800bce6 <__ieee754_pow+0x3e>
 800bdf2:	e9dd 0300 	ldrd	r0, r3, [sp]
 800bdf6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800bdfa:	e774      	b.n	800bce6 <__ieee754_pow+0x3e>
 800bdfc:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800be00:	d106      	bne.n	800be10 <__ieee754_pow+0x168>
 800be02:	4632      	mov	r2, r6
 800be04:	463b      	mov	r3, r7
 800be06:	4630      	mov	r0, r6
 800be08:	4639      	mov	r1, r7
 800be0a:	f7f4 fc15 	bl	8000638 <__aeabi_dmul>
 800be0e:	e76a      	b.n	800bce6 <__ieee754_pow+0x3e>
 800be10:	4b3e      	ldr	r3, [pc, #248]	; (800bf0c <__ieee754_pow+0x264>)
 800be12:	4599      	cmp	r9, r3
 800be14:	d10c      	bne.n	800be30 <__ieee754_pow+0x188>
 800be16:	2d00      	cmp	r5, #0
 800be18:	db0a      	blt.n	800be30 <__ieee754_pow+0x188>
 800be1a:	ec47 6b10 	vmov	d0, r6, r7
 800be1e:	b009      	add	sp, #36	; 0x24
 800be20:	ecbd 8b06 	vpop	{d8-d10}
 800be24:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be28:	f000 be7a 	b.w	800cb20 <__ieee754_sqrt>
 800be2c:	2300      	movs	r3, #0
 800be2e:	9304      	str	r3, [sp, #16]
 800be30:	ec47 6b10 	vmov	d0, r6, r7
 800be34:	f001 fc2e 	bl	800d694 <fabs>
 800be38:	ec51 0b10 	vmov	r0, r1, d0
 800be3c:	f1ba 0f00 	cmp.w	sl, #0
 800be40:	d129      	bne.n	800be96 <__ieee754_pow+0x1ee>
 800be42:	b124      	cbz	r4, 800be4e <__ieee754_pow+0x1a6>
 800be44:	4b2f      	ldr	r3, [pc, #188]	; (800bf04 <__ieee754_pow+0x25c>)
 800be46:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800be4a:	429a      	cmp	r2, r3
 800be4c:	d123      	bne.n	800be96 <__ieee754_pow+0x1ee>
 800be4e:	f1b9 0f00 	cmp.w	r9, #0
 800be52:	da05      	bge.n	800be60 <__ieee754_pow+0x1b8>
 800be54:	4602      	mov	r2, r0
 800be56:	460b      	mov	r3, r1
 800be58:	2000      	movs	r0, #0
 800be5a:	492a      	ldr	r1, [pc, #168]	; (800bf04 <__ieee754_pow+0x25c>)
 800be5c:	f7f4 fd16 	bl	800088c <__aeabi_ddiv>
 800be60:	2d00      	cmp	r5, #0
 800be62:	f6bf af40 	bge.w	800bce6 <__ieee754_pow+0x3e>
 800be66:	9b04      	ldr	r3, [sp, #16]
 800be68:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800be6c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800be70:	4323      	orrs	r3, r4
 800be72:	d108      	bne.n	800be86 <__ieee754_pow+0x1de>
 800be74:	4602      	mov	r2, r0
 800be76:	460b      	mov	r3, r1
 800be78:	4610      	mov	r0, r2
 800be7a:	4619      	mov	r1, r3
 800be7c:	f7f4 fa24 	bl	80002c8 <__aeabi_dsub>
 800be80:	4602      	mov	r2, r0
 800be82:	460b      	mov	r3, r1
 800be84:	e78f      	b.n	800bda6 <__ieee754_pow+0xfe>
 800be86:	9b04      	ldr	r3, [sp, #16]
 800be88:	2b01      	cmp	r3, #1
 800be8a:	f47f af2c 	bne.w	800bce6 <__ieee754_pow+0x3e>
 800be8e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800be92:	4619      	mov	r1, r3
 800be94:	e727      	b.n	800bce6 <__ieee754_pow+0x3e>
 800be96:	0feb      	lsrs	r3, r5, #31
 800be98:	3b01      	subs	r3, #1
 800be9a:	9306      	str	r3, [sp, #24]
 800be9c:	9a06      	ldr	r2, [sp, #24]
 800be9e:	9b04      	ldr	r3, [sp, #16]
 800bea0:	4313      	orrs	r3, r2
 800bea2:	d102      	bne.n	800beaa <__ieee754_pow+0x202>
 800bea4:	4632      	mov	r2, r6
 800bea6:	463b      	mov	r3, r7
 800bea8:	e7e6      	b.n	800be78 <__ieee754_pow+0x1d0>
 800beaa:	4b19      	ldr	r3, [pc, #100]	; (800bf10 <__ieee754_pow+0x268>)
 800beac:	4598      	cmp	r8, r3
 800beae:	f340 80fb 	ble.w	800c0a8 <__ieee754_pow+0x400>
 800beb2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800beb6:	4598      	cmp	r8, r3
 800beb8:	4b13      	ldr	r3, [pc, #76]	; (800bf08 <__ieee754_pow+0x260>)
 800beba:	dd0c      	ble.n	800bed6 <__ieee754_pow+0x22e>
 800bebc:	429c      	cmp	r4, r3
 800bebe:	dc0f      	bgt.n	800bee0 <__ieee754_pow+0x238>
 800bec0:	f1b9 0f00 	cmp.w	r9, #0
 800bec4:	da0f      	bge.n	800bee6 <__ieee754_pow+0x23e>
 800bec6:	2000      	movs	r0, #0
 800bec8:	b009      	add	sp, #36	; 0x24
 800beca:	ecbd 8b06 	vpop	{d8-d10}
 800bece:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bed2:	f001 bbd6 	b.w	800d682 <__math_oflow>
 800bed6:	429c      	cmp	r4, r3
 800bed8:	dbf2      	blt.n	800bec0 <__ieee754_pow+0x218>
 800beda:	4b0a      	ldr	r3, [pc, #40]	; (800bf04 <__ieee754_pow+0x25c>)
 800bedc:	429c      	cmp	r4, r3
 800bede:	dd19      	ble.n	800bf14 <__ieee754_pow+0x26c>
 800bee0:	f1b9 0f00 	cmp.w	r9, #0
 800bee4:	dcef      	bgt.n	800bec6 <__ieee754_pow+0x21e>
 800bee6:	2000      	movs	r0, #0
 800bee8:	b009      	add	sp, #36	; 0x24
 800beea:	ecbd 8b06 	vpop	{d8-d10}
 800beee:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bef2:	f001 bbbd 	b.w	800d670 <__math_uflow>
 800bef6:	bf00      	nop
 800bef8:	fff00000 	.word	0xfff00000
 800befc:	7ff00000 	.word	0x7ff00000
 800bf00:	433fffff 	.word	0x433fffff
 800bf04:	3ff00000 	.word	0x3ff00000
 800bf08:	3fefffff 	.word	0x3fefffff
 800bf0c:	3fe00000 	.word	0x3fe00000
 800bf10:	41e00000 	.word	0x41e00000
 800bf14:	4b60      	ldr	r3, [pc, #384]	; (800c098 <__ieee754_pow+0x3f0>)
 800bf16:	2200      	movs	r2, #0
 800bf18:	f7f4 f9d6 	bl	80002c8 <__aeabi_dsub>
 800bf1c:	a354      	add	r3, pc, #336	; (adr r3, 800c070 <__ieee754_pow+0x3c8>)
 800bf1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf22:	4604      	mov	r4, r0
 800bf24:	460d      	mov	r5, r1
 800bf26:	f7f4 fb87 	bl	8000638 <__aeabi_dmul>
 800bf2a:	a353      	add	r3, pc, #332	; (adr r3, 800c078 <__ieee754_pow+0x3d0>)
 800bf2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf30:	4606      	mov	r6, r0
 800bf32:	460f      	mov	r7, r1
 800bf34:	4620      	mov	r0, r4
 800bf36:	4629      	mov	r1, r5
 800bf38:	f7f4 fb7e 	bl	8000638 <__aeabi_dmul>
 800bf3c:	4b57      	ldr	r3, [pc, #348]	; (800c09c <__ieee754_pow+0x3f4>)
 800bf3e:	4682      	mov	sl, r0
 800bf40:	468b      	mov	fp, r1
 800bf42:	2200      	movs	r2, #0
 800bf44:	4620      	mov	r0, r4
 800bf46:	4629      	mov	r1, r5
 800bf48:	f7f4 fb76 	bl	8000638 <__aeabi_dmul>
 800bf4c:	4602      	mov	r2, r0
 800bf4e:	460b      	mov	r3, r1
 800bf50:	a14b      	add	r1, pc, #300	; (adr r1, 800c080 <__ieee754_pow+0x3d8>)
 800bf52:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bf56:	f7f4 f9b7 	bl	80002c8 <__aeabi_dsub>
 800bf5a:	4622      	mov	r2, r4
 800bf5c:	462b      	mov	r3, r5
 800bf5e:	f7f4 fb6b 	bl	8000638 <__aeabi_dmul>
 800bf62:	4602      	mov	r2, r0
 800bf64:	460b      	mov	r3, r1
 800bf66:	2000      	movs	r0, #0
 800bf68:	494d      	ldr	r1, [pc, #308]	; (800c0a0 <__ieee754_pow+0x3f8>)
 800bf6a:	f7f4 f9ad 	bl	80002c8 <__aeabi_dsub>
 800bf6e:	4622      	mov	r2, r4
 800bf70:	4680      	mov	r8, r0
 800bf72:	4689      	mov	r9, r1
 800bf74:	462b      	mov	r3, r5
 800bf76:	4620      	mov	r0, r4
 800bf78:	4629      	mov	r1, r5
 800bf7a:	f7f4 fb5d 	bl	8000638 <__aeabi_dmul>
 800bf7e:	4602      	mov	r2, r0
 800bf80:	460b      	mov	r3, r1
 800bf82:	4640      	mov	r0, r8
 800bf84:	4649      	mov	r1, r9
 800bf86:	f7f4 fb57 	bl	8000638 <__aeabi_dmul>
 800bf8a:	a33f      	add	r3, pc, #252	; (adr r3, 800c088 <__ieee754_pow+0x3e0>)
 800bf8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf90:	f7f4 fb52 	bl	8000638 <__aeabi_dmul>
 800bf94:	4602      	mov	r2, r0
 800bf96:	460b      	mov	r3, r1
 800bf98:	4650      	mov	r0, sl
 800bf9a:	4659      	mov	r1, fp
 800bf9c:	f7f4 f994 	bl	80002c8 <__aeabi_dsub>
 800bfa0:	4602      	mov	r2, r0
 800bfa2:	460b      	mov	r3, r1
 800bfa4:	4680      	mov	r8, r0
 800bfa6:	4689      	mov	r9, r1
 800bfa8:	4630      	mov	r0, r6
 800bfaa:	4639      	mov	r1, r7
 800bfac:	f7f4 f98e 	bl	80002cc <__adddf3>
 800bfb0:	2000      	movs	r0, #0
 800bfb2:	4632      	mov	r2, r6
 800bfb4:	463b      	mov	r3, r7
 800bfb6:	4604      	mov	r4, r0
 800bfb8:	460d      	mov	r5, r1
 800bfba:	f7f4 f985 	bl	80002c8 <__aeabi_dsub>
 800bfbe:	4602      	mov	r2, r0
 800bfc0:	460b      	mov	r3, r1
 800bfc2:	4640      	mov	r0, r8
 800bfc4:	4649      	mov	r1, r9
 800bfc6:	f7f4 f97f 	bl	80002c8 <__aeabi_dsub>
 800bfca:	9b04      	ldr	r3, [sp, #16]
 800bfcc:	9a06      	ldr	r2, [sp, #24]
 800bfce:	3b01      	subs	r3, #1
 800bfd0:	4313      	orrs	r3, r2
 800bfd2:	4682      	mov	sl, r0
 800bfd4:	468b      	mov	fp, r1
 800bfd6:	f040 81e7 	bne.w	800c3a8 <__ieee754_pow+0x700>
 800bfda:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800c090 <__ieee754_pow+0x3e8>
 800bfde:	eeb0 8a47 	vmov.f32	s16, s14
 800bfe2:	eef0 8a67 	vmov.f32	s17, s15
 800bfe6:	e9dd 6700 	ldrd	r6, r7, [sp]
 800bfea:	2600      	movs	r6, #0
 800bfec:	4632      	mov	r2, r6
 800bfee:	463b      	mov	r3, r7
 800bff0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bff4:	f7f4 f968 	bl	80002c8 <__aeabi_dsub>
 800bff8:	4622      	mov	r2, r4
 800bffa:	462b      	mov	r3, r5
 800bffc:	f7f4 fb1c 	bl	8000638 <__aeabi_dmul>
 800c000:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c004:	4680      	mov	r8, r0
 800c006:	4689      	mov	r9, r1
 800c008:	4650      	mov	r0, sl
 800c00a:	4659      	mov	r1, fp
 800c00c:	f7f4 fb14 	bl	8000638 <__aeabi_dmul>
 800c010:	4602      	mov	r2, r0
 800c012:	460b      	mov	r3, r1
 800c014:	4640      	mov	r0, r8
 800c016:	4649      	mov	r1, r9
 800c018:	f7f4 f958 	bl	80002cc <__adddf3>
 800c01c:	4632      	mov	r2, r6
 800c01e:	463b      	mov	r3, r7
 800c020:	4680      	mov	r8, r0
 800c022:	4689      	mov	r9, r1
 800c024:	4620      	mov	r0, r4
 800c026:	4629      	mov	r1, r5
 800c028:	f7f4 fb06 	bl	8000638 <__aeabi_dmul>
 800c02c:	460b      	mov	r3, r1
 800c02e:	4604      	mov	r4, r0
 800c030:	460d      	mov	r5, r1
 800c032:	4602      	mov	r2, r0
 800c034:	4649      	mov	r1, r9
 800c036:	4640      	mov	r0, r8
 800c038:	f7f4 f948 	bl	80002cc <__adddf3>
 800c03c:	4b19      	ldr	r3, [pc, #100]	; (800c0a4 <__ieee754_pow+0x3fc>)
 800c03e:	4299      	cmp	r1, r3
 800c040:	ec45 4b19 	vmov	d9, r4, r5
 800c044:	4606      	mov	r6, r0
 800c046:	460f      	mov	r7, r1
 800c048:	468b      	mov	fp, r1
 800c04a:	f340 82f1 	ble.w	800c630 <__ieee754_pow+0x988>
 800c04e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800c052:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800c056:	4303      	orrs	r3, r0
 800c058:	f000 81e4 	beq.w	800c424 <__ieee754_pow+0x77c>
 800c05c:	ec51 0b18 	vmov	r0, r1, d8
 800c060:	2200      	movs	r2, #0
 800c062:	2300      	movs	r3, #0
 800c064:	f7f4 fd5a 	bl	8000b1c <__aeabi_dcmplt>
 800c068:	3800      	subs	r0, #0
 800c06a:	bf18      	it	ne
 800c06c:	2001      	movne	r0, #1
 800c06e:	e72b      	b.n	800bec8 <__ieee754_pow+0x220>
 800c070:	60000000 	.word	0x60000000
 800c074:	3ff71547 	.word	0x3ff71547
 800c078:	f85ddf44 	.word	0xf85ddf44
 800c07c:	3e54ae0b 	.word	0x3e54ae0b
 800c080:	55555555 	.word	0x55555555
 800c084:	3fd55555 	.word	0x3fd55555
 800c088:	652b82fe 	.word	0x652b82fe
 800c08c:	3ff71547 	.word	0x3ff71547
 800c090:	00000000 	.word	0x00000000
 800c094:	bff00000 	.word	0xbff00000
 800c098:	3ff00000 	.word	0x3ff00000
 800c09c:	3fd00000 	.word	0x3fd00000
 800c0a0:	3fe00000 	.word	0x3fe00000
 800c0a4:	408fffff 	.word	0x408fffff
 800c0a8:	4bd5      	ldr	r3, [pc, #852]	; (800c400 <__ieee754_pow+0x758>)
 800c0aa:	402b      	ands	r3, r5
 800c0ac:	2200      	movs	r2, #0
 800c0ae:	b92b      	cbnz	r3, 800c0bc <__ieee754_pow+0x414>
 800c0b0:	4bd4      	ldr	r3, [pc, #848]	; (800c404 <__ieee754_pow+0x75c>)
 800c0b2:	f7f4 fac1 	bl	8000638 <__aeabi_dmul>
 800c0b6:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800c0ba:	460c      	mov	r4, r1
 800c0bc:	1523      	asrs	r3, r4, #20
 800c0be:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c0c2:	4413      	add	r3, r2
 800c0c4:	9305      	str	r3, [sp, #20]
 800c0c6:	4bd0      	ldr	r3, [pc, #832]	; (800c408 <__ieee754_pow+0x760>)
 800c0c8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800c0cc:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800c0d0:	429c      	cmp	r4, r3
 800c0d2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800c0d6:	dd08      	ble.n	800c0ea <__ieee754_pow+0x442>
 800c0d8:	4bcc      	ldr	r3, [pc, #816]	; (800c40c <__ieee754_pow+0x764>)
 800c0da:	429c      	cmp	r4, r3
 800c0dc:	f340 8162 	ble.w	800c3a4 <__ieee754_pow+0x6fc>
 800c0e0:	9b05      	ldr	r3, [sp, #20]
 800c0e2:	3301      	adds	r3, #1
 800c0e4:	9305      	str	r3, [sp, #20]
 800c0e6:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800c0ea:	2400      	movs	r4, #0
 800c0ec:	00e3      	lsls	r3, r4, #3
 800c0ee:	9307      	str	r3, [sp, #28]
 800c0f0:	4bc7      	ldr	r3, [pc, #796]	; (800c410 <__ieee754_pow+0x768>)
 800c0f2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c0f6:	ed93 7b00 	vldr	d7, [r3]
 800c0fa:	4629      	mov	r1, r5
 800c0fc:	ec53 2b17 	vmov	r2, r3, d7
 800c100:	eeb0 9a47 	vmov.f32	s18, s14
 800c104:	eef0 9a67 	vmov.f32	s19, s15
 800c108:	4682      	mov	sl, r0
 800c10a:	f7f4 f8dd 	bl	80002c8 <__aeabi_dsub>
 800c10e:	4652      	mov	r2, sl
 800c110:	4606      	mov	r6, r0
 800c112:	460f      	mov	r7, r1
 800c114:	462b      	mov	r3, r5
 800c116:	ec51 0b19 	vmov	r0, r1, d9
 800c11a:	f7f4 f8d7 	bl	80002cc <__adddf3>
 800c11e:	4602      	mov	r2, r0
 800c120:	460b      	mov	r3, r1
 800c122:	2000      	movs	r0, #0
 800c124:	49bb      	ldr	r1, [pc, #748]	; (800c414 <__ieee754_pow+0x76c>)
 800c126:	f7f4 fbb1 	bl	800088c <__aeabi_ddiv>
 800c12a:	ec41 0b1a 	vmov	d10, r0, r1
 800c12e:	4602      	mov	r2, r0
 800c130:	460b      	mov	r3, r1
 800c132:	4630      	mov	r0, r6
 800c134:	4639      	mov	r1, r7
 800c136:	f7f4 fa7f 	bl	8000638 <__aeabi_dmul>
 800c13a:	2300      	movs	r3, #0
 800c13c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c140:	9302      	str	r3, [sp, #8]
 800c142:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c146:	46ab      	mov	fp, r5
 800c148:	106d      	asrs	r5, r5, #1
 800c14a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800c14e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800c152:	ec41 0b18 	vmov	d8, r0, r1
 800c156:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800c15a:	2200      	movs	r2, #0
 800c15c:	4640      	mov	r0, r8
 800c15e:	4649      	mov	r1, r9
 800c160:	4614      	mov	r4, r2
 800c162:	461d      	mov	r5, r3
 800c164:	f7f4 fa68 	bl	8000638 <__aeabi_dmul>
 800c168:	4602      	mov	r2, r0
 800c16a:	460b      	mov	r3, r1
 800c16c:	4630      	mov	r0, r6
 800c16e:	4639      	mov	r1, r7
 800c170:	f7f4 f8aa 	bl	80002c8 <__aeabi_dsub>
 800c174:	ec53 2b19 	vmov	r2, r3, d9
 800c178:	4606      	mov	r6, r0
 800c17a:	460f      	mov	r7, r1
 800c17c:	4620      	mov	r0, r4
 800c17e:	4629      	mov	r1, r5
 800c180:	f7f4 f8a2 	bl	80002c8 <__aeabi_dsub>
 800c184:	4602      	mov	r2, r0
 800c186:	460b      	mov	r3, r1
 800c188:	4650      	mov	r0, sl
 800c18a:	4659      	mov	r1, fp
 800c18c:	f7f4 f89c 	bl	80002c8 <__aeabi_dsub>
 800c190:	4642      	mov	r2, r8
 800c192:	464b      	mov	r3, r9
 800c194:	f7f4 fa50 	bl	8000638 <__aeabi_dmul>
 800c198:	4602      	mov	r2, r0
 800c19a:	460b      	mov	r3, r1
 800c19c:	4630      	mov	r0, r6
 800c19e:	4639      	mov	r1, r7
 800c1a0:	f7f4 f892 	bl	80002c8 <__aeabi_dsub>
 800c1a4:	ec53 2b1a 	vmov	r2, r3, d10
 800c1a8:	f7f4 fa46 	bl	8000638 <__aeabi_dmul>
 800c1ac:	ec53 2b18 	vmov	r2, r3, d8
 800c1b0:	ec41 0b19 	vmov	d9, r0, r1
 800c1b4:	ec51 0b18 	vmov	r0, r1, d8
 800c1b8:	f7f4 fa3e 	bl	8000638 <__aeabi_dmul>
 800c1bc:	a37c      	add	r3, pc, #496	; (adr r3, 800c3b0 <__ieee754_pow+0x708>)
 800c1be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1c2:	4604      	mov	r4, r0
 800c1c4:	460d      	mov	r5, r1
 800c1c6:	f7f4 fa37 	bl	8000638 <__aeabi_dmul>
 800c1ca:	a37b      	add	r3, pc, #492	; (adr r3, 800c3b8 <__ieee754_pow+0x710>)
 800c1cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1d0:	f7f4 f87c 	bl	80002cc <__adddf3>
 800c1d4:	4622      	mov	r2, r4
 800c1d6:	462b      	mov	r3, r5
 800c1d8:	f7f4 fa2e 	bl	8000638 <__aeabi_dmul>
 800c1dc:	a378      	add	r3, pc, #480	; (adr r3, 800c3c0 <__ieee754_pow+0x718>)
 800c1de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1e2:	f7f4 f873 	bl	80002cc <__adddf3>
 800c1e6:	4622      	mov	r2, r4
 800c1e8:	462b      	mov	r3, r5
 800c1ea:	f7f4 fa25 	bl	8000638 <__aeabi_dmul>
 800c1ee:	a376      	add	r3, pc, #472	; (adr r3, 800c3c8 <__ieee754_pow+0x720>)
 800c1f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1f4:	f7f4 f86a 	bl	80002cc <__adddf3>
 800c1f8:	4622      	mov	r2, r4
 800c1fa:	462b      	mov	r3, r5
 800c1fc:	f7f4 fa1c 	bl	8000638 <__aeabi_dmul>
 800c200:	a373      	add	r3, pc, #460	; (adr r3, 800c3d0 <__ieee754_pow+0x728>)
 800c202:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c206:	f7f4 f861 	bl	80002cc <__adddf3>
 800c20a:	4622      	mov	r2, r4
 800c20c:	462b      	mov	r3, r5
 800c20e:	f7f4 fa13 	bl	8000638 <__aeabi_dmul>
 800c212:	a371      	add	r3, pc, #452	; (adr r3, 800c3d8 <__ieee754_pow+0x730>)
 800c214:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c218:	f7f4 f858 	bl	80002cc <__adddf3>
 800c21c:	4622      	mov	r2, r4
 800c21e:	4606      	mov	r6, r0
 800c220:	460f      	mov	r7, r1
 800c222:	462b      	mov	r3, r5
 800c224:	4620      	mov	r0, r4
 800c226:	4629      	mov	r1, r5
 800c228:	f7f4 fa06 	bl	8000638 <__aeabi_dmul>
 800c22c:	4602      	mov	r2, r0
 800c22e:	460b      	mov	r3, r1
 800c230:	4630      	mov	r0, r6
 800c232:	4639      	mov	r1, r7
 800c234:	f7f4 fa00 	bl	8000638 <__aeabi_dmul>
 800c238:	4642      	mov	r2, r8
 800c23a:	4604      	mov	r4, r0
 800c23c:	460d      	mov	r5, r1
 800c23e:	464b      	mov	r3, r9
 800c240:	ec51 0b18 	vmov	r0, r1, d8
 800c244:	f7f4 f842 	bl	80002cc <__adddf3>
 800c248:	ec53 2b19 	vmov	r2, r3, d9
 800c24c:	f7f4 f9f4 	bl	8000638 <__aeabi_dmul>
 800c250:	4622      	mov	r2, r4
 800c252:	462b      	mov	r3, r5
 800c254:	f7f4 f83a 	bl	80002cc <__adddf3>
 800c258:	4642      	mov	r2, r8
 800c25a:	4682      	mov	sl, r0
 800c25c:	468b      	mov	fp, r1
 800c25e:	464b      	mov	r3, r9
 800c260:	4640      	mov	r0, r8
 800c262:	4649      	mov	r1, r9
 800c264:	f7f4 f9e8 	bl	8000638 <__aeabi_dmul>
 800c268:	4b6b      	ldr	r3, [pc, #428]	; (800c418 <__ieee754_pow+0x770>)
 800c26a:	2200      	movs	r2, #0
 800c26c:	4606      	mov	r6, r0
 800c26e:	460f      	mov	r7, r1
 800c270:	f7f4 f82c 	bl	80002cc <__adddf3>
 800c274:	4652      	mov	r2, sl
 800c276:	465b      	mov	r3, fp
 800c278:	f7f4 f828 	bl	80002cc <__adddf3>
 800c27c:	2000      	movs	r0, #0
 800c27e:	4604      	mov	r4, r0
 800c280:	460d      	mov	r5, r1
 800c282:	4602      	mov	r2, r0
 800c284:	460b      	mov	r3, r1
 800c286:	4640      	mov	r0, r8
 800c288:	4649      	mov	r1, r9
 800c28a:	f7f4 f9d5 	bl	8000638 <__aeabi_dmul>
 800c28e:	4b62      	ldr	r3, [pc, #392]	; (800c418 <__ieee754_pow+0x770>)
 800c290:	4680      	mov	r8, r0
 800c292:	4689      	mov	r9, r1
 800c294:	2200      	movs	r2, #0
 800c296:	4620      	mov	r0, r4
 800c298:	4629      	mov	r1, r5
 800c29a:	f7f4 f815 	bl	80002c8 <__aeabi_dsub>
 800c29e:	4632      	mov	r2, r6
 800c2a0:	463b      	mov	r3, r7
 800c2a2:	f7f4 f811 	bl	80002c8 <__aeabi_dsub>
 800c2a6:	4602      	mov	r2, r0
 800c2a8:	460b      	mov	r3, r1
 800c2aa:	4650      	mov	r0, sl
 800c2ac:	4659      	mov	r1, fp
 800c2ae:	f7f4 f80b 	bl	80002c8 <__aeabi_dsub>
 800c2b2:	ec53 2b18 	vmov	r2, r3, d8
 800c2b6:	f7f4 f9bf 	bl	8000638 <__aeabi_dmul>
 800c2ba:	4622      	mov	r2, r4
 800c2bc:	4606      	mov	r6, r0
 800c2be:	460f      	mov	r7, r1
 800c2c0:	462b      	mov	r3, r5
 800c2c2:	ec51 0b19 	vmov	r0, r1, d9
 800c2c6:	f7f4 f9b7 	bl	8000638 <__aeabi_dmul>
 800c2ca:	4602      	mov	r2, r0
 800c2cc:	460b      	mov	r3, r1
 800c2ce:	4630      	mov	r0, r6
 800c2d0:	4639      	mov	r1, r7
 800c2d2:	f7f3 fffb 	bl	80002cc <__adddf3>
 800c2d6:	4606      	mov	r6, r0
 800c2d8:	460f      	mov	r7, r1
 800c2da:	4602      	mov	r2, r0
 800c2dc:	460b      	mov	r3, r1
 800c2de:	4640      	mov	r0, r8
 800c2e0:	4649      	mov	r1, r9
 800c2e2:	f7f3 fff3 	bl	80002cc <__adddf3>
 800c2e6:	a33e      	add	r3, pc, #248	; (adr r3, 800c3e0 <__ieee754_pow+0x738>)
 800c2e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2ec:	2000      	movs	r0, #0
 800c2ee:	4604      	mov	r4, r0
 800c2f0:	460d      	mov	r5, r1
 800c2f2:	f7f4 f9a1 	bl	8000638 <__aeabi_dmul>
 800c2f6:	4642      	mov	r2, r8
 800c2f8:	ec41 0b18 	vmov	d8, r0, r1
 800c2fc:	464b      	mov	r3, r9
 800c2fe:	4620      	mov	r0, r4
 800c300:	4629      	mov	r1, r5
 800c302:	f7f3 ffe1 	bl	80002c8 <__aeabi_dsub>
 800c306:	4602      	mov	r2, r0
 800c308:	460b      	mov	r3, r1
 800c30a:	4630      	mov	r0, r6
 800c30c:	4639      	mov	r1, r7
 800c30e:	f7f3 ffdb 	bl	80002c8 <__aeabi_dsub>
 800c312:	a335      	add	r3, pc, #212	; (adr r3, 800c3e8 <__ieee754_pow+0x740>)
 800c314:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c318:	f7f4 f98e 	bl	8000638 <__aeabi_dmul>
 800c31c:	a334      	add	r3, pc, #208	; (adr r3, 800c3f0 <__ieee754_pow+0x748>)
 800c31e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c322:	4606      	mov	r6, r0
 800c324:	460f      	mov	r7, r1
 800c326:	4620      	mov	r0, r4
 800c328:	4629      	mov	r1, r5
 800c32a:	f7f4 f985 	bl	8000638 <__aeabi_dmul>
 800c32e:	4602      	mov	r2, r0
 800c330:	460b      	mov	r3, r1
 800c332:	4630      	mov	r0, r6
 800c334:	4639      	mov	r1, r7
 800c336:	f7f3 ffc9 	bl	80002cc <__adddf3>
 800c33a:	9a07      	ldr	r2, [sp, #28]
 800c33c:	4b37      	ldr	r3, [pc, #220]	; (800c41c <__ieee754_pow+0x774>)
 800c33e:	4413      	add	r3, r2
 800c340:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c344:	f7f3 ffc2 	bl	80002cc <__adddf3>
 800c348:	4682      	mov	sl, r0
 800c34a:	9805      	ldr	r0, [sp, #20]
 800c34c:	468b      	mov	fp, r1
 800c34e:	f7f4 f909 	bl	8000564 <__aeabi_i2d>
 800c352:	9a07      	ldr	r2, [sp, #28]
 800c354:	4b32      	ldr	r3, [pc, #200]	; (800c420 <__ieee754_pow+0x778>)
 800c356:	4413      	add	r3, r2
 800c358:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c35c:	4606      	mov	r6, r0
 800c35e:	460f      	mov	r7, r1
 800c360:	4652      	mov	r2, sl
 800c362:	465b      	mov	r3, fp
 800c364:	ec51 0b18 	vmov	r0, r1, d8
 800c368:	f7f3 ffb0 	bl	80002cc <__adddf3>
 800c36c:	4642      	mov	r2, r8
 800c36e:	464b      	mov	r3, r9
 800c370:	f7f3 ffac 	bl	80002cc <__adddf3>
 800c374:	4632      	mov	r2, r6
 800c376:	463b      	mov	r3, r7
 800c378:	f7f3 ffa8 	bl	80002cc <__adddf3>
 800c37c:	2000      	movs	r0, #0
 800c37e:	4632      	mov	r2, r6
 800c380:	463b      	mov	r3, r7
 800c382:	4604      	mov	r4, r0
 800c384:	460d      	mov	r5, r1
 800c386:	f7f3 ff9f 	bl	80002c8 <__aeabi_dsub>
 800c38a:	4642      	mov	r2, r8
 800c38c:	464b      	mov	r3, r9
 800c38e:	f7f3 ff9b 	bl	80002c8 <__aeabi_dsub>
 800c392:	ec53 2b18 	vmov	r2, r3, d8
 800c396:	f7f3 ff97 	bl	80002c8 <__aeabi_dsub>
 800c39a:	4602      	mov	r2, r0
 800c39c:	460b      	mov	r3, r1
 800c39e:	4650      	mov	r0, sl
 800c3a0:	4659      	mov	r1, fp
 800c3a2:	e610      	b.n	800bfc6 <__ieee754_pow+0x31e>
 800c3a4:	2401      	movs	r4, #1
 800c3a6:	e6a1      	b.n	800c0ec <__ieee754_pow+0x444>
 800c3a8:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800c3f8 <__ieee754_pow+0x750>
 800c3ac:	e617      	b.n	800bfde <__ieee754_pow+0x336>
 800c3ae:	bf00      	nop
 800c3b0:	4a454eef 	.word	0x4a454eef
 800c3b4:	3fca7e28 	.word	0x3fca7e28
 800c3b8:	93c9db65 	.word	0x93c9db65
 800c3bc:	3fcd864a 	.word	0x3fcd864a
 800c3c0:	a91d4101 	.word	0xa91d4101
 800c3c4:	3fd17460 	.word	0x3fd17460
 800c3c8:	518f264d 	.word	0x518f264d
 800c3cc:	3fd55555 	.word	0x3fd55555
 800c3d0:	db6fabff 	.word	0xdb6fabff
 800c3d4:	3fdb6db6 	.word	0x3fdb6db6
 800c3d8:	33333303 	.word	0x33333303
 800c3dc:	3fe33333 	.word	0x3fe33333
 800c3e0:	e0000000 	.word	0xe0000000
 800c3e4:	3feec709 	.word	0x3feec709
 800c3e8:	dc3a03fd 	.word	0xdc3a03fd
 800c3ec:	3feec709 	.word	0x3feec709
 800c3f0:	145b01f5 	.word	0x145b01f5
 800c3f4:	be3e2fe0 	.word	0xbe3e2fe0
 800c3f8:	00000000 	.word	0x00000000
 800c3fc:	3ff00000 	.word	0x3ff00000
 800c400:	7ff00000 	.word	0x7ff00000
 800c404:	43400000 	.word	0x43400000
 800c408:	0003988e 	.word	0x0003988e
 800c40c:	000bb679 	.word	0x000bb679
 800c410:	0800db68 	.word	0x0800db68
 800c414:	3ff00000 	.word	0x3ff00000
 800c418:	40080000 	.word	0x40080000
 800c41c:	0800db88 	.word	0x0800db88
 800c420:	0800db78 	.word	0x0800db78
 800c424:	a3b5      	add	r3, pc, #724	; (adr r3, 800c6fc <__ieee754_pow+0xa54>)
 800c426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c42a:	4640      	mov	r0, r8
 800c42c:	4649      	mov	r1, r9
 800c42e:	f7f3 ff4d 	bl	80002cc <__adddf3>
 800c432:	4622      	mov	r2, r4
 800c434:	ec41 0b1a 	vmov	d10, r0, r1
 800c438:	462b      	mov	r3, r5
 800c43a:	4630      	mov	r0, r6
 800c43c:	4639      	mov	r1, r7
 800c43e:	f7f3 ff43 	bl	80002c8 <__aeabi_dsub>
 800c442:	4602      	mov	r2, r0
 800c444:	460b      	mov	r3, r1
 800c446:	ec51 0b1a 	vmov	r0, r1, d10
 800c44a:	f7f4 fb85 	bl	8000b58 <__aeabi_dcmpgt>
 800c44e:	2800      	cmp	r0, #0
 800c450:	f47f ae04 	bne.w	800c05c <__ieee754_pow+0x3b4>
 800c454:	4aa4      	ldr	r2, [pc, #656]	; (800c6e8 <__ieee754_pow+0xa40>)
 800c456:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c45a:	4293      	cmp	r3, r2
 800c45c:	f340 8108 	ble.w	800c670 <__ieee754_pow+0x9c8>
 800c460:	151b      	asrs	r3, r3, #20
 800c462:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800c466:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800c46a:	fa4a f303 	asr.w	r3, sl, r3
 800c46e:	445b      	add	r3, fp
 800c470:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800c474:	4e9d      	ldr	r6, [pc, #628]	; (800c6ec <__ieee754_pow+0xa44>)
 800c476:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800c47a:	4116      	asrs	r6, r2
 800c47c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800c480:	2000      	movs	r0, #0
 800c482:	ea23 0106 	bic.w	r1, r3, r6
 800c486:	f1c2 0214 	rsb	r2, r2, #20
 800c48a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800c48e:	fa4a fa02 	asr.w	sl, sl, r2
 800c492:	f1bb 0f00 	cmp.w	fp, #0
 800c496:	4602      	mov	r2, r0
 800c498:	460b      	mov	r3, r1
 800c49a:	4620      	mov	r0, r4
 800c49c:	4629      	mov	r1, r5
 800c49e:	bfb8      	it	lt
 800c4a0:	f1ca 0a00 	rsblt	sl, sl, #0
 800c4a4:	f7f3 ff10 	bl	80002c8 <__aeabi_dsub>
 800c4a8:	ec41 0b19 	vmov	d9, r0, r1
 800c4ac:	4642      	mov	r2, r8
 800c4ae:	464b      	mov	r3, r9
 800c4b0:	ec51 0b19 	vmov	r0, r1, d9
 800c4b4:	f7f3 ff0a 	bl	80002cc <__adddf3>
 800c4b8:	a37b      	add	r3, pc, #492	; (adr r3, 800c6a8 <__ieee754_pow+0xa00>)
 800c4ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4be:	2000      	movs	r0, #0
 800c4c0:	4604      	mov	r4, r0
 800c4c2:	460d      	mov	r5, r1
 800c4c4:	f7f4 f8b8 	bl	8000638 <__aeabi_dmul>
 800c4c8:	ec53 2b19 	vmov	r2, r3, d9
 800c4cc:	4606      	mov	r6, r0
 800c4ce:	460f      	mov	r7, r1
 800c4d0:	4620      	mov	r0, r4
 800c4d2:	4629      	mov	r1, r5
 800c4d4:	f7f3 fef8 	bl	80002c8 <__aeabi_dsub>
 800c4d8:	4602      	mov	r2, r0
 800c4da:	460b      	mov	r3, r1
 800c4dc:	4640      	mov	r0, r8
 800c4de:	4649      	mov	r1, r9
 800c4e0:	f7f3 fef2 	bl	80002c8 <__aeabi_dsub>
 800c4e4:	a372      	add	r3, pc, #456	; (adr r3, 800c6b0 <__ieee754_pow+0xa08>)
 800c4e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4ea:	f7f4 f8a5 	bl	8000638 <__aeabi_dmul>
 800c4ee:	a372      	add	r3, pc, #456	; (adr r3, 800c6b8 <__ieee754_pow+0xa10>)
 800c4f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4f4:	4680      	mov	r8, r0
 800c4f6:	4689      	mov	r9, r1
 800c4f8:	4620      	mov	r0, r4
 800c4fa:	4629      	mov	r1, r5
 800c4fc:	f7f4 f89c 	bl	8000638 <__aeabi_dmul>
 800c500:	4602      	mov	r2, r0
 800c502:	460b      	mov	r3, r1
 800c504:	4640      	mov	r0, r8
 800c506:	4649      	mov	r1, r9
 800c508:	f7f3 fee0 	bl	80002cc <__adddf3>
 800c50c:	4604      	mov	r4, r0
 800c50e:	460d      	mov	r5, r1
 800c510:	4602      	mov	r2, r0
 800c512:	460b      	mov	r3, r1
 800c514:	4630      	mov	r0, r6
 800c516:	4639      	mov	r1, r7
 800c518:	f7f3 fed8 	bl	80002cc <__adddf3>
 800c51c:	4632      	mov	r2, r6
 800c51e:	463b      	mov	r3, r7
 800c520:	4680      	mov	r8, r0
 800c522:	4689      	mov	r9, r1
 800c524:	f7f3 fed0 	bl	80002c8 <__aeabi_dsub>
 800c528:	4602      	mov	r2, r0
 800c52a:	460b      	mov	r3, r1
 800c52c:	4620      	mov	r0, r4
 800c52e:	4629      	mov	r1, r5
 800c530:	f7f3 feca 	bl	80002c8 <__aeabi_dsub>
 800c534:	4642      	mov	r2, r8
 800c536:	4606      	mov	r6, r0
 800c538:	460f      	mov	r7, r1
 800c53a:	464b      	mov	r3, r9
 800c53c:	4640      	mov	r0, r8
 800c53e:	4649      	mov	r1, r9
 800c540:	f7f4 f87a 	bl	8000638 <__aeabi_dmul>
 800c544:	a35e      	add	r3, pc, #376	; (adr r3, 800c6c0 <__ieee754_pow+0xa18>)
 800c546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c54a:	4604      	mov	r4, r0
 800c54c:	460d      	mov	r5, r1
 800c54e:	f7f4 f873 	bl	8000638 <__aeabi_dmul>
 800c552:	a35d      	add	r3, pc, #372	; (adr r3, 800c6c8 <__ieee754_pow+0xa20>)
 800c554:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c558:	f7f3 feb6 	bl	80002c8 <__aeabi_dsub>
 800c55c:	4622      	mov	r2, r4
 800c55e:	462b      	mov	r3, r5
 800c560:	f7f4 f86a 	bl	8000638 <__aeabi_dmul>
 800c564:	a35a      	add	r3, pc, #360	; (adr r3, 800c6d0 <__ieee754_pow+0xa28>)
 800c566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c56a:	f7f3 feaf 	bl	80002cc <__adddf3>
 800c56e:	4622      	mov	r2, r4
 800c570:	462b      	mov	r3, r5
 800c572:	f7f4 f861 	bl	8000638 <__aeabi_dmul>
 800c576:	a358      	add	r3, pc, #352	; (adr r3, 800c6d8 <__ieee754_pow+0xa30>)
 800c578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c57c:	f7f3 fea4 	bl	80002c8 <__aeabi_dsub>
 800c580:	4622      	mov	r2, r4
 800c582:	462b      	mov	r3, r5
 800c584:	f7f4 f858 	bl	8000638 <__aeabi_dmul>
 800c588:	a355      	add	r3, pc, #340	; (adr r3, 800c6e0 <__ieee754_pow+0xa38>)
 800c58a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c58e:	f7f3 fe9d 	bl	80002cc <__adddf3>
 800c592:	4622      	mov	r2, r4
 800c594:	462b      	mov	r3, r5
 800c596:	f7f4 f84f 	bl	8000638 <__aeabi_dmul>
 800c59a:	4602      	mov	r2, r0
 800c59c:	460b      	mov	r3, r1
 800c59e:	4640      	mov	r0, r8
 800c5a0:	4649      	mov	r1, r9
 800c5a2:	f7f3 fe91 	bl	80002c8 <__aeabi_dsub>
 800c5a6:	4604      	mov	r4, r0
 800c5a8:	460d      	mov	r5, r1
 800c5aa:	4602      	mov	r2, r0
 800c5ac:	460b      	mov	r3, r1
 800c5ae:	4640      	mov	r0, r8
 800c5b0:	4649      	mov	r1, r9
 800c5b2:	f7f4 f841 	bl	8000638 <__aeabi_dmul>
 800c5b6:	2200      	movs	r2, #0
 800c5b8:	ec41 0b19 	vmov	d9, r0, r1
 800c5bc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c5c0:	4620      	mov	r0, r4
 800c5c2:	4629      	mov	r1, r5
 800c5c4:	f7f3 fe80 	bl	80002c8 <__aeabi_dsub>
 800c5c8:	4602      	mov	r2, r0
 800c5ca:	460b      	mov	r3, r1
 800c5cc:	ec51 0b19 	vmov	r0, r1, d9
 800c5d0:	f7f4 f95c 	bl	800088c <__aeabi_ddiv>
 800c5d4:	4632      	mov	r2, r6
 800c5d6:	4604      	mov	r4, r0
 800c5d8:	460d      	mov	r5, r1
 800c5da:	463b      	mov	r3, r7
 800c5dc:	4640      	mov	r0, r8
 800c5de:	4649      	mov	r1, r9
 800c5e0:	f7f4 f82a 	bl	8000638 <__aeabi_dmul>
 800c5e4:	4632      	mov	r2, r6
 800c5e6:	463b      	mov	r3, r7
 800c5e8:	f7f3 fe70 	bl	80002cc <__adddf3>
 800c5ec:	4602      	mov	r2, r0
 800c5ee:	460b      	mov	r3, r1
 800c5f0:	4620      	mov	r0, r4
 800c5f2:	4629      	mov	r1, r5
 800c5f4:	f7f3 fe68 	bl	80002c8 <__aeabi_dsub>
 800c5f8:	4642      	mov	r2, r8
 800c5fa:	464b      	mov	r3, r9
 800c5fc:	f7f3 fe64 	bl	80002c8 <__aeabi_dsub>
 800c600:	460b      	mov	r3, r1
 800c602:	4602      	mov	r2, r0
 800c604:	493a      	ldr	r1, [pc, #232]	; (800c6f0 <__ieee754_pow+0xa48>)
 800c606:	2000      	movs	r0, #0
 800c608:	f7f3 fe5e 	bl	80002c8 <__aeabi_dsub>
 800c60c:	ec41 0b10 	vmov	d0, r0, r1
 800c610:	ee10 3a90 	vmov	r3, s1
 800c614:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800c618:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c61c:	da2b      	bge.n	800c676 <__ieee754_pow+0x9ce>
 800c61e:	4650      	mov	r0, sl
 800c620:	f001 f8ce 	bl	800d7c0 <scalbn>
 800c624:	ec51 0b10 	vmov	r0, r1, d0
 800c628:	ec53 2b18 	vmov	r2, r3, d8
 800c62c:	f7ff bbed 	b.w	800be0a <__ieee754_pow+0x162>
 800c630:	4b30      	ldr	r3, [pc, #192]	; (800c6f4 <__ieee754_pow+0xa4c>)
 800c632:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800c636:	429e      	cmp	r6, r3
 800c638:	f77f af0c 	ble.w	800c454 <__ieee754_pow+0x7ac>
 800c63c:	4b2e      	ldr	r3, [pc, #184]	; (800c6f8 <__ieee754_pow+0xa50>)
 800c63e:	440b      	add	r3, r1
 800c640:	4303      	orrs	r3, r0
 800c642:	d009      	beq.n	800c658 <__ieee754_pow+0x9b0>
 800c644:	ec51 0b18 	vmov	r0, r1, d8
 800c648:	2200      	movs	r2, #0
 800c64a:	2300      	movs	r3, #0
 800c64c:	f7f4 fa66 	bl	8000b1c <__aeabi_dcmplt>
 800c650:	3800      	subs	r0, #0
 800c652:	bf18      	it	ne
 800c654:	2001      	movne	r0, #1
 800c656:	e447      	b.n	800bee8 <__ieee754_pow+0x240>
 800c658:	4622      	mov	r2, r4
 800c65a:	462b      	mov	r3, r5
 800c65c:	f7f3 fe34 	bl	80002c8 <__aeabi_dsub>
 800c660:	4642      	mov	r2, r8
 800c662:	464b      	mov	r3, r9
 800c664:	f7f4 fa6e 	bl	8000b44 <__aeabi_dcmpge>
 800c668:	2800      	cmp	r0, #0
 800c66a:	f43f aef3 	beq.w	800c454 <__ieee754_pow+0x7ac>
 800c66e:	e7e9      	b.n	800c644 <__ieee754_pow+0x99c>
 800c670:	f04f 0a00 	mov.w	sl, #0
 800c674:	e71a      	b.n	800c4ac <__ieee754_pow+0x804>
 800c676:	ec51 0b10 	vmov	r0, r1, d0
 800c67a:	4619      	mov	r1, r3
 800c67c:	e7d4      	b.n	800c628 <__ieee754_pow+0x980>
 800c67e:	491c      	ldr	r1, [pc, #112]	; (800c6f0 <__ieee754_pow+0xa48>)
 800c680:	2000      	movs	r0, #0
 800c682:	f7ff bb30 	b.w	800bce6 <__ieee754_pow+0x3e>
 800c686:	2000      	movs	r0, #0
 800c688:	2100      	movs	r1, #0
 800c68a:	f7ff bb2c 	b.w	800bce6 <__ieee754_pow+0x3e>
 800c68e:	4630      	mov	r0, r6
 800c690:	4639      	mov	r1, r7
 800c692:	f7ff bb28 	b.w	800bce6 <__ieee754_pow+0x3e>
 800c696:	9204      	str	r2, [sp, #16]
 800c698:	f7ff bb7a 	b.w	800bd90 <__ieee754_pow+0xe8>
 800c69c:	2300      	movs	r3, #0
 800c69e:	f7ff bb64 	b.w	800bd6a <__ieee754_pow+0xc2>
 800c6a2:	bf00      	nop
 800c6a4:	f3af 8000 	nop.w
 800c6a8:	00000000 	.word	0x00000000
 800c6ac:	3fe62e43 	.word	0x3fe62e43
 800c6b0:	fefa39ef 	.word	0xfefa39ef
 800c6b4:	3fe62e42 	.word	0x3fe62e42
 800c6b8:	0ca86c39 	.word	0x0ca86c39
 800c6bc:	be205c61 	.word	0xbe205c61
 800c6c0:	72bea4d0 	.word	0x72bea4d0
 800c6c4:	3e663769 	.word	0x3e663769
 800c6c8:	c5d26bf1 	.word	0xc5d26bf1
 800c6cc:	3ebbbd41 	.word	0x3ebbbd41
 800c6d0:	af25de2c 	.word	0xaf25de2c
 800c6d4:	3f11566a 	.word	0x3f11566a
 800c6d8:	16bebd93 	.word	0x16bebd93
 800c6dc:	3f66c16c 	.word	0x3f66c16c
 800c6e0:	5555553e 	.word	0x5555553e
 800c6e4:	3fc55555 	.word	0x3fc55555
 800c6e8:	3fe00000 	.word	0x3fe00000
 800c6ec:	000fffff 	.word	0x000fffff
 800c6f0:	3ff00000 	.word	0x3ff00000
 800c6f4:	4090cbff 	.word	0x4090cbff
 800c6f8:	3f6f3400 	.word	0x3f6f3400
 800c6fc:	652b82fe 	.word	0x652b82fe
 800c700:	3c971547 	.word	0x3c971547
 800c704:	00000000 	.word	0x00000000

0800c708 <__ieee754_rem_pio2>:
 800c708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c70c:	ed2d 8b02 	vpush	{d8}
 800c710:	ec55 4b10 	vmov	r4, r5, d0
 800c714:	4bca      	ldr	r3, [pc, #808]	; (800ca40 <__ieee754_rem_pio2+0x338>)
 800c716:	b08b      	sub	sp, #44	; 0x2c
 800c718:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800c71c:	4598      	cmp	r8, r3
 800c71e:	4682      	mov	sl, r0
 800c720:	9502      	str	r5, [sp, #8]
 800c722:	dc08      	bgt.n	800c736 <__ieee754_rem_pio2+0x2e>
 800c724:	2200      	movs	r2, #0
 800c726:	2300      	movs	r3, #0
 800c728:	ed80 0b00 	vstr	d0, [r0]
 800c72c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800c730:	f04f 0b00 	mov.w	fp, #0
 800c734:	e028      	b.n	800c788 <__ieee754_rem_pio2+0x80>
 800c736:	4bc3      	ldr	r3, [pc, #780]	; (800ca44 <__ieee754_rem_pio2+0x33c>)
 800c738:	4598      	cmp	r8, r3
 800c73a:	dc78      	bgt.n	800c82e <__ieee754_rem_pio2+0x126>
 800c73c:	9b02      	ldr	r3, [sp, #8]
 800c73e:	4ec2      	ldr	r6, [pc, #776]	; (800ca48 <__ieee754_rem_pio2+0x340>)
 800c740:	2b00      	cmp	r3, #0
 800c742:	ee10 0a10 	vmov	r0, s0
 800c746:	a3b0      	add	r3, pc, #704	; (adr r3, 800ca08 <__ieee754_rem_pio2+0x300>)
 800c748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c74c:	4629      	mov	r1, r5
 800c74e:	dd39      	ble.n	800c7c4 <__ieee754_rem_pio2+0xbc>
 800c750:	f7f3 fdba 	bl	80002c8 <__aeabi_dsub>
 800c754:	45b0      	cmp	r8, r6
 800c756:	4604      	mov	r4, r0
 800c758:	460d      	mov	r5, r1
 800c75a:	d01b      	beq.n	800c794 <__ieee754_rem_pio2+0x8c>
 800c75c:	a3ac      	add	r3, pc, #688	; (adr r3, 800ca10 <__ieee754_rem_pio2+0x308>)
 800c75e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c762:	f7f3 fdb1 	bl	80002c8 <__aeabi_dsub>
 800c766:	4602      	mov	r2, r0
 800c768:	460b      	mov	r3, r1
 800c76a:	e9ca 2300 	strd	r2, r3, [sl]
 800c76e:	4620      	mov	r0, r4
 800c770:	4629      	mov	r1, r5
 800c772:	f7f3 fda9 	bl	80002c8 <__aeabi_dsub>
 800c776:	a3a6      	add	r3, pc, #664	; (adr r3, 800ca10 <__ieee754_rem_pio2+0x308>)
 800c778:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c77c:	f7f3 fda4 	bl	80002c8 <__aeabi_dsub>
 800c780:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c784:	f04f 0b01 	mov.w	fp, #1
 800c788:	4658      	mov	r0, fp
 800c78a:	b00b      	add	sp, #44	; 0x2c
 800c78c:	ecbd 8b02 	vpop	{d8}
 800c790:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c794:	a3a0      	add	r3, pc, #640	; (adr r3, 800ca18 <__ieee754_rem_pio2+0x310>)
 800c796:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c79a:	f7f3 fd95 	bl	80002c8 <__aeabi_dsub>
 800c79e:	a3a0      	add	r3, pc, #640	; (adr r3, 800ca20 <__ieee754_rem_pio2+0x318>)
 800c7a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7a4:	4604      	mov	r4, r0
 800c7a6:	460d      	mov	r5, r1
 800c7a8:	f7f3 fd8e 	bl	80002c8 <__aeabi_dsub>
 800c7ac:	4602      	mov	r2, r0
 800c7ae:	460b      	mov	r3, r1
 800c7b0:	e9ca 2300 	strd	r2, r3, [sl]
 800c7b4:	4620      	mov	r0, r4
 800c7b6:	4629      	mov	r1, r5
 800c7b8:	f7f3 fd86 	bl	80002c8 <__aeabi_dsub>
 800c7bc:	a398      	add	r3, pc, #608	; (adr r3, 800ca20 <__ieee754_rem_pio2+0x318>)
 800c7be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7c2:	e7db      	b.n	800c77c <__ieee754_rem_pio2+0x74>
 800c7c4:	f7f3 fd82 	bl	80002cc <__adddf3>
 800c7c8:	45b0      	cmp	r8, r6
 800c7ca:	4604      	mov	r4, r0
 800c7cc:	460d      	mov	r5, r1
 800c7ce:	d016      	beq.n	800c7fe <__ieee754_rem_pio2+0xf6>
 800c7d0:	a38f      	add	r3, pc, #572	; (adr r3, 800ca10 <__ieee754_rem_pio2+0x308>)
 800c7d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7d6:	f7f3 fd79 	bl	80002cc <__adddf3>
 800c7da:	4602      	mov	r2, r0
 800c7dc:	460b      	mov	r3, r1
 800c7de:	e9ca 2300 	strd	r2, r3, [sl]
 800c7e2:	4620      	mov	r0, r4
 800c7e4:	4629      	mov	r1, r5
 800c7e6:	f7f3 fd6f 	bl	80002c8 <__aeabi_dsub>
 800c7ea:	a389      	add	r3, pc, #548	; (adr r3, 800ca10 <__ieee754_rem_pio2+0x308>)
 800c7ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7f0:	f7f3 fd6c 	bl	80002cc <__adddf3>
 800c7f4:	f04f 3bff 	mov.w	fp, #4294967295
 800c7f8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c7fc:	e7c4      	b.n	800c788 <__ieee754_rem_pio2+0x80>
 800c7fe:	a386      	add	r3, pc, #536	; (adr r3, 800ca18 <__ieee754_rem_pio2+0x310>)
 800c800:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c804:	f7f3 fd62 	bl	80002cc <__adddf3>
 800c808:	a385      	add	r3, pc, #532	; (adr r3, 800ca20 <__ieee754_rem_pio2+0x318>)
 800c80a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c80e:	4604      	mov	r4, r0
 800c810:	460d      	mov	r5, r1
 800c812:	f7f3 fd5b 	bl	80002cc <__adddf3>
 800c816:	4602      	mov	r2, r0
 800c818:	460b      	mov	r3, r1
 800c81a:	e9ca 2300 	strd	r2, r3, [sl]
 800c81e:	4620      	mov	r0, r4
 800c820:	4629      	mov	r1, r5
 800c822:	f7f3 fd51 	bl	80002c8 <__aeabi_dsub>
 800c826:	a37e      	add	r3, pc, #504	; (adr r3, 800ca20 <__ieee754_rem_pio2+0x318>)
 800c828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c82c:	e7e0      	b.n	800c7f0 <__ieee754_rem_pio2+0xe8>
 800c82e:	4b87      	ldr	r3, [pc, #540]	; (800ca4c <__ieee754_rem_pio2+0x344>)
 800c830:	4598      	cmp	r8, r3
 800c832:	f300 80d9 	bgt.w	800c9e8 <__ieee754_rem_pio2+0x2e0>
 800c836:	f000 ff2d 	bl	800d694 <fabs>
 800c83a:	ec55 4b10 	vmov	r4, r5, d0
 800c83e:	ee10 0a10 	vmov	r0, s0
 800c842:	a379      	add	r3, pc, #484	; (adr r3, 800ca28 <__ieee754_rem_pio2+0x320>)
 800c844:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c848:	4629      	mov	r1, r5
 800c84a:	f7f3 fef5 	bl	8000638 <__aeabi_dmul>
 800c84e:	4b80      	ldr	r3, [pc, #512]	; (800ca50 <__ieee754_rem_pio2+0x348>)
 800c850:	2200      	movs	r2, #0
 800c852:	f7f3 fd3b 	bl	80002cc <__adddf3>
 800c856:	f7f4 f99f 	bl	8000b98 <__aeabi_d2iz>
 800c85a:	4683      	mov	fp, r0
 800c85c:	f7f3 fe82 	bl	8000564 <__aeabi_i2d>
 800c860:	4602      	mov	r2, r0
 800c862:	460b      	mov	r3, r1
 800c864:	ec43 2b18 	vmov	d8, r2, r3
 800c868:	a367      	add	r3, pc, #412	; (adr r3, 800ca08 <__ieee754_rem_pio2+0x300>)
 800c86a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c86e:	f7f3 fee3 	bl	8000638 <__aeabi_dmul>
 800c872:	4602      	mov	r2, r0
 800c874:	460b      	mov	r3, r1
 800c876:	4620      	mov	r0, r4
 800c878:	4629      	mov	r1, r5
 800c87a:	f7f3 fd25 	bl	80002c8 <__aeabi_dsub>
 800c87e:	a364      	add	r3, pc, #400	; (adr r3, 800ca10 <__ieee754_rem_pio2+0x308>)
 800c880:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c884:	4606      	mov	r6, r0
 800c886:	460f      	mov	r7, r1
 800c888:	ec51 0b18 	vmov	r0, r1, d8
 800c88c:	f7f3 fed4 	bl	8000638 <__aeabi_dmul>
 800c890:	f1bb 0f1f 	cmp.w	fp, #31
 800c894:	4604      	mov	r4, r0
 800c896:	460d      	mov	r5, r1
 800c898:	dc0d      	bgt.n	800c8b6 <__ieee754_rem_pio2+0x1ae>
 800c89a:	4b6e      	ldr	r3, [pc, #440]	; (800ca54 <__ieee754_rem_pio2+0x34c>)
 800c89c:	f10b 32ff 	add.w	r2, fp, #4294967295
 800c8a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c8a4:	4543      	cmp	r3, r8
 800c8a6:	d006      	beq.n	800c8b6 <__ieee754_rem_pio2+0x1ae>
 800c8a8:	4622      	mov	r2, r4
 800c8aa:	462b      	mov	r3, r5
 800c8ac:	4630      	mov	r0, r6
 800c8ae:	4639      	mov	r1, r7
 800c8b0:	f7f3 fd0a 	bl	80002c8 <__aeabi_dsub>
 800c8b4:	e00f      	b.n	800c8d6 <__ieee754_rem_pio2+0x1ce>
 800c8b6:	462b      	mov	r3, r5
 800c8b8:	4622      	mov	r2, r4
 800c8ba:	4630      	mov	r0, r6
 800c8bc:	4639      	mov	r1, r7
 800c8be:	f7f3 fd03 	bl	80002c8 <__aeabi_dsub>
 800c8c2:	ea4f 5328 	mov.w	r3, r8, asr #20
 800c8c6:	9303      	str	r3, [sp, #12]
 800c8c8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c8cc:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800c8d0:	f1b8 0f10 	cmp.w	r8, #16
 800c8d4:	dc02      	bgt.n	800c8dc <__ieee754_rem_pio2+0x1d4>
 800c8d6:	e9ca 0100 	strd	r0, r1, [sl]
 800c8da:	e039      	b.n	800c950 <__ieee754_rem_pio2+0x248>
 800c8dc:	a34e      	add	r3, pc, #312	; (adr r3, 800ca18 <__ieee754_rem_pio2+0x310>)
 800c8de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8e2:	ec51 0b18 	vmov	r0, r1, d8
 800c8e6:	f7f3 fea7 	bl	8000638 <__aeabi_dmul>
 800c8ea:	4604      	mov	r4, r0
 800c8ec:	460d      	mov	r5, r1
 800c8ee:	4602      	mov	r2, r0
 800c8f0:	460b      	mov	r3, r1
 800c8f2:	4630      	mov	r0, r6
 800c8f4:	4639      	mov	r1, r7
 800c8f6:	f7f3 fce7 	bl	80002c8 <__aeabi_dsub>
 800c8fa:	4602      	mov	r2, r0
 800c8fc:	460b      	mov	r3, r1
 800c8fe:	4680      	mov	r8, r0
 800c900:	4689      	mov	r9, r1
 800c902:	4630      	mov	r0, r6
 800c904:	4639      	mov	r1, r7
 800c906:	f7f3 fcdf 	bl	80002c8 <__aeabi_dsub>
 800c90a:	4622      	mov	r2, r4
 800c90c:	462b      	mov	r3, r5
 800c90e:	f7f3 fcdb 	bl	80002c8 <__aeabi_dsub>
 800c912:	a343      	add	r3, pc, #268	; (adr r3, 800ca20 <__ieee754_rem_pio2+0x318>)
 800c914:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c918:	4604      	mov	r4, r0
 800c91a:	460d      	mov	r5, r1
 800c91c:	ec51 0b18 	vmov	r0, r1, d8
 800c920:	f7f3 fe8a 	bl	8000638 <__aeabi_dmul>
 800c924:	4622      	mov	r2, r4
 800c926:	462b      	mov	r3, r5
 800c928:	f7f3 fcce 	bl	80002c8 <__aeabi_dsub>
 800c92c:	4602      	mov	r2, r0
 800c92e:	460b      	mov	r3, r1
 800c930:	4604      	mov	r4, r0
 800c932:	460d      	mov	r5, r1
 800c934:	4640      	mov	r0, r8
 800c936:	4649      	mov	r1, r9
 800c938:	f7f3 fcc6 	bl	80002c8 <__aeabi_dsub>
 800c93c:	9a03      	ldr	r2, [sp, #12]
 800c93e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c942:	1ad3      	subs	r3, r2, r3
 800c944:	2b31      	cmp	r3, #49	; 0x31
 800c946:	dc24      	bgt.n	800c992 <__ieee754_rem_pio2+0x28a>
 800c948:	e9ca 0100 	strd	r0, r1, [sl]
 800c94c:	4646      	mov	r6, r8
 800c94e:	464f      	mov	r7, r9
 800c950:	e9da 8900 	ldrd	r8, r9, [sl]
 800c954:	4630      	mov	r0, r6
 800c956:	4642      	mov	r2, r8
 800c958:	464b      	mov	r3, r9
 800c95a:	4639      	mov	r1, r7
 800c95c:	f7f3 fcb4 	bl	80002c8 <__aeabi_dsub>
 800c960:	462b      	mov	r3, r5
 800c962:	4622      	mov	r2, r4
 800c964:	f7f3 fcb0 	bl	80002c8 <__aeabi_dsub>
 800c968:	9b02      	ldr	r3, [sp, #8]
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c970:	f6bf af0a 	bge.w	800c788 <__ieee754_rem_pio2+0x80>
 800c974:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800c978:	f8ca 3004 	str.w	r3, [sl, #4]
 800c97c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c980:	f8ca 8000 	str.w	r8, [sl]
 800c984:	f8ca 0008 	str.w	r0, [sl, #8]
 800c988:	f8ca 300c 	str.w	r3, [sl, #12]
 800c98c:	f1cb 0b00 	rsb	fp, fp, #0
 800c990:	e6fa      	b.n	800c788 <__ieee754_rem_pio2+0x80>
 800c992:	a327      	add	r3, pc, #156	; (adr r3, 800ca30 <__ieee754_rem_pio2+0x328>)
 800c994:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c998:	ec51 0b18 	vmov	r0, r1, d8
 800c99c:	f7f3 fe4c 	bl	8000638 <__aeabi_dmul>
 800c9a0:	4604      	mov	r4, r0
 800c9a2:	460d      	mov	r5, r1
 800c9a4:	4602      	mov	r2, r0
 800c9a6:	460b      	mov	r3, r1
 800c9a8:	4640      	mov	r0, r8
 800c9aa:	4649      	mov	r1, r9
 800c9ac:	f7f3 fc8c 	bl	80002c8 <__aeabi_dsub>
 800c9b0:	4602      	mov	r2, r0
 800c9b2:	460b      	mov	r3, r1
 800c9b4:	4606      	mov	r6, r0
 800c9b6:	460f      	mov	r7, r1
 800c9b8:	4640      	mov	r0, r8
 800c9ba:	4649      	mov	r1, r9
 800c9bc:	f7f3 fc84 	bl	80002c8 <__aeabi_dsub>
 800c9c0:	4622      	mov	r2, r4
 800c9c2:	462b      	mov	r3, r5
 800c9c4:	f7f3 fc80 	bl	80002c8 <__aeabi_dsub>
 800c9c8:	a31b      	add	r3, pc, #108	; (adr r3, 800ca38 <__ieee754_rem_pio2+0x330>)
 800c9ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9ce:	4604      	mov	r4, r0
 800c9d0:	460d      	mov	r5, r1
 800c9d2:	ec51 0b18 	vmov	r0, r1, d8
 800c9d6:	f7f3 fe2f 	bl	8000638 <__aeabi_dmul>
 800c9da:	4622      	mov	r2, r4
 800c9dc:	462b      	mov	r3, r5
 800c9de:	f7f3 fc73 	bl	80002c8 <__aeabi_dsub>
 800c9e2:	4604      	mov	r4, r0
 800c9e4:	460d      	mov	r5, r1
 800c9e6:	e75f      	b.n	800c8a8 <__ieee754_rem_pio2+0x1a0>
 800c9e8:	4b1b      	ldr	r3, [pc, #108]	; (800ca58 <__ieee754_rem_pio2+0x350>)
 800c9ea:	4598      	cmp	r8, r3
 800c9ec:	dd36      	ble.n	800ca5c <__ieee754_rem_pio2+0x354>
 800c9ee:	ee10 2a10 	vmov	r2, s0
 800c9f2:	462b      	mov	r3, r5
 800c9f4:	4620      	mov	r0, r4
 800c9f6:	4629      	mov	r1, r5
 800c9f8:	f7f3 fc66 	bl	80002c8 <__aeabi_dsub>
 800c9fc:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ca00:	e9ca 0100 	strd	r0, r1, [sl]
 800ca04:	e694      	b.n	800c730 <__ieee754_rem_pio2+0x28>
 800ca06:	bf00      	nop
 800ca08:	54400000 	.word	0x54400000
 800ca0c:	3ff921fb 	.word	0x3ff921fb
 800ca10:	1a626331 	.word	0x1a626331
 800ca14:	3dd0b461 	.word	0x3dd0b461
 800ca18:	1a600000 	.word	0x1a600000
 800ca1c:	3dd0b461 	.word	0x3dd0b461
 800ca20:	2e037073 	.word	0x2e037073
 800ca24:	3ba3198a 	.word	0x3ba3198a
 800ca28:	6dc9c883 	.word	0x6dc9c883
 800ca2c:	3fe45f30 	.word	0x3fe45f30
 800ca30:	2e000000 	.word	0x2e000000
 800ca34:	3ba3198a 	.word	0x3ba3198a
 800ca38:	252049c1 	.word	0x252049c1
 800ca3c:	397b839a 	.word	0x397b839a
 800ca40:	3fe921fb 	.word	0x3fe921fb
 800ca44:	4002d97b 	.word	0x4002d97b
 800ca48:	3ff921fb 	.word	0x3ff921fb
 800ca4c:	413921fb 	.word	0x413921fb
 800ca50:	3fe00000 	.word	0x3fe00000
 800ca54:	0800db98 	.word	0x0800db98
 800ca58:	7fefffff 	.word	0x7fefffff
 800ca5c:	ea4f 5428 	mov.w	r4, r8, asr #20
 800ca60:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800ca64:	ee10 0a10 	vmov	r0, s0
 800ca68:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800ca6c:	ee10 6a10 	vmov	r6, s0
 800ca70:	460f      	mov	r7, r1
 800ca72:	f7f4 f891 	bl	8000b98 <__aeabi_d2iz>
 800ca76:	f7f3 fd75 	bl	8000564 <__aeabi_i2d>
 800ca7a:	4602      	mov	r2, r0
 800ca7c:	460b      	mov	r3, r1
 800ca7e:	4630      	mov	r0, r6
 800ca80:	4639      	mov	r1, r7
 800ca82:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ca86:	f7f3 fc1f 	bl	80002c8 <__aeabi_dsub>
 800ca8a:	4b23      	ldr	r3, [pc, #140]	; (800cb18 <__ieee754_rem_pio2+0x410>)
 800ca8c:	2200      	movs	r2, #0
 800ca8e:	f7f3 fdd3 	bl	8000638 <__aeabi_dmul>
 800ca92:	460f      	mov	r7, r1
 800ca94:	4606      	mov	r6, r0
 800ca96:	f7f4 f87f 	bl	8000b98 <__aeabi_d2iz>
 800ca9a:	f7f3 fd63 	bl	8000564 <__aeabi_i2d>
 800ca9e:	4602      	mov	r2, r0
 800caa0:	460b      	mov	r3, r1
 800caa2:	4630      	mov	r0, r6
 800caa4:	4639      	mov	r1, r7
 800caa6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800caaa:	f7f3 fc0d 	bl	80002c8 <__aeabi_dsub>
 800caae:	4b1a      	ldr	r3, [pc, #104]	; (800cb18 <__ieee754_rem_pio2+0x410>)
 800cab0:	2200      	movs	r2, #0
 800cab2:	f7f3 fdc1 	bl	8000638 <__aeabi_dmul>
 800cab6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800caba:	ad04      	add	r5, sp, #16
 800cabc:	f04f 0803 	mov.w	r8, #3
 800cac0:	46a9      	mov	r9, r5
 800cac2:	2600      	movs	r6, #0
 800cac4:	2700      	movs	r7, #0
 800cac6:	4632      	mov	r2, r6
 800cac8:	463b      	mov	r3, r7
 800caca:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800cace:	46c3      	mov	fp, r8
 800cad0:	3d08      	subs	r5, #8
 800cad2:	f108 38ff 	add.w	r8, r8, #4294967295
 800cad6:	f7f4 f817 	bl	8000b08 <__aeabi_dcmpeq>
 800cada:	2800      	cmp	r0, #0
 800cadc:	d1f3      	bne.n	800cac6 <__ieee754_rem_pio2+0x3be>
 800cade:	4b0f      	ldr	r3, [pc, #60]	; (800cb1c <__ieee754_rem_pio2+0x414>)
 800cae0:	9301      	str	r3, [sp, #4]
 800cae2:	2302      	movs	r3, #2
 800cae4:	9300      	str	r3, [sp, #0]
 800cae6:	4622      	mov	r2, r4
 800cae8:	465b      	mov	r3, fp
 800caea:	4651      	mov	r1, sl
 800caec:	4648      	mov	r0, r9
 800caee:	f000 f993 	bl	800ce18 <__kernel_rem_pio2>
 800caf2:	9b02      	ldr	r3, [sp, #8]
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	4683      	mov	fp, r0
 800caf8:	f6bf ae46 	bge.w	800c788 <__ieee754_rem_pio2+0x80>
 800cafc:	e9da 2100 	ldrd	r2, r1, [sl]
 800cb00:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cb04:	e9ca 2300 	strd	r2, r3, [sl]
 800cb08:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800cb0c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cb10:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800cb14:	e73a      	b.n	800c98c <__ieee754_rem_pio2+0x284>
 800cb16:	bf00      	nop
 800cb18:	41700000 	.word	0x41700000
 800cb1c:	0800dc18 	.word	0x0800dc18

0800cb20 <__ieee754_sqrt>:
 800cb20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb24:	ec55 4b10 	vmov	r4, r5, d0
 800cb28:	4e55      	ldr	r6, [pc, #340]	; (800cc80 <__ieee754_sqrt+0x160>)
 800cb2a:	43ae      	bics	r6, r5
 800cb2c:	ee10 0a10 	vmov	r0, s0
 800cb30:	ee10 3a10 	vmov	r3, s0
 800cb34:	462a      	mov	r2, r5
 800cb36:	4629      	mov	r1, r5
 800cb38:	d110      	bne.n	800cb5c <__ieee754_sqrt+0x3c>
 800cb3a:	ee10 2a10 	vmov	r2, s0
 800cb3e:	462b      	mov	r3, r5
 800cb40:	f7f3 fd7a 	bl	8000638 <__aeabi_dmul>
 800cb44:	4602      	mov	r2, r0
 800cb46:	460b      	mov	r3, r1
 800cb48:	4620      	mov	r0, r4
 800cb4a:	4629      	mov	r1, r5
 800cb4c:	f7f3 fbbe 	bl	80002cc <__adddf3>
 800cb50:	4604      	mov	r4, r0
 800cb52:	460d      	mov	r5, r1
 800cb54:	ec45 4b10 	vmov	d0, r4, r5
 800cb58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb5c:	2d00      	cmp	r5, #0
 800cb5e:	dc10      	bgt.n	800cb82 <__ieee754_sqrt+0x62>
 800cb60:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800cb64:	4330      	orrs	r0, r6
 800cb66:	d0f5      	beq.n	800cb54 <__ieee754_sqrt+0x34>
 800cb68:	b15d      	cbz	r5, 800cb82 <__ieee754_sqrt+0x62>
 800cb6a:	ee10 2a10 	vmov	r2, s0
 800cb6e:	462b      	mov	r3, r5
 800cb70:	ee10 0a10 	vmov	r0, s0
 800cb74:	f7f3 fba8 	bl	80002c8 <__aeabi_dsub>
 800cb78:	4602      	mov	r2, r0
 800cb7a:	460b      	mov	r3, r1
 800cb7c:	f7f3 fe86 	bl	800088c <__aeabi_ddiv>
 800cb80:	e7e6      	b.n	800cb50 <__ieee754_sqrt+0x30>
 800cb82:	1512      	asrs	r2, r2, #20
 800cb84:	d074      	beq.n	800cc70 <__ieee754_sqrt+0x150>
 800cb86:	07d4      	lsls	r4, r2, #31
 800cb88:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800cb8c:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800cb90:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800cb94:	bf5e      	ittt	pl
 800cb96:	0fda      	lsrpl	r2, r3, #31
 800cb98:	005b      	lslpl	r3, r3, #1
 800cb9a:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800cb9e:	2400      	movs	r4, #0
 800cba0:	0fda      	lsrs	r2, r3, #31
 800cba2:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800cba6:	107f      	asrs	r7, r7, #1
 800cba8:	005b      	lsls	r3, r3, #1
 800cbaa:	2516      	movs	r5, #22
 800cbac:	4620      	mov	r0, r4
 800cbae:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800cbb2:	1886      	adds	r6, r0, r2
 800cbb4:	428e      	cmp	r6, r1
 800cbb6:	bfde      	ittt	le
 800cbb8:	1b89      	suble	r1, r1, r6
 800cbba:	18b0      	addle	r0, r6, r2
 800cbbc:	18a4      	addle	r4, r4, r2
 800cbbe:	0049      	lsls	r1, r1, #1
 800cbc0:	3d01      	subs	r5, #1
 800cbc2:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800cbc6:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800cbca:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800cbce:	d1f0      	bne.n	800cbb2 <__ieee754_sqrt+0x92>
 800cbd0:	462a      	mov	r2, r5
 800cbd2:	f04f 0e20 	mov.w	lr, #32
 800cbd6:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800cbda:	4281      	cmp	r1, r0
 800cbdc:	eb06 0c05 	add.w	ip, r6, r5
 800cbe0:	dc02      	bgt.n	800cbe8 <__ieee754_sqrt+0xc8>
 800cbe2:	d113      	bne.n	800cc0c <__ieee754_sqrt+0xec>
 800cbe4:	459c      	cmp	ip, r3
 800cbe6:	d811      	bhi.n	800cc0c <__ieee754_sqrt+0xec>
 800cbe8:	f1bc 0f00 	cmp.w	ip, #0
 800cbec:	eb0c 0506 	add.w	r5, ip, r6
 800cbf0:	da43      	bge.n	800cc7a <__ieee754_sqrt+0x15a>
 800cbf2:	2d00      	cmp	r5, #0
 800cbf4:	db41      	blt.n	800cc7a <__ieee754_sqrt+0x15a>
 800cbf6:	f100 0801 	add.w	r8, r0, #1
 800cbfa:	1a09      	subs	r1, r1, r0
 800cbfc:	459c      	cmp	ip, r3
 800cbfe:	bf88      	it	hi
 800cc00:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800cc04:	eba3 030c 	sub.w	r3, r3, ip
 800cc08:	4432      	add	r2, r6
 800cc0a:	4640      	mov	r0, r8
 800cc0c:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800cc10:	f1be 0e01 	subs.w	lr, lr, #1
 800cc14:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800cc18:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800cc1c:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800cc20:	d1db      	bne.n	800cbda <__ieee754_sqrt+0xba>
 800cc22:	430b      	orrs	r3, r1
 800cc24:	d006      	beq.n	800cc34 <__ieee754_sqrt+0x114>
 800cc26:	1c50      	adds	r0, r2, #1
 800cc28:	bf13      	iteet	ne
 800cc2a:	3201      	addne	r2, #1
 800cc2c:	3401      	addeq	r4, #1
 800cc2e:	4672      	moveq	r2, lr
 800cc30:	f022 0201 	bicne.w	r2, r2, #1
 800cc34:	1063      	asrs	r3, r4, #1
 800cc36:	0852      	lsrs	r2, r2, #1
 800cc38:	07e1      	lsls	r1, r4, #31
 800cc3a:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800cc3e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800cc42:	bf48      	it	mi
 800cc44:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800cc48:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800cc4c:	4614      	mov	r4, r2
 800cc4e:	e781      	b.n	800cb54 <__ieee754_sqrt+0x34>
 800cc50:	0ad9      	lsrs	r1, r3, #11
 800cc52:	3815      	subs	r0, #21
 800cc54:	055b      	lsls	r3, r3, #21
 800cc56:	2900      	cmp	r1, #0
 800cc58:	d0fa      	beq.n	800cc50 <__ieee754_sqrt+0x130>
 800cc5a:	02cd      	lsls	r5, r1, #11
 800cc5c:	d50a      	bpl.n	800cc74 <__ieee754_sqrt+0x154>
 800cc5e:	f1c2 0420 	rsb	r4, r2, #32
 800cc62:	fa23 f404 	lsr.w	r4, r3, r4
 800cc66:	1e55      	subs	r5, r2, #1
 800cc68:	4093      	lsls	r3, r2
 800cc6a:	4321      	orrs	r1, r4
 800cc6c:	1b42      	subs	r2, r0, r5
 800cc6e:	e78a      	b.n	800cb86 <__ieee754_sqrt+0x66>
 800cc70:	4610      	mov	r0, r2
 800cc72:	e7f0      	b.n	800cc56 <__ieee754_sqrt+0x136>
 800cc74:	0049      	lsls	r1, r1, #1
 800cc76:	3201      	adds	r2, #1
 800cc78:	e7ef      	b.n	800cc5a <__ieee754_sqrt+0x13a>
 800cc7a:	4680      	mov	r8, r0
 800cc7c:	e7bd      	b.n	800cbfa <__ieee754_sqrt+0xda>
 800cc7e:	bf00      	nop
 800cc80:	7ff00000 	.word	0x7ff00000
 800cc84:	00000000 	.word	0x00000000

0800cc88 <__kernel_cos>:
 800cc88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc8c:	ec57 6b10 	vmov	r6, r7, d0
 800cc90:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800cc94:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800cc98:	ed8d 1b00 	vstr	d1, [sp]
 800cc9c:	da07      	bge.n	800ccae <__kernel_cos+0x26>
 800cc9e:	ee10 0a10 	vmov	r0, s0
 800cca2:	4639      	mov	r1, r7
 800cca4:	f7f3 ff78 	bl	8000b98 <__aeabi_d2iz>
 800cca8:	2800      	cmp	r0, #0
 800ccaa:	f000 8088 	beq.w	800cdbe <__kernel_cos+0x136>
 800ccae:	4632      	mov	r2, r6
 800ccb0:	463b      	mov	r3, r7
 800ccb2:	4630      	mov	r0, r6
 800ccb4:	4639      	mov	r1, r7
 800ccb6:	f7f3 fcbf 	bl	8000638 <__aeabi_dmul>
 800ccba:	4b51      	ldr	r3, [pc, #324]	; (800ce00 <__kernel_cos+0x178>)
 800ccbc:	2200      	movs	r2, #0
 800ccbe:	4604      	mov	r4, r0
 800ccc0:	460d      	mov	r5, r1
 800ccc2:	f7f3 fcb9 	bl	8000638 <__aeabi_dmul>
 800ccc6:	a340      	add	r3, pc, #256	; (adr r3, 800cdc8 <__kernel_cos+0x140>)
 800ccc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cccc:	4682      	mov	sl, r0
 800ccce:	468b      	mov	fp, r1
 800ccd0:	4620      	mov	r0, r4
 800ccd2:	4629      	mov	r1, r5
 800ccd4:	f7f3 fcb0 	bl	8000638 <__aeabi_dmul>
 800ccd8:	a33d      	add	r3, pc, #244	; (adr r3, 800cdd0 <__kernel_cos+0x148>)
 800ccda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccde:	f7f3 faf5 	bl	80002cc <__adddf3>
 800cce2:	4622      	mov	r2, r4
 800cce4:	462b      	mov	r3, r5
 800cce6:	f7f3 fca7 	bl	8000638 <__aeabi_dmul>
 800ccea:	a33b      	add	r3, pc, #236	; (adr r3, 800cdd8 <__kernel_cos+0x150>)
 800ccec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccf0:	f7f3 faea 	bl	80002c8 <__aeabi_dsub>
 800ccf4:	4622      	mov	r2, r4
 800ccf6:	462b      	mov	r3, r5
 800ccf8:	f7f3 fc9e 	bl	8000638 <__aeabi_dmul>
 800ccfc:	a338      	add	r3, pc, #224	; (adr r3, 800cde0 <__kernel_cos+0x158>)
 800ccfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd02:	f7f3 fae3 	bl	80002cc <__adddf3>
 800cd06:	4622      	mov	r2, r4
 800cd08:	462b      	mov	r3, r5
 800cd0a:	f7f3 fc95 	bl	8000638 <__aeabi_dmul>
 800cd0e:	a336      	add	r3, pc, #216	; (adr r3, 800cde8 <__kernel_cos+0x160>)
 800cd10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd14:	f7f3 fad8 	bl	80002c8 <__aeabi_dsub>
 800cd18:	4622      	mov	r2, r4
 800cd1a:	462b      	mov	r3, r5
 800cd1c:	f7f3 fc8c 	bl	8000638 <__aeabi_dmul>
 800cd20:	a333      	add	r3, pc, #204	; (adr r3, 800cdf0 <__kernel_cos+0x168>)
 800cd22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd26:	f7f3 fad1 	bl	80002cc <__adddf3>
 800cd2a:	4622      	mov	r2, r4
 800cd2c:	462b      	mov	r3, r5
 800cd2e:	f7f3 fc83 	bl	8000638 <__aeabi_dmul>
 800cd32:	4622      	mov	r2, r4
 800cd34:	462b      	mov	r3, r5
 800cd36:	f7f3 fc7f 	bl	8000638 <__aeabi_dmul>
 800cd3a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cd3e:	4604      	mov	r4, r0
 800cd40:	460d      	mov	r5, r1
 800cd42:	4630      	mov	r0, r6
 800cd44:	4639      	mov	r1, r7
 800cd46:	f7f3 fc77 	bl	8000638 <__aeabi_dmul>
 800cd4a:	460b      	mov	r3, r1
 800cd4c:	4602      	mov	r2, r0
 800cd4e:	4629      	mov	r1, r5
 800cd50:	4620      	mov	r0, r4
 800cd52:	f7f3 fab9 	bl	80002c8 <__aeabi_dsub>
 800cd56:	4b2b      	ldr	r3, [pc, #172]	; (800ce04 <__kernel_cos+0x17c>)
 800cd58:	4598      	cmp	r8, r3
 800cd5a:	4606      	mov	r6, r0
 800cd5c:	460f      	mov	r7, r1
 800cd5e:	dc10      	bgt.n	800cd82 <__kernel_cos+0xfa>
 800cd60:	4602      	mov	r2, r0
 800cd62:	460b      	mov	r3, r1
 800cd64:	4650      	mov	r0, sl
 800cd66:	4659      	mov	r1, fp
 800cd68:	f7f3 faae 	bl	80002c8 <__aeabi_dsub>
 800cd6c:	460b      	mov	r3, r1
 800cd6e:	4926      	ldr	r1, [pc, #152]	; (800ce08 <__kernel_cos+0x180>)
 800cd70:	4602      	mov	r2, r0
 800cd72:	2000      	movs	r0, #0
 800cd74:	f7f3 faa8 	bl	80002c8 <__aeabi_dsub>
 800cd78:	ec41 0b10 	vmov	d0, r0, r1
 800cd7c:	b003      	add	sp, #12
 800cd7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd82:	4b22      	ldr	r3, [pc, #136]	; (800ce0c <__kernel_cos+0x184>)
 800cd84:	4920      	ldr	r1, [pc, #128]	; (800ce08 <__kernel_cos+0x180>)
 800cd86:	4598      	cmp	r8, r3
 800cd88:	bfcc      	ite	gt
 800cd8a:	4d21      	ldrgt	r5, [pc, #132]	; (800ce10 <__kernel_cos+0x188>)
 800cd8c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800cd90:	2400      	movs	r4, #0
 800cd92:	4622      	mov	r2, r4
 800cd94:	462b      	mov	r3, r5
 800cd96:	2000      	movs	r0, #0
 800cd98:	f7f3 fa96 	bl	80002c8 <__aeabi_dsub>
 800cd9c:	4622      	mov	r2, r4
 800cd9e:	4680      	mov	r8, r0
 800cda0:	4689      	mov	r9, r1
 800cda2:	462b      	mov	r3, r5
 800cda4:	4650      	mov	r0, sl
 800cda6:	4659      	mov	r1, fp
 800cda8:	f7f3 fa8e 	bl	80002c8 <__aeabi_dsub>
 800cdac:	4632      	mov	r2, r6
 800cdae:	463b      	mov	r3, r7
 800cdb0:	f7f3 fa8a 	bl	80002c8 <__aeabi_dsub>
 800cdb4:	4602      	mov	r2, r0
 800cdb6:	460b      	mov	r3, r1
 800cdb8:	4640      	mov	r0, r8
 800cdba:	4649      	mov	r1, r9
 800cdbc:	e7da      	b.n	800cd74 <__kernel_cos+0xec>
 800cdbe:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800cdf8 <__kernel_cos+0x170>
 800cdc2:	e7db      	b.n	800cd7c <__kernel_cos+0xf4>
 800cdc4:	f3af 8000 	nop.w
 800cdc8:	be8838d4 	.word	0xbe8838d4
 800cdcc:	bda8fae9 	.word	0xbda8fae9
 800cdd0:	bdb4b1c4 	.word	0xbdb4b1c4
 800cdd4:	3e21ee9e 	.word	0x3e21ee9e
 800cdd8:	809c52ad 	.word	0x809c52ad
 800cddc:	3e927e4f 	.word	0x3e927e4f
 800cde0:	19cb1590 	.word	0x19cb1590
 800cde4:	3efa01a0 	.word	0x3efa01a0
 800cde8:	16c15177 	.word	0x16c15177
 800cdec:	3f56c16c 	.word	0x3f56c16c
 800cdf0:	5555554c 	.word	0x5555554c
 800cdf4:	3fa55555 	.word	0x3fa55555
 800cdf8:	00000000 	.word	0x00000000
 800cdfc:	3ff00000 	.word	0x3ff00000
 800ce00:	3fe00000 	.word	0x3fe00000
 800ce04:	3fd33332 	.word	0x3fd33332
 800ce08:	3ff00000 	.word	0x3ff00000
 800ce0c:	3fe90000 	.word	0x3fe90000
 800ce10:	3fd20000 	.word	0x3fd20000
 800ce14:	00000000 	.word	0x00000000

0800ce18 <__kernel_rem_pio2>:
 800ce18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce1c:	ed2d 8b02 	vpush	{d8}
 800ce20:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800ce24:	f112 0f14 	cmn.w	r2, #20
 800ce28:	9308      	str	r3, [sp, #32]
 800ce2a:	9101      	str	r1, [sp, #4]
 800ce2c:	4bc4      	ldr	r3, [pc, #784]	; (800d140 <__kernel_rem_pio2+0x328>)
 800ce2e:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800ce30:	900b      	str	r0, [sp, #44]	; 0x2c
 800ce32:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ce36:	9302      	str	r3, [sp, #8]
 800ce38:	9b08      	ldr	r3, [sp, #32]
 800ce3a:	f103 33ff 	add.w	r3, r3, #4294967295
 800ce3e:	bfa8      	it	ge
 800ce40:	1ed4      	subge	r4, r2, #3
 800ce42:	9306      	str	r3, [sp, #24]
 800ce44:	bfb2      	itee	lt
 800ce46:	2400      	movlt	r4, #0
 800ce48:	2318      	movge	r3, #24
 800ce4a:	fb94 f4f3 	sdivge	r4, r4, r3
 800ce4e:	f06f 0317 	mvn.w	r3, #23
 800ce52:	fb04 3303 	mla	r3, r4, r3, r3
 800ce56:	eb03 0a02 	add.w	sl, r3, r2
 800ce5a:	9b02      	ldr	r3, [sp, #8]
 800ce5c:	9a06      	ldr	r2, [sp, #24]
 800ce5e:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 800d130 <__kernel_rem_pio2+0x318>
 800ce62:	eb03 0802 	add.w	r8, r3, r2
 800ce66:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800ce68:	1aa7      	subs	r7, r4, r2
 800ce6a:	ae22      	add	r6, sp, #136	; 0x88
 800ce6c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800ce70:	2500      	movs	r5, #0
 800ce72:	4545      	cmp	r5, r8
 800ce74:	dd13      	ble.n	800ce9e <__kernel_rem_pio2+0x86>
 800ce76:	9b08      	ldr	r3, [sp, #32]
 800ce78:	ed9f 8bad 	vldr	d8, [pc, #692]	; 800d130 <__kernel_rem_pio2+0x318>
 800ce7c:	aa22      	add	r2, sp, #136	; 0x88
 800ce7e:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800ce82:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800ce86:	f04f 0800 	mov.w	r8, #0
 800ce8a:	9b02      	ldr	r3, [sp, #8]
 800ce8c:	4598      	cmp	r8, r3
 800ce8e:	dc2f      	bgt.n	800cef0 <__kernel_rem_pio2+0xd8>
 800ce90:	ed8d 8b04 	vstr	d8, [sp, #16]
 800ce94:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800ce98:	462f      	mov	r7, r5
 800ce9a:	2600      	movs	r6, #0
 800ce9c:	e01b      	b.n	800ced6 <__kernel_rem_pio2+0xbe>
 800ce9e:	42ef      	cmn	r7, r5
 800cea0:	d407      	bmi.n	800ceb2 <__kernel_rem_pio2+0x9a>
 800cea2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800cea6:	f7f3 fb5d 	bl	8000564 <__aeabi_i2d>
 800ceaa:	e8e6 0102 	strd	r0, r1, [r6], #8
 800ceae:	3501      	adds	r5, #1
 800ceb0:	e7df      	b.n	800ce72 <__kernel_rem_pio2+0x5a>
 800ceb2:	ec51 0b18 	vmov	r0, r1, d8
 800ceb6:	e7f8      	b.n	800ceaa <__kernel_rem_pio2+0x92>
 800ceb8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cebc:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800cec0:	f7f3 fbba 	bl	8000638 <__aeabi_dmul>
 800cec4:	4602      	mov	r2, r0
 800cec6:	460b      	mov	r3, r1
 800cec8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cecc:	f7f3 f9fe 	bl	80002cc <__adddf3>
 800ced0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ced4:	3601      	adds	r6, #1
 800ced6:	9b06      	ldr	r3, [sp, #24]
 800ced8:	429e      	cmp	r6, r3
 800ceda:	f1a7 0708 	sub.w	r7, r7, #8
 800cede:	ddeb      	ble.n	800ceb8 <__kernel_rem_pio2+0xa0>
 800cee0:	ed9d 7b04 	vldr	d7, [sp, #16]
 800cee4:	f108 0801 	add.w	r8, r8, #1
 800cee8:	ecab 7b02 	vstmia	fp!, {d7}
 800ceec:	3508      	adds	r5, #8
 800ceee:	e7cc      	b.n	800ce8a <__kernel_rem_pio2+0x72>
 800cef0:	9b02      	ldr	r3, [sp, #8]
 800cef2:	aa0e      	add	r2, sp, #56	; 0x38
 800cef4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cef8:	930d      	str	r3, [sp, #52]	; 0x34
 800cefa:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800cefc:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800cf00:	9c02      	ldr	r4, [sp, #8]
 800cf02:	930c      	str	r3, [sp, #48]	; 0x30
 800cf04:	00e3      	lsls	r3, r4, #3
 800cf06:	930a      	str	r3, [sp, #40]	; 0x28
 800cf08:	ab9a      	add	r3, sp, #616	; 0x268
 800cf0a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cf0e:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800cf12:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800cf16:	ab72      	add	r3, sp, #456	; 0x1c8
 800cf18:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800cf1c:	46c3      	mov	fp, r8
 800cf1e:	46a1      	mov	r9, r4
 800cf20:	f1b9 0f00 	cmp.w	r9, #0
 800cf24:	f1a5 0508 	sub.w	r5, r5, #8
 800cf28:	dc77      	bgt.n	800d01a <__kernel_rem_pio2+0x202>
 800cf2a:	ec47 6b10 	vmov	d0, r6, r7
 800cf2e:	4650      	mov	r0, sl
 800cf30:	f000 fc46 	bl	800d7c0 <scalbn>
 800cf34:	ec57 6b10 	vmov	r6, r7, d0
 800cf38:	2200      	movs	r2, #0
 800cf3a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800cf3e:	ee10 0a10 	vmov	r0, s0
 800cf42:	4639      	mov	r1, r7
 800cf44:	f7f3 fb78 	bl	8000638 <__aeabi_dmul>
 800cf48:	ec41 0b10 	vmov	d0, r0, r1
 800cf4c:	f000 fbb8 	bl	800d6c0 <floor>
 800cf50:	4b7c      	ldr	r3, [pc, #496]	; (800d144 <__kernel_rem_pio2+0x32c>)
 800cf52:	ec51 0b10 	vmov	r0, r1, d0
 800cf56:	2200      	movs	r2, #0
 800cf58:	f7f3 fb6e 	bl	8000638 <__aeabi_dmul>
 800cf5c:	4602      	mov	r2, r0
 800cf5e:	460b      	mov	r3, r1
 800cf60:	4630      	mov	r0, r6
 800cf62:	4639      	mov	r1, r7
 800cf64:	f7f3 f9b0 	bl	80002c8 <__aeabi_dsub>
 800cf68:	460f      	mov	r7, r1
 800cf6a:	4606      	mov	r6, r0
 800cf6c:	f7f3 fe14 	bl	8000b98 <__aeabi_d2iz>
 800cf70:	9004      	str	r0, [sp, #16]
 800cf72:	f7f3 faf7 	bl	8000564 <__aeabi_i2d>
 800cf76:	4602      	mov	r2, r0
 800cf78:	460b      	mov	r3, r1
 800cf7a:	4630      	mov	r0, r6
 800cf7c:	4639      	mov	r1, r7
 800cf7e:	f7f3 f9a3 	bl	80002c8 <__aeabi_dsub>
 800cf82:	f1ba 0f00 	cmp.w	sl, #0
 800cf86:	4606      	mov	r6, r0
 800cf88:	460f      	mov	r7, r1
 800cf8a:	dd6d      	ble.n	800d068 <__kernel_rem_pio2+0x250>
 800cf8c:	1e62      	subs	r2, r4, #1
 800cf8e:	ab0e      	add	r3, sp, #56	; 0x38
 800cf90:	9d04      	ldr	r5, [sp, #16]
 800cf92:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800cf96:	f1ca 0118 	rsb	r1, sl, #24
 800cf9a:	fa40 f301 	asr.w	r3, r0, r1
 800cf9e:	441d      	add	r5, r3
 800cfa0:	408b      	lsls	r3, r1
 800cfa2:	1ac0      	subs	r0, r0, r3
 800cfa4:	ab0e      	add	r3, sp, #56	; 0x38
 800cfa6:	9504      	str	r5, [sp, #16]
 800cfa8:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800cfac:	f1ca 0317 	rsb	r3, sl, #23
 800cfb0:	fa40 fb03 	asr.w	fp, r0, r3
 800cfb4:	f1bb 0f00 	cmp.w	fp, #0
 800cfb8:	dd65      	ble.n	800d086 <__kernel_rem_pio2+0x26e>
 800cfba:	9b04      	ldr	r3, [sp, #16]
 800cfbc:	2200      	movs	r2, #0
 800cfbe:	3301      	adds	r3, #1
 800cfc0:	9304      	str	r3, [sp, #16]
 800cfc2:	4615      	mov	r5, r2
 800cfc4:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800cfc8:	4294      	cmp	r4, r2
 800cfca:	f300 809c 	bgt.w	800d106 <__kernel_rem_pio2+0x2ee>
 800cfce:	f1ba 0f00 	cmp.w	sl, #0
 800cfd2:	dd07      	ble.n	800cfe4 <__kernel_rem_pio2+0x1cc>
 800cfd4:	f1ba 0f01 	cmp.w	sl, #1
 800cfd8:	f000 80c0 	beq.w	800d15c <__kernel_rem_pio2+0x344>
 800cfdc:	f1ba 0f02 	cmp.w	sl, #2
 800cfe0:	f000 80c6 	beq.w	800d170 <__kernel_rem_pio2+0x358>
 800cfe4:	f1bb 0f02 	cmp.w	fp, #2
 800cfe8:	d14d      	bne.n	800d086 <__kernel_rem_pio2+0x26e>
 800cfea:	4632      	mov	r2, r6
 800cfec:	463b      	mov	r3, r7
 800cfee:	4956      	ldr	r1, [pc, #344]	; (800d148 <__kernel_rem_pio2+0x330>)
 800cff0:	2000      	movs	r0, #0
 800cff2:	f7f3 f969 	bl	80002c8 <__aeabi_dsub>
 800cff6:	4606      	mov	r6, r0
 800cff8:	460f      	mov	r7, r1
 800cffa:	2d00      	cmp	r5, #0
 800cffc:	d043      	beq.n	800d086 <__kernel_rem_pio2+0x26e>
 800cffe:	4650      	mov	r0, sl
 800d000:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800d138 <__kernel_rem_pio2+0x320>
 800d004:	f000 fbdc 	bl	800d7c0 <scalbn>
 800d008:	4630      	mov	r0, r6
 800d00a:	4639      	mov	r1, r7
 800d00c:	ec53 2b10 	vmov	r2, r3, d0
 800d010:	f7f3 f95a 	bl	80002c8 <__aeabi_dsub>
 800d014:	4606      	mov	r6, r0
 800d016:	460f      	mov	r7, r1
 800d018:	e035      	b.n	800d086 <__kernel_rem_pio2+0x26e>
 800d01a:	4b4c      	ldr	r3, [pc, #304]	; (800d14c <__kernel_rem_pio2+0x334>)
 800d01c:	2200      	movs	r2, #0
 800d01e:	4630      	mov	r0, r6
 800d020:	4639      	mov	r1, r7
 800d022:	f7f3 fb09 	bl	8000638 <__aeabi_dmul>
 800d026:	f7f3 fdb7 	bl	8000b98 <__aeabi_d2iz>
 800d02a:	f7f3 fa9b 	bl	8000564 <__aeabi_i2d>
 800d02e:	4602      	mov	r2, r0
 800d030:	460b      	mov	r3, r1
 800d032:	ec43 2b18 	vmov	d8, r2, r3
 800d036:	4b46      	ldr	r3, [pc, #280]	; (800d150 <__kernel_rem_pio2+0x338>)
 800d038:	2200      	movs	r2, #0
 800d03a:	f7f3 fafd 	bl	8000638 <__aeabi_dmul>
 800d03e:	4602      	mov	r2, r0
 800d040:	460b      	mov	r3, r1
 800d042:	4630      	mov	r0, r6
 800d044:	4639      	mov	r1, r7
 800d046:	f7f3 f93f 	bl	80002c8 <__aeabi_dsub>
 800d04a:	f7f3 fda5 	bl	8000b98 <__aeabi_d2iz>
 800d04e:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d052:	f84b 0b04 	str.w	r0, [fp], #4
 800d056:	ec51 0b18 	vmov	r0, r1, d8
 800d05a:	f7f3 f937 	bl	80002cc <__adddf3>
 800d05e:	f109 39ff 	add.w	r9, r9, #4294967295
 800d062:	4606      	mov	r6, r0
 800d064:	460f      	mov	r7, r1
 800d066:	e75b      	b.n	800cf20 <__kernel_rem_pio2+0x108>
 800d068:	d106      	bne.n	800d078 <__kernel_rem_pio2+0x260>
 800d06a:	1e63      	subs	r3, r4, #1
 800d06c:	aa0e      	add	r2, sp, #56	; 0x38
 800d06e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800d072:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800d076:	e79d      	b.n	800cfb4 <__kernel_rem_pio2+0x19c>
 800d078:	4b36      	ldr	r3, [pc, #216]	; (800d154 <__kernel_rem_pio2+0x33c>)
 800d07a:	2200      	movs	r2, #0
 800d07c:	f7f3 fd62 	bl	8000b44 <__aeabi_dcmpge>
 800d080:	2800      	cmp	r0, #0
 800d082:	d13d      	bne.n	800d100 <__kernel_rem_pio2+0x2e8>
 800d084:	4683      	mov	fp, r0
 800d086:	2200      	movs	r2, #0
 800d088:	2300      	movs	r3, #0
 800d08a:	4630      	mov	r0, r6
 800d08c:	4639      	mov	r1, r7
 800d08e:	f7f3 fd3b 	bl	8000b08 <__aeabi_dcmpeq>
 800d092:	2800      	cmp	r0, #0
 800d094:	f000 80c0 	beq.w	800d218 <__kernel_rem_pio2+0x400>
 800d098:	1e65      	subs	r5, r4, #1
 800d09a:	462b      	mov	r3, r5
 800d09c:	2200      	movs	r2, #0
 800d09e:	9902      	ldr	r1, [sp, #8]
 800d0a0:	428b      	cmp	r3, r1
 800d0a2:	da6c      	bge.n	800d17e <__kernel_rem_pio2+0x366>
 800d0a4:	2a00      	cmp	r2, #0
 800d0a6:	f000 8089 	beq.w	800d1bc <__kernel_rem_pio2+0x3a4>
 800d0aa:	ab0e      	add	r3, sp, #56	; 0x38
 800d0ac:	f1aa 0a18 	sub.w	sl, sl, #24
 800d0b0:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	f000 80ad 	beq.w	800d214 <__kernel_rem_pio2+0x3fc>
 800d0ba:	4650      	mov	r0, sl
 800d0bc:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 800d138 <__kernel_rem_pio2+0x320>
 800d0c0:	f000 fb7e 	bl	800d7c0 <scalbn>
 800d0c4:	ab9a      	add	r3, sp, #616	; 0x268
 800d0c6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800d0ca:	ec57 6b10 	vmov	r6, r7, d0
 800d0ce:	00ec      	lsls	r4, r5, #3
 800d0d0:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 800d0d4:	46aa      	mov	sl, r5
 800d0d6:	f1ba 0f00 	cmp.w	sl, #0
 800d0da:	f280 80d6 	bge.w	800d28a <__kernel_rem_pio2+0x472>
 800d0de:	ed9f 8b14 	vldr	d8, [pc, #80]	; 800d130 <__kernel_rem_pio2+0x318>
 800d0e2:	462e      	mov	r6, r5
 800d0e4:	2e00      	cmp	r6, #0
 800d0e6:	f2c0 8104 	blt.w	800d2f2 <__kernel_rem_pio2+0x4da>
 800d0ea:	ab72      	add	r3, sp, #456	; 0x1c8
 800d0ec:	ed8d 8b06 	vstr	d8, [sp, #24]
 800d0f0:	f8df a064 	ldr.w	sl, [pc, #100]	; 800d158 <__kernel_rem_pio2+0x340>
 800d0f4:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800d0f8:	f04f 0800 	mov.w	r8, #0
 800d0fc:	1baf      	subs	r7, r5, r6
 800d0fe:	e0ea      	b.n	800d2d6 <__kernel_rem_pio2+0x4be>
 800d100:	f04f 0b02 	mov.w	fp, #2
 800d104:	e759      	b.n	800cfba <__kernel_rem_pio2+0x1a2>
 800d106:	f8d8 3000 	ldr.w	r3, [r8]
 800d10a:	b955      	cbnz	r5, 800d122 <__kernel_rem_pio2+0x30a>
 800d10c:	b123      	cbz	r3, 800d118 <__kernel_rem_pio2+0x300>
 800d10e:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800d112:	f8c8 3000 	str.w	r3, [r8]
 800d116:	2301      	movs	r3, #1
 800d118:	3201      	adds	r2, #1
 800d11a:	f108 0804 	add.w	r8, r8, #4
 800d11e:	461d      	mov	r5, r3
 800d120:	e752      	b.n	800cfc8 <__kernel_rem_pio2+0x1b0>
 800d122:	1acb      	subs	r3, r1, r3
 800d124:	f8c8 3000 	str.w	r3, [r8]
 800d128:	462b      	mov	r3, r5
 800d12a:	e7f5      	b.n	800d118 <__kernel_rem_pio2+0x300>
 800d12c:	f3af 8000 	nop.w
	...
 800d13c:	3ff00000 	.word	0x3ff00000
 800d140:	0800dd60 	.word	0x0800dd60
 800d144:	40200000 	.word	0x40200000
 800d148:	3ff00000 	.word	0x3ff00000
 800d14c:	3e700000 	.word	0x3e700000
 800d150:	41700000 	.word	0x41700000
 800d154:	3fe00000 	.word	0x3fe00000
 800d158:	0800dd20 	.word	0x0800dd20
 800d15c:	1e62      	subs	r2, r4, #1
 800d15e:	ab0e      	add	r3, sp, #56	; 0x38
 800d160:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d164:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800d168:	a90e      	add	r1, sp, #56	; 0x38
 800d16a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800d16e:	e739      	b.n	800cfe4 <__kernel_rem_pio2+0x1cc>
 800d170:	1e62      	subs	r2, r4, #1
 800d172:	ab0e      	add	r3, sp, #56	; 0x38
 800d174:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d178:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800d17c:	e7f4      	b.n	800d168 <__kernel_rem_pio2+0x350>
 800d17e:	a90e      	add	r1, sp, #56	; 0x38
 800d180:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800d184:	3b01      	subs	r3, #1
 800d186:	430a      	orrs	r2, r1
 800d188:	e789      	b.n	800d09e <__kernel_rem_pio2+0x286>
 800d18a:	3301      	adds	r3, #1
 800d18c:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800d190:	2900      	cmp	r1, #0
 800d192:	d0fa      	beq.n	800d18a <__kernel_rem_pio2+0x372>
 800d194:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d196:	f502 721a 	add.w	r2, r2, #616	; 0x268
 800d19a:	446a      	add	r2, sp
 800d19c:	3a98      	subs	r2, #152	; 0x98
 800d19e:	920a      	str	r2, [sp, #40]	; 0x28
 800d1a0:	9a08      	ldr	r2, [sp, #32]
 800d1a2:	18e3      	adds	r3, r4, r3
 800d1a4:	18a5      	adds	r5, r4, r2
 800d1a6:	aa22      	add	r2, sp, #136	; 0x88
 800d1a8:	f104 0801 	add.w	r8, r4, #1
 800d1ac:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800d1b0:	9304      	str	r3, [sp, #16]
 800d1b2:	9b04      	ldr	r3, [sp, #16]
 800d1b4:	4543      	cmp	r3, r8
 800d1b6:	da04      	bge.n	800d1c2 <__kernel_rem_pio2+0x3aa>
 800d1b8:	461c      	mov	r4, r3
 800d1ba:	e6a3      	b.n	800cf04 <__kernel_rem_pio2+0xec>
 800d1bc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d1be:	2301      	movs	r3, #1
 800d1c0:	e7e4      	b.n	800d18c <__kernel_rem_pio2+0x374>
 800d1c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d1c4:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800d1c8:	f7f3 f9cc 	bl	8000564 <__aeabi_i2d>
 800d1cc:	e8e5 0102 	strd	r0, r1, [r5], #8
 800d1d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d1d2:	46ab      	mov	fp, r5
 800d1d4:	461c      	mov	r4, r3
 800d1d6:	f04f 0900 	mov.w	r9, #0
 800d1da:	2600      	movs	r6, #0
 800d1dc:	2700      	movs	r7, #0
 800d1de:	9b06      	ldr	r3, [sp, #24]
 800d1e0:	4599      	cmp	r9, r3
 800d1e2:	dd06      	ble.n	800d1f2 <__kernel_rem_pio2+0x3da>
 800d1e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d1e6:	e8e3 6702 	strd	r6, r7, [r3], #8
 800d1ea:	f108 0801 	add.w	r8, r8, #1
 800d1ee:	930a      	str	r3, [sp, #40]	; 0x28
 800d1f0:	e7df      	b.n	800d1b2 <__kernel_rem_pio2+0x39a>
 800d1f2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800d1f6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800d1fa:	f7f3 fa1d 	bl	8000638 <__aeabi_dmul>
 800d1fe:	4602      	mov	r2, r0
 800d200:	460b      	mov	r3, r1
 800d202:	4630      	mov	r0, r6
 800d204:	4639      	mov	r1, r7
 800d206:	f7f3 f861 	bl	80002cc <__adddf3>
 800d20a:	f109 0901 	add.w	r9, r9, #1
 800d20e:	4606      	mov	r6, r0
 800d210:	460f      	mov	r7, r1
 800d212:	e7e4      	b.n	800d1de <__kernel_rem_pio2+0x3c6>
 800d214:	3d01      	subs	r5, #1
 800d216:	e748      	b.n	800d0aa <__kernel_rem_pio2+0x292>
 800d218:	ec47 6b10 	vmov	d0, r6, r7
 800d21c:	f1ca 0000 	rsb	r0, sl, #0
 800d220:	f000 face 	bl	800d7c0 <scalbn>
 800d224:	ec57 6b10 	vmov	r6, r7, d0
 800d228:	4ba0      	ldr	r3, [pc, #640]	; (800d4ac <__kernel_rem_pio2+0x694>)
 800d22a:	ee10 0a10 	vmov	r0, s0
 800d22e:	2200      	movs	r2, #0
 800d230:	4639      	mov	r1, r7
 800d232:	f7f3 fc87 	bl	8000b44 <__aeabi_dcmpge>
 800d236:	b1f8      	cbz	r0, 800d278 <__kernel_rem_pio2+0x460>
 800d238:	4b9d      	ldr	r3, [pc, #628]	; (800d4b0 <__kernel_rem_pio2+0x698>)
 800d23a:	2200      	movs	r2, #0
 800d23c:	4630      	mov	r0, r6
 800d23e:	4639      	mov	r1, r7
 800d240:	f7f3 f9fa 	bl	8000638 <__aeabi_dmul>
 800d244:	f7f3 fca8 	bl	8000b98 <__aeabi_d2iz>
 800d248:	4680      	mov	r8, r0
 800d24a:	f7f3 f98b 	bl	8000564 <__aeabi_i2d>
 800d24e:	4b97      	ldr	r3, [pc, #604]	; (800d4ac <__kernel_rem_pio2+0x694>)
 800d250:	2200      	movs	r2, #0
 800d252:	f7f3 f9f1 	bl	8000638 <__aeabi_dmul>
 800d256:	460b      	mov	r3, r1
 800d258:	4602      	mov	r2, r0
 800d25a:	4639      	mov	r1, r7
 800d25c:	4630      	mov	r0, r6
 800d25e:	f7f3 f833 	bl	80002c8 <__aeabi_dsub>
 800d262:	f7f3 fc99 	bl	8000b98 <__aeabi_d2iz>
 800d266:	1c65      	adds	r5, r4, #1
 800d268:	ab0e      	add	r3, sp, #56	; 0x38
 800d26a:	f10a 0a18 	add.w	sl, sl, #24
 800d26e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800d272:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800d276:	e720      	b.n	800d0ba <__kernel_rem_pio2+0x2a2>
 800d278:	4630      	mov	r0, r6
 800d27a:	4639      	mov	r1, r7
 800d27c:	f7f3 fc8c 	bl	8000b98 <__aeabi_d2iz>
 800d280:	ab0e      	add	r3, sp, #56	; 0x38
 800d282:	4625      	mov	r5, r4
 800d284:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800d288:	e717      	b.n	800d0ba <__kernel_rem_pio2+0x2a2>
 800d28a:	ab0e      	add	r3, sp, #56	; 0x38
 800d28c:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800d290:	f7f3 f968 	bl	8000564 <__aeabi_i2d>
 800d294:	4632      	mov	r2, r6
 800d296:	463b      	mov	r3, r7
 800d298:	f7f3 f9ce 	bl	8000638 <__aeabi_dmul>
 800d29c:	4b84      	ldr	r3, [pc, #528]	; (800d4b0 <__kernel_rem_pio2+0x698>)
 800d29e:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800d2a2:	2200      	movs	r2, #0
 800d2a4:	4630      	mov	r0, r6
 800d2a6:	4639      	mov	r1, r7
 800d2a8:	f7f3 f9c6 	bl	8000638 <__aeabi_dmul>
 800d2ac:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d2b0:	4606      	mov	r6, r0
 800d2b2:	460f      	mov	r7, r1
 800d2b4:	e70f      	b.n	800d0d6 <__kernel_rem_pio2+0x2be>
 800d2b6:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800d2ba:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800d2be:	f7f3 f9bb 	bl	8000638 <__aeabi_dmul>
 800d2c2:	4602      	mov	r2, r0
 800d2c4:	460b      	mov	r3, r1
 800d2c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d2ca:	f7f2 ffff 	bl	80002cc <__adddf3>
 800d2ce:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d2d2:	f108 0801 	add.w	r8, r8, #1
 800d2d6:	9b02      	ldr	r3, [sp, #8]
 800d2d8:	4598      	cmp	r8, r3
 800d2da:	dc01      	bgt.n	800d2e0 <__kernel_rem_pio2+0x4c8>
 800d2dc:	45b8      	cmp	r8, r7
 800d2de:	ddea      	ble.n	800d2b6 <__kernel_rem_pio2+0x49e>
 800d2e0:	ed9d 7b06 	vldr	d7, [sp, #24]
 800d2e4:	ab4a      	add	r3, sp, #296	; 0x128
 800d2e6:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800d2ea:	ed87 7b00 	vstr	d7, [r7]
 800d2ee:	3e01      	subs	r6, #1
 800d2f0:	e6f8      	b.n	800d0e4 <__kernel_rem_pio2+0x2cc>
 800d2f2:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800d2f4:	2b02      	cmp	r3, #2
 800d2f6:	dc0b      	bgt.n	800d310 <__kernel_rem_pio2+0x4f8>
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	dc35      	bgt.n	800d368 <__kernel_rem_pio2+0x550>
 800d2fc:	d059      	beq.n	800d3b2 <__kernel_rem_pio2+0x59a>
 800d2fe:	9b04      	ldr	r3, [sp, #16]
 800d300:	f003 0007 	and.w	r0, r3, #7
 800d304:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800d308:	ecbd 8b02 	vpop	{d8}
 800d30c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d310:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800d312:	2b03      	cmp	r3, #3
 800d314:	d1f3      	bne.n	800d2fe <__kernel_rem_pio2+0x4e6>
 800d316:	ab4a      	add	r3, sp, #296	; 0x128
 800d318:	4423      	add	r3, r4
 800d31a:	9306      	str	r3, [sp, #24]
 800d31c:	461c      	mov	r4, r3
 800d31e:	469a      	mov	sl, r3
 800d320:	9502      	str	r5, [sp, #8]
 800d322:	9b02      	ldr	r3, [sp, #8]
 800d324:	2b00      	cmp	r3, #0
 800d326:	f1aa 0a08 	sub.w	sl, sl, #8
 800d32a:	dc6b      	bgt.n	800d404 <__kernel_rem_pio2+0x5ec>
 800d32c:	46aa      	mov	sl, r5
 800d32e:	f1ba 0f01 	cmp.w	sl, #1
 800d332:	f1a4 0408 	sub.w	r4, r4, #8
 800d336:	f300 8085 	bgt.w	800d444 <__kernel_rem_pio2+0x62c>
 800d33a:	9c06      	ldr	r4, [sp, #24]
 800d33c:	2000      	movs	r0, #0
 800d33e:	3408      	adds	r4, #8
 800d340:	2100      	movs	r1, #0
 800d342:	2d01      	cmp	r5, #1
 800d344:	f300 809d 	bgt.w	800d482 <__kernel_rem_pio2+0x66a>
 800d348:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800d34c:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 800d350:	f1bb 0f00 	cmp.w	fp, #0
 800d354:	f040 809b 	bne.w	800d48e <__kernel_rem_pio2+0x676>
 800d358:	9b01      	ldr	r3, [sp, #4]
 800d35a:	e9c3 5600 	strd	r5, r6, [r3]
 800d35e:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800d362:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800d366:	e7ca      	b.n	800d2fe <__kernel_rem_pio2+0x4e6>
 800d368:	3408      	adds	r4, #8
 800d36a:	ab4a      	add	r3, sp, #296	; 0x128
 800d36c:	441c      	add	r4, r3
 800d36e:	462e      	mov	r6, r5
 800d370:	2000      	movs	r0, #0
 800d372:	2100      	movs	r1, #0
 800d374:	2e00      	cmp	r6, #0
 800d376:	da36      	bge.n	800d3e6 <__kernel_rem_pio2+0x5ce>
 800d378:	f1bb 0f00 	cmp.w	fp, #0
 800d37c:	d039      	beq.n	800d3f2 <__kernel_rem_pio2+0x5da>
 800d37e:	4602      	mov	r2, r0
 800d380:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d384:	9c01      	ldr	r4, [sp, #4]
 800d386:	e9c4 2300 	strd	r2, r3, [r4]
 800d38a:	4602      	mov	r2, r0
 800d38c:	460b      	mov	r3, r1
 800d38e:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800d392:	f7f2 ff99 	bl	80002c8 <__aeabi_dsub>
 800d396:	ae4c      	add	r6, sp, #304	; 0x130
 800d398:	2401      	movs	r4, #1
 800d39a:	42a5      	cmp	r5, r4
 800d39c:	da2c      	bge.n	800d3f8 <__kernel_rem_pio2+0x5e0>
 800d39e:	f1bb 0f00 	cmp.w	fp, #0
 800d3a2:	d002      	beq.n	800d3aa <__kernel_rem_pio2+0x592>
 800d3a4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d3a8:	4619      	mov	r1, r3
 800d3aa:	9b01      	ldr	r3, [sp, #4]
 800d3ac:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800d3b0:	e7a5      	b.n	800d2fe <__kernel_rem_pio2+0x4e6>
 800d3b2:	f504 731a 	add.w	r3, r4, #616	; 0x268
 800d3b6:	eb0d 0403 	add.w	r4, sp, r3
 800d3ba:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800d3be:	2000      	movs	r0, #0
 800d3c0:	2100      	movs	r1, #0
 800d3c2:	2d00      	cmp	r5, #0
 800d3c4:	da09      	bge.n	800d3da <__kernel_rem_pio2+0x5c2>
 800d3c6:	f1bb 0f00 	cmp.w	fp, #0
 800d3ca:	d002      	beq.n	800d3d2 <__kernel_rem_pio2+0x5ba>
 800d3cc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d3d0:	4619      	mov	r1, r3
 800d3d2:	9b01      	ldr	r3, [sp, #4]
 800d3d4:	e9c3 0100 	strd	r0, r1, [r3]
 800d3d8:	e791      	b.n	800d2fe <__kernel_rem_pio2+0x4e6>
 800d3da:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d3de:	f7f2 ff75 	bl	80002cc <__adddf3>
 800d3e2:	3d01      	subs	r5, #1
 800d3e4:	e7ed      	b.n	800d3c2 <__kernel_rem_pio2+0x5aa>
 800d3e6:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d3ea:	f7f2 ff6f 	bl	80002cc <__adddf3>
 800d3ee:	3e01      	subs	r6, #1
 800d3f0:	e7c0      	b.n	800d374 <__kernel_rem_pio2+0x55c>
 800d3f2:	4602      	mov	r2, r0
 800d3f4:	460b      	mov	r3, r1
 800d3f6:	e7c5      	b.n	800d384 <__kernel_rem_pio2+0x56c>
 800d3f8:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800d3fc:	f7f2 ff66 	bl	80002cc <__adddf3>
 800d400:	3401      	adds	r4, #1
 800d402:	e7ca      	b.n	800d39a <__kernel_rem_pio2+0x582>
 800d404:	e9da 8900 	ldrd	r8, r9, [sl]
 800d408:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800d40c:	9b02      	ldr	r3, [sp, #8]
 800d40e:	3b01      	subs	r3, #1
 800d410:	9302      	str	r3, [sp, #8]
 800d412:	4632      	mov	r2, r6
 800d414:	463b      	mov	r3, r7
 800d416:	4640      	mov	r0, r8
 800d418:	4649      	mov	r1, r9
 800d41a:	f7f2 ff57 	bl	80002cc <__adddf3>
 800d41e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d422:	4602      	mov	r2, r0
 800d424:	460b      	mov	r3, r1
 800d426:	4640      	mov	r0, r8
 800d428:	4649      	mov	r1, r9
 800d42a:	f7f2 ff4d 	bl	80002c8 <__aeabi_dsub>
 800d42e:	4632      	mov	r2, r6
 800d430:	463b      	mov	r3, r7
 800d432:	f7f2 ff4b 	bl	80002cc <__adddf3>
 800d436:	ed9d 7b08 	vldr	d7, [sp, #32]
 800d43a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d43e:	ed8a 7b00 	vstr	d7, [sl]
 800d442:	e76e      	b.n	800d322 <__kernel_rem_pio2+0x50a>
 800d444:	e9d4 8900 	ldrd	r8, r9, [r4]
 800d448:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800d44c:	4640      	mov	r0, r8
 800d44e:	4632      	mov	r2, r6
 800d450:	463b      	mov	r3, r7
 800d452:	4649      	mov	r1, r9
 800d454:	f7f2 ff3a 	bl	80002cc <__adddf3>
 800d458:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d45c:	4602      	mov	r2, r0
 800d45e:	460b      	mov	r3, r1
 800d460:	4640      	mov	r0, r8
 800d462:	4649      	mov	r1, r9
 800d464:	f7f2 ff30 	bl	80002c8 <__aeabi_dsub>
 800d468:	4632      	mov	r2, r6
 800d46a:	463b      	mov	r3, r7
 800d46c:	f7f2 ff2e 	bl	80002cc <__adddf3>
 800d470:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d474:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d478:	ed84 7b00 	vstr	d7, [r4]
 800d47c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d480:	e755      	b.n	800d32e <__kernel_rem_pio2+0x516>
 800d482:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d486:	f7f2 ff21 	bl	80002cc <__adddf3>
 800d48a:	3d01      	subs	r5, #1
 800d48c:	e759      	b.n	800d342 <__kernel_rem_pio2+0x52a>
 800d48e:	9b01      	ldr	r3, [sp, #4]
 800d490:	9a01      	ldr	r2, [sp, #4]
 800d492:	601d      	str	r5, [r3, #0]
 800d494:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800d498:	605c      	str	r4, [r3, #4]
 800d49a:	609f      	str	r7, [r3, #8]
 800d49c:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800d4a0:	60d3      	str	r3, [r2, #12]
 800d4a2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d4a6:	6110      	str	r0, [r2, #16]
 800d4a8:	6153      	str	r3, [r2, #20]
 800d4aa:	e728      	b.n	800d2fe <__kernel_rem_pio2+0x4e6>
 800d4ac:	41700000 	.word	0x41700000
 800d4b0:	3e700000 	.word	0x3e700000
 800d4b4:	00000000 	.word	0x00000000

0800d4b8 <__kernel_sin>:
 800d4b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4bc:	ed2d 8b04 	vpush	{d8-d9}
 800d4c0:	eeb0 8a41 	vmov.f32	s16, s2
 800d4c4:	eef0 8a61 	vmov.f32	s17, s3
 800d4c8:	ec55 4b10 	vmov	r4, r5, d0
 800d4cc:	b083      	sub	sp, #12
 800d4ce:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800d4d2:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800d4d6:	9001      	str	r0, [sp, #4]
 800d4d8:	da06      	bge.n	800d4e8 <__kernel_sin+0x30>
 800d4da:	ee10 0a10 	vmov	r0, s0
 800d4de:	4629      	mov	r1, r5
 800d4e0:	f7f3 fb5a 	bl	8000b98 <__aeabi_d2iz>
 800d4e4:	2800      	cmp	r0, #0
 800d4e6:	d051      	beq.n	800d58c <__kernel_sin+0xd4>
 800d4e8:	4622      	mov	r2, r4
 800d4ea:	462b      	mov	r3, r5
 800d4ec:	4620      	mov	r0, r4
 800d4ee:	4629      	mov	r1, r5
 800d4f0:	f7f3 f8a2 	bl	8000638 <__aeabi_dmul>
 800d4f4:	4682      	mov	sl, r0
 800d4f6:	468b      	mov	fp, r1
 800d4f8:	4602      	mov	r2, r0
 800d4fa:	460b      	mov	r3, r1
 800d4fc:	4620      	mov	r0, r4
 800d4fe:	4629      	mov	r1, r5
 800d500:	f7f3 f89a 	bl	8000638 <__aeabi_dmul>
 800d504:	a341      	add	r3, pc, #260	; (adr r3, 800d60c <__kernel_sin+0x154>)
 800d506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d50a:	4680      	mov	r8, r0
 800d50c:	4689      	mov	r9, r1
 800d50e:	4650      	mov	r0, sl
 800d510:	4659      	mov	r1, fp
 800d512:	f7f3 f891 	bl	8000638 <__aeabi_dmul>
 800d516:	a33f      	add	r3, pc, #252	; (adr r3, 800d614 <__kernel_sin+0x15c>)
 800d518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d51c:	f7f2 fed4 	bl	80002c8 <__aeabi_dsub>
 800d520:	4652      	mov	r2, sl
 800d522:	465b      	mov	r3, fp
 800d524:	f7f3 f888 	bl	8000638 <__aeabi_dmul>
 800d528:	a33c      	add	r3, pc, #240	; (adr r3, 800d61c <__kernel_sin+0x164>)
 800d52a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d52e:	f7f2 fecd 	bl	80002cc <__adddf3>
 800d532:	4652      	mov	r2, sl
 800d534:	465b      	mov	r3, fp
 800d536:	f7f3 f87f 	bl	8000638 <__aeabi_dmul>
 800d53a:	a33a      	add	r3, pc, #232	; (adr r3, 800d624 <__kernel_sin+0x16c>)
 800d53c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d540:	f7f2 fec2 	bl	80002c8 <__aeabi_dsub>
 800d544:	4652      	mov	r2, sl
 800d546:	465b      	mov	r3, fp
 800d548:	f7f3 f876 	bl	8000638 <__aeabi_dmul>
 800d54c:	a337      	add	r3, pc, #220	; (adr r3, 800d62c <__kernel_sin+0x174>)
 800d54e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d552:	f7f2 febb 	bl	80002cc <__adddf3>
 800d556:	9b01      	ldr	r3, [sp, #4]
 800d558:	4606      	mov	r6, r0
 800d55a:	460f      	mov	r7, r1
 800d55c:	b9eb      	cbnz	r3, 800d59a <__kernel_sin+0xe2>
 800d55e:	4602      	mov	r2, r0
 800d560:	460b      	mov	r3, r1
 800d562:	4650      	mov	r0, sl
 800d564:	4659      	mov	r1, fp
 800d566:	f7f3 f867 	bl	8000638 <__aeabi_dmul>
 800d56a:	a325      	add	r3, pc, #148	; (adr r3, 800d600 <__kernel_sin+0x148>)
 800d56c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d570:	f7f2 feaa 	bl	80002c8 <__aeabi_dsub>
 800d574:	4642      	mov	r2, r8
 800d576:	464b      	mov	r3, r9
 800d578:	f7f3 f85e 	bl	8000638 <__aeabi_dmul>
 800d57c:	4602      	mov	r2, r0
 800d57e:	460b      	mov	r3, r1
 800d580:	4620      	mov	r0, r4
 800d582:	4629      	mov	r1, r5
 800d584:	f7f2 fea2 	bl	80002cc <__adddf3>
 800d588:	4604      	mov	r4, r0
 800d58a:	460d      	mov	r5, r1
 800d58c:	ec45 4b10 	vmov	d0, r4, r5
 800d590:	b003      	add	sp, #12
 800d592:	ecbd 8b04 	vpop	{d8-d9}
 800d596:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d59a:	4b1b      	ldr	r3, [pc, #108]	; (800d608 <__kernel_sin+0x150>)
 800d59c:	ec51 0b18 	vmov	r0, r1, d8
 800d5a0:	2200      	movs	r2, #0
 800d5a2:	f7f3 f849 	bl	8000638 <__aeabi_dmul>
 800d5a6:	4632      	mov	r2, r6
 800d5a8:	ec41 0b19 	vmov	d9, r0, r1
 800d5ac:	463b      	mov	r3, r7
 800d5ae:	4640      	mov	r0, r8
 800d5b0:	4649      	mov	r1, r9
 800d5b2:	f7f3 f841 	bl	8000638 <__aeabi_dmul>
 800d5b6:	4602      	mov	r2, r0
 800d5b8:	460b      	mov	r3, r1
 800d5ba:	ec51 0b19 	vmov	r0, r1, d9
 800d5be:	f7f2 fe83 	bl	80002c8 <__aeabi_dsub>
 800d5c2:	4652      	mov	r2, sl
 800d5c4:	465b      	mov	r3, fp
 800d5c6:	f7f3 f837 	bl	8000638 <__aeabi_dmul>
 800d5ca:	ec53 2b18 	vmov	r2, r3, d8
 800d5ce:	f7f2 fe7b 	bl	80002c8 <__aeabi_dsub>
 800d5d2:	a30b      	add	r3, pc, #44	; (adr r3, 800d600 <__kernel_sin+0x148>)
 800d5d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5d8:	4606      	mov	r6, r0
 800d5da:	460f      	mov	r7, r1
 800d5dc:	4640      	mov	r0, r8
 800d5de:	4649      	mov	r1, r9
 800d5e0:	f7f3 f82a 	bl	8000638 <__aeabi_dmul>
 800d5e4:	4602      	mov	r2, r0
 800d5e6:	460b      	mov	r3, r1
 800d5e8:	4630      	mov	r0, r6
 800d5ea:	4639      	mov	r1, r7
 800d5ec:	f7f2 fe6e 	bl	80002cc <__adddf3>
 800d5f0:	4602      	mov	r2, r0
 800d5f2:	460b      	mov	r3, r1
 800d5f4:	4620      	mov	r0, r4
 800d5f6:	4629      	mov	r1, r5
 800d5f8:	f7f2 fe66 	bl	80002c8 <__aeabi_dsub>
 800d5fc:	e7c4      	b.n	800d588 <__kernel_sin+0xd0>
 800d5fe:	bf00      	nop
 800d600:	55555549 	.word	0x55555549
 800d604:	3fc55555 	.word	0x3fc55555
 800d608:	3fe00000 	.word	0x3fe00000
 800d60c:	5acfd57c 	.word	0x5acfd57c
 800d610:	3de5d93a 	.word	0x3de5d93a
 800d614:	8a2b9ceb 	.word	0x8a2b9ceb
 800d618:	3e5ae5e6 	.word	0x3e5ae5e6
 800d61c:	57b1fe7d 	.word	0x57b1fe7d
 800d620:	3ec71de3 	.word	0x3ec71de3
 800d624:	19c161d5 	.word	0x19c161d5
 800d628:	3f2a01a0 	.word	0x3f2a01a0
 800d62c:	1110f8a6 	.word	0x1110f8a6
 800d630:	3f811111 	.word	0x3f811111

0800d634 <with_errno>:
 800d634:	b570      	push	{r4, r5, r6, lr}
 800d636:	4604      	mov	r4, r0
 800d638:	460d      	mov	r5, r1
 800d63a:	4616      	mov	r6, r2
 800d63c:	f7fd fce2 	bl	800b004 <__errno>
 800d640:	4629      	mov	r1, r5
 800d642:	6006      	str	r6, [r0, #0]
 800d644:	4620      	mov	r0, r4
 800d646:	bd70      	pop	{r4, r5, r6, pc}

0800d648 <xflow>:
 800d648:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d64a:	4614      	mov	r4, r2
 800d64c:	461d      	mov	r5, r3
 800d64e:	b108      	cbz	r0, 800d654 <xflow+0xc>
 800d650:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d654:	e9cd 2300 	strd	r2, r3, [sp]
 800d658:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d65c:	4620      	mov	r0, r4
 800d65e:	4629      	mov	r1, r5
 800d660:	f7f2 ffea 	bl	8000638 <__aeabi_dmul>
 800d664:	2222      	movs	r2, #34	; 0x22
 800d666:	b003      	add	sp, #12
 800d668:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d66c:	f7ff bfe2 	b.w	800d634 <with_errno>

0800d670 <__math_uflow>:
 800d670:	b508      	push	{r3, lr}
 800d672:	2200      	movs	r2, #0
 800d674:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800d678:	f7ff ffe6 	bl	800d648 <xflow>
 800d67c:	ec41 0b10 	vmov	d0, r0, r1
 800d680:	bd08      	pop	{r3, pc}

0800d682 <__math_oflow>:
 800d682:	b508      	push	{r3, lr}
 800d684:	2200      	movs	r2, #0
 800d686:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800d68a:	f7ff ffdd 	bl	800d648 <xflow>
 800d68e:	ec41 0b10 	vmov	d0, r0, r1
 800d692:	bd08      	pop	{r3, pc}

0800d694 <fabs>:
 800d694:	ec51 0b10 	vmov	r0, r1, d0
 800d698:	ee10 2a10 	vmov	r2, s0
 800d69c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d6a0:	ec43 2b10 	vmov	d0, r2, r3
 800d6a4:	4770      	bx	lr

0800d6a6 <finite>:
 800d6a6:	b082      	sub	sp, #8
 800d6a8:	ed8d 0b00 	vstr	d0, [sp]
 800d6ac:	9801      	ldr	r0, [sp, #4]
 800d6ae:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800d6b2:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800d6b6:	0fc0      	lsrs	r0, r0, #31
 800d6b8:	b002      	add	sp, #8
 800d6ba:	4770      	bx	lr
 800d6bc:	0000      	movs	r0, r0
	...

0800d6c0 <floor>:
 800d6c0:	ec51 0b10 	vmov	r0, r1, d0
 800d6c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d6c8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800d6cc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800d6d0:	2e13      	cmp	r6, #19
 800d6d2:	ee10 5a10 	vmov	r5, s0
 800d6d6:	ee10 8a10 	vmov	r8, s0
 800d6da:	460c      	mov	r4, r1
 800d6dc:	dc32      	bgt.n	800d744 <floor+0x84>
 800d6de:	2e00      	cmp	r6, #0
 800d6e0:	da14      	bge.n	800d70c <floor+0x4c>
 800d6e2:	a333      	add	r3, pc, #204	; (adr r3, 800d7b0 <floor+0xf0>)
 800d6e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6e8:	f7f2 fdf0 	bl	80002cc <__adddf3>
 800d6ec:	2200      	movs	r2, #0
 800d6ee:	2300      	movs	r3, #0
 800d6f0:	f7f3 fa32 	bl	8000b58 <__aeabi_dcmpgt>
 800d6f4:	b138      	cbz	r0, 800d706 <floor+0x46>
 800d6f6:	2c00      	cmp	r4, #0
 800d6f8:	da57      	bge.n	800d7aa <floor+0xea>
 800d6fa:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800d6fe:	431d      	orrs	r5, r3
 800d700:	d001      	beq.n	800d706 <floor+0x46>
 800d702:	4c2d      	ldr	r4, [pc, #180]	; (800d7b8 <floor+0xf8>)
 800d704:	2500      	movs	r5, #0
 800d706:	4621      	mov	r1, r4
 800d708:	4628      	mov	r0, r5
 800d70a:	e025      	b.n	800d758 <floor+0x98>
 800d70c:	4f2b      	ldr	r7, [pc, #172]	; (800d7bc <floor+0xfc>)
 800d70e:	4137      	asrs	r7, r6
 800d710:	ea01 0307 	and.w	r3, r1, r7
 800d714:	4303      	orrs	r3, r0
 800d716:	d01f      	beq.n	800d758 <floor+0x98>
 800d718:	a325      	add	r3, pc, #148	; (adr r3, 800d7b0 <floor+0xf0>)
 800d71a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d71e:	f7f2 fdd5 	bl	80002cc <__adddf3>
 800d722:	2200      	movs	r2, #0
 800d724:	2300      	movs	r3, #0
 800d726:	f7f3 fa17 	bl	8000b58 <__aeabi_dcmpgt>
 800d72a:	2800      	cmp	r0, #0
 800d72c:	d0eb      	beq.n	800d706 <floor+0x46>
 800d72e:	2c00      	cmp	r4, #0
 800d730:	bfbe      	ittt	lt
 800d732:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800d736:	fa43 f606 	asrlt.w	r6, r3, r6
 800d73a:	19a4      	addlt	r4, r4, r6
 800d73c:	ea24 0407 	bic.w	r4, r4, r7
 800d740:	2500      	movs	r5, #0
 800d742:	e7e0      	b.n	800d706 <floor+0x46>
 800d744:	2e33      	cmp	r6, #51	; 0x33
 800d746:	dd0b      	ble.n	800d760 <floor+0xa0>
 800d748:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800d74c:	d104      	bne.n	800d758 <floor+0x98>
 800d74e:	ee10 2a10 	vmov	r2, s0
 800d752:	460b      	mov	r3, r1
 800d754:	f7f2 fdba 	bl	80002cc <__adddf3>
 800d758:	ec41 0b10 	vmov	d0, r0, r1
 800d75c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d760:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800d764:	f04f 33ff 	mov.w	r3, #4294967295
 800d768:	fa23 f707 	lsr.w	r7, r3, r7
 800d76c:	4207      	tst	r7, r0
 800d76e:	d0f3      	beq.n	800d758 <floor+0x98>
 800d770:	a30f      	add	r3, pc, #60	; (adr r3, 800d7b0 <floor+0xf0>)
 800d772:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d776:	f7f2 fda9 	bl	80002cc <__adddf3>
 800d77a:	2200      	movs	r2, #0
 800d77c:	2300      	movs	r3, #0
 800d77e:	f7f3 f9eb 	bl	8000b58 <__aeabi_dcmpgt>
 800d782:	2800      	cmp	r0, #0
 800d784:	d0bf      	beq.n	800d706 <floor+0x46>
 800d786:	2c00      	cmp	r4, #0
 800d788:	da02      	bge.n	800d790 <floor+0xd0>
 800d78a:	2e14      	cmp	r6, #20
 800d78c:	d103      	bne.n	800d796 <floor+0xd6>
 800d78e:	3401      	adds	r4, #1
 800d790:	ea25 0507 	bic.w	r5, r5, r7
 800d794:	e7b7      	b.n	800d706 <floor+0x46>
 800d796:	2301      	movs	r3, #1
 800d798:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800d79c:	fa03 f606 	lsl.w	r6, r3, r6
 800d7a0:	4435      	add	r5, r6
 800d7a2:	4545      	cmp	r5, r8
 800d7a4:	bf38      	it	cc
 800d7a6:	18e4      	addcc	r4, r4, r3
 800d7a8:	e7f2      	b.n	800d790 <floor+0xd0>
 800d7aa:	2500      	movs	r5, #0
 800d7ac:	462c      	mov	r4, r5
 800d7ae:	e7aa      	b.n	800d706 <floor+0x46>
 800d7b0:	8800759c 	.word	0x8800759c
 800d7b4:	7e37e43c 	.word	0x7e37e43c
 800d7b8:	bff00000 	.word	0xbff00000
 800d7bc:	000fffff 	.word	0x000fffff

0800d7c0 <scalbn>:
 800d7c0:	b570      	push	{r4, r5, r6, lr}
 800d7c2:	ec55 4b10 	vmov	r4, r5, d0
 800d7c6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800d7ca:	4606      	mov	r6, r0
 800d7cc:	462b      	mov	r3, r5
 800d7ce:	b99a      	cbnz	r2, 800d7f8 <scalbn+0x38>
 800d7d0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800d7d4:	4323      	orrs	r3, r4
 800d7d6:	d036      	beq.n	800d846 <scalbn+0x86>
 800d7d8:	4b39      	ldr	r3, [pc, #228]	; (800d8c0 <scalbn+0x100>)
 800d7da:	4629      	mov	r1, r5
 800d7dc:	ee10 0a10 	vmov	r0, s0
 800d7e0:	2200      	movs	r2, #0
 800d7e2:	f7f2 ff29 	bl	8000638 <__aeabi_dmul>
 800d7e6:	4b37      	ldr	r3, [pc, #220]	; (800d8c4 <scalbn+0x104>)
 800d7e8:	429e      	cmp	r6, r3
 800d7ea:	4604      	mov	r4, r0
 800d7ec:	460d      	mov	r5, r1
 800d7ee:	da10      	bge.n	800d812 <scalbn+0x52>
 800d7f0:	a32b      	add	r3, pc, #172	; (adr r3, 800d8a0 <scalbn+0xe0>)
 800d7f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7f6:	e03a      	b.n	800d86e <scalbn+0xae>
 800d7f8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800d7fc:	428a      	cmp	r2, r1
 800d7fe:	d10c      	bne.n	800d81a <scalbn+0x5a>
 800d800:	ee10 2a10 	vmov	r2, s0
 800d804:	4620      	mov	r0, r4
 800d806:	4629      	mov	r1, r5
 800d808:	f7f2 fd60 	bl	80002cc <__adddf3>
 800d80c:	4604      	mov	r4, r0
 800d80e:	460d      	mov	r5, r1
 800d810:	e019      	b.n	800d846 <scalbn+0x86>
 800d812:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800d816:	460b      	mov	r3, r1
 800d818:	3a36      	subs	r2, #54	; 0x36
 800d81a:	4432      	add	r2, r6
 800d81c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800d820:	428a      	cmp	r2, r1
 800d822:	dd08      	ble.n	800d836 <scalbn+0x76>
 800d824:	2d00      	cmp	r5, #0
 800d826:	a120      	add	r1, pc, #128	; (adr r1, 800d8a8 <scalbn+0xe8>)
 800d828:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d82c:	da1c      	bge.n	800d868 <scalbn+0xa8>
 800d82e:	a120      	add	r1, pc, #128	; (adr r1, 800d8b0 <scalbn+0xf0>)
 800d830:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d834:	e018      	b.n	800d868 <scalbn+0xa8>
 800d836:	2a00      	cmp	r2, #0
 800d838:	dd08      	ble.n	800d84c <scalbn+0x8c>
 800d83a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d83e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d842:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d846:	ec45 4b10 	vmov	d0, r4, r5
 800d84a:	bd70      	pop	{r4, r5, r6, pc}
 800d84c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800d850:	da19      	bge.n	800d886 <scalbn+0xc6>
 800d852:	f24c 3350 	movw	r3, #50000	; 0xc350
 800d856:	429e      	cmp	r6, r3
 800d858:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800d85c:	dd0a      	ble.n	800d874 <scalbn+0xb4>
 800d85e:	a112      	add	r1, pc, #72	; (adr r1, 800d8a8 <scalbn+0xe8>)
 800d860:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d864:	2b00      	cmp	r3, #0
 800d866:	d1e2      	bne.n	800d82e <scalbn+0x6e>
 800d868:	a30f      	add	r3, pc, #60	; (adr r3, 800d8a8 <scalbn+0xe8>)
 800d86a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d86e:	f7f2 fee3 	bl	8000638 <__aeabi_dmul>
 800d872:	e7cb      	b.n	800d80c <scalbn+0x4c>
 800d874:	a10a      	add	r1, pc, #40	; (adr r1, 800d8a0 <scalbn+0xe0>)
 800d876:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	d0b8      	beq.n	800d7f0 <scalbn+0x30>
 800d87e:	a10e      	add	r1, pc, #56	; (adr r1, 800d8b8 <scalbn+0xf8>)
 800d880:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d884:	e7b4      	b.n	800d7f0 <scalbn+0x30>
 800d886:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d88a:	3236      	adds	r2, #54	; 0x36
 800d88c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d890:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800d894:	4620      	mov	r0, r4
 800d896:	4b0c      	ldr	r3, [pc, #48]	; (800d8c8 <scalbn+0x108>)
 800d898:	2200      	movs	r2, #0
 800d89a:	e7e8      	b.n	800d86e <scalbn+0xae>
 800d89c:	f3af 8000 	nop.w
 800d8a0:	c2f8f359 	.word	0xc2f8f359
 800d8a4:	01a56e1f 	.word	0x01a56e1f
 800d8a8:	8800759c 	.word	0x8800759c
 800d8ac:	7e37e43c 	.word	0x7e37e43c
 800d8b0:	8800759c 	.word	0x8800759c
 800d8b4:	fe37e43c 	.word	0xfe37e43c
 800d8b8:	c2f8f359 	.word	0xc2f8f359
 800d8bc:	81a56e1f 	.word	0x81a56e1f
 800d8c0:	43500000 	.word	0x43500000
 800d8c4:	ffff3cb0 	.word	0xffff3cb0
 800d8c8:	3c900000 	.word	0x3c900000

0800d8cc <_init>:
 800d8cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8ce:	bf00      	nop
 800d8d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d8d2:	bc08      	pop	{r3}
 800d8d4:	469e      	mov	lr, r3
 800d8d6:	4770      	bx	lr

0800d8d8 <_fini>:
 800d8d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8da:	bf00      	nop
 800d8dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d8de:	bc08      	pop	{r3}
 800d8e0:	469e      	mov	lr, r3
 800d8e2:	4770      	bx	lr
