Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Feb 12 16:52:46 2023
| Host         : YuWenlu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file right_most_7segment_display_timing_summary_routed.rpt -pb right_most_7segment_display_timing_summary_routed.pb -rpx right_most_7segment_display_timing_summary_routed.rpx -warn_on_violation
| Design       : right_most_7segment_display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x[1]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.529ns  (logic 3.904ns (51.855%)  route 3.625ns (48.145%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  x[1] (IN)
                         net (fo=0)                   0.000     0.000    x[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  x_IBUF[1]_inst/O
                         net (fo=7, routed)           1.805     2.751    x_IBUF[1]
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.152     2.903 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.820     4.723    seg_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         2.806     7.529 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.529    seg[3]
    U16                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.206ns  (logic 3.879ns (53.839%)  route 3.326ns (46.161%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    U18                  IBUF (Prop_ibuf_I_O)         0.926     0.926 r  x_IBUF[2]_inst/O
                         net (fo=7, routed)           1.588     2.514    x_IBUF[2]
    SLICE_X0Y5           LUT4 (Prop_lut4_I1_O)        0.152     2.666 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.739     4.405    seg_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         2.801     7.206 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.206    seg[0]
    U14                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[1]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.184ns  (logic 3.667ns (51.047%)  route 3.517ns (48.953%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  x[1] (IN)
                         net (fo=0)                   0.000     0.000    x[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  x_IBUF[1]_inst/O
                         net (fo=7, routed)           1.805     2.751    x_IBUF[1]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.124     2.875 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.712     4.587    seg_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         2.597     7.184 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.184    seg[2]
    V13                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.097ns  (logic 3.644ns (51.344%)  route 3.453ns (48.656%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    U18                  IBUF (Prop_ibuf_I_O)         0.926     0.926 r  x_IBUF[2]_inst/O
                         net (fo=7, routed)           1.588     2.514    x_IBUF[2]
    SLICE_X0Y5           LUT4 (Prop_lut4_I1_O)        0.124     2.638 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.865     4.503    seg_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         2.594     7.097 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.097    seg[1]
    V14                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.083ns  (logic 3.892ns (54.952%)  route 3.191ns (45.048%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  x_IBUF[0]_inst/O
                         net (fo=7, routed)           1.658     2.596    x_IBUF[0]
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.154     2.750 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.533     4.283    seg_OBUF[5]
    W14                  OBUF (Prop_obuf_I_O)         2.801     7.083 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.083    seg[5]
    W14                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.997ns  (logic 3.669ns (52.445%)  route 3.327ns (47.555%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  x_IBUF[0]_inst/O
                         net (fo=7, routed)           1.658     2.596    x_IBUF[0]
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.124     2.720 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.669     4.389    seg_OBUF[4]
    U15                  OBUF (Prop_obuf_I_O)         2.607     6.997 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.997    seg[4]
    U15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[3]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.987ns  (logic 3.668ns (52.496%)  route 3.319ns (47.504%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  x[3] (IN)
                         net (fo=0)                   0.000     0.000    x[3]
    U17                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  x_IBUF[3]_inst/O
                         net (fo=7, routed)           1.657     2.594    x_IBUF[3]
    SLICE_X0Y5           LUT4 (Prop_lut4_I0_O)        0.124     2.718 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.663     4.381    seg_OBUF[6]
    W13                  OBUF (Prop_obuf_I_O)         2.607     6.987 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.987    seg[6]
    W13                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x[1]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.344ns (63.410%)  route 0.776ns (36.590%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  x[1] (IN)
                         net (fo=0)                   0.000     0.000    x[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  x_IBUF[1]_inst/O
                         net (fo=7, routed)           0.447     0.622    x_IBUF[1]
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.045     0.667 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.329     0.996    seg_OBUF[6]
    W13                  OBUF (Prop_obuf_I_O)         1.124     2.120 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.120    seg[6]
    W13                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.326ns (60.551%)  route 0.864ns (39.449%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 f  x_IBUF[0]_inst/O
                         net (fo=7, routed)           0.507     0.674    x_IBUF[0]
    SLICE_X0Y5           LUT4 (Prop_lut4_I1_O)        0.045     0.719 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.076    seg_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         1.114     2.190 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.190    seg[2]
    V13                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[1]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.228ns  (logic 1.345ns (60.355%)  route 0.883ns (39.645%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  x[1] (IN)
                         net (fo=0)                   0.000     0.000    x[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  x_IBUF[1]_inst/O
                         net (fo=7, routed)           0.558     0.734    x_IBUF[1]
    SLICE_X0Y5           LUT4 (Prop_lut4_I1_O)        0.045     0.779 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.325     1.104    seg_OBUF[4]
    U15                  OBUF (Prop_obuf_I_O)         1.125     2.228 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.228    seg[4]
    U15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.323ns (58.902%)  route 0.923ns (41.098%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  x_IBUF[0]_inst/O
                         net (fo=7, routed)           0.518     0.684    x_IBUF[0]
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.045     0.729 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.405     1.135    seg_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         1.111     2.246 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.246    seg[1]
    V14                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[1]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.250ns  (logic 1.406ns (62.485%)  route 0.844ns (37.515%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  x[1] (IN)
                         net (fo=0)                   0.000     0.000    x[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  x_IBUF[1]_inst/O
                         net (fo=7, routed)           0.558     0.734    x_IBUF[1]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.051     0.785 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.286     1.071    seg_OBUF[5]
    W14                  OBUF (Prop_obuf_I_O)         1.180     2.250 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.250    seg[5]
    W14                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.278ns  (logic 1.387ns (60.890%)  route 0.891ns (39.110%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  x_IBUF[0]_inst/O
                         net (fo=7, routed)           0.518     0.684    x_IBUF[0]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.042     0.726 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.374     1.100    seg_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         1.178     2.278 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.278    seg[0]
    U14                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.305ns  (logic 1.392ns (60.393%)  route 0.913ns (39.607%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  x_IBUF[0]_inst/O
                         net (fo=7, routed)           0.507     0.674    x_IBUF[0]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.043     0.717 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.406     1.123    seg_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         1.182     2.305 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.305    seg[3]
    U16                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





