INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/updown/updown.srcs/sources_1/new/updown.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_down_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/updown/updown.srcs/sim_1/new/updown_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_up_down_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/updown/updown.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
