

================================================================
== Vitis HLS Report for 'sinus'
================================================================
* Date:           Wed Jan 26 17:10:43 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        sinus
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu37p-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.899 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       98|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        0|     -|        8|       17|    -|
|Multiplexer          |        -|     -|        -|       32|    -|
|Register             |        -|     -|       15|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       23|      147|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |   Module  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |sin_table_U  |sin_table  |        0|  8|  17|    0|    65|    8|     1|          520|
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |           |        0|  8|  17|    0|    65|    8|     1|          520|
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_fu_231_p2             |         +|   0|  0|  15|           8|           1|
    |idx_fu_147_p2                   |         -|   0|  0|  15|           8|           7|
    |sub_ln31_fu_198_p2              |         -|   0|  0|  15|           1|           8|
    |icmp_ln13_fu_137_p2             |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln21_fu_153_p2             |      icmp|   0|  0|  11|           8|           8|
    |ap_block_state2                 |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op47_write_state2  |        or|   0|  0|   2|           1|           1|
    |or_ln17_fu_212_p2               |        or|   0|  0|   2|           1|           1|
    |idx_1_fu_159_p3                 |    select|   0|  0|   7|           1|           7|
    |select_ln13_fu_172_p3           |    select|   0|  0|   7|           1|           7|
    |signal_tmp_fu_217_p3            |    select|   0|  0|   9|           1|           9|
    |xor_ln17_fu_192_p2              |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  98|          40|          59|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  14|          3|    1|          3|
    |signal_1_V_blk_n  |   9|          2|    1|          2|
    |signal_2_V_blk_n  |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  32|          7|    3|          7|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                         Name                                        | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                            |  2|   0|    2|          0|
    |guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp               |  1|   0|    1|          0|
    |guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load_reg_250  |  1|   0|    1|          0|
    |icmp_ln13_reg_261                                                                    |  1|   0|    1|          0|
    |n                                                                                    |  8|   0|    8|          0|
    |start_tmp                                                                            |  1|   0|    1|          0|
    |start_tmp_load_reg_254                                                               |  1|   0|    1|          0|
    +-------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                | 15|   0|   15|          0|
    +-------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|         sinus|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|         sinus|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|         sinus|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|         sinus|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|         sinus|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|         sinus|  return value|
|start_r            |   in|    1|     ap_none|       start_r|        scalar|
|step               |   in|    1|     ap_none|          step|        scalar|
|signal_1_V_din     |  out|   32|     ap_fifo|    signal_1_V|       pointer|
|signal_1_V_full_n  |   in|    1|     ap_fifo|    signal_1_V|       pointer|
|signal_1_V_write   |  out|    1|     ap_fifo|    signal_1_V|       pointer|
|signal_2_V_din     |  out|   32|     ap_fifo|    signal_2_V|       pointer|
|signal_2_V_full_n  |   in|    1|     ap_fifo|    signal_2_V|       pointer|
|signal_2_V_write   |  out|    1|     ap_fifo|    signal_2_V|       pointer|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 3 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%step_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %step"   --->   Operation 4 'read' 'step_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%start_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %start_r"   --->   Operation 5 'read' 'start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %start_r"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %step"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %step, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %signal_1_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %signal_1_V"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %signal_2_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %signal_2_V"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load = load i1 %guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp"   --->   Operation 14 'load' 'guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load, void, void %thread-pre-split" [sinus.cpp:41]   --->   Operation 15 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%store_ln41 = store i1 %start_read, i1 %start_tmp" [sinus.cpp:41]   --->   Operation 16 'store' 'store_ln41' <Predicate = (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%store_ln0 = store i1 1, i1 %guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp"   --->   Operation 17 'store' 'store_ln0' <Predicate = (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %start_read, void %thread-pre-split._crit_edge2, void %thread-pre-split._crit_edge" [sinus.cpp:42]   --->   Operation 18 'br' 'br_ln42' <Predicate = (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%start_tmp_load = load i1 %start_tmp" [sinus.cpp:42]   --->   Operation 19 'load' 'start_tmp_load' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %start_tmp_load, void %thread-pre-split._crit_edge2, void %thread-pre-split._crit_edge" [sinus.cpp:42]   --->   Operation 20 'br' 'br_ln42' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%n_load = load i8 %n"   --->   Operation 21 'load' 'n_load' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %step_read, void %._crit_edge5, void %_ifconv" [sinus.cpp:47]   --->   Operation 22 'br' 'br_ln47' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln5 = trunc i8 %n_load" [sinus.cpp:5]   --->   Operation 23 'trunc' 'trunc_ln5' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln5_1 = trunc i8 %n_load" [sinus.cpp:5]   --->   Operation 24 'trunc' 'trunc_ln5_1' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.58ns)   --->   "%icmp_ln13 = icmp_ult  i8 %n_load, i8 65" [sinus.cpp:13]   --->   Operation 25 'icmp' 'icmp_ln13' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i6 %trunc_ln5_1" [sinus.cpp:18]   --->   Operation 26 'zext' 'zext_ln18' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.70ns)   --->   "%idx = sub i7 64, i7 %zext_ln18" [sinus.cpp:18]   --->   Operation 27 'sub' 'idx' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.58ns)   --->   "%icmp_ln21 = icmp_ult  i8 %n_load, i8 192" [sinus.cpp:21]   --->   Operation 28 'icmp' 'icmp_ln21' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.30ns)   --->   "%idx_1 = select i1 %icmp_ln21, i7 %zext_ln18, i7 %idx" [sinus.cpp:21]   --->   Operation 29 'select' 'idx_1' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%idxprom_i1 = zext i7 %idx_1" [sinus.cpp:21]   --->   Operation 30 'zext' 'idxprom_i1' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sin_table_addr = getelementptr i8 %sin_table, i64 0, i64 %idxprom_i1" [sinus.cpp:21]   --->   Operation 31 'getelementptr' 'sin_table_addr' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (0.56ns)   --->   "%sin_table_load = load i7 %sin_table_addr" [sinus.cpp:21]   --->   Operation 32 'load' 'sin_table_load' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.56> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 65> <ROM>
ST_1 : Operation 33 [1/1] (0.30ns)   --->   "%select_ln13 = select i1 %icmp_ln13, i7 %trunc_ln5, i7 %idx" [sinus.cpp:13]   --->   Operation 33 'select' 'select_ln13' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%idxprom_i4 = zext i7 %select_ln13" [sinus.cpp:13]   --->   Operation 34 'zext' 'idxprom_i4' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sin_table_addr_1 = getelementptr i8 %sin_table, i64 0, i64 %idxprom_i4" [sinus.cpp:13]   --->   Operation 35 'getelementptr' 'sin_table_addr_1' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (0.56ns)   --->   "%sin_table_load_1 = load i7 %sin_table_addr_1" [sinus.cpp:13]   --->   Operation 36 'load' 'sin_table_load_1' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.56> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 65> <ROM>

State 2 <SV = 1> <Delay = 2.89>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node signal_tmp)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %n_load, i32 7" [sinus.cpp:17]   --->   Operation 37 'bitselect' 'tmp' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node signal_tmp)   --->   "%xor_ln17 = xor i1 %tmp, i1 1" [sinus.cpp:17]   --->   Operation 38 'xor' 'xor_ln17' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/2] (0.56ns)   --->   "%sin_table_load = load i7 %sin_table_addr" [sinus.cpp:21]   --->   Operation 39 'load' 'sin_table_load' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.56> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 65> <ROM>
ST_2 : Operation 40 [1/1] (0.70ns)   --->   "%sub_ln31 = sub i8 0, i8 %sin_table_load" [sinus.cpp:31]   --->   Operation 40 'sub' 'sub_ln31' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node signal_tmp)   --->   "%sext_ln13 = sext i8 %sub_ln31" [sinus.cpp:13]   --->   Operation 41 'sext' 'sext_ln13' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (0.56ns)   --->   "%sin_table_load_1 = load i7 %sin_table_addr_1" [sinus.cpp:13]   --->   Operation 42 'load' 'sin_table_load_1' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.56> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 65> <ROM>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node signal_tmp)   --->   "%zext_ln17 = zext i8 %sin_table_load_1" [sinus.cpp:17]   --->   Operation 43 'zext' 'zext_ln17' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node signal_tmp)   --->   "%or_ln17 = or i1 %icmp_ln13, i1 %xor_ln17" [sinus.cpp:17]   --->   Operation 44 'or' 'or_ln17' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.30ns) (out node of the LUT)   --->   "%signal_tmp = select i1 %or_ln17, i9 %zext_ln17, i9 %sext_ln13" [sinus.cpp:17]   --->   Operation 45 'select' 'signal_tmp' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i9 %signal_tmp" [sinus.cpp:49]   --->   Operation 46 'sext' 'sext_ln49' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.32ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %signal_1_V, i32 %sext_ln49" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 47 'write' 'write_ln174' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 1.32> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 48 [1/1] (1.32ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %signal_2_V, i32 %sext_ln49" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 48 'write' 'write_ln174' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 1.32> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln53 = br void %._crit_edge5" [sinus.cpp:53]   --->   Operation 49 'br' 'br_ln53' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load & step_read) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read & step_read)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.70ns)   --->   "%add_ln691 = add i8 %n_load, i8 1"   --->   Operation 50 'add' 'add_ln691' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln691 = store i8 %add_ln691, i8 %n"   --->   Operation 51 'store' 'store_ln691' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln55 = br void %thread-pre-split._crit_edge2" [sinus.cpp:55]   --->   Operation 52 'br' 'br_ln55' <Predicate = (guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_tmp_load) | (!guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load & start_read)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln56 = ret" [sinus.cpp:56]   --->   Operation 53 'ret' 'ret_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ start_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ step]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ signal_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ signal_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ start_tmp]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ n]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sin_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0                                                           (spectopmodule) [ 000]
step_read                                                                   (read         ) [ 011]
start_read                                                                  (read         ) [ 011]
specbitsmap_ln0                                                             (specbitsmap  ) [ 000]
specinterface_ln0                                                           (specinterface) [ 000]
specbitsmap_ln0                                                             (specbitsmap  ) [ 000]
specinterface_ln0                                                           (specinterface) [ 000]
specinterface_ln0                                                           (specinterface) [ 000]
specbitsmap_ln0                                                             (specbitsmap  ) [ 000]
specinterface_ln0                                                           (specinterface) [ 000]
specbitsmap_ln0                                                             (specbitsmap  ) [ 000]
guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load (load         ) [ 011]
br_ln41                                                                     (br           ) [ 000]
store_ln41                                                                  (store        ) [ 000]
store_ln0                                                                   (store        ) [ 000]
br_ln42                                                                     (br           ) [ 000]
start_tmp_load                                                              (load         ) [ 011]
br_ln42                                                                     (br           ) [ 000]
n_load                                                                      (load         ) [ 001]
br_ln47                                                                     (br           ) [ 000]
trunc_ln5                                                                   (trunc        ) [ 000]
trunc_ln5_1                                                                 (trunc        ) [ 000]
icmp_ln13                                                                   (icmp         ) [ 001]
zext_ln18                                                                   (zext         ) [ 000]
idx                                                                         (sub          ) [ 000]
icmp_ln21                                                                   (icmp         ) [ 000]
idx_1                                                                       (select       ) [ 000]
idxprom_i1                                                                  (zext         ) [ 000]
sin_table_addr                                                              (getelementptr) [ 001]
select_ln13                                                                 (select       ) [ 000]
idxprom_i4                                                                  (zext         ) [ 000]
sin_table_addr_1                                                            (getelementptr) [ 001]
tmp                                                                         (bitselect    ) [ 000]
xor_ln17                                                                    (xor          ) [ 000]
sin_table_load                                                              (load         ) [ 000]
sub_ln31                                                                    (sub          ) [ 000]
sext_ln13                                                                   (sext         ) [ 000]
sin_table_load_1                                                            (load         ) [ 000]
zext_ln17                                                                   (zext         ) [ 000]
or_ln17                                                                     (or           ) [ 000]
signal_tmp                                                                  (select       ) [ 000]
sext_ln49                                                                   (sext         ) [ 000]
write_ln174                                                                 (write        ) [ 000]
write_ln174                                                                 (write        ) [ 000]
br_ln53                                                                     (br           ) [ 000]
add_ln691                                                                   (add          ) [ 000]
store_ln691                                                                 (store        ) [ 000]
br_ln55                                                                     (br           ) [ 000]
ret_ln56                                                                    (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="start_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="step">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="step"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="signal_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="signal_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="start_tmp">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_tmp"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="n">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sin_table">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_table"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="step_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="step_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="start_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln174_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="9" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="write_ln174_write_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="0" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="0" index="2" bw="9" slack="0"/>
<pin id="77" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="sin_table_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="7" slack="0"/>
<pin id="84" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sin_table_addr/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="7" slack="0"/>
<pin id="89" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="0"/>
<pin id="92" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="93" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="94" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="8" slack="0"/>
<pin id="95" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sin_table_load/1 sin_table_load_1/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="sin_table_addr_1_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="7" slack="0"/>
<pin id="101" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sin_table_addr_1/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load_load_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln41_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln0_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="start_tmp_load_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="start_tmp_load/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="n_load_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_load/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="trunc_ln5_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln5/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="trunc_ln5_1_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln5_1/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="icmp_ln13_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="8" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln18_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="6" slack="0"/>
<pin id="145" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="idx_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="7" slack="0"/>
<pin id="149" dir="0" index="1" bw="6" slack="0"/>
<pin id="150" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln21_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="idx_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="7" slack="0"/>
<pin id="162" dir="0" index="2" bw="7" slack="0"/>
<pin id="163" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_1/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="idxprom_i1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="0"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="select_ln13_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="7" slack="0"/>
<pin id="175" dir="0" index="2" bw="7" slack="0"/>
<pin id="176" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="idxprom_i4_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i4/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="4" slack="0"/>
<pin id="189" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="xor_ln17_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln17/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="sub_ln31_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln31/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sext_ln13_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln17_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="or_ln17_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="signal_tmp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="9" slack="0"/>
<pin id="220" dir="0" index="2" bw="9" slack="0"/>
<pin id="221" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="signal_tmp/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="sext_ln49_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="9" slack="0"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln691_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln691_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln691/2 "/>
</bind>
</comp>

<comp id="242" class="1005" name="step_read_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="step_read "/>
</bind>
</comp>

<comp id="246" class="1005" name="start_read_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="start_read "/>
</bind>
</comp>

<comp id="250" class="1005" name="guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load "/>
</bind>
</comp>

<comp id="254" class="1005" name="start_tmp_load_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="start_tmp_load "/>
</bind>
</comp>

<comp id="261" class="1005" name="icmp_ln13_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="266" class="1005" name="sin_table_addr_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="1"/>
<pin id="268" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sin_table_addr "/>
</bind>
</comp>

<comp id="271" class="1005" name="sin_table_addr_1_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="7" slack="1"/>
<pin id="273" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sin_table_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="20" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="20" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="50" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="50" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="42" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="96"><net_src comp="80" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="42" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="97" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="60" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="125" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="125" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="133" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="38" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="143" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="125" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="164"><net_src comp="153" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="143" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="147" pin="2"/><net_sink comp="159" pin=2"/></net>

<net id="170"><net_src comp="159" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="177"><net_src comp="137" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="129" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="147" pin="2"/><net_sink comp="172" pin=2"/></net>

<net id="183"><net_src comp="172" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="190"><net_src comp="44" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="196"><net_src comp="185" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="48" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="87" pin="7"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="87" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="192" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="212" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="208" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="204" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="228"><net_src comp="217" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="235"><net_src comp="52" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="231" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="12" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="54" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="60" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="105" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="121" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="137" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="269"><net_src comp="80" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="274"><net_src comp="97" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="87" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: signal_1_V | {2 }
	Port: signal_2_V | {2 }
	Port: guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp | {1 }
	Port: start_tmp | {1 }
	Port: n | {2 }
 - Input state : 
	Port: sinus : start_r | {1 }
	Port: sinus : step | {1 }
	Port: sinus : guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp | {1 }
	Port: sinus : start_tmp | {1 }
	Port: sinus : n | {1 }
	Port: sinus : sin_table | {1 2 }
  - Chain level:
	State 1
		br_ln41 : 1
		br_ln42 : 1
		trunc_ln5 : 1
		trunc_ln5_1 : 1
		icmp_ln13 : 1
		zext_ln18 : 2
		idx : 3
		icmp_ln21 : 1
		idx_1 : 4
		idxprom_i1 : 5
		sin_table_addr : 6
		sin_table_load : 7
		select_ln13 : 4
		idxprom_i4 : 5
		sin_table_addr_1 : 6
		sin_table_load_1 : 7
	State 2
		xor_ln17 : 1
		sub_ln31 : 1
		sext_ln13 : 2
		zext_ln17 : 1
		or_ln17 : 1
		signal_tmp : 3
		sext_ln49 : 4
		write_ln174 : 5
		write_ln174 : 5
		store_ln691 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    sub   |        idx_fu_147       |    0    |    14   |
|          |     sub_ln31_fu_198     |    0    |    15   |
|----------|-------------------------|---------|---------|
|          |       idx_1_fu_159      |    0    |    7    |
|  select  |    select_ln13_fu_172   |    0    |    7    |
|          |    signal_tmp_fu_217    |    0    |    9    |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln13_fu_137    |    0    |    11   |
|          |     icmp_ln21_fu_153    |    0    |    11   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln691_fu_231    |    0    |    15   |
|----------|-------------------------|---------|---------|
|    xor   |     xor_ln17_fu_192     |    0    |    2    |
|----------|-------------------------|---------|---------|
|    or    |      or_ln17_fu_212     |    0    |    2    |
|----------|-------------------------|---------|---------|
|   read   |   step_read_read_fu_54  |    0    |    0    |
|          |  start_read_read_fu_60  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln174_write_fu_66 |    0    |    0    |
|          | write_ln174_write_fu_73 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |     trunc_ln5_fu_129    |    0    |    0    |
|          |    trunc_ln5_1_fu_133   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     zext_ln18_fu_143    |    0    |    0    |
|   zext   |    idxprom_i1_fu_167    |    0    |    0    |
|          |    idxprom_i4_fu_180    |    0    |    0    |
|          |     zext_ln17_fu_208    |    0    |    0    |
|----------|-------------------------|---------|---------|
| bitselect|        tmp_fu_185       |    0    |    0    |
|----------|-------------------------|---------|---------|
|   sext   |     sext_ln13_fu_204    |    0    |    0    |
|          |     sext_ln49_fu_225    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    93   |
|----------|-------------------------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|sin_table|    0   |    8   |   17   |
+---------+--------+--------+--------+
|  Total  |    0   |    8   |   17   |
+---------+--------+--------+--------+

* Register list:
+-----------------------------------------------------------------------------------+--------+
|                                                                                   |   FF   |
+-----------------------------------------------------------------------------------+--------+
|guard_variable_for_sinus_bool_bool_stream_int_0_stream_int_0_start_tmp_load_reg_250|    1   |
|                                 icmp_ln13_reg_261                                 |    1   |
|                              sin_table_addr_1_reg_271                             |    7   |
|                               sin_table_addr_reg_266                              |    7   |
|                                 start_read_reg_246                                |    1   |
|                               start_tmp_load_reg_254                              |    1   |
|                                 step_read_reg_242                                 |    1   |
+-----------------------------------------------------------------------------------+--------+
|                                       Total                                       |   19   |
+-----------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_87 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_87 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   93   |
|   Memory  |    0   |    -   |    8   |   17   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   19   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    0   |   27   |   128  |
+-----------+--------+--------+--------+--------+
