
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.099302                       # Number of seconds simulated
sim_ticks                                 99301932627                       # Number of ticks simulated
final_tick                               627378642129                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 146102                       # Simulator instruction rate (inst/s)
host_op_rate                                   189293                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4547340                       # Simulator tick rate (ticks/s)
host_mem_usage                               16911116                       # Number of bytes of host memory used
host_seconds                                 21837.36                       # Real time elapsed on the host
sim_insts                                  3190483668                       # Number of instructions simulated
sim_ops                                    4133652621                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       582528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1438080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       970752                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2996608                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1310336                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1310336                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4551                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11235                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7584                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 23411                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10237                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10237                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        18046                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      5866230                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        18046                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14481893                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16757                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9775761                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                30176734                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        18046                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        18046                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16757                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              52849                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13195473                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13195473                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13195473                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        18046                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      5866230                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        18046                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14481893                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16757                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9775761                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               43372207                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               238134132                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21503330                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17432334                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1979153                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8753281                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8145150                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2334334                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93650                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186306010                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119891092                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21503330                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10479484                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26386593                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6032475                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3528722                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         11511226                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1977342                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220249146                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.668570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.029153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       193862553     88.02%     88.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1837919      0.83%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3336101      1.51%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3089501      1.40%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1964573      0.89%     92.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1615955      0.73%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          924590      0.42%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          955878      0.43%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12662076      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220249146                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090299                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.503460                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184404916                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5446872                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26324228                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        45571                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4027558                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3734135                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147155286                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1293                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4027558                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184877111                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1211651                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3148457                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25868844                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1115524                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     147031656                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        188152                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       478825                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    208567645                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    684891111                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    684891111                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704513                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        36863123                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33814                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4110206                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13863629                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183508                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82039                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1597538                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         146069524                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137965712                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       116764                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22007153                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     46232604                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    220249146                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.626407                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.299504                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160758558     72.99%     72.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25180023     11.43%     84.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     13546069      6.15%     90.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6866850      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8184195      3.72%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2648122      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2484038      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       438945      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       142346      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220249146                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         416742     59.73%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        143136     20.52%     80.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137818     19.75%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116019645     84.09%     84.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978149      1.43%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16907      0.01%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12790112      9.27%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160899      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137965712                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.579361                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             697696                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005057                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    496995029                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    168110700                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134981718                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138663408                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       268190                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2670208                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          209                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        92480                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4027558                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         819198                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       114297                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    146103341                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8502                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13863629                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183508                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         99133                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          209                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1056654                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1102059                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2158713                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135975479                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12339644                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1990232                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19500396                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19195444                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160752                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.571004                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134981763                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134981718                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         77883097                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        216943745                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.566831                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.359001                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129333                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22974396                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2004289                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216221588                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.569459                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.369152                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    164369488     76.02%     76.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23868354     11.04%     87.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12381160      5.73%     92.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3980295      1.84%     94.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5464469      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1836377      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1057757      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       938033      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2325655      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216221588                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129333                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284449                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193421                       # Number of loads committed
system.switch_cpus0.commit.membars              16907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772297                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930175                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539549                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2325655                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           359999662                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          296235046                       # The number of ROB writes
system.switch_cpus0.timesIdled                2882674                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               17884986                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129333                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.381341                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.381341                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.419931                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.419931                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611581769                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188898958                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      135815477                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               238134132                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        17830996                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15826201                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1538408                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9331166                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9109846                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1137004                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        44698                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191975331                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             100921991                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           17830996                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10246850                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             20415937                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4703922                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2034220                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         11744040                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1533290                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    217582942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.522881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.773394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       197167005     90.62%     90.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          928722      0.43%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1725588      0.79%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1498369      0.69%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3015990      1.39%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3638071      1.67%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          876361      0.40%     95.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          480255      0.22%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8252581      3.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    217582942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074878                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.423803                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       190555725                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3468279                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         20384195                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        21432                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3153309                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1752993                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4139                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     113704625                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3153309                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       190785854                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1698373                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1076222                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         20166379                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       702803                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     113609560                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         73998                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       433252                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    150090962                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    513795287                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    513795287                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    124102526                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25988432                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        15698                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         7859                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2185920                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19710184                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3515506                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        63795                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       788496                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         113182237                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        15699                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        107493202                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        67731                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17065826                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     35845897                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    217582942                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.494033                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.177186                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    171581391     78.86%     78.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     19294547      8.87%     87.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      9881991      4.54%     92.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5694535      2.62%     94.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6336163      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3168675      1.46%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1272927      0.59%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       296225      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        56488      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    217582942                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         199397     48.09%     48.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     48.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     48.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     48.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     48.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     48.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     48.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     48.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     48.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     48.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     48.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     48.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     48.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     48.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     48.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     48.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     48.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     48.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     48.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     48.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     48.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     48.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     48.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     48.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     48.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     48.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     48.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     48.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        151486     36.54%     84.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        63731     15.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     84433062     78.55%     78.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       854556      0.79%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         7839      0.01%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     18699986     17.40%     96.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3497759      3.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     107493202                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.451398                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             414614                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003857                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    433051691                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    130264025                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    105012593                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     107907816                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       190409                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3271273                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          190                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          263                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        94466                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3153309                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1198358                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        55002                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    113197937                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         4808                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19710184                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3515506                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         7859                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         31330                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          435                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          263                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       693204                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       926870                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1620074                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    106543764                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     18467179                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       949438                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21964873                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        16457267                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3497694                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.447411                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             105040781                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            105012593                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         60072249                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        138892395                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.440981                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432509                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     84472112                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     95226771                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     17973581                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        15680                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1542129                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    214429633                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.444093                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.293969                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    178719508     83.35%     83.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     13554312      6.32%     89.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10560293      4.92%     94.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2091736      0.98%     95.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2645639      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       896301      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3818124      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       845900      0.39%     99.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1297820      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    214429633                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     84472112                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      95226771                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19859948                       # Number of memory references committed
system.switch_cpus1.commit.loads             16438908                       # Number of loads committed
system.switch_cpus1.commit.membars               7840                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15014702                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         82852090                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1207486                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1297820                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           326332165                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          229554075                       # The number of ROB writes
system.switch_cpus1.timesIdled                5064508                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20551190                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           84472112                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             95226771                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     84472112                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.819086                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.819086                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.354725                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.354725                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       493265482                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      137060113                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      120160349                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         15680                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               238134132                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        19536334                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     15970211                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1900391                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8028125                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7668916                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2004423                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        86691                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    188135393                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             109756005                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           19536334                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9673339                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             22865862                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5270911                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4550163                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11522970                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1902216                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    218889996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.614866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.958881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       196024134     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1100282      0.50%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1672511      0.76%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2287674      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2348801      1.07%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1964806      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1116310      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1641125      0.75%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10734353      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    218889996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082039                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.460900                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       185990333                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6712705                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         22805691                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        42914                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3338344                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3226393                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     134479137                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1300                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3338344                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       186514965                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1245061                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4144994                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         22332724                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1313899                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     134394671                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          889                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        296429                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       525282                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          648                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    186759485                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    625498493                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    625498493                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    161481663                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        25277803                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37153                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21389                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3815641                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     12760730                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7001546                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       123930                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1520362                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         134212355                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37146                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        127314797                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        25314                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     15241399                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36201747                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5618                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    218889996                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.581638                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270812                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    165054036     75.41%     75.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21948614     10.03%     85.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11349660      5.19%     90.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8556075      3.91%     94.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6647353      3.04%     97.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2671805      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1695024      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       859375      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       108054      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    218889996                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          22819     10.14%     10.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         82640     36.72%     46.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       119588     53.14%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    106658549     83.78%     83.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1974612      1.55%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15764      0.01%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11717559      9.20%     94.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6948313      5.46%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     127314797                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.534635                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             225047                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001768                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    473769950                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    149491227                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    125404875                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     127539844                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       296865                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2104721                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          327                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       171396                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          132                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3338344                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         989545                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       119416                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    134249501                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        61578                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     12760730                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7001546                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21382                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         87977                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          327                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1106974                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1080821                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2187795                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    125585954                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11047067                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1728842                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            17993680                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        17751709                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6946613                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.527375                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             125405031                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            125404875                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         72185212                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        193352965                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.526614                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.373334                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     94571669                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    116232338                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18023838                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31528                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1931689                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    215551652                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.539232                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.389064                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    168033802     77.96%     77.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23427927     10.87%     88.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8905323      4.13%     92.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4297068      1.99%     94.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3555398      1.65%     96.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2126598      0.99%     97.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1799588      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       797133      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2608815      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    215551652                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     94571669                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     116232338                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17486159                       # Number of memory references committed
system.switch_cpus2.commit.loads             10656009                       # Number of loads committed
system.switch_cpus2.commit.membars              15764                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16670227                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        104767843                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2371609                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2608815                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           347199013                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          271850925                       # The number of ROB writes
system.switch_cpus2.timesIdled                2925524                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               19244136                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           94571669                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            116232338                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     94571669                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.518028                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.518028                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.397136                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.397136                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       566027115                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      174009003                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      125160951                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31528                       # number of misc regfile writes
system.l20.replacements                          4566                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          373179                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14806                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.204579                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          320.081649                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    11.968734                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2160.999724                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7746.949893                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.031258                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001169                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.211035                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.756538                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        34387                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  34387                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10347                       # number of Writeback hits
system.l20.Writeback_hits::total                10347                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        34387                       # number of demand (read+write) hits
system.l20.demand_hits::total                   34387                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        34387                       # number of overall hits
system.l20.overall_hits::total                  34387                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4551                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4565                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4551                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4565                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4551                       # number of overall misses
system.l20.overall_misses::total                 4565                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3177824                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1077728028                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1080905852                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3177824                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1077728028                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1080905852                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3177824                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1077728028                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1080905852                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38938                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38952                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10347                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10347                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38938                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38952                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38938                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38952                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.116878                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.117196                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.116878                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.117196                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.116878                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.117196                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 226987.428571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 236811.256427                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 236781.128587                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 226987.428571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 236811.256427                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 236781.128587                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 226987.428571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 236811.256427                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 236781.128587                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3283                       # number of writebacks
system.l20.writebacks::total                     3283                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4551                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4565                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4551                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4565                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4551                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4565                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2309718                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    796005287                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    798315005                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2309718                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    796005287                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    798315005                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2309718                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    796005287                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    798315005                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.116878                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.117196                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.116878                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.117196                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.116878                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.117196                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 164979.857143                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 174907.775654                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 174877.328587                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 164979.857143                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 174907.775654                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 174877.328587                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 164979.857143                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 174907.775654                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 174877.328587                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         11249                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          182052                       # Total number of references to valid blocks.
system.l21.sampled_refs                         21489                       # Sample count of references to valid blocks.
system.l21.avg_refs                          8.471869                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          293.728339                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.242819                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4785.593601                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5152.435241                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.028684                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000805                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.467343                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.503168                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        31871                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  31871                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7878                       # number of Writeback hits
system.l21.Writeback_hits::total                 7878                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        31871                       # number of demand (read+write) hits
system.l21.demand_hits::total                   31871                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        31871                       # number of overall hits
system.l21.overall_hits::total                  31871                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        11235                       # number of ReadReq misses
system.l21.ReadReq_misses::total                11249                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        11235                       # number of demand (read+write) misses
system.l21.demand_misses::total                 11249                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        11235                       # number of overall misses
system.l21.overall_misses::total                11249                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3160483                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2576484888                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2579645371                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3160483                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2576484888                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2579645371                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3160483                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2576484888                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2579645371                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        43106                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              43120                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7878                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7878                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        43106                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               43120                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        43106                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              43120                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.260637                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.260877                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.260637                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.260877                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.260637                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.260877                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 225748.785714                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 229326.647797                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 229322.194951                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 225748.785714                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 229326.647797                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 229322.194951                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 225748.785714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 229326.647797                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 229322.194951                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1801                       # number of writebacks
system.l21.writebacks::total                     1801                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        11235                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           11249                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        11235                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            11249                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        11235                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           11249                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2293588                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1880897309                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1883190897                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2293588                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1880897309                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1883190897                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2293588                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1880897309                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1883190897                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.260637                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.260877                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.260637                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.260877                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.260637                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.260877                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 163827.714286                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 167414.090699                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 167409.627256                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 163827.714286                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 167414.090699                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 167409.627256                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 163827.714286                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 167414.090699                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 167409.627256                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          7597                       # number of replacements
system.l22.tagsinuse                     12287.988706                       # Cycle average of tags in use
system.l22.total_refs                          590874                       # Total number of references to valid blocks.
system.l22.sampled_refs                         19885                       # Sample count of references to valid blocks.
system.l22.avg_refs                         29.714559                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          939.973631                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.438456                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3564.784266                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7773.792353                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.076495                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000768                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.290103                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.632633                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        42030                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  42030                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           24463                       # number of Writeback hits
system.l22.Writeback_hits::total                24463                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        42030                       # number of demand (read+write) hits
system.l22.demand_hits::total                   42030                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        42030                       # number of overall hits
system.l22.overall_hits::total                  42030                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         7582                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 7595                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         7584                       # number of demand (read+write) misses
system.l22.demand_misses::total                  7597                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         7584                       # number of overall misses
system.l22.overall_misses::total                 7597                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3102164                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1720398722                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1723500886                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data       505869                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total       505869                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3102164                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1720904591                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1724006755                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3102164                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1720904591                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1724006755                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        49612                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              49625                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        24463                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            24463                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            2                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        49614                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               49627                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        49614                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              49627                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.152826                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.153048                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.152860                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.153082                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.152860                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.153082                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst       238628                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 226905.661039                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 226925.725609                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 252934.500000                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 252934.500000                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst       238628                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 226912.525185                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 226932.572726                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst       238628                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 226912.525185                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 226932.572726                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5153                       # number of writebacks
system.l22.writebacks::total                     5153                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         7582                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            7595                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         7584                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             7597                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         7584                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            7597                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2297803                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1250927650                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1253225453                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       382269                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       382269                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2297803                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1251309919                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1253607722                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2297803                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1251309919                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1253607722                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.152826                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.153048                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.152860                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.153082                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.152860                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.153082                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 176754.076923                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 164986.500923                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 165006.642923                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 191134.500000                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 191134.500000                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 176754.076923                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 164993.396493                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 165013.521390                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 176754.076923                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 164993.396493                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 165013.521390                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996996                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011518861                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2184705.963283                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996996                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022431                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11511210                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11511210                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11511210                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11511210                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11511210                       # number of overall hits
system.cpu0.icache.overall_hits::total       11511210                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3848808                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3848808                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3848808                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3848808                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3848808                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3848808                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11511226                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11511226                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11511226                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11511226                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11511226                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11511226                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 240550.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 240550.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 240550.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 240550.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 240550.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 240550.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3294024                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3294024                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3294024                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3294024                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3294024                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3294024                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 235287.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 235287.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 235287.428571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 235287.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 235287.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 235287.428571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38938                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168089217                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39194                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4288.646655                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   232.578498                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    23.421502                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.908510                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.091490                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9271985                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9271985                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7058902                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7058902                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16330887                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16330887                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16330887                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16330887                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117408                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117408                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117408                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117408                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117408                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117408                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  13041877979                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13041877979                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  13041877979                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13041877979                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  13041877979                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13041877979                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9389393                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9389393                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16448295                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16448295                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16448295                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16448295                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012504                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012504                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007138                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007138                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007138                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007138                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 111081.680797                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 111081.680797                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 111081.680797                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 111081.680797                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 111081.680797                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 111081.680797                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10347                       # number of writebacks
system.cpu0.dcache.writebacks::total            10347                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78470                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78470                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78470                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78470                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78470                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78470                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38938                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38938                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38938                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38938                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3353269426                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3353269426                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3353269426                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3353269426                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3353269426                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3353269426                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004147                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004147                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002367                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002367                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002367                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002367                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 86118.173147                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86118.173147                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 86118.173147                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86118.173147                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 86118.173147                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86118.173147                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.622620                       # Cycle average of tags in use
system.cpu1.icache.total_refs               922957308                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1706020.902033                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.622620                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.021831                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866382                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11744021                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11744021                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11744021                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11744021                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11744021                       # number of overall hits
system.cpu1.icache.overall_hits::total       11744021                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4455589                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4455589                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4455589                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4455589                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4455589                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4455589                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11744040                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11744040                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11744040                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11744040                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11744040                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11744040                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 234504.684211                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 234504.684211                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 234504.684211                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 234504.684211                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 234504.684211                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 234504.684211                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3276683                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3276683                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3276683                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3276683                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3276683                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3276683                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 234048.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 234048.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 234048.785714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 234048.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 234048.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 234048.785714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 43106                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               225945671                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 43362                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5210.683801                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   208.826917                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    47.173083                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.815730                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.184270                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     16848236                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       16848236                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3405316                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3405316                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         7860                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         7860                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         7840                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         7840                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     20253552                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        20253552                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     20253552                       # number of overall hits
system.cpu1.dcache.overall_hits::total       20253552                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       157973                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       157973                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       157973                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        157973                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       157973                       # number of overall misses
system.cpu1.dcache.overall_misses::total       157973                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20581899066                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20581899066                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20581899066                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20581899066                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20581899066                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20581899066                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     17006209                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17006209                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3405316                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3405316                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         7860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         7860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         7840                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7840                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     20411525                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20411525                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     20411525                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20411525                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009289                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009289                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007739                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007739                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007739                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007739                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 130287.448273                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 130287.448273                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 130287.448273                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 130287.448273                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 130287.448273                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 130287.448273                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7878                       # number of writebacks
system.cpu1.dcache.writebacks::total             7878                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       114867                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       114867                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       114867                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       114867                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       114867                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       114867                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        43106                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        43106                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        43106                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        43106                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        43106                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        43106                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4745812999                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4745812999                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4745812999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4745812999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4745812999                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4745812999                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002112                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002112                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002112                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002112                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 110096.343873                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 110096.343873                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 110096.343873                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110096.343873                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 110096.343873                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110096.343873                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               492.997418                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1011789288                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2052310.929006                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997418                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          480                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.769231                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.790060                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11522954                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11522954                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11522954                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11522954                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11522954                       # number of overall hits
system.cpu2.icache.overall_hits::total       11522954                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4097771                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4097771                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4097771                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4097771                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4097771                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4097771                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11522970                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11522970                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11522970                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11522970                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11522970                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11522970                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 256110.687500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 256110.687500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 256110.687500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 256110.687500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 256110.687500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 256110.687500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3210275                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3210275                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3210275                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3210275                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3210275                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3210275                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 246944.230769                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 246944.230769                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 246944.230769                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 246944.230769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 246944.230769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 246944.230769                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 49614                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               171022664                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 49870                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3429.369641                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.243035                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.756965                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911106                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088894                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8107149                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8107149                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6794679                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6794679                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16567                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16567                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15764                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15764                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     14901828                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14901828                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     14901828                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14901828                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       141301                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       141301                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2986                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2986                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       144287                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        144287                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       144287                       # number of overall misses
system.cpu2.dcache.overall_misses::total       144287                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  15564492858                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  15564492858                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    588694601                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    588694601                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  16153187459                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  16153187459                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  16153187459                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  16153187459                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8248450                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8248450                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6797665                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6797665                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15764                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15764                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15046115                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15046115                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15046115                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15046115                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.017131                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.017131                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000439                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000439                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009590                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009590                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009590                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009590                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 110151.328427                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 110151.328427                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 197151.574347                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 197151.574347                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 111951.786779                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 111951.786779                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 111951.786779                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 111951.786779                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1466605                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 183325.625000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        24463                       # number of writebacks
system.cpu2.dcache.writebacks::total            24463                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        91689                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        91689                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2984                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2984                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        94673                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        94673                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        94673                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        94673                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        49612                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        49612                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            2                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        49614                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        49614                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        49614                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        49614                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4542064544                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4542064544                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       522469                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       522469                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4542587013                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4542587013                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4542587013                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4542587013                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006015                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006015                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003297                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003297                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003297                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003297                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91551.732323                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 91551.732323                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 261234.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 261234.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 91558.572439                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91558.572439                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 91558.572439                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91558.572439                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
