#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Mar 14 02:04:02 2025
# Process ID: 3276
# Current directory: D:/Digital_Design_codes/Project_2/final_project/final_project.runs/synth_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8744 D:\Digital_Design_codes\Project_2\final_project\final_project.runs\synth_1\SPI_slave_top_module.dcp
# Log file: D:/Digital_Design_codes/Project_2/final_project/final_project.runs/synth_1/vivado.log
# Journal file: D:/Digital_Design_codes/Project_2/final_project/final_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_checkpoint D:/Digital_Design_codes/Project_2/final_project/final_project.runs/synth_1/SPI_slave_top_module.dcp
Command: open_checkpoint D:/Digital_Design_codes/Project_2/final_project/final_project.runs/synth_1/SPI_slave_top_module.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 680.113 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:59 ; elapsed = 00:00:47 . Memory (MB): peak = 1172.707 ; gain = 493.355
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 14 02:05:16 2025...
