Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Wed Apr 16 13:12:51 2025
| Host         : fedora running 64-bit unknown
| Command      : report_control_sets -verbose -file alchitry_top_control_sets_placed.rpt
| Design       : alchitry_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    40 |
|    Minimum number of control sets                        |    40 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   102 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    40 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    11 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     7 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              67 |           25 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             112 |           41 |
| Yes          | No                    | No                     |              79 |           31 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1072 |          300 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                          Enable Signal                         |                         Set/Reset Signal                        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | tx/FSM_sequential_D_state_q_reg[0]_9[0]                        | reset_cond/Q[0]                                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                                                | game_datapath/game_regfiles/D_motor_speed_reg_q_reg[31]_0[3]    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                                                | reset_cond/M_reset_cond_in                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | tx/FSM_sequential_D_state_q_reg[0]_8[0]                        | reset_cond/Q[0]                                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | tx/FSM_sequential_D_state_q_reg[0]_10[0]                       | reset_cond/Q[0]                                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | tx/FSM_sequential_D_state_q_reg[0]_17[0]                       | reset_cond/Q[0]                                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | tx/FSM_sequential_D_state_q_reg[0]_15[0]                       | reset_cond/Q[0]                                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | game_datapath/game_cu/D_game_fsm_d                             | reset_cond/Q[0]                                                 |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG | tx/FSM_sequential_D_state_q_reg[0]_16[0]                       | reset_cond/Q[0]                                                 |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | tx/FSM_sequential_D_state_q_reg[0]_11[0]                       | reset_cond/Q[0]                                                 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | tx/FSM_sequential_D_state_q_reg[0]_14[0]                       | reset_cond/Q[0]                                                 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | tx/FSM_sequential_D_state_q_reg[0]_12[0]                       | reset_cond/Q[0]                                                 |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG |                                                                | tx/D_ctr_q[6]_i_1__0_n_0                                        |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | rx/D_ctr_q[6]_i_2__0_n_0                                       | rx/D_ctr_q[6]_i_1_n_0                                           |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | motor/pwm/ctr/E[0]                                             | reset_cond/Q[0]                                                 |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | debugger/E[0]                                                  |                                                                 |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG | rx/D_saved_data_d                                              |                                                                 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG |                                                                | motor/pwm/ctr/D_ctr_q[0]_i_1_n_0                                |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG | forLoop_idx_0_57589656[2].p0_button_cond/sel                   | forLoop_idx_0_57589656[2].p0_button_cond/sync/clear             |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | center_button_cond/D_ctr_q[0]_i_2__6_n_0                       | center_button_cond/sync/D_pipe_q_reg[1]_0                       |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | forLoop_idx_0_15115598[2].p1_button_cond/D_ctr_q[0]_i_2__5_n_0 | forLoop_idx_0_15115598[2].p1_button_cond/sync/D_pipe_q_reg[1]_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | forLoop_idx_0_57589656[0].p0_button_cond/D_ctr_q[0]_i_2__0_n_0 | forLoop_idx_0_57589656[0].p0_button_cond/sync/D_pipe_q_reg[1]_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | forLoop_idx_0_15115598[0].p1_button_cond/D_ctr_q[0]_i_2__3_n_0 | forLoop_idx_0_15115598[0].p1_button_cond/sync/D_pipe_q_reg[1]_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | forLoop_idx_0_57589656[1].p0_button_cond/D_ctr_q[0]_i_2__1_n_0 | forLoop_idx_0_57589656[1].p0_button_cond/sync/D_pipe_q_reg[1]_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | forLoop_idx_0_15115598[1].p1_button_cond/D_ctr_q[0]_i_2__4_n_0 | forLoop_idx_0_15115598[1].p1_button_cond/sync/D_pipe_q_reg[1]_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | game_datapath/game_cu/E[0]                                     | reset_cond/Q[0]                                                 |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | game_datapath/game_cu/D_game_fsm_q_reg[0]_2[0]                 | reset_cond/Q[0]                                                 |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | game_datapath/game_cu/D_game_fsm_q_reg[0]_3[0]                 | reset_cond/Q[0]                                                 |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | game_datapath/game_cu/D_game_fsm_q_reg[0]_7[0]                 | reset_cond/Q[0]                                                 |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | game_datapath/game_cu/D_game_fsm_q_reg[0]_8[0]                 | reset_cond/Q[0]                                                 |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | game_datapath/game_cu/D_game_fsm_q_reg[0]_9[0]                 | reset_cond/Q[0]                                                 |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | game_datapath/game_cu/D_game_fsm_q_reg[0]_5[0]                 | reset_cond/Q[0]                                                 |                8 |             33 |         4.12 |
|  clk_IBUF_BUFG | game_datapath/game_cu/D_game_fsm_q_reg[0]_4[0]                 | reset_cond/Q[0]                                                 |                9 |             33 |         3.67 |
|  clk_IBUF_BUFG | debugger/FSM_onehot_D_state_q[33]_i_1_n_0                      | reset_cond/Q[0]                                                 |               11 |             34 |         3.09 |
|  clk_IBUF_BUFG | game_datapath/game_cu/D_game_fsm_q_reg[0]_6[0]                 | reset_cond/Q[0]                                                 |               11 |             36 |         3.27 |
|  clk_IBUF_BUFG | game_datapath/slow_clk_edge/E[0]                               |                                                                 |               24 |             64 |         2.67 |
|  clk_IBUF_BUFG |                                                                |                                                                 |               25 |             67 |         2.68 |
|  clk_IBUF_BUFG |                                                                | reset_cond/Q[0]                                                 |               34 |             87 |         2.56 |
|  clk_IBUF_BUFG | game_datapath/slow_clk_edge/D_last_q_reg_0[0]                  | reset_cond/Q[0]                                                 |               46 |            192 |         4.17 |
|  clk_IBUF_BUFG | debugger/D_correct_button_dff_d                                | reset_cond/Q[0]                                                 |              105 |            396 |         3.77 |
+----------------+----------------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+--------------+


