verilog xil_defaultlib --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/ipshared/ec67/hdl" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/ipshared/70cf/hdl" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/ip/FFT_Zynq_Axi_Lite_processing_system7_0_0" \
"../../../bd/FFT_Zynq_Axi_Lite/ip/FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0/src/Phase_Re_Factor_ROM_Memory/sim/Phase_Re_Factor_ROM_Memory.v" \
"../../../bd/FFT_Zynq_Axi_Lite/ip/FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0/src/Phase_Im_Factor_ROM_Memory/sim/Phase_Im_Factor_ROM_Memory.v" \

sv xil_defaultlib --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/ipshared/ec67/hdl" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/ipshared/70cf/hdl" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/ip/FFT_Zynq_Axi_Lite_processing_system7_0_0" \
"../../../bd/FFT_Zynq_Axi_Lite/ipshared/7694/hdl/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI.sv" \
"../../../bd/FFT_Zynq_Axi_Lite/ipshared/7694/src/fft_package.sv" \
"../../../bd/FFT_Zynq_Axi_Lite/ipshared/7694/src/FFT_STAGE.sv" \
"../../../bd/FFT_Zynq_Axi_Lite/ipshared/7694/src/Main_Module.sv" \
"../../../bd/FFT_Zynq_Axi_Lite/ipshared/7694/src/Reverse_Input_Data_Adress.sv" \
"../../../bd/FFT_Zynq_Axi_Lite/ipshared/7694/src/Simplified_fft_stage.sv" \
"../../../bd/FFT_Zynq_Axi_Lite/ipshared/7694/src/s_mult_rtl.sv" \
"../../../bd/FFT_Zynq_Axi_Lite/ipshared/7694/hdl/FFT_Butterfly_Axi_Lite_v1_0.sv" \
"../../../bd/FFT_Zynq_Axi_Lite/ip/FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0/sim/FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0.sv" \

verilog xil_defaultlib --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/ipshared/ec67/hdl" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/ipshared/70cf/hdl" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/ip/FFT_Zynq_Axi_Lite_processing_system7_0_0" \
"../../../bd/FFT_Zynq_Axi_Lite/ip/FFT_Zynq_Axi_Lite_processing_system7_0_0/sim/FFT_Zynq_Axi_Lite_processing_system7_0_0.v" \
"../../../bd/FFT_Zynq_Axi_Lite/ip/FFT_Zynq_Axi_Lite_auto_pc_0/sim/FFT_Zynq_Axi_Lite_auto_pc_0.v" \
"../../../bd/FFT_Zynq_Axi_Lite/sim/FFT_Zynq_Axi_Lite.v" \

verilog xil_defaultlib "glbl.v"

nosort
