// Generated by CIRCT firtool-1.128.0

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_
module AXI4WriteBridge_Verification();	// src/main/scala/mycpu/utils/Debug.scala:13:13
  `ifndef SYNTHESIS	// src/main/scala/mycpu/utils/Debug.scala:13:13
    always @(posedge AXI4WriteBridge.clock) begin	// src/main/scala/mycpu/utils/AXI4Bridges.scala:45:7, src/main/scala/mycpu/utils/Debug.scala:13:13
      if ((`PRINTF_COND_) & AXI4WriteBridge.io_axi_aw_ready
          & AXI4WriteBridge.io_axi_aw_valid_0 & ~AXI4WriteBridge.reset)	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/utils/AXI4Bridges.scala:45:7, :46:14, src/main/scala/mycpu/utils/Debug.scala:13:13
        $fwrite(32'h80000002, "[WriteBridge] AW Sent: ID=%x Addr=%x\n",
                AXI4WriteBridge.io_axi_aw_bits_id_0,
                AXI4WriteBridge.io_axi_aw_bits_addr_0);	// src/main/scala/mycpu/utils/AXI4Bridges.scala:45:7, src/main/scala/mycpu/utils/Debug.scala:13:13
      if ((`PRINTF_COND_) & AXI4WriteBridge.io_axi_w_ready
          & AXI4WriteBridge.io_axi_w_valid_0 & ~AXI4WriteBridge.reset)	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/utils/AXI4Bridges.scala:45:7, :46:14, src/main/scala/mycpu/utils/Debug.scala:13:13
        $fwrite(32'h80000002, "[WriteBridge] W Sent: Data=%x Last=%d\n",
                AXI4WriteBridge.io_axi_w_bits_data_0,
                AXI4WriteBridge.io_axi_w_bits_last_0);	// src/main/scala/mycpu/utils/AXI4Bridges.scala:45:7, src/main/scala/mycpu/utils/Debug.scala:13:13
      if ((`PRINTF_COND_) & AXI4WriteBridge.io_axi_b_ready_0
          & AXI4WriteBridge.io_axi_b_valid & ~AXI4WriteBridge.reset)	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/utils/AXI4Bridges.scala:45:7, :46:14, src/main/scala/mycpu/utils/Debug.scala:13:13
        $fwrite(32'h80000002, "[WriteBridge] B Recv: ID=%x Resp=%x\n",
                AXI4WriteBridge.io_axi_b_bits_id, AXI4WriteBridge.io_axi_b_bits_resp);	// src/main/scala/mycpu/utils/AXI4Bridges.scala:46:14, src/main/scala/mycpu/utils/Debug.scala:13:13
    end // always @(posedge)
  `endif // not def SYNTHESIS
endmodule

