QuestaSim-64 vopt 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 17:34:10 on Jun 23,2023
vopt tb -o design_unit 

Top level modules:
	tb

Analyzing design...
-- Loading module tb
-- Loading module top
-- Loading interface I1
-- Loading interface I
-- Loading module M
** Warning: testbench/tb.sv(3): (vopt-2685) [TFMPC] - Too few port connections for 'u_DUT'.  Expected 3, found 0.
Optimizing 8 design-units (inlining 5/6 module instances):
-- Inlining interface I(fast__1)
-- Inlining interface I1(fast__1)
-- Inlining interface I(fast__2)
-- Inlining module M(fast)
-- Inlining module top(fast)
-- Optimizing module tb(fast)
-- Optimizing interface I(fast)
-- Optimizing interface I1(fast)
Optimized design name is design_unit
End time: 17:34:12 on Jun 23,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 1
