{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715156486805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715156486805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  8 09:21:26 2024 " "Processing started: Wed May  8 09:21:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715156486805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715156486805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off picoMIPS -c picoMIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off picoMIPS -c picoMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715156486805 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715156487112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715156487112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/uos/sem ii/embedded processor/src/regs.sv 1 1 " "Found 1 design units, including 1 entities, in source file /uos/sem ii/embedded processor/src/regs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regs " "Found entity 1: regs" {  } { { "../src/regs.sv" "" { Text "D:/UoS/Sem II/Embedded Processor/src/regs.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715156493289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715156493289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/uos/sem ii/embedded processor/src/prog_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /uos/sem ii/embedded processor/src/prog_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prog_mem " "Found entity 1: prog_mem" {  } { { "../src/prog_mem.sv" "" { Text "D:/UoS/Sem II/Embedded Processor/src/prog_mem.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715156493289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715156493289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/uos/sem ii/embedded processor/src/picomips.sv 1 1 " "Found 1 design units, including 1 entities, in source file /uos/sem ii/embedded processor/src/picomips.sv" { { "Info" "ISGN_ENTITY_NAME" "1 picoMIPS " "Found entity 1: picoMIPS" {  } { { "../src/picoMIPS.sv" "" { Text "D:/UoS/Sem II/Embedded Processor/src/picoMIPS.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715156493291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715156493291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/uos/sem ii/embedded processor/src/pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /uos/sem ii/embedded processor/src/pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../src/pc.sv" "" { Text "D:/UoS/Sem II/Embedded Processor/src/pc.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715156493291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715156493291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/uos/sem ii/embedded processor/src/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /uos/sem ii/embedded processor/src/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../src/decoder.sv" "" { Text "D:/UoS/Sem II/Embedded Processor/src/decoder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715156493293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715156493293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/uos/sem ii/embedded processor/src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /uos/sem ii/embedded processor/src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.sv" "" { Text "D:/UoS/Sem II/Embedded Processor/src/alu.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715156493294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715156493294 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk picoMIPS.sv(32) " "Verilog HDL Implicit Net warning at picoMIPS.sv(32): created implicit net for \"clk\"" {  } { { "../src/picoMIPS.sv" "" { Text "D:/UoS/Sem II/Embedded Processor/src/picoMIPS.sv" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715156493295 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "picoMIPS " "Elaborating entity \"picoMIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715156493311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:prog_counter " "Elaborating entity \"pc\" for hierarchy \"pc:prog_counter\"" {  } { { "../src/picoMIPS.sv" "prog_counter" { Text "D:/UoS/Sem II/Embedded Processor/src/picoMIPS.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715156493331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog_mem prog_mem:prog_memory " "Elaborating entity \"prog_mem\" for hierarchy \"prog_mem:prog_memory\"" {  } { { "../src/picoMIPS.sv" "prog_memory" { Text "D:/UoS/Sem II/Embedded Processor/src/picoMIPS.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715156493342 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "22 0 63 prog_mem.sv(14) " "Verilog HDL warning at prog_mem.sv(14): number of words (22) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "../src/prog_mem.sv" "" { Text "D:/UoS/Sem II/Embedded Processor/src/prog_mem.sv" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1715156493351 "|picoMIPS|prog_mem:prog_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "prog_mem.data_a 0 prog_mem.sv(10) " "Net \"prog_mem.data_a\" at prog_mem.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "../src/prog_mem.sv" "" { Text "D:/UoS/Sem II/Embedded Processor/src/prog_mem.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715156493355 "|picoMIPS|prog_mem:prog_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "prog_mem.waddr_a 0 prog_mem.sv(10) " "Net \"prog_mem.waddr_a\" at prog_mem.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "../src/prog_mem.sv" "" { Text "D:/UoS/Sem II/Embedded Processor/src/prog_mem.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715156493356 "|picoMIPS|prog_mem:prog_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "prog_mem.we_a 0 prog_mem.sv(10) " "Net \"prog_mem.we_a\" at prog_mem.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "../src/prog_mem.sv" "" { Text "D:/UoS/Sem II/Embedded Processor/src/prog_mem.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715156493356 "|picoMIPS|prog_mem:prog_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regs regs:gpr " "Elaborating entity \"regs\" for hierarchy \"regs:gpr\"" {  } { { "../src/picoMIPS.sv" "gpr" { Text "D:/UoS/Sem II/Embedded Processor/src/picoMIPS.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715156493378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "../src/picoMIPS.sv" "alu1" { Text "D:/UoS/Sem II/Embedded Processor/src/picoMIPS.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715156493419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:d1 " "Elaborating entity \"decoder\" for hierarchy \"decoder:d1\"" {  } { { "../src/picoMIPS.sv" "d1" { Text "D:/UoS/Sem II/Embedded Processor/src/picoMIPS.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715156493431 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "branch decoder.sv(13) " "Verilog HDL or VHDL warning at decoder.sv(13): object \"branch\" assigned a value but never read" {  } { { "../src/decoder.sv" "" { Text "D:/UoS/Sem II/Embedded Processor/src/decoder.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715156493432 "|picoMIPS|decoder:d1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder.sv(27) " "Verilog HDL Case Statement warning at decoder.sv(27): incomplete case statement has no default case item" {  } { { "../src/decoder.sv" "" { Text "D:/UoS/Sem II/Embedded Processor/src/decoder.sv" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1715156493433 "|picoMIPS|decoder:d1"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "c1 counter " "Node instance \"c1\" instantiates undefined entity \"counter\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../src/picoMIPS.sv" "c1" { Text "D:/UoS/Sem II/Embedded Processor/src/picoMIPS.sv" 32 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1715156493439 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715156493556 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May  8 09:21:33 2024 " "Processing ended: Wed May  8 09:21:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715156493556 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715156493556 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715156493556 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715156493556 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715156494240 ""}
