git clone --depth 1 --no-tags https://github.com/rasantos24/PruebaDiseno.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86017445
git clone --depth 1 --no-tags https://github.com/mehdish89/CSE-590-PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86011857
git clone --depth 1 --no-tags https://github.com/csbrown9338/CSCB58Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86536855
git clone --depth 1 --no-tags https://github.com/JimmyWen511/b58FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86769014
git clone --depth 1 --no-tags https://github.com/Sohanpatro/SingleCycle_CPU_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86151750
git clone --depth 1 --no-tags https://github.com/andreipdlsn/veriloglab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86600549
git clone --depth 1 --no-tags https://github.com/leonidaszhengq/combine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83308274
git clone --depth 1 --no-tags https://github.com/nathanrossi/gps-clock-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83528847
git clone --depth 1 --no-tags https://github.com/heiga/ESP8266_AppNotes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/85530113
git clone --depth 1 --no-tags https://github.com/dananjayamahesh/ceyloniac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/85562626
git clone --depth 1 --no-tags https://github.com/miltontls/milton_ac1_ex1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86867399
git clone --depth 1 --no-tags https://github.com/SebastianQC/proy_2_grupo_1_I_2017.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86281209
git clone --depth 1 --no-tags https://github.com/ShardFX/fpga-temperature-range-simple-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83585882
git clone --depth 1 --no-tags https://github.com/YorkiSerrano/codingground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83377962
git clone --depth 1 --no-tags https://github.com/zgbbgz/Blogs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86144872
git clone --depth 1 --no-tags https://github.com/JennyMedellin06/Arqui.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86378097
git clone --depth 1 --no-tags https://github.com/DaveChamberlain/spartan6-risc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86519632
git clone --depth 1 --no-tags https://github.com/crystalpirate/GF_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83006752
git clone --depth 1 --no-tags https://github.com/xdober/mipsCpuVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/82820549
git clone --depth 1 --no-tags https://github.com/fsegurac/Digital-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/85720895
git clone --depth 1 --no-tags https://github.com/oliveruthio/Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/85256072
git clone --depth 1 --no-tags https://github.com/keys961/Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86226064
git clone --depth 1 --no-tags https://github.com/codespert/Pulse-Generation-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86208585
git clone --depth 1 --no-tags https://github.com/BramV122/Project_Synth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/84943501
git clone --depth 1 --no-tags https://github.com/justinwhill94/UKY-EE480-Project4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87108708
git clone --depth 1 --no-tags https://github.com/snail3git/axi_master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/82340695
git clone --depth 1 --no-tags https://github.com/tgiv014/ECE441-Project-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/82402831
git clone --depth 1 --no-tags https://github.com/jddelgado95/Proyecto-1-Grupo-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/82102986
git clone --depth 1 --no-tags https://github.com/lashanfaliq95/ProggrammingTheSevenSegmentDisplay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80209370
git clone --depth 1 --no-tags https://github.com/Insper/Util-Altera-DE0-nano-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80246968
git clone --depth 1 --no-tags https://github.com/Visual-e/cyclone4_demo_src.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80969985
git clone --depth 1 --no-tags https://github.com/leinardo/funcverif.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/82725489
git clone --depth 1 --no-tags https://github.com/stevekerrison/mcenoc-rv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/82812436
git clone --depth 1 --no-tags https://github.com/dhruvsagar/Porcessor-design-Assignment-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/84012682
git clone --depth 1 --no-tags https://github.com/Digilent/Nexys-4-Abacus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/84602543
git clone --depth 1 --no-tags https://github.com/justinwhill94/UKY-EE-480-Project-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/84688837
git clone --depth 1 --no-tags https://github.com/zdfmessi/asic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/84408252
git clone --depth 1 --no-tags https://github.com/zwc12/USB3_to_DA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/84507521
git clone --depth 1 --no-tags https://github.com/AlessandroFC15/Pinball-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80656489
git clone --depth 1 --no-tags https://github.com/Ryuuba/gauss.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80702325
git clone --depth 1 --no-tags https://github.com/Visual-e/nios_II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80972057
git clone --depth 1 --no-tags https://github.com/mwishek/sxp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/81049635
git clone --depth 1 --no-tags https://github.com/jsong0516/CPU_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80697388
git clone --depth 1 --no-tags https://github.com/waitforthirty/fpga2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/81792590
git clone --depth 1 --no-tags https://github.com/rowan-hoggarth/TMDSenc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/81880006
git clone --depth 1 --no-tags https://github.com/ruhulamin113056/ALU_4_bit_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/81701881
git clone --depth 1 --no-tags https://github.com/utkarsh2211/ALU-module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83021493
git clone --depth 1 --no-tags https://github.com/Dunphyal/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/82942767
git clone --depth 1 --no-tags https://github.com/RoRamire24/Proyecto-1-Grupo-11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/82727766
git clone --depth 1 --no-tags https://github.com/fyliu7/fault-tuple.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83058994
git clone --depth 1 --no-tags https://github.com/7akase/tv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/84736786
git clone --depth 1 --no-tags https://github.com/Louai-Abdelsalam/EECS2021_LabTests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/84685316
git clone --depth 1 --no-tags https://github.com/swarna-j/Infix-to-Postfix-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/85375812
git clone --depth 1 --no-tags https://github.com/yeyMelexis/lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/84999157
git clone --depth 1 --no-tags https://github.com/wivill/labo_digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/85092467
git clone --depth 1 --no-tags https://github.com/Lemmotree/cp0src-IRQ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/85195131
git clone --depth 1 --no-tags https://github.com/mamijaz/Custom-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/85212027
git clone --depth 1 --no-tags https://github.com/veghm/sdram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/85255934
git clone --depth 1 --no-tags https://github.com/CsehPeter/LogTerv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83719265
git clone --depth 1 --no-tags https://github.com/eron93br/embarcados.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/82493809
git clone --depth 1 --no-tags https://github.com/patmarc/VerilogProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83961225
git clone --depth 1 --no-tags https://github.com/milindl/cs220.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83987676
git clone --depth 1 --no-tags https://github.com/erenulas/ProcessorVerilogDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80257330
git clone --depth 1 --no-tags https://github.com/piraka9011/EECE2322.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80357670
git clone --depth 1 --no-tags https://github.com/rajatkuthiala/ECE-200.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80462090
git clone --depth 1 --no-tags https://github.com/jeffliou64/FPGA-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86664697
git clone --depth 1 --no-tags https://github.com/AlinPOPOVICI/ET_gohome.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86599844
git clone --depth 1 --no-tags https://github.com/hughdingb58/b58project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86859723
git clone --depth 1 --no-tags https://github.com/JSpeedie/AmazeballsGuessingGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86873991
git clone --depth 1 --no-tags https://github.com/jonyeung/CSCB58.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86762819
git clone --depth 1 --no-tags https://github.com/REDDigitales/David_Berrocal-Eduardo_Obando-Rolando_Rojas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/85658849
git clone --depth 1 --no-tags https://github.com/nkmctky/ip-aes128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80192552
git clone --depth 1 --no-tags https://github.com/SebastianQC/proy_1_grupo_1_I_2017.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/82470862
git clone --depth 1 --no-tags https://github.com/snajpa/icestick-random.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/82565265
git clone --depth 1 --no-tags https://github.com/mattei1975/fpgaTestBoard5.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/82670907
git clone --depth 1 --no-tags https://github.com/eduar95/Proyecto-1-Grupo-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/82619308
git clone --depth 1 --no-tags https://github.com/henrique789/Face_Recog_Co-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/82730038
git clone --depth 1 --no-tags https://github.com/giang12/cs552.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/81682002
git clone --depth 1 --no-tags https://github.com/amarnathmhn/Cruise-Control-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/82221072
git clone --depth 1 --no-tags https://github.com/kgwen100/myWebsite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80947956
git clone --depth 1 --no-tags https://github.com/wendychong/SimonGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/84273226
git clone --depth 1 --no-tags https://github.com/danilo94/mips32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/82941629
git clone --depth 1 --no-tags https://github.com/vatsalc/Keyboard_Controller1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/85089073
git clone --depth 1 --no-tags https://github.com/KarimElkholy/AUC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/85763464
git clone --depth 1 --no-tags https://github.com/Zhao-Weng/FPGA-Hardware-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/85596482
git clone --depth 1 --no-tags https://github.com/Hugh472/32-Bit-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86180594
git clone --depth 1 --no-tags https://github.com/codespert/Booth-Multiplier-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86208136
git clone --depth 1 --no-tags https://github.com/daahuang/ee180-lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83095072
git clone --depth 1 --no-tags https://github.com/namwoohyun/workspace.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83187853
git clone --depth 1 --no-tags https://github.com/wendychong/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83193300
git clone --depth 1 --no-tags https://github.com/Lemmotree/HMC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83278455
git clone --depth 1 --no-tags https://github.com/namwoohyun/simple-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83207689
git clone --depth 1 --no-tags https://github.com/aarroyo23r/Proyecto-2-Grupo-10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86131409
git clone --depth 1 --no-tags https://github.com/sanchezg7/CourseWork.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/85887980
git clone --depth 1 --no-tags https://github.com/AustinLangton/EE480Project3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87224447
git clone --depth 1 --no-tags https://github.com/aconway01/Pipelined_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87235330
git clone --depth 1 --no-tags https://github.com/sictransita/seniordesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83463929
git clone --depth 1 --no-tags https://github.com/legendrey/decision_tree.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83278031
git clone --depth 1 --no-tags https://github.com/qhan1028/MIPS-Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/84101312
git clone --depth 1 --no-tags https://github.com/Joseph2795/Proyecto-2-Grupo-5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86729962
