#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x611b150d1820 .scope module, "microc_tb" "microc_tb" 2 2;
 .timescale -9 -11;
v0x611b15124cb0_0 .var "Op", 2 0;
v0x611b15124d90_0 .net "Opcode", 5 0, L_0x611b15136d90;  1 drivers
v0x611b15124e50_0 .var "clk", 0 0;
v0x611b15124ef0_0 .var "reset", 0 0;
v0x611b15124f90_0 .var "s_inc", 0 0;
v0x611b151250d0_0 .var "s_inm", 0 0;
v0x611b151251c0_0 .var "we3", 0 0;
v0x611b151252b0_0 .var "wez", 0 0;
RS_0x79e65069e0d8 .resolv tri, v0x611b1511f740_0, v0x611b15121690_0;
v0x611b151253a0_0 .net8 "z", 0 0, RS_0x79e65069e0d8;  2 drivers
S_0x611b150e5300 .scope module, "micro" "microc" 2 11, 3 1 0, S_0x611b150d1820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "Opcode";
    .port_info 1 /OUTPUT 1 "z";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "s_inc";
    .port_info 5 /INPUT 1 "s_inm";
    .port_info 6 /INPUT 1 "we3";
    .port_info 7 /INPUT 1 "wez";
    .port_info 8 /INPUT 3 "Op";
v0x611b15123c30_0 .net "Op", 2 0, v0x611b15124cb0_0;  1 drivers
v0x611b15123d20_0 .net "Opcode", 5 0, L_0x611b15136d90;  alias, 1 drivers
v0x611b15123de0_0 .net "alu_out", 7 0, v0x611b1511f660_0;  1 drivers
v0x611b15123f00_0 .net "clk", 0 0, v0x611b15124e50_0;  1 drivers
v0x611b15123fa0_0 .net "dir_salto", 9 0, L_0x611b15125440;  1 drivers
v0x611b15124080_0 .net "instruccion", 15 0, L_0x611b15125700;  1 drivers
v0x611b15124140_0 .net "pc_in", 9 0, L_0x611b151368e0;  1 drivers
v0x611b15124230_0 .net "pc_out", 9 0, v0x611b15121c60_0;  1 drivers
v0x611b151242f0_0 .net "rd1", 7 0, L_0x611b15135cd0;  1 drivers
v0x611b151243b0_0 .net "rd2", 7 0, L_0x611b151363e0;  1 drivers
v0x611b151244c0_0 .net "reset", 0 0, v0x611b15124ef0_0;  1 drivers
v0x611b151245b0_0 .net "s_inc", 0 0, v0x611b15124f90_0;  1 drivers
v0x611b15124650_0 .net "s_inm", 0 0, v0x611b151250d0_0;  1 drivers
v0x611b151246f0_0 .net "sum_out", 9 0, L_0x611b151367d0;  1 drivers
v0x611b151247e0_0 .net "wd3", 7 0, L_0x611b15136ab0;  1 drivers
v0x611b151248d0_0 .net "we3", 0 0, v0x611b151251c0_0;  1 drivers
v0x611b15124970_0 .net "wez", 0 0, v0x611b151252b0_0;  1 drivers
v0x611b15124a10_0 .net8 "z", 0 0, RS_0x79e65069e0d8;  alias, 2 drivers
o0x79e65069e7c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x611b15124b00_0 .net "zero_flag_alu", 0 0, o0x79e65069e7c8;  0 drivers
L_0x611b15125440 .part L_0x611b15125700, 0, 10;
L_0x611b15136530 .part L_0x611b15125700, 0, 4;
L_0x611b15136660 .part L_0x611b15125700, 8, 4;
L_0x611b15136700 .part L_0x611b15125700, 4, 4;
L_0x611b15136a10 .part L_0x611b15125700, 0, 10;
L_0x611b15136b50 .part L_0x611b15125700, 4, 8;
L_0x611b15136d90 .part L_0x611b15125700, 10, 6;
S_0x611b150e5570 .scope module, "ALU" "alu" 3 16, 4 1 0, S_0x611b150e5300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "S";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 3 "Op";
v0x611b150d2250_0 .net "A", 7 0, L_0x611b15135cd0;  alias, 1 drivers
v0x611b150d2320_0 .net "B", 7 0, L_0x611b151363e0;  alias, 1 drivers
v0x611b1511f5a0_0 .net "Op", 2 0, v0x611b15124cb0_0;  alias, 1 drivers
v0x611b1511f660_0 .var "S", 7 0;
v0x611b1511f740_0 .var "zero", 0 0;
E_0x611b150da5b0 .event anyedge, v0x611b1511f5a0_0, v0x611b150d2320_0, v0x611b150d2250_0;
S_0x611b1511f8f0 .scope module, "Banco_reg" "regfile" 3 14, 5 4 0, S_0x611b150e5300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "RD1";
    .port_info 1 /OUTPUT 8 "RD2";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we3";
    .port_info 4 /INPUT 4 "RA1";
    .port_info 5 /INPUT 4 "RA2";
    .port_info 6 /INPUT 4 "WA3";
    .port_info 7 /INPUT 8 "WD3";
v0x611b1511fc30 .array "R", 15 0, 7 0;
v0x611b1511fd10_0 .net "RA1", 3 0, L_0x611b15136530;  1 drivers
v0x611b1511fdf0_0 .net "RA2", 3 0, L_0x611b15136660;  1 drivers
v0x611b1511feb0_0 .net "RD1", 7 0, L_0x611b15135cd0;  alias, 1 drivers
v0x611b1511ff70_0 .net "RD2", 7 0, L_0x611b151363e0;  alias, 1 drivers
v0x611b15120060_0 .net "WA3", 3 0, L_0x611b15136700;  1 drivers
v0x611b15120120_0 .net "WD3", 7 0, L_0x611b15136ab0;  alias, 1 drivers
v0x611b15120200_0 .net *"_ivl_0", 31 0, L_0x611b151257c0;  1 drivers
v0x611b151202e0_0 .net *"_ivl_10", 5 0, L_0x611b15135ac0;  1 drivers
L_0x79e6503b70f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x611b151203c0_0 .net *"_ivl_13", 1 0, L_0x79e6503b70f0;  1 drivers
L_0x79e6503b7138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x611b151204a0_0 .net/2u *"_ivl_14", 7 0, L_0x79e6503b7138;  1 drivers
v0x611b15120580_0 .net *"_ivl_18", 31 0, L_0x611b15135e60;  1 drivers
L_0x79e6503b7180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x611b15120660_0 .net *"_ivl_21", 27 0, L_0x79e6503b7180;  1 drivers
L_0x79e6503b71c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x611b15120740_0 .net/2u *"_ivl_22", 31 0, L_0x79e6503b71c8;  1 drivers
v0x611b15120820_0 .net *"_ivl_24", 0 0, L_0x611b15135f90;  1 drivers
v0x611b151208e0_0 .net *"_ivl_26", 7 0, L_0x611b151360d0;  1 drivers
v0x611b151209c0_0 .net *"_ivl_28", 5 0, L_0x611b151361c0;  1 drivers
L_0x79e6503b7060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x611b15120aa0_0 .net *"_ivl_3", 27 0, L_0x79e6503b7060;  1 drivers
L_0x79e6503b7210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x611b15120b80_0 .net *"_ivl_31", 1 0, L_0x79e6503b7210;  1 drivers
L_0x79e6503b7258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x611b15120c60_0 .net/2u *"_ivl_32", 7 0, L_0x79e6503b7258;  1 drivers
L_0x79e6503b70a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x611b15120d40_0 .net/2u *"_ivl_4", 31 0, L_0x79e6503b70a8;  1 drivers
v0x611b15120e20_0 .net *"_ivl_6", 0 0, L_0x611b151358e0;  1 drivers
v0x611b15120ee0_0 .net *"_ivl_8", 7 0, L_0x611b15135a20;  1 drivers
v0x611b15120fc0_0 .net "clk", 0 0, v0x611b15124e50_0;  alias, 1 drivers
v0x611b15121080_0 .net "we3", 0 0, v0x611b151251c0_0;  alias, 1 drivers
E_0x611b150daa20 .event posedge, v0x611b15120fc0_0;
L_0x611b151257c0 .concat [ 4 28 0 0], L_0x611b15136530, L_0x79e6503b7060;
L_0x611b151358e0 .cmp/ne 32, L_0x611b151257c0, L_0x79e6503b70a8;
L_0x611b15135a20 .array/port v0x611b1511fc30, L_0x611b15135ac0;
L_0x611b15135ac0 .concat [ 4 2 0 0], L_0x611b15136530, L_0x79e6503b70f0;
L_0x611b15135cd0 .functor MUXZ 8, L_0x79e6503b7138, L_0x611b15135a20, L_0x611b151358e0, C4<>;
L_0x611b15135e60 .concat [ 4 28 0 0], L_0x611b15136660, L_0x79e6503b7180;
L_0x611b15135f90 .cmp/ne 32, L_0x611b15135e60, L_0x79e6503b71c8;
L_0x611b151360d0 .array/port v0x611b1511fc30, L_0x611b151361c0;
L_0x611b151361c0 .concat [ 4 2 0 0], L_0x611b15136660, L_0x79e6503b7210;
L_0x611b151363e0 .functor MUXZ 8, L_0x79e6503b7258, L_0x611b151360d0, L_0x611b15135f90, C4<>;
S_0x611b15121240 .scope module, "FFZ" "ffd" 3 26, 5 56 0, S_0x611b150e5300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /INPUT 1 "carga";
    .port_info 4 /OUTPUT 1 "q";
v0x611b151213f0_0 .net "carga", 0 0, v0x611b151252b0_0;  alias, 1 drivers
v0x611b151214d0_0 .net "clk", 0 0, v0x611b15124e50_0;  alias, 1 drivers
v0x611b151215c0_0 .net "d", 0 0, o0x79e65069e7c8;  alias, 0 drivers
v0x611b15121690_0 .var "q", 0 0;
v0x611b15121760_0 .net "reset", 0 0, v0x611b15124ef0_0;  alias, 1 drivers
E_0x611b150a1a70 .event posedge, v0x611b15121760_0, v0x611b15120fc0_0;
S_0x611b151218b0 .scope module, "PC" "registro" 3 12, 5 35 0, S_0x611b150e5300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "Q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 10 "D";
P_0x611b15121a90 .param/l "WIDTH" 0 5 35, +C4<00000000000000000000000000001010>;
v0x611b15121b60_0 .net "D", 9 0, L_0x611b151368e0;  alias, 1 drivers
v0x611b15121c60_0 .var "Q", 9 0;
v0x611b15121d40_0 .net "clk", 0 0, v0x611b15124e50_0;  alias, 1 drivers
v0x611b15121e60_0 .net "reset", 0 0, v0x611b15124ef0_0;  alias, 1 drivers
S_0x611b15121f70 .scope module, "memoria" "memprog" 3 10, 6 3 0, S_0x611b150e5300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "Data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 10 "Address";
L_0x611b15125700 .functor BUFZ 16, L_0x611b151254e0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x611b15122210_0 .net "Address", 9 0, v0x611b15121c60_0;  alias, 1 drivers
v0x611b151222f0_0 .net "Data", 15 0, L_0x611b15125700;  alias, 1 drivers
v0x611b151223b0 .array "Mem", 1023 0, 15 0;
v0x611b15122450_0 .net *"_ivl_0", 15 0, L_0x611b151254e0;  1 drivers
v0x611b15122530_0 .net *"_ivl_2", 11 0, L_0x611b15125580;  1 drivers
L_0x79e6503b7018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x611b15122660_0 .net *"_ivl_5", 1 0, L_0x79e6503b7018;  1 drivers
v0x611b15122740_0 .net "clk", 0 0, v0x611b15124e50_0;  alias, 1 drivers
L_0x611b151254e0 .array/port v0x611b151223b0, L_0x611b15125580;
L_0x611b15125580 .concat [ 10 2 0 0], v0x611b15121c60_0, L_0x79e6503b7018;
S_0x611b15122860 .scope module, "mux1" "mux2" 3 21, 5 46 0, S_0x611b150e5300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "D0";
    .port_info 2 /INPUT 10 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x611b15122a40 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001010>;
v0x611b15122b80_0 .net "D0", 9 0, L_0x611b151367d0;  alias, 1 drivers
v0x611b15122c60_0 .net "D1", 9 0, L_0x611b15136a10;  1 drivers
v0x611b15122d40_0 .net "Y", 9 0, L_0x611b151368e0;  alias, 1 drivers
v0x611b15122e40_0 .net "s", 0 0, v0x611b15124f90_0;  alias, 1 drivers
L_0x611b151368e0 .functor MUXZ 10, L_0x611b151367d0, L_0x611b15136a10, v0x611b15124f90_0, C4<>;
S_0x611b15122f90 .scope module, "mux3" "mux2" 3 24, 5 46 0, S_0x611b150e5300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "Y";
    .port_info 1 /INPUT 8 "D0";
    .port_info 2 /INPUT 8 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x611b15123170 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001000>;
v0x611b151232b0_0 .net "D0", 7 0, v0x611b1511f660_0;  alias, 1 drivers
v0x611b151233c0_0 .net "D1", 7 0, L_0x611b15136b50;  1 drivers
v0x611b15123480_0 .net "Y", 7 0, L_0x611b15136ab0;  alias, 1 drivers
v0x611b15123580_0 .net "s", 0 0, v0x611b151250d0_0;  alias, 1 drivers
L_0x611b15136ab0 .functor MUXZ 8, v0x611b1511f660_0, L_0x611b15136b50, v0x611b151250d0_0, C4<>;
S_0x611b151236d0 .scope module, "sumador" "sum" 3 18, 5 28 0, S_0x611b150e5300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "A";
    .port_info 2 /INPUT 10 "B";
v0x611b15123920_0 .net "A", 9 0, v0x611b15121c60_0;  alias, 1 drivers
L_0x79e6503b72a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x611b15123a50_0 .net "B", 9 0, L_0x79e6503b72a0;  1 drivers
v0x611b15123b30_0 .net "Y", 9 0, L_0x611b151367d0;  alias, 1 drivers
L_0x611b151367d0 .arith/sum 10, v0x611b15121c60_0, L_0x79e6503b72a0;
    .scope S_0x611b15121f70;
T_0 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x611b151223b0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x611b151218b0;
T_1 ;
    %wait E_0x611b150a1a70;
    %load/vec4 v0x611b15121e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x611b15121c60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x611b15121b60_0;
    %assign/vec4 v0x611b15121c60_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x611b1511f8f0;
T_2 ;
    %vpi_call 5 14 "$readmemb", "regfile.dat", v0x611b1511fc30 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x611b1511f8f0;
T_3 ;
    %wait E_0x611b150daa20;
    %load/vec4 v0x611b15121080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x611b15120120_0;
    %load/vec4 v0x611b15120060_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x611b1511fc30, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x611b150e5570;
T_4 ;
    %wait E_0x611b150da5b0;
    %load/vec4 v0x611b1511f5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x611b1511f660_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x611b150d2250_0;
    %store/vec4 v0x611b1511f660_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x611b150d2250_0;
    %inv;
    %store/vec4 v0x611b1511f660_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x611b150d2250_0;
    %load/vec4 v0x611b150d2320_0;
    %add;
    %store/vec4 v0x611b1511f660_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x611b150d2250_0;
    %load/vec4 v0x611b150d2320_0;
    %sub;
    %store/vec4 v0x611b1511f660_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x611b150d2250_0;
    %load/vec4 v0x611b150d2320_0;
    %and;
    %store/vec4 v0x611b1511f660_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x611b150d2250_0;
    %load/vec4 v0x611b150d2320_0;
    %or;
    %store/vec4 v0x611b1511f660_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x611b150d2250_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x611b1511f660_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x611b150d2320_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x611b1511f660_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %load/vec4 v0x611b1511f660_0;
    %or/r;
    %inv;
    %store/vec4 v0x611b1511f740_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x611b15121240;
T_5 ;
    %wait E_0x611b150a1a70;
    %load/vec4 v0x611b15121760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x611b15121690_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x611b151213f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x611b151215c0_0;
    %assign/vec4 v0x611b15121690_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x611b150d1820;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611b15124e50_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611b15124e50_0, 0, 1;
    %delay 1000, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x611b150d1820;
T_7 ;
    %vpi_call 2 35 "$dumpfile", "microc_tb.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x611b150d1820 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611b15124f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611b151250d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611b151251c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611b151252b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x611b15124cb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611b15124ef0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611b15124ef0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611b15124f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611b151250d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611b151251c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611b151252b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x611b15124cb0_0, 0, 3;
    %delay 500, 0;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611b15124f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611b151250d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611b151251c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611b151252b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x611b15124cb0_0, 0, 3;
    %delay 500, 0;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611b15124f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611b151250d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611b151251c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611b151252b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x611b15124cb0_0, 0, 3;
    %delay 500, 0;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611b15124f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611b151250d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611b151251c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611b151252b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x611b15124cb0_0, 0, 3;
    %delay 500, 0;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611b15124f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611b151250d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611b151251c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611b151252b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x611b15124cb0_0, 0, 3;
    %delay 500, 0;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611b15124f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611b151250d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611b151251c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611b151252b0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x611b15124cb0_0, 0, 3;
    %delay 500, 0;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611b15124f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611b151250d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611b151251c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611b151252b0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x611b15124cb0_0, 0, 3;
    %delay 500, 0;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611b15124f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611b151250d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611b151251c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611b151252b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x611b15124cb0_0, 0, 3;
    %delay 500, 0;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611b15124f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611b151250d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611b151251c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611b151252b0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x611b15124cb0_0, 0, 3;
    %delay 500, 0;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611b15124f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611b151250d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611b151251c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611b151252b0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x611b15124cb0_0, 0, 3;
    %delay 500, 0;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611b15124f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611b151250d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611b151251c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611b151252b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x611b15124cb0_0, 0, 3;
    %delay 500, 0;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611b15124f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611b151250d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611b151251c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611b151252b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x611b15124cb0_0, 0, 3;
    %delay 500, 0;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611b15124f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611b151250d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611b151251c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611b151252b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x611b15124cb0_0, 0, 3;
    %delay 500, 0;
    %vpi_call 2 130 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "microc_tb.v";
    "microc.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
