Running: xsim.dir/gate_SR_latch_tb_behav/xsimk -simmode gui -wdb gate_SR_latch_tb_behav.wdb -simrunnum 0 -socket 47752
Design successfully loaded
Design Loading Memory Usage: 94152 KB (Peak: 94172 KB)
Design Loading CPU Usage: 10 ms
Simulation completed
Simulation Memory Usage: 167888 KB (Peak: 233424 KB)
Simulation CPU Usage: 10 ms
