Analysis & Synthesis report for KPN_Modules
Sat May 06 10:34:06 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Source assignments for fifo_pong_chu:fifo_1_inst|altsyncram:array_reg_rtl_0|altsyncram_vpb1:auto_generated
 13. Parameter Settings for User Entity Instance: clock_divider:clk_inst
 14. Parameter Settings for User Entity Instance: queue_module:queue_1_inst
 15. Parameter Settings for User Entity Instance: queue_module:queue_2_inst
 16. Parameter Settings for User Entity Instance: fifo_pong_chu:fifo_1_inst
 17. Parameter Settings for User Entity Instance: fifo_pong_chu:fifo_2_inst
 18. Parameter Settings for Inferred Entity Instance: fifo_pong_chu:fifo_1_inst|altsyncram:array_reg_rtl_0
 19. altsyncram Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "bcd_converter:bcd_converter_inst"
 21. Port Connectivity Checks: "adder_module:adder_inst"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 06 10:34:06 2017       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; KPN_Modules                                 ;
; Top-level Entity Name              ; top_module_display                          ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 99                                          ;
;     Total combinational functions  ; 99                                          ;
;     Dedicated logic registers      ; 41                                          ;
; Total registers                    ; 41                                          ;
; Total pins                         ; 36                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 512                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                                      ; top_module_display ; KPN_Modules        ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                      ;
+---------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                             ; Library ;
+---------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; adder_module.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module.v                        ;         ;
; clock_divider_module.v                ; yes             ; User Verilog HDL File        ; C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/clock_divider_module.v                ;         ;
; queue_module.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v                        ;         ;
; write_to_display.v                    ; yes             ; User Verilog HDL File        ; C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v                    ;         ;
; bcd_converter.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/bcd_converter.v                       ;         ;
; top_module_display.v                  ; yes             ; User Verilog HDL File        ; C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_display.v                  ;         ;
; fifo_pong_chu.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v                       ;         ;
; test_modules/queue_precharge_data.txt ; yes             ; Auto-Found File              ; C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/test_modules/queue_precharge_data.txt ;         ;
; altsyncram.tdf                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                    ;         ;
; stratix_ram_block.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                             ;         ;
; lpm_mux.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                       ;         ;
; lpm_decode.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                    ;         ;
; aglobal161.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                                                                                    ;         ;
; a_rdenreg.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                     ;         ;
; altrom.inc                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                                                                                        ;         ;
; altram.inc                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                                                                                        ;         ;
; altdpram.inc                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                      ;         ;
; db/altsyncram_vpb1.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/db/altsyncram_vpb1.tdf                ;         ;
+---------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+--------------------------+---------------------------------------+
; Resource                 ; Usage                                 ;
+--------------------------+---------------------------------------+
; I/O pins                 ; 36                                    ;
; Total memory bits        ; 512                                   ;
;                          ;                                       ;
; DSP block 9-bit elements ; 0                                     ;
;                          ;                                       ;
; Maximum fan-out node     ; clock_divider:clk_inst|divcounter[26] ;
; Maximum fan-out          ; 33                                    ;
; Total fan-out            ; 644                                   ;
; Average fan-out          ; 2.82                                  ;
+--------------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                     ; Entity Name        ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |top_module_display                       ; 99 (1)              ; 41 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0         ; 36   ; 0            ; |top_module_display                                                                                     ; top_module_display ; work         ;
;    |clock_divider:clk_inst|               ; 49 (49)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top_module_display|clock_divider:clk_inst                                                              ; clock_divider      ; work         ;
;    |fifo_pong_chu:fifo_1_inst|            ; 7 (7)               ; 5 (5)                     ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top_module_display|fifo_pong_chu:fifo_1_inst                                                           ; fifo_pong_chu      ; work         ;
;       |altsyncram:array_reg_rtl_0|        ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top_module_display|fifo_pong_chu:fifo_1_inst|altsyncram:array_reg_rtl_0                                ; altsyncram         ; work         ;
;          |altsyncram_vpb1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top_module_display|fifo_pong_chu:fifo_1_inst|altsyncram:array_reg_rtl_0|altsyncram_vpb1:auto_generated ; altsyncram_vpb1    ; work         ;
;    |queue_module:queue_1_inst|            ; 14 (14)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top_module_display|queue_module:queue_1_inst                                                           ; queue_module       ; work         ;
;    |write_to_display:display_inst|        ; 28 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top_module_display|write_to_display:display_inst                                                       ; write_to_display   ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; fifo_pong_chu:fifo_1_inst|altsyncram:array_reg_rtl_0|altsyncram_vpb1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 16           ; 32           ; 16           ; 512  ; None ;
+------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                             ;
+-------------------------------------------+----------------------------------------------------+
; Register name                             ; Reason for Removal                                 ;
+-------------------------------------------+----------------------------------------------------+
; write_to_display:display_inst|hex_4[5,6]  ; Stuck at GND due to stuck port data_in             ;
; write_to_display:display_inst|hex_4[4]    ; Stuck at VCC due to stuck port data_in             ;
; write_to_display:display_inst|hex_4[2,3]  ; Stuck at GND due to stuck port data_in             ;
; write_to_display:display_inst|hex_4[1]    ; Stuck at VCC due to stuck port data_in             ;
; write_to_display:display_inst|hex_4[0]    ; Stuck at GND due to stuck port data_in             ;
; adder_module:adder_inst|pruebaWr          ; Merged with adder_module:adder_inst|pruebaRd       ;
; queue_module:queue_1_inst|pruebaRd        ; Merged with adder_module:adder_inst|pruebaRd       ;
; queue_module:queue_1_inst|pruebaWr        ; Merged with adder_module:adder_inst|pruebaRd       ;
; adder_module:adder_inst|pruebaRd          ; Lost fanout                                        ;
; fifo_pong_chu:fifo_1_inst|empty_reg       ; Lost fanout                                        ;
; fifo_pong_chu:fifo_1_inst|w_ptr_reg[0]    ; Merged with fifo_pong_chu:fifo_1_inst|r_ptr_reg[0] ;
; fifo_pong_chu:fifo_1_inst|w_ptr_reg[1]    ; Merged with fifo_pong_chu:fifo_1_inst|r_ptr_reg[1] ;
; fifo_pong_chu:fifo_1_inst|w_ptr_reg[2]    ; Merged with fifo_pong_chu:fifo_1_inst|r_ptr_reg[2] ;
; fifo_pong_chu:fifo_1_inst|w_ptr_reg[3]    ; Merged with fifo_pong_chu:fifo_1_inst|r_ptr_reg[3] ;
; fifo_pong_chu:fifo_1_inst|w_ptr_reg[4]    ; Merged with fifo_pong_chu:fifo_1_inst|r_ptr_reg[4] ;
; fifo_pong_chu:fifo_1_inst|full_reg        ; Stuck at GND due to stuck port data_in             ;
; queue_module:queue_1_inst|output_1[3..15] ; Stuck at GND due to stuck port data_in             ;
; Total Number of Removed Registers = 31    ;                                                    ;
+-------------------------------------------+----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 41    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                 ;
+-------------------------------------------+-------------------------------------------+------+
; Register Name                             ; Megafunction                              ; Type ;
+-------------------------------------------+-------------------------------------------+------+
; fifo_pong_chu:fifo_1_inst|output_1[0..15] ; fifo_pong_chu:fifo_1_inst|array_reg_rtl_0 ; RAM  ;
+-------------------------------------------+-------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_pong_chu:fifo_1_inst|altsyncram:array_reg_rtl_0|altsyncram_vpb1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:clk_inst ;
+----------------+-----------+----------------------------------------+
; Parameter Name ; Value     ; Type                                   ;
+----------------+-----------+----------------------------------------+
; M              ; 100000000 ; Signed Integer                         ;
+----------------+-----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: queue_module:queue_1_inst ;
+--------------------------+-------+-------------------------------------+
; Parameter Name           ; Value ; Type                                ;
+--------------------------+-------+-------------------------------------+
; BITS_NUMBER              ; 16    ; Signed Integer                      ;
; FIFO_ELEMENTS            ; 5     ; Signed Integer                      ;
; NUMBER_OF_PRECHARGE_DATA ; 4     ; Signed Integer                      ;
+--------------------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: queue_module:queue_2_inst ;
+--------------------------+-------+-------------------------------------+
; Parameter Name           ; Value ; Type                                ;
+--------------------------+-------+-------------------------------------+
; BITS_NUMBER              ; 16    ; Signed Integer                      ;
; FIFO_ELEMENTS            ; 5     ; Signed Integer                      ;
; NUMBER_OF_PRECHARGE_DATA ; 4     ; Signed Integer                      ;
+--------------------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_pong_chu:fifo_1_inst ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; B              ; 16    ; Signed Integer                                ;
; W              ; 5     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_pong_chu:fifo_2_inst ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; B              ; 16    ; Signed Integer                                ;
; W              ; 5     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fifo_pong_chu:fifo_1_inst|altsyncram:array_reg_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 16                   ; Untyped                                   ;
; WIDTHAD_A                          ; 5                    ; Untyped                                   ;
; NUMWORDS_A                         ; 32                   ; Untyped                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 16                   ; Untyped                                   ;
; WIDTHAD_B                          ; 5                    ; Untyped                                   ;
; NUMWORDS_B                         ; 32                   ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                   ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_vpb1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 1                                                    ;
; Entity Instance                           ; fifo_pong_chu:fifo_1_inst|altsyncram:array_reg_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 16                                                   ;
;     -- NUMWORDS_A                         ; 32                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 16                                                   ;
;     -- NUMWORDS_B                         ; 32                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd_converter:bcd_converter_inst"                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; bcd_number ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_module:adder_inst"                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; wr   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 36                          ;
; cycloneiii_ff         ; 41                          ;
;     ENA               ; 5                           ;
;     plain             ; 36                          ;
; cycloneiii_lcell_comb ; 104                         ;
;     arith             ; 26                          ;
;         2 data inputs ; 26                          ;
;     normal            ; 78                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 52                          ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 4.60                        ;
; Average LUT depth     ; 2.71                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sat May 06 10:33:40 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off KPN_Modules -c KPN_Modules
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file adder_module.v
    Info (12023): Found entity 1: adder_module File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file delay_module.v
    Info (12023): Found entity 1: delay_module File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/delay_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file divider_module.v
    Info (12023): Found entity 1: divider_module File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/divider_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo_module.v
    Info (12023): Found entity 1: fifo_module File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplier_module.v
    Info (12023): Found entity 1: multiplier_module File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/multiplier_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file split_module.v
    Info (12023): Found entity 1: split_module File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/split_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file subtractor_module.v
    Info (12023): Found entity 1: subtractor_module File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/subtractor_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top_module.v
    Info (12023): Found entity 1: top_module File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider_module.v
    Info (12023): Found entity 1: clock_divider File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/clock_divider_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_module_testbench.v
    Info (12023): Found entity 1: adder_module_testbench File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file subtractor_module_testbench.v
    Info (12023): Found entity 1: subtractor_module_testbench File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/subtractor_module_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file delay_module_testbench.v
    Info (12023): Found entity 1: delay_module_testbench File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/delay_module_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file split_module_testbench.v
    Info (12023): Found entity 1: split_module_testbench File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/split_module_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo_module_testbench.v
    Info (12023): Found entity 1: fifo_module_testbench File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplier_module_testbench.v
    Info (12023): Found entity 1: multiplier_module_testbench File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/multiplier_module_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file divider_module_testbench.v
    Info (12023): Found entity 1: divider_module_testbench File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/divider_module_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file queue_module.v
    Info (12023): Found entity 1: queue_module File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file queue_module_testbench.v
    Info (12023): Found entity 1: queue_module_testbench File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo_module_update.v
    Info (12023): Found entity 1: fifo_module_update File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo_module_update_testbench.v
    Info (12023): Found entity 1: fifo_module_update_testbench File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file write_to_display.v
    Info (12023): Found entity 1: write_to_display File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bcd_converter.v
    Info (12023): Found entity 1: bcd_converter File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/bcd_converter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top_module_testbench.v
    Info (12023): Found entity 1: top_module_testbench File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lcd_module.v
    Info (12023): Found entity 1: lcd_module File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/lcd_module.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file top_module_lcd.v
    Info (12023): Found entity 1: top_module_lcd File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top_module_display.v
    Info (12023): Found entity 1: top_module_display File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top_module_display_testbench.v
    Info (12023): Found entity 1: top_module_display_testbench File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_display_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top_module_lcd_testbench.v
    Info (12023): Found entity 1: top_module_lcd_testbench File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo_pong_chu.v
    Info (12023): Found entity 1: fifo_pong_chu File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file fifo_online_version.v
    Info (12023): Found entity 1: fifo_online_version File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_online_version.v Line: 1
Info (12127): Elaborating entity "top_module_display" for the top level hierarchy
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:clk_inst" File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_display.v Line: 50
Warning (10230): Verilog HDL assignment warning at clock_divider_module.v(28): truncated value with size 32 to match size of target (27) File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/clock_divider_module.v Line: 28
Info (12128): Elaborating entity "queue_module" for hierarchy "queue_module:queue_1_inst" File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_display.v Line: 53
Warning (10036): Verilog HDL or VHDL warning at queue_module.v(28): object "full_reg" assigned a value but never read File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v Line: 28
Warning (10850): Verilog HDL warning at queue_module.v(41): number of words (4) in memory file does not match the number of elements in the address range [0:31] File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v Line: 41
Warning (10230): Verilog HDL assignment warning at queue_module.v(55): truncated value with size 32 to match size of target (5) File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v Line: 55
Warning (10030): Net "array_reg.data_a" at queue_module.v(23) has no driver or initial value, using a default initial value '0' File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v Line: 23
Warning (10030): Net "array_reg.waddr_a" at queue_module.v(23) has no driver or initial value, using a default initial value '0' File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v Line: 23
Warning (10030): Net "array_reg.we_a" at queue_module.v(23) has no driver or initial value, using a default initial value '0' File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v Line: 23
Info (12128): Elaborating entity "fifo_pong_chu" for hierarchy "fifo_pong_chu:fifo_1_inst" File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_display.v Line: 60
Warning (10036): Verilog HDL or VHDL warning at fifo_pong_chu.v(24): object "empty" assigned a value but never read File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v Line: 24
Warning (10036): Verilog HDL or VHDL warning at fifo_pong_chu.v(25): object "full" assigned a value but never read File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v Line: 25
Warning (10036): Verilog HDL or VHDL warning at fifo_pong_chu.v(26): object "prueba" assigned a value but never read File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v Line: 26
Warning (10230): Verilog HDL assignment warning at fifo_pong_chu.v(82): truncated value with size 32 to match size of target (5) File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v Line: 82
Warning (10230): Verilog HDL assignment warning at fifo_pong_chu.v(83): truncated value with size 32 to match size of target (5) File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v Line: 83
Warning (10270): Verilog HDL Case Statement warning at fifo_pong_chu.v(89): incomplete case statement has no default case item File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v Line: 89
Info (12128): Elaborating entity "adder_module" for hierarchy "adder_module:adder_inst" File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_display.v Line: 67
Info (12128): Elaborating entity "bcd_converter" for hierarchy "bcd_converter:bcd_converter_inst" File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_display.v Line: 70
Warning (10230): Verilog HDL assignment warning at bcd_converter.v(42): truncated value with size 32 to match size of target (4) File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/bcd_converter.v Line: 42
Warning (10230): Verilog HDL assignment warning at bcd_converter.v(45): truncated value with size 32 to match size of target (4) File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/bcd_converter.v Line: 45
Warning (10230): Verilog HDL assignment warning at bcd_converter.v(48): truncated value with size 32 to match size of target (4) File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/bcd_converter.v Line: 48
Warning (10230): Verilog HDL assignment warning at bcd_converter.v(51): truncated value with size 32 to match size of target (4) File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/bcd_converter.v Line: 51
Info (12128): Elaborating entity "write_to_display" for hierarchy "write_to_display:display_inst" File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_display.v Line: 74
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(93): variable "thousands" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 93
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(97): variable "thousands" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 97
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(101): variable "thousands" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 101
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(105): variable "thousands" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 105
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(109): variable "thousands" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 109
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(113): variable "thousands" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 113
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(117): variable "thousands" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 117
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(121): variable "thousands" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 121
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(125): variable "thousands" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 125
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(129): variable "thousands" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 129
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(145): variable "hundreds" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 145
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(149): variable "hundreds" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 149
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(153): variable "hundreds" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 153
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(157): variable "hundreds" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 157
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(161): variable "hundreds" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 161
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(165): variable "hundreds" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 165
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(169): variable "hundreds" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 169
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(173): variable "hundreds" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 173
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(177): variable "hundreds" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 177
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(181): variable "hundreds" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 181
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(272): variable "tens" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 272
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(276): variable "tens" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 276
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(280): variable "tens" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 280
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(284): variable "tens" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 284
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(288): variable "tens" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 288
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(292): variable "tens" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 292
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(296): variable "tens" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 296
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(300): variable "tens" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 300
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(304): variable "tens" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 304
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(308): variable "tens" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 308
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(398): variable "ones" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 398
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(402): variable "ones" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 402
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(406): variable "ones" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 406
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(410): variable "ones" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 410
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(414): variable "ones" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 414
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(418): variable "ones" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 418
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(422): variable "ones" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 422
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(426): variable "ones" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 426
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(430): variable "ones" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 430
Warning (10235): Verilog HDL Always Construct warning at write_to_display.v(434): variable "ones" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v Line: 434
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "queue_module:queue_1_inst|array_reg" is uninferred due to inappropriate RAM size File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v Line: 23
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/db/KPN_Modules.ram0_queue_module_dacf37a8.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fifo_pong_chu:fifo_1_inst|array_reg_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to CLOCK0
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "fifo_pong_chu:fifo_1_inst|altsyncram:array_reg_rtl_0"
Info (12133): Instantiated megafunction "fifo_pong_chu:fifo_1_inst|altsyncram:array_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vpb1.tdf
    Info (12023): Found entity 1: altsyncram_vpb1 File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/db/altsyncram_vpb1.tdf Line: 28
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "hex_4[0]" is stuck at GND File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_display.v Line: 15
    Warning (13410): Pin "hex_4[1]" is stuck at VCC File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_display.v Line: 15
    Warning (13410): Pin "hex_4[2]" is stuck at GND File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_display.v Line: 15
    Warning (13410): Pin "hex_4[3]" is stuck at GND File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_display.v Line: 15
    Warning (13410): Pin "hex_4[4]" is stuck at VCC File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_display.v Line: 15
    Warning (13410): Pin "hex_4[5]" is stuck at GND File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_display.v Line: 15
    Warning (13410): Pin "hex_4[6]" is stuck at GND File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_display.v Line: 15
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 155 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 35 output pins
    Info (21061): Implemented 103 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings
    Info: Peak virtual memory: 711 megabytes
    Info: Processing ended: Sat May 06 10:34:06 2017
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:57


