{
  "id": "gl_packet-beta_00452",
  "source": "gitlab",
  "source_url": "https://github.com/sean-galloway/RTLDesignSherpa/blob/47f8a16641658f570a69c3af3c9724b29ea39187/docs/markdown/assets/RTLAmba/axi_monitor_base.mmd",
  "source_note": "collected_from_github_additional",
  "github_repo": "sean-galloway/RTLDesignSherpa",
  "diagram_type": "packet-beta",
  "code": "%%{init: {'theme': 'neutral', 'themeVariables': { 'fontSize': '14px'}}}%%\nflowchart TB\n    subgraph AXI_Channels[\"AXI Channel Inputs\"]\n        CMD[\"Command Channel\\n(AR/AW)\"]\n        DATA[\"Data Channel\\n(R/W)\"]\n        RESP[\"Response Channel\\n(B)\"]\n    end\n\n    subgraph Config[\"Configuration\"]\n        CFG[\"cfg_*_enable\\ncfg_*_cnt\\ncfg_freq_sel\"]\n    end\n\n    subgraph axi_monitor_base[\"axi_monitor_base\"]\n        subgraph Trans_Mgr[\"Transaction Manager\"]\n            TABLE[\"Transaction Table\\n[MAX_TRANSACTIONS]\"]\n            TRACK[\"ID-based tracking\\nBeat counting\"]\n        end\n\n        subgraph Timeout[\"Timeout Monitor\"]\n            TMO[\"Per-phase timeouts\\nConfigurable thresholds\"]\n        end\n\n        subgraph Perf[\"Performance Tracker\"]\n            PERF[\"Latency measurement\\nThroughput metrics\"]\n        end\n\n        subgraph Reporter[\"Reporter\"]\n            PKT[\"Packet formatting\\nEvent queuing\"]\n        end\n    end\n\n    subgraph Output[\"Monitor Bus Output\"]\n        MONBUS[\"monbus_packet[63:0]\\nmonbus_valid\"]\n        STATUS[\"busy, active_count\\nblock_ready\"]\n    end\n\n    CMD --> Trans_Mgr\n    DATA --> Trans_Mgr\n    RESP --> Trans_Mgr\n    Config --> Timeout\n    Config --> Perf\n    Trans_Mgr --> Timeout\n    Trans_Mgr --> Perf\n    Timeout --> Reporter\n    Perf --> Reporter\n    Trans_Mgr --> Reporter\n    Reporter --> MONBUS\n    Trans_Mgr --> STATUS\n",
  "content_size": 1368,
  "collected_at": "2026-02-06T14:10:00.286203",
  "compilation_status": "success",
  "license": "mit",
  "license_name": "MIT License",
  "license_url": "https://api.github.com/licenses/mit",
  "repo_stars": 8,
  "repo_forks": 1,
  "repo_owner": "sean-galloway",
  "repo_name": "RTLDesignSherpa",
  "repo_description": "This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.",
  "repo_language": "C++",
  "repo_topics": [
    "amba-apb",
    "amba-axi",
    "cocotb",
    "crossbar",
    "dma"
  ],
  "repo_created_at": "2023-06-15T21:56:48Z",
  "repo_updated_at": "2026-02-06T00:19:01Z"
}