-- VHDL Entity ece411.forward_pipe.interface
--
-- Created:
--          by - goldste6.ews (evrt-252-29.ews.illinois.edu)
--          at - 23:51:09 04/18/12
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2005.3 (Build 75)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

ENTITY forward_pipe IS
   PORT( 
      CLK                   : IN     std_logic;
      RESET_L               : IN     STD_LOGIC;
      exec_fw_cc_sel        : IN     LC3b_4mux_sel;
      exec_fw_src1_sel      : IN     LC3b_4mux_sel;
      exec_fw_src2_sel      : IN     LC3b_4mux_sel;
      load_fwd_pipe         : IN     std_logic;
      mem_fw_addr_sel       : IN     std_logic;
      mem_fw_sel            : IN     LC3b_4mux_sel;
      stall_load_use_buffer : IN     STD_LOGIC;
      exec_forward_cc_sel   : OUT    LC3b_4mux_sel;
      exec_forward_srca_sel : OUT    LC3b_4mux_sel;
      exec_forward_srcb_sel : OUT    LC3b_4mux_sel;
      mem_forward_addr_sel  : OUT    STD_LOGIC;
      mem_foward_sel        : OUT    LC3B_4MUX_SEL;
      stall_load_use        : OUT    std_logic
   );

-- Declarations

END forward_pipe ;

--
-- VHDL Architecture ece411.forward_pipe.struct
--
-- Created:
--          by - goldste6.ews (evrt-252-29.ews.illinois.edu)
--          at - 23:51:09 04/18/12
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2005.3 (Build 75)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

LIBRARY mp3lib;

ARCHITECTURE struct OF forward_pipe IS

   -- Architecture declarations

   -- Internal signal declarations


   -- Component Declarations
   COMPONENT REG1
   PORT (
      RESET_L : IN     STD_LOGIC ;
      A       : IN     STD_LOGIC ;
      EN      : IN     STD_LOGIC ;
      CLK     : IN     STD_LOGIC ;
      F       : OUT    STD_LOGIC 
   );
   END COMPONENT;
   COMPONENT REG2
   PORT (
      RESET_L : IN     STD_LOGIC ;
      A       : IN     STD_LOGIC_VECTOR (1 DOWNTO 0);
      EN      : IN     STD_LOGIC ;
      CLK     : IN     STD_LOGIC ;
      F       : OUT    STD_LOGIC_VECTOR (1 DOWNTO 0)
   );
   END COMPONENT;

   -- Optional embedded configurations
   -- pragma synthesis_off
   FOR ALL : REG1 USE ENTITY mp3lib.REG1;
   FOR ALL : REG2 USE ENTITY mp3lib.REG2;
   -- pragma synthesis_on


BEGIN

   -- Instance port mappings.
   U_3 : REG1
      PORT MAP (
         RESET_L => RESET_L,
         A       => stall_load_use_buffer,
         EN      => load_fwd_pipe,
         CLK     => CLK,
         F       => stall_load_use
      );
   U_4 : REG1
      PORT MAP (
         RESET_L => RESET_L,
         A       => mem_fw_addr_sel,
         EN      => load_fwd_pipe,
         CLK     => CLK,
         F       => mem_forward_addr_sel
      );
   U_0 : REG2
      PORT MAP (
         RESET_L => RESET_L,
         A       => exec_fw_src1_sel,
         EN      => load_fwd_pipe,
         CLK     => CLK,
         F       => exec_forward_srca_sel
      );
   U_1 : REG2
      PORT MAP (
         RESET_L => RESET_L,
         A       => exec_fw_src2_sel,
         EN      => load_fwd_pipe,
         CLK     => CLK,
         F       => exec_forward_srcb_sel
      );
   U_2 : REG2
      PORT MAP (
         RESET_L => RESET_L,
         A       => mem_fw_sel,
         EN      => load_fwd_pipe,
         CLK     => CLK,
         F       => mem_foward_sel
      );
   U_5 : REG2
      PORT MAP (
         RESET_L => RESET_L,
         A       => exec_fw_cc_sel,
         EN      => load_fwd_pipe,
         CLK     => CLK,
         F       => exec_forward_cc_sel
      );

END struct;
