{
  "design": {
    "design_info": {
      "boundary_crc": "0x6F325138F884B71A",
      "device": "xc7k325tffg900-2",
      "gen_directory": "../../../../Genesys_Video.gen/sources_1/bd/video_plat",
      "name": "video_plat",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "microblaze_riscv_0": "",
      "microblaze_riscv_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "microblaze_riscv_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {
          "auto_us": ""
        },
        "s01_couplers": {
          "auto_us": ""
        },
        "m00_couplers": {
          "auto_ds": ""
        },
        "m01_couplers": {
          "auto_pc": "",
          "auto_us": ""
        },
        "m02_couplers": {
          "auto_ds": ""
        },
        "m03_couplers": {
          "auto_ds": ""
        },
        "m04_couplers": {
          "auto_ds": ""
        }
      },
      "microblaze_riscv_0_axi_intc": "",
      "microblaze_riscv_0_xlconcat": "",
      "mdm_1": "",
      "mig_7series_0": "",
      "proc_sys_reset_0": "",
      "axi_uartlite_0": "",
      "axi_gpio_0": "",
      "Image_path": {
        "v_vid_in_axi4s_0": "",
        "v_axi4s_vid_out_0": "",
        "rgb2dvi_0": "",
        "dvi2rgb_0": "",
        "proc_sys_reset_1": "",
        "xlconstant_0": "",
        "v_tc_0": "",
        "xlconstant_1": "",
        "axis_subset_converter_0": "",
        "axis_data_fifo_0": "",
        "axis_register_slice_0": "",
        "axis_register_slice_1": "",
        "axis_register_slice_2": "",
        "proc_sys_reset_2": "",
        "clk_wiz_0": ""
      },
      "xlconstant_0": ""
    },
    "interface_ports": {
      "ddr3_sdram": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ": {
            "physical_name": "ddr3_sdram_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "ddr3_sdram_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "ddr3_sdram_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "ddr3_sdram_addr",
            "direction": "O",
            "left": "14",
            "right": "0"
          },
          "BA": {
            "physical_name": "ddr3_sdram_ba",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "RAS_N": {
            "physical_name": "ddr3_sdram_ras_n",
            "direction": "O"
          },
          "CAS_N": {
            "physical_name": "ddr3_sdram_cas_n",
            "direction": "O"
          },
          "WE_N": {
            "physical_name": "ddr3_sdram_we_n",
            "direction": "O"
          },
          "RESET_N": {
            "physical_name": "ddr3_sdram_reset_n",
            "direction": "O"
          },
          "CK_P": {
            "physical_name": "ddr3_sdram_ck_p",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_N": {
            "physical_name": "ddr3_sdram_ck_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE": {
            "physical_name": "ddr3_sdram_cke",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CS_N": {
            "physical_name": "ddr3_sdram_cs_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "DM": {
            "physical_name": "ddr3_sdram_dm",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ODT": {
            "physical_name": "ddr3_sdram_odt",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "sys_diff_clock": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "sys_diff_clock_clk_p",
            "direction": "I"
          },
          "CLK_N": {
            "physical_name": "sys_diff_clock_clk_n",
            "direction": "I"
          }
        }
      },
      "usb_uart": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0",
        "port_maps": {
          "RxD": {
            "physical_name": "usb_uart_rxd",
            "direction": "I"
          },
          "TxD": {
            "physical_name": "usb_uart_txd",
            "direction": "O"
          }
        }
      },
      "hdmi_in": {
        "mode": "Slave",
        "vlnv_bus_definition": "digilentinc.com:interface:tmds:1.0",
        "vlnv": "digilentinc.com:interface:tmds_rtl:1.0",
        "port_maps": {
          "CLK_P": {
            "physical_name": "hdmi_in_clk_p",
            "direction": "I"
          },
          "CLK_N": {
            "physical_name": "hdmi_in_clk_n",
            "direction": "I"
          },
          "DATA_P": {
            "physical_name": "hdmi_in_data_p",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "DATA_N": {
            "physical_name": "hdmi_in_data_n",
            "direction": "I",
            "left": "2",
            "right": "0"
          }
        }
      },
      "hdmi_in_ddc": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0",
        "port_maps": {
          "SCL_I": {
            "physical_name": "hdmi_in_ddc_scl_i",
            "direction": "I"
          },
          "SCL_O": {
            "physical_name": "hdmi_in_ddc_scl_o",
            "direction": "O"
          },
          "SCL_T": {
            "physical_name": "hdmi_in_ddc_scl_t",
            "direction": "O"
          },
          "SDA_I": {
            "physical_name": "hdmi_in_ddc_sda_i",
            "direction": "I"
          },
          "SDA_O": {
            "physical_name": "hdmi_in_ddc_sda_o",
            "direction": "O"
          },
          "SDA_T": {
            "physical_name": "hdmi_in_ddc_sda_t",
            "direction": "O"
          }
        }
      },
      "hdmi_in_hpd_led": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_I": {
            "physical_name": "hdmi_in_hpd_led_tri_i",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "hdmi_out_hpd_led": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_O": {
            "physical_name": "hdmi_out_hpd_led_tri_o",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "hdmi_out": {
        "mode": "Master",
        "vlnv_bus_definition": "digilentinc.com:interface:tmds:1.0",
        "vlnv": "digilentinc.com:interface:tmds_rtl:1.0",
        "port_maps": {
          "CLK_P": {
            "physical_name": "hdmi_out_clk_p",
            "direction": "O"
          },
          "CLK_N": {
            "physical_name": "hdmi_out_clk_n",
            "direction": "O"
          },
          "DATA_P": {
            "physical_name": "hdmi_out_data_p",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "DATA_N": {
            "physical_name": "hdmi_out_data_n",
            "direction": "O",
            "left": "2",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "components": {
      "microblaze_riscv_0": {
        "vlnv": "xilinx.com:ip:microblaze_riscv:1.0",
        "ip_revision": "2",
        "xci_name": "video_plat_microblaze_riscv_0_0",
        "xci_path": "ip\\video_plat_microblaze_riscv_0_0\\video_plat_microblaze_riscv_0_0.xci",
        "inst_hier_path": "microblaze_riscv_0",
        "parameters": {
          "C_BRANCH_TARGET_CACHE_SIZE": {
            "value": "0"
          },
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_I_AXI": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          },
          "C_USE_BRANCH_TARGET_CACHE": {
            "value": "0"
          },
          "C_USE_DCACHE": {
            "value": "0"
          },
          "C_USE_FPU": {
            "value": "1"
          },
          "C_USE_ICACHE": {
            "value": "0"
          },
          "G_TEMPLATE_LIST": {
            "value": "1"
          }
        },
        "interface_ports": {
          "DLMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "ILMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Instruction",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_DP": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_IP": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Instruction",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            },
            "Instruction": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "riscv > video_plat microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_riscv_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "14",
            "xci_name": "video_plat_dlmb_v10_0",
            "xci_path": "ip\\video_plat_dlmb_v10_0\\video_plat_dlmb_v10_0.xci",
            "inst_hier_path": "microblaze_riscv_0_local_memory/dlmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "14",
            "xci_name": "video_plat_ilmb_v10_0",
            "xci_path": "ip\\video_plat_ilmb_v10_0\\video_plat_ilmb_v10_0.xci",
            "inst_hier_path": "microblaze_riscv_0_local_memory/ilmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "24",
            "xci_name": "video_plat_dlmb_bram_if_cntlr_0",
            "xci_path": "ip\\video_plat_dlmb_bram_if_cntlr_0\\video_plat_dlmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > video_plat microblaze_riscv_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "24",
            "xci_name": "video_plat_ilmb_bram_if_cntlr_0",
            "xci_path": "ip\\video_plat_ilmb_bram_if_cntlr_0\\video_plat_ilmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "ip_revision": "8",
            "xci_name": "video_plat_lmb_bram_0",
            "xci_path": "ip\\video_plat_lmb_bram_0\\video_plat_lmb_bram_0.xci",
            "inst_hier_path": "microblaze_riscv_0_local_memory/lmb_bram",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_riscv_0_dlmb": {
            "interface_ports": [
              "dlmb_v10/LMB_M",
              "DLMB"
            ]
          },
          "microblaze_riscv_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_riscv_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_riscv_0_ilmb": {
            "interface_ports": [
              "ilmb_v10/LMB_M",
              "ILMB"
            ]
          },
          "microblaze_riscv_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_riscv_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          }
        },
        "nets": {
          "microblaze_riscv_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          },
          "microblaze_riscv_0_LMB_Rst": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          }
        }
      },
      "microblaze_riscv_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\video_plat_microblaze_riscv_0_axi_periph_0\\video_plat_microblaze_riscv_0_axi_periph_0.xci",
        "inst_hier_path": "microblaze_riscv_0_axi_periph",
        "xci_name": "video_plat_microblaze_riscv_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "5"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "32",
            "xci_name": "video_plat_xbar_0",
            "xci_path": "ip\\video_plat_xbar_0\\video_plat_xbar_0.xci",
            "inst_hier_path": "microblaze_riscv_0_axi_periph/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "5"
              },
              "NUM_SI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "31",
                "xci_name": "video_plat_auto_us_1",
                "xci_path": "ip\\video_plat_auto_us_1\\video_plat_auto_us_1.xci",
                "inst_hier_path": "microblaze_riscv_0_axi_periph/s00_couplers/auto_us",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              },
              "s00_couplers_to_auto_us": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "31",
                "xci_name": "video_plat_auto_us_2",
                "xci_path": "ip\\video_plat_auto_us_2\\video_plat_auto_us_2.xci",
                "inst_hier_path": "microblaze_riscv_0_axi_periph/s01_couplers/auto_us",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              },
              "s01_couplers_to_auto_us": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "31",
                "xci_name": "video_plat_auto_ds_0",
                "xci_path": "ip\\video_plat_auto_ds_0\\video_plat_auto_ds_0.xci",
                "inst_hier_path": "microblaze_riscv_0_axi_periph/m00_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m00_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "31",
                "xci_name": "video_plat_auto_pc_0",
                "xci_path": "ip\\video_plat_auto_pc_0\\video_plat_auto_pc_0.xci",
                "inst_hier_path": "microblaze_riscv_0_axi_periph/m01_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4LITE"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "31",
                "xci_name": "video_plat_auto_us_0",
                "xci_path": "ip\\video_plat_auto_us_0\\video_plat_auto_us_0.xci",
                "inst_hier_path": "microblaze_riscv_0_axi_periph/m01_couplers/auto_us",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "256"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_auto_us": {
                "interface_ports": [
                  "auto_pc/M_AXI",
                  "auto_us/S_AXI"
                ]
              },
              "auto_us_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              },
              "m01_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "31",
                "xci_name": "video_plat_auto_ds_1",
                "xci_path": "ip\\video_plat_auto_ds_1\\video_plat_auto_ds_1.xci",
                "inst_hier_path": "microblaze_riscv_0_axi_periph/m02_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m02_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "31",
                "xci_name": "video_plat_auto_ds_2",
                "xci_path": "ip\\video_plat_auto_ds_2\\video_plat_auto_ds_2.xci",
                "inst_hier_path": "microblaze_riscv_0_axi_periph/m03_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m03_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "31",
                "xci_name": "video_plat_auto_ds_3",
                "xci_path": "ip\\video_plat_auto_ds_3\\video_plat_auto_ds_3.xci",
                "inst_hier_path": "microblaze_riscv_0_axi_periph/m04_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m04_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_microblaze_riscv_0_axi_periph": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_microblaze_riscv_0_axi_periph": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_microblaze_riscv_0_axi_periph": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "m03_couplers_to_microblaze_riscv_0_axi_periph": {
            "interface_ports": [
              "m03_couplers/M_AXI",
              "M03_AXI"
            ]
          },
          "m04_couplers_to_microblaze_riscv_0_axi_periph": {
            "interface_ports": [
              "m04_couplers/M_AXI",
              "M04_AXI"
            ]
          },
          "microblaze_riscv_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "microblaze_riscv_0_axi_periph_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_riscv_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s01_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK"
            ]
          },
          "microblaze_riscv_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s01_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN"
            ]
          }
        }
      },
      "microblaze_riscv_0_axi_intc": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "ip_revision": "19",
        "xci_name": "video_plat_microblaze_riscv_0_axi_intc_0",
        "xci_path": "ip\\video_plat_microblaze_riscv_0_axi_intc_0\\video_plat_microblaze_riscv_0_axi_intc_0.xci",
        "inst_hier_path": "microblaze_riscv_0_axi_intc",
        "parameters": {
          "C_HAS_FAST": {
            "value": "1"
          }
        }
      },
      "microblaze_riscv_0_xlconcat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "6",
        "xci_name": "video_plat_microblaze_riscv_0_xlconcat_0",
        "xci_path": "ip\\video_plat_microblaze_riscv_0_xlconcat_0\\video_plat_microblaze_riscv_0_xlconcat_0.xci",
        "inst_hier_path": "microblaze_riscv_0_xlconcat"
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm_riscv:1.0",
        "ip_revision": "2",
        "xci_name": "video_plat_mdm_1_0",
        "xci_path": "ip\\video_plat_mdm_1_0\\video_plat_mdm_1_0.xci",
        "inst_hier_path": "mdm_1"
      },
      "mig_7series_0": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "ip_revision": "1",
        "xci_name": "video_plat_mig_7series_0_0",
        "xci_path": "ip\\video_plat_mig_7series_0_0\\video_plat_mig_7series_0_0.xci",
        "inst_hier_path": "mig_7series_0",
        "parameters": {
          "BOARD_MIG_PARAM": {
            "value": "ddr3_sdram"
          },
          "MIG_DONT_TOUCH_PARAM": {
            "value": "Custom"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "XML_INPUT_FILE": {
            "value": "mig_a.prj"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "15",
        "xci_name": "video_plat_proc_sys_reset_0_0",
        "xci_path": "ip\\video_plat_proc_sys_reset_0_0\\video_plat_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "axi_uartlite_0": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "ip_revision": "35",
        "xci_name": "video_plat_axi_uartlite_0_0",
        "xci_path": "ip\\video_plat_axi_uartlite_0_0\\video_plat_axi_uartlite_0_0.xci",
        "inst_hier_path": "axi_uartlite_0",
        "parameters": {
          "UARTLITE_BOARD_INTERFACE": {
            "value": "usb_uart"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "33",
        "xci_name": "video_plat_axi_gpio_0_0",
        "xci_path": "ip\\video_plat_axi_gpio_0_0\\video_plat_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "GPIO2_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "Image_path": {
        "interface_ports": {
          "hdmi_out": {
            "mode": "Master",
            "vlnv_bus_definition": "digilentinc.com:interface:tmds:1.0",
            "vlnv": "digilentinc.com:interface:tmds_rtl:1.0"
          },
          "hdmi_in_ddc": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "hdmi_in": {
            "mode": "Slave",
            "vlnv_bus_definition": "digilentinc.com:interface:tmds:1.0",
            "vlnv": "digilentinc.com:interface:tmds_rtl:1.0"
          },
          "ctrl": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "clk_in": {
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aclken": {
            "type": "ce",
            "direction": "I"
          }
        },
        "components": {
          "v_vid_in_axi4s_0": {
            "vlnv": "xilinx.com:ip:v_vid_in_axi4s:5.0",
            "ip_revision": "4",
            "xci_name": "video_plat_v_vid_in_axi4s_0_0",
            "xci_path": "ip\\video_plat_v_vid_in_axi4s_0_0\\video_plat_v_vid_in_axi4s_0_0.xci",
            "inst_hier_path": "Image_path/v_vid_in_axi4s_0",
            "parameters": {
              "C_ADDR_WIDTH": {
                "value": "12"
              },
              "C_HAS_ASYNC_CLK": {
                "value": "1"
              }
            }
          },
          "v_axi4s_vid_out_0": {
            "vlnv": "xilinx.com:ip:v_axi4s_vid_out:4.0",
            "ip_revision": "18",
            "xci_name": "video_plat_v_axi4s_vid_out_0_0",
            "xci_path": "ip\\video_plat_v_axi4s_vid_out_0_0\\video_plat_v_axi4s_vid_out_0_0.xci",
            "inst_hier_path": "Image_path/v_axi4s_vid_out_0",
            "parameters": {
              "C_ADDR_WIDTH": {
                "value": "12"
              },
              "C_HAS_ASYNC_CLK": {
                "value": "1"
              },
              "C_VTG_MASTER_SLAVE": {
                "value": "0"
              }
            }
          },
          "rgb2dvi_0": {
            "vlnv": "digilentinc.com:ip:rgb2dvi:1.4",
            "ip_revision": "8",
            "xci_name": "video_plat_rgb2dvi_0_0",
            "xci_path": "ip\\video_plat_rgb2dvi_0_0\\video_plat_rgb2dvi_0_0.xci",
            "inst_hier_path": "Image_path/rgb2dvi_0",
            "parameters": {
              "TMDS_BOARD_INTERFACE": {
                "value": "hdmi_out"
              },
              "kClkRange": {
                "value": "3"
              },
              "kGenerateSerialClk": {
                "value": "true"
              }
            }
          },
          "dvi2rgb_0": {
            "vlnv": "digilentinc.com:ip:dvi2rgb:2.0",
            "ip_revision": "8",
            "xci_name": "video_plat_dvi2rgb_0_0",
            "xci_path": "ip\\video_plat_dvi2rgb_0_0\\video_plat_dvi2rgb_0_0.xci",
            "inst_hier_path": "Image_path/dvi2rgb_0",
            "parameters": {
              "IIC_BOARD_INTERFACE": {
                "value": "hdmi_in_ddc"
              },
              "TMDS_BOARD_INTERFACE": {
                "value": "hdmi_in"
              },
              "kClkRange": {
                "value": "3"
              },
              "kDebug": {
                "value": "false"
              },
              "kEdidFileName": {
                "value": "dgl_720p_cea.data"
              }
            }
          },
          "proc_sys_reset_1": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "15",
            "xci_name": "video_plat_proc_sys_reset_1_0",
            "xci_path": "ip\\video_plat_proc_sys_reset_1_0\\video_plat_proc_sys_reset_1_0.xci",
            "inst_hier_path": "Image_path/proc_sys_reset_1"
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "ip_revision": "9",
            "xci_name": "video_plat_xlconstant_0_0",
            "xci_path": "ip\\video_plat_xlconstant_0_0\\video_plat_xlconstant_0_0.xci",
            "inst_hier_path": "Image_path/xlconstant_0"
          },
          "v_tc_0": {
            "vlnv": "xilinx.com:ip:v_tc:6.2",
            "ip_revision": "8",
            "xci_name": "video_plat_v_tc_0_0",
            "xci_path": "ip\\video_plat_v_tc_0_0\\video_plat_v_tc_0_0.xci",
            "inst_hier_path": "Image_path/v_tc_0",
            "parameters": {
              "VIDEO_MODE": {
                "value": "1080p"
              },
              "horizontal_blank_detection": {
                "value": "false"
              },
              "horizontal_blank_generation": {
                "value": "true"
              },
              "vertical_blank_detection": {
                "value": "false"
              },
              "vertical_blank_generation": {
                "value": "true"
              }
            }
          },
          "xlconstant_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "ip_revision": "9",
            "xci_name": "video_plat_xlconstant_1_0",
            "xci_path": "ip\\video_plat_xlconstant_1_0\\video_plat_xlconstant_1_0.xci",
            "inst_hier_path": "Image_path/xlconstant_1",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "axis_subset_converter_0": {
            "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
            "ip_revision": "31",
            "xci_name": "video_plat_axis_subset_converter_0_0",
            "xci_path": "ip\\video_plat_axis_subset_converter_0_0\\video_plat_axis_subset_converter_0_0.xci",
            "inst_hier_path": "Image_path/axis_subset_converter_0",
            "parameters": {
              "TDATA_REMAP": {
                "value": "tdata[23:0]"
              }
            },
            "interface_ports": {
              "S_AXIS": {
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXIS"
                ]
              }
            }
          },
          "axis_data_fifo_0": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "ip_revision": "13",
            "xci_name": "video_plat_axis_data_fifo_0_0",
            "xci_path": "ip\\video_plat_axis_data_fifo_0_0\\video_plat_axis_data_fifo_0_0.xci",
            "inst_hier_path": "Image_path/axis_data_fifo_0",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "4096"
              },
              "FIFO_MODE": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S_AXIS": {
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXIS"
                ]
              }
            }
          },
          "axis_register_slice_0": {
            "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
            "ip_revision": "31",
            "xci_name": "video_plat_axis_register_slice_0_0",
            "xci_path": "ip\\video_plat_axis_register_slice_0_0\\video_plat_axis_register_slice_0_0.xci",
            "inst_hier_path": "Image_path/axis_register_slice_0",
            "interface_ports": {
              "S_AXIS": {
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXIS"
                ]
              }
            }
          },
          "axis_register_slice_1": {
            "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
            "ip_revision": "31",
            "xci_name": "video_plat_axis_register_slice_0_1",
            "xci_path": "ip\\video_plat_axis_register_slice_0_1\\video_plat_axis_register_slice_0_1.xci",
            "inst_hier_path": "Image_path/axis_register_slice_1",
            "interface_ports": {
              "S_AXIS": {
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXIS"
                ]
              }
            }
          },
          "axis_register_slice_2": {
            "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
            "ip_revision": "31",
            "xci_name": "video_plat_axis_register_slice_1_0",
            "xci_path": "ip\\video_plat_axis_register_slice_1_0\\video_plat_axis_register_slice_1_0.xci",
            "inst_hier_path": "Image_path/axis_register_slice_2",
            "interface_ports": {
              "S_AXIS": {
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXIS"
                ]
              }
            }
          },
          "proc_sys_reset_2": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "15",
            "xci_name": "video_plat_proc_sys_reset_1_1",
            "xci_path": "ip\\video_plat_proc_sys_reset_1_1\\video_plat_proc_sys_reset_1_1.xci",
            "inst_hier_path": "Image_path/proc_sys_reset_2"
          },
          "clk_wiz_0": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "ip_revision": "14",
            "xci_name": "video_plat_clk_wiz_0_0",
            "xci_path": "ip\\video_plat_clk_wiz_0_0\\video_plat_clk_wiz_0_0.xci",
            "inst_hier_path": "Image_path/clk_wiz_0",
            "parameters": {
              "CLKIN1_JITTER_PS": {
                "value": "50.0"
              },
              "CLKOUT1_JITTER": {
                "value": "142.473"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "157.402"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "150.000"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "19.875"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "5.000"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.0"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "6.625"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "4"
              },
              "PRIM_IN_FREQ": {
                "value": "200.000"
              },
              "USE_LOCKED": {
                "value": "true"
              },
              "USE_RESET": {
                "value": "false"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "rgb2dvi_0/TMDS",
              "hdmi_out"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "dvi2rgb_0/DDC",
              "hdmi_in_ddc"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "v_tc_0/ctrl",
              "ctrl"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "dvi2rgb_0/TMDS",
              "hdmi_in"
            ]
          },
          "axis_data_fifo_0_M_AXIS": {
            "interface_ports": [
              "axis_data_fifo_0/M_AXIS",
              "axis_register_slice_2/S_AXIS"
            ]
          },
          "axis_register_slice_0_M_AXIS": {
            "interface_ports": [
              "axis_register_slice_0/M_AXIS",
              "axis_subset_converter_0/S_AXIS"
            ]
          },
          "axis_register_slice_1_M_AXIS": {
            "interface_ports": [
              "axis_register_slice_1/M_AXIS",
              "axis_data_fifo_0/S_AXIS"
            ]
          },
          "axis_register_slice_2_M_AXIS": {
            "interface_ports": [
              "v_axi4s_vid_out_0/video_in",
              "axis_register_slice_2/M_AXIS"
            ]
          },
          "axis_subset_converter_0_M_AXIS": {
            "interface_ports": [
              "axis_subset_converter_0/M_AXIS",
              "axis_register_slice_1/S_AXIS"
            ]
          },
          "v_tc_0_vtiming_out": {
            "interface_ports": [
              "v_tc_0/vtiming_out",
              "v_axi4s_vid_out_0/vtiming_in"
            ]
          },
          "v_vid_in_axi4s_0_video_out1": {
            "interface_ports": [
              "v_vid_in_axi4s_0/video_out",
              "axis_register_slice_0/S_AXIS"
            ]
          },
          "v_vid_in_axi4s_0_vtiming_out": {
            "interface_ports": [
              "v_vid_in_axi4s_0/vtiming_out",
              "v_tc_0/vtiming_in"
            ]
          }
        },
        "nets": {
          "aclk_1": {
            "ports": [
              "clk_wiz_0/clk_out1",
              "v_vid_in_axi4s_0/aclk",
              "v_axi4s_vid_out_0/aclk",
              "proc_sys_reset_1/slowest_sync_clk",
              "axis_subset_converter_0/aclk",
              "axis_data_fifo_0/s_axis_aclk",
              "axis_register_slice_0/aclk",
              "axis_register_slice_1/aclk",
              "axis_register_slice_2/aclk"
            ]
          },
          "aresetn_1": {
            "ports": [
              "proc_sys_reset_1/peripheral_aresetn",
              "v_vid_in_axi4s_0/aresetn",
              "v_axi4s_vid_out_0/aresetn",
              "axis_subset_converter_0/aresetn",
              "axis_data_fifo_0/s_axis_aresetn",
              "axis_register_slice_0/aresetn",
              "axis_register_slice_1/aresetn",
              "axis_register_slice_2/aresetn"
            ]
          },
          "axis_enable_1": {
            "ports": [
              "xlconstant_0/dout",
              "v_vid_in_axi4s_0/axis_enable",
              "v_vid_in_axi4s_0/aclken",
              "v_vid_in_axi4s_0/vid_io_in_ce",
              "v_axi4s_vid_out_0/vid_io_out_ce",
              "v_axi4s_vid_out_0/aclken"
            ]
          },
          "clk_in_1": {
            "ports": [
              "clk_in",
              "clk_wiz_0/clk_in1",
              "dvi2rgb_0/RefClk"
            ]
          },
          "clk_wiz_0_locked": {
            "ports": [
              "clk_wiz_0/locked",
              "proc_sys_reset_1/dcm_locked"
            ]
          },
          "dvi2rgb_0_PixelClk": {
            "ports": [
              "dvi2rgb_0/PixelClk",
              "v_vid_in_axi4s_0/vid_io_in_clk",
              "v_axi4s_vid_out_0/vid_io_out_clk",
              "rgb2dvi_0/PixelClk",
              "v_tc_0/clk",
              "proc_sys_reset_2/slowest_sync_clk"
            ]
          },
          "dvi2rgb_0_vid_pData": {
            "ports": [
              "dvi2rgb_0/vid_pData",
              "v_vid_in_axi4s_0/vid_data"
            ]
          },
          "dvi2rgb_0_vid_pHSync": {
            "ports": [
              "dvi2rgb_0/vid_pHSync",
              "v_vid_in_axi4s_0/vid_hsync"
            ]
          },
          "dvi2rgb_0_vid_pVDE": {
            "ports": [
              "dvi2rgb_0/vid_pVDE",
              "v_vid_in_axi4s_0/vid_active_video"
            ]
          },
          "dvi2rgb_0_vid_pVSync": {
            "ports": [
              "dvi2rgb_0/vid_pVSync",
              "v_vid_in_axi4s_0/vid_vsync"
            ]
          },
          "proc_sys_reset_2_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_2/peripheral_aresetn",
              "v_tc_0/resetn"
            ]
          },
          "reset_1": {
            "ports": [
              "reset",
              "proc_sys_reset_1/ext_reset_in",
              "proc_sys_reset_2/ext_reset_in"
            ]
          },
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "v_tc_0/s_axi_aclk"
            ]
          },
          "s_axi_aclken_1": {
            "ports": [
              "s_axi_aclken",
              "v_tc_0/s_axi_aclken",
              "v_tc_0/det_clken",
              "v_tc_0/clken"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "v_tc_0/s_axi_aresetn"
            ]
          },
          "v_axi4s_vid_out_0_sof_state_out": {
            "ports": [
              "v_axi4s_vid_out_0/sof_state_out",
              "v_tc_0/sof_state"
            ]
          },
          "v_axi4s_vid_out_0_vid_active_video": {
            "ports": [
              "v_axi4s_vid_out_0/vid_active_video",
              "rgb2dvi_0/vid_pVDE"
            ]
          },
          "v_axi4s_vid_out_0_vid_data": {
            "ports": [
              "v_axi4s_vid_out_0/vid_data",
              "rgb2dvi_0/vid_pData"
            ]
          },
          "v_axi4s_vid_out_0_vid_hsync": {
            "ports": [
              "v_axi4s_vid_out_0/vid_hsync",
              "rgb2dvi_0/vid_pHSync"
            ]
          },
          "v_axi4s_vid_out_0_vid_vsync": {
            "ports": [
              "v_axi4s_vid_out_0/vid_vsync",
              "rgb2dvi_0/vid_pVSync"
            ]
          },
          "v_axi4s_vid_out_0_vtg_ce": {
            "ports": [
              "v_axi4s_vid_out_0/vtg_ce",
              "v_tc_0/gen_clken"
            ]
          },
          "vid_io_in_reset_1": {
            "ports": [
              "proc_sys_reset_1/peripheral_reset",
              "v_vid_in_axi4s_0/vid_io_in_reset",
              "v_axi4s_vid_out_0/vid_io_out_reset",
              "rgb2dvi_0/aRst",
              "dvi2rgb_0/pRst",
              "dvi2rgb_0/aRst"
            ]
          },
          "xlconstant_1_dout": {
            "ports": [
              "xlconstant_1/dout",
              "v_axi4s_vid_out_0/fid"
            ]
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "video_plat_xlconstant_0_1",
        "xci_path": "ip\\video_plat_xlconstant_0_1\\video_plat_xlconstant_0_1.xci",
        "inst_hier_path": "xlconstant_0"
      }
    },
    "interface_nets": {
      "Image_path_hdmi_in_ddc": {
        "interface_ports": [
          "hdmi_in_ddc",
          "Image_path/hdmi_in_ddc"
        ]
      },
      "Image_path_hdmi_out": {
        "interface_ports": [
          "hdmi_out",
          "Image_path/hdmi_out"
        ]
      },
      "axi_gpio_0_GPIO": {
        "interface_ports": [
          "hdmi_in_hpd_led",
          "axi_gpio_0/GPIO"
        ]
      },
      "axi_gpio_0_GPIO2": {
        "interface_ports": [
          "hdmi_out_hpd_led",
          "axi_gpio_0/GPIO2"
        ]
      },
      "axi_uartlite_0_UART": {
        "interface_ports": [
          "usb_uart",
          "axi_uartlite_0/UART"
        ]
      },
      "hdmi_in_1": {
        "interface_ports": [
          "hdmi_in",
          "Image_path/hdmi_in"
        ]
      },
      "microblaze_riscv_0_M_AXI_IP": {
        "interface_ports": [
          "microblaze_riscv_0/M_AXI_IP",
          "microblaze_riscv_0_axi_periph/S01_AXI"
        ]
      },
      "microblaze_riscv_0_axi_dp": {
        "interface_ports": [
          "microblaze_riscv_0_axi_periph/S00_AXI",
          "microblaze_riscv_0/M_AXI_DP"
        ]
      },
      "microblaze_riscv_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "microblaze_riscv_0_axi_periph/M01_AXI",
          "mig_7series_0/S_AXI"
        ]
      },
      "microblaze_riscv_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "microblaze_riscv_0_axi_periph/M02_AXI",
          "axi_uartlite_0/S_AXI"
        ]
      },
      "microblaze_riscv_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "axi_gpio_0/S_AXI",
          "microblaze_riscv_0_axi_periph/M03_AXI"
        ]
      },
      "microblaze_riscv_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "microblaze_riscv_0_axi_periph/M04_AXI",
          "Image_path/ctrl"
        ]
      },
      "microblaze_riscv_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_riscv_0/DEBUG"
        ]
      },
      "microblaze_riscv_0_dlmb_1": {
        "interface_ports": [
          "microblaze_riscv_0/DLMB",
          "microblaze_riscv_0_local_memory/DLMB"
        ]
      },
      "microblaze_riscv_0_ilmb_1": {
        "interface_ports": [
          "microblaze_riscv_0/ILMB",
          "microblaze_riscv_0_local_memory/ILMB"
        ]
      },
      "microblaze_riscv_0_intc_axi": {
        "interface_ports": [
          "microblaze_riscv_0_axi_periph/M00_AXI",
          "microblaze_riscv_0_axi_intc/s_axi"
        ]
      },
      "microblaze_riscv_0_interrupt": {
        "interface_ports": [
          "microblaze_riscv_0_axi_intc/interrupt",
          "microblaze_riscv_0/INTERRUPT"
        ]
      },
      "mig_7series_0_DDR3": {
        "interface_ports": [
          "ddr3_sdram",
          "mig_7series_0/DDR3"
        ]
      },
      "sys_diff_clock_1": {
        "interface_ports": [
          "sys_diff_clock",
          "mig_7series_0/SYS_CLK"
        ]
      }
    },
    "nets": {
      "axi_uartlite_0_interrupt": {
        "ports": [
          "axi_uartlite_0/interrupt",
          "microblaze_riscv_0_xlconcat/In0"
        ]
      },
      "mdm_1_Debug_SYS_Rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "proc_sys_reset_0/mb_debug_sys_rst"
        ]
      },
      "microblaze_riscv_0_Clk": {
        "ports": [
          "mig_7series_0/ui_clk",
          "microblaze_riscv_0/Clk",
          "microblaze_riscv_0_axi_periph/ACLK",
          "microblaze_riscv_0_axi_periph/S00_ACLK",
          "microblaze_riscv_0_axi_periph/M00_ACLK",
          "microblaze_riscv_0_axi_intc/s_axi_aclk",
          "microblaze_riscv_0_axi_intc/processor_clk",
          "microblaze_riscv_0_local_memory/LMB_Clk",
          "microblaze_riscv_0_axi_periph/S01_ACLK",
          "microblaze_riscv_0_axi_periph/M01_ACLK",
          "proc_sys_reset_0/slowest_sync_clk",
          "axi_uartlite_0/s_axi_aclk",
          "microblaze_riscv_0_axi_periph/M02_ACLK",
          "axi_gpio_0/s_axi_aclk",
          "microblaze_riscv_0_axi_periph/M03_ACLK",
          "microblaze_riscv_0_axi_periph/M04_ACLK",
          "Image_path/s_axi_aclk"
        ]
      },
      "microblaze_riscv_0_intr": {
        "ports": [
          "microblaze_riscv_0_xlconcat/dout",
          "microblaze_riscv_0_axi_intc/intr"
        ]
      },
      "mig_7series_0_mmcm_locked": {
        "ports": [
          "mig_7series_0/mmcm_locked",
          "proc_sys_reset_0/dcm_locked"
        ]
      },
      "mig_7series_0_ui_addn_clk_0": {
        "ports": [
          "mig_7series_0/ui_addn_clk_0",
          "Image_path/clk_in"
        ]
      },
      "mig_7series_0_ui_clk_sync_rst": {
        "ports": [
          "mig_7series_0/ui_clk_sync_rst",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "proc_sys_reset_0_mb_reset": {
        "ports": [
          "proc_sys_reset_0/mb_reset",
          "microblaze_riscv_0/Reset",
          "microblaze_riscv_0_axi_intc/processor_rst"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "microblaze_riscv_0_axi_periph/M01_ARESETN",
          "microblaze_riscv_0_axi_periph/S01_ARESETN",
          "microblaze_riscv_0_axi_periph/M00_ARESETN",
          "microblaze_riscv_0_axi_periph/S00_ARESETN",
          "microblaze_riscv_0_axi_periph/ARESETN",
          "mig_7series_0/aresetn",
          "axi_uartlite_0/s_axi_aresetn",
          "microblaze_riscv_0_axi_periph/M02_ARESETN",
          "microblaze_riscv_0_axi_intc/s_axi_aresetn",
          "axi_gpio_0/s_axi_aresetn",
          "microblaze_riscv_0_axi_periph/M03_ARESETN",
          "microblaze_riscv_0_axi_periph/M04_ARESETN",
          "Image_path/s_axi_aresetn"
        ]
      },
      "proc_sys_reset_0_peripheral_reset": {
        "ports": [
          "proc_sys_reset_0/peripheral_reset",
          "microblaze_riscv_0_local_memory/SYS_Rst"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "mig_7series_0/sys_rst",
          "Image_path/reset"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "Image_path/s_axi_aclken"
        ]
      }
    },
    "addressing": {
      "/microblaze_riscv_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "32K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_microblaze_riscv_0_axi_intc_Reg": {
                "address_block": "/microblaze_riscv_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              },
              "SEG_v_tc_0_Reg": {
                "address_block": "/Image_path/v_tc_0/ctrl/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "32K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_microblaze_riscv_0_axi_intc_Reg": {
                "address_block": "/microblaze_riscv_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              },
              "SEG_v_tc_0_Reg": {
                "address_block": "/Image_path/v_tc_0/ctrl/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}