================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Fri Aug 02 16:04:34 -03 2024
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         spam
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  5 ns
    * C-Synthesis target clock:    5 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       none

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              2106
FF:               3404
DSP:              12
BRAM:             2
URAM:             0
SRL:              98


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 5.000       |
| Post-Synthesis | 3.936       |
| Post-Route     | 4.436       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+-------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                      | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                      | 2106 | 3404 | 12  | 2    |      |     |        |      |         |          |        |
|   (inst)                                  | 19   | 289  |     |      |      |     |        |      |         |          |        |
|   faddfsub_32ns_32ns_32_10_full_dsp_1_U16 | 161  | 356  | 2   |      |      |     |        |      |         |          |        |
|   fdiv_32ns_32ns_32_30_no_dsp_1_U17       | 762  | 1374 |     |      |      |     |        |      |         |          |        |
|   fexp_32ns_32ns_32_31_full_dsp_1_U19     | 670  | 663  | 7   |      |      |     |        |      |         |          |        |
|   fmul_32ns_32ns_32_8_max_dsp_1_U20       | 75   | 217  | 3   |      |      |     |        |      |         |          |        |
|     (fmul_32ns_32ns_32_8_max_dsp_1_U20)   | 1    | 96   |     |      |      |     |        |      |         |          |        |
|   gradient_U                              |      |      |     | 2    |      |     |        |      |         |          |        |
|   grp_SgdLR_Pipeline_DOT_fu_93            | 187  | 206  |     |      |      |     |        |      |         |          |        |
|     (grp_SgdLR_Pipeline_DOT_fu_93)        | 155  | 204  |     |      |      |     |        |      |         |          |        |
|   grp_SgdLR_Pipeline_GRAD_fu_103          | 62   | 76   |     |      |      |     |        |      |         |          |        |
|     (grp_SgdLR_Pipeline_GRAD_fu_103)      | 43   | 74   |     |      |      |     |        |      |         |          |        |
|   grp_SgdLR_Pipeline_UPDATE_fu_112        | 71   | 82   |     |      |      |     |        |      |         |          |        |
|     (grp_SgdLR_Pipeline_UPDATE_fu_112)    | 23   | 80   |     |      |      |     |        |      |         |          |        |
|   sitofp_32ns_32_7_no_dsp_1_U18           | 100  | 141  |     |      |      |     |        |      |         |          |        |
|     (sitofp_32ns_32_7_no_dsp_1_U18)       |      | 8    |     |      |      |     |        |      |         |          |        |
+-------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 3.96%  | OK     |
| FD                                                        | 50%       | 3.20%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.56%  | OK     |
| MUXF7                                                     | 15%       | 0.73%  | OK     |
| DSP                                                       | 80%       | 5.45%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.71%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 3.08%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 34     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.20   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                                  | ENDPOINT PIN                                                                                    | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                                 |                                                                                                 |              |            |                |          DELAY |        DELAY |
+-------+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 0.564 | ap_CS_fsm_reg[89]/C                                                                             | fmul_32ns_32ns_32_8_max_dsp_1_U20/din0_buf1_reg[29]/D                                           |            1 |        160 |          4.381 |          0.580 |        3.801 |
| Path2 | 0.592 | ap_CS_fsm_reg[89]/C                                                                             | faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din1_buf1_reg[9]/D                                      |            1 |        160 |          4.355 |          0.580 |        3.775 |
| Path3 | 0.614 | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D |            8 |         27 |          4.364 |          1.985 |        2.379 |
| Path4 | 0.619 | ap_CS_fsm_reg[89]/C                                                                             | faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din1_buf1_reg[22]/D                                     |            1 |        160 |          4.376 |          0.580 |        3.796 |
| Path5 | 0.626 | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D |            7 |         27 |          4.352 |          1.982 |        2.370 |
+-------+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-----------------------------------------------------+----------------------+
    | Path1 Cells                                         | Primitive Type       |
    +-----------------------------------------------------+----------------------+
    | ap_CS_fsm_reg[89]                                   | FLOP_LATCH.flop.FDRE |
    | grp_SgdLR_Pipeline_DOT_fu_93/din0_buf1[29]_i_1__0   | LUT.others.LUT5      |
    | fmul_32ns_32ns_32_8_max_dsp_1_U20/din0_buf1_reg[29] | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------+----------------------+

    +----------------------------------------------------------+----------------------+
    | Path2 Cells                                              | Primitive Type       |
    +----------------------------------------------------------+----------------------+
    | ap_CS_fsm_reg[89]                                        | FLOP_LATCH.flop.FDRE |
    | grp_SgdLR_Pipeline_DOT_fu_93/din1_buf1[9]_i_1            | LUT.others.LUT6      |
    | faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din1_buf1_reg[9] | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                                   | Primitive Type       |
    +-----------------------------------------------------------------------------------------------+----------------------+
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24] | FLOP_LATCH.flop.FDRE |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1                 | LUT.others.LUT3      |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4       | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4       | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4       | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4      | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4      | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4      | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4        | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24] | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------+----------------------+
    | Path4 Cells                                               | Primitive Type       |
    +-----------------------------------------------------------+----------------------+
    | ap_CS_fsm_reg[89]                                         | FLOP_LATCH.flop.FDRE |
    | grp_SgdLR_Pipeline_DOT_fu_93/din1_buf1[22]_i_1            | LUT.others.LUT6      |
    | faddfsub_32ns_32ns_32_10_full_dsp_1_U16/din1_buf1_reg[22] | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                                   | Primitive Type       |
    +-----------------------------------------------------------------------------------------------+----------------------+
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24] | FLOP_LATCH.flop.FDRE |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1                 | LUT.others.LUT3      |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4       | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4       | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4       | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4      | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4      | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4      | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21] | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------------------------------------------+----------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+---------------------------------------------------------------+
| Report Type              | Report Location                                               |
+--------------------------+---------------------------------------------------------------+
| design_analysis          | impl/verilog/report/SgdLR_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/SgdLR_failfast_routed.rpt                 |
| status                   | impl/verilog/report/SgdLR_status_routed.rpt                   |
| timing                   | impl/verilog/report/SgdLR_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/SgdLR_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/SgdLR_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/SgdLR_utilization_hierarchical_routed.rpt |
+--------------------------+---------------------------------------------------------------+


