<stg><name>pid</name>


<trans_list>

<trans id="627" from="1" to="2">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="2" to="3">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="3" to="4">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="4" to="5">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="5" to="6">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="6" to="7">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="7" to="8">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="8" to="9">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="9" to="10">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="10" to="11">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="11" to="12">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="12" to="13">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="13" to="14">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="14" to="15">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="15" to="16">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="16" to="17">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="17" to="18">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="18" to="19">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="19" to="20">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="20" to="21">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="21" to="22">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="22" to="23">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="23" to="24">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="24" to="25">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="25" to="26">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="26" to="27">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl_ifconv:52  %cmdIn_V_addr_5 = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="cmdIn_V_addr_5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="3">
<![CDATA[
codeRepl_ifconv:53  %p_Val2_s = load i16* %cmdIn_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:7  %measured_V_addr_3 = getelementptr [6 x i16]* %measured_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="measured_V_addr_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="3">
<![CDATA[
_ifconv1:8  %p_Val2_29 = load i16* %measured_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:24  %kp_V_addr_3 = getelementptr [6 x i32]* %kp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="kp_V_addr_3"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="3">
<![CDATA[
_ifconv1:25  %kp_V_load_3 = load i32* %kp_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load_3"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:30  %ki_V_addr_2 = getelementptr [4 x i32]* %ki_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="ki_V_addr_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="2">
<![CDATA[
_ifconv1:31  %ki_V_load_2 = load i32* %ki_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="ki_V_load_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:38  %kd_V_addr_2 = getelementptr [4 x i32]* %kd_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="kd_V_addr_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="2">
<![CDATA[
_ifconv1:39  %kd_V_load_2 = load i32* %kd_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kd_V_load_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl_ifconv:7  %ki_V_addr = getelementptr [4 x i32]* %ki_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="ki_V_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl_ifconv:8  %kd_V_addr = getelementptr [4 x i32]* %kd_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="kd_V_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl_ifconv:9  %kp_V_addr = getelementptr [6 x i32]* %kp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="kp_V_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl_ifconv:10  %measured_V_addr = getelementptr [6 x i16]* %measured_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="measured_V_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl_ifconv:32  %cmdIn_V_addr_1 = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="cmdIn_V_addr_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="3">
<![CDATA[
codeRepl_ifconv:33  %p_Val2_1 = load i16* %cmdIn_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="3">
<![CDATA[
codeRepl_ifconv:53  %p_Val2_s = load i16* %cmdIn_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl_ifconv:57  %ret_V = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_s, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
codeRepl_ifconv:58  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="16">
<![CDATA[
codeRepl_ifconv:59  %tmp_35 = trunc i16 %p_Val2_s to i13

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
codeRepl_ifconv:60  %tmp_5 = icmp eq i13 %tmp_35, 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
codeRepl_ifconv:61  %ret_V_1 = add i3 1, %ret_V

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
codeRepl_ifconv:62  %p_s = select i1 %tmp_5, i3 %ret_V, i3 %ret_V_1

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
codeRepl_ifconv:63  %p_1 = select i1 %tmp_18, i3 %p_s, i3 %ret_V

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
codeRepl_ifconv:64  %tmp_7 = icmp ne i3 %p_1, 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 0, i16* @last_error_pos_V_0, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  store i16 0, i16* @last_error_pos_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 0, i32* @integral_pos_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 0, i32* @integral_pos_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:1  %p_Val2_2 = load i16* %measured_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:17  %kp_V_load = load i32* %kp_V_addr, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="2">
<![CDATA[
_ifconv:22  %ki_V_load = load i32* %ki_V_addr, align 4

]]></Node>
<StgValue><ssdm name="ki_V_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="2">
<![CDATA[
_ifconv:29  %kd_V_load = load i32* %kd_V_addr, align 4

]]></Node>
<StgValue><ssdm name="kd_V_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="3">
<![CDATA[
_ifconv1:8  %p_Val2_29 = load i16* %measured_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="3">
<![CDATA[
_ifconv1:25  %kp_V_load_3 = load i32* %kp_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load_3"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="2">
<![CDATA[
_ifconv1:31  %ki_V_load_2 = load i32* %ki_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="ki_V_load_2"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="2">
<![CDATA[
_ifconv1:39  %kd_V_load_2 = load i32* %kd_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kd_V_load_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="65" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="3">
<![CDATA[
codeRepl_ifconv:33  %p_Val2_1 = load i16* %cmdIn_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl_ifconv:37  %cmdIn_V_addr_2 = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="cmdIn_V_addr_2"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="3">
<![CDATA[
codeRepl_ifconv:38  %p_Val2_11 = load i16* %cmdIn_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:0  %tmp_8 = sext i16 %p_Val2_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:1  %p_Val2_2 = load i16* %measured_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:2  %tmp_9 = sext i16 %p_Val2_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:3  %p_Val2_3 = sub i17 %tmp_8, %tmp_9

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="18" op_0_bw="17">
<![CDATA[
_ifconv:6  %tmp_cast = sext i17 %p_Val2_3 to i18

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:14  %p_Val2_5 = load i16* @last_error_pos_V_0, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="18" op_0_bw="16">
<![CDATA[
_ifconv:15  %tmp_4_cast = sext i16 %p_Val2_5 to i18

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:16  %tmp_10 = sub i18 %tmp_cast, %tmp_4_cast

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:17  %kp_V_load = load i32* %kp_V_addr, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="2">
<![CDATA[
_ifconv:22  %ki_V_load = load i32* %ki_V_addr, align 4

]]></Node>
<StgValue><ssdm name="ki_V_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="2">
<![CDATA[
_ifconv:29  %kd_V_load = load i32* %kd_V_addr, align 4

]]></Node>
<StgValue><ssdm name="kd_V_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:40  %tmp_39 = trunc i17 %p_Val2_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:41  store i16 %tmp_39, i16* @last_error_pos_V_0, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:43  %measured_V_addr_1 = getelementptr [6 x i16]* %measured_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="measured_V_addr_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:44  %p_Val2_12 = load i16* %measured_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:60  %kp_V_addr_1 = getelementptr [6 x i32]* %kp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="kp_V_addr_1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:61  %kp_V_load_1 = load i32* %kp_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:66  %ki_V_addr_1 = getelementptr [4 x i32]* %ki_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="ki_V_addr_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="2">
<![CDATA[
_ifconv:67  %ki_V_load_1 = load i32* %ki_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ki_V_load_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:74  %kd_V_addr_1 = getelementptr [4 x i32]* %kd_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="kd_V_addr_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="2">
<![CDATA[
_ifconv:75  %kd_V_load_1 = load i32* %kd_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kd_V_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="89" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="3">
<![CDATA[
codeRepl_ifconv:38  %p_Val2_11 = load i16* %cmdIn_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl_ifconv:42  %cmdIn_V_addr_3 = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="cmdIn_V_addr_3"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="3">
<![CDATA[
codeRepl_ifconv:43  %p_Val2_21 = load i16* %cmdIn_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:4  %p_Val2_4 = load i32* @integral_pos_V_0, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="17">
<![CDATA[
_ifconv:5  %tmp = sext i17 %p_Val2_3 to i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %tmp_6 = add i32 %tmp, %p_Val2_4

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %tmp_s = icmp slt i32 %tmp_6, -819200

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %tmp_1 = icmp sgt i32 %tmp_6, 819200

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %p_tmp_6_cast = select i1 %tmp_s, i32 -819200, i32 819200

]]></Node>
<StgValue><ssdm name="p_tmp_6_cast"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:11  %tmp_4 = or i1 %tmp_s, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:12  %tmp_2 = select i1 %tmp_4, i32 %p_tmp_6_cast, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  store i32 %tmp_2, i32* @integral_pos_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="49" op_0_bw="32">
<![CDATA[
_ifconv:18  %OP1_V_cast = sext i32 %kp_V_load to i49

]]></Node>
<StgValue><ssdm name="OP1_V_cast"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="49" op_0_bw="17">
<![CDATA[
_ifconv:19  %OP2_V_cast = sext i17 %p_Val2_3 to i49

]]></Node>
<StgValue><ssdm name="OP2_V_cast"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ifconv:20  %p_Val2_7 = mul i49 %OP2_V_cast, %OP1_V_cast

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="50" op_0_bw="32">
<![CDATA[
_ifconv:30  %OP1_V_2_cast = sext i32 %kd_V_load to i50

]]></Node>
<StgValue><ssdm name="OP1_V_2_cast"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="50" op_0_bw="18">
<![CDATA[
_ifconv:31  %OP2_V_2_cast = sext i18 %tmp_10 to i50

]]></Node>
<StgValue><ssdm name="OP2_V_2_cast"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ifconv:32  %p_Val2_8 = mul i50 %OP2_V_2_cast, %OP1_V_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:42  %tmp_19 = sext i16 %p_Val2_11 to i17

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:44  %p_Val2_12 = load i16* %measured_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:45  %tmp_20 = sext i16 %p_Val2_12 to i17

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:46  %p_Val2_13 = sub i17 %tmp_19, %tmp_20

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="18" op_0_bw="17">
<![CDATA[
_ifconv:49  %tmp_23_cast = sext i17 %p_Val2_13 to i18

]]></Node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:57  %p_Val2_15 = load i16* @last_error_pos_V_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="18" op_0_bw="16">
<![CDATA[
_ifconv:58  %tmp_28_cast = sext i16 %p_Val2_15 to i18

]]></Node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:59  %tmp_27 = sub i18 %tmp_23_cast, %tmp_28_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:61  %kp_V_load_1 = load i32* %kp_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load_1"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="2">
<![CDATA[
_ifconv:67  %ki_V_load_1 = load i32* %ki_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ki_V_load_1"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="2">
<![CDATA[
_ifconv:75  %kd_V_load_1 = load i32* %kd_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kd_V_load_1"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:86  %tmp_42 = trunc i17 %p_Val2_13 to i16

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:87  store i16 %tmp_42, i16* @last_error_pos_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:89  %measured_V_addr_2 = getelementptr [6 x i16]* %measured_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="measured_V_addr_2"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:90  %p_Val2_22 = load i16* %measured_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_22"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:93  %kp_V_addr_2 = getelementptr [6 x i32]* %kp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="kp_V_addr_2"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:94  %kp_V_load_2 = load i32* %kp_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load_2"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:81  %ki_V_addr_3 = getelementptr [4 x i32]* %ki_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="ki_V_addr_3"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="2">
<![CDATA[
_ifconv1:82  %ki_V_load_3 = load i32* %ki_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="ki_V_load_3"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:89  %kd_V_addr_3 = getelementptr [4 x i32]* %kd_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="kd_V_addr_3"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="2">
<![CDATA[
_ifconv1:90  %kd_V_load_3 = load i32* %kd_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kd_V_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl_ifconv:27  %cmdIn_V_addr = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="cmdIn_V_addr"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="3">
<![CDATA[
codeRepl_ifconv:28  %p_Val2_49 = load i16* %cmdIn_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_49"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="16">
<![CDATA[
codeRepl_ifconv:34  %tmp_3_1 = sext i16 %p_Val2_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl_ifconv:35  %test_V_addr_1 = getelementptr [4096 x i32]* %test_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="test_V_addr_1"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
codeRepl_ifconv:36  store i32 %tmp_3_1, i32* %test_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="3">
<![CDATA[
codeRepl_ifconv:43  %p_Val2_21 = load i16* %cmdIn_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:23  %OP1_V = sext i32 %ki_V_load to i64

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:24  %OP2_V = sext i32 %tmp_2 to i64

]]></Node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:25  %p_Val2_6 = mul nsw i64 %OP2_V, %OP1_V

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:47  %p_Val2_14 = load i32* @integral_pos_V_1, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="17">
<![CDATA[
_ifconv:48  %tmp_21 = sext i17 %p_Val2_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:50  %tmp_22 = add i32 %tmp_21, %p_Val2_14

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %tmp_23 = icmp slt i32 %tmp_22, -819200

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:52  %tmp_24 = icmp sgt i32 %tmp_22, 819200

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:53  %p_tmp_1_cast = select i1 %tmp_23, i32 -819200, i32 819200

]]></Node>
<StgValue><ssdm name="p_tmp_1_cast"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:54  %tmp_25 = or i1 %tmp_23, %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:55  %tmp_26 = select i1 %tmp_25, i32 %p_tmp_1_cast, i32 %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:56  store i32 %tmp_26, i32* @integral_pos_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="49" op_0_bw="32">
<![CDATA[
_ifconv:62  %OP1_V_3_cast = sext i32 %kp_V_load_1 to i49

]]></Node>
<StgValue><ssdm name="OP1_V_3_cast"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="49" op_0_bw="17">
<![CDATA[
_ifconv:63  %OP2_V_3_cast = sext i17 %p_Val2_13 to i49

]]></Node>
<StgValue><ssdm name="OP2_V_3_cast"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ifconv:64  %p_Val2_17 = mul i49 %OP2_V_3_cast, %OP1_V_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="50" op_0_bw="32">
<![CDATA[
_ifconv:76  %OP1_V_5_cast = sext i32 %kd_V_load_1 to i50

]]></Node>
<StgValue><ssdm name="OP1_V_5_cast"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="50" op_0_bw="18">
<![CDATA[
_ifconv:77  %OP2_V_5_cast = sext i18 %tmp_27 to i50

]]></Node>
<StgValue><ssdm name="OP2_V_5_cast"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ifconv:78  %p_Val2_18 = mul i50 %OP2_V_5_cast, %OP1_V_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:88  %tmp_36 = sext i16 %p_Val2_21 to i17

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="3">
<![CDATA[
_ifconv:90  %p_Val2_22 = load i16* %measured_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_22"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:91  %tmp_37 = sext i16 %p_Val2_22 to i17

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:92  %r_V = sub i17 %tmp_36, %tmp_37

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:94  %kp_V_load_2 = load i32* %kp_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load_2"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:58  %measured_V_addr_4 = getelementptr [6 x i16]* %measured_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="measured_V_addr_4"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="3">
<![CDATA[
_ifconv1:59  %p_Val2_38 = load i16* %measured_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_38"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:75  %kp_V_addr_4 = getelementptr [6 x i32]* %kp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="kp_V_addr_4"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="3">
<![CDATA[
_ifconv1:76  %kp_V_load_4 = load i32* %kp_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load_4"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="2">
<![CDATA[
_ifconv1:82  %ki_V_load_3 = load i32* %ki_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="ki_V_load_3"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="2">
<![CDATA[
_ifconv1:90  %kd_V_load_3 = load i32* %kd_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kd_V_load_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="163" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="3">
<![CDATA[
codeRepl_ifconv:28  %p_Val2_49 = load i16* %cmdIn_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_49"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="16">
<![CDATA[
codeRepl_ifconv:29  %tmp_3 = sext i16 %p_Val2_49 to i32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl_ifconv:30  %test_V_addr = getelementptr [4096 x i32]* %test_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="test_V_addr"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
codeRepl_ifconv:31  store i32 %tmp_3, i32* %test_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
codeRepl_ifconv:36  store i32 %tmp_3_1, i32* %test_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl_ifconv:47  %cmdIn_V_addr_4 = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="cmdIn_V_addr_4"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="3">
<![CDATA[
codeRepl_ifconv:48  %cmdIn_V_load_4 = load i16* %cmdIn_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="cmdIn_V_load_4"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="49">
<![CDATA[
_ifconv:21  %p_Val2_7_cast = sext i49 %p_Val2_7 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_7_cast"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="65" op_0_bw="64">
<![CDATA[
_ifconv:26  %tmp_11 = zext i64 %p_Val2_7_cast to i65

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="65" op_0_bw="64">
<![CDATA[
_ifconv:27  %tmp_12 = zext i64 %p_Val2_6 to i65

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ifconv:28  %p_Val2_9 = add nsw i65 %tmp_11, %tmp_12

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:68  %OP1_V_1 = sext i32 %ki_V_load_1 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_1"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:69  %OP2_V_1 = sext i32 %tmp_26 to i64

]]></Node>
<StgValue><ssdm name="OP2_V_1"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:70  %p_Val2_16 = mul nsw i64 %OP2_V_1, %OP1_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="49" op_0_bw="32">
<![CDATA[
_ifconv:95  %OP1_V_2 = sext i32 %kp_V_load_2 to i49

]]></Node>
<StgValue><ssdm name="OP1_V_2"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="49" op_0_bw="17">
<![CDATA[
_ifconv:96  %OP2_V_2 = sext i17 %r_V to i49

]]></Node>
<StgValue><ssdm name="OP2_V_2"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ifconv:97  %p_Val2_23 = mul nsw i49 %OP2_V_2, %OP1_V_2

]]></Node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:98  %phitmp = call i16 @_ssdm_op_PartSelect.i16.i49.i32.i32(i49 %p_Val2_23, i32 13, i32 28)

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="3">
<![CDATA[
_ifconv1:59  %p_Val2_38 = load i16* %measured_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_38"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="3">
<![CDATA[
_ifconv1:76  %kp_V_load_4 = load i32* %kp_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load_4"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:109  %measured_V_addr_5 = getelementptr [6 x i16]* %measured_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="measured_V_addr_5"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="3">
<![CDATA[
_ifconv1:110  %p_Val2_47 = load i16* %measured_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_47"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:113  %kp_V_addr_5 = getelementptr [6 x i32]* %kp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="kp_V_addr_5"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="3">
<![CDATA[
_ifconv1:114  %kp_V_load_5 = load i32* %kp_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="187" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
codeRepl_ifconv:31  store i32 %tmp_3, i32* %test_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="16">
<![CDATA[
codeRepl_ifconv:39  %tmp_3_2 = sext i16 %p_Val2_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl_ifconv:40  %test_V_addr_2 = getelementptr [4096 x i32]* %test_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="test_V_addr_2"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
codeRepl_ifconv:41  store i32 %tmp_3_2, i32* %test_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="3">
<![CDATA[
codeRepl_ifconv:48  %cmdIn_V_load_4 = load i16* %cmdIn_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="cmdIn_V_load_4"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %_ifconv1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="50">
<![CDATA[
_ifconv:33  %p_Val2_8_cast = sext i50 %p_Val2_8 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_8_cast"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="66" op_0_bw="65">
<![CDATA[
_ifconv:34  %tmp_13 = zext i65 %p_Val2_9 to i66

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="66" op_0_bw="64">
<![CDATA[
_ifconv:35  %tmp_14 = zext i64 %p_Val2_8_cast to i66

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ifconv:36  %p_Val2_10 = add nsw i66 %tmp_14, %tmp_13

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="66" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:37  %tmp_15 = call i32 @_ssdm_op_PartSelect.i32.i66.i32.i32(i66 %p_Val2_10, i32 13, i32 44)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:38  %tmp_16 = icmp slt i32 %tmp_15, -8192

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:39  %tmp_17 = icmp sgt i32 %tmp_15, 8183

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="49">
<![CDATA[
_ifconv:65  %p_Val2_17_cast = sext i49 %p_Val2_17 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_17_cast"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="65" op_0_bw="64">
<![CDATA[
_ifconv:71  %tmp_28 = zext i64 %p_Val2_17_cast to i65

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="65" op_0_bw="64">
<![CDATA[
_ifconv:72  %tmp_29 = zext i64 %p_Val2_16 to i65

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ifconv:73  %p_Val2_19 = add nsw i65 %tmp_28, %tmp_29

]]></Node>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="50">
<![CDATA[
_ifconv:79  %p_Val2_18_cast = sext i50 %p_Val2_18 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_18_cast"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="66" op_0_bw="65">
<![CDATA[
_ifconv:80  %tmp_30 = zext i65 %p_Val2_19 to i66

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="66" op_0_bw="64">
<![CDATA[
_ifconv:81  %tmp_31 = zext i64 %p_Val2_18_cast to i66

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ifconv:82  %p_Val2_20 = add nsw i66 %tmp_31, %tmp_30

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="66" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:83  %tmp_32 = call i32 @_ssdm_op_PartSelect.i32.i66.i32.i32(i66 %p_Val2_20, i32 13, i32 44)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="66" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:99  %tmp_38 = call i16 @_ssdm_op_PartSelect.i16.i66.i32.i32(i66 %p_Val2_10, i32 13, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:100  %tmp_39_cast = select i1 %tmp_16, i16 -8192, i16 8183

]]></Node>
<StgValue><ssdm name="tmp_39_cast"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:101  %tmp_40 = or i1 %tmp_16, %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:102  %phitmp5 = select i1 %tmp_40, i16 %tmp_39_cast, i16 %tmp_38

]]></Node>
<StgValue><ssdm name="phitmp5"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="3">
<![CDATA[
_ifconv1:110  %p_Val2_47 = load i16* %measured_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_47"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="3">
<![CDATA[
_ifconv1:114  %kp_V_load_5 = load i32* %kp_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kp_V_load_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="215" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
codeRepl_ifconv:41  store i32 %tmp_3_2, i32* %test_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="16">
<![CDATA[
codeRepl_ifconv:44  %tmp_3_3 = sext i16 %p_Val2_21 to i32

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl_ifconv:45  %test_V_addr_3 = getelementptr [4096 x i32]* %test_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="test_V_addr_3"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
codeRepl_ifconv:46  store i32 %tmp_3_3, i32* %test_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl_ifconv:65  br i1 %tmp_7, label %_ifconv, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:84  %tmp_33 = icmp slt i32 %tmp_32, -8192

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %tmp_34 = icmp sgt i32 %tmp_32, 8183

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="66" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:103  %tmp_41 = call i16 @_ssdm_op_PartSelect.i16.i66.i32.i32(i66 %p_Val2_20, i32 13, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:104  %tmp_42_cast = select i1 %tmp_33, i16 -8192, i16 8183

]]></Node>
<StgValue><ssdm name="tmp_42_cast"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:105  %tmp_43 = or i1 %tmp_33, %tmp_34

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:106  %phitmp6 = select i1 %tmp_43, i16 %tmp_42_cast, i16 %tmp_41

]]></Node>
<StgValue><ssdm name="phitmp6"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:107  br label %_ifconv1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
_ifconv1:0  %p_Val2_s_16 = phi i16 [ 0, %0 ], [ %phitmp, %_ifconv ]

]]></Node>
<StgValue><ssdm name="p_Val2_s_16"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
_ifconv1:1  %p_Val2_24 = phi i16 [ 0, %0 ], [ %phitmp6, %_ifconv ]

]]></Node>
<StgValue><ssdm name="p_Val2_24"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
_ifconv1:2  %p_Val2_25 = phi i16 [ 0, %0 ], [ %phitmp5, %_ifconv ]

]]></Node>
<StgValue><ssdm name="p_Val2_25"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:3  %p_Val2_26 = select i1 %tmp_7, i16 %p_Val2_s_16, i16 %p_Val2_21

]]></Node>
<StgValue><ssdm name="p_Val2_26"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:4  %p_Val2_27 = select i1 %tmp_7, i16 %p_Val2_24, i16 %p_Val2_11

]]></Node>
<StgValue><ssdm name="p_Val2_27"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:5  %p_Val2_28 = select i1 %tmp_7, i16 %p_Val2_25, i16 %p_Val2_1

]]></Node>
<StgValue><ssdm name="p_Val2_28"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:6  %tmp_44 = sext i16 %p_Val2_28 to i17

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:9  %tmp_45 = sext i16 %p_Val2_29 to i17

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:10  %p_Val2_30 = sub i17 %tmp_44, %tmp_45

]]></Node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="17">
<![CDATA[
_ifconv1:55  %tmp_62 = trunc i17 %p_Val2_30 to i16

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:57  %tmp_63 = sext i16 %p_Val2_27 to i17

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:60  %tmp_64 = sext i16 %p_Val2_38 to i17

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:61  %p_Val2_39 = sub i17 %tmp_63, %tmp_64

]]></Node>
<StgValue><ssdm name="p_Val2_39"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="17">
<![CDATA[
_ifconv1:106  %tmp_81 = trunc i17 %p_Val2_39 to i16

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:108  %tmp_82 = sext i16 %p_Val2_26 to i17

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="17" op_0_bw="16">
<![CDATA[
_ifconv1:111  %tmp_83 = sext i16 %p_Val2_47 to i17

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv1:112  %r_V_1 = sub i17 %tmp_82, %tmp_83

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="244" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
codeRepl_ifconv:46  store i32 %tmp_3_3, i32* %test_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="16">
<![CDATA[
codeRepl_ifconv:49  %tmp_3_4 = sext i16 %cmdIn_V_load_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl_ifconv:50  %test_V_addr_4 = getelementptr [4096 x i32]* %test_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="test_V_addr_4"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
codeRepl_ifconv:51  store i32 %tmp_3_4, i32* %test_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:11  %p_Val2_31 = load i32* @integral_rate_V_0, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_31"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="17">
<![CDATA[
_ifconv1:12  %tmp_46 = sext i17 %p_Val2_30 to i32

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="18" op_0_bw="17">
<![CDATA[
_ifconv1:13  %tmp_47_cast = sext i17 %p_Val2_30 to i18

]]></Node>
<StgValue><ssdm name="tmp_47_cast"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:14  %tmp_47 = add i32 %tmp_46, %p_Val2_31

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:15  %tmp_48 = icmp slt i32 %tmp_47, -819200

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:16  %tmp_49 = icmp sgt i32 %tmp_47, 819200

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:17  %p_tmp_3_cast = select i1 %tmp_48, i32 -819200, i32 819200

]]></Node>
<StgValue><ssdm name="p_tmp_3_cast"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:18  %tmp_50 = or i1 %tmp_48, %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:19  %tmp_51 = select i1 %tmp_50, i32 %p_tmp_3_cast, i32 %tmp_47

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:20  store i32 %tmp_51, i32* @integral_rate_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16">
<![CDATA[
_ifconv1:21  %p_Val2_32 = load i16* @last_error_rate_V_0, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_32"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="18" op_0_bw="16">
<![CDATA[
_ifconv1:22  %tmp_52_cast = sext i16 %p_Val2_32 to i18

]]></Node>
<StgValue><ssdm name="tmp_52_cast"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv1:23  %tmp_52 = sub i18 %tmp_47_cast, %tmp_52_cast

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="49" op_0_bw="32">
<![CDATA[
_ifconv1:26  %OP1_V_7_cast = sext i32 %kp_V_load_3 to i49

]]></Node>
<StgValue><ssdm name="OP1_V_7_cast"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="49" op_0_bw="17">
<![CDATA[
_ifconv1:27  %OP2_V_7_cast = sext i17 %p_Val2_30 to i49

]]></Node>
<StgValue><ssdm name="OP2_V_7_cast"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ifconv1:28  %p_Val2_33 = mul i49 %OP2_V_7_cast, %OP1_V_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_33"/></StgValue>
</operation>

<operation id="264" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:56  store i16 %tmp_62, i16* @last_error_rate_V_0, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:62  %p_Val2_40 = load i32* @integral_rate_V_1, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_40"/></StgValue>
</operation>

<operation id="266" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="17">
<![CDATA[
_ifconv1:63  %tmp_65 = sext i17 %p_Val2_39 to i32

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="18" op_0_bw="17">
<![CDATA[
_ifconv1:64  %tmp_67_cast = sext i17 %p_Val2_39 to i18

]]></Node>
<StgValue><ssdm name="tmp_67_cast"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:65  %tmp_66 = add i32 %tmp_65, %p_Val2_40

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:66  %tmp_67 = icmp slt i32 %tmp_66, -819200

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:67  %tmp_68 = icmp sgt i32 %tmp_66, 819200

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:68  %p_tmp_4_cast = select i1 %tmp_67, i32 -819200, i32 819200

]]></Node>
<StgValue><ssdm name="p_tmp_4_cast"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:69  %tmp_69 = or i1 %tmp_67, %tmp_68

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:70  %tmp_70 = select i1 %tmp_69, i32 %p_tmp_4_cast, i32 %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:71  store i32 %tmp_70, i32* @integral_rate_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16">
<![CDATA[
_ifconv1:72  %p_Val2_41 = load i16* @last_error_rate_V_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_41"/></StgValue>
</operation>

<operation id="276" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="18" op_0_bw="16">
<![CDATA[
_ifconv1:73  %tmp_72_cast = sext i16 %p_Val2_41 to i18

]]></Node>
<StgValue><ssdm name="tmp_72_cast"/></StgValue>
</operation>

<operation id="277" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv1:74  %tmp_71 = sub i18 %tmp_67_cast, %tmp_72_cast

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="49" op_0_bw="32">
<![CDATA[
_ifconv1:77  %OP1_V_10_cast = sext i32 %kp_V_load_4 to i49

]]></Node>
<StgValue><ssdm name="OP1_V_10_cast"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="49" op_0_bw="17">
<![CDATA[
_ifconv1:78  %OP2_V_10_cast = sext i17 %p_Val2_39 to i49

]]></Node>
<StgValue><ssdm name="OP2_V_10_cast"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ifconv1:79  %p_Val2_42 = mul i49 %OP2_V_10_cast, %OP1_V_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_42"/></StgValue>
</operation>

<operation id="281" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:107  store i16 %tmp_81, i16* @last_error_rate_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="49" op_0_bw="32">
<![CDATA[
_ifconv1:115  %OP1_V_5 = sext i32 %kp_V_load_5 to i49

]]></Node>
<StgValue><ssdm name="OP1_V_5"/></StgValue>
</operation>

<operation id="283" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="49" op_0_bw="17">
<![CDATA[
_ifconv1:116  %OP2_V_5 = sext i17 %r_V_1 to i49

]]></Node>
<StgValue><ssdm name="OP2_V_5"/></StgValue>
</operation>

<operation id="284" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ifconv1:117  %p_Val2_48 = mul nsw i49 %OP2_V_5, %OP1_V_5

]]></Node>
<StgValue><ssdm name="p_Val2_48"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="17" op_0_bw="17" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:118  %tmp_84 = call i17 @_ssdm_op_PartSelect.i17.i49.i32.i32(i49 %p_Val2_48, i32 13, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="286" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
codeRepl_ifconv:51  store i32 %tmp_3_4, i32* %test_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="16">
<![CDATA[
codeRepl_ifconv:54  %tmp_3_5 = sext i16 %p_Val2_s to i32

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl_ifconv:55  %test_V_addr_5 = getelementptr [4096 x i32]* %test_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="test_V_addr_5"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
codeRepl_ifconv:56  store i32 %tmp_3_5, i32* %test_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:32  %OP1_V_3 = sext i32 %ki_V_load_2 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_3"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:33  %OP2_V_3 = sext i32 %tmp_51 to i64

]]></Node>
<StgValue><ssdm name="OP2_V_3"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:34  %p_Val2_34 = mul nsw i64 %OP2_V_3, %OP1_V_3

]]></Node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="50" op_0_bw="32">
<![CDATA[
_ifconv1:40  %OP1_V_9_cast = sext i32 %kd_V_load_2 to i50

]]></Node>
<StgValue><ssdm name="OP1_V_9_cast"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="50" op_0_bw="18">
<![CDATA[
_ifconv1:41  %OP2_V_9_cast = sext i18 %tmp_52 to i50

]]></Node>
<StgValue><ssdm name="OP2_V_9_cast"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ifconv1:42  %p_Val2_36 = mul i50 %OP2_V_9_cast, %OP1_V_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_36"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:83  %OP1_V_4 = sext i32 %ki_V_load_3 to i64

]]></Node>
<StgValue><ssdm name="OP1_V_4"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:84  %OP2_V_4 = sext i32 %tmp_70 to i64

]]></Node>
<StgValue><ssdm name="OP2_V_4"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:85  %p_Val2_43 = mul nsw i64 %OP2_V_4, %OP1_V_4

]]></Node>
<StgValue><ssdm name="p_Val2_43"/></StgValue>
</operation>

<operation id="299" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="50" op_0_bw="32">
<![CDATA[
_ifconv1:91  %OP1_V_12_cast = sext i32 %kd_V_load_3 to i50

]]></Node>
<StgValue><ssdm name="OP1_V_12_cast"/></StgValue>
</operation>

<operation id="300" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="50" op_0_bw="18">
<![CDATA[
_ifconv1:92  %OP2_V_12_cast = sext i18 %tmp_71 to i50

]]></Node>
<StgValue><ssdm name="OP2_V_12_cast"/></StgValue>
</operation>

<operation id="301" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ifconv1:93  %p_Val2_45 = mul i50 %OP2_V_12_cast, %OP1_V_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_45"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="302" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
codeRepl_ifconv:56  store i32 %tmp_3_5, i32* %test_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="49">
<![CDATA[
_ifconv1:29  %p_Val2_33_cast = sext i49 %p_Val2_33 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_33_cast"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="65" op_0_bw="64">
<![CDATA[
_ifconv1:35  %tmp_53 = zext i64 %p_Val2_33_cast to i65

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="65" op_0_bw="64">
<![CDATA[
_ifconv1:36  %tmp_54 = zext i64 %p_Val2_34 to i65

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ifconv1:37  %p_Val2_35 = add nsw i65 %tmp_53, %tmp_54

]]></Node>
<StgValue><ssdm name="p_Val2_35"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="50">
<![CDATA[
_ifconv1:43  %p_Val2_36_cast = sext i50 %p_Val2_36 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_36_cast"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="66" op_0_bw="65">
<![CDATA[
_ifconv1:44  %tmp_55 = zext i65 %p_Val2_35 to i66

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="66" op_0_bw="64">
<![CDATA[
_ifconv1:45  %tmp_56 = zext i64 %p_Val2_36_cast to i66

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ifconv1:46  %p_Val2_37 = add nsw i66 %tmp_56, %tmp_55

]]></Node>
<StgValue><ssdm name="p_Val2_37"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="66" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:47  %tmp_57 = call i32 @_ssdm_op_PartSelect.i32.i66.i32.i32(i66 %p_Val2_37, i32 13, i32 44)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="49">
<![CDATA[
_ifconv1:80  %p_Val2_42_cast = sext i49 %p_Val2_42 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_42_cast"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="65" op_0_bw="64">
<![CDATA[
_ifconv1:86  %tmp_72 = zext i64 %p_Val2_42_cast to i65

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="65" op_0_bw="64">
<![CDATA[
_ifconv1:87  %tmp_73 = zext i64 %p_Val2_43 to i65

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ifconv1:88  %p_Val2_44 = add nsw i65 %tmp_72, %tmp_73

]]></Node>
<StgValue><ssdm name="p_Val2_44"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="50">
<![CDATA[
_ifconv1:94  %p_Val2_45_cast = sext i50 %p_Val2_45 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_45_cast"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="66" op_0_bw="65">
<![CDATA[
_ifconv1:95  %tmp_74 = zext i65 %p_Val2_44 to i66

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="66" op_0_bw="64">
<![CDATA[
_ifconv1:96  %tmp_75 = zext i64 %p_Val2_45_cast to i66

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ifconv1:97  %p_Val2_46 = add nsw i66 %tmp_75, %tmp_74

]]></Node>
<StgValue><ssdm name="p_Val2_46"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="66" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:98  %tmp_76 = call i32 @_ssdm_op_PartSelect.i32.i66.i32.i32(i66 %p_Val2_46, i32 13, i32 44)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="321" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:48  %tmp_58 = icmp slt i32 %tmp_57, -8192

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:49  %tmp_59 = icmp sgt i32 %tmp_57, 8183

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="17" op_0_bw="17" op_1_bw="66" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:50  %tmp_60 = call i17 @_ssdm_op_PartSelect.i17.i66.i32.i32(i66 %p_Val2_37, i32 13, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
_ifconv1:51  %phitmp1 = call i19 @_ssdm_op_BitConcatenate.i19.i17.i2(i17 %tmp_60, i2 0)

]]></Node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>

<operation id="325" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:52  %sel_tmp = xor i1 %tmp_58, true

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:53  %sel_tmp2 = and i1 %tmp_59, %sel_tmp

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="327" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:54  %tmp_61 = or i1 %tmp_58, %sel_tmp2

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="328" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:99  %tmp_77 = icmp slt i32 %tmp_76, -8192

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="329" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:100  %tmp_78 = icmp sgt i32 %tmp_76, 8183

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="330" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="17" op_0_bw="17" op_1_bw="66" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:101  %tmp_79 = call i17 @_ssdm_op_PartSelect.i17.i66.i32.i32(i66 %p_Val2_46, i32 13, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="331" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
_ifconv1:102  %phitmp2 = call i19 @_ssdm_op_BitConcatenate.i19.i17.i2(i17 %tmp_79, i2 0)

]]></Node>
<StgValue><ssdm name="phitmp2"/></StgValue>
</operation>

<operation id="332" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:103  %sel_tmp6 = xor i1 %tmp_77, true

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="333" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:104  %sel_tmp7 = and i1 %tmp_78, %sel_tmp6

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:105  %tmp_80 = or i1 %tmp_77, %sel_tmp7

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
_ifconv1:119  %tmp_85_cast = select i1 %tmp_58, i19 -32768, i19 32732

]]></Node>
<StgValue><ssdm name="tmp_85_cast"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
_ifconv1:120  %tmp_85 = select i1 %tmp_61, i19 %tmp_85_cast, i19 %phitmp1

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
_ifconv1:121  %p_shl1 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_85, i13 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="33" op_0_bw="32">
<![CDATA[
_ifconv1:122  %p_shl1_cast = sext i32 %p_shl1 to i33

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
_ifconv1:123  %tmp_87_cast = select i1 %tmp_77, i19 -32768, i19 32732

]]></Node>
<StgValue><ssdm name="tmp_87_cast"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
_ifconv1:124  %tmp_86 = select i1 %tmp_80, i19 %tmp_87_cast, i19 %phitmp2

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
_ifconv1:125  %p_Val2_50 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_86, i13 0)

]]></Node>
<StgValue><ssdm name="p_Val2_50"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="32">
<![CDATA[
_ifconv1:126  %p_Val2_50_cast = sext i32 %p_Val2_50 to i33

]]></Node>
<StgValue><ssdm name="p_Val2_50_cast"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv1:127  %addconv = sub i33 %p_Val2_50_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="addconv"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ifconv1:128  %p_shl = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_84, i15 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="34" op_0_bw="32">
<![CDATA[
_ifconv1:129  %p_shl_cast1 = sext i32 %p_shl to i34

]]></Node>
<StgValue><ssdm name="p_shl_cast1"/></StgValue>
</operation>

<operation id="346" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="33" op_0_bw="32">
<![CDATA[
_ifconv1:130  %p_shl_cast = sext i32 %p_shl to i33

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="347" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv1:131  %p_Val2_51 = sub i33 0, %p_shl_cast

]]></Node>
<StgValue><ssdm name="p_Val2_51"/></StgValue>
</operation>

<operation id="348" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="34" op_0_bw="33">
<![CDATA[
_ifconv1:132  %tmp_90_cast = sext i33 %addconv to i34

]]></Node>
<StgValue><ssdm name="tmp_90_cast"/></StgValue>
</operation>

<operation id="349" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="34" op_0_bw="33">
<![CDATA[
_ifconv1:133  %tmp_91_cast = sext i33 %p_Val2_51 to i34

]]></Node>
<StgValue><ssdm name="tmp_91_cast"/></StgValue>
</operation>

<operation id="350" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ifconv1:134  %r_V_2 = sub i34 %tmp_90_cast, %p_shl_cast1

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="351" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv1:161  %sum = add i33 %p_shl1_cast, %p_Val2_50_cast

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="352" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="34" op_0_bw="33">
<![CDATA[
_ifconv1:162  %sum_cast = sext i33 %sum to i34

]]></Node>
<StgValue><ssdm name="sum_cast"/></StgValue>
</operation>

<operation id="353" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ifconv1:163  %r_V_2_1 = sub i34 %p_shl_cast1, %sum_cast

]]></Node>
<StgValue><ssdm name="r_V_2_1"/></StgValue>
</operation>

<operation id="354" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ifconv1:184  %addconv2 = add i34 %p_shl_cast1, %sum_cast

]]></Node>
<StgValue><ssdm name="addconv2"/></StgValue>
</operation>

<operation id="355" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv1:204  %addconv3 = sub i33 %p_shl1_cast, %p_Val2_50_cast

]]></Node>
<StgValue><ssdm name="addconv3"/></StgValue>
</operation>

<operation id="356" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="34" op_0_bw="33">
<![CDATA[
_ifconv1:205  %tmp_102_3_cast = sext i33 %addconv3 to i34

]]></Node>
<StgValue><ssdm name="tmp_102_3_cast"/></StgValue>
</operation>

<operation id="357" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ifconv1:206  %r_V_2_3 = sub i34 %tmp_102_3_cast, %p_shl_cast1

]]></Node>
<StgValue><ssdm name="r_V_2_3"/></StgValue>
</operation>

<operation id="358" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ifconv1:227  %r_V_2_4 = add i34 %p_shl_cast1, %tmp_90_cast

]]></Node>
<StgValue><ssdm name="r_V_2_4"/></StgValue>
</operation>

<operation id="359" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ifconv1:247  %r_V_2_5 = sub i34 %tmp_91_cast, %sum_cast

]]></Node>
<StgValue><ssdm name="r_V_2_5"/></StgValue>
</operation>

<operation id="360" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ifconv1:268  %addconv4 = sub i34 %sum_cast, %p_shl_cast1

]]></Node>
<StgValue><ssdm name="addconv4"/></StgValue>
</operation>

<operation id="361" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ifconv1:288  %r_V_2_7 = add i34 %p_shl_cast1, %tmp_102_3_cast

]]></Node>
<StgValue><ssdm name="r_V_2_7"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="362" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="49" op_0_bw="34">
<![CDATA[
_ifconv1:135  %OP1_V_16_cast_cast = sext i34 %r_V_2 to i49

]]></Node>
<StgValue><ssdm name="OP1_V_16_cast_cast"/></StgValue>
</operation>

<operation id="363" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ifconv1:136  %p_Val2_52 = mul i49 10813, %OP1_V_16_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_52"/></StgValue>
</operation>

<operation id="364" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="47" op_0_bw="49">
<![CDATA[
_ifconv1:143  %tmp_88 = trunc i49 %p_Val2_52 to i47

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="365" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="49" op_0_bw="34">
<![CDATA[
_ifconv1:164  %OP1_V_17_1_cast_cast = sext i34 %r_V_2_1 to i49

]]></Node>
<StgValue><ssdm name="OP1_V_17_1_cast_cast"/></StgValue>
</operation>

<operation id="366" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ifconv1:165  %p_Val2_81_1 = mul i49 10813, %OP1_V_17_1_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_81_1"/></StgValue>
</operation>

<operation id="367" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="47" op_0_bw="49">
<![CDATA[
_ifconv1:168  %tmp_95 = trunc i49 %p_Val2_81_1 to i47

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="368" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="49" op_0_bw="34">
<![CDATA[
_ifconv1:185  %OP1_V_17_2_cast = sext i34 %addconv2 to i49

]]></Node>
<StgValue><ssdm name="OP1_V_17_2_cast"/></StgValue>
</operation>

<operation id="369" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ifconv1:186  %p_Val2_81_2 = mul i49 10813, %OP1_V_17_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_81_2"/></StgValue>
</operation>

<operation id="370" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="47" op_0_bw="49">
<![CDATA[
_ifconv1:188  %tmp_98 = trunc i49 %p_Val2_81_2 to i47

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="371" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="49" op_0_bw="34">
<![CDATA[
_ifconv1:207  %OP1_V_17_3_cast_cast = sext i34 %r_V_2_3 to i49

]]></Node>
<StgValue><ssdm name="OP1_V_17_3_cast_cast"/></StgValue>
</operation>

<operation id="372" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ifconv1:208  %p_Val2_81_3 = mul i49 10813, %OP1_V_17_3_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_81_3"/></StgValue>
</operation>

<operation id="373" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="47" op_0_bw="49">
<![CDATA[
_ifconv1:211  %tmp_101 = trunc i49 %p_Val2_81_3 to i47

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="374" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="50" op_0_bw="49">
<![CDATA[
_ifconv1:137  %p_Val2_52_cast = sext i49 %p_Val2_52 to i50

]]></Node>
<StgValue><ssdm name="p_Val2_52_cast"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="46" op_0_bw="46" op_1_bw="16" op_2_bw="30">
<![CDATA[
_ifconv1:138  %tmp_87 = call i46 @_ssdm_op_BitConcatenate.i46.i16.i30(i16 %p_Val2_49, i30 0)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="51" op_0_bw="46">
<![CDATA[
_ifconv1:139  %tmp_93_cast_cast1 = sext i46 %tmp_87 to i51

]]></Node>
<StgValue><ssdm name="tmp_93_cast_cast1"/></StgValue>
</operation>

<operation id="377" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="53" op_0_bw="46">
<![CDATA[
_ifconv1:140  %tmp_93_cast_cast2 = sext i46 %tmp_87 to i53

]]></Node>
<StgValue><ssdm name="tmp_93_cast_cast2"/></StgValue>
</operation>

<operation id="378" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="52" op_0_bw="46">
<![CDATA[
_ifconv1:141  %tmp_93_cast_cast = sext i46 %tmp_87 to i52

]]></Node>
<StgValue><ssdm name="tmp_93_cast_cast"/></StgValue>
</operation>

<operation id="379" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="52" op_0_bw="50">
<![CDATA[
_ifconv1:142  %tmp_90_cast9 = zext i50 %p_Val2_52_cast to i52

]]></Node>
<StgValue><ssdm name="tmp_90_cast9"/></StgValue>
</operation>

<operation id="380" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="47" op_0_bw="46">
<![CDATA[
_ifconv1:144  %tmp_89 = sext i46 %tmp_87 to i47

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="381" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv1:145  %p_Val2_53 = add i52 %tmp_90_cast9, %tmp_93_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_53"/></StgValue>
</operation>

<operation id="382" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ifconv1:146  %p_Val2_54_cast = add i47 %tmp_89, %tmp_88

]]></Node>
<StgValue><ssdm name="p_Val2_54_cast"/></StgValue>
</operation>

<operation id="383" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="19" op_0_bw="19" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:147  %tmp_90 = call i19 @_ssdm_op_PartSelect.i19.i47.i32.i32(i47 %p_Val2_54_cast, i32 28, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="384" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="47" op_2_bw="32">
<![CDATA[
_ifconv1:148  %tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %p_Val2_54_cast, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="385" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:149  %tmp_92 = icmp sgt i19 %tmp_90, 32735

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="386" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:150  %phitmp4 = call i16 @_ssdm_op_PartSelect.i16.i52.i32.i32(i52 %p_Val2_53, i32 30, i32 45)

]]></Node>
<StgValue><ssdm name="phitmp4"/></StgValue>
</operation>

<operation id="387" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:151  %sel_tmp1 = xor i1 %tmp_91, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="388" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:152  %sel_tmp4 = and i1 %tmp_92, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="389" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:153  %sel_tmp5_cast = select i1 %sel_tmp4, i16 8183, i16 0

]]></Node>
<StgValue><ssdm name="sel_tmp5_cast"/></StgValue>
</operation>

<operation id="390" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:154  %tmp_93 = or i1 %sel_tmp4, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="391" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:155  %p_Val2_54 = select i1 %tmp_93, i16 %sel_tmp5_cast, i16 %phitmp4

]]></Node>
<StgValue><ssdm name="p_Val2_54"/></StgValue>
</operation>

<operation id="392" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv1:156  %OUT_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_r, i32 8)

]]></Node>
<StgValue><ssdm name="OUT_req"/></StgValue>
</operation>

<operation id="393" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="51" op_0_bw="49">
<![CDATA[
_ifconv1:166  %p_Val2_81_1_cast = sext i49 %p_Val2_81_1 to i51

]]></Node>
<StgValue><ssdm name="p_Val2_81_1_cast"/></StgValue>
</operation>

<operation id="394" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="53" op_0_bw="51">
<![CDATA[
_ifconv1:167  %tmp_10646_1_cast = zext i51 %p_Val2_81_1_cast to i53

]]></Node>
<StgValue><ssdm name="tmp_10646_1_cast"/></StgValue>
</operation>

<operation id="395" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
_ifconv1:169  %p_Val2_82_1 = add i53 %tmp_10646_1_cast, %tmp_93_cast_cast2

]]></Node>
<StgValue><ssdm name="p_Val2_82_1"/></StgValue>
</operation>

<operation id="396" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ifconv1:170  %p_Val2_82_1_cast = add i47 %tmp_89, %tmp_95

]]></Node>
<StgValue><ssdm name="p_Val2_82_1_cast"/></StgValue>
</operation>

<operation id="397" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="19" op_0_bw="19" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:171  %tmp_108_1 = call i19 @_ssdm_op_PartSelect.i19.i47.i32.i32(i47 %p_Val2_82_1_cast, i32 28, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_108_1"/></StgValue>
</operation>

<operation id="398" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="47" op_2_bw="32">
<![CDATA[
_ifconv1:172  %tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %p_Val2_82_1_cast, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="399" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:173  %tmp_110_1 = icmp sgt i19 %tmp_108_1, 32735

]]></Node>
<StgValue><ssdm name="tmp_110_1"/></StgValue>
</operation>

<operation id="400" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="53" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:174  %phitmp49_1 = call i16 @_ssdm_op_PartSelect.i16.i53.i32.i32(i53 %p_Val2_82_1, i32 30, i32 45)

]]></Node>
<StgValue><ssdm name="phitmp49_1"/></StgValue>
</operation>

<operation id="401" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:175  %sel_tmp9 = xor i1 %tmp_96, true

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="402" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:176  %sel_tmp3 = and i1 %tmp_110_1, %sel_tmp9

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="403" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:177  %sel_tmp8_cast = select i1 %sel_tmp3, i16 8183, i16 0

]]></Node>
<StgValue><ssdm name="sel_tmp8_cast"/></StgValue>
</operation>

<operation id="404" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:178  %tmp_97 = or i1 %sel_tmp3, %tmp_96

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="405" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:179  %p_Val2_83_1 = select i1 %tmp_97, i16 %sel_tmp8_cast, i16 %phitmp49_1

]]></Node>
<StgValue><ssdm name="p_Val2_83_1"/></StgValue>
</operation>

<operation id="406" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="51" op_0_bw="49">
<![CDATA[
_ifconv1:187  %tmp_10646_2_cast = zext i49 %p_Val2_81_2 to i51

]]></Node>
<StgValue><ssdm name="tmp_10646_2_cast"/></StgValue>
</operation>

<operation id="407" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ifconv1:189  %p_Val2_82_2 = add i51 %tmp_10646_2_cast, %tmp_93_cast_cast1

]]></Node>
<StgValue><ssdm name="p_Val2_82_2"/></StgValue>
</operation>

<operation id="408" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ifconv1:190  %p_Val2_82_2_cast = add i47 %tmp_89, %tmp_98

]]></Node>
<StgValue><ssdm name="p_Val2_82_2_cast"/></StgValue>
</operation>

<operation id="409" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="19" op_0_bw="19" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:191  %tmp_108_2 = call i19 @_ssdm_op_PartSelect.i19.i47.i32.i32(i47 %p_Val2_82_2_cast, i32 28, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_108_2"/></StgValue>
</operation>

<operation id="410" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="47" op_2_bw="32">
<![CDATA[
_ifconv1:192  %tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %p_Val2_82_2_cast, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="411" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:193  %tmp_110_2 = icmp sgt i19 %tmp_108_2, 32735

]]></Node>
<StgValue><ssdm name="tmp_110_2"/></StgValue>
</operation>

<operation id="412" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:194  %phitmp49_2 = call i16 @_ssdm_op_PartSelect.i16.i51.i32.i32(i51 %p_Val2_82_2, i32 30, i32 45)

]]></Node>
<StgValue><ssdm name="phitmp49_2"/></StgValue>
</operation>

<operation id="413" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:195  %sel_tmp5 = xor i1 %tmp_99, true

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="414" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:196  %sel_tmp8 = and i1 %tmp_110_2, %sel_tmp5

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="415" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:197  %sel_tmp12_cast = select i1 %sel_tmp8, i16 8183, i16 0

]]></Node>
<StgValue><ssdm name="sel_tmp12_cast"/></StgValue>
</operation>

<operation id="416" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:198  %tmp_100 = or i1 %sel_tmp8, %tmp_99

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="417" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:199  %p_Val2_83_2 = select i1 %tmp_100, i16 %sel_tmp12_cast, i16 %phitmp49_2

]]></Node>
<StgValue><ssdm name="p_Val2_83_2"/></StgValue>
</operation>

<operation id="418" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="50" op_0_bw="49">
<![CDATA[
_ifconv1:209  %p_Val2_81_3_cast = sext i49 %p_Val2_81_3 to i50

]]></Node>
<StgValue><ssdm name="p_Val2_81_3_cast"/></StgValue>
</operation>

<operation id="419" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="52" op_0_bw="50">
<![CDATA[
_ifconv1:210  %tmp_10646_3_cast = zext i50 %p_Val2_81_3_cast to i52

]]></Node>
<StgValue><ssdm name="tmp_10646_3_cast"/></StgValue>
</operation>

<operation id="420" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv1:212  %p_Val2_82_3 = add i52 %tmp_10646_3_cast, %tmp_93_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_82_3"/></StgValue>
</operation>

<operation id="421" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ifconv1:213  %p_Val2_82_3_cast = add i47 %tmp_89, %tmp_101

]]></Node>
<StgValue><ssdm name="p_Val2_82_3_cast"/></StgValue>
</operation>

<operation id="422" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="19" op_0_bw="19" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:214  %tmp_108_3 = call i19 @_ssdm_op_PartSelect.i19.i47.i32.i32(i47 %p_Val2_82_3_cast, i32 28, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_108_3"/></StgValue>
</operation>

<operation id="423" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="47" op_2_bw="32">
<![CDATA[
_ifconv1:215  %tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %p_Val2_82_3_cast, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="424" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:216  %tmp_110_3 = icmp sgt i19 %tmp_108_3, 32735

]]></Node>
<StgValue><ssdm name="tmp_110_3"/></StgValue>
</operation>

<operation id="425" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="16" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:217  %phitmp49_3 = call i16 @_ssdm_op_PartSelect.i16.i52.i32.i32(i52 %p_Val2_82_3, i32 30, i32 45)

]]></Node>
<StgValue><ssdm name="phitmp49_3"/></StgValue>
</operation>

<operation id="426" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:218  %sel_tmp10 = xor i1 %tmp_102, true

]]></Node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="427" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:219  %sel_tmp11 = and i1 %tmp_110_3, %sel_tmp10

]]></Node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="428" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:220  %sel_tmp15_cast = select i1 %sel_tmp11, i16 8183, i16 0

]]></Node>
<StgValue><ssdm name="sel_tmp15_cast"/></StgValue>
</operation>

<operation id="429" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:221  %tmp_103 = or i1 %sel_tmp11, %tmp_102

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="430" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:222  %p_Val2_83_3 = select i1 %tmp_103, i16 %sel_tmp15_cast, i16 %phitmp49_3

]]></Node>
<StgValue><ssdm name="p_Val2_83_3"/></StgValue>
</operation>

<operation id="431" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="49" op_0_bw="34">
<![CDATA[
_ifconv1:228  %OP1_V_17_4_cast = sext i34 %r_V_2_4 to i49

]]></Node>
<StgValue><ssdm name="OP1_V_17_4_cast"/></StgValue>
</operation>

<operation id="432" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ifconv1:229  %p_Val2_81_4 = mul i49 10813, %OP1_V_17_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_81_4"/></StgValue>
</operation>

<operation id="433" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="47" op_0_bw="49">
<![CDATA[
_ifconv1:231  %tmp_104 = trunc i49 %p_Val2_81_4 to i47

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="434" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="49" op_0_bw="34">
<![CDATA[
_ifconv1:248  %OP1_V_17_5_cast_cast = sext i34 %r_V_2_5 to i49

]]></Node>
<StgValue><ssdm name="OP1_V_17_5_cast_cast"/></StgValue>
</operation>

<operation id="435" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ifconv1:249  %p_Val2_81_5 = mul i49 10813, %OP1_V_17_5_cast_cast

]]></Node>
<StgValue><ssdm name="p_Val2_81_5"/></StgValue>
</operation>

<operation id="436" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="47" op_0_bw="49">
<![CDATA[
_ifconv1:252  %tmp_108 = trunc i49 %p_Val2_81_5 to i47

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="437" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="49" op_0_bw="34">
<![CDATA[
_ifconv1:269  %OP1_V_17_6_cast = sext i34 %addconv4 to i49

]]></Node>
<StgValue><ssdm name="OP1_V_17_6_cast"/></StgValue>
</operation>

<operation id="438" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ifconv1:270  %p_Val2_81_6 = mul i49 10813, %OP1_V_17_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_81_6"/></StgValue>
</operation>

<operation id="439" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="47" op_0_bw="49">
<![CDATA[
_ifconv1:272  %tmp_112 = trunc i49 %p_Val2_81_6 to i47

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="440" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="49" op_0_bw="34">
<![CDATA[
_ifconv1:289  %OP1_V_17_7_cast = sext i34 %r_V_2_7 to i49

]]></Node>
<StgValue><ssdm name="OP1_V_17_7_cast"/></StgValue>
</operation>

<operation id="441" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ifconv1:290  %p_Val2_81_7 = mul i49 10813, %OP1_V_17_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_81_7"/></StgValue>
</operation>

<operation id="442" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="47" op_0_bw="49">
<![CDATA[
_ifconv1:292  %tmp_114 = trunc i49 %p_Val2_81_7 to i47

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="443" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
_ifconv1:157  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_54, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="16">
<![CDATA[
_ifconv1:158  %tmp_94 = sext i16 %p_Val2_54 to i32

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="445" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:159  %test_V_addr_6 = getelementptr [4096 x i32]* %test_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="test_V_addr_6"/></StgValue>
</operation>

<operation id="446" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv1:160  store i32 %tmp_94, i32* %test_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="51" op_0_bw="49">
<![CDATA[
_ifconv1:230  %tmp_10646_4_cast = zext i49 %p_Val2_81_4 to i51

]]></Node>
<StgValue><ssdm name="tmp_10646_4_cast"/></StgValue>
</operation>

<operation id="448" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ifconv1:232  %p_Val2_82_4 = add i51 %tmp_10646_4_cast, %tmp_93_cast_cast1

]]></Node>
<StgValue><ssdm name="p_Val2_82_4"/></StgValue>
</operation>

<operation id="449" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ifconv1:233  %p_Val2_82_4_cast = add i47 %tmp_89, %tmp_104

]]></Node>
<StgValue><ssdm name="p_Val2_82_4_cast"/></StgValue>
</operation>

<operation id="450" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="19" op_0_bw="19" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:234  %tmp_108_4 = call i19 @_ssdm_op_PartSelect.i19.i47.i32.i32(i47 %p_Val2_82_4_cast, i32 28, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_108_4"/></StgValue>
</operation>

<operation id="451" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="47" op_2_bw="32">
<![CDATA[
_ifconv1:235  %tmp_106 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %p_Val2_82_4_cast, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="452" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:236  %tmp_110_4 = icmp sgt i19 %tmp_108_4, 32735

]]></Node>
<StgValue><ssdm name="tmp_110_4"/></StgValue>
</operation>

<operation id="453" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="16" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:237  %phitmp49_4 = call i16 @_ssdm_op_PartSelect.i16.i51.i32.i32(i51 %p_Val2_82_4, i32 30, i32 45)

]]></Node>
<StgValue><ssdm name="phitmp49_4"/></StgValue>
</operation>

<operation id="454" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:238  %sel_tmp12 = xor i1 %tmp_106, true

]]></Node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="455" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:239  %sel_tmp13 = and i1 %tmp_110_4, %sel_tmp12

]]></Node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="456" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:240  %sel_tmp18_cast = select i1 %sel_tmp13, i16 8183, i16 0

]]></Node>
<StgValue><ssdm name="sel_tmp18_cast"/></StgValue>
</operation>

<operation id="457" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:241  %tmp_105 = or i1 %sel_tmp13, %tmp_106

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="458" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:242  %p_Val2_83_4 = select i1 %tmp_105, i16 %sel_tmp18_cast, i16 %phitmp49_4

]]></Node>
<StgValue><ssdm name="p_Val2_83_4"/></StgValue>
</operation>

<operation id="459" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="51" op_0_bw="49">
<![CDATA[
_ifconv1:250  %p_Val2_81_5_cast = sext i49 %p_Val2_81_5 to i51

]]></Node>
<StgValue><ssdm name="p_Val2_81_5_cast"/></StgValue>
</operation>

<operation id="460" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="53" op_0_bw="51">
<![CDATA[
_ifconv1:251  %tmp_10646_5_cast = zext i51 %p_Val2_81_5_cast to i53

]]></Node>
<StgValue><ssdm name="tmp_10646_5_cast"/></StgValue>
</operation>

<operation id="461" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
_ifconv1:253  %p_Val2_82_5 = add i53 %tmp_10646_5_cast, %tmp_93_cast_cast2

]]></Node>
<StgValue><ssdm name="p_Val2_82_5"/></StgValue>
</operation>

<operation id="462" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ifconv1:254  %p_Val2_82_5_cast = add i47 %tmp_89, %tmp_108

]]></Node>
<StgValue><ssdm name="p_Val2_82_5_cast"/></StgValue>
</operation>

<operation id="463" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="19" op_0_bw="19" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:255  %tmp_108_5 = call i19 @_ssdm_op_PartSelect.i19.i47.i32.i32(i47 %p_Val2_82_5_cast, i32 28, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_108_5"/></StgValue>
</operation>

<operation id="464" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="47" op_2_bw="32">
<![CDATA[
_ifconv1:256  %tmp_110 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %p_Val2_82_5_cast, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="465" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:257  %tmp_110_5 = icmp sgt i19 %tmp_108_5, 32735

]]></Node>
<StgValue><ssdm name="tmp_110_5"/></StgValue>
</operation>

<operation id="466" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="16" op_1_bw="53" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:258  %phitmp49_5 = call i16 @_ssdm_op_PartSelect.i16.i53.i32.i32(i53 %p_Val2_82_5, i32 30, i32 45)

]]></Node>
<StgValue><ssdm name="phitmp49_5"/></StgValue>
</operation>

<operation id="467" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:259  %sel_tmp14 = xor i1 %tmp_110, true

]]></Node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="468" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:260  %sel_tmp15 = and i1 %tmp_110_5, %sel_tmp14

]]></Node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="469" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:261  %sel_tmp21_cast = select i1 %sel_tmp15, i16 8183, i16 0

]]></Node>
<StgValue><ssdm name="sel_tmp21_cast"/></StgValue>
</operation>

<operation id="470" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:262  %tmp_107 = or i1 %sel_tmp15, %tmp_110

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="471" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:263  %p_Val2_83_5 = select i1 %tmp_107, i16 %sel_tmp21_cast, i16 %phitmp49_5

]]></Node>
<StgValue><ssdm name="p_Val2_83_5"/></StgValue>
</operation>

<operation id="472" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="51" op_0_bw="49">
<![CDATA[
_ifconv1:271  %tmp_10646_6_cast = zext i49 %p_Val2_81_6 to i51

]]></Node>
<StgValue><ssdm name="tmp_10646_6_cast"/></StgValue>
</operation>

<operation id="473" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ifconv1:273  %p_Val2_82_6 = add i51 %tmp_10646_6_cast, %tmp_93_cast_cast1

]]></Node>
<StgValue><ssdm name="p_Val2_82_6"/></StgValue>
</operation>

<operation id="474" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ifconv1:274  %p_Val2_82_6_cast = add i47 %tmp_89, %tmp_112

]]></Node>
<StgValue><ssdm name="p_Val2_82_6_cast"/></StgValue>
</operation>

<operation id="475" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="19" op_0_bw="19" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:275  %tmp_108_6 = call i19 @_ssdm_op_PartSelect.i19.i47.i32.i32(i47 %p_Val2_82_6_cast, i32 28, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_108_6"/></StgValue>
</operation>

<operation id="476" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="47" op_2_bw="32">
<![CDATA[
_ifconv1:276  %tmp_113 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %p_Val2_82_6_cast, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="477" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:277  %tmp_110_6 = icmp sgt i19 %tmp_108_6, 32735

]]></Node>
<StgValue><ssdm name="tmp_110_6"/></StgValue>
</operation>

<operation id="478" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="16" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:278  %phitmp49_6 = call i16 @_ssdm_op_PartSelect.i16.i51.i32.i32(i51 %p_Val2_82_6, i32 30, i32 45)

]]></Node>
<StgValue><ssdm name="phitmp49_6"/></StgValue>
</operation>

<operation id="479" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:279  %sel_tmp16 = xor i1 %tmp_113, true

]]></Node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>

<operation id="480" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:280  %sel_tmp17 = and i1 %tmp_110_6, %sel_tmp16

]]></Node>
<StgValue><ssdm name="sel_tmp17"/></StgValue>
</operation>

<operation id="481" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:281  %sel_tmp24_cast = select i1 %sel_tmp17, i16 8183, i16 0

]]></Node>
<StgValue><ssdm name="sel_tmp24_cast"/></StgValue>
</operation>

<operation id="482" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:282  %tmp_109 = or i1 %sel_tmp17, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="483" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:283  %p_Val2_83_6 = select i1 %tmp_109, i16 %sel_tmp24_cast, i16 %phitmp49_6

]]></Node>
<StgValue><ssdm name="p_Val2_83_6"/></StgValue>
</operation>

<operation id="484" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="51" op_0_bw="49">
<![CDATA[
_ifconv1:291  %tmp_10646_7_cast = zext i49 %p_Val2_81_7 to i51

]]></Node>
<StgValue><ssdm name="tmp_10646_7_cast"/></StgValue>
</operation>

<operation id="485" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ifconv1:293  %p_Val2_82_7 = add i51 %tmp_10646_7_cast, %tmp_93_cast_cast1

]]></Node>
<StgValue><ssdm name="p_Val2_82_7"/></StgValue>
</operation>

<operation id="486" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ifconv1:294  %p_Val2_82_7_cast = add i47 %tmp_89, %tmp_114

]]></Node>
<StgValue><ssdm name="p_Val2_82_7_cast"/></StgValue>
</operation>

<operation id="487" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="19" op_0_bw="19" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:295  %tmp_108_7 = call i19 @_ssdm_op_PartSelect.i19.i47.i32.i32(i47 %p_Val2_82_7_cast, i32 28, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_108_7"/></StgValue>
</operation>

<operation id="488" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="47" op_2_bw="32">
<![CDATA[
_ifconv1:296  %tmp_115 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %p_Val2_82_7_cast, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="489" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:297  %tmp_110_7 = icmp sgt i19 %tmp_108_7, 32735

]]></Node>
<StgValue><ssdm name="tmp_110_7"/></StgValue>
</operation>

<operation id="490" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="16" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:298  %phitmp49_7 = call i16 @_ssdm_op_PartSelect.i16.i51.i32.i32(i51 %p_Val2_82_7, i32 30, i32 45)

]]></Node>
<StgValue><ssdm name="phitmp49_7"/></StgValue>
</operation>

<operation id="491" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:299  %sel_tmp18 = xor i1 %tmp_115, true

]]></Node>
<StgValue><ssdm name="sel_tmp18"/></StgValue>
</operation>

<operation id="492" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:300  %sel_tmp19 = and i1 %tmp_110_7, %sel_tmp18

]]></Node>
<StgValue><ssdm name="sel_tmp19"/></StgValue>
</operation>

<operation id="493" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:301  %sel_tmp27_cast = select i1 %sel_tmp19, i16 8183, i16 0

]]></Node>
<StgValue><ssdm name="sel_tmp27_cast"/></StgValue>
</operation>

<operation id="494" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:302  %tmp_111 = or i1 %sel_tmp19, %tmp_115

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="495" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:303  %p_Val2_83_7 = select i1 %tmp_111, i16 %sel_tmp27_cast, i16 %phitmp49_7

]]></Node>
<StgValue><ssdm name="p_Val2_83_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="496" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv1:160  store i32 %tmp_94, i32* %test_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
_ifconv1:180  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_83_1, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="16">
<![CDATA[
_ifconv1:181  %tmp_114_1 = sext i16 %p_Val2_83_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_114_1"/></StgValue>
</operation>

<operation id="499" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:182  %test_V_addr_7 = getelementptr [4096 x i32]* %test_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="test_V_addr_7"/></StgValue>
</operation>

<operation id="500" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv1:183  store i32 %tmp_114_1, i32* %test_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="501" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv1:183  store i32 %tmp_114_1, i32* %test_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
_ifconv1:200  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_83_2, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="503" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="16">
<![CDATA[
_ifconv1:201  %tmp_114_2 = sext i16 %p_Val2_83_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_114_2"/></StgValue>
</operation>

<operation id="504" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:202  %test_V_addr_8 = getelementptr [4096 x i32]* %test_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="test_V_addr_8"/></StgValue>
</operation>

<operation id="505" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv1:203  store i32 %tmp_114_2, i32* %test_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="506" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv1:203  store i32 %tmp_114_2, i32* %test_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="507" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
_ifconv1:223  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_83_3, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="16">
<![CDATA[
_ifconv1:224  %tmp_114_3 = sext i16 %p_Val2_83_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_114_3"/></StgValue>
</operation>

<operation id="509" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:225  %test_V_addr_9 = getelementptr [4096 x i32]* %test_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="test_V_addr_9"/></StgValue>
</operation>

<operation id="510" st_id="18" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv1:226  store i32 %tmp_114_3, i32* %test_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="511" st_id="19" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv1:226  store i32 %tmp_114_3, i32* %test_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="512" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
_ifconv1:243  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_83_4, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="513" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="16">
<![CDATA[
_ifconv1:244  %tmp_114_4 = sext i16 %p_Val2_83_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_114_4"/></StgValue>
</operation>

<operation id="514" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:245  %test_V_addr_10 = getelementptr [4096 x i32]* %test_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="test_V_addr_10"/></StgValue>
</operation>

<operation id="515" st_id="19" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv1:246  store i32 %tmp_114_4, i32* %test_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="516" st_id="20" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv1:246  store i32 %tmp_114_4, i32* %test_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="517" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
_ifconv1:264  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_83_5, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="16">
<![CDATA[
_ifconv1:265  %tmp_114_5 = sext i16 %p_Val2_83_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_114_5"/></StgValue>
</operation>

<operation id="519" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:266  %test_V_addr_11 = getelementptr [4096 x i32]* %test_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="test_V_addr_11"/></StgValue>
</operation>

<operation id="520" st_id="20" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv1:267  store i32 %tmp_114_5, i32* %test_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="521" st_id="21" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv1:267  store i32 %tmp_114_5, i32* %test_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
_ifconv1:284  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_83_6, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="523" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="16">
<![CDATA[
_ifconv1:285  %tmp_114_6 = sext i16 %p_Val2_83_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_114_6"/></StgValue>
</operation>

<operation id="524" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:286  %test_V_addr_12 = getelementptr [4096 x i32]* %test_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="test_V_addr_12"/></StgValue>
</operation>

<operation id="525" st_id="21" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv1:287  store i32 %tmp_114_6, i32* %test_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="526" st_id="22" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv1:287  store i32 %tmp_114_6, i32* %test_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="527" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
_ifconv1:304  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_83_7, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="528" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="16">
<![CDATA[
_ifconv1:306  %tmp_114_7 = sext i16 %p_Val2_83_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_114_7"/></StgValue>
</operation>

<operation id="529" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:307  %test_V_addr_13 = getelementptr [4096 x i32]* %test_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="test_V_addr_13"/></StgValue>
</operation>

<operation id="530" st_id="22" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv1:308  store i32 %tmp_114_7, i32* %test_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="531" st_id="23" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv1:305  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>

<operation id="532" st_id="23" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ifconv1:308  store i32 %tmp_114_7, i32* %test_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="533" st_id="24" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv1:305  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="534" st_id="25" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv1:305  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="535" st_id="26" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv1:305  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="536" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl_ifconv:0  call void (...)* @_ssdm_op_SpecBitsMap([6 x i16]* %cmdIn_V), !map !106

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl_ifconv:1  call void (...)* @_ssdm_op_SpecBitsMap([6 x i16]* %measured_V), !map !112

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl_ifconv:2  call void (...)* @_ssdm_op_SpecBitsMap([6 x i32]* %kp_V), !map !116

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl_ifconv:3  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %kd_V), !map !120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl_ifconv:4  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %ki_V), !map !126

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="541" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl_ifconv:5  call void (...)* @_ssdm_op_SpecBitsMap(i16* %OUT_r), !map !130

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="542" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl_ifconv:6  call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %test_V), !map !136

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl_ifconv:11  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @pid_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="544" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
codeRepl_ifconv:12  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="545" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl_ifconv:13  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl_ifconv:14  call void (...)* @_ssdm_op_SpecMemCore([6 x i16]* %cmdIn_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="547" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl_ifconv:15  call void (...)* @_ssdm_op_SpecInterface([6 x i16]* %cmdIn_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="548" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl_ifconv:16  call void (...)* @_ssdm_op_SpecMemCore([6 x i16]* %measured_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="549" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl_ifconv:17  call void (...)* @_ssdm_op_SpecInterface([6 x i16]* %measured_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="550" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl_ifconv:18  call void (...)* @_ssdm_op_SpecMemCore([6 x i32]* %kp_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl_ifconv:19  call void (...)* @_ssdm_op_SpecInterface([6 x i32]* %kp_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="552" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl_ifconv:20  call void (...)* @_ssdm_op_SpecMemCore([4 x i32]* %kd_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl_ifconv:21  call void (...)* @_ssdm_op_SpecInterface([4 x i32]* %kd_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="554" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl_ifconv:22  call void (...)* @_ssdm_op_SpecMemCore([4 x i32]* %ki_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl_ifconv:23  call void (...)* @_ssdm_op_SpecInterface([4 x i32]* %ki_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="556" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl_ifconv:24  call void (...)* @_ssdm_op_SpecInterface(i16* %OUT_r, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [4 x i8]* @p_str5, [4 x i8]* @p_str6, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="557" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl_ifconv:25  call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %test_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str7, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="558" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl_ifconv:26  call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %test_V, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="27" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ifconv1:305  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>

<operation id="560" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0">
<![CDATA[
_ifconv1:309  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
