{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 1,
    "design__inferred_latch__count": 0,
    "design__instance__count": 44222,
    "design__instance__area": 291722,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 18,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 51,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 9,
    "power__internal__total": 0.0600140281021595,
    "power__switching__total": 0.09188929200172424,
    "power__leakage__total": 3.369470107372763e-07,
    "power__total": 0.1519036591053009,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.231401,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.231401,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.348278,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 12.761841,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.348278,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 12.761841,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count": 1247,
    "design__max_fanout_violation__count": 51,
    "design__max_cap_violation__count": 16,
    "clock__skew__worst_hold": -0.151351,
    "clock__skew__worst_setup": -0.412072,
    "timing__hold__ws": 0.126588,
    "timing__setup__ws": 1.005569,
    "timing__hold__tns": 0,
    "timing__setup__tns": 0,
    "timing__hold__wns": 0,
    "timing__setup__wns": 0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.126588,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": 1.005569,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 831.75 842.47",
    "design__core__bbox": "5.52 10.88 826.16 829.6",
    "design__io": 40,
    "design__die__area": 700724,
    "design__core__area": 671874,
    "design__instance__count__stdcell": 44222,
    "design__instance__area__stdcell": 291722,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.434192,
    "design__instance__utilization__stdcell": 0.434192,
    "design__power_grid_violation__count__net:VGND": 0,
    "design__power_grid_violation__count__net:VPWR": 0,
    "design__power_grid_violation__count": 0,
    "floorplan__design__io": 38,
    "design__io__hpwl": 11039155,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 1143660,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 163,
    "antenna__violating__nets": 35,
    "antenna__violating__pins": 45,
    "route__antenna_violation__count": 35,
    "route__net": 34700,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 21230,
    "route__wirelength__iter:1": 1239255,
    "route__drc_errors__iter:2": 13042,
    "route__wirelength__iter:2": 1233678,
    "route__drc_errors__iter:3": 12198,
    "route__wirelength__iter:3": 1231817,
    "route__drc_errors__iter:4": 1672,
    "route__wirelength__iter:4": 1231554,
    "route__drc_errors__iter:5": 125,
    "route__wirelength__iter:5": 1231477,
    "route__drc_errors__iter:6": 1,
    "route__wirelength__iter:6": 1231439,
    "route__drc_errors__iter:7": 0,
    "route__wirelength__iter:7": 1231438,
    "route__drc_errors": 0,
    "route__wirelength": 1231438,
    "route__vias": 231026,
    "route__vias__singlecut": 231026,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 1462.95,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 907,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 51,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 9,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.399533,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.399533,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.903019,
    "timing__setup__ws__corner:nom_ss_100C_1v60": 1.623731,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.903019,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 1.623731,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 51,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 10,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.158269,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.158269,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.132339,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 17.302143,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.132339,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 17.302143,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 5,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 51,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 4,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.222253,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.222253,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.339396,
    "timing__setup__ws__corner:min_tt_025C_1v80": 13.091835,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.339396,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 13.091835,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 528,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 51,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 4,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.383603,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.383603,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.888262,
    "timing__setup__ws__corner:min_ss_100C_1v60": 2.232103,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.888262,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.232103,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 51,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 4,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.151351,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.151351,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.126588,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 17.519001,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.126588,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 17.519001,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 29,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 51,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 15,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.238682,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.238682,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.359338,
    "timing__setup__ws__corner:max_tt_025C_1v80": 12.435352,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.359338,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 12.435352,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 1247,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 51,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 16,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.412072,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.412072,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.920908,
    "timing__setup__ws__corner:max_ss_100C_1v60": 1.005569,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0,
    "timing__setup__tns__corner:max_ss_100C_1v60": 0,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0,
    "timing__setup__wns__corner:max_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.920908,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 1.005569,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 51,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 15,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.164354,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.164354,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.135482,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 17.088364,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.135482,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 17.088364,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 0,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.7857,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000675608,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.0143026,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.0134421,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000671765,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.0134421,
    "ir__voltage__worst": 1.79,
    "ir__drop__avg": 0.000676,
    "ir__drop__worst": 0.0143,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}