#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Apr  3 12:46:22 2018
# Process ID: 1404
# Current directory: C:/ass1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7644 C:\ass1\reaction_timer_kai.xpr
# Log file: C:/ass1/vivado.log
# Journal file: C:/ass1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/ass1/reaction_timer_kai.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ass1/reaction_timer_kai.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_reactTimerResultCore' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ass1/reaction_timer_kai.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_reactTimerResultCore_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ass1/reaction_timer_kai.srcs/sources_1/new/globalConstants.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ass1/reaction_timer_kai.srcs/sources_1/new/actionRetarder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module actionRetarder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ass1/reaction_timer_kai.srcs/sources_1/new/clockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ass1/reaction_timer_kai.srcs/sources_1/new/decimalToBcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decimalToBcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ass1/reaction_timer_kai.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ass1/reaction_timer_kai.srcs/sources_1/new/reactTimerResultCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reactTimerResultCore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ass1/reaction_timer_kai.srcs/sim_1/new/TB_reactTimerResultCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_reactTimerResultCore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ass1/reaction_timer_kai.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e609298df5ea4102b14d44dd65151b29 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_reactTimerResultCore_behav xil_defaultlib.TB_reactTimerResultCore xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.decimalToBcd
Compiling module xil_defaultlib.clockDivider(THRESHOLD=4)
Compiling module xil_defaultlib.actionRetarder
Compiling module xil_defaultlib.reactTimerResultCore(BEST_FLASH_...
Compiling module xil_defaultlib.TB_reactTimerResultCore
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_reactTimerResultCore_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ass1/reaction_timer_kai.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_reactTimerResultCore_behav -key {Behavioral:sim_1:Functional:TB_reactTimerResultCore} -tclbatch {TB_reactTimerResultCore.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source TB_reactTimerResultCore.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 90us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_reactTimerResultCore_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 90us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 833.602 ; gain = 0.000
add_wave {{/TB_reactTimerResultCore/UUT/resultLevelR}} {{/TB_reactTimerResultCore/UUT/resultLevelG}} {{/TB_reactTimerResultCore/UUT/resultLevelB}} {{/TB_reactTimerResultCore/UUT/resultLevel}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ass1/reaction_timer_kai.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_reactTimerResultCore' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ass1/reaction_timer_kai.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_reactTimerResultCore_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ass1/reaction_timer_kai.srcs/sources_1/new/globalConstants.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ass1/reaction_timer_kai.srcs/sources_1/new/actionRetarder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module actionRetarder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ass1/reaction_timer_kai.srcs/sources_1/new/clockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ass1/reaction_timer_kai.srcs/sources_1/new/decimalToBcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decimalToBcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ass1/reaction_timer_kai.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ass1/reaction_timer_kai.srcs/sources_1/new/reactTimerResultCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reactTimerResultCore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ass1/reaction_timer_kai.srcs/sim_1/new/TB_reactTimerResultCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_reactTimerResultCore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ass1/reaction_timer_kai.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e609298df5ea4102b14d44dd65151b29 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_reactTimerResultCore_behav xil_defaultlib.TB_reactTimerResultCore xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.decimalToBcd
Compiling module xil_defaultlib.clockDivider(THRESHOLD=4)
Compiling module xil_defaultlib.actionRetarder
Compiling module xil_defaultlib.reactTimerResultCore(BEST_FLASH_...
Compiling module xil_defaultlib.TB_reactTimerResultCore
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_reactTimerResultCore_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ass1/reaction_timer_kai.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_reactTimerResultCore_behav -key {Behavioral:sim_1:Functional:TB_reactTimerResultCore} -tclbatch {TB_reactTimerResultCore.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source TB_reactTimerResultCore.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 90us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_reactTimerResultCore_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 90us
add_wave {{/TB_reactTimerResultCore/UUT/resultLevelR}} {{/TB_reactTimerResultCore/UUT/resultLevelG}} {{/TB_reactTimerResultCore/UUT/resultLevelB}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ass1/reaction_timer_kai.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_reactTimerResultCore' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ass1/reaction_timer_kai.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_reactTimerResultCore_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ass1/reaction_timer_kai.srcs/sources_1/new/globalConstants.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ass1/reaction_timer_kai.srcs/sources_1/new/PwmModem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PwmModem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ass1/reaction_timer_kai.srcs/sources_1/new/actionRetarder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module actionRetarder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ass1/reaction_timer_kai.srcs/sources_1/new/clockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ass1/reaction_timer_kai.srcs/sources_1/new/decimalToBcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decimalToBcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ass1/reaction_timer_kai.srcs/sources_1/new/edgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ass1/reaction_timer_kai.srcs/sources_1/new/reactTimerResultCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reactTimerResultCore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ass1/reaction_timer_kai.srcs/sim_1/new/TB_reactTimerResultCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_reactTimerResultCore
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ass1/reaction_timer_kai.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e609298df5ea4102b14d44dd65151b29 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_reactTimerResultCore_behav xil_defaultlib.TB_reactTimerResultCore xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PwmModem(COUNTER_DELAY=8'b0)
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.decimalToBcd
Compiling module xil_defaultlib.clockDivider(THRESHOLD=4)
Compiling module xil_defaultlib.actionRetarder
Compiling module xil_defaultlib.reactTimerResultCore(BEST_FLASH_...
Compiling module xil_defaultlib.TB_reactTimerResultCore
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_reactTimerResultCore_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ass1/reaction_timer_kai.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_reactTimerResultCore_behav -key {Behavioral:sim_1:Functional:TB_reactTimerResultCore} -tclbatch {TB_reactTimerResultCore.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source TB_reactTimerResultCore.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 90us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_reactTimerResultCore_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 90us
add_wave {{/TB_reactTimerResultCore/UUT/out_resultLevelRPwm}} {{/TB_reactTimerResultCore/UUT/out_resultLevelGPwm}} {{/TB_reactTimerResultCore/UUT/out_resultLevelBPwm}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr  3 13:09:59 2018] Launched synth_1...
Run output will be captured here: C:/ass1/reaction_timer_kai.runs/synth_1/runme.log
[Tue Apr  3 13:09:59 2018] Launched impl_1...
Run output will be captured here: C:/ass1/reaction_timer_kai.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6E60AA
set_property PROGRAM.FILE {C:/ass1/reaction_timer_kai.runs/impl_1/TOP_reactionTimer.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/ass1/reaction_timer_kai.runs/impl_1/TOP_reactionTimer.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr  3 13:14:15 2018...
