#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat May 18 18:26:22 2024
# Process ID: 20320
# Current directory: D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent38688 D:\phd\FPGA\FPGA\FPGA_P\2_eth\38_mdio_rw_test\prj\mdio_rw_test.xpr
# Log file: D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/prj/vivado.log
# Journal file: D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/prj/mdio_rw_test.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Admin/Desktop/wang/7020/25_mdio_rw_test/prj' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirModelSim has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirQuesta has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirIES has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirXcelium has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirVCS has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirRiviera has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirActiveHdl has no valid value
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/prj/mdio_rw_test.gen/sources_1', nor could it be found using path 'C:/Users/Admin/Desktop/wang/7020/25_mdio_rw_test/prj/mdio_rw_test.gen/sources_1'.
WARNING: [Project 1-231] Project 'mdio_rw_test.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/phd/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
save_project_as mdio_rw_test D:/phd/FPGA/FPGA/FPGA_P/2_eth/38_mdio_rw_test/prj/prj_learn -force
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 18 18:28:44 2024...
