 Timing Path to i_0_1_184/B2 
  
 Path Start Point : enable 
 Path End Point   : i_0_1_184 (AOI21_X1) 
                       (falling gating latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    enable                      Rise  0.2000 0.0000 0.1000 0.243275   0.699202 0.942477          1       100      c             | 
|    CLOCK_slh__c759/A CLKBUF_X1 Rise  0.2000 0.0000 0.1000            0.77983                                                   | 
|    CLOCK_slh__c759/Z CLKBUF_X1 Rise  0.2620 0.0620 0.0180 4.59302    0.699202 5.29222           1       100                    | 
|    CLOCK_slh__c763/A CLKBUF_X1 Rise  0.2620 0.0000 0.0180            0.77983                                                   | 
|    CLOCK_slh__c763/Z CLKBUF_X1 Rise  0.2920 0.0300 0.0070 0.284343   0.699202 0.983545          1       100                    | 
|    CLOCK_slh__c764/A CLKBUF_X1 Rise  0.2920 0.0000 0.0070            0.77983                                                   | 
|    CLOCK_slh__c764/Z CLKBUF_X1 Rise  0.3320 0.0400 0.0170 5.37198    0.699202 6.07118           1       100                    | 
|    CLOCK_slh__c765/A CLKBUF_X1 Rise  0.3320 0.0000 0.0170            0.77983                                                   | 
|    CLOCK_slh__c765/Z CLKBUF_X1 Rise  0.3620 0.0300 0.0070 0.224347   0.699202 0.923549          1       100                    | 
|    CLOCK_slh__c773/A CLKBUF_X1 Rise  0.3620 0.0000 0.0070            0.77983                                                   | 
|    CLOCK_slh__c773/Z CLKBUF_X1 Rise  0.4030 0.0410 0.0180 5.97932    0.699202 6.67852           1       100                    | 
|    CLOCK_slh__c774/A CLKBUF_X1 Rise  0.4030 0.0000 0.0180            0.77983                                                   | 
|    CLOCK_slh__c774/Z CLKBUF_X1 Rise  0.4450 0.0420 0.0160 4.62269    0.699202 5.32189           1       100                    | 
|    CLOCK_slh__c775/A CLKBUF_X1 Rise  0.4450 0.0000 0.0160            0.77983                                                   | 
|    CLOCK_slh__c775/Z CLKBUF_X1 Rise  0.4750 0.0300 0.0070 0.296876   0.699202 0.996078          1       100                    | 
|    CLOCK_slh__c783/A CLKBUF_X1 Rise  0.4750 0.0000 0.0070            0.77983                                                   | 
|    CLOCK_slh__c783/Z CLKBUF_X1 Rise  0.5160 0.0410 0.0180 5.86742    0.699202 6.56662           1       100                    | 
|    CLOCK_slh__c784/A CLKBUF_X1 Rise  0.5160 0.0000 0.0180            0.77983                                                   | 
|    CLOCK_slh__c784/Z CLKBUF_X1 Rise  0.5590 0.0430 0.0160 4.74039    0.699202 5.43959           1       100                    | 
|    CLOCK_slh__c785/A CLKBUF_X1 Rise  0.5590 0.0000 0.0160            0.77983                                                   | 
|    CLOCK_slh__c785/Z CLKBUF_X1 Rise  0.5880 0.0290 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    CLOCK_slh__c793/A CLKBUF_X1 Rise  0.5880 0.0000 0.0060            0.77983                                                   | 
|    CLOCK_slh__c793/Z CLKBUF_X1 Rise  0.6290 0.0410 0.0180 6.00572    0.699202 6.70492           1       100                    | 
|    CLOCK_slh__c794/A CLKBUF_X1 Rise  0.6290 0.0000 0.0180            0.77983                                                   | 
|    CLOCK_slh__c794/Z CLKBUF_X1 Rise  0.6720 0.0430 0.0160 4.64411    0.699202 5.34331           1       100                    | 
|    CLOCK_slh__c795/A CLKBUF_X1 Rise  0.6720 0.0000 0.0160            0.77983                                                   | 
|    CLOCK_slh__c795/Z CLKBUF_X1 Rise  0.7020 0.0300 0.0070 0.407383   0.699202 1.10659           1       100                    | 
|    CLOCK_slh__c799/A CLKBUF_X1 Rise  0.7020 0.0000 0.0070            0.77983                                                   | 
|    CLOCK_slh__c799/Z CLKBUF_X1 Rise  0.7420 0.0400 0.0180 5.63869    0.699202 6.33789           1       100                    | 
|    CLOCK_slh__c800/A CLKBUF_X1 Rise  0.7420 0.0000 0.0180            0.77983                                                   | 
|    CLOCK_slh__c800/Z CLKBUF_X1 Rise  0.7850 0.0430 0.0160 4.63945    0.699202 5.33865           1       100                    | 
|    CLOCK_slh__c801/A CLKBUF_X1 Rise  0.7850 0.0000 0.0160            0.77983                                                   | 
|    CLOCK_slh__c801/Z CLKBUF_X1 Rise  0.8140 0.0290 0.0060 0.142553   0.699202 0.841755          1       100                    | 
|    CLOCK_slh__c805/A CLKBUF_X1 Rise  0.8140 0.0000 0.0060            0.77983                                                   | 
|    CLOCK_slh__c805/Z CLKBUF_X1 Rise  0.8540 0.0400 0.0170 5.50616    0.699202 6.20536           1       100                    | 
|    CLOCK_slh__c806/A CLKBUF_X1 Rise  0.8540 0.0000 0.0170            0.77983                                                   | 
|    CLOCK_slh__c806/Z CLKBUF_X1 Rise  0.8980 0.0440 0.0170 5.26195    0.699202 5.96115           1       100                    | 
|    CLOCK_slh__c807/A CLKBUF_X1 Rise  0.8980 0.0000 0.0170            0.77983                                                   | 
|    CLOCK_slh__c807/Z CLKBUF_X1 Rise  0.9280 0.0300 0.0060 0.129467   0.699202 0.828669          1       100                    | 
|    CLOCK_slh__c811/A CLKBUF_X1 Rise  0.9280 0.0000 0.0060            0.77983                                                   | 
|    CLOCK_slh__c811/Z CLKBUF_X1 Rise  0.9530 0.0250 0.0070 0.247309   0.699202 0.946512          1       100                    | 
|    CLOCK_slh__c812/A CLKBUF_X1 Rise  0.9530 0.0000 0.0070            0.77983                                                   | 
|    CLOCK_slh__c812/Z CLKBUF_X1 Rise  0.9790 0.0260 0.0070 0.336431   0.699202 1.03563           1       100                    | 
|    CLOCK_slh__c813/A CLKBUF_X1 Rise  0.9790 0.0000 0.0070            0.77983                                                   | 
|    CLOCK_slh__c813/Z CLKBUF_X1 Rise  1.0050 0.0260 0.0070 0.368437   0.699202 1.06764           1       100                    | 
|    sph__c871/A       CLKBUF_X1 Rise  1.0050 0.0000 0.0070            0.77983                                                   | 
|    sph__c871/Z       CLKBUF_X1 Rise  1.0300 0.0250 0.0060 0.193806   0.699202 0.893008          1       100                    | 
|    sph__c872/A       CLKBUF_X1 Rise  1.0300 0.0000 0.0060            0.77983                                                   | 
|    sph__c872/Z       CLKBUF_X1 Rise  1.0650 0.0350 0.0140 3.01938    1.40993  4.4293            1       100                    | 
|    i_0_1_184/B2      AOI21_X1  Rise  1.0650 0.0000 0.0140            1.67685                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to i_0_1_184/B1 


-------------------------------------------------------------------------------------------------------------------------
| Pin             Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    clk                   Fall  1.0000 1.0000 0.1000 10.9494  7.60197 18.5513           2       100      c    K        | 
|    i_0_1_184/B1 AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                    F             | 
-------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.0010 1.0010 | 
| data required time                       |  1.0010        | 
|                                          |                | 
| data arrival time                        |  1.0650        | 
| data required time                       | -1.0010        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0640        | 
-------------------------------------------------------------


 Timing Path to Res_reg[0]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[0] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010 0.0010 0.1000          1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410 0.0400 0.0150 0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050 0.0640 0.0550 31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                      | 
|    B_in_reg[0]/G         DLH_X2   Rise  0.1070 0.0020 0.0550          0.987008                                    F             | 
|    B_in_reg[0]/Q         DLH_X2   Fall  0.1850 0.0780 0.0140 0.271818 5.81013  6.08195           1       100      F             | 
|    drc_ipo_c166/A        BUF_X8   Fall  0.1850 0.0000 0.0140          5.81013                                                   | 
|    drc_ipo_c166/Z        BUF_X8   Fall  0.2180 0.0330 0.0120 40.6077  71.2271  111.835           45      100                    | 
|    i_0_4/B_imm[0]                 Fall  0.2180 0.0000                                                                           | 
|    i_0_4/i_1/A2          NAND2_X1 Fall  0.2230 0.0050 0.0120          1.50228                                                   | 
|    i_0_4/i_1/ZN          NAND2_X1 Rise  0.2420 0.0190 0.0090 0.25724  1.54936  1.8066            1       100                    | 
|    i_0_4/i_0/A           INV_X1   Rise  0.2420 0.0000 0.0090          1.70023                                                   | 
|    i_0_4/i_0/ZN          INV_X1   Fall  0.2600 0.0180 0.0120 4.45828  5.42212  9.8804            4       100                    | 
|    i_0_4/Res_imm[0]               Fall  0.2600 0.0000                                                                           | 
|    i_0_1_0/A2            AND2_X1  Fall  0.2600 0.0000 0.0120          0.894119                                                  | 
|    i_0_1_0/ZN            AND2_X1  Fall  0.2940 0.0340 0.0070 1.8485   0.869621 2.71812           1       100                    | 
|    Res_reg[0]/D          DLH_X1   Fall  0.2940 0.0000 0.0070          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[0]/G 


--------------------------------------------------------------------------------------------------------------------------
| Pin             Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    clk                   Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1 NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[0]/G DLH_X1   Fall  0.1190 0.0090 0.0720          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1190 0.1190 | 
| library hold check                       |  0.0380 0.1570 | 
| data required time                       |  0.1570        | 
|                                          |                | 
| data arrival time                        |  0.2940        | 
| data required time                       | -0.1570        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1370        | 
-------------------------------------------------------------


 Timing Path to Res_reg[1]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[1] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010 0.0010 0.1000          1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410 0.0400 0.0150 0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050 0.0640 0.0550 31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                      | 
|    B_in_reg[0]/G         DLH_X2   Rise  0.1070 0.0020 0.0550          0.987008                                    F             | 
|    B_in_reg[0]/Q         DLH_X2   Rise  0.1780 0.0710 0.0130 0.271818 5.81013  6.08195           1       100      F             | 
|    drc_ipo_c166/A        BUF_X8   Rise  0.1780 0.0000 0.0130          6.58518                                                   | 
|    drc_ipo_c166/Z        BUF_X8   Rise  0.2150 0.0370 0.0320 40.6077  71.2271  111.835           45      100                    | 
|    i_0_4/B_imm[0]                 Rise  0.2150 0.0000                                                                           | 
|    i_0_4/i_1/A2          NAND2_X1 Rise  0.2220 0.0070 0.0320          1.6642                                                    | 
|    i_0_4/i_1/ZN          NAND2_X1 Fall  0.2400 0.0180 0.0090 0.25724  1.54936  1.8066            1       100                    | 
|    i_0_4/i_0/A           INV_X1   Fall  0.2400 0.0000 0.0090          1.54936                                                   | 
|    i_0_4/i_0/ZN          INV_X1   Rise  0.2730 0.0330 0.0250 4.45828  5.42212  9.8804            4       100                    | 
|    i_0_4/Res_imm[0]               Rise  0.2730 0.0000                                                                           | 
|    i_0_5/Res_imm[0]               Rise  0.2730 0.0000                                                                           | 
|    i_0_5/i_0/B2          AOI21_X1 Rise  0.2730 0.0000 0.0250          1.67685                                                   | 
|    i_0_5/i_0/ZN          AOI21_X1 Fall  0.3030 0.0300 0.0130 1.00786  5.67673  6.68459           1       100                    | 
|    i_0_5/p_0[1]                   Fall  0.3030 0.0000                                                                           | 
|    i_0_1_2/A1            AOI22_X4 Fall  0.3030 0.0000 0.0130          5.67673                                                   | 
|    i_0_1_2/ZN            AOI22_X4 Rise  0.3230 0.0200 0.0110 0.274686 2.94332  3.218             1       100                    | 
|    CLOCK_opt_ipo_c571/A  INV_X2   Rise  0.3230 0.0000 0.0110          3.25089                                                   | 
|    CLOCK_opt_ipo_c571/ZN INV_X2   Fall  0.3290 0.0060 0.0040 0.27792  0.869621 1.14754           1       100                    | 
|    Res_reg[1]/D          DLH_X1   Fall  0.3290 0.0000 0.0040          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[1]/G 


--------------------------------------------------------------------------------------------------------------------------
| Pin             Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    clk                   Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1 NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[1]/G DLH_X1   Fall  0.1170 0.0070 0.0720          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1170 0.1170 | 
| library hold check                       |  0.0370 0.1540 | 
| data required time                       |  0.1540        | 
|                                          |                | 
| data arrival time                        |  0.3290        | 
| data required time                       | -0.1540        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1750        | 
-------------------------------------------------------------


 Timing Path to Res_reg[2]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[2] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010 0.0010 0.1000          1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410 0.0400 0.0150 0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050 0.0640 0.0550 31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                      | 
|    B_in_reg[0]/G         DLH_X2   Rise  0.1070 0.0020 0.0550          0.987008                                    F             | 
|    B_in_reg[0]/Q         DLH_X2   Rise  0.1780 0.0710 0.0130 0.271818 5.81013  6.08195           1       100      F             | 
|    drc_ipo_c166/A        BUF_X8   Rise  0.1780 0.0000 0.0130          6.58518                                                   | 
|    drc_ipo_c166/Z        BUF_X8   Rise  0.2150 0.0370 0.0320 40.6077  71.2271  111.835           45      100                    | 
|    i_0_4/B_imm[0]                 Rise  0.2150 0.0000                                                                           | 
|    i_0_4/i_1/A2          NAND2_X1 Rise  0.2220 0.0070 0.0320          1.6642                                                    | 
|    i_0_4/i_1/ZN          NAND2_X1 Fall  0.2400 0.0180 0.0090 0.25724  1.54936  1.8066            1       100                    | 
|    i_0_4/i_0/A           INV_X1   Fall  0.2400 0.0000 0.0090          1.54936                                                   | 
|    i_0_4/i_0/ZN          INV_X1   Rise  0.2730 0.0330 0.0250 4.45828  5.42212  9.8804            4       100                    | 
|    i_0_4/Res_imm[0]               Rise  0.2730 0.0000                                                                           | 
|    i_0_5/Res_imm[0]               Rise  0.2730 0.0000                                                                           | 
|    i_0_5/i_169/A2        NOR2_X1  Rise  0.2730 0.0000 0.0250          1.65135                                                   | 
|    i_0_5/i_169/ZN        NOR2_X1  Fall  0.2900 0.0170 0.0100 0.397172 3.0847   3.48187           2       100                    | 
|    i_0_5/i_168/A         INV_X1   Fall  0.2900 0.0000 0.0100          1.54936                                                   | 
|    i_0_5/i_168/ZN        INV_X1   Rise  0.3080 0.0180 0.0110 0.466392 2.97377  3.44016           2       100                    | 
|    i_0_5/i_1/B2          AOI21_X1 Rise  0.3080 0.0000 0.0110          1.67685                                                   | 
|    i_0_5/i_1/ZN          AOI21_X1 Fall  0.3330 0.0250 0.0130 0.429892 5.67673  6.10662           1       100                    | 
|    i_0_5/p_0[2]                   Fall  0.3330 0.0000                                                                           | 
|    i_0_1_4/A1            AOI22_X4 Fall  0.3330 0.0000 0.0130          5.67673                                                   | 
|    i_0_1_4/ZN            AOI22_X4 Rise  0.3530 0.0200 0.0110 0.464689 2.94332  3.408             1       100                    | 
|    CLOCK_opt_ipo_c573/A  INV_X2   Rise  0.3530 0.0000 0.0110          3.25089                                                   | 
|    CLOCK_opt_ipo_c573/ZN INV_X2   Fall  0.3590 0.0060 0.0040 0.257019 0.869621 1.12664           1       100                    | 
|    Res_reg[2]/D          DLH_X1   Fall  0.3590 0.0000 0.0040          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[2]/G 


--------------------------------------------------------------------------------------------------------------------------
| Pin             Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    clk                   Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1 NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[2]/G DLH_X1   Fall  0.1170 0.0070 0.0720          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1170 0.1170 | 
| library hold check                       |  0.0370 0.1540 | 
| data required time                       |  0.1540        | 
|                                          |                | 
| data arrival time                        |  0.3590        | 
| data required time                       | -0.1540        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2050        | 
-------------------------------------------------------------


 Timing Path to Res_reg[29]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[29] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    i_0_1_58/A2           AOI22_X1 Fall  0.3480  0.0010 0.0110                      1.43339                                                   | 
|    i_0_1_58/ZN           AOI22_X1 Rise  0.3730  0.0250 0.0130             0.121196 1.54936  1.67056           1       100                    | 
|    i_0_1_57/A            INV_X1   Rise  0.3730  0.0000 0.0130                      1.70023                                                   | 
|    i_0_1_57/ZN           INV_X1   Fall  0.3800  0.0070 0.0040             0.226089 0.869621 1.09571           1       100                    | 
|    Res_reg[29]/D         DLH_X1   Fall  0.3800  0.0000 0.0040                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[29]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[29]/G DLH_X1   Fall  0.1150 0.0050 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0370 0.1520 | 
| data required time                       |  0.1520        | 
|                                          |                | 
| data arrival time                        |  0.3800        | 
| data required time                       | -0.1520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2280        | 
-------------------------------------------------------------


 Timing Path to Res_reg[3]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[3] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[0]/G         DLH_X2   Rise  0.1070  0.0020 0.0550                      0.987008                                    F             | 
|    B_in_reg[0]/Q         DLH_X2   Rise  0.1780  0.0710 0.0130             0.271818 5.81013  6.08195           1       100      F             | 
|    drc_ipo_c166/A        BUF_X8   Rise  0.1780  0.0000 0.0130                      6.58518                                                   | 
|    drc_ipo_c166/Z        BUF_X8   Rise  0.2150  0.0370 0.0320             40.6077  71.2271  111.835           45      100                    | 
|    i_0_4/B_imm[0]                 Rise  0.2150  0.0000                                                                                       | 
|    i_0_4/i_1/A2          NAND2_X1 Rise  0.2220  0.0070 0.0320                      1.6642                                                    | 
|    i_0_4/i_1/ZN          NAND2_X1 Fall  0.2400  0.0180 0.0090             0.25724  1.54936  1.8066            1       100                    | 
|    i_0_4/i_0/A           INV_X1   Fall  0.2400  0.0000 0.0090                      1.54936                                                   | 
|    i_0_4/i_0/ZN          INV_X1   Rise  0.2730  0.0330 0.0250             4.45828  5.42212  9.8804            4       100                    | 
|    i_0_4/Res_imm[0]               Rise  0.2730  0.0000                                                                                       | 
|    i_0_5/Res_imm[0]               Rise  0.2730  0.0000                                                                                       | 
|    i_0_5/i_169/A2        NOR2_X1  Rise  0.2730  0.0000 0.0250                      1.65135                                                   | 
|    i_0_5/i_169/ZN        NOR2_X1  Fall  0.2900  0.0170 0.0100             0.397172 3.0847   3.48187           2       100                    | 
|    i_0_5/i_168/A         INV_X1   Fall  0.2900  0.0000 0.0100                      1.54936                                                   | 
|    i_0_5/i_168/ZN        INV_X1   Rise  0.3080  0.0180 0.0110             0.466392 2.97377  3.44016           2       100                    | 
|    i_0_5/i_167/A2        NOR2_X1  Rise  0.3080  0.0000 0.0110                      1.65135                                                   | 
|    i_0_5/i_167/ZN        NOR2_X1  Fall  0.3210  0.0130 0.0080             0.520802 3.0847   3.6055            2       100                    | 
|    i_0_5/i_166/A         INV_X1   Fall  0.3210  0.0000 0.0080                      1.54936                                                   | 
|    i_0_5/i_166/ZN        INV_X1   Rise  0.3370  0.0160 0.0110             0.435717 2.97377  3.40949           2       100                    | 
|    i_0_5/i_2/B2          AOI21_X1 Rise  0.3370  0.0000 0.0110                      1.67685                                                   | 
|    i_0_5/i_2/ZN          AOI21_X1 Fall  0.3650  0.0280 0.0140             2.18375  5.67673  7.86048           1       100                    | 
|    i_0_5/p_0[3]                   Fall  0.3650  0.0000                                                                                       | 
|    i_0_1_6/A1            AOI22_X4 Fall  0.3640 -0.0010 0.0140    -0.0010           5.67673                                                   | 
|    i_0_1_6/ZN            AOI22_X4 Rise  0.3840  0.0200 0.0110             0.284064 2.94332  3.22738           1       100                    | 
|    CLOCK_opt_ipo_c575/A  INV_X2   Rise  0.3840  0.0000 0.0110                      3.25089                                                   | 
|    CLOCK_opt_ipo_c575/ZN INV_X2   Fall  0.3900  0.0060 0.0040             0.284786 0.869621 1.15441           1       100                    | 
|    Res_reg[3]/D          DLH_X1   Fall  0.3900  0.0000 0.0040                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[3]/G 


--------------------------------------------------------------------------------------------------------------------------
| Pin             Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    clk                   Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1 NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[3]/G DLH_X1   Fall  0.1180 0.0080 0.0720          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1180 0.1180 | 
| library hold check                       |  0.0370 0.1550 | 
| data required time                       |  0.1550        | 
|                                          |                | 
| data arrival time                        |  0.3900        | 
| data required time                       | -0.1550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2350        | 
-------------------------------------------------------------


 Timing Path to Res_reg[50]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[50] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_100/A2          AOI22_X2 Fall  0.3820  0.0040 0.0080                      2.96461                                                   | 
|    i_0_1_100/ZN          AOI22_X2 Rise  0.4030  0.0210 0.0110             0.314154 1.54936  1.86351           1       100                    | 
|    i_0_1_99/A            INV_X1   Rise  0.4030  0.0000 0.0110                      1.70023                                                   | 
|    i_0_1_99/ZN           INV_X1   Fall  0.4100  0.0070 0.0040             0.223451 0.869621 1.09307           1       100                    | 
|    Res_reg[50]/D         DLH_X1   Fall  0.4100  0.0000 0.0040                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[50]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[50]/G DLH_X1   Fall  0.1170 0.0070 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1170 0.1170 | 
| library hold check                       |  0.0370 0.1540 | 
| data required time                       |  0.1540        | 
|                                          |                | 
| data arrival time                        |  0.4100        | 
| data required time                       | -0.1540        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2560        | 
-------------------------------------------------------------


 Timing Path to Res_reg[33]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[33] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_66/A2           AOI22_X1 Fall  0.3780  0.0000 0.0080                      1.43339                                                   | 
|    i_0_1_66/ZN           AOI22_X1 Rise  0.4020  0.0240 0.0140             0.265745 1.54936  1.8151            1       100                    | 
|    i_0_1_65/A            INV_X1   Rise  0.4020  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_65/ZN           INV_X1   Fall  0.4090  0.0070 0.0050             0.350599 0.869621 1.22022           1       100                    | 
|    Res_reg[33]/D         DLH_X1   Fall  0.4090  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[33]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[33]/G DLH_X1   Fall  0.1150 0.0050 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0370 0.1520 | 
| data required time                       |  0.1520        | 
|                                          |                | 
| data arrival time                        |  0.4090        | 
| data required time                       | -0.1520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2570        | 
-------------------------------------------------------------


 Timing Path to Res_reg[34]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[34] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_68/A2           AOI22_X2 Fall  0.3810  0.0030 0.0080                      2.96461                                                   | 
|    i_0_1_68/ZN           AOI22_X2 Rise  0.4020  0.0210 0.0110             0.258915 1.54936  1.80827           1       100                    | 
|    i_0_1_67/A            INV_X1   Rise  0.4020  0.0000 0.0110                      1.70023                                                   | 
|    i_0_1_67/ZN           INV_X1   Fall  0.4090  0.0070 0.0040             0.188335 0.869621 1.05796           1       100                    | 
|    Res_reg[34]/D         DLH_X1   Fall  0.4090  0.0000 0.0040                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[34]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[34]/G DLH_X1   Fall  0.1150 0.0050 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0370 0.1520 | 
| data required time                       |  0.1520        | 
|                                          |                | 
| data arrival time                        |  0.4090        | 
| data required time                       | -0.1520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2570        | 
-------------------------------------------------------------


 Timing Path to Res_reg[35]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[35] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_70/A2           AOI22_X1 Fall  0.3790  0.0010 0.0080                      1.43339                                                   | 
|    i_0_1_70/ZN           AOI22_X1 Rise  0.4030  0.0240 0.0140             0.279822 1.54936  1.82918           1       100                    | 
|    i_0_1_69/A            INV_X1   Rise  0.4030  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_69/ZN           INV_X1   Fall  0.4100  0.0070 0.0050             0.224816 0.869621 1.09444           1       100                    | 
|    Res_reg[35]/D         DLH_X1   Fall  0.4100  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[35]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[35]/G DLH_X1   Fall  0.1150 0.0050 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0370 0.1520 | 
| data required time                       |  0.1520        | 
|                                          |                | 
| data arrival time                        |  0.4100        | 
| data required time                       | -0.1520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2580        | 
-------------------------------------------------------------


 Timing Path to Res_reg[36]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[36] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_72/A2           AOI22_X1 Fall  0.3790  0.0010 0.0080                      1.43339                                                   | 
|    i_0_1_72/ZN           AOI22_X1 Rise  0.4030  0.0240 0.0140             0.32786  1.54936  1.87722           1       100                    | 
|    i_0_1_71/A            INV_X1   Rise  0.4030  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_71/ZN           INV_X1   Fall  0.4100  0.0070 0.0050             0.289412 0.869621 1.15903           1       100                    | 
|    Res_reg[36]/D         DLH_X1   Fall  0.4100  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[36]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[36]/G DLH_X1   Fall  0.1150 0.0050 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0370 0.1520 | 
| data required time                       |  0.1520        | 
|                                          |                | 
| data arrival time                        |  0.4100        | 
| data required time                       | -0.1520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2580        | 
-------------------------------------------------------------


 Timing Path to Res_reg[42]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[42] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_84/A2           AOI22_X1 Fall  0.3790  0.0010 0.0080                      1.43339                                                   | 
|    i_0_1_84/ZN           AOI22_X1 Rise  0.4030  0.0240 0.0140             0.246334 1.54936  1.79569           1       100                    | 
|    i_0_1_83/A            INV_X1   Rise  0.4030  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_83/ZN           INV_X1   Fall  0.4100  0.0070 0.0050             0.25609  0.869621 1.12571           1       100                    | 
|    Res_reg[42]/D         DLH_X1   Fall  0.4100  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[42]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[42]/G DLH_X1   Fall  0.1150 0.0050 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0370 0.1520 | 
| data required time                       |  0.1520        | 
|                                          |                | 
| data arrival time                        |  0.4100        | 
| data required time                       | -0.1520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2580        | 
-------------------------------------------------------------


 Timing Path to Res_reg[37]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[37] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_74/A2           AOI22_X1 Fall  0.3800  0.0020 0.0080                      1.43339                                                   | 
|    i_0_1_74/ZN           AOI22_X1 Rise  0.4040  0.0240 0.0140             0.17302  1.54936  1.72238           1       100                    | 
|    i_0_1_73/A            INV_X1   Rise  0.4040  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_73/ZN           INV_X1   Fall  0.4110  0.0070 0.0050             0.189469 0.869621 1.05909           1       100                    | 
|    Res_reg[37]/D         DLH_X1   Fall  0.4110  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[37]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[37]/G DLH_X1   Fall  0.1150 0.0050 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0370 0.1520 | 
| data required time                       |  0.1520        | 
|                                          |                | 
| data arrival time                        |  0.4110        | 
| data required time                       | -0.1520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2590        | 
-------------------------------------------------------------


 Timing Path to Res_reg[58]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[58] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_116/A2          AOI22_X1 Fall  0.3800  0.0020 0.0080                      1.43339                                                   | 
|    i_0_1_116/ZN          AOI22_X1 Rise  0.4040  0.0240 0.0140             0.174945 1.54936  1.72431           1       100                    | 
|    i_0_1_115/A           INV_X1   Rise  0.4040  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_115/ZN          INV_X1   Fall  0.4110  0.0070 0.0050             0.209635 0.869621 1.07926           1       100                    | 
|    Res_reg[58]/D         DLH_X1   Fall  0.4110  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[58]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[58]/G DLH_X1   Fall  0.1150 0.0050 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0370 0.1520 | 
| data required time                       |  0.1520        | 
|                                          |                | 
| data arrival time                        |  0.4110        | 
| data required time                       | -0.1520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2590        | 
-------------------------------------------------------------


 Timing Path to Res_reg[59]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[59] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_118/A2          AOI22_X1 Fall  0.3800  0.0020 0.0080                      1.43339                                                   | 
|    i_0_1_118/ZN          AOI22_X1 Rise  0.4040  0.0240 0.0140             0.355648 1.54936  1.90501           1       100                    | 
|    i_0_1_117/A           INV_X1   Rise  0.4040  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_117/ZN          INV_X1   Fall  0.4110  0.0070 0.0050             0.244015 0.869621 1.11364           1       100                    | 
|    Res_reg[59]/D         DLH_X1   Fall  0.4110  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[59]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[59]/G DLH_X1   Fall  0.1150 0.0050 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0370 0.1520 | 
| data required time                       |  0.1520        | 
|                                          |                | 
| data arrival time                        |  0.4110        | 
| data required time                       | -0.1520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2590        | 
-------------------------------------------------------------


 Timing Path to Res_reg[49]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[49] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_98/A2           AOI22_X1 Fall  0.3820  0.0040 0.0080                      1.43339                                                   | 
|    i_0_1_98/ZN           AOI22_X1 Rise  0.4060  0.0240 0.0140             0.229923 1.54936  1.77928           1       100                    | 
|    i_0_1_97/A            INV_X1   Rise  0.4060  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_97/ZN           INV_X1   Fall  0.4130  0.0070 0.0050             0.227052 0.869621 1.09667           1       100                    | 
|    Res_reg[49]/D         DLH_X1   Fall  0.4130  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[49]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[49]/G DLH_X1   Fall  0.1170 0.0070 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1170 0.1170 | 
| library hold check                       |  0.0370 0.1540 | 
| data required time                       |  0.1540        | 
|                                          |                | 
| data arrival time                        |  0.4130        | 
| data required time                       | -0.1540        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2590        | 
-------------------------------------------------------------


 Timing Path to Res_reg[51]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[51] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_102/A2          AOI22_X1 Fall  0.3820  0.0040 0.0080                      1.43339                                                   | 
|    i_0_1_102/ZN          AOI22_X1 Rise  0.4060  0.0240 0.0140             0.264374 1.54936  1.81373           1       100                    | 
|    i_0_1_101/A           INV_X1   Rise  0.4060  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_101/ZN          INV_X1   Fall  0.4130  0.0070 0.0050             0.246368 0.869621 1.11599           1       100                    | 
|    Res_reg[51]/D         DLH_X1   Fall  0.4130  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[51]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[51]/G DLH_X1   Fall  0.1170 0.0070 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1170 0.1170 | 
| library hold check                       |  0.0370 0.1540 | 
| data required time                       |  0.1540        | 
|                                          |                | 
| data arrival time                        |  0.4130        | 
| data required time                       | -0.1540        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2590        | 
-------------------------------------------------------------


 Timing Path to Res_reg[30]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[30] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_60/A2           AOI22_X1 Fall  0.3810  0.0030 0.0080                      1.43339                                                   | 
|    i_0_1_60/ZN           AOI22_X1 Rise  0.4050  0.0240 0.0140             0.185843 1.54936  1.7352            1       100                    | 
|    i_0_1_59/A            INV_X1   Rise  0.4050  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_59/ZN           INV_X1   Fall  0.4120  0.0070 0.0050             0.316694 0.869621 1.18631           1       100                    | 
|    Res_reg[30]/D         DLH_X1   Fall  0.4120  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[30]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[30]/G DLH_X1   Fall  0.1150 0.0050 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0370 0.1520 | 
| data required time                       |  0.1520        | 
|                                          |                | 
| data arrival time                        |  0.4120        | 
| data required time                       | -0.1520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2600        | 
-------------------------------------------------------------


 Timing Path to Res_reg[31]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[31] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_62/A2           AOI22_X1 Fall  0.3810  0.0030 0.0080                      1.43339                                                   | 
|    i_0_1_62/ZN           AOI22_X1 Rise  0.4050  0.0240 0.0140             0.181656 1.54936  1.73102           1       100                    | 
|    i_0_1_61/A            INV_X1   Rise  0.4050  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_61/ZN           INV_X1   Fall  0.4120  0.0070 0.0050             0.305437 0.869621 1.17506           1       100                    | 
|    Res_reg[31]/D         DLH_X1   Fall  0.4120  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[31]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[31]/G DLH_X1   Fall  0.1150 0.0050 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0370 0.1520 | 
| data required time                       |  0.1520        | 
|                                          |                | 
| data arrival time                        |  0.4120        | 
| data required time                       | -0.1520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2600        | 
-------------------------------------------------------------


 Timing Path to Res_reg[32]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[32] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_64/A2           AOI22_X1 Fall  0.3810  0.0030 0.0080                      1.43339                                                   | 
|    i_0_1_64/ZN           AOI22_X1 Rise  0.4050  0.0240 0.0140             0.179289 1.54936  1.72865           1       100                    | 
|    i_0_1_63/A            INV_X1   Rise  0.4050  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_63/ZN           INV_X1   Fall  0.4120  0.0070 0.0050             0.179372 0.869621 1.04899           1       100                    | 
|    Res_reg[32]/D         DLH_X1   Fall  0.4120  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[32]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[32]/G DLH_X1   Fall  0.1150 0.0050 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0370 0.1520 | 
| data required time                       |  0.1520        | 
|                                          |                | 
| data arrival time                        |  0.4120        | 
| data required time                       | -0.1520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2600        | 
-------------------------------------------------------------


 Timing Path to Res_reg[38]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[38] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_76/A2           AOI22_X1 Fall  0.3810  0.0030 0.0080                      1.43339                                                   | 
|    i_0_1_76/ZN           AOI22_X1 Rise  0.4050  0.0240 0.0140             0.201206 1.54936  1.75057           1       100                    | 
|    i_0_1_75/A            INV_X1   Rise  0.4050  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_75/ZN           INV_X1   Fall  0.4120  0.0070 0.0050             0.256731 0.869621 1.12635           1       100                    | 
|    Res_reg[38]/D         DLH_X1   Fall  0.4120  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[38]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[38]/G DLH_X1   Fall  0.1150 0.0050 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0370 0.1520 | 
| data required time                       |  0.1520        | 
|                                          |                | 
| data arrival time                        |  0.4120        | 
| data required time                       | -0.1520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2600        | 
-------------------------------------------------------------


 Timing Path to Res_reg[39]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[39] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_78/A2           AOI22_X1 Fall  0.3810  0.0030 0.0080                      1.43339                                                   | 
|    i_0_1_78/ZN           AOI22_X1 Rise  0.4050  0.0240 0.0140             0.270615 1.54936  1.81998           1       100                    | 
|    i_0_1_77/A            INV_X1   Rise  0.4050  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_77/ZN           INV_X1   Fall  0.4120  0.0070 0.0050             0.222137 0.869621 1.09176           1       100                    | 
|    Res_reg[39]/D         DLH_X1   Fall  0.4120  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[39]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[39]/G DLH_X1   Fall  0.1150 0.0050 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0370 0.1520 | 
| data required time                       |  0.1520        | 
|                                          |                | 
| data arrival time                        |  0.4120        | 
| data required time                       | -0.1520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2600        | 
-------------------------------------------------------------


 Timing Path to Res_reg[53]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[53] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_106/A2          AOI22_X1 Fall  0.3810  0.0030 0.0080                      1.43339                                                   | 
|    i_0_1_106/ZN          AOI22_X1 Rise  0.4050  0.0240 0.0140             0.158368 1.54936  1.70773           1       100                    | 
|    i_0_1_105/A           INV_X1   Rise  0.4050  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_105/ZN          INV_X1   Fall  0.4120  0.0070 0.0050             0.213152 0.869621 1.08277           1       100                    | 
|    Res_reg[53]/D         DLH_X1   Fall  0.4120  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[53]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[53]/G DLH_X1   Fall  0.1150 0.0050 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0370 0.1520 | 
| data required time                       |  0.1520        | 
|                                          |                | 
| data arrival time                        |  0.4120        | 
| data required time                       | -0.1520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2600        | 
-------------------------------------------------------------


 Timing Path to Res_reg[54]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[54] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_108/A2          AOI22_X1 Fall  0.3810  0.0030 0.0080                      1.43339                                                   | 
|    i_0_1_108/ZN          AOI22_X1 Rise  0.4050  0.0240 0.0140             0.204554 1.54936  1.75391           1       100                    | 
|    i_0_1_107/A           INV_X1   Rise  0.4050  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_107/ZN          INV_X1   Fall  0.4120  0.0070 0.0050             0.274455 0.869621 1.14408           1       100                    | 
|    Res_reg[54]/D         DLH_X1   Fall  0.4120  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[54]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[54]/G DLH_X1   Fall  0.1150 0.0050 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0370 0.1520 | 
| data required time                       |  0.1520        | 
|                                          |                | 
| data arrival time                        |  0.4120        | 
| data required time                       | -0.1520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2600        | 
-------------------------------------------------------------


 Timing Path to Res_reg[56]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[56] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_112/A2          AOI22_X1 Fall  0.3810  0.0030 0.0080                      1.43339                                                   | 
|    i_0_1_112/ZN          AOI22_X1 Rise  0.4050  0.0240 0.0140             0.277741 1.54936  1.8271            1       100                    | 
|    i_0_1_111/A           INV_X1   Rise  0.4050  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_111/ZN          INV_X1   Fall  0.4120  0.0070 0.0050             0.37992  0.869621 1.24954           1       100                    | 
|    Res_reg[56]/D         DLH_X1   Fall  0.4120  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[56]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[56]/G DLH_X1   Fall  0.1150 0.0050 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0370 0.1520 | 
| data required time                       |  0.1520        | 
|                                          |                | 
| data arrival time                        |  0.4120        | 
| data required time                       | -0.1520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2600        | 
-------------------------------------------------------------


 Timing Path to Res_reg[52]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[52] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_104/A2          AOI22_X1 Fall  0.3820  0.0040 0.0080                      1.43339                                                   | 
|    i_0_1_104/ZN          AOI22_X1 Rise  0.4070  0.0250 0.0140             0.369081 1.54936  1.91844           1       100                    | 
|    i_0_1_103/A           INV_X1   Rise  0.4070  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_103/ZN          INV_X1   Fall  0.4140  0.0070 0.0050             0.254674 0.869621 1.12429           1       100                    | 
|    Res_reg[52]/D         DLH_X1   Fall  0.4140  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[52]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[52]/G DLH_X1   Fall  0.1170 0.0070 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1170 0.1170 | 
| library hold check                       |  0.0370 0.1540 | 
| data required time                       |  0.1540        | 
|                                          |                | 
| data arrival time                        |  0.4140        | 
| data required time                       | -0.1540        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2600        | 
-------------------------------------------------------------


 Timing Path to Res_reg[55]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[55] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_110/A2          AOI22_X1 Fall  0.3820  0.0040 0.0080                      1.43339                                                   | 
|    i_0_1_110/ZN          AOI22_X1 Rise  0.4060  0.0240 0.0140             0.288499 1.54936  1.83786           1       100                    | 
|    i_0_1_109/A           INV_X1   Rise  0.4060  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_109/ZN          INV_X1   Fall  0.4130  0.0070 0.0050             0.27144  0.869621 1.14106           1       100                    | 
|    Res_reg[55]/D         DLH_X1   Fall  0.4130  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[55]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[55]/G DLH_X1   Fall  0.1150 0.0050 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0370 0.1520 | 
| data required time                       |  0.1520        | 
|                                          |                | 
| data arrival time                        |  0.4130        | 
| data required time                       | -0.1520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2610        | 
-------------------------------------------------------------


 Timing Path to Res_reg[45]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[45] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_90/A2           AOI22_X1 Fall  0.3830  0.0050 0.0080                      1.43339                                                   | 
|    i_0_1_90/ZN           AOI22_X1 Rise  0.4070  0.0240 0.0140             0.255841 1.54936  1.8052            1       100                    | 
|    i_0_1_89/A            INV_X1   Rise  0.4070  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_89/ZN           INV_X1   Fall  0.4140  0.0070 0.0050             0.216718 0.869621 1.08634           1       100                    | 
|    Res_reg[45]/D         DLH_X1   Fall  0.4140  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[45]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[45]/G DLH_X1   Fall  0.1160 0.0060 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1160 0.1160 | 
| library hold check                       |  0.0370 0.1530 | 
| data required time                       |  0.1530        | 
|                                          |                | 
| data arrival time                        |  0.4140        | 
| data required time                       | -0.1530        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2610        | 
-------------------------------------------------------------


 Timing Path to Res_reg[46]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[46] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_92/A2           AOI22_X1 Fall  0.3830  0.0050 0.0080                      1.43339                                                   | 
|    i_0_1_92/ZN           AOI22_X1 Rise  0.4070  0.0240 0.0140             0.293644 1.54936  1.843             1       100                    | 
|    i_0_1_91/A            INV_X1   Rise  0.4070  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_91/ZN           INV_X1   Fall  0.4140  0.0070 0.0050             0.23516  0.869621 1.10478           1       100                    | 
|    Res_reg[46]/D         DLH_X1   Fall  0.4140  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[46]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[46]/G DLH_X1   Fall  0.1160 0.0060 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1160 0.1160 | 
| library hold check                       |  0.0370 0.1530 | 
| data required time                       |  0.1530        | 
|                                          |                | 
| data arrival time                        |  0.4140        | 
| data required time                       | -0.1530        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2610        | 
-------------------------------------------------------------


 Timing Path to Res_reg[47]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[47] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_94/A2           AOI22_X1 Fall  0.3830  0.0050 0.0080                      1.43339                                                   | 
|    i_0_1_94/ZN           AOI22_X1 Rise  0.4070  0.0240 0.0140             0.312016 1.54936  1.86138           1       100                    | 
|    i_0_1_93/A            INV_X1   Rise  0.4070  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_93/ZN           INV_X1   Fall  0.4140  0.0070 0.0050             0.195631 0.869621 1.06525           1       100                    | 
|    Res_reg[47]/D         DLH_X1   Fall  0.4140  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[47]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[47]/G DLH_X1   Fall  0.1160 0.0060 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1160 0.1160 | 
| library hold check                       |  0.0370 0.1530 | 
| data required time                       |  0.1530        | 
|                                          |                | 
| data arrival time                        |  0.4140        | 
| data required time                       | -0.1530        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2610        | 
-------------------------------------------------------------


 Timing Path to Res_reg[48]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[48] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_96/A2           AOI22_X1 Fall  0.3830  0.0050 0.0080                      1.43339                                                   | 
|    i_0_1_96/ZN           AOI22_X1 Rise  0.4070  0.0240 0.0140             0.22873  1.54936  1.77809           1       100                    | 
|    i_0_1_95/A            INV_X1   Rise  0.4070  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_95/ZN           INV_X1   Fall  0.4140  0.0070 0.0050             0.204933 0.869621 1.07455           1       100                    | 
|    Res_reg[48]/D         DLH_X1   Fall  0.4140  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[48]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[48]/G DLH_X1   Fall  0.1160 0.0060 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1160 0.1160 | 
| library hold check                       |  0.0370 0.1530 | 
| data required time                       |  0.1530        | 
|                                          |                | 
| data arrival time                        |  0.4140        | 
| data required time                       | -0.1530        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2610        | 
-------------------------------------------------------------


 Timing Path to Res_reg[60]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[60] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_120/A2          AOI22_X1 Fall  0.3830  0.0050 0.0080                      1.43339                                                   | 
|    i_0_1_120/ZN          AOI22_X1 Rise  0.4070  0.0240 0.0140             0.313147 1.54936  1.86251           1       100                    | 
|    i_0_1_119/A           INV_X1   Rise  0.4070  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_119/ZN          INV_X1   Fall  0.4140  0.0070 0.0050             0.274613 0.869621 1.14423           1       100                    | 
|    Res_reg[60]/D         DLH_X1   Fall  0.4140  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[60]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[60]/G DLH_X1   Fall  0.1160 0.0060 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1160 0.1160 | 
| library hold check                       |  0.0370 0.1530 | 
| data required time                       |  0.1530        | 
|                                          |                | 
| data arrival time                        |  0.4140        | 
| data required time                       | -0.1530        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2610        | 
-------------------------------------------------------------


 Timing Path to Res_reg[62]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[62] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_124/A2          AOI22_X1 Fall  0.3830  0.0050 0.0080                      1.43339                                                   | 
|    i_0_1_124/ZN          AOI22_X1 Rise  0.4070  0.0240 0.0140             0.256339 1.54936  1.8057            1       100                    | 
|    i_0_1_123/A           INV_X1   Rise  0.4070  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_123/ZN          INV_X1   Fall  0.4140  0.0070 0.0050             0.182389 0.869621 1.05201           1       100                    | 
|    Res_reg[62]/D         DLH_X1   Fall  0.4140  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[62]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[62]/G DLH_X1   Fall  0.1160 0.0060 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1160 0.1160 | 
| library hold check                       |  0.0370 0.1530 | 
| data required time                       |  0.1530        | 
|                                          |                | 
| data arrival time                        |  0.4140        | 
| data required time                       | -0.1530        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2610        | 
-------------------------------------------------------------


 Timing Path to Res_reg[63]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[63] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_126/A2          AOI22_X1 Fall  0.3830  0.0050 0.0080                      1.43339                                                   | 
|    i_0_1_126/ZN          AOI22_X1 Rise  0.4070  0.0240 0.0140             0.277176 1.54936  1.82654           1       100                    | 
|    i_0_1_125/A           INV_X1   Rise  0.4070  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_125/ZN          INV_X1   Fall  0.4140  0.0070 0.0050             0.316501 0.869621 1.18612           1       100                    | 
|    Res_reg[63]/D         DLH_X1   Fall  0.4140  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[63]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[63]/G DLH_X1   Fall  0.1160 0.0060 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1160 0.1160 | 
| library hold check                       |  0.0370 0.1530 | 
| data required time                       |  0.1530        | 
|                                          |                | 
| data arrival time                        |  0.4140        | 
| data required time                       | -0.1530        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2610        | 
-------------------------------------------------------------


 Timing Path to Res_reg[40]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[40] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_80/A2           AOI22_X1 Fall  0.3830  0.0050 0.0080                      1.43339                                                   | 
|    i_0_1_80/ZN           AOI22_X1 Rise  0.4070  0.0240 0.0140             0.251541 1.54936  1.8009            1       100                    | 
|    i_0_1_79/A            INV_X1   Rise  0.4070  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_79/ZN           INV_X1   Fall  0.4140  0.0070 0.0050             0.231483 0.869621 1.1011            1       100                    | 
|    Res_reg[40]/D         DLH_X1   Fall  0.4140  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[40]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[40]/G DLH_X1   Fall  0.1150 0.0050 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0370 0.1520 | 
| data required time                       |  0.1520        | 
|                                          |                | 
| data arrival time                        |  0.4140        | 
| data required time                       | -0.1520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2620        | 
-------------------------------------------------------------


 Timing Path to Res_reg[61]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[61] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_122/A2          AOI22_X1 Fall  0.3820  0.0040 0.0080                      1.43339                                                   | 
|    i_0_1_122/ZN          AOI22_X1 Rise  0.4070  0.0250 0.0150             0.481894 1.54936  2.03125           1       100                    | 
|    i_0_1_121/A           INV_X1   Rise  0.4070  0.0000 0.0150                      1.70023                                                   | 
|    i_0_1_121/ZN          INV_X1   Fall  0.4140  0.0070 0.0050             0.263556 0.869621 1.13318           1       100                    | 
|    Res_reg[61]/D         DLH_X1   Fall  0.4140  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[61]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[61]/G DLH_X1   Fall  0.1150 0.0050 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0370 0.1520 | 
| data required time                       |  0.1520        | 
|                                          |                | 
| data arrival time                        |  0.4140        | 
| data required time                       | -0.1520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2620        | 
-------------------------------------------------------------


 Timing Path to Res_reg[43]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[43] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_86/A2           AOI22_X1 Fall  0.3830  0.0050 0.0080                      1.43339                                                   | 
|    i_0_1_86/ZN           AOI22_X1 Rise  0.4080  0.0250 0.0150             0.45212  1.54936  2.00148           1       100                    | 
|    i_0_1_85/A            INV_X1   Rise  0.4080  0.0000 0.0150                      1.70023                                                   | 
|    i_0_1_85/ZN           INV_X1   Fall  0.4150  0.0070 0.0050             0.191884 0.869621 1.06151           1       100                    | 
|    Res_reg[43]/D         DLH_X1   Fall  0.4150  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[43]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[43]/G DLH_X1   Fall  0.1160 0.0060 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1160 0.1160 | 
| library hold check                       |  0.0370 0.1530 | 
| data required time                       |  0.1530        | 
|                                          |                | 
| data arrival time                        |  0.4150        | 
| data required time                       | -0.1530        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2620        | 
-------------------------------------------------------------


 Timing Path to Res_reg[44]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[44] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_88/A2           AOI22_X1 Fall  0.3830  0.0050 0.0080                      1.43339                                                   | 
|    i_0_1_88/ZN           AOI22_X1 Rise  0.4080  0.0250 0.0150             0.511042 1.54936  2.0604            1       100                    | 
|    i_0_1_87/A            INV_X1   Rise  0.4080  0.0000 0.0150                      1.70023                                                   | 
|    i_0_1_87/ZN           INV_X1   Fall  0.4150  0.0070 0.0050             0.332335 0.869621 1.20196           1       100                    | 
|    Res_reg[44]/D         DLH_X1   Fall  0.4150  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[44]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[44]/G DLH_X1   Fall  0.1160 0.0060 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1160 0.1160 | 
| library hold check                       |  0.0370 0.1530 | 
| data required time                       |  0.1530        | 
|                                          |                | 
| data arrival time                        |  0.4150        | 
| data required time                       | -0.1530        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2620        | 
-------------------------------------------------------------


 Timing Path to Res_reg[57]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[57] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_114/A2          AOI22_X1 Fall  0.3820  0.0040 0.0080                      1.43339                                                   | 
|    i_0_1_114/ZN          AOI22_X1 Rise  0.4080  0.0260 0.0150             0.65304  1.54936  2.2024            1       100                    | 
|    i_0_1_113/A           INV_X1   Rise  0.4080  0.0000 0.0150                      1.70023                                                   | 
|    i_0_1_113/ZN          INV_X1   Fall  0.4150  0.0070 0.0050             0.255173 0.869621 1.12479           1       100                    | 
|    Res_reg[57]/D         DLH_X1   Fall  0.4150  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[57]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[57]/G DLH_X1   Fall  0.1150 0.0050 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0370 0.1520 | 
| data required time                       |  0.1520        | 
|                                          |                | 
| data arrival time                        |  0.4150        | 
| data required time                       | -0.1520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2630        | 
-------------------------------------------------------------


 Timing Path to Res_reg[41]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[41] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    hfn_ipo_c123/A        BUF_X16  Fall  0.3470  0.0000 0.0110                      10.9969                                                   | 
|    hfn_ipo_c123/Z        BUF_X16  Fall  0.3780  0.0310 0.0080             15.5534  51.7976  67.351            34      100                    | 
|    i_0_1_82/A2           AOI22_X1 Fall  0.3830  0.0050 0.0080                      1.43339                                                   | 
|    i_0_1_82/ZN           AOI22_X1 Rise  0.4110  0.0280 0.0170             1.25205  1.54936  2.80141           1       100                    | 
|    i_0_1_81/A            INV_X1   Rise  0.4110  0.0000 0.0170                      1.70023                                                   | 
|    i_0_1_81/ZN           INV_X1   Fall  0.4180  0.0070 0.0050             0.173935 0.869621 1.04356           1       100                    | 
|    Res_reg[41]/D         DLH_X1   Fall  0.4180  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[41]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[41]/G DLH_X1   Fall  0.1160 0.0060 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1160 0.1160 | 
| library hold check                       |  0.0370 0.1530 | 
| data required time                       |  0.1530        | 
|                                          |                | 
| data arrival time                        |  0.4180        | 
| data required time                       | -0.1530        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2650        | 
-------------------------------------------------------------


 Timing Path to Res_reg[4]/D 
  
 Path Start Point : B_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[4] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[0]/G         DLH_X2   Rise  0.1070  0.0020 0.0550                      0.987008                                    F             | 
|    B_in_reg[0]/Q         DLH_X2   Rise  0.1780  0.0710 0.0130             0.271818 5.81013  6.08195           1       100      F             | 
|    drc_ipo_c166/A        BUF_X8   Rise  0.1780  0.0000 0.0130                      6.58518                                                   | 
|    drc_ipo_c166/Z        BUF_X8   Rise  0.2150  0.0370 0.0320             40.6077  71.2271  111.835           45      100                    | 
|    i_0_4/B_imm[0]                 Rise  0.2150  0.0000                                                                                       | 
|    i_0_4/i_1/A2          NAND2_X1 Rise  0.2220  0.0070 0.0320                      1.6642                                                    | 
|    i_0_4/i_1/ZN          NAND2_X1 Fall  0.2400  0.0180 0.0090             0.25724  1.54936  1.8066            1       100                    | 
|    i_0_4/i_0/A           INV_X1   Fall  0.2400  0.0000 0.0090                      1.54936                                                   | 
|    i_0_4/i_0/ZN          INV_X1   Rise  0.2730  0.0330 0.0250             4.45828  5.42212  9.8804            4       100                    | 
|    i_0_4/Res_imm[0]               Rise  0.2730  0.0000                                                                                       | 
|    i_0_5/Res_imm[0]               Rise  0.2730  0.0000                                                                                       | 
|    i_0_5/i_169/A2        NOR2_X1  Rise  0.2730  0.0000 0.0250                      1.65135                                                   | 
|    i_0_5/i_169/ZN        NOR2_X1  Fall  0.2900  0.0170 0.0100             0.397172 3.0847   3.48187           2       100                    | 
|    i_0_5/i_168/A         INV_X1   Fall  0.2900  0.0000 0.0100                      1.54936                                                   | 
|    i_0_5/i_168/ZN        INV_X1   Rise  0.3080  0.0180 0.0110             0.466392 2.97377  3.44016           2       100                    | 
|    i_0_5/i_167/A2        NOR2_X1  Rise  0.3080  0.0000 0.0110                      1.65135                                                   | 
|    i_0_5/i_167/ZN        NOR2_X1  Fall  0.3210  0.0130 0.0080             0.520802 3.0847   3.6055            2       100                    | 
|    i_0_5/i_166/A         INV_X1   Fall  0.3210  0.0000 0.0080                      1.54936                                                   | 
|    i_0_5/i_166/ZN        INV_X1   Rise  0.3370  0.0160 0.0110             0.435717 2.97377  3.40949           2       100                    | 
|    i_0_5/i_165/A2        NOR2_X1  Rise  0.3370  0.0000 0.0110                      1.65135                                                   | 
|    i_0_5/i_165/ZN        NOR2_X1  Fall  0.3500  0.0130 0.0070             0.344094 3.0847   3.42879           2       100                    | 
|    i_0_5/i_164/A         INV_X1   Fall  0.3500  0.0000 0.0070                      1.54936                                                   | 
|    i_0_5/i_164/ZN        INV_X1   Rise  0.3710  0.0210 0.0150             0.881867 4.528    5.40987           3       100                    | 
|    i_0_5/i_3/B2          AOI21_X1 Rise  0.3710  0.0000 0.0150                      1.67685                                                   | 
|    i_0_5/i_3/ZN          AOI21_X1 Fall  0.3960  0.0250 0.0120             2.84363  2.77794  5.62157           1       100                    | 
|    i_0_5/p_0[4]                   Fall  0.3960  0.0000                                                                                       | 
|    i_0_1_8/A1            AOI22_X2 Fall  0.3950 -0.0010 0.0120    -0.0010           2.77794                                                   | 
|    i_0_1_8/ZN            AOI22_X2 Rise  0.4140  0.0190 0.0110             0.186776 1.54936  1.73614           1       100                    | 
|    i_0_1_7/A             INV_X1   Rise  0.4140  0.0000 0.0110                      1.70023                                                   | 
|    i_0_1_7/ZN            INV_X1   Fall  0.4210  0.0070 0.0040             0.399221 0.869621 1.26884           1       100                    | 
|    Res_reg[4]/D          DLH_X1   Fall  0.4210  0.0000 0.0040                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[4]/G 


--------------------------------------------------------------------------------------------------------------------------
| Pin             Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    clk                   Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1 NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[4]/G DLH_X1   Fall  0.1180 0.0080 0.0720          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1180 0.1180 | 
| library hold check                       |  0.0370 0.1550 | 
| data required time                       |  0.1550        | 
|                                          |                | 
| data arrival time                        |  0.4210        | 
| data required time                       | -0.1550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2660        | 
-------------------------------------------------------------


 Timing Path to Res_reg[28]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[28] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    CLOCK_opt_ipo_c567/A  BUF_X16  Fall  0.3480  0.0010 0.0110                      10.9969                                                   | 
|    CLOCK_opt_ipo_c567/Z  BUF_X16  Fall  0.3830  0.0350 0.0100             27.5836  79.7048  107.288           28      100                    | 
|    i_0_1_56/A2           AOI22_X1 Fall  0.3860  0.0030 0.0100                      1.43339                                                   | 
|    i_0_1_56/ZN           AOI22_X1 Rise  0.4110  0.0250 0.0140             0.321486 1.54936  1.87085           1       100                    | 
|    i_0_1_55/A            INV_X1   Rise  0.4110  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_55/ZN           INV_X1   Fall  0.4180  0.0070 0.0050             0.188894 0.869621 1.05851           1       100                    | 
|    Res_reg[28]/D         DLH_X1   Fall  0.4180  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[28]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[28]/G DLH_X1   Fall  0.1140 0.0040 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1140 0.1140 | 
| library hold check                       |  0.0370 0.1510 | 
| data required time                       |  0.1510        | 
|                                          |                | 
| data arrival time                        |  0.4180        | 
| data required time                       | -0.1510        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2670        | 
-------------------------------------------------------------


 Timing Path to Res_reg[27]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[27] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    CLOCK_opt_ipo_c567/A  BUF_X16  Fall  0.3480  0.0010 0.0110                      10.9969                                                   | 
|    CLOCK_opt_ipo_c567/Z  BUF_X16  Fall  0.3830  0.0350 0.0100             27.5836  79.7048  107.288           28      100                    | 
|    i_0_1_54/A2           AOI22_X1 Fall  0.3900  0.0070 0.0100                      1.43339                                                   | 
|    i_0_1_54/ZN           AOI22_X1 Rise  0.4150  0.0250 0.0140             0.260593 1.54936  1.80995           1       100                    | 
|    i_0_1_53/A            INV_X1   Rise  0.4150  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_53/ZN           INV_X1   Fall  0.4220  0.0070 0.0050             0.229719 0.869621 1.09934           1       100                    | 
|    Res_reg[27]/D         DLH_X1   Fall  0.4220  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[27]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[27]/G DLH_X1   Fall  0.1150 0.0050 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0370 0.1520 | 
| data required time                       |  0.1520        | 
|                                          |                | 
| data arrival time                        |  0.4220        | 
| data required time                       | -0.1520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2700        | 
-------------------------------------------------------------


 Timing Path to Res_reg[6]/D 
  
 Path Start Point : A_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[6] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010 0.0010 0.1000          1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410 0.0400 0.0150 0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050 0.0640 0.0550 31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                      | 
|    A_in_reg[0]/G         DLH_X2   Rise  0.1070 0.0020 0.0550          0.987008                                    F             | 
|    A_in_reg[0]/Q         DLH_X2   Fall  0.1850 0.0780 0.0140 0.189571 5.81013  5.99971           1       100      F             | 
|    drc_ipo_c164/A        BUF_X8   Fall  0.1850 0.0000 0.0140          5.81013                                                   | 
|    drc_ipo_c164/Z        BUF_X8   Fall  0.2190 0.0340 0.0120 26.6449  71.7762  98.4211           45      100                    | 
|    i_0_4/A_imm[0]                 Fall  0.2190 0.0000                                                                           | 
|    i_0_4/i_1479/A3       NAND3_X1 Fall  0.2300 0.0110 0.0120          1.48627                                                   | 
|    i_0_4/i_1479/ZN       NAND3_X1 Rise  0.2560 0.0260 0.0130 0.509167 3.05817  3.56734           2       100                    | 
|    i_0_4/i_1368/A2       NAND3_X1 Rise  0.2560 0.0000 0.0130          1.62122                                                   | 
|    i_0_4/i_1368/ZN       NAND3_X1 Fall  0.2830 0.0270 0.0150 0.698331 2.98992  3.68825           2       100                    | 
|    i_0_4/i_1367/A2       NAND2_X1 Fall  0.2830 0.0000 0.0150          1.50228                                                   | 
|    i_0_4/i_1367/ZN       NAND2_X1 Rise  0.3040 0.0210 0.0100 0.682029 1.5292   2.21122           1       100                    | 
|    i_0_4/i_1361/A1       NAND2_X1 Rise  0.3040 0.0000 0.0100          1.59903                                                   | 
|    i_0_4/i_1361/ZN       NAND2_X1 Fall  0.3210 0.0170 0.0100 0.508945 3.03147  3.54042           2       100                    | 
|    i_0_4/i_14/A1         NAND2_X1 Fall  0.3210 0.0000 0.0100          1.5292                                                    | 
|    i_0_4/i_14/ZN         NAND2_X1 Rise  0.3390 0.0180 0.0110 0.402346 2.36355  2.76589           1       100                    | 
|    i_0_4/i_13/B          XOR2_X1  Rise  0.3390 0.0000 0.0110          2.36355                                                   | 
|    i_0_4/i_13/Z          XOR2_X1  Fall  0.3790 0.0400 0.0230 5.95653  7.5133   13.4698           4       100                    | 
|    i_0_4/Res_imm[6]               Fall  0.3790 0.0000                                                                           | 
|    i_0_1_12/B2           AOI22_X2 Fall  0.3800 0.0010 0.0230          3.23306                                                   | 
|    i_0_1_12/ZN           AOI22_X2 Rise  0.4190 0.0390 0.0120 0.699787 1.54936  2.24915           1       100                    | 
|    i_0_1_11/A            INV_X1   Rise  0.4190 0.0000 0.0120          1.70023                                                   | 
|    i_0_1_11/ZN           INV_X1   Fall  0.4260 0.0070 0.0040 0.362831 0.869621 1.23245           1       100                    | 
|    Res_reg[6]/D          DLH_X1   Fall  0.4260 0.0000 0.0040          0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[6]/G 


--------------------------------------------------------------------------------------------------------------------------
| Pin             Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    clk                   Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1 NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[6]/G DLH_X1   Fall  0.1180 0.0080 0.0720          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1180 0.1180 | 
| library hold check                       |  0.0370 0.1550 | 
| data required time                       |  0.1550        | 
|                                          |                | 
| data arrival time                        |  0.4260        | 
| data required time                       | -0.1550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2710        | 
-------------------------------------------------------------


 Timing Path to Res_reg[26]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[26] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    CLOCK_opt_ipo_c567/A  BUF_X16  Fall  0.3480  0.0010 0.0110                      10.9969                                                   | 
|    CLOCK_opt_ipo_c567/Z  BUF_X16  Fall  0.3830  0.0350 0.0100             27.5836  79.7048  107.288           28      100                    | 
|    i_0_1_52/A2           AOI22_X1 Fall  0.3940  0.0110 0.0100                      1.43339                                                   | 
|    i_0_1_52/ZN           AOI22_X1 Rise  0.4190  0.0250 0.0140             0.163204 1.54936  1.71256           1       100                    | 
|    i_0_1_51/A            INV_X1   Rise  0.4190  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_51/ZN           INV_X1   Fall  0.4260  0.0070 0.0050             0.260524 0.869621 1.13015           1       100                    | 
|    Res_reg[26]/D         DLH_X1   Fall  0.4260  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[26]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[26]/G DLH_X1   Fall  0.1150 0.0050 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0370 0.1520 | 
| data required time                       |  0.1520        | 
|                                          |                | 
| data arrival time                        |  0.4260        | 
| data required time                       | -0.1520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2740        | 
-------------------------------------------------------------


 Timing Path to Res_reg[25]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[25] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    CLOCK_opt_ipo_c567/A  BUF_X16  Fall  0.3480  0.0010 0.0110                      10.9969                                                   | 
|    CLOCK_opt_ipo_c567/Z  BUF_X16  Fall  0.3830  0.0350 0.0100             27.5836  79.7048  107.288           28      100                    | 
|    i_0_1_50/A2           AOI22_X1 Fall  0.3950  0.0120 0.0100                      1.43339                                                   | 
|    i_0_1_50/ZN           AOI22_X1 Rise  0.4200  0.0250 0.0140             0.225466 1.54936  1.77483           1       100                    | 
|    i_0_1_49/A            INV_X1   Rise  0.4200  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_49/ZN           INV_X1   Fall  0.4270  0.0070 0.0050             0.204603 0.869621 1.07422           1       100                    | 
|    Res_reg[25]/D         DLH_X1   Fall  0.4270  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[25]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[25]/G DLH_X1   Fall  0.1150 0.0050 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0370 0.1520 | 
| data required time                       |  0.1520        | 
|                                          |                | 
| data arrival time                        |  0.4270        | 
| data required time                       | -0.1520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2750        | 
-------------------------------------------------------------


 Timing Path to Res_reg[24]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[24] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    CLOCK_opt_ipo_c567/A  BUF_X16  Fall  0.3480  0.0010 0.0110                      10.9969                                                   | 
|    CLOCK_opt_ipo_c567/Z  BUF_X16  Fall  0.3830  0.0350 0.0100             27.5836  79.7048  107.288           28      100                    | 
|    i_0_1_48/A2           AOI22_X1 Fall  0.3960  0.0130 0.0100                      1.43339                                                   | 
|    i_0_1_48/ZN           AOI22_X1 Rise  0.4210  0.0250 0.0140             0.186016 1.54936  1.73538           1       100                    | 
|    i_0_1_47/A            INV_X1   Rise  0.4210  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_47/ZN           INV_X1   Fall  0.4280  0.0070 0.0050             0.206092 0.869621 1.07571           1       100                    | 
|    Res_reg[24]/D         DLH_X1   Fall  0.4280  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[24]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[24]/G DLH_X1   Fall  0.1150 0.0050 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0370 0.1520 | 
| data required time                       |  0.1520        | 
|                                          |                | 
| data arrival time                        |  0.4280        | 
| data required time                       | -0.1520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2760        | 
-------------------------------------------------------------


 Timing Path to Res_reg[21]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[21] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    CLOCK_opt_ipo_c567/A  BUF_X16  Fall  0.3480  0.0010 0.0110                      10.9969                                                   | 
|    CLOCK_opt_ipo_c567/Z  BUF_X16  Fall  0.3830  0.0350 0.0100             27.5836  79.7048  107.288           28      100                    | 
|    i_0_1_42/A2           AOI22_X1 Fall  0.3970  0.0140 0.0100                      1.43339                                                   | 
|    i_0_1_42/ZN           AOI22_X1 Rise  0.4220  0.0250 0.0140             0.266647 1.54936  1.81601           1       100                    | 
|    i_0_1_41/A            INV_X1   Rise  0.4220  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_41/ZN           INV_X1   Fall  0.4290  0.0070 0.0050             0.206218 0.869621 1.07584           1       100                    | 
|    Res_reg[21]/D         DLH_X1   Fall  0.4290  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[21]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[21]/G DLH_X1   Fall  0.1150 0.0050 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0370 0.1520 | 
| data required time                       |  0.1520        | 
|                                          |                | 
| data arrival time                        |  0.4290        | 
| data required time                       | -0.1520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2770        | 
-------------------------------------------------------------


 Timing Path to Res_reg[22]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[22] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    CLOCK_opt_ipo_c567/A  BUF_X16  Fall  0.3480  0.0010 0.0110                      10.9969                                                   | 
|    CLOCK_opt_ipo_c567/Z  BUF_X16  Fall  0.3830  0.0350 0.0100             27.5836  79.7048  107.288           28      100                    | 
|    i_0_1_44/A2           AOI22_X1 Fall  0.3970  0.0140 0.0100                      1.43339                                                   | 
|    i_0_1_44/ZN           AOI22_X1 Rise  0.4220  0.0250 0.0130             0.143837 1.54936  1.6932            1       100                    | 
|    i_0_1_43/A            INV_X1   Rise  0.4220  0.0000 0.0130                      1.70023                                                   | 
|    i_0_1_43/ZN           INV_X1   Fall  0.4290  0.0070 0.0040             0.26594  0.869621 1.13556           1       100                    | 
|    Res_reg[22]/D         DLH_X1   Fall  0.4290  0.0000 0.0040                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[22]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[22]/G DLH_X1   Fall  0.1150 0.0050 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0370 0.1520 | 
| data required time                       |  0.1520        | 
|                                          |                | 
| data arrival time                        |  0.4290        | 
| data required time                       | -0.1520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2770        | 
-------------------------------------------------------------


 Timing Path to Res_reg[23]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[23] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    CLOCK_opt_ipo_c567/A  BUF_X16  Fall  0.3480  0.0010 0.0110                      10.9969                                                   | 
|    CLOCK_opt_ipo_c567/Z  BUF_X16  Fall  0.3830  0.0350 0.0100             27.5836  79.7048  107.288           28      100                    | 
|    i_0_1_46/A2           AOI22_X1 Fall  0.3970  0.0140 0.0100                      1.43339                                                   | 
|    i_0_1_46/ZN           AOI22_X1 Rise  0.4220  0.0250 0.0140             0.351315 1.54936  1.90067           1       100                    | 
|    i_0_1_45/A            INV_X1   Rise  0.4220  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_45/ZN           INV_X1   Fall  0.4290  0.0070 0.0050             0.219605 0.869621 1.08923           1       100                    | 
|    Res_reg[23]/D         DLH_X1   Fall  0.4290  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[23]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[23]/G DLH_X1   Fall  0.1150 0.0050 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0370 0.1520 | 
| data required time                       |  0.1520        | 
|                                          |                | 
| data arrival time                        |  0.4290        | 
| data required time                       | -0.1520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2770        | 
-------------------------------------------------------------


 Timing Path to Res_reg[20]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[20] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    CLOCK_opt_ipo_c567/A  BUF_X16  Fall  0.3480  0.0010 0.0110                      10.9969                                                   | 
|    CLOCK_opt_ipo_c567/Z  BUF_X16  Fall  0.3830  0.0350 0.0100             27.5836  79.7048  107.288           28      100                    | 
|    i_0_1_40/A2           AOI22_X1 Fall  0.3980  0.0150 0.0100                      1.43339                                                   | 
|    i_0_1_40/ZN           AOI22_X1 Rise  0.4230  0.0250 0.0140             0.187264 1.54936  1.73662           1       100                    | 
|    i_0_1_39/A            INV_X1   Rise  0.4230  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_39/ZN           INV_X1   Fall  0.4300  0.0070 0.0050             0.210763 0.869621 1.08038           1       100                    | 
|    Res_reg[20]/D         DLH_X1   Fall  0.4300  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[20]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[20]/G DLH_X1   Fall  0.1150 0.0050 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0370 0.1520 | 
| data required time                       |  0.1520        | 
|                                          |                | 
| data arrival time                        |  0.4300        | 
| data required time                       | -0.1520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2780        | 
-------------------------------------------------------------


 Timing Path to Res_reg[18]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[18] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    CLOCK_opt_ipo_c567/A  BUF_X16  Fall  0.3480  0.0010 0.0110                      10.9969                                                   | 
|    CLOCK_opt_ipo_c567/Z  BUF_X16  Fall  0.3830  0.0350 0.0100             27.5836  79.7048  107.288           28      100                    | 
|    i_0_1_36/A2           AOI22_X1 Fall  0.4010  0.0180 0.0100                      1.43339                                                   | 
|    i_0_1_36/ZN           AOI22_X1 Rise  0.4260  0.0250 0.0140             0.273238 1.54936  1.8226            1       100                    | 
|    i_0_1_35/A            INV_X1   Rise  0.4260  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_35/ZN           INV_X1   Fall  0.4330  0.0070 0.0050             0.236267 0.869621 1.10589           1       100                    | 
|    Res_reg[18]/D         DLH_X1   Fall  0.4330  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[18]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[18]/G DLH_X1   Fall  0.1160 0.0060 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1160 0.1160 | 
| library hold check                       |  0.0370 0.1530 | 
| data required time                       |  0.1530        | 
|                                          |                | 
| data arrival time                        |  0.4330        | 
| data required time                       | -0.1530        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2800        | 
-------------------------------------------------------------


 Timing Path to Res_reg[19]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[19] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    CLOCK_opt_ipo_c567/A  BUF_X16  Fall  0.3480  0.0010 0.0110                      10.9969                                                   | 
|    CLOCK_opt_ipo_c567/Z  BUF_X16  Fall  0.3830  0.0350 0.0100             27.5836  79.7048  107.288           28      100                    | 
|    i_0_1_38/A2           AOI22_X1 Fall  0.4000  0.0170 0.0100                      1.43339                                                   | 
|    i_0_1_38/ZN           AOI22_X1 Rise  0.4260  0.0260 0.0150             0.46033  1.54936  2.00969           1       100                    | 
|    i_0_1_37/A            INV_X1   Rise  0.4260  0.0000 0.0150                      1.70023                                                   | 
|    i_0_1_37/ZN           INV_X1   Fall  0.4330  0.0070 0.0050             0.155609 0.869621 1.02523           1       100                    | 
|    Res_reg[19]/D         DLH_X1   Fall  0.4330  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[19]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[19]/G DLH_X1   Fall  0.1150 0.0050 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0370 0.1520 | 
| data required time                       |  0.1520        | 
|                                          |                | 
| data arrival time                        |  0.4330        | 
| data required time                       | -0.1520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2810        | 
-------------------------------------------------------------


 Timing Path to Res_reg[5]/D 
  
 Path Start Point : A_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[5] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    A_in_reg[0]/G         DLH_X2   Rise  0.1070  0.0020 0.0550                      0.987008                                    F             | 
|    A_in_reg[0]/Q         DLH_X2   Rise  0.1780  0.0710 0.0130             0.189571 5.81013  5.99971           1       100      F             | 
|    drc_ipo_c164/A        BUF_X8   Rise  0.1780  0.0000 0.0130                      6.58518                                                   | 
|    drc_ipo_c164/Z        BUF_X8   Rise  0.2160  0.0380 0.0300             26.6449  71.7762  98.4211           45      100                    | 
|    i_0_4/A_imm[0]                 Rise  0.2160  0.0000                                                                                       | 
|    i_0_4/i_1418/A2       NAND2_X1 Rise  0.2300  0.0140 0.0300                      1.6642                                                    | 
|    i_0_4/i_1418/ZN       NAND2_X1 Fall  0.2530  0.0230 0.0110             0.484159 3.05164  3.5358            2       100                    | 
|    i_0_4/i_1348/A        INV_X1   Fall  0.2530  0.0000 0.0110                      1.54936                                                   | 
|    i_0_4/i_1348/ZN       INV_X1   Rise  0.2690  0.0160 0.0100             0.355208 2.36817  2.72337           1       100                    | 
|    i_0_4/i_1346/B        XNOR2_X1 Rise  0.2690  0.0000 0.0100                      2.57361                                                   | 
|    i_0_4/i_1346/ZN       XNOR2_X1 Fall  0.2890  0.0200 0.0100             0.938299 2.32158  3.25988           2       100                    | 
|    i_0_4/i_1344/A1       NAND2_X1 Fall  0.2890  0.0000 0.0100                      1.5292                                                    | 
|    i_0_4/i_1344/ZN       NAND2_X1 Rise  0.3080  0.0190 0.0120             0.346138 3.03147  3.37761           2       100                    | 
|    i_0_4/i_1325/A1       NAND2_X1 Rise  0.3080  0.0000 0.0120                      1.59903                                                   | 
|    i_0_4/i_1325/ZN       NAND2_X1 Fall  0.3210  0.0130 0.0070             0.209555 1.50228  1.71183           1       100                    | 
|    i_0_4/i_1324/A2       NAND2_X1 Fall  0.3210  0.0000 0.0070                      1.50228                                                   | 
|    i_0_4/i_1324/ZN       NAND2_X1 Rise  0.3440  0.0230 0.0150             0.88175  3.71043  4.59218           2       100                    | 
|    i_0_4/i_11/A          XOR2_X1  Rise  0.3440  0.0000 0.0150                      2.23214                                                   | 
|    i_0_4/i_11/Z          XOR2_X1  Fall  0.3910  0.0470 0.0260             7.55572  9.09382  16.6495           5       100                    | 
|    i_0_4/Res_imm[5]               Fall  0.3910  0.0000                                                                                       | 
|    i_0_1_10/B2           AOI22_X2 Fall  0.3880 -0.0030 0.0260    -0.0040           3.23306                                                   | 
|    i_0_1_10/ZN           AOI22_X2 Rise  0.4280  0.0400 0.0120             0.400033 1.54936  1.94939           1       100                    | 
|    i_0_1_9/A             INV_X1   Rise  0.4280  0.0000 0.0120                      1.70023                                                   | 
|    i_0_1_9/ZN            INV_X1   Fall  0.4360  0.0080 0.0050             0.632182 0.869621 1.5018            1       100                    | 
|    Res_reg[5]/D          DLH_X1   Fall  0.4360  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[5]/G 


--------------------------------------------------------------------------------------------------------------------------
| Pin             Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    clk                   Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1 NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[5]/G DLH_X1   Fall  0.1180 0.0080 0.0720          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1180 0.1180 | 
| library hold check                       |  0.0370 0.1550 | 
| data required time                       |  0.1550        | 
|                                          |                | 
| data arrival time                        |  0.4360        | 
| data required time                       | -0.1550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2810        | 
-------------------------------------------------------------


 Timing Path to Res_reg[7]/D 
  
 Path Start Point : A_in_reg[0] (DLH_X2) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[7] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    A_in_reg[0]/G         DLH_X2   Rise  0.1070  0.0020 0.0550                      0.987008                                    F             | 
|    A_in_reg[0]/Q         DLH_X2   Fall  0.1850  0.0780 0.0140             0.189571 5.81013  5.99971           1       100      F             | 
|    drc_ipo_c164/A        BUF_X8   Fall  0.1850  0.0000 0.0140                      5.81013                                                   | 
|    drc_ipo_c164/Z        BUF_X8   Fall  0.2190  0.0340 0.0120             26.6449  71.7762  98.4211           45      100                    | 
|    i_0_4/A_imm[0]                 Fall  0.2190  0.0000                                                                                       | 
|    i_0_4/i_1479/A3       NAND3_X1 Fall  0.2300  0.0110 0.0120                      1.48627                                                   | 
|    i_0_4/i_1479/ZN       NAND3_X1 Rise  0.2560  0.0260 0.0130             0.509167 3.05817  3.56734           2       100                    | 
|    i_0_4/i_1368/A2       NAND3_X1 Rise  0.2560  0.0000 0.0130                      1.62122                                                   | 
|    i_0_4/i_1368/ZN       NAND3_X1 Fall  0.2830  0.0270 0.0150             0.698331 2.98992  3.68825           2       100                    | 
|    i_0_4/i_1367/A2       NAND2_X1 Fall  0.2830  0.0000 0.0150                      1.50228                                                   | 
|    i_0_4/i_1367/ZN       NAND2_X1 Rise  0.3040  0.0210 0.0100             0.682029 1.5292   2.21122           1       100                    | 
|    i_0_4/i_1361/A1       NAND2_X1 Rise  0.3040  0.0000 0.0100                      1.59903                                                   | 
|    i_0_4/i_1361/ZN       NAND2_X1 Fall  0.3210  0.0170 0.0100             0.508945 3.03147  3.54042           2       100                    | 
|    i_0_4/i_1320/A2       NAND2_X1 Fall  0.3210  0.0000 0.0100                      1.50228                                                   | 
|    i_0_4/i_1320/ZN       NAND2_X1 Rise  0.3500  0.0290 0.0190             2.93714  3.81037  6.74751           2       100                    | 
|    i_0_4/i_15/B          XOR2_X1  Rise  0.3500  0.0000 0.0190                      2.36355                                                   | 
|    i_0_4/i_15/Z          XOR2_X1  Fall  0.3940  0.0440 0.0240             3.37228  10.4867  13.859            4       100                    | 
|    i_0_4/Res_imm[7]               Fall  0.3940  0.0000                                                                                       | 
|    i_0_1_14/B2           AOI22_X4 Fall  0.3930 -0.0010 0.0240    -0.0020           6.18021                                                   | 
|    i_0_1_14/ZN           AOI22_X4 Rise  0.4310  0.0380 0.0120             0.252929 2.94332  3.19624           1       100                    | 
|    CLOCK_opt_ipo_c529/A  INV_X2   Rise  0.4310  0.0000 0.0120                      3.25089                                                   | 
|    CLOCK_opt_ipo_c529/ZN INV_X2   Fall  0.4370  0.0060 0.0040             0.273334 0.869621 1.14296           1       100                    | 
|    Res_reg[7]/D          DLH_X1   Fall  0.4370  0.0000 0.0040                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[7]/G 


--------------------------------------------------------------------------------------------------------------------------
| Pin             Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    clk                   Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1 NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[7]/G DLH_X1   Fall  0.1180 0.0080 0.0720          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1180 0.1180 | 
| library hold check                       |  0.0370 0.1550 | 
| data required time                       |  0.1550        | 
|                                          |                | 
| data arrival time                        |  0.4370        | 
| data required time                       | -0.1550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2820        | 
-------------------------------------------------------------


 Timing Path to Res_reg[9]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[9] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    CLOCK_opt_ipo_c567/A  BUF_X16  Fall  0.3480  0.0010 0.0110                      10.9969                                                   | 
|    CLOCK_opt_ipo_c567/Z  BUF_X16  Fall  0.3830  0.0350 0.0100             27.5836  79.7048  107.288           28      100                    | 
|    i_0_1_18/A2           AOI22_X4 Fall  0.4110  0.0280 0.0100                      5.7637                                                    | 
|    i_0_1_18/ZN           AOI22_X4 Rise  0.4320  0.0210 0.0110             0.168067 2.94332  3.11138           1       100                    | 
|    CLOCK_opt_ipo_c527/A  INV_X2   Rise  0.4320  0.0000 0.0110                      3.25089                                                   | 
|    CLOCK_opt_ipo_c527/ZN INV_X2   Fall  0.4380  0.0060 0.0040             0.680583 0.869621 1.5502            1       100                    | 
|    Res_reg[9]/D          DLH_X1   Fall  0.4380  0.0000 0.0040                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[9]/G 


--------------------------------------------------------------------------------------------------------------------------
| Pin             Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    clk                   Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1 NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[9]/G DLH_X1   Fall  0.1190 0.0090 0.0720          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1190 0.1190 | 
| library hold check                       |  0.0370 0.1560 | 
| data required time                       |  0.1560        | 
|                                          |                | 
| data arrival time                        |  0.4380        | 
| data required time                       | -0.1560        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2820        | 
-------------------------------------------------------------


 Timing Path to Res_reg[13]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[13] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    CLOCK_opt_ipo_c567/A  BUF_X16  Fall  0.3480  0.0010 0.0110                      10.9969                                                   | 
|    CLOCK_opt_ipo_c567/Z  BUF_X16  Fall  0.3830  0.0350 0.0100             27.5836  79.7048  107.288           28      100                    | 
|    i_0_1_26/A2           AOI22_X4 Fall  0.4100  0.0270 0.0100                      5.7637                                                    | 
|    i_0_1_26/ZN           AOI22_X4 Rise  0.4320  0.0220 0.0110             0.367728 2.94332  3.31104           1       100                    | 
|    CLOCK_opt_ipo_c565/A  INV_X2   Rise  0.4320  0.0000 0.0110                      3.25089                                                   | 
|    CLOCK_opt_ipo_c565/ZN INV_X2   Fall  0.4380  0.0060 0.0040             0.369709 0.869621 1.23933           1       100                    | 
|    Res_reg[13]/D         DLH_X1   Fall  0.4380  0.0000 0.0040                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[13]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[13]/G DLH_X1   Fall  0.1180 0.0080 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1180 0.1180 | 
| library hold check                       |  0.0370 0.1550 | 
| data required time                       |  0.1550        | 
|                                          |                | 
| data arrival time                        |  0.4380        | 
| data required time                       | -0.1550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2830        | 
-------------------------------------------------------------


 Timing Path to Res_reg[14]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[14] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    CLOCK_opt_ipo_c567/A  BUF_X16  Fall  0.3480  0.0010 0.0110                      10.9969                                                   | 
|    CLOCK_opt_ipo_c567/Z  BUF_X16  Fall  0.3830  0.0350 0.0100             27.5836  79.7048  107.288           28      100                    | 
|    i_0_1_28/A2           AOI22_X4 Fall  0.4100  0.0270 0.0100                      5.7637                                                    | 
|    i_0_1_28/ZN           AOI22_X4 Rise  0.4320  0.0220 0.0110             0.5388   2.94332  3.48212           1       100                    | 
|    CLOCK_opt_ipo_c569/A  INV_X2   Rise  0.4320  0.0000 0.0110                      3.25089                                                   | 
|    CLOCK_opt_ipo_c569/ZN INV_X2   Fall  0.4380  0.0060 0.0040             0.216999 0.869621 1.08662           1       100                    | 
|    Res_reg[14]/D         DLH_X1   Fall  0.4380  0.0000 0.0040                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[14]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[14]/G DLH_X1   Fall  0.1180 0.0080 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1180 0.1180 | 
| library hold check                       |  0.0370 0.1550 | 
| data required time                       |  0.1550        | 
|                                          |                | 
| data arrival time                        |  0.4380        | 
| data required time                       | -0.1550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2830        | 
-------------------------------------------------------------


 Timing Path to Res_reg[17]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[17] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    CLOCK_opt_ipo_c567/A  BUF_X16  Fall  0.3480  0.0010 0.0110                      10.9969                                                   | 
|    CLOCK_opt_ipo_c567/Z  BUF_X16  Fall  0.3830  0.0350 0.0100             27.5836  79.7048  107.288           28      100                    | 
|    i_0_1_34/A2           AOI22_X1 Fall  0.4030  0.0200 0.0100                      1.43339                                                   | 
|    i_0_1_34/ZN           AOI22_X1 Rise  0.4290  0.0260 0.0150             0.532115 1.54936  2.08147           1       100                    | 
|    i_0_1_33/A            INV_X1   Rise  0.4290  0.0000 0.0150                      1.70023                                                   | 
|    i_0_1_33/ZN           INV_X1   Fall  0.4360  0.0070 0.0050             0.282278 0.869621 1.1519            1       100                    | 
|    Res_reg[17]/D         DLH_X1   Fall  0.4360  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[17]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[17]/G DLH_X1   Fall  0.1150 0.0050 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0370 0.1520 | 
| data required time                       |  0.1520        | 
|                                          |                | 
| data arrival time                        |  0.4360        | 
| data required time                       | -0.1520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2840        | 
-------------------------------------------------------------


 Timing Path to Res_reg[16]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[16] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    CLOCK_opt_ipo_c567/A  BUF_X16  Fall  0.3480  0.0010 0.0110                      10.9969                                                   | 
|    CLOCK_opt_ipo_c567/Z  BUF_X16  Fall  0.3830  0.0350 0.0100             27.5836  79.7048  107.288           28      100                    | 
|    i_0_1_32/A2           AOI22_X1 Fall  0.4050  0.0220 0.0100                      1.43339                                                   | 
|    i_0_1_32/ZN           AOI22_X1 Rise  0.4300  0.0250 0.0140             0.243751 1.54936  1.79311           1       100                    | 
|    i_0_1_31/A            INV_X1   Rise  0.4300  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_31/ZN           INV_X1   Fall  0.4370  0.0070 0.0050             0.160175 0.869621 1.0298            1       100                    | 
|    Res_reg[16]/D         DLH_X1   Fall  0.4370  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[16]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[16]/G DLH_X1   Fall  0.1160 0.0060 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1160 0.1160 | 
| library hold check                       |  0.0370 0.1530 | 
| data required time                       |  0.1530        | 
|                                          |                | 
| data arrival time                        |  0.4370        | 
| data required time                       | -0.1530        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2840        | 
-------------------------------------------------------------


 Timing Path to Res_reg[10]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[10] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    CLOCK_opt_ipo_c567/A  BUF_X16  Fall  0.3480  0.0010 0.0110                      10.9969                                                   | 
|    CLOCK_opt_ipo_c567/Z  BUF_X16  Fall  0.3830  0.0350 0.0100             27.5836  79.7048  107.288           28      100                    | 
|    i_0_1_20/A2           AOI22_X2 Fall  0.4100  0.0270 0.0100                      2.96461                                                   | 
|    i_0_1_20/ZN           AOI22_X2 Rise  0.4320  0.0220 0.0120             0.534207 1.54936  2.08357           1       100                    | 
|    i_0_1_19/A            INV_X1   Rise  0.4320  0.0000 0.0120                      1.70023                                                   | 
|    i_0_1_19/ZN           INV_X1   Fall  0.4390  0.0070 0.0040             0.511907 0.869621 1.38153           1       100                    | 
|    Res_reg[10]/D         DLH_X1   Fall  0.4390  0.0000 0.0040                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[10]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[10]/G DLH_X1   Fall  0.1180 0.0080 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1180 0.1180 | 
| library hold check                       |  0.0370 0.1550 | 
| data required time                       |  0.1550        | 
|                                          |                | 
| data arrival time                        |  0.4390        | 
| data required time                       | -0.1550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2840        | 
-------------------------------------------------------------


 Timing Path to Res_reg[11]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[11] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    CLOCK_opt_ipo_c567/A  BUF_X16  Fall  0.3480  0.0010 0.0110                      10.9969                                                   | 
|    CLOCK_opt_ipo_c567/Z  BUF_X16  Fall  0.3830  0.0350 0.0100             27.5836  79.7048  107.288           28      100                    | 
|    i_0_1_22/A2           AOI22_X2 Fall  0.4100  0.0270 0.0100                      2.96461                                                   | 
|    i_0_1_22/ZN           AOI22_X2 Rise  0.4320  0.0220 0.0120             0.618714 1.54936  2.16807           1       100                    | 
|    i_0_1_21/A            INV_X1   Rise  0.4320  0.0000 0.0120                      1.70023                                                   | 
|    i_0_1_21/ZN           INV_X1   Fall  0.4390  0.0070 0.0040             0.2567   0.869621 1.12632           1       100                    | 
|    Res_reg[11]/D         DLH_X1   Fall  0.4390  0.0000 0.0040                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[11]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[11]/G DLH_X1   Fall  0.1180 0.0080 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1180 0.1180 | 
| library hold check                       |  0.0370 0.1550 | 
| data required time                       |  0.1550        | 
|                                          |                | 
| data arrival time                        |  0.4390        | 
| data required time                       | -0.1550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2840        | 
-------------------------------------------------------------


 Timing Path to Res_reg[8]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[8] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    CLOCK_opt_ipo_c567/A  BUF_X16  Fall  0.3480  0.0010 0.0110                      10.9969                                                   | 
|    CLOCK_opt_ipo_c567/Z  BUF_X16  Fall  0.3830  0.0350 0.0100             27.5836  79.7048  107.288           28      100                    | 
|    i_0_1_16/A2           AOI22_X2 Fall  0.4110  0.0280 0.0100                      2.96461                                                   | 
|    i_0_1_16/ZN           AOI22_X2 Rise  0.4330  0.0220 0.0110             0.302616 1.54936  1.85198           1       100                    | 
|    i_0_1_15/A            INV_X1   Rise  0.4330  0.0000 0.0110                      1.70023                                                   | 
|    i_0_1_15/ZN           INV_X1   Fall  0.4400  0.0070 0.0040             0.303622 0.869621 1.17324           1       100                    | 
|    Res_reg[8]/D          DLH_X1   Fall  0.4400  0.0000 0.0040                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[8]/G 


--------------------------------------------------------------------------------------------------------------------------
| Pin             Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    clk                   Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1 NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[8]/G DLH_X1   Fall  0.1190 0.0090 0.0720          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1190 0.1190 | 
| library hold check                       |  0.0370 0.1560 | 
| data required time                       |  0.1560        | 
|                                          |                | 
| data arrival time                        |  0.4400        | 
| data required time                       | -0.1560        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2840        | 
-------------------------------------------------------------


 Timing Path to Res_reg[12]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[12] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    CLOCK_opt_ipo_c567/A  BUF_X16  Fall  0.3480  0.0010 0.0110                      10.9969                                                   | 
|    CLOCK_opt_ipo_c567/Z  BUF_X16  Fall  0.3830  0.0350 0.0100             27.5836  79.7048  107.288           28      100                    | 
|    i_0_1_24/A1           AOI22_X1 Fall  0.4100  0.0270 0.0100                      1.50384                                                   | 
|    i_0_1_24/ZN           AOI22_X1 Rise  0.4320  0.0220 0.0140             0.370628 1.54936  1.91999           1       100                    | 
|    i_0_1_23/A            INV_X1   Rise  0.4320  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_23/ZN           INV_X1   Fall  0.4400  0.0080 0.0050             0.51097  0.869621 1.38059           1       100                    | 
|    Res_reg[12]/D         DLH_X1   Fall  0.4400  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[12]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[12]/G DLH_X1   Fall  0.1180 0.0080 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1180 0.1180 | 
| library hold check                       |  0.0370 0.1550 | 
| data required time                       |  0.1550        | 
|                                          |                | 
| data arrival time                        |  0.4400        | 
| data required time                       | -0.1550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2850        | 
-------------------------------------------------------------


 Timing Path to Res_reg[15]/D 
  
 Path Start Point : B_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : Res_reg[15] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000             10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010  0.0010 0.1000                      1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410  0.0400 0.0150             0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410  0.0000 0.0150                      5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050  0.0640 0.0550             31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                                   | 
|    B_in_reg[31]/G        DLH_X1   Rise  0.1070  0.0020 0.0550                      0.985498                                    F             | 
|    B_in_reg[31]/Q        DLH_X1   Rise  0.1980  0.0910 0.0300             0.42668  10.9969  11.4236           1       100      F             | 
|    drc_ipo_c167/A        BUF_X16  Rise  0.1980  0.0000 0.0300                      12.4108                                                   | 
|    drc_ipo_c167/Z        BUF_X16  Rise  0.2340  0.0360 0.0150             14.6084  65.866   80.4744           33      100                    | 
|    i_0_1_129/A           XOR2_X1  Rise  0.2390  0.0050 0.0150                      2.23214                                                   | 
|    i_0_1_129/Z           XOR2_X1  Fall  0.2970  0.0580 0.0310             15.4648  6.18872  21.6536           2       100                    | 
|    i_0_1_128/A3          AND3_X4  Fall  0.2940 -0.0030 0.0310    -0.0040           3.2395                                                    | 
|    i_0_1_128/ZN          AND3_X4  Fall  0.3470  0.0530 0.0110             3.43142  23.4272  26.8586           3       100                    | 
|    CLOCK_opt_ipo_c567/A  BUF_X16  Fall  0.3480  0.0010 0.0110                      10.9969                                                   | 
|    CLOCK_opt_ipo_c567/Z  BUF_X16  Fall  0.3830  0.0350 0.0100             27.5836  79.7048  107.288           28      100                    | 
|    i_0_1_30/A2           AOI22_X1 Fall  0.4080  0.0250 0.0100                      1.43339                                                   | 
|    i_0_1_30/ZN           AOI22_X1 Rise  0.4330  0.0250 0.0140             0.203099 1.54936  1.75246           1       100                    | 
|    i_0_1_29/A            INV_X1   Rise  0.4330  0.0000 0.0140                      1.70023                                                   | 
|    i_0_1_29/ZN           INV_X1   Fall  0.4400  0.0070 0.0050             0.284331 0.869621 1.15395           1       100                    | 
|    Res_reg[15]/D         DLH_X1   Fall  0.4400  0.0000 0.0050                      0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[15]/G 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_218/A1  NAND2_X4 Rise  0.0010 0.0010 0.1000          5.95497                                     F             | 
|    i_0_1_218/ZN  NAND2_X4 Fall  0.1100 0.1090 0.0720 63.5151  63.0718  126.587           64      100      F    K        | 
|    Res_reg[15]/G DLH_X1   Fall  0.1170 0.0070 0.0720          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1170 0.1170 | 
| library hold check                       |  0.0370 0.1540 | 
| data required time                       |  0.1540        | 
|                                          |                | 
| data arrival time                        |  0.4400        | 
| data required time                       | -0.1540        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2860        | 
-------------------------------------------------------------


 Timing Path to OVF 
  
 Path Start Point : A_in_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : OVF 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.1000 10.9494  7.14484  18.0942           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Rise  0.0010 0.0010 0.1000          1.647                                       F             | 
|    i_0_1_184/ZN          AOI21_X1 Fall  0.0410 0.0400 0.0150 0.26171  5.70005  5.96176           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Fall  0.0410 0.0000 0.0150          5.70005                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Rise  0.1050 0.0640 0.0550 31.0589  57.2023  88.2612           64      100      F    K        | 
| Data Path:                                                                                                                      | 
|    A_in_reg[31]/G        DLH_X1   Rise  0.1070 0.0020 0.0550          0.985498                                    F             | 
|    A_in_reg[31]/Q        DLH_X1   Rise  0.1980 0.0910 0.0300 0.424436 10.9969  11.4213           1       100      F             | 
|    drc_ipo_c165/A        BUF_X16  Rise  0.1980 0.0000 0.0300          12.4108                                                   | 
|    drc_ipo_c165/Z        BUF_X16  Rise  0.2350 0.0370 0.0160 16.5151  73.766   90.2811           34      100                    | 
|    sgo__c361/A2          NOR2_X4  Rise  0.2480 0.0130 0.0160          6.68337                                                   | 
|    sgo__c361/ZN          NOR2_X4  Fall  0.2580 0.0100 0.0050 0.243288 2.94332  3.1866            1       100                    | 
|    opt_ipo_c504/A        INV_X2   Fall  0.2580 0.0000 0.0050          2.94332                                                   | 
|    opt_ipo_c504/ZN       INV_X2   Rise  0.2780 0.0200 0.0150 0.528715 10       10.5287           1       100                    | 
|    OVF                            Rise  0.2780 0.0000 0.0150          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 10.9494  7.60197 18.5513           2       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.2780         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.4780         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[22]/D 
  
 Path Start Point : B[22] 
 Path End Point   : B_in_reg[22] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[22]                  Rise  0.2000 0.0000 0.1000 1.71369  1.57285  3.28654           1       100      c             | 
|    i_0_1_208/A1   AND2_X2 Rise  0.2000 0.0000 0.1000          1.65652                                                   | 
|    i_0_1_208/ZN   AND2_X2 Rise  0.2420 0.0420 0.0080 0.256989 0.869621 1.12661           1       100                    | 
|    B_in_reg[22]/D DLH_X1  Rise  0.2420 0.0000 0.0080          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[22]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    B_in_reg[22]/G        DLH_X1   Fall  1.1460 0.0030 0.0330          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0240 -0.8300 | 
| data required time                       | -0.8300         | 
|                                          |                 | 
| data arrival time                        |  0.2420         | 
| data required time                       |  0.8300         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0720         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[3]/D 
  
 Path Start Point : A[3] 
 Path End Point   : A_in_reg[3] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    A[3]                  Rise  0.2000 0.0000 0.1000 0.549789 0.874832 1.42462           1       100      c             | 
|    i_0_1_155/A1  AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_155/ZN  AND2_X1 Rise  0.2460 0.0460 0.0090 0.278036 0.869621 1.14766           1       100                    | 
|    A_in_reg[3]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[3]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    A_in_reg[3]/G         DLH_X1   Fall  1.1460 0.0030 0.0330          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0240 -0.8300 | 
| data required time                       | -0.8300         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8300         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0760         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[5]/D 
  
 Path Start Point : A[5] 
 Path End Point   : A_in_reg[5] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    A[5]                  Rise  0.2000 0.0000 0.1000 0.346431 0.874832 1.22126           1       100      c             | 
|    i_0_1_157/A1  AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_157/ZN  AND2_X1 Rise  0.2460 0.0460 0.0090 0.202549 0.869621 1.07217           1       100                    | 
|    A_in_reg[5]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[5]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    A_in_reg[5]/G         DLH_X1   Fall  1.1460 0.0030 0.0330          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0240 -0.8300 | 
| data required time                       | -0.8300         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8300         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0760         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[7]/D 
  
 Path Start Point : A[7] 
 Path End Point   : A_in_reg[7] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    A[7]                  Rise  0.2000 0.0000 0.1000 0.335357 0.874832 1.21019           1       100      c             | 
|    i_0_1_159/A1  AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_159/ZN  AND2_X1 Rise  0.2460 0.0460 0.0090 0.206287 0.869621 1.07591           1       100                    | 
|    A_in_reg[7]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[7]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    A_in_reg[7]/G         DLH_X1   Fall  1.1460 0.0030 0.0330          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0240 -0.8300 | 
| data required time                       | -0.8300         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8300         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0760         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[8]/D 
  
 Path Start Point : A[8] 
 Path End Point   : A_in_reg[8] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    A[8]                  Rise  0.2000 0.0000 0.1000 0.188213 0.874832 1.06305           1       100      c             | 
|    i_0_1_160/A1  AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_160/ZN  AND2_X1 Rise  0.2460 0.0460 0.0090 0.173133 0.869621 1.04275           1       100                    | 
|    A_in_reg[8]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[8]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    A_in_reg[8]/G         DLH_X1   Fall  1.1460 0.0030 0.0330          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0240 -0.8300 | 
| data required time                       | -0.8300         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8300         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0760         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[9]/D 
  
 Path Start Point : A[9] 
 Path End Point   : A_in_reg[9] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    A[9]                  Rise  0.2000 0.0000 0.1000 0.737952 0.874832 1.61278           1       100      c             | 
|    i_0_1_161/A1  AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_161/ZN  AND2_X1 Rise  0.2460 0.0460 0.0090 0.206629 0.869621 1.07625           1       100                    | 
|    A_in_reg[9]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[9]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    A_in_reg[9]/G         DLH_X1   Fall  1.1460 0.0030 0.0330          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0240 -0.8300 | 
| data required time                       | -0.8300         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8300         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0760         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[10]/D 
  
 Path Start Point : A[10] 
 Path End Point   : A_in_reg[10] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[10]                  Rise  0.2000 0.0000 0.1000 0.637605 0.874832 1.51244           1       100      c             | 
|    i_0_1_162/A1   AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_162/ZN   AND2_X1 Rise  0.2460 0.0460 0.0090 0.232676 0.869621 1.1023            1       100                    | 
|    A_in_reg[10]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[10]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    A_in_reg[10]/G        DLH_X1   Fall  1.1460 0.0030 0.0330          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0240 -0.8300 | 
| data required time                       | -0.8300         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8300         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0760         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[11]/D 
  
 Path Start Point : A[11] 
 Path End Point   : A_in_reg[11] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[11]                  Rise  0.2000 0.0000 0.1000 0.346093 0.874832 1.22093           1       100      c             | 
|    i_0_1_163/A1   AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_163/ZN   AND2_X1 Rise  0.2460 0.0460 0.0090 0.165503 0.869621 1.03512           1       100                    | 
|    A_in_reg[11]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[11]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    A_in_reg[11]/G        DLH_X1   Fall  1.1460 0.0030 0.0330          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0240 -0.8300 | 
| data required time                       | -0.8300         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8300         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0760         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[12]/D 
  
 Path Start Point : A[12] 
 Path End Point   : A_in_reg[12] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[12]                  Rise  0.2000 0.0000 0.1000 1.21179  0.874832 2.08662           1       100      c             | 
|    i_0_1_164/A1   AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_164/ZN   AND2_X1 Rise  0.2460 0.0460 0.0090 0.254032 0.869621 1.12365           1       100                    | 
|    A_in_reg[12]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[12]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    A_in_reg[12]/G        DLH_X1   Fall  1.1460 0.0030 0.0330          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0240 -0.8300 | 
| data required time                       | -0.8300         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8300         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0760         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[13]/D 
  
 Path Start Point : A[13] 
 Path End Point   : A_in_reg[13] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[13]                  Rise  0.2000 0.0000 0.1000 0.815339 0.874832 1.69017           1       100      c             | 
|    i_0_1_165/A1   AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_165/ZN   AND2_X1 Rise  0.2460 0.0460 0.0090 0.191643 0.869621 1.06126           1       100                    | 
|    A_in_reg[13]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[13]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    A_in_reg[13]/G        DLH_X1   Fall  1.1460 0.0030 0.0330          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0240 -0.8300 | 
| data required time                       | -0.8300         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8300         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0760         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[14]/D 
  
 Path Start Point : A[14] 
 Path End Point   : A_in_reg[14] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[14]                  Rise  0.2000 0.0000 0.1000 0.918171 0.874832 1.793             1       100      c             | 
|    i_0_1_166/A1   AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_166/ZN   AND2_X1 Rise  0.2460 0.0460 0.0090 0.139898 0.869621 1.00952           1       100                    | 
|    A_in_reg[14]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[14]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    A_in_reg[14]/G        DLH_X1   Fall  1.1460 0.0030 0.0330          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0240 -0.8300 | 
| data required time                       | -0.8300         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8300         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0760         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[15]/D 
  
 Path Start Point : A[15] 
 Path End Point   : A_in_reg[15] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[15]                  Rise  0.2000 0.0000 0.1000 0.60065  0.874832 1.47548           1       100      c             | 
|    i_0_1_167/A1   AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_167/ZN   AND2_X1 Rise  0.2460 0.0460 0.0080 0.121455 0.869621 0.991076          1       100                    | 
|    A_in_reg[15]/D DLH_X1  Rise  0.2460 0.0000 0.0080          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[15]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    A_in_reg[15]/G        DLH_X1   Fall  1.1460 0.0030 0.0330          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0240 -0.8300 | 
| data required time                       | -0.8300         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8300         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0760         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[20]/D 
  
 Path Start Point : A[20] 
 Path End Point   : A_in_reg[20] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[20]                  Rise  0.2000 0.0000 0.1000 0.329313 0.874832 1.20414           1       100      c             | 
|    i_0_1_172/A1   AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_172/ZN   AND2_X1 Rise  0.2460 0.0460 0.0090 0.161021 0.869621 1.03064           1       100                    | 
|    A_in_reg[20]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[20]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    A_in_reg[20]/G        DLH_X1   Fall  1.1460 0.0030 0.0330          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0240 -0.8300 | 
| data required time                       | -0.8300         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8300         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0760         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[22]/D 
  
 Path Start Point : A[22] 
 Path End Point   : A_in_reg[22] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[22]                  Rise  0.2000 0.0000 0.1000 0.553689 0.874832 1.42852           1       100      c             | 
|    i_0_1_174/A1   AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_174/ZN   AND2_X1 Rise  0.2460 0.0460 0.0090 0.253253 0.869621 1.12287           1       100                    | 
|    A_in_reg[22]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[22]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    A_in_reg[22]/G        DLH_X1   Fall  1.1460 0.0030 0.0330          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0240 -0.8300 | 
| data required time                       | -0.8300         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8300         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0760         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[28]/D 
  
 Path Start Point : A[28] 
 Path End Point   : A_in_reg[28] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[28]                  Rise  0.2000 0.0000 0.1000 0.621637 0.874832 1.49647           1       100      c             | 
|    i_0_1_180/A1   AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_180/ZN   AND2_X1 Rise  0.2460 0.0460 0.0090 0.173763 0.869621 1.04338           1       100                    | 
|    A_in_reg[28]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[28]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    A_in_reg[28]/G        DLH_X1   Fall  1.1460 0.0030 0.0330          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0240 -0.8300 | 
| data required time                       | -0.8300         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8300         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0760         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[29]/D 
  
 Path Start Point : A[29] 
 Path End Point   : A_in_reg[29] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[29]                  Rise  0.2000 0.0000 0.1000 0.74354  0.874832 1.61837           1       100      c             | 
|    i_0_1_181/A1   AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_181/ZN   AND2_X1 Rise  0.2460 0.0460 0.0090 0.223673 0.869621 1.09329           1       100                    | 
|    A_in_reg[29]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[29]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    A_in_reg[29]/G        DLH_X1   Fall  1.1460 0.0030 0.0330          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0240 -0.8300 | 
| data required time                       | -0.8300         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8300         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0760         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[30]/D 
  
 Path Start Point : A[30] 
 Path End Point   : A_in_reg[30] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[30]                  Rise  0.2000 0.0000 0.1000 0.893443 0.874832 1.76828           1       100      c             | 
|    i_0_1_182/A1   AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_182/ZN   AND2_X1 Rise  0.2460 0.0460 0.0090 0.227136 0.869621 1.09676           1       100                    | 
|    A_in_reg[30]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[30]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    A_in_reg[30]/G        DLH_X1   Fall  1.1460 0.0030 0.0330          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0240 -0.8300 | 
| data required time                       | -0.8300         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8300         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0760         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[1]/D 
  
 Path Start Point : B[1] 
 Path End Point   : B_in_reg[1] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    B[1]                  Rise  0.2000 0.0000 0.1000 1.1154   0.874832 1.99023           1       100      c             | 
|    i_0_1_187/A1  AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_187/ZN  AND2_X1 Rise  0.2460 0.0460 0.0090 0.25674  0.869621 1.12636           1       100                    | 
|    B_in_reg[1]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[1]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    B_in_reg[1]/G         DLH_X1   Fall  1.1460 0.0030 0.0330          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0240 -0.8300 | 
| data required time                       | -0.8300         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8300         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0760         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[4]/D 
  
 Path Start Point : B[4] 
 Path End Point   : B_in_reg[4] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    B[4]                  Rise  0.2000 0.0000 0.1000 0.880768 0.874832 1.7556            1       100      c             | 
|    i_0_1_190/A1  AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_190/ZN  AND2_X1 Rise  0.2460 0.0460 0.0090 0.2149   0.869621 1.08452           1       100                    | 
|    B_in_reg[4]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[4]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    B_in_reg[4]/G         DLH_X1   Fall  1.1460 0.0030 0.0330          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0240 -0.8300 | 
| data required time                       | -0.8300         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8300         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0760         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[6]/D 
  
 Path Start Point : B[6] 
 Path End Point   : B_in_reg[6] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    B[6]                  Rise  0.2000 0.0000 0.1000 1.28094  0.874832 2.15577           1       100      c             | 
|    i_0_1_192/A1  AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_192/ZN  AND2_X1 Rise  0.2460 0.0460 0.0090 0.25519  0.869621 1.12481           1       100                    | 
|    B_in_reg[6]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[6]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    B_in_reg[6]/G         DLH_X1   Fall  1.1460 0.0030 0.0330          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0240 -0.8300 | 
| data required time                       | -0.8300         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8300         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0760         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[11]/D 
  
 Path Start Point : B[11] 
 Path End Point   : B_in_reg[11] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[11]                  Rise  0.2000 0.0000 0.1000 1.85446  0.874832 2.72929           1       100      c             | 
|    i_0_1_197/A1   AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_197/ZN   AND2_X1 Rise  0.2460 0.0460 0.0090 0.195928 0.869621 1.06555           1       100                    | 
|    B_in_reg[11]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[11]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    B_in_reg[11]/G        DLH_X1   Fall  1.1460 0.0030 0.0330          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0240 -0.8300 | 
| data required time                       | -0.8300         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8300         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0760         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[12]/D 
  
 Path Start Point : B[12] 
 Path End Point   : B_in_reg[12] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[12]                  Rise  0.2000 0.0000 0.1000 2.06141  0.874832 2.93624           1       100      c             | 
|    i_0_1_198/A1   AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_198/ZN   AND2_X1 Rise  0.2460 0.0460 0.0100 0.244737 0.869621 1.11436           1       100                    | 
|    B_in_reg[12]/D DLH_X1  Rise  0.2460 0.0000 0.0100          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[12]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    B_in_reg[12]/G        DLH_X1   Fall  1.1460 0.0030 0.0330          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0240 -0.8300 | 
| data required time                       | -0.8300         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8300         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0760         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[14]/D 
  
 Path Start Point : B[14] 
 Path End Point   : B_in_reg[14] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[14]                  Rise  0.2000 0.0000 0.1000 1.34746  0.874832 2.22229           1       100      c             | 
|    i_0_1_200/A1   AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_200/ZN   AND2_X1 Rise  0.2460 0.0460 0.0100 0.232105 0.869621 1.10173           1       100                    | 
|    B_in_reg[14]/D DLH_X1  Rise  0.2460 0.0000 0.0100          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[14]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    B_in_reg[14]/G        DLH_X1   Fall  1.1460 0.0030 0.0330          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0240 -0.8300 | 
| data required time                       | -0.8300         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8300         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0760         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[15]/D 
  
 Path Start Point : B[15] 
 Path End Point   : B_in_reg[15] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[15]                  Rise  0.2000 0.0000 0.1000 1.37228  0.874832 2.24711           1       100      c             | 
|    i_0_1_201/A1   AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_201/ZN   AND2_X1 Rise  0.2460 0.0460 0.0090 0.229666 0.869621 1.09929           1       100                    | 
|    B_in_reg[15]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[15]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    B_in_reg[15]/G        DLH_X1   Fall  1.1460 0.0030 0.0330          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0240 -0.8300 | 
| data required time                       | -0.8300         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8300         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0760         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[18]/D 
  
 Path Start Point : B[18] 
 Path End Point   : B_in_reg[18] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[18]                  Rise  0.2000 0.0000 0.1000 1.35593  0.874832 2.23076           1       100      c             | 
|    i_0_1_204/A1   AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_204/ZN   AND2_X1 Rise  0.2460 0.0460 0.0100 0.268708 0.869621 1.13833           1       100                    | 
|    B_in_reg[18]/D DLH_X1  Rise  0.2460 0.0000 0.0100          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[18]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    B_in_reg[18]/G        DLH_X1   Fall  1.1460 0.0030 0.0330          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0240 -0.8300 | 
| data required time                       | -0.8300         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8300         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0760         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[19]/D 
  
 Path Start Point : B[19] 
 Path End Point   : B_in_reg[19] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[19]                  Rise  0.2000 0.0000 0.1000 1.94393  0.874832 2.81876           1       100      c             | 
|    i_0_1_205/A1   AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_205/ZN   AND2_X1 Rise  0.2460 0.0460 0.0090 0.20577  0.869621 1.07539           1       100                    | 
|    B_in_reg[19]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[19]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    B_in_reg[19]/G        DLH_X1   Fall  1.1460 0.0030 0.0330          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0240 -0.8300 | 
| data required time                       | -0.8300         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8300         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0760         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[20]/D 
  
 Path Start Point : B[20] 
 Path End Point   : B_in_reg[20] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[20]                  Rise  0.2000 0.0000 0.1000 1.29693  0.874832 2.17176           1       100      c             | 
|    i_0_1_206/A1   AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_206/ZN   AND2_X1 Rise  0.2460 0.0460 0.0090 0.138461 0.869621 1.00808           1       100                    | 
|    B_in_reg[20]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[20]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    B_in_reg[20]/G        DLH_X1   Fall  1.1460 0.0030 0.0330          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0240 -0.8300 | 
| data required time                       | -0.8300         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8300         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0760         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[21]/D 
  
 Path Start Point : B[21] 
 Path End Point   : B_in_reg[21] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[21]                  Rise  0.2000 0.0000 0.1000 1.58434  0.874832 2.45917           1       100      c             | 
|    i_0_1_207/A1   AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_207/ZN   AND2_X1 Rise  0.2460 0.0460 0.0100 0.243069 0.869621 1.11269           1       100                    | 
|    B_in_reg[21]/D DLH_X1  Rise  0.2460 0.0000 0.0100          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[21]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    B_in_reg[21]/G        DLH_X1   Fall  1.1460 0.0030 0.0330          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0240 -0.8300 | 
| data required time                       | -0.8300         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8300         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0760         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[24]/D 
  
 Path Start Point : B[24] 
 Path End Point   : B_in_reg[24] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[24]                  Rise  0.2000 0.0000 0.1000 1.48807  0.874832 2.36291           1       100      c             | 
|    i_0_1_210/A1   AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_210/ZN   AND2_X1 Rise  0.2460 0.0460 0.0090 0.223534 0.869621 1.09315           1       100                    | 
|    B_in_reg[24]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[24]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    B_in_reg[24]/G        DLH_X1   Fall  1.1460 0.0030 0.0330          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0240 -0.8300 | 
| data required time                       | -0.8300         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8300         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0760         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[25]/D 
  
 Path Start Point : B[25] 
 Path End Point   : B_in_reg[25] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[25]                  Rise  0.2000 0.0000 0.1000 0.681125 0.874832 1.55596           1       100      c             | 
|    i_0_1_211/A1   AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_211/ZN   AND2_X1 Rise  0.2460 0.0460 0.0090 0.20359  0.869621 1.07321           1       100                    | 
|    B_in_reg[25]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[25]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    B_in_reg[25]/G        DLH_X1   Fall  1.1460 0.0030 0.0330          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0240 -0.8300 | 
| data required time                       | -0.8300         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8300         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0760         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[28]/D 
  
 Path Start Point : B[28] 
 Path End Point   : B_in_reg[28] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[28]                  Rise  0.2000 0.0000 0.1000 1.03514  0.874832 1.90997           1       100      c             | 
|    i_0_1_214/A1   AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_214/ZN   AND2_X1 Rise  0.2460 0.0460 0.0100 0.245477 0.869621 1.1151            1       100                    | 
|    B_in_reg[28]/D DLH_X1  Rise  0.2460 0.0000 0.0100          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[28]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    B_in_reg[28]/G        DLH_X1   Fall  1.1460 0.0030 0.0330          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0240 -0.8300 | 
| data required time                       | -0.8300         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8300         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0760         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[29]/D 
  
 Path Start Point : B[29] 
 Path End Point   : B_in_reg[29] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[29]                  Rise  0.2000 0.0000 0.1000 1.29178  0.874832 2.16661           1       100      c             | 
|    i_0_1_215/A1   AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_215/ZN   AND2_X1 Rise  0.2460 0.0460 0.0090 0.194729 0.869621 1.06435           1       100                    | 
|    B_in_reg[29]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[29]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    B_in_reg[29]/G        DLH_X1   Fall  1.1460 0.0030 0.0330          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0240 -0.8300 | 
| data required time                       | -0.8300         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8300         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0760         | 
--------------------------------------------------------------


 Timing Path to B_in_reg[30]/D 
  
 Path Start Point : B[30] 
 Path End Point   : B_in_reg[30] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[30]                  Rise  0.2000 0.0000 0.1000 0.812267 0.874832 1.6871            1       100      c             | 
|    i_0_1_216/A1   AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_216/ZN   AND2_X1 Rise  0.2460 0.0460 0.0100 0.280535 0.869621 1.15016           1       100                    | 
|    B_in_reg[30]/D DLH_X1  Rise  0.2460 0.0000 0.0100          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_in_reg[30]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    B_in_reg[30]/G        DLH_X1   Fall  1.1460 0.0030 0.0330          0.894119                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0240 -0.8300 | 
| data required time                       | -0.8300         | 
|                                          |                 | 
| data arrival time                        |  0.2460         | 
| data required time                       |  0.8300         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0760         | 
--------------------------------------------------------------


 Timing Path to A_in_reg[1]/D 
  
 Path Start Point : A[1] 
 Path End Point   : A_in_reg[1] (DLH_X2) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    A[1]                  Rise  0.2000 0.0000 0.1000 0.319712 0.874832 1.19454           1       100      c             | 
|    i_0_1_153/A1  AND2_X1 Rise  0.2000 0.0000 0.1000          0.918145                                                  | 
|    i_0_1_153/ZN  AND2_X1 Rise  0.2470 0.0470 0.0090 0.22348  1.10965  1.33313           1       100                    | 
|    A_in_reg[1]/D DLH_X2  Rise  0.2470 0.0000 0.0090          1.16101                                     F             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_in_reg[1]/G 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Fall  1.0000 1.0000 0.1000 10.9494  7.60197  18.5513           2       100      c    K        | 
|    i_0_1_184/B1          AOI21_X1 Fall  1.0010 0.0010 0.1000          1.44682                                     F             | 
|    i_0_1_184/ZN          AOI21_X1 Rise  1.0920 0.0910 0.0520 0.26171  6.25843  6.52013           1       100      F    K        | 
|    CTS_L2_remove_c626/A  INV_X4   Rise  1.0920 0.0000 0.0520          6.25843                                     F             | 
|    CTS_L2_remove_c626/ZN INV_X4   Fall  1.1430 0.0510 0.0330 31.059   63.0794  94.1383           64      100      F    K        | 
|    A_in_reg[1]/G         DLH_X2   Fall  1.1460 0.0030 0.0330          0.889862                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000  1.0000 | 
| target clock cycle shift                 | -2.0000 -1.0000 | 
| target clock propagated network latency  |  0.1460 -0.8540 | 
| library hold check                       |  0.0250 -0.8290 | 
| data required time                       | -0.8290         | 
|                                          |                 | 
| data arrival time                        |  0.2470         | 
| data required time                       |  0.8290         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  1.0760         | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 579M, CVMEM - 2111M, PVMEM - 2386M)
