Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 11 01:24:49 2024
| Host         : LAPTOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   592 |
|    Minimum number of control sets                        |   592 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1582 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   592 |
| >= 0 to < 4        |    58 |
| >= 4 to < 6        |   114 |
| >= 6 to < 8        |    36 |
| >= 8 to < 10       |    59 |
| >= 10 to < 12      |    56 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |     6 |
| >= 16              |   249 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4659 |         1045 |
| No           | No                    | Yes                    |             226 |           70 |
| No           | Yes                   | No                     |            1705 |          577 |
| Yes          | No                    | No                     |            4264 |         1016 |
| Yes          | No                    | Yes                    |             162 |           39 |
| Yes          | Yes                   | No                     |            3850 |         1074 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                        |                                                                                                                          Enable Signal                                                                                                                         |                                                                                                                                 Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                           | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                              | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_11                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Functional_Reset7_out                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                             | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                            | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                           | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                              | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                           | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                           | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                                  |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                           | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                            | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                            |                1 |              1 |         1.00 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                              | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                                                                                |                1 |              1 |         1.00 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                             | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/monoAudio_0/U0/d_first_pass_x12                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/rst_clk_wiz_1_100M1/U0/peripheral_reset[0]                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                                                                                | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/bus2ip_wrce_int[0]                                                                                                                           | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                               |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                         |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                         |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                           | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                        | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/iRst13_in                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_reg[2]_0                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                   |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                   | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__9_n_0                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                         | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/FSM_onehot_stmRead[3]_i_1_n_0                                                                                                                                                         | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                         | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rClearIrqs                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg_0                                                                                                                                                                          | design_1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_i_reg_n_0                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__9_n_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                                   | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[2][0]                                                                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                  | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                       | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                  | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                              | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                     | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rAudioFrameCount_1                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                      | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                     | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rAudioFrameCount_1                                                                                                                                                            | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rAudioFrameCount[5]_i_1_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/FSM_onehot_stmRead[3]_i_1_n_0                                                                                                                                                      | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_data_counter0                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DATA_INB[0]                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__9_n_0                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg_0                                                                                                                                                                          | design_1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_i_reg_n_0                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                                                                                | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                  |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                                                                                | design_1_i/rst_clk_wiz_1_100M1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_PipeRun                                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                    | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out3                        | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Count                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Count0                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/has_bfp.delay_line_for_ce_rank_4expgen/E[0]                                                                                                                                 | design_1_i/xfft_0/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/iRst0                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                      | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/pe_cnt/ce_rank_0                                                                                                                                                      | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/process_state_s                                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1_n_0                                                                                                                                                                            | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst_0                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rIrqEnables[31]_i_1_n_0                                                                                                                                                            | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/bfp_scaling.BLK_EXP[4]_i_1_n_0                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1_n_0                                                                                                                                                                            | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                      | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                        | design_1_i/rst_clk_wiz_1_100M1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                               | design_1_i/rst_clk_wiz_1_100M1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/last_outstanding_write                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/s_axis_aud_tvalid_0[0]                                                                                                                                                                   | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/iRst0                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Using_FPGA.Native                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                         | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                      | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0[0]                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                           |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                     | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                     | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                     | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/processing_state/ce_pedelay                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst_0                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rReadAddr[7]_i_1_n_0                                                                                                                                                               | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr[7]_i_1_n_0                                                                                                                                 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/clear                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                                                                                | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rDivCounter[7]_i_1_n_0                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rSclkDiv[7]_i_1_n_0                                                                                                                                                                | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rWriteAddr                                                                                                                                                                         | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                              | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/SPICR_data_int_reg0                                                                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rWriteAddr_0                                                                                                                                                                          | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out3                        | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0110[0]_i_1_n_0                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/TRANSMIT_REG_GENERATE[0].Transmit_Reg_Data_Out_reg0                                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_SYNC_SPI_2_AXI_1_CDC/tx_Reg_Soft_Reset_op                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rAudioFrameCount                                                                                                                                                            | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/iRst0                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                      | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                        | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out3                        | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1_n_0                                                                     |                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out3                        | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[0]_i_1_n_0                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out3                        | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                 |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/iRst1                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/iRst0                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                                                                                | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                     |                                                                                                                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                    | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.QSPI_RX_TX_REG/SPIXfer_done_delay                                                                                                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rSclkDiv[7]_i_1_n_0                                                                                                                                                                   | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rReadAddr[7]_i_1_n_0                                                                                                                                                                  | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                      | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                     | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                     | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                                                                                | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/iMRst0                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                     | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                       | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[14]_i_1_n_0                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                     | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                              |                6 |             10 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                     | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset1_out                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                      | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                     | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                     | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[9]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                     | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                       | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                      |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                         | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                     | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                         | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                       | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                     |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                          |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                     | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/processing_state/gen_ce_non_real_time.ce_predicted_reg                                                                                                                | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/cntrl/loading_state/ORS_reg_0                                                                                                                                                                |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                   | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[2]_0                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                    | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                       | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                | design_1_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_0                                                                                                                                                                                                |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_1/inst/clk_out3                        |                                                                                                                                                                                                                                                                | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                    |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                             |                5 |             11 |         2.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                                         |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                                        |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                           |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/E[0]                                                                                                                                 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/clear                                                                                                                                                                   |                5 |             11 |         2.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                                        |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                 | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                          |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/xfft_0/U0/i_synth/axi_wrapper/xn_index_counter_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                          |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/xfft_0/U0/i_synth/axi_wrapper/xk_index_counter_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                              | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                                                                                | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/iMRst0                                                                                                                                                                                              |                6 |             13 |         2.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                      | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                                                                  |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                      | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                                                                  |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                              | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                                                                                                                                         |                6 |             13 |         2.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                      | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                   |                5 |             14 |         2.80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                                                                       |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                        | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                   | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                |                6 |             15 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                       |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                       |                7 |             15 |         2.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                                                                  |                8 |             15 |         1.88 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz_1/inst/clk_out2                        | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rLRClkCounter[0]_i_2_n_0                                                                                                                                                           | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/rLRClkCounter[0]_i_1_n_0                                                                                                                                                                            |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/data_out_10                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/data_out_20                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                              |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/monoAudio_0/U0/M_AXIS_DATA_reg[15]_i_1_n_0     |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                      |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                              |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]       |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                          |                3 |             18 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                         | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                   |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                                                        | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                   |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                          |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                6 |             19 |         3.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                  | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                      |                4 |             19 |         4.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                              | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                |                6 |             19 |         3.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             19 |         3.17 |
|  design_1_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                                                                                | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               10 |             20 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                                   |                9 |             21 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  design_1_i/clk_wiz_1/inst/clk_out2                        | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                           | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                         |                6 |             21 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/E[0]                                                                                                                                                               | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/SR[0]                                                                                                                                                                               |                3 |             21 |         7.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                  | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                   |               14 |             22 |         1.57 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                        | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                      |                7 |             22 |         3.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                       | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                  |                4 |             22 |         5.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                        | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                 |                6 |             23 |         3.83 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                               | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                 |                6 |             23 |         3.83 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                                | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1                                                                                                                                                                                                                           |                4 |             23 |         5.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             24 |         2.18 |
|  design_1_i/clk_wiz_1/inst/clk_out2                        | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[23]                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                4 |             24 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                        | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/mclk_nAudCapt_0                                                                                                                                                         | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/iMRst0                                                                                                                                                                                   |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                        | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/genblk3[0].mclk_rAudValid_reg[0]                                                                                                                                                            | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/iMRst0                                                                                                                                                                                              |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                      |                                                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                        | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/syncstages_ff_reg[1][1]                                                                                                                                                    | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].mclk_rAudData[0][47]_i_1_n_0                                                                                                                                                                                     |                4 |             24 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                        | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/mclk_rChMuxSelect_reg[1][3][0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out2                        | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               10 |             24 |         2.40 |
|  design_1_i/clk_wiz_1/inst/clk_out2                        | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/syncstages_ff_reg[1][1]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             24 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                        | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[47]                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                      |                                                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                        | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/mclk_nAudValid_0                                                                                                                                                           | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_TIMGEN_INST/iMRst0                                                                                                                                                                                              |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                        | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                            |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/SR[0]                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/E[0]                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                6 |             26 |         4.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                9 |             26 |         2.89 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rAudData_In_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                7 |             27 |         3.86 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                       | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                |                7 |             28 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/lopt_4                                                                                                                       |                                                                                                                                                                                                                                                                                 |               10 |             30 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0                                                                                    |                                                                                                                                                                                                                                                                                 |                8 |             30 |         3.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0                                                                                    |                                                                                                                                                                                                                                                                                 |                8 |             30 |         3.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0                                                                                    |                                                                                                                                                                                                                                                                                 |                8 |             30 |         3.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0                                                                                     |                                                                                                                                                                                                                                                                                 |                8 |             30 |         3.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0                                                                                    |                                                                                                                                                                                                                                                                                 |                8 |             30 |         3.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0                                                                                    |                                                                                                                                                                                                                                                                                 |                8 |             30 |         3.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0                                                                                       |                                                                                                                                                                                                                                                                                 |                8 |             30 |         3.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                             |                9 |             30 |         3.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0                                                                                    |                                                                                                                                                                                                                                                                                 |                8 |             30 |         3.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                                                                                                        | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size[0]_i_1_n_0                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                          |                9 |             31 |         3.44 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/oAxi_RData[31]_i_1_n_0                                                                                                                                                                | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                  |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[31]_i_1_n_0                                                                                                                                                         | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[159]_i_1_n_0                                                                                                                                                        | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[191]_i_1_n_0                                                                                                                                                        | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[127]_i_1_n_0                                                                                                                                                        | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[63]_i_1_n_0                                                                                                                                                         | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1[0]                                                                                                                                                    | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rAudValid_Out04_out                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out2                        | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                        | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/oAxi_RData[31]_i_1_n_0                                                                                                                                                             | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Read_Req                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/Using_New_CacheInterface_for_AXI.read_req_done_reg                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                    |                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_LUT/Write_Data_Valid                                             |                                                                                                                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/MUXCY_I/Using_FPGA.Native_1[0]                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/SR[0]                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[95]_i_1_n_0                                                                                                                                                         | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                  |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                       | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst_0                                                                                                                                                                                                                |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                                                                                                        | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset1_out                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                                                                                               | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3]                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                             | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_awvalid_0                                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/cs_ce_clr                                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                9 |             33 |         3.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                8 |             33 |         4.12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                8 |             33 |         4.12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                8 |             33 |         4.12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                8 |             34 |         4.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                           |                7 |             34 |         4.86 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               12 |             34 |         2.83 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                     |                9 |             34 |         3.78 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               10 |             34 |         3.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/SR[0]                                                                                                                                                                                                      |               13 |             34 |         2.62 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                                  |               12 |             34 |         2.83 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               15 |             35 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                                                                  |                                                                                                                                                                                                                                                                                 |                5 |             36 |         7.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                               |               12 |             37 |         3.08 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                 |                7 |             39 |         5.57 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               11 |             39 |         3.55 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               12 |             40 |         3.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                |               13 |             40 |         3.08 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                9 |             41 |         4.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                     |               12 |             41 |         3.42 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                 |               10 |             41 |         4.10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                |               15 |             42 |         2.80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                 |               12 |             42 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                               |               15 |             44 |         2.93 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                |               15 |             44 |         2.93 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                               |               16 |             44 |         2.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                9 |             46 |         5.11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                 |               13 |             46 |         3.54 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               12 |             47 |         3.92 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               10 |             47 |         4.70 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/delay_line_for_dv3/wr_enable                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                6 |             48 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               12 |             49 |         4.08 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               13 |             49 |         3.77 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               13 |             49 |         3.77 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_enable                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                7 |             49 |         7.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |               17 |             49 |         2.88 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                              |               15 |             53 |         3.53 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_reg[2]_0                                                                |                                                                                                                                                                                                                                                                                 |                8 |             64 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg[0]                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               16 |             64 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg[0]                                                                                         | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |               14 |             64 |         4.57 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                                 |               12 |             65 |         5.42 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                                 |               14 |             65 |         4.64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                                 |               15 |             65 |         4.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                                 |               18 |             65 |         3.61 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               11 |             66 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               11 |             66 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               21 |             67 |         3.19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                       |                                                                                                                                                                                                                                                                                 |               11 |             75 |         6.82 |
|  design_1_i/clk_wiz_1/inst/clk_out3                        |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               16 |             78 |         4.88 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               22 |             83 |         3.77 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |               29 |             95 |         3.28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_MONO/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               23 |            103 |         4.48 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_SORTIE_FFT/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |               25 |            103 |         4.12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/ILA_ENTREE_MONO/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               27 |            103 |         3.81 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_reset_reg_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               16 |            128 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               36 |            176 |         4.89 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |               66 |            179 |         2.71 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_2                                                                                                                                                          | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/iRst0                                                                                                                                                                                          |               43 |            192 |         4.47 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESCAPTCHSTS_INST/dest_pulse                                                                                                                                                                           | design_1_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/iRst0                                                                                                                                                                                          |               39 |            192 |         4.92 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTSUPD_INST/dest_pulse                                                                                                                                                                         | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                               |               47 |            192 |         4.09 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rAesLastFrame                                                                                                                                                               | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rChannelStatusCapt0                                                                                                                                                                          |               33 |            192 |         5.82 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/s_axis_aud_tid[0]_1[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               30 |            192 |         6.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |               73 |            221 |         3.03 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |               98 |            267 |         2.72 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |              234 |           1247 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |              949 |           4426 |         4.66 |
+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


