-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity module0_prefilter is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_in_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    data_in_empty_n : IN STD_LOGIC;
    data_in_read : OUT STD_LOGIC;
    data_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    data_out_full_n : IN STD_LOGIC;
    data_out_write : OUT STD_LOGIC;
    filteredLen_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    filteredLen_out_full_n : IN STD_LOGIC;
    filteredLen_out_write : OUT STD_LOGIC;
    num_samples : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of module0_prefilter is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "module0_prefilter_module0_prefilter,hls_ip_2024_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.943500,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=5708,HLS_SYN_LUT=4438,HLS_VERSION=2024_2_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_FFFFFFCE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111001110";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal filteredLen_out_blk_n : STD_LOGIC;
    signal num_samples_read_reg_70 : STD_LOGIC_VECTOR (31 downto 0);
    signal filteredLen_fu_58_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal filteredLen_reg_75 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_start : STD_LOGIC;
    signal grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_done : STD_LOGIC;
    signal grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_idle : STD_LOGIC;
    signal grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_ready : STD_LOGIC;
    signal grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_data_in_read : STD_LOGIC;
    signal grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_data_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_data_out_write : STD_LOGIC;
    signal grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call11 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_block_state1 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component module0_prefilter_module0_prefilter_Pipeline_PREFILTER_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_in_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        data_in_empty_n : IN STD_LOGIC;
        data_in_read : OUT STD_LOGIC;
        data_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        data_out_full_n : IN STD_LOGIC;
        data_out_write : OUT STD_LOGIC;
        num_samples : IN STD_LOGIC_VECTOR (31 downto 0);
        filteredLen : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47 : component module0_prefilter_module0_prefilter_Pipeline_PREFILTER_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_start,
        ap_done => grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_done,
        ap_idle => grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_idle,
        ap_ready => grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_ready,
        data_in_dout => data_in_dout,
        data_in_empty_n => data_in_empty_n,
        data_in_read => grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_data_in_read,
        data_out_din => grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_data_out_din,
        data_out_full_n => data_out_full_n,
        data_out_write => grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_data_out_write,
        num_samples => num_samples_read_reg_70,
        filteredLen => filteredLen_reg_75);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state1_ignore_call11) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_ready = ap_const_logic_1)) then 
                    grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                filteredLen_reg_75 <= filteredLen_fu_58_p2;
                num_samples_read_reg_70 <= num_samples;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_done, ap_CS_fsm_state2, ap_block_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_done)
    begin
        if ((grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, filteredLen_out_full_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (filteredLen_out_full_n = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call11_assign_proc : process(ap_start, filteredLen_out_full_n)
    begin
                ap_block_state1_ignore_call11 <= ((ap_start = ap_const_logic_0) or (filteredLen_out_full_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_done, ap_CS_fsm_state2)
    begin
        if (((grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_done, ap_CS_fsm_state2)
    begin
        if (((grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    data_in_read <= grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_data_in_read;
    data_out_din <= grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_data_out_din;
    data_out_write <= grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_data_out_write;
    filteredLen_fu_58_p2 <= std_logic_vector(unsigned(num_samples) + unsigned(ap_const_lv32_FFFFFFCE));

    filteredLen_out_blk_n_assign_proc : process(ap_start, ap_CS_fsm_state1, filteredLen_out_full_n)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            filteredLen_out_blk_n <= filteredLen_out_full_n;
        else 
            filteredLen_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    filteredLen_out_din <= filteredLen_fu_58_p2(16 - 1 downto 0);

    filteredLen_out_write_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            filteredLen_out_write <= ap_const_logic_1;
        else 
            filteredLen_out_write <= ap_const_logic_0;
        end if; 
    end process;

    grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_start <= grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_47_ap_start_reg;
end behav;
