verilog work "src/duoji.v"
verilog work "src/zu1.v"
