# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../gate_level_Modeling.srcs/sources_1/new/four_bit_full_adder.v" \
"../../../../gate_level_Modeling.srcs/sources_1/new/one_bit_full_adder.v" \
"../../../../gate_level_Modeling.srcs/sim_1/new/4_bit_adder_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
