// Seed: 146122771
module module_0 (
    output tri  id_0,
    input  tri  id_1,
    input  wire id_2
);
  logic id_4;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  parameter id_5 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    output tri id_4,
    input tri0 id_5,
    input wor id_6,
    output supply0 id_7,
    output tri0 id_8
);
  logic id_10, id_11;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = -1'b0;
  assign module_0.id_0 = 0;
endmodule
