// Derived from the 2026 lab_ex5_i2s I2S_receiver. The sampling algorithm is
// retained; deterministic reset and CDC attributes are project additions.
module i2s_receiver_hardened (
    input wire I_clk,
    input wire I_rst,
    input wire I_i2s_BCLK,
    input wire I_i2s_LRCK,
    input wire I_i2s_DOUT,
    output reg O_audio_valid,
    output reg [23:0] O_audio_left_data,
    output reg [23:0] O_audio_right_data
);

(* ASYNC_REG = "TRUE" *) reg S_i2s_bclk_1d;
(* ASYNC_REG = "TRUE" *) reg S_i2s_bclk_2d;
(* ASYNC_REG = "TRUE" *) reg S_i2s_bclk_3d;
(* ASYNC_REG = "TRUE" *) reg S_i2s_lrck_1d;
(* ASYNC_REG = "TRUE" *) reg S_i2s_lrck_2d;
(* ASYNC_REG = "TRUE" *) reg S_i2s_lrck_3d;
(* ASYNC_REG = "TRUE" *) reg S_i2s_dout_1d;
(* ASYNC_REG = "TRUE" *) reg S_i2s_dout_2d;
(* ASYNC_REG = "TRUE" *) reg S_i2s_dout_3d;

reg S_i2s_lrck_sync;
reg [63:0] S_left_shift_data;
reg [63:0] S_right_shift_data;
reg S_left_data_valid;
reg S_right_data_valid;
reg [63:0] S_left_data_lock;

wire S_i2s_bclk_p_edge;
wire S_i2s_lrck_p_edge;
wire S_i2s_lrck_n_edge;

assign S_i2s_bclk_p_edge = ~S_i2s_bclk_3d & S_i2s_bclk_2d;
assign S_i2s_lrck_p_edge = ~S_i2s_lrck_sync & S_i2s_lrck_3d;
assign S_i2s_lrck_n_edge = ~S_i2s_lrck_3d & S_i2s_lrck_sync;

always @(posedge I_clk or posedge I_rst) begin
    if (I_rst) begin
        S_i2s_bclk_1d <= 1'b0;
        S_i2s_bclk_2d <= 1'b0;
        S_i2s_bclk_3d <= 1'b0;
        S_i2s_lrck_1d <= 1'b0;
        S_i2s_lrck_2d <= 1'b0;
        S_i2s_lrck_3d <= 1'b0;
        S_i2s_dout_1d <= 1'b0;
        S_i2s_dout_2d <= 1'b0;
        S_i2s_dout_3d <= 1'b0;
        S_i2s_lrck_sync <= 1'b0;
        S_left_shift_data <= 64'd0;
        S_right_shift_data <= 64'd0;
        S_left_data_valid <= 1'b0;
        S_right_data_valid <= 1'b0;
        S_left_data_lock <= 64'd0;
        O_audio_valid <= 1'b0;
        O_audio_left_data <= 24'd0;
        O_audio_right_data <= 24'd0;
    end else begin
        S_i2s_bclk_1d <= I_i2s_BCLK;
        S_i2s_bclk_2d <= S_i2s_bclk_1d;
        S_i2s_bclk_3d <= S_i2s_bclk_2d;
        S_i2s_lrck_1d <= I_i2s_LRCK;
        S_i2s_lrck_2d <= S_i2s_lrck_1d;
        S_i2s_lrck_3d <= S_i2s_lrck_2d;
        S_i2s_dout_1d <= I_i2s_DOUT;
        S_i2s_dout_2d <= S_i2s_dout_1d;
        S_i2s_dout_3d <= S_i2s_dout_2d;

        if (S_i2s_bclk_p_edge)
            S_i2s_lrck_sync <= S_i2s_lrck_3d;

        if (S_i2s_bclk_p_edge) begin
            if (S_i2s_lrck_sync) begin
                S_right_shift_data <= {
                    S_right_shift_data[62:0], S_i2s_dout_3d
                };
                S_left_shift_data <= 64'd0;
            end else begin
                S_right_shift_data <= 64'd0;
                S_left_shift_data <= {
                    S_left_shift_data[62:0], S_i2s_dout_3d
                };
            end
        end

        S_left_data_valid <= S_i2s_bclk_p_edge & S_i2s_lrck_p_edge;
        S_right_data_valid <= S_i2s_bclk_p_edge & S_i2s_lrck_n_edge;

        if (S_left_data_valid)
            S_left_data_lock <= S_left_shift_data;

        if (S_right_data_valid) begin
            O_audio_valid <= 1'b1;
            O_audio_left_data <= S_left_data_lock[63:40];
            O_audio_right_data <= S_right_shift_data[63:40];
        end else begin
            O_audio_valid <= 1'b0;
            O_audio_left_data <= 24'd0;
            O_audio_right_data <= 24'd0;
        end
    end
end

endmodule
