{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699332866014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699332866015 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 12:54:25 2023 " "Processing started: Tue Nov 07 12:54:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699332866015 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699332866015 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KS -c KS " "Command: quartus_map --read_settings_files=on --write_settings_files=off KS -c KS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699332866015 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1699332866276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "file/light_events.vhd 2 1 " "Found 2 design units, including 1 entities, in source file file/light_events.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Light_Events-BEHAV " "Found design unit 1: Light_Events-BEHAV" {  } { { "file/Light_Events.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Light_Events.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699332866554 ""} { "Info" "ISGN_ENTITY_NAME" "1 Light_Events " "Found entity 1: Light_Events" {  } { { "file/Light_Events.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Light_Events.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699332866554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699332866554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "file/block_design.bdf 1 1 " "Found 1 design units, including 1 entities, in source file file/block_design.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block_Design " "Found entity 1: Block_Design" {  } { { "file/Block_Design.bdf" "" { Schematic "D:/EDAtest/EDA_KS/file/Block_Design.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699332866554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699332866554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "file/road_events.vhd 2 1 " "Found 2 design units, including 1 entities, in source file file/road_events.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Road_Events-BEHAV " "Found design unit 1: Road_Events-BEHAV" {  } { { "file/Road_Events.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Road_Events.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699332866554 ""} { "Info" "ISGN_ENTITY_NAME" "1 Road_Events " "Found entity 1: Road_Events" {  } { { "file/Road_Events.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Road_Events.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699332866554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699332866554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "file/counter_55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file file/counter_55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_55-BEHAV " "Found design unit 1: Counter_55-BEHAV" {  } { { "file/Counter_55.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Counter_55.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699332866554 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_55 " "Found entity 1: Counter_55" {  } { { "file/Counter_55.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Counter_55.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699332866554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699332866554 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block_Design " "Elaborating entity \"Block_Design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1699332866584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Light_Events Light_Events:inst " "Elaborating entity \"Light_Events\" for hierarchy \"Light_Events:inst\"" {  } { { "file/Block_Design.bdf" "inst" { Schematic "D:/EDAtest/EDA_KS/file/Block_Design.bdf" { { 144 408 600 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699332866591 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D_tmp Light_Events.vhd(17) " "VHDL Process Statement warning at Light_Events.vhd(17): inferring latch(es) for signal or variable \"D_tmp\", which holds its previous value in one or more paths through the process" {  } { { "file/Light_Events.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Light_Events.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1699332866591 "|Block_Design|Light_Events:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COM1:D_tmp\[0\] Light_Events.vhd(89) " "Inferred latch for \"COM1:D_tmp\[0\]\" at Light_Events.vhd(89)" {  } { { "file/Light_Events.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Light_Events.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699332866591 "|Block_Design|Light_Events:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COM1:D_tmp\[1\] Light_Events.vhd(89) " "Inferred latch for \"COM1:D_tmp\[1\]\" at Light_Events.vhd(89)" {  } { { "file/Light_Events.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Light_Events.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699332866591 "|Block_Design|Light_Events:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_55 Counter_55:C1 " "Elaborating entity \"Counter_55\" for hierarchy \"Counter_55:C1\"" {  } { { "file/Block_Design.bdf" "C1" { Schematic "D:/EDAtest/EDA_KS/file/Block_Design.bdf" { { 112 672 856 256 "C1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699332866591 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "START Counter_55.vhd(23) " "VHDL Process Statement warning at Counter_55.vhd(23): signal \"START\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "file/Counter_55.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Counter_55.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1699332866591 "|Block_Design|Counter_55:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C Counter_55.vhd(17) " "VHDL Process Statement warning at Counter_55.vhd(17): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "file/Counter_55.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Counter_55.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1699332866591 "|Block_Design|Counter_55:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CQ Counter_55.vhd(17) " "VHDL Process Statement warning at Counter_55.vhd(17): inferring latch(es) for signal or variable \"CQ\", which holds its previous value in one or more paths through the process" {  } { { "file/Counter_55.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Counter_55.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1699332866591 "|Block_Design|Counter_55:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CQ\[0\] Counter_55.vhd(17) " "Inferred latch for \"CQ\[0\]\" at Counter_55.vhd(17)" {  } { { "file/Counter_55.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Counter_55.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699332866591 "|Block_Design|Counter_55:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CQ\[1\] Counter_55.vhd(17) " "Inferred latch for \"CQ\[1\]\" at Counter_55.vhd(17)" {  } { { "file/Counter_55.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Counter_55.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699332866591 "|Block_Design|Counter_55:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CQ\[2\] Counter_55.vhd(17) " "Inferred latch for \"CQ\[2\]\" at Counter_55.vhd(17)" {  } { { "file/Counter_55.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Counter_55.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699332866591 "|Block_Design|Counter_55:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CQ\[3\] Counter_55.vhd(17) " "Inferred latch for \"CQ\[3\]\" at Counter_55.vhd(17)" {  } { { "file/Counter_55.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Counter_55.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699332866591 "|Block_Design|Counter_55:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CQ\[4\] Counter_55.vhd(17) " "Inferred latch for \"CQ\[4\]\" at Counter_55.vhd(17)" {  } { { "file/Counter_55.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Counter_55.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699332866591 "|Block_Design|Counter_55:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CQ\[5\] Counter_55.vhd(17) " "Inferred latch for \"CQ\[5\]\" at Counter_55.vhd(17)" {  } { { "file/Counter_55.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Counter_55.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699332866591 "|Block_Design|Counter_55:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CQ\[6\] Counter_55.vhd(17) " "Inferred latch for \"CQ\[6\]\" at Counter_55.vhd(17)" {  } { { "file/Counter_55.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Counter_55.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699332866591 "|Block_Design|Counter_55:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CQ\[7\] Counter_55.vhd(17) " "Inferred latch for \"CQ\[7\]\" at Counter_55.vhd(17)" {  } { { "file/Counter_55.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Counter_55.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699332866591 "|Block_Design|Counter_55:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C Counter_55.vhd(23) " "Inferred latch for \"C\" at Counter_55.vhd(23)" {  } { { "file/Counter_55.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Counter_55.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699332866591 "|Block_Design|Counter_55:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Road_Events Road_Events:inst5 " "Elaborating entity \"Road_Events\" for hierarchy \"Road_Events:inst5\"" {  } { { "file/Block_Design.bdf" "inst5" { Schematic "D:/EDAtest/EDA_KS/file/Block_Design.bdf" { { 144 160 320 224 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699332866591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counter_55:C2\|C " "Latch Counter_55:C2\|C has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Light_Events:inst\|MODE0\[2\] " "Ports D and ENA on the latch are fed by the same signal Light_Events:inst\|MODE0\[2\]" {  } { { "file/Light_Events.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Light_Events.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1699332866961 ""}  } { { "file/Counter_55.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Counter_55.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1699332866961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Counter_55:C1\|C " "Latch Counter_55:C1\|C has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Light_Events:inst\|MODE1\[2\] " "Ports D and ENA on the latch are fed by the same signal Light_Events:inst\|MODE1\[2\]" {  } { { "file/Light_Events.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Light_Events.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1699332866961 ""}  } { { "file/Counter_55.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Counter_55.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1699332866961 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Light_Events:inst\|\\COM1:CQI1\[0\] Light_Events:inst\|\\COM1:CQI1\[0\]~_emulated Light_Events:inst\|\\COM1:CQI1\[0\]~1 " "Register \"Light_Events:inst\|\\COM1:CQI1\[0\]\" is converted into an equivalent circuit using register \"Light_Events:inst\|\\COM1:CQI1\[0\]~_emulated\" and latch \"Light_Events:inst\|\\COM1:CQI1\[0\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699332866961 "|Block_Design|Light_Events:inst|\COM1:CQI1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Light_Events:inst\|\\COM1:CQI1\[2\] Light_Events:inst\|\\COM1:CQI1\[2\]~_emulated Light_Events:inst\|\\COM1:CQI1\[0\]~1 " "Register \"Light_Events:inst\|\\COM1:CQI1\[2\]\" is converted into an equivalent circuit using register \"Light_Events:inst\|\\COM1:CQI1\[2\]~_emulated\" and latch \"Light_Events:inst\|\\COM1:CQI1\[0\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699332866961 "|Block_Design|Light_Events:inst|\COM1:CQI1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Light_Events:inst\|\\COM1:CQI1\[1\] Light_Events:inst\|\\COM1:CQI1\[1\]~_emulated Light_Events:inst\|\\COM1:CQI1\[0\]~1 " "Register \"Light_Events:inst\|\\COM1:CQI1\[1\]\" is converted into an equivalent circuit using register \"Light_Events:inst\|\\COM1:CQI1\[1\]~_emulated\" and latch \"Light_Events:inst\|\\COM1:CQI1\[0\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699332866961 "|Block_Design|Light_Events:inst|\COM1:CQI1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Light_Events:inst\|\\COM1:CQI0\[0\] Light_Events:inst\|\\COM1:CQI0\[0\]~_emulated Light_Events:inst\|\\COM1:CQI1\[0\]~1 " "Register \"Light_Events:inst\|\\COM1:CQI0\[0\]\" is converted into an equivalent circuit using register \"Light_Events:inst\|\\COM1:CQI0\[0\]~_emulated\" and latch \"Light_Events:inst\|\\COM1:CQI1\[0\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699332866961 "|Block_Design|Light_Events:inst|\COM1:CQI0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Light_Events:inst\|\\COM1:CQI0\[2\] Light_Events:inst\|\\COM1:CQI0\[2\]~_emulated Light_Events:inst\|\\COM1:CQI1\[0\]~1 " "Register \"Light_Events:inst\|\\COM1:CQI0\[2\]\" is converted into an equivalent circuit using register \"Light_Events:inst\|\\COM1:CQI0\[2\]~_emulated\" and latch \"Light_Events:inst\|\\COM1:CQI1\[0\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699332866961 "|Block_Design|Light_Events:inst|\COM1:CQI0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Light_Events:inst\|\\COM1:CQI0\[1\] Light_Events:inst\|\\COM1:CQI0\[1\]~_emulated Light_Events:inst\|\\COM1:CQI1\[0\]~1 " "Register \"Light_Events:inst\|\\COM1:CQI0\[1\]\" is converted into an equivalent circuit using register \"Light_Events:inst\|\\COM1:CQI0\[1\]~_emulated\" and latch \"Light_Events:inst\|\\COM1:CQI1\[0\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699332866961 "|Block_Design|Light_Events:inst|\COM1:CQI0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter_55:C2\|CQI\[6\] Counter_55:C2\|CQI\[6\]~_emulated Counter_55:C2\|CQI\[6\]~1 " "Register \"Counter_55:C2\|CQI\[6\]\" is converted into an equivalent circuit using register \"Counter_55:C2\|CQI\[6\]~_emulated\" and latch \"Counter_55:C2\|CQI\[6\]~1\"" {  } { { "file/Counter_55.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Counter_55.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699332866961 "|Block_Design|Counter_55:C2|CQI[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter_55:C2\|CQI\[5\] Counter_55:C2\|CQI\[5\]~_emulated Counter_55:C2\|CQI\[5\]~5 " "Register \"Counter_55:C2\|CQI\[5\]\" is converted into an equivalent circuit using register \"Counter_55:C2\|CQI\[5\]~_emulated\" and latch \"Counter_55:C2\|CQI\[5\]~5\"" {  } { { "file/Counter_55.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Counter_55.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699332866961 "|Block_Design|Counter_55:C2|CQI[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter_55:C2\|CQI\[4\] Counter_55:C2\|CQI\[4\]~_emulated Counter_55:C2\|CQI\[4\]~9 " "Register \"Counter_55:C2\|CQI\[4\]\" is converted into an equivalent circuit using register \"Counter_55:C2\|CQI\[4\]~_emulated\" and latch \"Counter_55:C2\|CQI\[4\]~9\"" {  } { { "file/Counter_55.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Counter_55.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699332866961 "|Block_Design|Counter_55:C2|CQI[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter_55:C2\|CQI\[2\] Counter_55:C2\|CQI\[2\]~_emulated Counter_55:C2\|CQI\[2\]~13 " "Register \"Counter_55:C2\|CQI\[2\]\" is converted into an equivalent circuit using register \"Counter_55:C2\|CQI\[2\]~_emulated\" and latch \"Counter_55:C2\|CQI\[2\]~13\"" {  } { { "file/Counter_55.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Counter_55.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699332866961 "|Block_Design|Counter_55:C2|CQI[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter_55:C2\|CQI\[1\] Counter_55:C2\|CQI\[1\]~_emulated Counter_55:C2\|CQI\[1\]~17 " "Register \"Counter_55:C2\|CQI\[1\]\" is converted into an equivalent circuit using register \"Counter_55:C2\|CQI\[1\]~_emulated\" and latch \"Counter_55:C2\|CQI\[1\]~17\"" {  } { { "file/Counter_55.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Counter_55.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699332866961 "|Block_Design|Counter_55:C2|CQI[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter_55:C2\|CQI\[0\] Counter_55:C2\|CQI\[0\]~_emulated Counter_55:C2\|CQI\[0\]~21 " "Register \"Counter_55:C2\|CQI\[0\]\" is converted into an equivalent circuit using register \"Counter_55:C2\|CQI\[0\]~_emulated\" and latch \"Counter_55:C2\|CQI\[0\]~21\"" {  } { { "file/Counter_55.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Counter_55.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699332866961 "|Block_Design|Counter_55:C2|CQI[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter_55:C1\|CQI\[6\] Counter_55:C1\|CQI\[6\]~_emulated Counter_55:C1\|CQI\[6\]~1 " "Register \"Counter_55:C1\|CQI\[6\]\" is converted into an equivalent circuit using register \"Counter_55:C1\|CQI\[6\]~_emulated\" and latch \"Counter_55:C1\|CQI\[6\]~1\"" {  } { { "file/Counter_55.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Counter_55.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699332866961 "|Block_Design|Counter_55:C1|CQI[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter_55:C1\|CQI\[5\] Counter_55:C1\|CQI\[5\]~_emulated Counter_55:C1\|CQI\[5\]~5 " "Register \"Counter_55:C1\|CQI\[5\]\" is converted into an equivalent circuit using register \"Counter_55:C1\|CQI\[5\]~_emulated\" and latch \"Counter_55:C1\|CQI\[5\]~5\"" {  } { { "file/Counter_55.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Counter_55.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699332866961 "|Block_Design|Counter_55:C1|CQI[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter_55:C1\|CQI\[4\] Counter_55:C1\|CQI\[4\]~_emulated Counter_55:C1\|CQI\[4\]~9 " "Register \"Counter_55:C1\|CQI\[4\]\" is converted into an equivalent circuit using register \"Counter_55:C1\|CQI\[4\]~_emulated\" and latch \"Counter_55:C1\|CQI\[4\]~9\"" {  } { { "file/Counter_55.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Counter_55.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699332866961 "|Block_Design|Counter_55:C1|CQI[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter_55:C1\|CQI\[2\] Counter_55:C1\|CQI\[2\]~_emulated Counter_55:C1\|CQI\[2\]~13 " "Register \"Counter_55:C1\|CQI\[2\]\" is converted into an equivalent circuit using register \"Counter_55:C1\|CQI\[2\]~_emulated\" and latch \"Counter_55:C1\|CQI\[2\]~13\"" {  } { { "file/Counter_55.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Counter_55.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699332866961 "|Block_Design|Counter_55:C1|CQI[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter_55:C1\|CQI\[1\] Counter_55:C1\|CQI\[1\]~_emulated Counter_55:C1\|CQI\[1\]~17 " "Register \"Counter_55:C1\|CQI\[1\]\" is converted into an equivalent circuit using register \"Counter_55:C1\|CQI\[1\]~_emulated\" and latch \"Counter_55:C1\|CQI\[1\]~17\"" {  } { { "file/Counter_55.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Counter_55.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699332866961 "|Block_Design|Counter_55:C1|CQI[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter_55:C1\|CQI\[0\] Counter_55:C1\|CQI\[0\]~_emulated Counter_55:C1\|CQI\[0\]~21 " "Register \"Counter_55:C1\|CQI\[0\]\" is converted into an equivalent circuit using register \"Counter_55:C1\|CQI\[0\]~_emulated\" and latch \"Counter_55:C1\|CQI\[0\]~21\"" {  } { { "file/Counter_55.vhd" "" { Text "D:/EDAtest/EDA_KS/file/Counter_55.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1699332866961 "|Block_Design|Counter_55:C1|CQI[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1699332866961 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1699332867131 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1699332867262 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1699332867342 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699332867342 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "202 " "Implemented 202 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1699332867372 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1699332867372 ""} { "Info" "ICUT_CUT_TM_LCELLS" "165 " "Implemented 165 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1699332867372 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1699332867372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699332867383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 12:54:27 2023 " "Processing ended: Tue Nov 07 12:54:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699332867383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699332867383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699332867383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699332867383 ""}
