Metadata-Version: 2.1
Name: xeda
Version: 0.0.0.post6.dev0
Summary: Simulate And Synthesize HDL!
Home-page: https://github.com/kammoh/xeda
Author: Kamyar Mohajerani
Author-email: kamyar@ieee.org
License: Apache-2.0
Keywords: Synthesis Simuation Hardware EDA Verilog VHDL FPGA ASIC
Platform: UNKNOWN
Classifier: Development Status :: 3 - Alpha
Classifier: Intended Audience :: Science/Research
Classifier: Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)
Classifier: License :: OSI Approved :: Apache Software License
Classifier: Programming Language :: Python :: 3.6
Classifier: Programming Language :: Python :: 3.7
Classifier: Programming Language :: Python :: 3.8
Requires-Python: >=3.6
Requires-Dist: jinja2 (>=2.11)
Requires-Dist: color
Requires-Dist: progress (>=1.5)
Requires-Dist: coloredlogs

Simplified automation of simulation and synthesis flows targeting FPGA and ASIC, utilizing both commercial and open-source EDA tools.


