{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568269834891 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568269834898 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 12 14:30:34 2019 " "Processing started: Thu Sep 12 14:30:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568269834898 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269834898 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cmsdk_mcu -c cmsdk_mcu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cmsdk_mcu -c cmsdk_mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269834899 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568269835418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568269835419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_fpga_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_fpga_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_fpga_sram " "Found entity 1: cmsdk_fpga_sram" {  } { { "../code/cmsdk_fpga_sram.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_fpga_sram.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269844899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269844899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/fpga_options_defs.v 0 0 " "Found 0 design units, including 0 entities, in source file /project/fpga/project/20190912dsm0/code/fpga_options_defs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269844902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_ahb_slave_mux/verilog/cmsdk_ahb_slave_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_ahb_slave_mux/verilog/cmsdk_ahb_slave_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_slave_mux " "Found entity 1: cmsdk_ahb_slave_mux" {  } { { "../code/cmsdk_ahb_slave_mux/verilog/cmsdk_ahb_slave_mux.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_slave_mux/verilog/cmsdk_ahb_slave_mux.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269844905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269844905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cortexm0integration.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cortexm0integration.v" { { "Info" "ISGN_ENTITY_NAME" "1 CORTEXM0INTEGRATION " "Found entity 1: CORTEXM0INTEGRATION" {  } { { "../code/CORTEXM0INTEGRATION.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/CORTEXM0INTEGRATION.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269844908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269844908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cortexm0ds_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cortexm0ds_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cortexm0ds_logic " "Found entity 1: cortexm0ds_logic" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269844955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269844955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_ahb_memory_models_defs.v 0 0 " "Found 0 design units, including 0 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_ahb_memory_models_defs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269844958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/tb_cmsdk_mcu.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/tb_cmsdk_mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_cmsdk_mcu " "Found entity 1: tb_cmsdk_mcu" {  } { { "../code/tb_cmsdk_mcu.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/tb_cmsdk_mcu.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269844962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269844962 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cmsdk_uart_capture.v(134) " "Verilog HDL information at cmsdk_uart_capture.v(134): always construct contains both blocking and non-blocking assignments" {  } { { "../code/cmsdk_uart_capture.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_uart_capture.v" 134 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1568269844964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_uart_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_uart_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_uart_capture " "Found entity 1: cmsdk_uart_capture" {  } { { "../code/cmsdk_uart_capture.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_uart_capture.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269844965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269844965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_mcu_system.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_mcu_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_mcu_system " "Found entity 1: cmsdk_mcu_system" {  } { { "../code/cmsdk_mcu_system.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269844971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269844971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_mcu_sysctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_mcu_sysctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_mcu_sysctrl " "Found entity 1: cmsdk_mcu_sysctrl" {  } { { "../code/cmsdk_mcu_sysctrl.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_sysctrl.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269844976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269844976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_mcu_stclkctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_mcu_stclkctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_mcu_stclkctrl " "Found entity 1: cmsdk_mcu_stclkctrl" {  } { { "../code/cmsdk_mcu_stclkctrl.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_stclkctrl.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269844978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269844978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_mcu_pin_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_mcu_pin_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_mcu_pin_mux " "Found entity 1: cmsdk_mcu_pin_mux" {  } { { "../code/cmsdk_mcu_pin_mux.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_pin_mux.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269844981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269844981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_mcu_defs.v 0 0 " "Found 0 design units, including 0 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_mcu_defs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269844984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_mcu_clkctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_mcu_clkctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_mcu_clkctrl " "Found entity 1: cmsdk_mcu_clkctrl" {  } { { "../code/cmsdk_mcu_clkctrl.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_clkctrl.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269844989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269844989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_mcu_addr_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_mcu_addr_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_mcu_addr_decode " "Found entity 1: cmsdk_mcu_addr_decode" {  } { { "../code/cmsdk_mcu_addr_decode.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_addr_decode.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269844994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269844994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_mcu.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_mcu " "Found entity 1: cmsdk_mcu" {  } { { "../code/cmsdk_mcu.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269845001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269845001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_clkreset.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_clkreset.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_clkreset " "Found entity 1: cmsdk_clkreset" {  } { { "../code/cmsdk_clkreset.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_clkreset.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269845004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269845004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_ahb_cs_rom_table.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_ahb_cs_rom_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_cs_rom_table " "Found entity 1: cmsdk_ahb_cs_rom_table" {  } { { "../code/cmsdk_ahb_cs_rom_table.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_cs_rom_table.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269845009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269845009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_ahb_default_slave/verilog/cmsdk_ahb_default_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_ahb_default_slave/verilog/cmsdk_ahb_default_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_default_slave " "Found entity 1: cmsdk_ahb_default_slave" {  } { { "../code/cmsdk_ahb_default_slave/verilog/cmsdk_ahb_default_slave.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_default_slave/verilog/cmsdk_ahb_default_slave.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269845013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269845013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_iop " "Found entity 1: cmsdk_ahb_to_iop" {  } { { "../code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269845016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269845016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_gpio " "Found entity 1: cmsdk_ahb_gpio" {  } { { "../code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269845018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269845018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_apb_subsystem/verilog/cmsdk_irq_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_subsystem/verilog/cmsdk_irq_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_irq_sync " "Found entity 1: cmsdk_irq_sync" {  } { { "../code/cmsdk_apb_subsystem/verilog/cmsdk_irq_sync.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_irq_sync.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269845021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269845021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_test_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_test_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_test_slave " "Found entity 1: cmsdk_apb_test_slave" {  } { { "../code/cmsdk_apb_subsystem/verilog/cmsdk_apb_test_slave.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_test_slave.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269845024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269845024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem_m0ds.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem_m0ds.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_subsystem_m0ds " "Found entity 1: cmsdk_apb_subsystem_m0ds" {  } { { "../code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem_m0ds.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem_m0ds.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269845029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269845029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_subsystem " "Found entity 1: cmsdk_apb_subsystem" {  } { { "../code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269845033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269845033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_sram256x16.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_sram256x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_sram256x16 " "Found entity 1: cmsdk_sram256x16" {  } { { "../code/cmsdk_sram256x16.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_sram256x16.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269845035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269845035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_ahb_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_ahb_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_rom " "Found entity 1: cmsdk_ahb_rom" {  } { { "../code/cmsdk_ahb_rom.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_rom.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269845039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269845039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_ahb_ram_beh.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_ahb_ram_beh.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_ram_beh " "Found entity 1: cmsdk_ahb_ram_beh" {  } { { "../code/cmsdk_ahb_ram_beh.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_ram_beh.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269845042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269845042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_ahb_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_ahb_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_ram " "Found entity 1: cmsdk_ahb_ram" {  } { { "../code/cmsdk_ahb_ram.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_ram.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269845046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269845046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_iop_gpio " "Found entity 1: cmsdk_iop_gpio" {  } { { "../code/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269845050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269845050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_apb " "Found entity 1: cmsdk_ahb_to_apb" {  } { { "../code/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269845054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269845054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_slave_mux " "Found entity 1: cmsdk_apb_slave_mux" {  } { { "../code/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269845057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269845057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_apb_timer/verilog/cmsdk_apb_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_timer/verilog/cmsdk_apb_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_timer " "Found entity 1: cmsdk_apb_timer" {  } { { "../code/cmsdk_apb_timer/verilog/cmsdk_apb_timer.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_timer/verilog/cmsdk_apb_timer.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269845060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269845060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers_frc.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers_frc.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_dualtimers_frc " "Found entity 1: cmsdk_apb_dualtimers_frc" {  } { { "../code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers_frc.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers_frc.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269845065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269845065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers_defs.v 0 0 " "Found 0 design units, including 0 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers_defs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269845067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_dualtimers " "Found entity 1: cmsdk_apb_dualtimers" {  } { { "../code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269845071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269845071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_watchdog_frc " "Found entity 1: cmsdk_apb_watchdog_frc" {  } { { "../code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269845076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269845076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_defs.v 0 0 " "Found 0 design units, including 0 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_defs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269845078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_watchdog " "Found entity 1: cmsdk_apb_watchdog" {  } { { "../code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269845082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269845082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_apb_uart/verilog/cmsdk_apb_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_apb_uart/verilog/cmsdk_apb_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_uart " "Found entity 1: cmsdk_apb_uart" {  } { { "../code/cmsdk_apb_uart/verilog/cmsdk_apb_uart.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_uart/verilog/cmsdk_apb_uart.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269845086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269845086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/project/20190912dsm0/code/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/project/20190912dsm0/code/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_sram " "Found entity 1: cmsdk_ahb_to_sram" {  } { { "../code/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269845089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269845089 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cmsdk_mcu " "Elaborating entity \"cmsdk_mcu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1568269845241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_mcu_clkctrl cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl " "Elaborating entity \"cmsdk_mcu_clkctrl\" for hierarchy \"cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl\"" {  } { { "../code/cmsdk_mcu.v" "u_cmsdk_mcu_clkctrl" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568269845244 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_pclkgen cmsdk_mcu_clkctrl.v(70) " "Verilog HDL or VHDL warning at cmsdk_mcu_clkctrl.v(70): object \"i_pclkgen\" assigned a value but never read" {  } { { "../code/cmsdk_mcu_clkctrl.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_clkctrl.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845245 "|cmsdk_mcu|cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_mcu_system cmsdk_mcu_system:u_cmsdk_mcu_system " "Elaborating entity \"cmsdk_mcu_system\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\"" {  } { { "../code/cmsdk_mcu.v" "u_cmsdk_mcu_system" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568269845248 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sys_hmaster cmsdk_mcu_system.v(186) " "Verilog HDL or VHDL warning at cmsdk_mcu_system.v(186): object \"sys_hmaster\" assigned a value but never read" {  } { { "../code/cmsdk_mcu_system.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845251 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sys_hmaster_i cmsdk_mcu_system.v(234) " "Verilog HDL or VHDL warning at cmsdk_mcu_system.v(234): object \"sys_hmaster_i\" assigned a value but never read" {  } { { "../code/cmsdk_mcu_system.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v" 234 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845251 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IOMATCH cmsdk_mcu_system.v(256) " "Verilog HDL or VHDL warning at cmsdk_mcu_system.v(256): object \"IOMATCH\" assigned a value but never read" {  } { { "../code/cmsdk_mcu_system.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v" 256 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845251 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IORDATA cmsdk_mcu_system.v(257) " "Verilog HDL or VHDL warning at cmsdk_mcu_system.v(257): object \"IORDATA\" assigned a value but never read" {  } { { "../code/cmsdk_mcu_system.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v" 257 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845251 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORTEXM0INTEGRATION cmsdk_mcu_system:u_cmsdk_mcu_system\|CORTEXM0INTEGRATION:u_cortexm0integration " "Elaborating entity \"CORTEXM0INTEGRATION\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|CORTEXM0INTEGRATION:u_cortexm0integration\"" {  } { { "../code/cmsdk_mcu_system.v" "u_cortexm0integration" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568269845252 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cm0_msp CORTEXM0INTEGRATION.v(117) " "Verilog HDL or VHDL warning at CORTEXM0INTEGRATION.v(117): object \"cm0_msp\" assigned a value but never read" {  } { { "../code/CORTEXM0INTEGRATION.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/CORTEXM0INTEGRATION.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845254 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cm0_psp CORTEXM0INTEGRATION.v(118) " "Verilog HDL or VHDL warning at CORTEXM0INTEGRATION.v(118): object \"cm0_psp\" assigned a value but never read" {  } { { "../code/CORTEXM0INTEGRATION.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/CORTEXM0INTEGRATION.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845255 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cm0_pc CORTEXM0INTEGRATION.v(120) " "Verilog HDL or VHDL warning at CORTEXM0INTEGRATION.v(120): object \"cm0_pc\" assigned a value but never read" {  } { { "../code/CORTEXM0INTEGRATION.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/CORTEXM0INTEGRATION.v" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845255 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cm0_xpsr CORTEXM0INTEGRATION.v(121) " "Verilog HDL or VHDL warning at CORTEXM0INTEGRATION.v(121): object \"cm0_xpsr\" assigned a value but never read" {  } { { "../code/CORTEXM0INTEGRATION.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/CORTEXM0INTEGRATION.v" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845255 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cm0_control CORTEXM0INTEGRATION.v(122) " "Verilog HDL or VHDL warning at CORTEXM0INTEGRATION.v(122): object \"cm0_control\" assigned a value but never read" {  } { { "../code/CORTEXM0INTEGRATION.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/CORTEXM0INTEGRATION.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845255 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cm0_primask CORTEXM0INTEGRATION.v(123) " "Verilog HDL or VHDL warning at CORTEXM0INTEGRATION.v(123): object \"cm0_primask\" assigned a value but never read" {  } { { "../code/CORTEXM0INTEGRATION.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/CORTEXM0INTEGRATION.v" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845255 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cortexm0ds_logic cmsdk_mcu_system:u_cmsdk_mcu_system\|CORTEXM0INTEGRATION:u_cortexm0integration\|cortexm0ds_logic:u_logic " "Elaborating entity \"cortexm0ds_logic\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|CORTEXM0INTEGRATION:u_cortexm0integration\|cortexm0ds_logic:u_logic\"" {  } { { "../code/CORTEXM0INTEGRATION.v" "u_logic" { Text "D:/Project/FPGA/project/20190912DSM0/code/CORTEXM0INTEGRATION.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568269845256 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "K5epw6 cortexm0ds_logic.v(1517) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object \"K5epw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845293 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H6epw6 cortexm0ds_logic.v(1517) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object \"H6epw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845293 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "E7epw6 cortexm0ds_logic.v(1517) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object \"E7epw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845293 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B8epw6 cortexm0ds_logic.v(1517) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object \"B8epw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845293 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y8epw6 cortexm0ds_logic.v(1517) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object \"Y8epw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845293 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "V9epw6 cortexm0ds_logic.v(1517) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object \"V9epw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845293 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Saepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Saepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845293 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Pbepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Pbepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845293 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mcepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Mcepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845293 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jdepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Jdepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845293 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Heepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Heepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845293 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ffepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Ffepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845293 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dgepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Dgepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845293 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Bhepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Bhepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845293 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zhepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Zhepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845293 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xiepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Xiepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845293 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vjepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Vjepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845294 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Tkepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Tkepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845294 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rlepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Rlepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845294 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Pmepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Pmepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845294 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Nnepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Nnepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845294 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Loepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Loepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845294 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jpepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Jpepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845294 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hqepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Hqepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845294 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Frepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Frepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845294 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dsepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Dsepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845294 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Btepw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"Btepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845294 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ztepw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"Ztepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845294 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xuepw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"Xuepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845294 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vvepw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"Vvepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845294 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Twepw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"Twepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845294 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rxepw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"Rxepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845294 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Pyepw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"Pyepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845294 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Nzepw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"Nzepw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845294 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "L0fpw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"L0fpw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845294 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "J1fpw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"J1fpw6\" assigned a value but never read" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845294 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 10 cortexm0ds_logic.v(3109) " "Verilog HDL assignment warning at cortexm0ds_logic.v(3109): truncated value with size 33 to match size of target (10)" {  } { { "../code/cortexm0ds_logic.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cortexm0ds_logic.v" 3109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568269845294 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|CORTEXM0INTEGRATION:u_cortexm0integration|cortexm0ds_logic:u_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_mcu_addr_decode cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_mcu_addr_decode:u_addr_decode " "Elaborating entity \"cmsdk_mcu_addr_decode\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_mcu_addr_decode:u_addr_decode\"" {  } { { "../code/cmsdk_mcu_system.v" "u_addr_decode" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568269845297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_slave_mux cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus " "Elaborating entity \"cmsdk_ahb_slave_mux\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus\"" {  } { { "../code/cmsdk_mcu_system.v" "u_ahb_slave_mux_sys_bus" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568269845299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_default_slave cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_default_slave:u_ahb_default_slave_1 " "Elaborating entity \"cmsdk_ahb_default_slave\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_default_slave:u_ahb_default_slave_1\"" {  } { { "../code/cmsdk_mcu_system.v" "u_ahb_default_slave_1" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568269845303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_cs_rom_table cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_cs_rom_table:u_system_rom_table " "Elaborating entity \"cmsdk_ahb_cs_rom_table\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_cs_rom_table:u_system_rom_table\"" {  } { { "../code/cmsdk_mcu_system.v" "u_system_rom_table" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568269845305 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused cmsdk_ahb_cs_rom_table.v(172) " "Verilog HDL or VHDL warning at cmsdk_ahb_cs_rom_table.v(172): object \"unused\" assigned a value but never read" {  } { { "../code/cmsdk_ahb_cs_rom_table.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_cs_rom_table.v" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568269845306 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_ahb_cs_rom_table:u_system_rom_table"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_mcu_sysctrl cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_mcu_sysctrl:u_cmsdk_mcu_sysctrl " "Elaborating entity \"cmsdk_mcu_sysctrl\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_mcu_sysctrl:u_cmsdk_mcu_sysctrl\"" {  } { { "../code/cmsdk_mcu_system.v" "u_cmsdk_mcu_sysctrl" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568269845307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_gpio cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_gpio:u_ahb_gpio_0 " "Elaborating entity \"cmsdk_ahb_gpio\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_gpio:u_ahb_gpio_0\"" {  } { { "../code/cmsdk_mcu_system.v" "u_ahb_gpio_0" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568269845310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_iop cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_gpio:u_ahb_gpio_0\|cmsdk_ahb_to_iop:u_ahb_to_gpio " "Elaborating entity \"cmsdk_ahb_to_iop\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_gpio:u_ahb_gpio_0\|cmsdk_ahb_to_iop:u_ahb_to_gpio\"" {  } { { "../code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v" "u_ahb_to_gpio" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568269845313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_iop_gpio cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_gpio:u_ahb_gpio_0\|cmsdk_iop_gpio:u_iop_gpio " "Elaborating entity \"cmsdk_iop_gpio\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_gpio:u_ahb_gpio_0\|cmsdk_iop_gpio:u_iop_gpio\"" {  } { { "../code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v" "u_iop_gpio" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568269845316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_gpio cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_gpio:u_ahb_gpio_1 " "Elaborating entity \"cmsdk_ahb_gpio\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_gpio:u_ahb_gpio_1\"" {  } { { "../code/cmsdk_mcu_system.v" "u_ahb_gpio_1" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568269845320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_iop_gpio cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_gpio:u_ahb_gpio_1\|cmsdk_iop_gpio:u_iop_gpio " "Elaborating entity \"cmsdk_iop_gpio\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_ahb_gpio:u_ahb_gpio_1\|cmsdk_iop_gpio:u_iop_gpio\"" {  } { { "../code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v" "u_iop_gpio" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568269845324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_subsystem cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem " "Elaborating entity \"cmsdk_apb_subsystem\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\"" {  } { { "../code/cmsdk_mcu_system.v" "u_apb_subsystem" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568269845328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_apb cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_ahb_to_apb:u_ahb_to_apb " "Elaborating entity \"cmsdk_ahb_to_apb\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_ahb_to_apb:u_ahb_to_apb\"" {  } { { "../code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" "u_ahb_to_apb" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568269845333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_slave_mux cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_slave_mux:u_apb_slave_mux " "Elaborating entity \"cmsdk_apb_slave_mux\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_slave_mux:u_apb_slave_mux\"" {  } { { "../code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" "u_apb_slave_mux" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568269845336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_timer cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0 " "Elaborating entity \"cmsdk_apb_timer\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_timer:gen_apb_timer_0.u_apb_timer_0\"" {  } { { "../code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" "gen_apb_timer_0.u_apb_timer_0" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568269845340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_dualtimers cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2 " "Elaborating entity \"cmsdk_apb_dualtimers\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2\"" {  } { { "../code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" "gen_apb_dualtimers_2.u_apb_dualtimers_2" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568269845345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_dualtimers_frc cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2\|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1 " "Elaborating entity \"cmsdk_apb_dualtimers_frc\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_dualtimers:gen_apb_dualtimers_2.u_apb_dualtimers_2\|cmsdk_apb_dualtimers_frc:u_apb_timer_frc_1\"" {  } { { "../code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers.v" "u_apb_timer_frc_1" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568269845349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_watchdog cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog " "Elaborating entity \"cmsdk_apb_watchdog\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog\"" {  } { { "../code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" "gen_apb_watchdog.u_apb_watchdog" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568269845357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_watchdog_frc cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog\|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc " "Elaborating entity \"cmsdk_apb_watchdog_frc\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_watchdog:gen_apb_watchdog.u_apb_watchdog\|cmsdk_apb_watchdog_frc:u_apb_watchdog_frc\"" {  } { { "../code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.v" "u_apb_watchdog_frc" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568269845360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_uart cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0 " "Elaborating entity \"cmsdk_apb_uart\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0\"" {  } { { "../code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" "gen_apb_uart_0.u_apb_uart_0" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568269845365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_test_slave cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_test_slave:gen_apb_test_slave.u_apb_test_slave " "Elaborating entity \"cmsdk_apb_test_slave\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_apb_subsystem:u_apb_subsystem\|cmsdk_apb_test_slave:gen_apb_test_slave.u_apb_test_slave\"" {  } { { "../code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" "gen_apb_test_slave.u_apb_test_slave" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568269845372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_mcu_stclkctrl cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_mcu_stclkctrl:u_cmsdk_mcu_stclkctrl " "Elaborating entity \"cmsdk_mcu_stclkctrl\" for hierarchy \"cmsdk_mcu_system:u_cmsdk_mcu_system\|cmsdk_mcu_stclkctrl:u_cmsdk_mcu_stclkctrl\"" {  } { { "../code/cmsdk_mcu_system.v" "u_cmsdk_mcu_stclkctrl" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_system.v" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568269845375 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 cmsdk_mcu_stclkctrl.v(52) " "Verilog HDL assignment warning at cmsdk_mcu_stclkctrl.v(52): truncated value with size 32 to match size of target (18)" {  } { { "../code/cmsdk_mcu_stclkctrl.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_stclkctrl.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568269845376 "|cmsdk_mcu|cmsdk_mcu_system:u_cmsdk_mcu_system|cmsdk_mcu_stclkctrl:u_cmsdk_mcu_stclkctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_rom cmsdk_ahb_rom:u_ahb_rom " "Elaborating entity \"cmsdk_ahb_rom\" for hierarchy \"cmsdk_ahb_rom:u_ahb_rom\"" {  } { { "../code/cmsdk_mcu.v" "u_ahb_rom" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568269845378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_sram cmsdk_ahb_rom:u_ahb_rom\|cmsdk_ahb_to_sram:u_ahb_to_sram " "Elaborating entity \"cmsdk_ahb_to_sram\" for hierarchy \"cmsdk_ahb_rom:u_ahb_rom\|cmsdk_ahb_to_sram:u_ahb_to_sram\"" {  } { { "../code/cmsdk_ahb_rom.v" "u_ahb_to_sram" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_rom.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568269845381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_fpga_sram cmsdk_ahb_rom:u_ahb_rom\|cmsdk_fpga_sram:u_fpga_rom " "Elaborating entity \"cmsdk_fpga_sram\" for hierarchy \"cmsdk_ahb_rom:u_ahb_rom\|cmsdk_fpga_sram:u_fpga_rom\"" {  } { { "../code/cmsdk_ahb_rom.v" "u_fpga_rom" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_ahb_rom.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568269845384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_ram cmsdk_ahb_ram:u_ahb_ram " "Elaborating entity \"cmsdk_ahb_ram\" for hierarchy \"cmsdk_ahb_ram:u_ahb_ram\"" {  } { { "../code/cmsdk_mcu.v" "u_ahb_ram" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568269845387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_mcu_pin_mux cmsdk_mcu_pin_mux:u_pin_mux " "Elaborating entity \"cmsdk_mcu_pin_mux\" for hierarchy \"cmsdk_mcu_pin_mux:u_pin_mux\"" {  } { { "../code/cmsdk_mcu.v" "u_pin_mux" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568269845393 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cmsdk_ahb_ram:u_ahb_ram\|cmsdk_fpga_sram:u_fpga_sram\|BRAM0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cmsdk_ahb_ram:u_ahb_ram\|cmsdk_fpga_sram:u_fpga_sram\|BRAM0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cmsdk_ahb_ram:u_ahb_ram\|cmsdk_fpga_sram:u_fpga_sram\|BRAM1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cmsdk_ahb_ram:u_ahb_ram\|cmsdk_fpga_sram:u_fpga_sram\|BRAM1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cmsdk_ahb_ram:u_ahb_ram\|cmsdk_fpga_sram:u_fpga_sram\|BRAM2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cmsdk_ahb_ram:u_ahb_ram\|cmsdk_fpga_sram:u_fpga_sram\|BRAM2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cmsdk_ahb_ram:u_ahb_ram\|cmsdk_fpga_sram:u_fpga_sram\|BRAM3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cmsdk_ahb_ram:u_ahb_ram\|cmsdk_fpga_sram:u_fpga_sram\|BRAM3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cmsdk_ahb_rom:u_ahb_rom\|cmsdk_fpga_sram:u_fpga_rom\|BRAM0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cmsdk_ahb_rom:u_ahb_rom\|cmsdk_fpga_sram:u_fpga_rom\|BRAM0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cmsdk_ahb_rom:u_ahb_rom\|cmsdk_fpga_sram:u_fpga_rom\|BRAM1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cmsdk_ahb_rom:u_ahb_rom\|cmsdk_fpga_sram:u_fpga_rom\|BRAM1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cmsdk_ahb_rom:u_ahb_rom\|cmsdk_fpga_sram:u_fpga_rom\|BRAM2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cmsdk_ahb_rom:u_ahb_rom\|cmsdk_fpga_sram:u_fpga_rom\|BRAM2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cmsdk_ahb_rom:u_ahb_rom\|cmsdk_fpga_sram:u_fpga_rom\|BRAM3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cmsdk_ahb_rom:u_ahb_rom\|cmsdk_fpga_sram:u_fpga_rom\|BRAM3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1568269852704 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1568269852704 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1568269852704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cmsdk_ahb_ram:u_ahb_ram\|cmsdk_fpga_sram:u_fpga_sram\|altsyncram:BRAM0_rtl_0 " "Elaborated megafunction instantiation \"cmsdk_ahb_ram:u_ahb_ram\|cmsdk_fpga_sram:u_fpga_sram\|altsyncram:BRAM0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568269852777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmsdk_ahb_ram:u_ahb_ram\|cmsdk_fpga_sram:u_fpga_sram\|altsyncram:BRAM0_rtl_0 " "Instantiated megafunction \"cmsdk_ahb_ram:u_ahb_ram\|cmsdk_fpga_sram:u_fpga_sram\|altsyncram:BRAM0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568269852777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568269852777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568269852777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568269852777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568269852777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568269852777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568269852777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568269852777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568269852777 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568269852777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5pa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5pa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5pa1 " "Found entity 1: altsyncram_5pa1" {  } { { "db/altsyncram_5pa1.tdf" "" { Text "D:/Project/FPGA/project/20190912DSM0/prj/db/altsyncram_5pa1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269852832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269852832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "D:/Project/FPGA/project/20190912DSM0/prj/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269852882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269852882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "D:/Project/FPGA/project/20190912DSM0/prj/db/decode_u0a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269852933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269852933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lfb " "Found entity 1: mux_lfb" {  } { { "db/mux_lfb.tdf" "" { Text "D:/Project/FPGA/project/20190912DSM0/prj/db/mux_lfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568269852983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269852983 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1568269853213 ""}
{ "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND_HDR" "" "Reduced the following open-drain buffers that are fed by GND" { { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "cmsdk_mcu_pin_mux:u_pin_mux\|TDO TDO " "Reduced fanout from the always-enabled open-drain buffer \"cmsdk_mcu_pin_mux:u_pin_mux\|TDO\" to the output pin \"TDO\" to GND" {  } { { "../code/cmsdk_mcu_pin_mux.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu_pin_mux.v" 79 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 1 1568269855364 ""}  } {  } 0 13030 "Reduced the following open-drain buffers that are fed by GND" 0 0 "Analysis & Synthesis" 0 1 1568269855364 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TDO GND " "Pin \"TDO\" is stuck at GND" {  } { { "../code/cmsdk_mcu.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568269858864 "|cmsdk_mcu|TDO"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1568269858864 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1568269859179 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "134 " "134 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1568269868723 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Project/FPGA/project/20190912DSM0/prj/output_files/cmsdk_mcu.map.smsg " "Generated suppressed messages file D:/Project/FPGA/project/20190912DSM0/prj/output_files/cmsdk_mcu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269868969 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1568269869407 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568269869407 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nTRST " "No output dependent on input pin \"nTRST\"" {  } { { "../code/cmsdk_mcu.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568269869932 "|cmsdk_mcu|nTRST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "No output dependent on input pin \"TDI\"" {  } { { "../code/cmsdk_mcu.v" "" { Text "D:/Project/FPGA/project/20190912DSM0/code/cmsdk_mcu.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568269869932 "|cmsdk_mcu|TDI"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1568269869932 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7095 " "Implemented 7095 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1568269869956 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1568269869956 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1568269869956 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6925 " "Implemented 6925 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1568269869956 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1568269869956 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1568269869956 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1568269869956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568269870013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 12 14:31:10 2019 " "Processing ended: Thu Sep 12 14:31:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568269870013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568269870013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568269870013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568269870013 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1568269872880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568269872888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 12 14:31:11 2019 " "Processing started: Thu Sep 12 14:31:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568269872888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1568269872888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cmsdk_mcu -c cmsdk_mcu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cmsdk_mcu -c cmsdk_mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1568269872889 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1568269874560 ""}
{ "Info" "0" "" "Project  = cmsdk_mcu" {  } {  } 0 0 "Project  = cmsdk_mcu" 0 0 "Fitter" 0 0 1568269874583 ""}
{ "Info" "0" "" "Revision = cmsdk_mcu" {  } {  } 0 0 "Revision = cmsdk_mcu" 0 0 "Fitter" 0 0 1568269874587 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1568269874833 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1568269874833 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cmsdk_mcu 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"cmsdk_mcu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1568269874964 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1568269875042 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1568269875042 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1568269875874 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1568269877545 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1568269877729 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "40 40 " "No exact pin location assignment(s) for 40 pins of 40 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1568269878092 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1568269891085 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "XTAL1~inputCLKENA0 2531 global CLKCTRL_G8 " "XTAL1~inputCLKENA0 with 2531 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1568269891530 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1568269891530 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "SWCLKTCK~inputCLKENA0 59 global CLKCTRL_G9 " "SWCLKTCK~inputCLKENA0 with 59 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1568269891530 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1568269891530 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1568269891540 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1568269891728 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1568269891737 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1568269891755 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1568269891775 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1568269891775 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1568269891785 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cmsdk_mcu.sdc " "Synopsys Design Constraints File file not found: 'cmsdk_mcu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1568269894167 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1568269894178 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1568269894296 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1568269894297 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1568269894299 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1568269894851 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1568269894861 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1568269894861 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1568269895517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1568269902324 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1568269903664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:21 " "Fitter placement preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1568269923595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1568269951579 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1568269967409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1568269967409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1568269970138 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "42 X33_Y11 X44_Y22 " "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22" {  } { { "loc" "" { Generic "D:/Project/FPGA/project/20190912DSM0/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22"} { { 12 { 0 ""} 33 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1568269982846 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1568269982846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1568270019881 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1568270019881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:45 " "Fitter routing operations ending: elapsed time is 00:00:45" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1568270019885 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 13.58 " "Total time spent on timing analysis during the Fitter is 13.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1568270033365 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1568270033555 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1568270037769 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1568270037773 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1568270041631 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:19 " "Fitter post-fit operations ending: elapsed time is 00:00:19" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1568270052084 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Project/FPGA/project/20190912DSM0/prj/output_files/cmsdk_mcu.fit.smsg " "Generated suppressed messages file D:/Project/FPGA/project/20190912DSM0/prj/output_files/cmsdk_mcu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1568270053396 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6712 " "Peak virtual memory: 6712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568270055912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 12 14:34:15 2019 " "Processing ended: Thu Sep 12 14:34:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568270055912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:04 " "Elapsed time: 00:03:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568270055912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:49 " "Total CPU time (on all processors): 00:07:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568270055912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1568270055912 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1568270058351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568270058356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 12 14:34:18 2019 " "Processing started: Thu Sep 12 14:34:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568270058356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1568270058356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cmsdk_mcu -c cmsdk_mcu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cmsdk_mcu -c cmsdk_mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1568270058357 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1568270059820 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1568270072040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4912 " "Peak virtual memory: 4912 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568270072902 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 12 14:34:32 2019 " "Processing ended: Thu Sep 12 14:34:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568270072902 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568270072902 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568270072902 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1568270072902 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1568270073800 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1568270074749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568270074756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 12 14:34:34 2019 " "Processing started: Thu Sep 12 14:34:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568270074756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270074756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cmsdk_mcu -c cmsdk_mcu " "Command: quartus_sta cmsdk_mcu -c cmsdk_mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270074757 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1568270074911 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270076255 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270076255 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270076306 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270076306 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cmsdk_mcu.sdc " "Synopsys Design Constraints File file not found: 'cmsdk_mcu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270077450 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270077450 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name XTAL1 XTAL1 " "create_clock -period 1.000 -name XTAL1 XTAL1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1568270077489 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SWCLKTCK SWCLKTCK " "create_clock -period 1.000 -name SWCLKTCK SWCLKTCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1568270077489 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270077489 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270077561 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270077562 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1568270077564 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1568270077604 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1568270081128 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270081128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.347 " "Worst-case setup slack is -13.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270081134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270081134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.347          -64370.533 XTAL1  " "  -13.347          -64370.533 XTAL1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270081134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.527            -159.610 SWCLKTCK  " "   -2.527            -159.610 SWCLKTCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270081134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270081134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.213 " "Worst-case hold slack is 0.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270081292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270081292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 SWCLKTCK  " "    0.213               0.000 SWCLKTCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270081292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 XTAL1  " "    0.306               0.000 XTAL1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270081292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270081292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.948 " "Worst-case recovery slack is -1.948" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270081321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270081321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.948           -2695.360 XTAL1  " "   -1.948           -2695.360 XTAL1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270081321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.873             -18.085 SWCLKTCK  " "   -1.873             -18.085 SWCLKTCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270081321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270081321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.566 " "Worst-case removal slack is 0.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270081351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270081351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566               0.000 XTAL1  " "    0.566               0.000 XTAL1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270081351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.869               0.000 SWCLKTCK  " "    0.869               0.000 SWCLKTCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270081351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270081351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270081377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270081377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -14270.825 XTAL1  " "   -2.174          -14270.825 XTAL1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270081377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -39.519 SWCLKTCK  " "   -0.394             -39.519 SWCLKTCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270081377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270081377 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 39 synchronizer chains. " "Report Metastability: Found 39 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1568270081430 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270081430 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1568270081437 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270081505 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270086481 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270086959 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1568270087407 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270087407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.205 " "Worst-case setup slack is -13.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270087428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270087428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.205          -62463.723 XTAL1  " "  -13.205          -62463.723 XTAL1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270087428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.499            -154.009 SWCLKTCK  " "   -2.499            -154.009 SWCLKTCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270087428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270087428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.196 " "Worst-case hold slack is 0.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270087587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270087587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 SWCLKTCK  " "    0.196               0.000 SWCLKTCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270087587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 XTAL1  " "    0.270               0.000 XTAL1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270087587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270087587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.810 " "Worst-case recovery slack is -1.810" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270087618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270087618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.810           -2505.114 XTAL1  " "   -1.810           -2505.114 XTAL1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270087618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.758             -16.461 SWCLKTCK  " "   -1.758             -16.461 SWCLKTCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270087618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270087618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.523 " "Worst-case removal slack is 0.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270087646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270087646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 XTAL1  " "    0.523               0.000 XTAL1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270087646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.820               0.000 SWCLKTCK  " "    0.820               0.000 SWCLKTCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270087646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270087646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270087655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270087655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -14390.817 XTAL1  " "   -2.174          -14390.817 XTAL1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270087655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -42.556 SWCLKTCK  " "   -0.394             -42.556 SWCLKTCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270087655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270087655 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 39 synchronizer chains. " "Report Metastability: Found 39 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1568270087691 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270087691 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1568270087697 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270087920 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270092845 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270093313 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1568270093461 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270093461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.706 " "Worst-case setup slack is -7.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270093467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270093467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.706          -36786.095 XTAL1  " "   -7.706          -36786.095 XTAL1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270093467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.125             -63.329 SWCLKTCK  " "   -1.125             -63.329 SWCLKTCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270093467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270093467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.133 " "Worst-case hold slack is 0.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270093622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270093622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 SWCLKTCK  " "    0.133               0.000 SWCLKTCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270093622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 XTAL1  " "    0.171               0.000 XTAL1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270093622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270093622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.908 " "Worst-case recovery slack is -0.908" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270093649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270093649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.908            -986.570 XTAL1  " "   -0.908            -986.570 XTAL1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270093649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.835              -2.562 SWCLKTCK  " "   -0.835              -2.562 SWCLKTCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270093649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270093649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.296 " "Worst-case removal slack is 0.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270093679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270093679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 XTAL1  " "    0.296               0.000 XTAL1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270093679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 SWCLKTCK  " "    0.475               0.000 SWCLKTCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270093679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270093679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270093688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270093688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -12861.754 XTAL1  " "   -2.174          -12861.754 XTAL1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270093688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086              -5.993 SWCLKTCK  " "   -0.086              -5.993 SWCLKTCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270093688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270093688 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 39 synchronizer chains. " "Report Metastability: Found 39 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1568270093726 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270093726 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1568270093733 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270094124 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1568270094282 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270094282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.916 " "Worst-case setup slack is -6.916" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270094288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270094288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.916          -32331.327 XTAL1  " "   -6.916          -32331.327 XTAL1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270094288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.928             -51.569 SWCLKTCK  " "   -0.928             -51.569 SWCLKTCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270094288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270094288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.120 " "Worst-case hold slack is 0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270094446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270094446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 SWCLKTCK  " "    0.120               0.000 SWCLKTCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270094446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 XTAL1  " "    0.149               0.000 XTAL1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270094446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270094446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.692 " "Worst-case recovery slack is -0.692" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270094472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270094472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.692            -689.337 XTAL1  " "   -0.692            -689.337 XTAL1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270094472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.660              -1.978 SWCLKTCK  " "   -0.660              -1.978 SWCLKTCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270094472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270094472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.267 " "Worst-case removal slack is 0.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270094501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270094501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 XTAL1  " "    0.267               0.000 XTAL1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270094501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 SWCLKTCK  " "    0.431               0.000 SWCLKTCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270094501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270094501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270094509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270094509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -12870.024 XTAL1  " "   -2.174          -12870.024 XTAL1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270094509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084              -5.999 SWCLKTCK  " "   -0.084              -5.999 SWCLKTCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568270094509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270094509 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 39 synchronizer chains. " "Report Metastability: Found 39 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1568270094547 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270094547 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270096306 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270096307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5350 " "Peak virtual memory: 5350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568270096477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 12 14:34:56 2019 " "Processing ended: Thu Sep 12 14:34:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568270096477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568270096477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568270096477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270096477 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 70 s " "Quartus Prime Full Compilation was successful. 0 errors, 70 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1568270097302 ""}
