#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Fri Aug 22 15:25:12 2025
# Process ID         : 19672
# Current directory  : C:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.runs/impl_1
# Command line       : vivado.exe -log nvdla_bd_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source nvdla_bd_wrapper.tcl -notrace
# Log file           : C:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.runs/impl_1/nvdla_bd_wrapper.vdi
# Journal file       : C:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.runs/impl_1\vivado.jou
# Running On         : DESKTOP-M3R0RID
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency      : 2803 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 34069 MB
# Swap memory        : 2147 MB
# Total Virtual      : 36216 MB
# Available Virtual  : 9957 MB
#-----------------------------------------------------------
source nvdla_bd_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 604.168 ; gain = 210.910
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yusuf/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: link_design -top nvdla_bd_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ip/nvdla_bd_NV_nvdla_wrapper_0_0/nvdla_bd_NV_nvdla_wrapper_0_0.dcp' for cell 'nvdla_bd_i/NV_nvdla_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ip/nvdla_bd_axi_apb_bridge_0_0/nvdla_bd_axi_apb_bridge_0_0.dcp' for cell 'nvdla_bd_i/axi_apb_bridge_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ip/nvdla_bd_axi_protocol_convert_0_0/nvdla_bd_axi_protocol_convert_0_0.dcp' for cell 'nvdla_bd_i/axi_protocol_convert_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ip/nvdla_bd_proc_sys_reset_0_0/nvdla_bd_proc_sys_reset_0_0.dcp' for cell 'nvdla_bd_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ip/nvdla_bd_smartconnect_0_0/nvdla_bd_smartconnect_0_0.dcp' for cell 'nvdla_bd_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ip/nvdla_bd_smartconnect_1_0/nvdla_bd_smartconnect_1_0.dcp' for cell 'nvdla_bd_i/smartconnect_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ip/nvdla_bd_zynq_ultra_ps_e_0_0/nvdla_bd_zynq_ultra_ps_e_0_0.dcp' for cell 'nvdla_bd_i/zynq_ultra_ps_e_0'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1729.102 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8383 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ip/nvdla_bd_zynq_ultra_ps_e_0_0/nvdla_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'nvdla_bd_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ip/nvdla_bd_zynq_ultra_ps_e_0_0/nvdla_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'nvdla_bd_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ip/nvdla_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_c9c4_psr_aclk_0_board.xdc] for cell 'nvdla_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ip/nvdla_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_c9c4_psr_aclk_0_board.xdc] for cell 'nvdla_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ip/nvdla_bd_smartconnect_0_0/smartconnect.xdc] for cell 'nvdla_bd_i/smartconnect_0/inst'
Finished Parsing XDC File [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ip/nvdla_bd_smartconnect_0_0/smartconnect.xdc] for cell 'nvdla_bd_i/smartconnect_0/inst'
Parsing XDC File [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ip/nvdla_bd_smartconnect_1_0/bd_0/ip/ip_1/bd_0995_psr_aclk_0_board.xdc] for cell 'nvdla_bd_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ip/nvdla_bd_smartconnect_1_0/bd_0/ip/ip_1/bd_0995_psr_aclk_0_board.xdc] for cell 'nvdla_bd_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ip/nvdla_bd_smartconnect_1_0/smartconnect.xdc] for cell 'nvdla_bd_i/smartconnect_1/inst'
Finished Parsing XDC File [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ip/nvdla_bd_smartconnect_1_0/smartconnect.xdc] for cell 'nvdla_bd_i/smartconnect_1/inst'
Parsing XDC File [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ip/nvdla_bd_proc_sys_reset_0_0/nvdla_bd_proc_sys_reset_0_0_board.xdc] for cell 'nvdla_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.gen/sources_1/bd/nvdla_bd/ip/nvdla_bd_proc_sys_reset_0_0/nvdla_bd_proc_sys_reset_0_0_board.xdc] for cell 'nvdla_bd_i/proc_sys_reset_0/U0'
INFO: [Project 1-1714] 39 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 3020.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 310 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 190 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 69 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:00 . Memory (MB): peak = 3020.289 ; gain = 2346.664
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3020.289 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 251aa756a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3020.289 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 251aa756a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.133 . Memory (MB): peak = 3434.238 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 251aa756a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.248 . Memory (MB): peak = 3434.238 ; gain = 0.000
Phase 1 Initialization | Checksum: 251aa756a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.256 . Memory (MB): peak = 3434.238 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 251aa756a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3434.238 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 251aa756a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3434.238 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 251aa756a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3434.238 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 276 inverters resulting in an inversion of 1136 pins
INFO: [Opt 31-138] Pushed 61 inverter(s) to 35058 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 123d94a0a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3434.238 ; gain = 0.000
Retarget | Checksum: 123d94a0a
INFO: [Opt 31-389] Phase Retarget created 270 cells and removed 880 cells
INFO: [Opt 31-1021] In phase Retarget, 41 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 4 load pin(s).
Phase 4 Constant propagation | Checksum: d8a69de4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3434.238 ; gain = 0.000
Constant propagation | Checksum: d8a69de4
INFO: [Opt 31-389] Phase Constant propagation created 187 cells and removed 1405 cells
INFO: [Opt 31-1021] In phase Constant propagation, 41 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 3434.238 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 3434.238 ; gain = 0.000
Phase 5 Sweep | Checksum: b1f1c96a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3434.238 ; gain = 0.000
Sweep | Checksum: b1f1c96a
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 404 cells
INFO: [Opt 31-1021] In phase Sweep, 51 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: b1f1c96a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3434.238 ; gain = 0.000
BUFG optimization | Checksum: b1f1c96a
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: aa72a8b4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3434.238 ; gain = 0.000
Shift Register Optimization | Checksum: aa72a8b4
INFO: [Opt 31-389] Phase Shift Register Optimization created 2 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: d66758fc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3434.238 ; gain = 0.000
Post Processing Netlist | Checksum: d66758fc
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 41 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 11677a5e9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3434.238 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.319 . Memory (MB): peak = 3434.238 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 11677a5e9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3434.238 ; gain = 0.000
Phase 9 Finalization | Checksum: 11677a5e9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3434.238 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             270  |             880  |                                             41  |
|  Constant propagation         |             187  |            1405  |                                             41  |
|  Sweep                        |               0  |             404  |                                             51  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               2  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             41  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 11677a5e9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3434.238 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 64 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 64 Total Ports: 128
Ending PowerOpt Patch Enables Task | Checksum: 1918d2336

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.658 . Memory (MB): peak = 4199.750 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1918d2336

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 4199.750 ; gain = 765.512

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1918d2336

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4199.750 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 4199.750 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: eba9591b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 4199.750 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:41 ; elapsed = 00:00:57 . Memory (MB): peak = 4199.750 ; gain = 1179.461
INFO: [Vivado 12-24828] Executing command : report_drc -file nvdla_bd_wrapper_drc_opted.rpt -pb nvdla_bd_wrapper_drc_opted.pb -rpx nvdla_bd_wrapper_drc_opted.rpx
Command: report_drc -file nvdla_bd_wrapper_drc_opted.rpt -pb nvdla_bd_wrapper_drc_opted.pb -rpx nvdla_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.runs/impl_1/nvdla_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4199.750 ; gain = 0.000
generate_parallel_reports: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4199.750 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.399 . Memory (MB): peak = 4199.750 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.runs/impl_1/nvdla_bd_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4199.750 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 4199.750 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e9c696e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 4199.750 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.073 . Memory (MB): peak = 4199.750 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 150650465

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 4349.566 ; gain = 149.816

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 164b44431

Time (s): cpu = 00:01:21 ; elapsed = 00:01:03 . Memory (MB): peak = 4916.980 ; gain = 717.230

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 164b44431

Time (s): cpu = 00:01:21 ; elapsed = 00:01:03 . Memory (MB): peak = 4916.980 ; gain = 717.230
Phase 1 Placer Initialization | Checksum: 164b44431

Time (s): cpu = 00:01:21 ; elapsed = 00:01:03 . Memory (MB): peak = 4916.980 ; gain = 717.230

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1f2b91e1b

Time (s): cpu = 00:03:43 ; elapsed = 00:02:26 . Memory (MB): peak = 4916.980 ; gain = 717.230

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 18819e57d

Time (s): cpu = 00:03:46 ; elapsed = 00:02:30 . Memory (MB): peak = 4916.980 ; gain = 717.230

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 18819e57d

Time (s): cpu = 00:04:13 ; elapsed = 00:02:45 . Memory (MB): peak = 5049.652 ; gain = 849.902

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 15ab29682

Time (s): cpu = 00:04:25 ; elapsed = 00:02:52 . Memory (MB): peak = 5086.340 ; gain = 886.590

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 15ab29682

Time (s): cpu = 00:04:26 ; elapsed = 00:02:53 . Memory (MB): peak = 5086.340 ; gain = 886.590
Phase 2.1.1 Partition Driven Placement | Checksum: 15ab29682

Time (s): cpu = 00:04:26 ; elapsed = 00:02:54 . Memory (MB): peak = 5086.340 ; gain = 886.590
Phase 2.1 Floorplanning | Checksum: 1e201647b

Time (s): cpu = 00:04:26 ; elapsed = 00:02:54 . Memory (MB): peak = 5086.340 ; gain = 886.590

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1e201647b

Time (s): cpu = 00:04:26 ; elapsed = 00:02:54 . Memory (MB): peak = 5086.340 ; gain = 886.590

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1e201647b

Time (s): cpu = 00:04:27 ; elapsed = 00:02:54 . Memory (MB): peak = 5086.340 ; gain = 886.590

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 20ee9633c

Time (s): cpu = 00:07:48 ; elapsed = 00:05:00 . Memory (MB): peak = 5583.402 ; gain = 1383.652

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 15137c700

Time (s): cpu = 00:07:59 ; elapsed = 00:05:07 . Memory (MB): peak = 5583.402 ; gain = 1383.652

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 3646 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1474 nets or LUTs. Breaked 0 LUT, combined 1474 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-670] No setup violation found.  Equivalent Driver Rewiring was not performed.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 5583.402 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           1474  |                  1474  |           0  |           1  |  00:00:02  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |           1474  |                  1474  |           0  |           4  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 28189c06f

Time (s): cpu = 00:08:13 ; elapsed = 00:05:18 . Memory (MB): peak = 5583.402 ; gain = 1383.652
Phase 2.5 Global Place Phase2 | Checksum: 27e8e96f1

Time (s): cpu = 00:09:12 ; elapsed = 00:05:52 . Memory (MB): peak = 5583.402 ; gain = 1383.652
Phase 2 Global Placement | Checksum: 27e8e96f1

Time (s): cpu = 00:09:12 ; elapsed = 00:05:52 . Memory (MB): peak = 5583.402 ; gain = 1383.652

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 257ed38bf

Time (s): cpu = 00:09:42 ; elapsed = 00:06:10 . Memory (MB): peak = 5583.402 ; gain = 1383.652

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 253297581

Time (s): cpu = 00:09:54 ; elapsed = 00:06:18 . Memory (MB): peak = 5583.402 ; gain = 1383.652

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 2e89cb661

Time (s): cpu = 00:10:41 ; elapsed = 00:06:46 . Memory (MB): peak = 5583.402 ; gain = 1383.652

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 2d899ab98

Time (s): cpu = 00:11:17 ; elapsed = 00:07:10 . Memory (MB): peak = 5583.402 ; gain = 1383.652
Phase 3.3.2 Slice Area Swap | Checksum: 2d899ab98

Time (s): cpu = 00:11:18 ; elapsed = 00:07:10 . Memory (MB): peak = 5583.402 ; gain = 1383.652
Phase 3.3 Small Shape DP | Checksum: 24973a082

Time (s): cpu = 00:12:52 ; elapsed = 00:08:00 . Memory (MB): peak = 5583.402 ; gain = 1383.652

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 2e9c7f225

Time (s): cpu = 00:12:59 ; elapsed = 00:08:07 . Memory (MB): peak = 5583.402 ; gain = 1383.652

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 27eaa1dee

Time (s): cpu = 00:13:01 ; elapsed = 00:08:09 . Memory (MB): peak = 5583.402 ; gain = 1383.652
Phase 3 Detail Placement | Checksum: 27eaa1dee

Time (s): cpu = 00:13:03 ; elapsed = 00:08:09 . Memory (MB): peak = 5583.402 ; gain = 1383.652

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2299e2673

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.452 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1188c9d28

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 5583.402 ; gain = 0.000
INFO: [Place 46-35] Processed net nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111, inserted BUFG to drive 18660 loads.
INFO: [Place 46-45] Replicated bufg driver nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica
INFO: [Place 46-35] Processed net nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn, inserted BUFG to drive 15977 loads.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 2, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1ed144cc8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 5583.402 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 209e8ce2f

Time (s): cpu = 00:14:30 ; elapsed = 00:09:07 . Memory (MB): peak = 5583.402 ; gain = 1383.652

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.452. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 16d09ef7c

Time (s): cpu = 00:14:31 ; elapsed = 00:09:08 . Memory (MB): peak = 5583.402 ; gain = 1383.652

Time (s): cpu = 00:14:31 ; elapsed = 00:09:08 . Memory (MB): peak = 5583.402 ; gain = 1383.652
Phase 4.1 Post Commit Optimization | Checksum: 16d09ef7c

Time (s): cpu = 00:14:32 ; elapsed = 00:09:09 . Memory (MB): peak = 5583.402 ; gain = 1383.652
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 5583.402 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a4dd7d06

Time (s): cpu = 00:15:02 ; elapsed = 00:09:29 . Memory (MB): peak = 5583.402 ; gain = 1383.652

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                8x8|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a4dd7d06

Time (s): cpu = 00:15:04 ; elapsed = 00:09:30 . Memory (MB): peak = 5583.402 ; gain = 1383.652
Phase 4.3 Placer Reporting | Checksum: 1a4dd7d06

Time (s): cpu = 00:15:05 ; elapsed = 00:09:30 . Memory (MB): peak = 5583.402 ; gain = 1383.652

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 5583.402 ; gain = 0.000

Time (s): cpu = 00:15:05 ; elapsed = 00:09:30 . Memory (MB): peak = 5583.402 ; gain = 1383.652
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23f09c335

Time (s): cpu = 00:15:06 ; elapsed = 00:09:31 . Memory (MB): peak = 5583.402 ; gain = 1383.652
Ending Placer Task | Checksum: 23ede047a

Time (s): cpu = 00:15:07 ; elapsed = 00:09:32 . Memory (MB): peak = 5583.402 ; gain = 1383.652
91 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:15:19 ; elapsed = 00:09:38 . Memory (MB): peak = 5583.402 ; gain = 1383.652
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file nvdla_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 5583.402 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file nvdla_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.428 . Memory (MB): peak = 5583.402 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file nvdla_bd_wrapper_utilization_placed.rpt -pb nvdla_bd_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.680 . Memory (MB): peak = 5583.402 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 5583.402 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5583.402 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.222 . Memory (MB): peak = 5583.402 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.258 . Memory (MB): peak = 5583.402 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 5583.402 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 5583.402 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.runs/impl_1/nvdla_bd_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 5583.402 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 5583.402 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 3.450 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 5583.402 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.623 . Memory (MB): peak = 5583.402 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 5583.402 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5583.402 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.216 . Memory (MB): peak = 5583.402 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.270 . Memory (MB): peak = 5583.402 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 5583.402 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 5583.402 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.runs/impl_1/nvdla_bd_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 5583.402 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c49785d7 ConstDB: 0 ShapeSum: c9d5e671 RouteDB: b0709832
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.867 . Memory (MB): peak = 5583.402 ; gain = 0.000
Post Restoration Checksum: NetGraph: e58bd7f0 | NumContArr: 8bb2b7a7 | Constraints: a197810d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2d57f0b41

Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 5583.402 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2d57f0b41

Time (s): cpu = 00:00:59 ; elapsed = 00:00:33 . Memory (MB): peak = 5583.402 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2d57f0b41

Time (s): cpu = 00:01:00 ; elapsed = 00:00:33 . Memory (MB): peak = 5583.402 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 259f988a3

Time (s): cpu = 00:01:09 ; elapsed = 00:00:39 . Memory (MB): peak = 5583.402 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 29773de67

Time (s): cpu = 00:01:38 ; elapsed = 00:00:57 . Memory (MB): peak = 5583.402 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.853  | TNS=0.000  | WHS=-0.078 | THS=-22.058|


Phase 2.5 Soft Constraint Pins - Fast Budgeting
Phase 2.5 Soft Constraint Pins - Fast Budgeting | Checksum: 1cc284a05

Time (s): cpu = 00:02:27 ; elapsed = 00:01:26 . Memory (MB): peak = 5622.145 ; gain = 38.742

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 148378
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 121701
  Number of Partially Routed Nets     = 26677
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2acdd822c

Time (s): cpu = 00:02:38 ; elapsed = 00:01:33 . Memory (MB): peak = 5622.145 ; gain = 38.742

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2acdd822c

Time (s): cpu = 00:02:39 ; elapsed = 00:01:33 . Memory (MB): peak = 5622.145 ; gain = 38.742

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 24e0963f6

Time (s): cpu = 00:03:52 ; elapsed = 00:02:22 . Memory (MB): peak = 5622.145 ; gain = 38.742
Phase 4 Initial Routing | Checksum: 21d5e1fcd

Time (s): cpu = 00:03:56 ; elapsed = 00:02:24 . Memory (MB): peak = 5622.145 ; gain = 38.742

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_4_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 33464
 Number of Nodes with overlaps = 2336
 Number of Nodes with overlaps = 205
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.485  | TNS=0.000  | WHS=-0.020 | THS=-0.110 |

Phase 5.1 Global Iteration 0 | Checksum: 21f4a46c0

Time (s): cpu = 00:09:53 ; elapsed = 00:06:02 . Memory (MB): peak = 5622.145 ; gain = 38.742

Phase 5.2 Additional Iteration for Hold
Phase 5.2 Additional Iteration for Hold | Checksum: 21bb40d5b

Time (s): cpu = 00:09:55 ; elapsed = 00:06:03 . Memory (MB): peak = 5622.145 ; gain = 38.742
Phase 5 Rip-up And Reroute | Checksum: 21bb40d5b

Time (s): cpu = 00:09:55 ; elapsed = 00:06:03 . Memory (MB): peak = 5622.145 ; gain = 38.742

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.485  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.485  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Delay CleanUp | Checksum: 21aabb87e

Time (s): cpu = 00:10:38 ; elapsed = 00:06:27 . Memory (MB): peak = 5622.145 ; gain = 38.742

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 21aabb87e

Time (s): cpu = 00:10:39 ; elapsed = 00:06:27 . Memory (MB): peak = 5622.145 ; gain = 38.742
Phase 6 Delay and Skew Optimization | Checksum: 21aabb87e

Time (s): cpu = 00:10:39 ; elapsed = 00:06:27 . Memory (MB): peak = 5622.145 ; gain = 38.742

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.485  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1fb7734c8

Time (s): cpu = 00:11:06 ; elapsed = 00:06:43 . Memory (MB): peak = 5622.145 ; gain = 38.742
Phase 7 Post Hold Fix | Checksum: 1fb7734c8

Time (s): cpu = 00:11:06 ; elapsed = 00:06:43 . Memory (MB): peak = 5622.145 ; gain = 38.742

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.35909 %
  Global Horizontal Routing Utilization  = 8.59476 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1fb7734c8

Time (s): cpu = 00:11:09 ; elapsed = 00:06:45 . Memory (MB): peak = 5622.145 ; gain = 38.742

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1fb7734c8

Time (s): cpu = 00:11:10 ; elapsed = 00:06:45 . Memory (MB): peak = 5622.145 ; gain = 38.742

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1fb7734c8

Time (s): cpu = 00:11:27 ; elapsed = 00:06:58 . Memory (MB): peak = 5622.145 ; gain = 38.742

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 1fb7734c8

Time (s): cpu = 00:11:28 ; elapsed = 00:06:59 . Memory (MB): peak = 5622.145 ; gain = 38.742

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 1fb7734c8

Time (s): cpu = 00:11:30 ; elapsed = 00:07:00 . Memory (MB): peak = 5622.145 ; gain = 38.742

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.485  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 1fb7734c8

Time (s): cpu = 00:11:31 ; elapsed = 00:07:01 . Memory (MB): peak = 5622.145 ; gain = 38.742
Total Elapsed time in route_design: 420.841 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: 1bf58d108

Time (s): cpu = 00:11:34 ; elapsed = 00:07:02 . Memory (MB): peak = 5622.145 ; gain = 38.742
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1bf58d108

Time (s): cpu = 00:11:37 ; elapsed = 00:07:04 . Memory (MB): peak = 5622.145 ; gain = 38.742

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:11:38 ; elapsed = 00:07:06 . Memory (MB): peak = 5622.145 ; gain = 38.742
INFO: [Vivado 12-24828] Executing command : report_drc -file nvdla_bd_wrapper_drc_routed.rpt -pb nvdla_bd_wrapper_drc_routed.pb -rpx nvdla_bd_wrapper_drc_routed.rpx
Command: report_drc -file nvdla_bd_wrapper_drc_routed.rpt -pb nvdla_bd_wrapper_drc_routed.pb -rpx nvdla_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.runs/impl_1/nvdla_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 5622.145 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_methodology -file nvdla_bd_wrapper_methodology_drc_routed.rpt -pb nvdla_bd_wrapper_methodology_drc_routed.pb -rpx nvdla_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file nvdla_bd_wrapper_methodology_drc_routed.rpt -pb nvdla_bd_wrapper_methodology_drc_routed.pb -rpx nvdla_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.runs/impl_1/nvdla_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:51 ; elapsed = 00:01:01 . Memory (MB): peak = 5622.145 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file nvdla_bd_wrapper_timing_summary_routed.rpt -pb nvdla_bd_wrapper_timing_summary_routed.pb -rpx nvdla_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 5622.145 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file nvdla_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file nvdla_bd_wrapper_route_status.rpt -pb nvdla_bd_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file nvdla_bd_wrapper_power_routed.rpt -pb nvdla_bd_wrapper_power_summary_routed.pb -rpx nvdla_bd_wrapper_power_routed.rpx
Command: report_power -file nvdla_bd_wrapper_power_routed.rpt -pb nvdla_bd_wrapper_power_summary_routed.pb -rpx nvdla_bd_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
133 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:15 ; elapsed = 00:00:45 . Memory (MB): peak = 5651.852 ; gain = 29.707
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file nvdla_bd_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 5651.852 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file nvdla_bd_wrapper_bus_skew_routed.rpt -pb nvdla_bd_wrapper_bus_skew_routed.pb -rpx nvdla_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:04:23 ; elapsed = 00:02:33 . Memory (MB): peak = 5651.852 ; gain = 29.707
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.853 . Memory (MB): peak = 5722.461 ; gain = 70.609
Wrote PlaceDB: Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 5722.461 ; gain = 70.609
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5722.461 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5722.461 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.288 . Memory (MB): peak = 5722.461 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 5722.461 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 5722.461 ; gain = 70.609
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/nvdla_zynq_implementation/nvdla_zynq_implementation.runs/impl_1/nvdla_bd_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 5722.461 ; gain = 70.609
INFO: [Memdata 28-167] Found XPM memory block nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force nvdla_bd_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./nvdla_bd_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
151 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:02:52 ; elapsed = 00:01:52 . Memory (MB): peak = 6951.672 ; gain = 1229.211
INFO: [Common 17-206] Exiting Vivado at Fri Aug 22 15:50:12 2025...
