#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000011b42fb4580 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000011b43030780_0 .net "PC", 31 0, v0000011b43028930_0;  1 drivers
v0000011b43030c80_0 .var "clk", 0 0;
v0000011b43030dc0_0 .net "clkout", 0 0, L_0000011b42fed600;  1 drivers
v0000011b4302f600_0 .net "cycles_consumed", 31 0, v0000011b43030aa0_0;  1 drivers
v0000011b4302f6a0_0 .var "rst", 0 0;
S_0000011b42f56580 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000011b42fb4580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000011b42fd0740 .param/l "RType" 0 4 2, C4<000000>;
P_0000011b42fd0778 .param/l "add" 0 4 5, C4<100000>;
P_0000011b42fd07b0 .param/l "addi" 0 4 8, C4<001000>;
P_0000011b42fd07e8 .param/l "addu" 0 4 5, C4<100001>;
P_0000011b42fd0820 .param/l "and_" 0 4 5, C4<100100>;
P_0000011b42fd0858 .param/l "andi" 0 4 8, C4<001100>;
P_0000011b42fd0890 .param/l "beq" 0 4 10, C4<000100>;
P_0000011b42fd08c8 .param/l "bne" 0 4 10, C4<000101>;
P_0000011b42fd0900 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000011b42fd0938 .param/l "j" 0 4 12, C4<000010>;
P_0000011b42fd0970 .param/l "jal" 0 4 12, C4<000011>;
P_0000011b42fd09a8 .param/l "jr" 0 4 6, C4<001000>;
P_0000011b42fd09e0 .param/l "lw" 0 4 8, C4<100011>;
P_0000011b42fd0a18 .param/l "nor_" 0 4 5, C4<100111>;
P_0000011b42fd0a50 .param/l "or_" 0 4 5, C4<100101>;
P_0000011b42fd0a88 .param/l "ori" 0 4 8, C4<001101>;
P_0000011b42fd0ac0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000011b42fd0af8 .param/l "sll" 0 4 6, C4<000000>;
P_0000011b42fd0b30 .param/l "slt" 0 4 5, C4<101010>;
P_0000011b42fd0b68 .param/l "slti" 0 4 8, C4<101010>;
P_0000011b42fd0ba0 .param/l "srl" 0 4 6, C4<000010>;
P_0000011b42fd0bd8 .param/l "sub" 0 4 5, C4<100010>;
P_0000011b42fd0c10 .param/l "subu" 0 4 5, C4<100011>;
P_0000011b42fd0c48 .param/l "sw" 0 4 8, C4<101011>;
P_0000011b42fd0c80 .param/l "xor_" 0 4 5, C4<100110>;
P_0000011b42fd0cb8 .param/l "xori" 0 4 8, C4<001110>;
L_0000011b42fed280 .functor NOT 1, v0000011b4302f6a0_0, C4<0>, C4<0>, C4<0>;
L_0000011b42feda60 .functor NOT 1, v0000011b4302f6a0_0, C4<0>, C4<0>, C4<0>;
L_0000011b42fed520 .functor NOT 1, v0000011b4302f6a0_0, C4<0>, C4<0>, C4<0>;
L_0000011b42fed440 .functor NOT 1, v0000011b4302f6a0_0, C4<0>, C4<0>, C4<0>;
L_0000011b42fed050 .functor NOT 1, v0000011b4302f6a0_0, C4<0>, C4<0>, C4<0>;
L_0000011b42fedbb0 .functor NOT 1, v0000011b4302f6a0_0, C4<0>, C4<0>, C4<0>;
L_0000011b42fed910 .functor NOT 1, v0000011b4302f6a0_0, C4<0>, C4<0>, C4<0>;
L_0000011b42fed2f0 .functor NOT 1, v0000011b4302f6a0_0, C4<0>, C4<0>, C4<0>;
L_0000011b42fed600 .functor OR 1, v0000011b43030c80_0, v0000011b42fba8c0_0, C4<0>, C4<0>;
L_0000011b42fed980 .functor OR 1, L_0000011b4307ade0, L_0000011b43079d00, C4<0>, C4<0>;
L_0000011b42fedad0 .functor AND 1, L_0000011b43079300, L_0000011b43079f80, C4<1>, C4<1>;
L_0000011b42fed8a0 .functor NOT 1, v0000011b4302f6a0_0, C4<0>, C4<0>, C4<0>;
L_0000011b42fed3d0 .functor OR 1, L_0000011b4307ad40, L_0000011b430799e0, C4<0>, C4<0>;
L_0000011b42fedc20 .functor OR 1, L_0000011b42fed3d0, L_0000011b43079a80, C4<0>, C4<0>;
L_0000011b42fedb40 .functor OR 1, L_0000011b4307aa20, L_0000011b4308fa10, C4<0>, C4<0>;
L_0000011b42fedc90 .functor AND 1, L_0000011b4307a8e0, L_0000011b42fedb40, C4<1>, C4<1>;
L_0000011b42fed750 .functor OR 1, L_0000011b430907d0, L_0000011b4308f470, C4<0>, C4<0>;
L_0000011b42fedd70 .functor AND 1, L_0000011b430909b0, L_0000011b42fed750, C4<1>, C4<1>;
L_0000011b42fed4b0 .functor NOT 1, L_0000011b42fed600, C4<0>, C4<0>, C4<0>;
v0000011b43029010_0 .net "ALUOp", 3 0, v0000011b42fba5a0_0;  1 drivers
v0000011b430290b0_0 .net "ALUResult", 31 0, v0000011b43029650_0;  1 drivers
v0000011b43029330_0 .net "ALUSrc", 0 0, v0000011b42fba820_0;  1 drivers
v0000011b4302b220_0 .net "ALUin2", 31 0, L_0000011b43090690;  1 drivers
v0000011b4302b680_0 .net "MemReadEn", 0 0, v0000011b42fbb040_0;  1 drivers
v0000011b4302c9e0_0 .net "MemWriteEn", 0 0, v0000011b42fb9f60_0;  1 drivers
v0000011b4302c1c0_0 .net "MemtoReg", 0 0, v0000011b42fbb180_0;  1 drivers
v0000011b4302c3a0_0 .net "PC", 31 0, v0000011b43028930_0;  alias, 1 drivers
v0000011b4302afa0_0 .net "PCPlus1", 31 0, L_0000011b4307a0c0;  1 drivers
v0000011b4302bfe0_0 .net "PCsrc", 0 0, v0000011b43029fb0_0;  1 drivers
v0000011b4302c440_0 .net "RegDst", 0 0, v0000011b42fb9ce0_0;  1 drivers
v0000011b4302c800_0 .net "RegWriteEn", 0 0, v0000011b42fb9d80_0;  1 drivers
v0000011b4302b2c0_0 .net "WriteRegister", 4 0, L_0000011b43079580;  1 drivers
v0000011b4302bb80_0 .net *"_ivl_0", 0 0, L_0000011b42fed280;  1 drivers
L_0000011b43030fd0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000011b4302c620_0 .net/2u *"_ivl_10", 4 0, L_0000011b43030fd0;  1 drivers
L_0000011b430313c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011b4302c940_0 .net *"_ivl_101", 15 0, L_0000011b430313c0;  1 drivers
v0000011b4302b4a0_0 .net *"_ivl_102", 31 0, L_0000011b43079080;  1 drivers
L_0000011b43031408 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011b4302b360_0 .net *"_ivl_105", 25 0, L_0000011b43031408;  1 drivers
L_0000011b43031450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011b4302ca80_0 .net/2u *"_ivl_106", 31 0, L_0000011b43031450;  1 drivers
v0000011b4302b400_0 .net *"_ivl_108", 0 0, L_0000011b43079300;  1 drivers
L_0000011b43031498 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000011b4302b720_0 .net/2u *"_ivl_110", 5 0, L_0000011b43031498;  1 drivers
v0000011b4302c080_0 .net *"_ivl_112", 0 0, L_0000011b43079f80;  1 drivers
v0000011b4302c120_0 .net *"_ivl_115", 0 0, L_0000011b42fedad0;  1 drivers
v0000011b4302b540_0 .net *"_ivl_116", 47 0, L_0000011b43079620;  1 drivers
L_0000011b430314e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011b4302c4e0_0 .net *"_ivl_119", 15 0, L_0000011b430314e0;  1 drivers
L_0000011b43031018 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000011b4302c580_0 .net/2u *"_ivl_12", 5 0, L_0000011b43031018;  1 drivers
v0000011b4302b040_0 .net *"_ivl_120", 47 0, L_0000011b430793a0;  1 drivers
L_0000011b43031528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011b4302c760_0 .net *"_ivl_123", 15 0, L_0000011b43031528;  1 drivers
v0000011b4302c260_0 .net *"_ivl_125", 0 0, L_0000011b4307a5c0;  1 drivers
v0000011b4302bcc0_0 .net *"_ivl_126", 31 0, L_0000011b4307ab60;  1 drivers
v0000011b4302c6c0_0 .net *"_ivl_128", 47 0, L_0000011b4307ac00;  1 drivers
v0000011b4302bea0_0 .net *"_ivl_130", 47 0, L_0000011b430798a0;  1 drivers
v0000011b4302bd60_0 .net *"_ivl_132", 47 0, L_0000011b43079800;  1 drivers
v0000011b4302be00_0 .net *"_ivl_134", 47 0, L_0000011b4307a660;  1 drivers
v0000011b4302b0e0_0 .net *"_ivl_14", 0 0, L_0000011b4302fec0;  1 drivers
v0000011b4302bc20_0 .net *"_ivl_140", 0 0, L_0000011b42fed8a0;  1 drivers
L_0000011b430315b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011b4302b860_0 .net/2u *"_ivl_142", 31 0, L_0000011b430315b8;  1 drivers
L_0000011b43031690 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000011b4302bf40_0 .net/2u *"_ivl_146", 5 0, L_0000011b43031690;  1 drivers
v0000011b4302c8a0_0 .net *"_ivl_148", 0 0, L_0000011b4307ad40;  1 drivers
L_0000011b430316d8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000011b4302c300_0 .net/2u *"_ivl_150", 5 0, L_0000011b430316d8;  1 drivers
v0000011b4302cb20_0 .net *"_ivl_152", 0 0, L_0000011b430799e0;  1 drivers
v0000011b4302cbc0_0 .net *"_ivl_155", 0 0, L_0000011b42fed3d0;  1 drivers
L_0000011b43031720 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000011b4302cc60_0 .net/2u *"_ivl_156", 5 0, L_0000011b43031720;  1 drivers
v0000011b4302b5e0_0 .net *"_ivl_158", 0 0, L_0000011b43079a80;  1 drivers
L_0000011b43031060 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000011b4302cd00_0 .net/2u *"_ivl_16", 4 0, L_0000011b43031060;  1 drivers
v0000011b4302cda0_0 .net *"_ivl_161", 0 0, L_0000011b42fedc20;  1 drivers
L_0000011b43031768 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011b4302ce40_0 .net/2u *"_ivl_162", 15 0, L_0000011b43031768;  1 drivers
v0000011b4302b180_0 .net *"_ivl_164", 31 0, L_0000011b43079b20;  1 drivers
v0000011b4302b7c0_0 .net *"_ivl_167", 0 0, L_0000011b4307a160;  1 drivers
v0000011b4302b900_0 .net *"_ivl_168", 15 0, L_0000011b4307a200;  1 drivers
v0000011b4302ba40_0 .net *"_ivl_170", 31 0, L_0000011b4307a2a0;  1 drivers
v0000011b4302b9a0_0 .net *"_ivl_174", 31 0, L_0000011b4307a340;  1 drivers
L_0000011b430317b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011b4302bae0_0 .net *"_ivl_177", 25 0, L_0000011b430317b0;  1 drivers
L_0000011b430317f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011b4302dd70_0 .net/2u *"_ivl_178", 31 0, L_0000011b430317f8;  1 drivers
v0000011b4302e6d0_0 .net *"_ivl_180", 0 0, L_0000011b4307a8e0;  1 drivers
L_0000011b43031840 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000011b4302cfb0_0 .net/2u *"_ivl_182", 5 0, L_0000011b43031840;  1 drivers
v0000011b4302dcd0_0 .net *"_ivl_184", 0 0, L_0000011b4307aa20;  1 drivers
L_0000011b43031888 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000011b4302ea90_0 .net/2u *"_ivl_186", 5 0, L_0000011b43031888;  1 drivers
v0000011b4302ed10_0 .net *"_ivl_188", 0 0, L_0000011b4308fa10;  1 drivers
v0000011b4302eb30_0 .net *"_ivl_19", 4 0, L_0000011b4302f9c0;  1 drivers
v0000011b4302db90_0 .net *"_ivl_191", 0 0, L_0000011b42fedb40;  1 drivers
v0000011b4302ebd0_0 .net *"_ivl_193", 0 0, L_0000011b42fedc90;  1 drivers
L_0000011b430318d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000011b4302df50_0 .net/2u *"_ivl_194", 5 0, L_0000011b430318d0;  1 drivers
v0000011b4302e810_0 .net *"_ivl_196", 0 0, L_0000011b4308f150;  1 drivers
L_0000011b43031918 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000011b4302d2d0_0 .net/2u *"_ivl_198", 31 0, L_0000011b43031918;  1 drivers
L_0000011b43030f88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000011b4302dc30_0 .net/2u *"_ivl_2", 5 0, L_0000011b43030f88;  1 drivers
v0000011b4302e630_0 .net *"_ivl_20", 4 0, L_0000011b4302fa60;  1 drivers
v0000011b4302e950_0 .net *"_ivl_200", 31 0, L_0000011b4308f650;  1 drivers
v0000011b4302d4b0_0 .net *"_ivl_204", 31 0, L_0000011b430905f0;  1 drivers
L_0000011b43031960 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011b4302d9b0_0 .net *"_ivl_207", 25 0, L_0000011b43031960;  1 drivers
L_0000011b430319a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011b4302dff0_0 .net/2u *"_ivl_208", 31 0, L_0000011b430319a8;  1 drivers
v0000011b4302d870_0 .net *"_ivl_210", 0 0, L_0000011b430909b0;  1 drivers
L_0000011b430319f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000011b4302d370_0 .net/2u *"_ivl_212", 5 0, L_0000011b430319f0;  1 drivers
v0000011b4302e9f0_0 .net *"_ivl_214", 0 0, L_0000011b430907d0;  1 drivers
L_0000011b43031a38 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000011b4302d190_0 .net/2u *"_ivl_216", 5 0, L_0000011b43031a38;  1 drivers
v0000011b4302e450_0 .net *"_ivl_218", 0 0, L_0000011b4308f470;  1 drivers
v0000011b4302d0f0_0 .net *"_ivl_221", 0 0, L_0000011b42fed750;  1 drivers
v0000011b4302ec70_0 .net *"_ivl_223", 0 0, L_0000011b42fedd70;  1 drivers
L_0000011b43031a80 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000011b4302deb0_0 .net/2u *"_ivl_224", 5 0, L_0000011b43031a80;  1 drivers
v0000011b4302e4f0_0 .net *"_ivl_226", 0 0, L_0000011b43090730;  1 drivers
v0000011b4302d050_0 .net *"_ivl_228", 31 0, L_0000011b4308f1f0;  1 drivers
v0000011b4302de10_0 .net *"_ivl_24", 0 0, L_0000011b42fed520;  1 drivers
L_0000011b430310a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000011b4302d230_0 .net/2u *"_ivl_26", 4 0, L_0000011b430310a8;  1 drivers
v0000011b4302edb0_0 .net *"_ivl_29", 4 0, L_0000011b4302fd80;  1 drivers
v0000011b4302d550_0 .net *"_ivl_32", 0 0, L_0000011b42fed440;  1 drivers
L_0000011b430310f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000011b4302e090_0 .net/2u *"_ivl_34", 4 0, L_0000011b430310f0;  1 drivers
v0000011b4302e770_0 .net *"_ivl_37", 4 0, L_0000011b4302fe20;  1 drivers
v0000011b4302da50_0 .net *"_ivl_40", 0 0, L_0000011b42fed050;  1 drivers
L_0000011b43031138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011b4302e130_0 .net/2u *"_ivl_42", 15 0, L_0000011b43031138;  1 drivers
v0000011b4302d410_0 .net *"_ivl_45", 15 0, L_0000011b4307a480;  1 drivers
v0000011b4302e1d0_0 .net *"_ivl_48", 0 0, L_0000011b42fedbb0;  1 drivers
v0000011b4302ee50_0 .net *"_ivl_5", 5 0, L_0000011b4302f880;  1 drivers
L_0000011b43031180 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011b4302d5f0_0 .net/2u *"_ivl_50", 36 0, L_0000011b43031180;  1 drivers
L_0000011b430311c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011b4302d690_0 .net/2u *"_ivl_52", 31 0, L_0000011b430311c8;  1 drivers
v0000011b4302d730_0 .net *"_ivl_55", 4 0, L_0000011b43079da0;  1 drivers
v0000011b4302e270_0 .net *"_ivl_56", 36 0, L_0000011b43079bc0;  1 drivers
v0000011b4302d7d0_0 .net *"_ivl_58", 36 0, L_0000011b43078fe0;  1 drivers
v0000011b4302e8b0_0 .net *"_ivl_62", 0 0, L_0000011b42fed910;  1 drivers
L_0000011b43031210 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000011b4302e310_0 .net/2u *"_ivl_64", 5 0, L_0000011b43031210;  1 drivers
v0000011b4302e3b0_0 .net *"_ivl_67", 5 0, L_0000011b4307a7a0;  1 drivers
v0000011b4302e590_0 .net *"_ivl_70", 0 0, L_0000011b42fed2f0;  1 drivers
L_0000011b43031258 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011b4302d910_0 .net/2u *"_ivl_72", 57 0, L_0000011b43031258;  1 drivers
L_0000011b430312a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011b4302daf0_0 .net/2u *"_ivl_74", 31 0, L_0000011b430312a0;  1 drivers
v0000011b43030460_0 .net *"_ivl_77", 25 0, L_0000011b43079c60;  1 drivers
v0000011b43030e60_0 .net *"_ivl_78", 57 0, L_0000011b43079e40;  1 drivers
v0000011b4302f1a0_0 .net *"_ivl_8", 0 0, L_0000011b42feda60;  1 drivers
v0000011b43030000_0 .net *"_ivl_80", 57 0, L_0000011b4307aac0;  1 drivers
L_0000011b430312e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000011b43030280_0 .net/2u *"_ivl_84", 31 0, L_0000011b430312e8;  1 drivers
L_0000011b43031330 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000011b43030320_0 .net/2u *"_ivl_88", 5 0, L_0000011b43031330;  1 drivers
v0000011b43030960_0 .net *"_ivl_90", 0 0, L_0000011b4307ade0;  1 drivers
L_0000011b43031378 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000011b4302f740_0 .net/2u *"_ivl_92", 5 0, L_0000011b43031378;  1 drivers
v0000011b430306e0_0 .net *"_ivl_94", 0 0, L_0000011b43079d00;  1 drivers
v0000011b43030a00_0 .net *"_ivl_97", 0 0, L_0000011b42fed980;  1 drivers
v0000011b4302fc40_0 .net *"_ivl_98", 47 0, L_0000011b43079ee0;  1 drivers
v0000011b430305a0_0 .net "adderResult", 31 0, L_0000011b4307aca0;  1 drivers
v0000011b4302efc0_0 .net "address", 31 0, L_0000011b4307a020;  1 drivers
v0000011b4302fce0_0 .net "clk", 0 0, L_0000011b42fed600;  alias, 1 drivers
v0000011b43030aa0_0 .var "cycles_consumed", 31 0;
v0000011b43030d20_0 .net "extImm", 31 0, L_0000011b4307a840;  1 drivers
v0000011b43030820_0 .net "funct", 5 0, L_0000011b4307a3e0;  1 drivers
v0000011b430308c0_0 .net "hlt", 0 0, v0000011b42fba8c0_0;  1 drivers
v0000011b430300a0_0 .net "imm", 15 0, L_0000011b4307ae80;  1 drivers
v0000011b4302f7e0_0 .net "immediate", 31 0, L_0000011b4308f010;  1 drivers
v0000011b4302f2e0_0 .net "input_clk", 0 0, v0000011b43030c80_0;  1 drivers
v0000011b43030140_0 .net "instruction", 31 0, L_0000011b43079440;  1 drivers
v0000011b4302ff60_0 .net "memoryReadData", 31 0, v0000011b43029970_0;  1 drivers
v0000011b43030b40_0 .net "nextPC", 31 0, L_0000011b43079120;  1 drivers
v0000011b430303c0_0 .net "opcode", 5 0, L_0000011b4302f920;  1 drivers
v0000011b4302f240_0 .net "rd", 4 0, L_0000011b4302fb00;  1 drivers
v0000011b4302f100_0 .net "readData1", 31 0, L_0000011b42fed830;  1 drivers
v0000011b430301e0_0 .net "readData1_w", 31 0, L_0000011b430904b0;  1 drivers
v0000011b4302f380_0 .net "readData2", 31 0, L_0000011b42fecf70;  1 drivers
v0000011b43030be0_0 .net "rs", 4 0, L_0000011b4302fba0;  1 drivers
v0000011b4302f420_0 .net "rst", 0 0, v0000011b4302f6a0_0;  1 drivers
v0000011b43030640_0 .net "rt", 4 0, L_0000011b430794e0;  1 drivers
v0000011b4302f4c0_0 .net "shamt", 31 0, L_0000011b43079260;  1 drivers
v0000011b4302f560_0 .net "wire_instruction", 31 0, L_0000011b42fed9f0;  1 drivers
v0000011b43030500_0 .net "writeData", 31 0, L_0000011b43090050;  1 drivers
v0000011b4302f060_0 .net "zero", 0 0, L_0000011b43090550;  1 drivers
L_0000011b4302f880 .part L_0000011b43079440, 26, 6;
L_0000011b4302f920 .functor MUXZ 6, L_0000011b4302f880, L_0000011b43030f88, L_0000011b42fed280, C4<>;
L_0000011b4302fec0 .cmp/eq 6, L_0000011b4302f920, L_0000011b43031018;
L_0000011b4302f9c0 .part L_0000011b43079440, 11, 5;
L_0000011b4302fa60 .functor MUXZ 5, L_0000011b4302f9c0, L_0000011b43031060, L_0000011b4302fec0, C4<>;
L_0000011b4302fb00 .functor MUXZ 5, L_0000011b4302fa60, L_0000011b43030fd0, L_0000011b42feda60, C4<>;
L_0000011b4302fd80 .part L_0000011b43079440, 21, 5;
L_0000011b4302fba0 .functor MUXZ 5, L_0000011b4302fd80, L_0000011b430310a8, L_0000011b42fed520, C4<>;
L_0000011b4302fe20 .part L_0000011b43079440, 16, 5;
L_0000011b430794e0 .functor MUXZ 5, L_0000011b4302fe20, L_0000011b430310f0, L_0000011b42fed440, C4<>;
L_0000011b4307a480 .part L_0000011b43079440, 0, 16;
L_0000011b4307ae80 .functor MUXZ 16, L_0000011b4307a480, L_0000011b43031138, L_0000011b42fed050, C4<>;
L_0000011b43079da0 .part L_0000011b43079440, 6, 5;
L_0000011b43079bc0 .concat [ 5 32 0 0], L_0000011b43079da0, L_0000011b430311c8;
L_0000011b43078fe0 .functor MUXZ 37, L_0000011b43079bc0, L_0000011b43031180, L_0000011b42fedbb0, C4<>;
L_0000011b43079260 .part L_0000011b43078fe0, 0, 32;
L_0000011b4307a7a0 .part L_0000011b43079440, 0, 6;
L_0000011b4307a3e0 .functor MUXZ 6, L_0000011b4307a7a0, L_0000011b43031210, L_0000011b42fed910, C4<>;
L_0000011b43079c60 .part L_0000011b43079440, 0, 26;
L_0000011b43079e40 .concat [ 26 32 0 0], L_0000011b43079c60, L_0000011b430312a0;
L_0000011b4307aac0 .functor MUXZ 58, L_0000011b43079e40, L_0000011b43031258, L_0000011b42fed2f0, C4<>;
L_0000011b4307a020 .part L_0000011b4307aac0, 0, 32;
L_0000011b4307a0c0 .arith/sum 32, v0000011b43028930_0, L_0000011b430312e8;
L_0000011b4307ade0 .cmp/eq 6, L_0000011b4302f920, L_0000011b43031330;
L_0000011b43079d00 .cmp/eq 6, L_0000011b4302f920, L_0000011b43031378;
L_0000011b43079ee0 .concat [ 32 16 0 0], L_0000011b4307a020, L_0000011b430313c0;
L_0000011b43079080 .concat [ 6 26 0 0], L_0000011b4302f920, L_0000011b43031408;
L_0000011b43079300 .cmp/eq 32, L_0000011b43079080, L_0000011b43031450;
L_0000011b43079f80 .cmp/eq 6, L_0000011b4307a3e0, L_0000011b43031498;
L_0000011b43079620 .concat [ 32 16 0 0], L_0000011b42fed830, L_0000011b430314e0;
L_0000011b430793a0 .concat [ 32 16 0 0], v0000011b43028930_0, L_0000011b43031528;
L_0000011b4307a5c0 .part L_0000011b4307ae80, 15, 1;
LS_0000011b4307ab60_0_0 .concat [ 1 1 1 1], L_0000011b4307a5c0, L_0000011b4307a5c0, L_0000011b4307a5c0, L_0000011b4307a5c0;
LS_0000011b4307ab60_0_4 .concat [ 1 1 1 1], L_0000011b4307a5c0, L_0000011b4307a5c0, L_0000011b4307a5c0, L_0000011b4307a5c0;
LS_0000011b4307ab60_0_8 .concat [ 1 1 1 1], L_0000011b4307a5c0, L_0000011b4307a5c0, L_0000011b4307a5c0, L_0000011b4307a5c0;
LS_0000011b4307ab60_0_12 .concat [ 1 1 1 1], L_0000011b4307a5c0, L_0000011b4307a5c0, L_0000011b4307a5c0, L_0000011b4307a5c0;
LS_0000011b4307ab60_0_16 .concat [ 1 1 1 1], L_0000011b4307a5c0, L_0000011b4307a5c0, L_0000011b4307a5c0, L_0000011b4307a5c0;
LS_0000011b4307ab60_0_20 .concat [ 1 1 1 1], L_0000011b4307a5c0, L_0000011b4307a5c0, L_0000011b4307a5c0, L_0000011b4307a5c0;
LS_0000011b4307ab60_0_24 .concat [ 1 1 1 1], L_0000011b4307a5c0, L_0000011b4307a5c0, L_0000011b4307a5c0, L_0000011b4307a5c0;
LS_0000011b4307ab60_0_28 .concat [ 1 1 1 1], L_0000011b4307a5c0, L_0000011b4307a5c0, L_0000011b4307a5c0, L_0000011b4307a5c0;
LS_0000011b4307ab60_1_0 .concat [ 4 4 4 4], LS_0000011b4307ab60_0_0, LS_0000011b4307ab60_0_4, LS_0000011b4307ab60_0_8, LS_0000011b4307ab60_0_12;
LS_0000011b4307ab60_1_4 .concat [ 4 4 4 4], LS_0000011b4307ab60_0_16, LS_0000011b4307ab60_0_20, LS_0000011b4307ab60_0_24, LS_0000011b4307ab60_0_28;
L_0000011b4307ab60 .concat [ 16 16 0 0], LS_0000011b4307ab60_1_0, LS_0000011b4307ab60_1_4;
L_0000011b4307ac00 .concat [ 16 32 0 0], L_0000011b4307ae80, L_0000011b4307ab60;
L_0000011b430798a0 .arith/sum 48, L_0000011b430793a0, L_0000011b4307ac00;
L_0000011b43079800 .functor MUXZ 48, L_0000011b430798a0, L_0000011b43079620, L_0000011b42fedad0, C4<>;
L_0000011b4307a660 .functor MUXZ 48, L_0000011b43079800, L_0000011b43079ee0, L_0000011b42fed980, C4<>;
L_0000011b4307aca0 .part L_0000011b4307a660, 0, 32;
L_0000011b43079120 .functor MUXZ 32, L_0000011b4307a0c0, L_0000011b4307aca0, v0000011b43029fb0_0, C4<>;
L_0000011b43079440 .functor MUXZ 32, L_0000011b42fed9f0, L_0000011b430315b8, L_0000011b42fed8a0, C4<>;
L_0000011b4307ad40 .cmp/eq 6, L_0000011b4302f920, L_0000011b43031690;
L_0000011b430799e0 .cmp/eq 6, L_0000011b4302f920, L_0000011b430316d8;
L_0000011b43079a80 .cmp/eq 6, L_0000011b4302f920, L_0000011b43031720;
L_0000011b43079b20 .concat [ 16 16 0 0], L_0000011b4307ae80, L_0000011b43031768;
L_0000011b4307a160 .part L_0000011b4307ae80, 15, 1;
LS_0000011b4307a200_0_0 .concat [ 1 1 1 1], L_0000011b4307a160, L_0000011b4307a160, L_0000011b4307a160, L_0000011b4307a160;
LS_0000011b4307a200_0_4 .concat [ 1 1 1 1], L_0000011b4307a160, L_0000011b4307a160, L_0000011b4307a160, L_0000011b4307a160;
LS_0000011b4307a200_0_8 .concat [ 1 1 1 1], L_0000011b4307a160, L_0000011b4307a160, L_0000011b4307a160, L_0000011b4307a160;
LS_0000011b4307a200_0_12 .concat [ 1 1 1 1], L_0000011b4307a160, L_0000011b4307a160, L_0000011b4307a160, L_0000011b4307a160;
L_0000011b4307a200 .concat [ 4 4 4 4], LS_0000011b4307a200_0_0, LS_0000011b4307a200_0_4, LS_0000011b4307a200_0_8, LS_0000011b4307a200_0_12;
L_0000011b4307a2a0 .concat [ 16 16 0 0], L_0000011b4307ae80, L_0000011b4307a200;
L_0000011b4307a840 .functor MUXZ 32, L_0000011b4307a2a0, L_0000011b43079b20, L_0000011b42fedc20, C4<>;
L_0000011b4307a340 .concat [ 6 26 0 0], L_0000011b4302f920, L_0000011b430317b0;
L_0000011b4307a8e0 .cmp/eq 32, L_0000011b4307a340, L_0000011b430317f8;
L_0000011b4307aa20 .cmp/eq 6, L_0000011b4307a3e0, L_0000011b43031840;
L_0000011b4308fa10 .cmp/eq 6, L_0000011b4307a3e0, L_0000011b43031888;
L_0000011b4308f150 .cmp/eq 6, L_0000011b4302f920, L_0000011b430318d0;
L_0000011b4308f650 .functor MUXZ 32, L_0000011b4307a840, L_0000011b43031918, L_0000011b4308f150, C4<>;
L_0000011b4308f010 .functor MUXZ 32, L_0000011b4308f650, L_0000011b43079260, L_0000011b42fedc90, C4<>;
L_0000011b430905f0 .concat [ 6 26 0 0], L_0000011b4302f920, L_0000011b43031960;
L_0000011b430909b0 .cmp/eq 32, L_0000011b430905f0, L_0000011b430319a8;
L_0000011b430907d0 .cmp/eq 6, L_0000011b4307a3e0, L_0000011b430319f0;
L_0000011b4308f470 .cmp/eq 6, L_0000011b4307a3e0, L_0000011b43031a38;
L_0000011b43090730 .cmp/eq 6, L_0000011b4302f920, L_0000011b43031a80;
L_0000011b4308f1f0 .functor MUXZ 32, L_0000011b42fed830, v0000011b43028930_0, L_0000011b43090730, C4<>;
L_0000011b430904b0 .functor MUXZ 32, L_0000011b4308f1f0, L_0000011b42fecf70, L_0000011b42fedd70, C4<>;
S_0000011b42fd0d00 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000011b42f56580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000011b42fc44a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000011b42fedd00 .functor NOT 1, v0000011b42fba820_0, C4<0>, C4<0>, C4<0>;
v0000011b42fbb0e0_0 .net *"_ivl_0", 0 0, L_0000011b42fedd00;  1 drivers
v0000011b42fb99c0_0 .net "in1", 31 0, L_0000011b42fecf70;  alias, 1 drivers
v0000011b42fba460_0 .net "in2", 31 0, L_0000011b4308f010;  alias, 1 drivers
v0000011b42fba780_0 .net "out", 31 0, L_0000011b43090690;  alias, 1 drivers
v0000011b42fbad20_0 .net "s", 0 0, v0000011b42fba820_0;  alias, 1 drivers
L_0000011b43090690 .functor MUXZ 32, L_0000011b4308f010, L_0000011b42fecf70, L_0000011b42fedd00, C4<>;
S_0000011b42f56710 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000011b42f56580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000011b430280a0 .param/l "RType" 0 4 2, C4<000000>;
P_0000011b430280d8 .param/l "add" 0 4 5, C4<100000>;
P_0000011b43028110 .param/l "addi" 0 4 8, C4<001000>;
P_0000011b43028148 .param/l "addu" 0 4 5, C4<100001>;
P_0000011b43028180 .param/l "and_" 0 4 5, C4<100100>;
P_0000011b430281b8 .param/l "andi" 0 4 8, C4<001100>;
P_0000011b430281f0 .param/l "beq" 0 4 10, C4<000100>;
P_0000011b43028228 .param/l "bne" 0 4 10, C4<000101>;
P_0000011b43028260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000011b43028298 .param/l "j" 0 4 12, C4<000010>;
P_0000011b430282d0 .param/l "jal" 0 4 12, C4<000011>;
P_0000011b43028308 .param/l "jr" 0 4 6, C4<001000>;
P_0000011b43028340 .param/l "lw" 0 4 8, C4<100011>;
P_0000011b43028378 .param/l "nor_" 0 4 5, C4<100111>;
P_0000011b430283b0 .param/l "or_" 0 4 5, C4<100101>;
P_0000011b430283e8 .param/l "ori" 0 4 8, C4<001101>;
P_0000011b43028420 .param/l "sgt" 0 4 6, C4<101011>;
P_0000011b43028458 .param/l "sll" 0 4 6, C4<000000>;
P_0000011b43028490 .param/l "slt" 0 4 5, C4<101010>;
P_0000011b430284c8 .param/l "slti" 0 4 8, C4<101010>;
P_0000011b43028500 .param/l "srl" 0 4 6, C4<000010>;
P_0000011b43028538 .param/l "sub" 0 4 5, C4<100010>;
P_0000011b43028570 .param/l "subu" 0 4 5, C4<100011>;
P_0000011b430285a8 .param/l "sw" 0 4 8, C4<101011>;
P_0000011b430285e0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000011b43028618 .param/l "xori" 0 4 8, C4<001110>;
v0000011b42fba5a0_0 .var "ALUOp", 3 0;
v0000011b42fba820_0 .var "ALUSrc", 0 0;
v0000011b42fbb040_0 .var "MemReadEn", 0 0;
v0000011b42fb9f60_0 .var "MemWriteEn", 0 0;
v0000011b42fbb180_0 .var "MemtoReg", 0 0;
v0000011b42fb9ce0_0 .var "RegDst", 0 0;
v0000011b42fb9d80_0 .var "RegWriteEn", 0 0;
v0000011b42fbb2c0_0 .net "funct", 5 0, L_0000011b4307a3e0;  alias, 1 drivers
v0000011b42fba8c0_0 .var "hlt", 0 0;
v0000011b42fbaf00_0 .net "opcode", 5 0, L_0000011b4302f920;  alias, 1 drivers
v0000011b42fb9ec0_0 .net "rst", 0 0, v0000011b4302f6a0_0;  alias, 1 drivers
E_0000011b42fc46e0 .event anyedge, v0000011b42fb9ec0_0, v0000011b42fbaf00_0, v0000011b42fbb2c0_0;
S_0000011b42ee69c0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000011b42f56580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000011b42fc44e0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000011b42fed9f0 .functor BUFZ 32, L_0000011b4307a980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000011b42fb9e20_0 .net "Data_Out", 31 0, L_0000011b42fed9f0;  alias, 1 drivers
v0000011b42fb96a0 .array "InstMem", 0 1023, 31 0;
v0000011b42fba000_0 .net *"_ivl_0", 31 0, L_0000011b4307a980;  1 drivers
v0000011b42fbafa0_0 .net *"_ivl_3", 9 0, L_0000011b4307a520;  1 drivers
v0000011b42fb9880_0 .net *"_ivl_4", 11 0, L_0000011b4307a700;  1 drivers
L_0000011b43031570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000011b42fbb360_0 .net *"_ivl_7", 1 0, L_0000011b43031570;  1 drivers
v0000011b42fba0a0_0 .net "addr", 31 0, v0000011b43028930_0;  alias, 1 drivers
v0000011b42fbb400_0 .var/i "i", 31 0;
L_0000011b4307a980 .array/port v0000011b42fb96a0, L_0000011b4307a700;
L_0000011b4307a520 .part v0000011b43028930_0, 0, 10;
L_0000011b4307a700 .concat [ 10 2 0 0], L_0000011b4307a520, L_0000011b43031570;
S_0000011b42ee6b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000011b42f56580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000011b42fed830 .functor BUFZ 32, L_0000011b43079940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000011b42fecf70 .functor BUFZ 32, L_0000011b43079760, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000011b42fb9740_0 .net *"_ivl_0", 31 0, L_0000011b43079940;  1 drivers
v0000011b42fb97e0_0 .net *"_ivl_10", 6 0, L_0000011b430791c0;  1 drivers
L_0000011b43031648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000011b42f97f20_0 .net *"_ivl_13", 1 0, L_0000011b43031648;  1 drivers
v0000011b42f986a0_0 .net *"_ivl_2", 6 0, L_0000011b430796c0;  1 drivers
L_0000011b43031600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000011b43029f10_0 .net *"_ivl_5", 1 0, L_0000011b43031600;  1 drivers
v0000011b4302a370_0 .net *"_ivl_8", 31 0, L_0000011b43079760;  1 drivers
v0000011b4302a230_0 .net "clk", 0 0, L_0000011b42fed600;  alias, 1 drivers
v0000011b430286b0_0 .var/i "i", 31 0;
v0000011b4302a050_0 .net "readData1", 31 0, L_0000011b42fed830;  alias, 1 drivers
v0000011b43028f70_0 .net "readData2", 31 0, L_0000011b42fecf70;  alias, 1 drivers
v0000011b43029150_0 .net "readRegister1", 4 0, L_0000011b4302fba0;  alias, 1 drivers
v0000011b430289d0_0 .net "readRegister2", 4 0, L_0000011b430794e0;  alias, 1 drivers
v0000011b430291f0 .array "registers", 31 0, 31 0;
v0000011b43029d30_0 .net "rst", 0 0, v0000011b4302f6a0_0;  alias, 1 drivers
v0000011b43028c50_0 .net "we", 0 0, v0000011b42fb9d80_0;  alias, 1 drivers
v0000011b43029470_0 .net "writeData", 31 0, L_0000011b43090050;  alias, 1 drivers
v0000011b43029510_0 .net "writeRegister", 4 0, L_0000011b43079580;  alias, 1 drivers
E_0000011b42fc3820/0 .event negedge, v0000011b42fb9ec0_0;
E_0000011b42fc3820/1 .event posedge, v0000011b4302a230_0;
E_0000011b42fc3820 .event/or E_0000011b42fc3820/0, E_0000011b42fc3820/1;
L_0000011b43079940 .array/port v0000011b430291f0, L_0000011b430796c0;
L_0000011b430796c0 .concat [ 5 2 0 0], L_0000011b4302fba0, L_0000011b43031600;
L_0000011b43079760 .array/port v0000011b430291f0, L_0000011b430791c0;
L_0000011b430791c0 .concat [ 5 2 0 0], L_0000011b430794e0, L_0000011b43031648;
S_0000011b42f54c30 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000011b42ee6b50;
 .timescale 0 0;
v0000011b42fbb540_0 .var/i "i", 31 0;
S_0000011b42f54dc0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000011b42f56580;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000011b42fc4520 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000011b42fed7c0 .functor NOT 1, v0000011b42fb9ce0_0, C4<0>, C4<0>, C4<0>;
v0000011b4302a0f0_0 .net *"_ivl_0", 0 0, L_0000011b42fed7c0;  1 drivers
v0000011b43029c90_0 .net "in1", 4 0, L_0000011b430794e0;  alias, 1 drivers
v0000011b43028890_0 .net "in2", 4 0, L_0000011b4302fb00;  alias, 1 drivers
v0000011b43029a10_0 .net "out", 4 0, L_0000011b43079580;  alias, 1 drivers
v0000011b4302a190_0 .net "s", 0 0, v0000011b42fb9ce0_0;  alias, 1 drivers
L_0000011b43079580 .functor MUXZ 5, L_0000011b4302fb00, L_0000011b430794e0, L_0000011b42fed7c0, C4<>;
S_0000011b42f84a70 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000011b42f56580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000011b42fc3ee0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000011b42fed590 .functor NOT 1, v0000011b42fbb180_0, C4<0>, C4<0>, C4<0>;
v0000011b430295b0_0 .net *"_ivl_0", 0 0, L_0000011b42fed590;  1 drivers
v0000011b43028a70_0 .net "in1", 31 0, v0000011b43029650_0;  alias, 1 drivers
v0000011b43028750_0 .net "in2", 31 0, v0000011b43029970_0;  alias, 1 drivers
v0000011b43029ab0_0 .net "out", 31 0, L_0000011b43090050;  alias, 1 drivers
v0000011b4302a2d0_0 .net "s", 0 0, v0000011b42fbb180_0;  alias, 1 drivers
L_0000011b43090050 .functor MUXZ 32, v0000011b43029970_0, v0000011b43029650_0, L_0000011b42fed590, C4<>;
S_0000011b42f84c00 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000011b42f56580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000011b42f70120 .param/l "ADD" 0 9 12, C4<0000>;
P_0000011b42f70158 .param/l "AND" 0 9 12, C4<0010>;
P_0000011b42f70190 .param/l "NOR" 0 9 12, C4<0101>;
P_0000011b42f701c8 .param/l "OR" 0 9 12, C4<0011>;
P_0000011b42f70200 .param/l "SGT" 0 9 12, C4<0111>;
P_0000011b42f70238 .param/l "SLL" 0 9 12, C4<1000>;
P_0000011b42f70270 .param/l "SLT" 0 9 12, C4<0110>;
P_0000011b42f702a8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000011b42f702e0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000011b42f70318 .param/l "XOR" 0 9 12, C4<0100>;
P_0000011b42f70350 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000011b42f70388 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000011b43031ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011b43028bb0_0 .net/2u *"_ivl_0", 31 0, L_0000011b43031ac8;  1 drivers
v0000011b4302a410_0 .net "opSel", 3 0, v0000011b42fba5a0_0;  alias, 1 drivers
v0000011b43029dd0_0 .net "operand1", 31 0, L_0000011b430904b0;  alias, 1 drivers
v0000011b43028d90_0 .net "operand2", 31 0, L_0000011b43090690;  alias, 1 drivers
v0000011b43029650_0 .var "result", 31 0;
v0000011b43029e70_0 .net "zero", 0 0, L_0000011b43090550;  alias, 1 drivers
E_0000011b42fc4620 .event anyedge, v0000011b42fba5a0_0, v0000011b43029dd0_0, v0000011b42fba780_0;
L_0000011b43090550 .cmp/eq 32, v0000011b43029650_0, L_0000011b43031ac8;
S_0000011b42f703d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000011b42f56580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000011b4302a670 .param/l "RType" 0 4 2, C4<000000>;
P_0000011b4302a6a8 .param/l "add" 0 4 5, C4<100000>;
P_0000011b4302a6e0 .param/l "addi" 0 4 8, C4<001000>;
P_0000011b4302a718 .param/l "addu" 0 4 5, C4<100001>;
P_0000011b4302a750 .param/l "and_" 0 4 5, C4<100100>;
P_0000011b4302a788 .param/l "andi" 0 4 8, C4<001100>;
P_0000011b4302a7c0 .param/l "beq" 0 4 10, C4<000100>;
P_0000011b4302a7f8 .param/l "bne" 0 4 10, C4<000101>;
P_0000011b4302a830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000011b4302a868 .param/l "j" 0 4 12, C4<000010>;
P_0000011b4302a8a0 .param/l "jal" 0 4 12, C4<000011>;
P_0000011b4302a8d8 .param/l "jr" 0 4 6, C4<001000>;
P_0000011b4302a910 .param/l "lw" 0 4 8, C4<100011>;
P_0000011b4302a948 .param/l "nor_" 0 4 5, C4<100111>;
P_0000011b4302a980 .param/l "or_" 0 4 5, C4<100101>;
P_0000011b4302a9b8 .param/l "ori" 0 4 8, C4<001101>;
P_0000011b4302a9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000011b4302aa28 .param/l "sll" 0 4 6, C4<000000>;
P_0000011b4302aa60 .param/l "slt" 0 4 5, C4<101010>;
P_0000011b4302aa98 .param/l "slti" 0 4 8, C4<101010>;
P_0000011b4302aad0 .param/l "srl" 0 4 6, C4<000010>;
P_0000011b4302ab08 .param/l "sub" 0 4 5, C4<100010>;
P_0000011b4302ab40 .param/l "subu" 0 4 5, C4<100011>;
P_0000011b4302ab78 .param/l "sw" 0 4 8, C4<101011>;
P_0000011b4302abb0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000011b4302abe8 .param/l "xori" 0 4 8, C4<001110>;
v0000011b43029fb0_0 .var "PCsrc", 0 0;
v0000011b43028cf0_0 .net "funct", 5 0, L_0000011b4307a3e0;  alias, 1 drivers
v0000011b43029790_0 .net "opcode", 5 0, L_0000011b4302f920;  alias, 1 drivers
v0000011b43028b10_0 .net "operand1", 31 0, L_0000011b42fed830;  alias, 1 drivers
v0000011b43029bf0_0 .net "operand2", 31 0, L_0000011b43090690;  alias, 1 drivers
v0000011b43029830_0 .net "rst", 0 0, v0000011b4302f6a0_0;  alias, 1 drivers
E_0000011b42fc4560/0 .event anyedge, v0000011b42fb9ec0_0, v0000011b42fbaf00_0, v0000011b4302a050_0, v0000011b42fba780_0;
E_0000011b42fc4560/1 .event anyedge, v0000011b42fbb2c0_0;
E_0000011b42fc4560 .event/or E_0000011b42fc4560/0, E_0000011b42fc4560/1;
S_0000011b4302ac30 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000011b42f56580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000011b430296f0 .array "DataMem", 0 1023, 31 0;
v0000011b430293d0_0 .net "address", 31 0, v0000011b43029650_0;  alias, 1 drivers
v0000011b4302a4b0_0 .net "clock", 0 0, L_0000011b42fed4b0;  1 drivers
v0000011b43029b50_0 .net "data", 31 0, L_0000011b42fecf70;  alias, 1 drivers
v0000011b430298d0_0 .var/i "i", 31 0;
v0000011b43029970_0 .var "q", 31 0;
v0000011b4302a550_0 .net "rden", 0 0, v0000011b42fbb040_0;  alias, 1 drivers
v0000011b43029290_0 .net "wren", 0 0, v0000011b42fb9f60_0;  alias, 1 drivers
E_0000011b42fc46a0 .event posedge, v0000011b4302a4b0_0;
S_0000011b4302adc0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000011b42f56580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000011b42fc3a60 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000011b430287f0_0 .net "PCin", 31 0, L_0000011b43079120;  alias, 1 drivers
v0000011b43028930_0 .var "PCout", 31 0;
v0000011b43028e30_0 .net "clk", 0 0, L_0000011b42fed600;  alias, 1 drivers
v0000011b43028ed0_0 .net "rst", 0 0, v0000011b4302f6a0_0;  alias, 1 drivers
    .scope S_0000011b42f703d0;
T_0 ;
    %wait E_0000011b42fc4560;
    %load/vec4 v0000011b43029830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011b43029fb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000011b43029790_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000011b43028b10_0;
    %load/vec4 v0000011b43029bf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000011b43029790_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000011b43028b10_0;
    %load/vec4 v0000011b43029bf0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000011b43029790_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000011b43029790_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000011b43029790_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000011b43028cf0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000011b43029fb0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000011b4302adc0;
T_1 ;
    %wait E_0000011b42fc3820;
    %load/vec4 v0000011b43028ed0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000011b43028930_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000011b430287f0_0;
    %assign/vec4 v0000011b43028930_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000011b42ee69c0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000011b42fbb400_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000011b42fbb400_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000011b42fbb400_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %load/vec4 v0000011b42fbb400_0;
    %addi 1, 0, 32;
    %store/vec4 v0000011b42fbb400_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %pushi/vec4 537919492, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %pushi/vec4 537985027, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %pushi/vec4 538181632, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %pushi/vec4 19945514, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %pushi/vec4 291504150, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %pushi/vec4 32069674, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %pushi/vec4 291504132, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %pushi/vec4 30502944, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %pushi/vec4 569311233, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %pushi/vec4 29388832, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %pushi/vec4 30699552, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %pushi/vec4 22108202, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %pushi/vec4 291504136, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %pushi/vec4 21002272, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %pushi/vec4 30392352, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %pushi/vec4 2400714752, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %pushi/vec4 385875970, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %pushi/vec4 554172417, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %pushi/vec4 201326597, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b42fb96a0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000011b42f56710;
T_3 ;
    %wait E_0000011b42fc46e0;
    %load/vec4 v0000011b42fb9ec0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000011b42fba8c0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000011b42fba5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000011b42fba820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000011b42fb9d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000011b42fb9f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000011b42fbb180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000011b42fbb040_0, 0;
    %assign/vec4 v0000011b42fb9ce0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000011b42fba8c0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000011b42fba5a0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000011b42fba820_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000011b42fb9d80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000011b42fb9f60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000011b42fbb180_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000011b42fbb040_0, 0, 1;
    %store/vec4 v0000011b42fb9ce0_0, 0, 1;
    %load/vec4 v0000011b42fbaf00_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011b42fba8c0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011b42fb9ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011b42fb9d80_0, 0;
    %load/vec4 v0000011b42fbb2c0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000011b42fba5a0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000011b42fba5a0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000011b42fba5a0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000011b42fba5a0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000011b42fba5a0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000011b42fba5a0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000011b42fba5a0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000011b42fba5a0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000011b42fba5a0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000011b42fba5a0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011b42fba820_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000011b42fba5a0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011b42fba820_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000011b42fba5a0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000011b42fba5a0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011b42fb9d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011b42fb9ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011b42fba820_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011b42fb9d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011b42fb9ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011b42fba820_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000011b42fba5a0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011b42fb9d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011b42fba820_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000011b42fba5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011b42fb9d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011b42fba820_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000011b42fba5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011b42fb9d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011b42fba820_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000011b42fba5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011b42fb9d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011b42fba820_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011b42fbb040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011b42fb9d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011b42fba820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011b42fbb180_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011b42fb9f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011b42fba820_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000011b42fba5a0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000011b42fba5a0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000011b42ee6b50;
T_4 ;
    %wait E_0000011b42fc3820;
    %fork t_1, S_0000011b42f54c30;
    %jmp t_0;
    .scope S_0000011b42f54c30;
t_1 ;
    %load/vec4 v0000011b43029d30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000011b42fbb540_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000011b42fbb540_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000011b42fbb540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b430291f0, 0, 4;
    %load/vec4 v0000011b42fbb540_0;
    %addi 1, 0, 32;
    %store/vec4 v0000011b42fbb540_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000011b43028c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000011b43029470_0;
    %load/vec4 v0000011b43029510_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b430291f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b430291f0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000011b42ee6b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000011b42ee6b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000011b430286b0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000011b430286b0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000011b430286b0_0;
    %ix/getv/s 4, v0000011b430286b0_0;
    %load/vec4a v0000011b430291f0, 4;
    %ix/getv/s 4, v0000011b430286b0_0;
    %load/vec4a v0000011b430291f0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000011b430286b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000011b430286b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000011b42f84c00;
T_6 ;
    %wait E_0000011b42fc4620;
    %load/vec4 v0000011b4302a410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000011b43029650_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000011b43029dd0_0;
    %load/vec4 v0000011b43028d90_0;
    %add;
    %assign/vec4 v0000011b43029650_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000011b43029dd0_0;
    %load/vec4 v0000011b43028d90_0;
    %sub;
    %assign/vec4 v0000011b43029650_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000011b43029dd0_0;
    %load/vec4 v0000011b43028d90_0;
    %and;
    %assign/vec4 v0000011b43029650_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000011b43029dd0_0;
    %load/vec4 v0000011b43028d90_0;
    %or;
    %assign/vec4 v0000011b43029650_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000011b43029dd0_0;
    %load/vec4 v0000011b43028d90_0;
    %xor;
    %assign/vec4 v0000011b43029650_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000011b43029dd0_0;
    %load/vec4 v0000011b43028d90_0;
    %or;
    %inv;
    %assign/vec4 v0000011b43029650_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000011b43029dd0_0;
    %load/vec4 v0000011b43028d90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000011b43029650_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000011b43028d90_0;
    %load/vec4 v0000011b43029dd0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000011b43029650_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000011b43029dd0_0;
    %ix/getv 4, v0000011b43028d90_0;
    %shiftl 4;
    %assign/vec4 v0000011b43029650_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000011b43029dd0_0;
    %ix/getv 4, v0000011b43028d90_0;
    %shiftr 4;
    %assign/vec4 v0000011b43029650_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000011b4302ac30;
T_7 ;
    %wait E_0000011b42fc46a0;
    %load/vec4 v0000011b4302a550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000011b430293d0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000011b430296f0, 4;
    %assign/vec4 v0000011b43029970_0, 0;
T_7.0 ;
    %load/vec4 v0000011b43029290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000011b43029b50_0;
    %ix/getv 3, v0000011b430293d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b430296f0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000011b4302ac30;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000011b430298d0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000011b430298d0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000011b430298d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b430296f0, 0, 4;
    %load/vec4 v0000011b430298d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000011b430298d0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b430296f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b430296f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b430296f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b430296f0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b430296f0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b430296f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b430296f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b430296f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b430296f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b430296f0, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b430296f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011b430296f0, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000011b4302ac30;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000011b430298d0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000011b430298d0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000011b430298d0_0;
    %load/vec4a v0000011b430296f0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000011b430298d0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000011b430298d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000011b430298d0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000011b42f56580;
T_10 ;
    %wait E_0000011b42fc3820;
    %load/vec4 v0000011b4302f420_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000011b43030aa0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000011b43030aa0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000011b43030aa0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000011b42fb4580;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011b43030c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011b4302f6a0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000011b42fb4580;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000011b43030c80_0;
    %inv;
    %assign/vec4 v0000011b43030c80_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000011b42fb4580;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SparseMatrixCount/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011b4302f6a0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011b4302f6a0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000011b4302f600_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
