#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5632528f3940 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5632529025a0 .scope module, "piecegenerator" "piecegenerator" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "nreset";
    .port_info 3 /OUTPUT 1 "ready";
    .port_info 4 /OUTPUT 3 "piece";
v0x56325291cfe0_0 .net *"_ivl_10", 0 0, L_0x56325291eb10;  1 drivers
v0x56325291d0c0_0 .net *"_ivl_12", 0 0, L_0x56325291ebb0;  1 drivers
v0x56325291d1a0_0 .net *"_ivl_8", 0 0, L_0x56325291e9f0;  1 drivers
v0x56325291d260_0 .net "bitsout", 44 0, L_0x56325291e950;  1 drivers
o0x7fdd5791b0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56325291d320_0 .net "clk", 0 0, o0x7fdd5791b0d8;  0 drivers
o0x7fdd5791b6d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56325291d3c0_0 .net "enable", 0 0, o0x7fdd5791b6d8;  0 drivers
o0x7fdd5791b108 .functor BUFZ 1, C4<z>; HiZ drive
v0x56325291d480_0 .net "nreset", 0 0, o0x7fdd5791b108;  0 drivers
v0x56325291d520_0 .var "piece", 2 0;
v0x56325291d600_0 .net "piecebits", 2 0, L_0x56325291ed40;  1 drivers
v0x56325291d770_0 .var "piececount", 2 0;
v0x56325291d850_0 .var "ready", 0 0;
L_0x56325291e950 .concat8 [ 15 15 15 0], v0x56325291b770_0, v0x56325291c1d0_0, v0x56325291cc70_0;
L_0x56325291e9f0 .part L_0x56325291e950, 0, 1;
L_0x56325291eb10 .part L_0x56325291e950, 15, 1;
L_0x56325291ebb0 .part L_0x56325291e950, 30, 1;
L_0x56325291ed40 .concat [ 1 1 1 0], L_0x56325291ebb0, L_0x56325291eb10, L_0x56325291e9f0;
S_0x5632529028c0 .scope module, "bitgen0" "lfsr" 3 10, 4 1 0, S_0x5632529025a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /OUTPUT 15 "out";
L_0x5632528f4250 .functor XOR 1, L_0x56325291d9b0, L_0x56325291da50, C4<0>, C4<0>;
L_0x5632528f2760 .functor XOR 1, L_0x56325291dbc0, L_0x56325291dc60, C4<0>, C4<0>;
v0x5632528f43f0_0 .net *"_ivl_1", 0 0, L_0x56325291d9b0;  1 drivers
v0x5632528f44c0_0 .net *"_ivl_3", 0 0, L_0x56325291da50;  1 drivers
v0x5632528f2880_0 .net *"_ivl_7", 0 0, L_0x56325291dbc0;  1 drivers
v0x5632528f2920_0 .net *"_ivl_9", 0 0, L_0x56325291dc60;  1 drivers
v0x5632528f00d0_0 .net "clk", 0 0, o0x7fdd5791b0d8;  alias, 0 drivers
v0x5632528f0170_0 .net "nreset", 0 0, o0x7fdd5791b108;  alias, 0 drivers
v0x56325291b770_0 .var "out", 14 0;
v0x56325291b850_0 .net "tap1", 0 0, L_0x5632528f4250;  1 drivers
v0x56325291b910_0 .net "tap2", 0 0, L_0x5632528f2760;  1 drivers
E_0x563252900cd0/0 .event negedge, v0x5632528f0170_0;
E_0x563252900cd0/1 .event posedge, v0x5632528f00d0_0;
E_0x563252900cd0 .event/or E_0x563252900cd0/0, E_0x563252900cd0/1;
L_0x56325291d9b0 .part v0x56325291b770_0, 0, 1;
L_0x56325291da50 .part v0x56325291b770_0, 13, 1;
L_0x56325291dbc0 .part v0x56325291b770_0, 0, 1;
L_0x56325291dc60 .part v0x56325291b770_0, 14, 1;
S_0x56325291bae0 .scope module, "bitgen1" "lfsr" 3 11, 4 1 0, S_0x5632529025a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /OUTPUT 15 "out";
L_0x5632528effb0 .functor XOR 1, L_0x56325291de40, L_0x56325291dee0, C4<0>, C4<0>;
L_0x56325291e2a0 .functor XOR 1, L_0x56325291e0a0, L_0x56325291e140, C4<0>, C4<0>;
v0x56325291bcc0_0 .net *"_ivl_1", 0 0, L_0x56325291de40;  1 drivers
v0x56325291bdc0_0 .net *"_ivl_3", 0 0, L_0x56325291dee0;  1 drivers
v0x56325291bea0_0 .net *"_ivl_7", 0 0, L_0x56325291e0a0;  1 drivers
v0x56325291bf60_0 .net *"_ivl_9", 0 0, L_0x56325291e140;  1 drivers
v0x56325291c040_0 .net "clk", 0 0, o0x7fdd5791b0d8;  alias, 0 drivers
v0x56325291c130_0 .net "nreset", 0 0, o0x7fdd5791b108;  alias, 0 drivers
v0x56325291c1d0_0 .var "out", 14 0;
v0x56325291c270_0 .net "tap1", 0 0, L_0x5632528effb0;  1 drivers
v0x56325291c330_0 .net "tap2", 0 0, L_0x56325291e2a0;  1 drivers
L_0x56325291de40 .part v0x56325291c1d0_0, 0, 1;
L_0x56325291dee0 .part v0x56325291c1d0_0, 13, 1;
L_0x56325291e0a0 .part v0x56325291c1d0_0, 0, 1;
L_0x56325291e140 .part v0x56325291c1d0_0, 14, 1;
S_0x56325291c500 .scope module, "bitgen2" "lfsr" 3 12, 4 1 0, S_0x5632529025a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /OUTPUT 15 "out";
L_0x56325291e550 .functor XOR 1, L_0x56325291e390, L_0x56325291e430, C4<0>, C4<0>;
L_0x56325291e860 .functor XOR 1, L_0x56325291e660, L_0x56325291e700, C4<0>, C4<0>;
v0x56325291c6e0_0 .net *"_ivl_1", 0 0, L_0x56325291e390;  1 drivers
v0x56325291c7c0_0 .net *"_ivl_3", 0 0, L_0x56325291e430;  1 drivers
v0x56325291c8a0_0 .net *"_ivl_7", 0 0, L_0x56325291e660;  1 drivers
v0x56325291c960_0 .net *"_ivl_9", 0 0, L_0x56325291e700;  1 drivers
v0x56325291ca40_0 .net "clk", 0 0, o0x7fdd5791b0d8;  alias, 0 drivers
v0x56325291cb80_0 .net "nreset", 0 0, o0x7fdd5791b108;  alias, 0 drivers
v0x56325291cc70_0 .var "out", 14 0;
v0x56325291cd50_0 .net "tap1", 0 0, L_0x56325291e550;  1 drivers
v0x56325291ce10_0 .net "tap2", 0 0, L_0x56325291e860;  1 drivers
L_0x56325291e390 .part v0x56325291cc70_0, 0, 1;
L_0x56325291e430 .part v0x56325291cc70_0, 13, 1;
L_0x56325291e660 .part v0x56325291cc70_0, 0, 1;
L_0x56325291e700 .part v0x56325291cc70_0, 14, 1;
S_0x563252902730 .scope module, "test_piecegenerator" "test_piecegenerator" 5 1;
 .timescale 0 0;
    .scope S_0x5632529028c0;
T_0 ;
    %wait E_0x563252900cd0;
    %load/vec4 v0x5632528f0170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 15;
    %assign/vec4 v0x56325291b770_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x56325291b770_0;
    %parti/s 13, 0, 2;
    %load/vec4 v0x56325291b850_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56325291b910_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56325291b770_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56325291bae0;
T_1 ;
    %wait E_0x563252900cd0;
    %load/vec4 v0x56325291c130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 15;
    %assign/vec4 v0x56325291c1d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x56325291c1d0_0;
    %parti/s 13, 0, 2;
    %load/vec4 v0x56325291c270_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56325291c330_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56325291c1d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56325291c500;
T_2 ;
    %wait E_0x563252900cd0;
    %load/vec4 v0x56325291cb80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 15;
    %assign/vec4 v0x56325291cc70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x56325291cc70_0;
    %parti/s 13, 0, 2;
    %load/vec4 v0x56325291cd50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56325291ce10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56325291cc70_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5632529025a0;
T_3 ;
    %wait E_0x563252900cd0;
    %load/vec4 v0x56325291d480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56325291d850_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56325291d520_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56325291d770_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56325291d600_0;
    %cmpi/ne 7, 0, 3;
    %jmp/0xz  T_3.2, 4;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "/home/ben/tetrisonchip/rtl/controller/piecegenerator.v";
    "/home/ben/tetrisonchip/rtl/controller/lfsr.v";
    "/home/ben/tetrisonchip/verification/test_piecegenerator.v";
