// Seed: 2897051193
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(id_1 or negedge id_3) force {id_3, id_3, id_3, id_1} = id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd96
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout logic [7:0] id_8;
  inout uwire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
  input wire _id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9 = id_9;
  assign id_7 = -1'b0;
  logic id_10;
  assign id_7 = id_9;
  assign id_8[1] = id_3;
  logic [1 : id_3] id_11;
  ;
  always @* begin : LABEL_0
    #1 begin : LABEL_1
      id_11 <= id_5;
      id_11 = id_9;
    end
    id_10 <= id_6;
  end
endmodule
