Running: C:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/shenx/Documents/computer organization and design/Exp09-12/cOExp12-MSOC/OExp12-MSOC/M_datapath_test_isim_beh.exe -prj C:/Users/shenx/Documents/computer organization and design/Exp09-12/cOExp12-MSOC/OExp12-MSOC/M_datapath_test_beh.prj M_datapath_test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/shenx/Documents/computer organization and design/Exp09-12/cOExp12-MSOC/OExp12-MSOC/xor32.v" into library work
Analyzing Verilog file "C:/Users/shenx/Documents/computer organization and design/Exp09-12/cOExp12-MSOC/OExp12-MSOC/srl32.v" into library work
Analyzing Verilog file "C:/Users/shenx/Documents/computer organization and design/Exp09-12/cOExp12-MSOC/OExp12-MSOC/slt32.v" into library work
Analyzing Verilog file "C:/Users/shenx/Documents/computer organization and design/Exp09-12/cOExp12-MSOC/OExp12-MSOC/SignalExt_32.v" into library work
Analyzing Verilog file "C:/Users/shenx/Documents/computer organization and design/Exp09-12/cOExp12-MSOC/OExp12-MSOC/or_bit_32 .v" into library work
Analyzing Verilog file "C:/Users/shenx/Documents/computer organization and design/Exp09-12/cOExp12-MSOC/OExp12-MSOC/or32.v" into library work
Analyzing Verilog file "C:/Users/shenx/Documents/computer organization and design/Exp09-12/cOExp12-MSOC/OExp12-MSOC/nor32.v" into library work
Analyzing Verilog file "C:/Users/shenx/Documents/computer organization and design/Exp09-12/cOExp12-MSOC/OExp12-MSOC/MUX8T1_32.v" into library work
Analyzing Verilog file "C:/Users/shenx/Documents/computer organization and design/Exp09-12/cOExp12-MSOC/OExp12-MSOC/and32.v" into library work
Analyzing Verilog file "C:/Users/shenx/Documents/computer organization and design/Exp09-12/cOExp12-MSOC/OExp12-MSOC/addc_32.v" into library work
Analyzing Verilog file "C:/Users/shenx/Documents/computer organization and design/Exp09-12/cOExp12-MSOC/OExp12-MSOC/Regs.v" into library work
Analyzing Verilog file "C:/Users/shenx/Documents/computer organization and design/Exp09-12/cOExp12-MSOC/OExp12-MSOC/REG32.v" into library work
Analyzing Verilog file "C:/Users/shenx/Documents/computer organization and design/Exp09-12/cOExp12-MSOC/OExp12-MSOC/MUX4T1_5.v" into library work
Analyzing Verilog file "C:/Users/shenx/Documents/computer organization and design/Exp09-12/cOExp12-MSOC/OExp12-MSOC/MUX4T1_32.v" into library work
Analyzing Verilog file "C:/Users/shenx/Documents/computer organization and design/Exp09-12/cOExp12-MSOC/OExp12-MSOC/MUX2T1_32.v" into library work
Analyzing Verilog file "C:/Users/shenx/Documents/computer organization and design/Exp09-12/cOExp12-MSOC/OExp12-MSOC/Ext_imm16.v" into library work
Analyzing Verilog file "C:/Users/shenx/Documents/computer organization and design/Exp09-12/cOExp12-MSOC/OExp12-MSOC/ALU.vf" into library work
Analyzing Verilog file "C:/Users/shenx/Documents/computer organization and design/Exp09-12/cOExp12-MSOC/OExp12-MSOC/M_datapath.v" into library work
Analyzing Verilog file "C:/Users/shenx/Documents/computer organization and design/Exp09-12/cOExp12-MSOC/OExp12-MSOC/M_datapath_test.v" into library work
Analyzing Verilog file "C:/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/shenx/Documents/computer organization and design/Exp09-12/cOExp12-MSOC/OExp12-MSOC/M_datapath.v" Line 138: Size mismatch in connection of port <CE>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/shenx/Documents/computer organization and design/Exp09-12/cOExp12-MSOC/OExp12-MSOC/M_datapath.v" Line 72: Size mismatch in connection of port <I1>. Formal port size is 6-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "C:/Users/shenx/Documents/computer organization and design/Exp09-12/cOExp12-MSOC/OExp12-MSOC/M_datapath.v" Line 73: Size mismatch in connection of port <I2>. Formal port size is 6-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "C:/Users/shenx/Documents/computer organization and design/Exp09-12/cOExp12-MSOC/OExp12-MSOC/M_datapath.v" Line 74: Size mismatch in connection of port <I3>. Formal port size is 6-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "C:/Users/shenx/Documents/computer organization and design/Exp09-12/cOExp12-MSOC/OExp12-MSOC/M_datapath.v" Line 76: Size mismatch in connection of port <o>. Formal port size is 6-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/shenx/Documents/computer organization and design/Exp09-12/cOExp12-MSOC/OExp12-MSOC/M_datapath.v" Line 92: Size mismatch in connection of port <Wt_addr>. Formal port size is 5-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module REG32
Compiling module MUX4T1_5
Compiling module MUX4T1_32
Compiling module Regs
Compiling module Ext_32
Compiling module MUX2T1_32
Compiling module ADC32
Compiling module and32
Compiling module or32
Compiling module xor32
Compiling module nor32
Compiling module srl32
Compiling module slt32
Compiling module or_bit_32
Compiling module MUX8T1_32
Compiling module SignalExt_32
Compiling module INV
Compiling module AND3
Compiling module OR2
Compiling module ALU
Compiling module M_datapath
Compiling module M_datapath_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 23 Verilog Units
Built simulation executable C:/Users/shenx/Documents/computer organization and design/Exp09-12/cOExp12-MSOC/OExp12-MSOC/M_datapath_test_isim_beh.exe
Fuse Memory Usage: 29564 KB
Fuse CPU Usage: 686 ms
