<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\cd\PSPOD\Gowin_USB2.0_softPHY_RefDesign\Gowin_USB2.0_softPHY_RefDesign\project\src\TOP.v<br>
C:\cd\PSPOD\Gowin_USB2.0_softPHY_RefDesign\Gowin_USB2.0_softPHY_RefDesign\project\src\fifo_sc_top\fifo_sc_top.v<br>
C:\cd\PSPOD\Gowin_USB2.0_softPHY_RefDesign\Gowin_USB2.0_softPHY_RefDesign\project\src\gowin_pllvr\gowin_pllvr.v<br>
C:\cd\PSPOD\Gowin_USB2.0_softPHY_RefDesign\Gowin_USB2.0_softPHY_RefDesign\project\src\gowin_rpll\gowin_rpll.v<br>
C:\cd\PSPOD\Gowin_USB2.0_softPHY_RefDesign\Gowin_USB2.0_softPHY_RefDesign\project\src\usb2_0_softphy\usb2_0_softphy.v<br>
C:\cd\PSPOD\Gowin_USB2.0_softPHY_RefDesign\Gowin_USB2.0_softPHY_RefDesign\project\src\usb_descriptor.v<br>
C:\cd\PSPOD\Gowin_USB2.0_softPHY_RefDesign\Gowin_USB2.0_softPHY_RefDesign\project\src\usb_device_controller\usb_device_controller.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>GowinSynthesis V1.9.8.03</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Mar 21 12:27:17 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>Top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.781s, Elapsed time = 0h 0m 1s, Peak memory usage = 91.645MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.128s, Peak memory usage = 91.645MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.082s, Peak memory usage = 91.645MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.108s, Peak memory usage = 91.645MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.033s, Peak memory usage = 91.645MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 91.645MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.016s, Peak memory usage = 91.645MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 91.645MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.097s, Peak memory usage = 91.645MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.034s, Peak memory usage = 91.645MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.035s, Peak memory usage = 91.645MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.843s, Elapsed time = 0h 0m 0.889s, Peak memory usage = 96.879MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.145s, Peak memory usage = 96.879MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.171s, Elapsed time = 0h 0m 0.218s, Peak memory usage = 96.879MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 96.879MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_IOBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1168</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>77</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>339</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>33</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>56</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>205</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>284</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>145</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNP</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLC</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>2783</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>337</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>892</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1554</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>152</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>152</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>11</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES8</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDHCEN</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>2946(2794 LUTs, 152 ALUs) / 20736</td>
<td>14%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1168 / 15750</td>
<td>7%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>4 / 15750</td>
<td>1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1164 / 15750</td>
<td>7%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>3 / 46</td>
<td>7%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>CLK_IN</td>
<td>Base</td>
<td>83.333</td>
<td>12.0</td>
<td>0.000</td>
<td>41.667</td>
<td> </td>
<td> </td>
<td>CLK_IN_ibuf/I </td>
</tr>
<tr>
<td>n1520_29</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_usb_device_controller_top/u_usb_device_controller/n1520_s20/F </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.083</td>
<td>480.0</td>
<td>0.000</td>
<td>1.042</td>
<td>CLK_IN_ibuf/I</td>
<td>CLK_IN</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.083</td>
<td>480.0</td>
<td>0.000</td>
<td>1.042</td>
<td>CLK_IN_ibuf/I</td>
<td>CLK_IN</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>16.667</td>
<td>60.0</td>
<td>0.000</td>
<td>8.333</td>
<td>CLK_IN_ibuf/I</td>
<td>CLK_IN</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>6.250</td>
<td>160.0</td>
<td>0.000</td>
<td>3.125</td>
<td>CLK_IN_ibuf/I</td>
<td>CLK_IN</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>8.333</td>
<td>120.0</td>
<td>0.000</td>
<td>4.167</td>
<td>u_pll/rpll_inst/CLKOUT</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>60.0(MHz)</td>
<td>79.8(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>120.0(MHz)</td>
<td>133.1(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>35.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/s_state_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_device_controller_top/u_usb_device_controller/next_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n1520_29[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.600</td>
<td>1.267</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.825</td>
<td>0.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/s_state_5_s2/CLK</td>
</tr>
<tr>
<td>35.115</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/s_state_5_s2/Q</td>
</tr>
<tr>
<td>35.411</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/n1041_s1/I1</td>
</tr>
<tr>
<td>36.105</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/n1041_s1/F</td>
</tr>
<tr>
<td>36.401</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/n1080_s48/I1</td>
</tr>
<tr>
<td>37.095</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/n1080_s48/F</td>
</tr>
<tr>
<td>37.391</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/n1080_s42/I1</td>
</tr>
<tr>
<td>38.085</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/n1080_s42/F</td>
</tr>
<tr>
<td>38.381</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/T_PING_s3/I3</td>
</tr>
<tr>
<td>38.845</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/T_PING_s3/F</td>
</tr>
<tr>
<td>39.141</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/T_PING_s1/I0</td>
</tr>
<tr>
<td>39.787</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/T_PING_s1/F</td>
</tr>
<tr>
<td>40.084</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/n1529_s22/I1</td>
</tr>
<tr>
<td>40.777</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/n1529_s22/F</td>
</tr>
<tr>
<td>41.074</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/n1529_s20/I0</td>
</tr>
<tr>
<td>41.720</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/n1529_s20/F</td>
</tr>
<tr>
<td>42.016</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/n1529_s17/I2</td>
</tr>
<tr>
<td>42.582</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/n1529_s17/F</td>
</tr>
<tr>
<td>42.879</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/next_state_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>n1520_29</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>u_usb_device_controller_top/u_usb_device_controller/n1520_s20/F</td>
</tr>
<tr>
<td>35.296</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/next_state_1_s0/G</td>
</tr>
<tr>
<td>35.261</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_usb_device_controller_top/u_usb_device_controller/next_state_1_s0</td>
</tr>
<tr>
<td>35.217</td>
<td>-0.044</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/next_state_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-1.195</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.225, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.097, 63.293%; route: 2.666, 33.106%; tC2Q: 0.290, 3.601%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.225, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>35.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/s_state_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_device_controller_top/u_usb_device_controller/next_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n1520_29[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.600</td>
<td>1.267</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.825</td>
<td>0.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/s_state_5_s2/CLK</td>
</tr>
<tr>
<td>35.115</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/s_state_5_s2/Q</td>
</tr>
<tr>
<td>35.411</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/n1041_s1/I1</td>
</tr>
<tr>
<td>36.105</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/n1041_s1/F</td>
</tr>
<tr>
<td>36.401</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/n1080_s48/I1</td>
</tr>
<tr>
<td>37.095</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/n1080_s48/F</td>
</tr>
<tr>
<td>37.391</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/n1080_s42/I1</td>
</tr>
<tr>
<td>38.085</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/n1080_s42/F</td>
</tr>
<tr>
<td>38.381</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/T_PING_s3/I3</td>
</tr>
<tr>
<td>38.845</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/T_PING_s3/F</td>
</tr>
<tr>
<td>39.141</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/n1534_s23/I0</td>
</tr>
<tr>
<td>39.787</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_usb_device_controller_top/u_usb_device_controller/n1534_s23/F</td>
</tr>
<tr>
<td>40.084</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/n1534_s25/I1</td>
</tr>
<tr>
<td>40.777</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/n1534_s25/F</td>
</tr>
<tr>
<td>41.074</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/n1534_s22/I0</td>
</tr>
<tr>
<td>41.720</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/n1534_s22/F</td>
</tr>
<tr>
<td>42.016</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/n1534_s18/I3</td>
</tr>
<tr>
<td>42.480</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/n1534_s18/F</td>
</tr>
<tr>
<td>42.776</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/next_state_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>n1520_29</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>u_usb_device_controller_top/u_usb_device_controller/n1520_s20/F</td>
</tr>
<tr>
<td>35.296</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/next_state_0_s0/G</td>
</tr>
<tr>
<td>35.261</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_usb_device_controller_top/u_usb_device_controller/next_state_0_s0</td>
</tr>
<tr>
<td>35.217</td>
<td>-0.044</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/next_state_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-1.195</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.225, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.995, 62.821%; route: 2.666, 33.532%; tC2Q: 0.290, 3.647%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.225, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>35.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/s_state_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_device_controller_top/u_usb_device_controller/next_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n1520_29[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.600</td>
<td>1.267</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.825</td>
<td>0.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/s_state_5_s2/CLK</td>
</tr>
<tr>
<td>35.115</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/s_state_5_s2/Q</td>
</tr>
<tr>
<td>35.411</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/n1041_s1/I1</td>
</tr>
<tr>
<td>36.105</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/n1041_s1/F</td>
</tr>
<tr>
<td>36.401</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/n1080_s48/I1</td>
</tr>
<tr>
<td>37.095</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/n1080_s48/F</td>
</tr>
<tr>
<td>37.391</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/n1080_s42/I1</td>
</tr>
<tr>
<td>38.085</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/n1080_s42/F</td>
</tr>
<tr>
<td>38.381</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/T_PING_s3/I3</td>
</tr>
<tr>
<td>38.845</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/T_PING_s3/F</td>
</tr>
<tr>
<td>39.141</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/rxdat_d0_7_s4/I0</td>
</tr>
<tr>
<td>39.787</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_usb_device_controller_top/u_usb_device_controller/rxdat_d0_7_s4/F</td>
</tr>
<tr>
<td>40.084</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/n1529_s18/I1</td>
</tr>
<tr>
<td>40.777</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_usb_device_controller_top/u_usb_device_controller/n1529_s18/F</td>
</tr>
<tr>
<td>41.074</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/n1524_s20/I3</td>
</tr>
<tr>
<td>41.537</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/n1524_s20/F</td>
</tr>
<tr>
<td>41.834</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/n1524_s17/I0</td>
</tr>
<tr>
<td>42.480</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/n1524_s17/F</td>
</tr>
<tr>
<td>42.776</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/next_state_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>n1520_29</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>u_usb_device_controller_top/u_usb_device_controller/n1520_s20/F</td>
</tr>
<tr>
<td>35.296</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/next_state_2_s0/G</td>
</tr>
<tr>
<td>35.261</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_usb_device_controller_top/u_usb_device_controller/next_state_2_s0</td>
</tr>
<tr>
<td>35.217</td>
<td>-0.044</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/next_state_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-1.195</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.225, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.995, 62.821%; route: 2.666, 33.532%; tC2Q: 0.290, 3.647%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.225, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>35.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/s_state_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_device_controller_top/u_usb_device_controller/next_state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n1520_29[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>34.600</td>
<td>1.267</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>34.825</td>
<td>0.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/s_state_5_s2/CLK</td>
</tr>
<tr>
<td>35.115</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/s_state_5_s2/Q</td>
</tr>
<tr>
<td>35.411</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/n1041_s1/I1</td>
</tr>
<tr>
<td>36.105</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/n1041_s1/F</td>
</tr>
<tr>
<td>36.401</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/n1080_s48/I1</td>
</tr>
<tr>
<td>37.095</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/n1080_s48/F</td>
</tr>
<tr>
<td>37.391</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/n1080_s42/I1</td>
</tr>
<tr>
<td>38.085</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/n1080_s42/F</td>
</tr>
<tr>
<td>38.381</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/T_PING_s3/I3</td>
</tr>
<tr>
<td>38.845</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/T_PING_s3/F</td>
</tr>
<tr>
<td>39.141</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/n1519_s20/I2</td>
</tr>
<tr>
<td>39.707</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/n1519_s20/F</td>
</tr>
<tr>
<td>40.004</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/next_state_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>n1520_29</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>u_usb_device_controller_top/u_usb_device_controller/n1520_s20/F</td>
</tr>
<tr>
<td>35.296</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/next_state_3_s0/G</td>
</tr>
<tr>
<td>35.261</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_usb_device_controller_top/u_usb_device_controller/next_state_3_s0</td>
</tr>
<tr>
<td>35.217</td>
<td>-0.044</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/next_state_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-1.195</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.225, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.111, 60.077%; route: 1.778, 34.323%; tC2Q: 0.290, 5.600%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.225, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/next_state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/s_sendpid_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n1520_29[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>n1520_29</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>u_usb_device_controller_top/u_usb_device_controller/n1520_s20/F</td>
</tr>
<tr>
<td>15.296</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/next_state_2_s0/G</td>
</tr>
<tr>
<td>15.586</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>u_usb_device_controller_top/u_usb_device_controller/next_state_2_s0/Q</td>
</tr>
<tr>
<td>15.882</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/s_sendpid_3_s11/I1</td>
</tr>
<tr>
<td>16.576</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/s_sendpid_3_s11/F</td>
</tr>
<tr>
<td>16.872</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/s_sendpid_3_s8/I1</td>
</tr>
<tr>
<td>17.566</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/s_sendpid_3_s8/F</td>
</tr>
<tr>
<td>17.862</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/s_sendpid_3_s6/I0</td>
</tr>
<tr>
<td>18.509</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/s_sendpid_3_s6/F</td>
</tr>
<tr>
<td>18.805</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/s_sendpid_3_s4/I1</td>
</tr>
<tr>
<td>19.499</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/s_sendpid_3_s4/F</td>
</tr>
<tr>
<td>19.795</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/n1161_s10/I0</td>
</tr>
<tr>
<td>20.441</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/n1161_s10/F</td>
</tr>
<tr>
<td>20.737</td>
<td>0.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/s_sendpid_1_s2/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>17.933</td>
<td>1.267</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.158</td>
<td>0.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/s_sendpid_1_s2/CLK</td>
</tr>
<tr>
<td>18.123</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/s_sendpid_1_s2</td>
</tr>
<tr>
<td>18.079</td>
<td>-0.044</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_transact_inst/s_sendpid_1_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>1.195</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.296, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.374, 62.003%; route: 1.778, 32.667%; tC2Q: 0.290, 5.330%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.296, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
