// Seed: 4124995434
module module_0 (
    input supply0 id_0,
    input tri0 id_1
);
  wire id_3;
  tri  id_4;
  wire id_5;
  assign id_4 = id_1;
  module_2(
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_0,
      id_4,
      id_4,
      id_4,
      id_4,
      id_1,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire id_6;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input tri id_2,
    input wire id_3,
    input tri0 id_4,
    input wand id_5,
    input supply0 id_6,
    output logic id_7,
    input supply1 id_8
);
  always_ff @(id_6) begin
    id_7 = #1 1;
  end
  module_0(
      id_3, id_1
  );
endmodule
module module_2 (
    output tri0 id_0,
    output tri0 id_1,
    input wor id_2,
    output wor id_3,
    output tri1 id_4,
    output wor id_5,
    input supply0 id_6,
    output tri id_7,
    output wand id_8,
    output uwire id_9,
    output uwire id_10,
    input wand id_11,
    input supply0 id_12,
    output supply0 id_13,
    input uwire id_14,
    output supply1 id_15,
    input uwire id_16
);
  assign id_3 = 1;
  id_18(
      .id_0(0), .id_1(1'b0), .id_2(id_5), .id_3(id_4 == 1)
  );
endmodule
