task_name="crc"
userfiles="fsr_beh.vhdl crc_beh.vhdl"
entityfiles="fsr.vhdl crc.vhdl"
extrafiles=""

simulation_timeout="30s"
attach_wave_file="0" # "1" to attach, "0" to not attach
