{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 19:12:22 2019 " "Info: Processing started: Tue May 14 19:12:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PC -c PC " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PC -c PC" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sharif/term 4/architecture/hw/hw3/designs/q1/half_adder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /sharif/term 4/architecture/hw/hw3/designs/q1/half_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Info: Found entity 1: half_adder" {  } { { "../../HW3/Designs/q1/half_adder.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/half_adder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sharif/term 4/architecture/hw/hw3/designs/q1/full_adder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /sharif/term 4/architecture/hw/hw3/designs/q1/full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Info: Found entity 1: full_adder" {  } { { "../../HW3/Designs/q1/full_adder.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/full_adder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sharif/term 4/architecture/hw/hw3/designs/q1/one_bit_left_shifter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /sharif/term 4/architecture/hw/hw3/designs/q1/one_bit_left_shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_left_shifter " "Info: Found entity 1: one_bit_left_shifter" {  } { { "../../HW3/Designs/q1/one_bit_left_shifter.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/one_bit_left_shifter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sharif/term 4/architecture/hw/hw3/designs/q1/adder_8_bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /sharif/term 4/architecture/hw/hw3/designs/q1/adder_8_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8_bit " "Info: Found entity 1: adder_8_bit" {  } { { "../../HW3/Designs/q1/adder_8_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/adder_8_bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sharif/term 4/architecture/hw/hw3/designs/q1/left_shifter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /sharif/term 4/architecture/hw/hw3/designs/q1/left_shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 left_shifter " "Info: Found entity 1: left_shifter" {  } { { "../../HW3/Designs/q1/left_shifter.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/left_shifter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sharif/term 4/architecture/hw/hw3/designs/q1/adder_32_bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /sharif/term 4/architecture/hw/hw3/designs/q1/adder_32_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32_bit " "Info: Found entity 1: adder_32_bit" {  } { { "../../HW3/Designs/q1/adder_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/adder_32_bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "PC " "Info: Elaborating entity \"PC\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst\"" {  } { { "PC.bdf" "inst" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 80 552 664 168 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst " "Info: Elaborated megafunction instantiation \"BUSMUX:inst\"" {  } { { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 80 552 664 168 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst " "Info: Instantiated megafunction \"BUSMUX:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Info: Parameter \"WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 80 552 664 168 "inst" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst\|lpm_mux:\$00000 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst\|lpm_mux:\$00000 BUSMUX:inst " "Info: Elaborated megafunction instantiation \"BUSMUX:inst\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst\"" {  } { { "busmux.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 80 552 664 168 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bpc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_bpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bpc " "Info: Found entity 1: mux_bpc" {  } { { "db/mux_bpc.tdf" "" { Text "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/db/mux_bpc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bpc BUSMUX:inst\|lpm_mux:\$00000\|mux_bpc:auto_generated " "Info: Elaborating entity \"mux_bpc\" for hierarchy \"BUSMUX:inst\|lpm_mux:\$00000\|mux_bpc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32_bit adder_32_bit:inst6 " "Info: Elaborating entity \"adder_32_bit\" for hierarchy \"adder_32_bit:inst6\"" {  } { { "PC.bdf" "inst6" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 40 296 464 136 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_8_bit adder_32_bit:inst6\|adder_8_bit:inst11 " "Info: Elaborating entity \"adder_8_bit\" for hierarchy \"adder_32_bit:inst6\|adder_8_bit:inst11\"" {  } { { "../../HW3/Designs/q1/adder_32_bit.bdf" "inst11" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/adder_32_bit.bdf" { { 16 1264 1424 112 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder adder_32_bit:inst6\|adder_8_bit:inst11\|full_adder:inst15 " "Info: Elaborating entity \"full_adder\" for hierarchy \"adder_32_bit:inst6\|adder_8_bit:inst11\|full_adder:inst15\"" {  } { { "../../HW3/Designs/q1/adder_8_bit.bdf" "inst15" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/adder_8_bit.bdf" { { 56 1536 1632 152 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder adder_32_bit:inst6\|adder_8_bit:inst11\|full_adder:inst15\|half_adder:inst1 " "Info: Elaborating entity \"half_adder\" for hierarchy \"adder_32_bit:inst6\|adder_8_bit:inst11\|full_adder:inst15\|half_adder:inst1\"" {  } { { "../../HW3/Designs/q1/full_adder.bdf" "inst1" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/full_adder.bdf" { { 32 456 552 128 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst15 " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst15\"" {  } { { "PC.bdf" "inst15" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 256 224 336 344 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst15 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst15\"" {  } { { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 256 224 336 344 "inst15" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst15 " "Info: Instantiated megafunction \"BUSMUX:inst15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Info: Parameter \"WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 256 224 336 344 "inst15" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_left_shifter one_bit_left_shifter:inst18 " "Info: Elaborating entity \"one_bit_left_shifter\" for hierarchy \"one_bit_left_shifter:inst18\"" {  } { { "PC.bdf" "inst18" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 312 -312 -152 408 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "inp " "Warning: Pin \"inp\" not connected" {  } { { "../../HW3/Designs/q1/one_bit_left_shifter.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/one_bit_left_shifter.bdf" { { 48 96 264 64 "inp\[31..0\]" "" } { 88 272 448 104 "inp\[30..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst13 " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst13\"" {  } { { "PC.bdf" "inst13" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 376 224 336 464 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst13 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst13\"" {  } { { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 376 224 336 464 "inst13" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst13 " "Info: Instantiated megafunction \"BUSMUX:inst13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Info: Parameter \"WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 376 224 336 464 "inst13" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Warning: Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BranchOffset\[15\] " "Warning (15610): No output dependent on input pin \"BranchOffset\[15\]\"" {  } { { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 96 -112 72 112 "BranchOffset\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BranchOffset\[14\] " "Warning (15610): No output dependent on input pin \"BranchOffset\[14\]\"" {  } { { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 96 -112 72 112 "BranchOffset\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BranchOffset\[13\] " "Warning (15610): No output dependent on input pin \"BranchOffset\[13\]\"" {  } { { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 96 -112 72 112 "BranchOffset\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BranchOffset\[12\] " "Warning (15610): No output dependent on input pin \"BranchOffset\[12\]\"" {  } { { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 96 -112 72 112 "BranchOffset\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BranchOffset\[11\] " "Warning (15610): No output dependent on input pin \"BranchOffset\[11\]\"" {  } { { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 96 -112 72 112 "BranchOffset\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BranchOffset\[10\] " "Warning (15610): No output dependent on input pin \"BranchOffset\[10\]\"" {  } { { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 96 -112 72 112 "BranchOffset\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BranchOffset\[9\] " "Warning (15610): No output dependent on input pin \"BranchOffset\[9\]\"" {  } { { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 96 -112 72 112 "BranchOffset\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BranchOffset\[8\] " "Warning (15610): No output dependent on input pin \"BranchOffset\[8\]\"" {  } { { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 96 -112 72 112 "BranchOffset\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BranchOffset\[7\] " "Warning (15610): No output dependent on input pin \"BranchOffset\[7\]\"" {  } { { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 96 -112 72 112 "BranchOffset\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BranchOffset\[6\] " "Warning (15610): No output dependent on input pin \"BranchOffset\[6\]\"" {  } { { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 96 -112 72 112 "BranchOffset\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BranchOffset\[5\] " "Warning (15610): No output dependent on input pin \"BranchOffset\[5\]\"" {  } { { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 96 -112 72 112 "BranchOffset\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BranchOffset\[4\] " "Warning (15610): No output dependent on input pin \"BranchOffset\[4\]\"" {  } { { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 96 -112 72 112 "BranchOffset\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BranchOffset\[3\] " "Warning (15610): No output dependent on input pin \"BranchOffset\[3\]\"" {  } { { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 96 -112 72 112 "BranchOffset\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BranchOffset\[2\] " "Warning (15610): No output dependent on input pin \"BranchOffset\[2\]\"" {  } { { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 96 -112 72 112 "BranchOffset\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BranchOffset\[1\] " "Warning (15610): No output dependent on input pin \"BranchOffset\[1\]\"" {  } { { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 96 -112 72 112 "BranchOffset\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BranchOffset\[0\] " "Warning (15610): No output dependent on input pin \"BranchOffset\[0\]\"" {  } { { "PC.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW4/Designs/PC.bdf" { { 96 -112 72 112 "BranchOffset\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "187 " "Info: Implemented 187 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "46 " "Info: Implemented 46 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Info: Implemented 109 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 19:12:24 2019 " "Info: Processing ended: Tue May 14 19:12:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
