================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             | 59,745       | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  | 34,950       | user unroll pragmas are applied                                                        |
|               | (2) simplification          | 15,289       | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  | 15,287       | user inline pragmas are applied                                                        |
|               | (4) simplification          | 14,547       | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         | 14,191       | user array partition pragmas are applied                                               |
|               | (2) simplification          | 14,191       | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  | 14,191       | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           | 14,351       | apply array reshape pragmas                                                            |
|               | (5) access patterns         | 14,111       | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     | 13,943       | loop and instruction simplification                                                    |
|               | (2) parallelization         | 13,943       | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         | 13,943       | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          | 13,943       | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                | 14,024       | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           | 14,036       | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+--------------------------------------+----------------------+-----------------+-------------------+-------------------+-------------------+-------------------+
| Function                             | Location             | Compile/Link    | Unroll/Inline     | Array/Struct      | Performance       | HW Transforms     |
+--------------------------------------+----------------------+-----------------+-------------------+-------------------+-------------------+-------------------+
| + myproject                          | myproject.cpp:7      | 59,745          | 14,547            | 14,111            | 13,943            | 14,036            |
|  + layernormalize<ap_fixed<16, ...   | nnet_layernorm.h:107 | 59,739          | 14,541            | 14,028            | 13,859            | 13,869            |
|   + layernorm_1d<ap_fixed<16, 6,...  | nnet_layernorm.h:49  | 59,676          | 14,030 (10 calls) | 13,680 (10 calls) | 13,600 (10 calls) | 13,610 (10 calls) |
|      init_invert_sqr_table<config... | nnet_layernorm.h:36  | 53,705          |                   |                   |                   |                   |
|      product                         | nnet_mult.h:70       |   282 (2 calls) |                   |                   |                   |                   |
+--------------------------------------+----------------------+-----------------+-------------------+-------------------+-------------------+-------------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


