
mcu-workshop-take2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000027fc  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08002990  08002990  00012990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080029ec  080029ec  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  080029ec  080029ec  000129ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080029f4  080029f4  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080029f4  080029f4  000129f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080029f8  080029f8  000129f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  080029fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c0  2000005c  08002a58  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000021c  08002a58  0002021c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000093  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00007994  00000000  00000000  0002011f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000156a  00000000  00000000  00027ab3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000006a8  00000000  00000000  00029020  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000509  00000000  00000000  000296c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00014cae  00000000  00000000  00029bd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00008745  00000000  00000000  0003e87f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000836be  00000000  00000000  00046fc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001e50  00000000  00000000  000ca684  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000cc4d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000005c 	.word	0x2000005c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08002978 	.word	0x08002978

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000060 	.word	0x20000060
 80001d0:	08002978 	.word	0x08002978

080001d4 <__aeabi_uldivmod>:
 80001d4:	b953      	cbnz	r3, 80001ec <__aeabi_uldivmod+0x18>
 80001d6:	b94a      	cbnz	r2, 80001ec <__aeabi_uldivmod+0x18>
 80001d8:	2900      	cmp	r1, #0
 80001da:	bf08      	it	eq
 80001dc:	2800      	cmpeq	r0, #0
 80001de:	bf1c      	itt	ne
 80001e0:	f04f 31ff 	movne.w	r1, #4294967295
 80001e4:	f04f 30ff 	movne.w	r0, #4294967295
 80001e8:	f000 b970 	b.w	80004cc <__aeabi_idiv0>
 80001ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f4:	f000 f806 	bl	8000204 <__udivmoddi4>
 80001f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000200:	b004      	add	sp, #16
 8000202:	4770      	bx	lr

08000204 <__udivmoddi4>:
 8000204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000208:	9e08      	ldr	r6, [sp, #32]
 800020a:	460d      	mov	r5, r1
 800020c:	4604      	mov	r4, r0
 800020e:	460f      	mov	r7, r1
 8000210:	2b00      	cmp	r3, #0
 8000212:	d14a      	bne.n	80002aa <__udivmoddi4+0xa6>
 8000214:	428a      	cmp	r2, r1
 8000216:	4694      	mov	ip, r2
 8000218:	d965      	bls.n	80002e6 <__udivmoddi4+0xe2>
 800021a:	fab2 f382 	clz	r3, r2
 800021e:	b143      	cbz	r3, 8000232 <__udivmoddi4+0x2e>
 8000220:	fa02 fc03 	lsl.w	ip, r2, r3
 8000224:	f1c3 0220 	rsb	r2, r3, #32
 8000228:	409f      	lsls	r7, r3
 800022a:	fa20 f202 	lsr.w	r2, r0, r2
 800022e:	4317      	orrs	r7, r2
 8000230:	409c      	lsls	r4, r3
 8000232:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000236:	fa1f f58c 	uxth.w	r5, ip
 800023a:	fbb7 f1fe 	udiv	r1, r7, lr
 800023e:	0c22      	lsrs	r2, r4, #16
 8000240:	fb0e 7711 	mls	r7, lr, r1, r7
 8000244:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000248:	fb01 f005 	mul.w	r0, r1, r5
 800024c:	4290      	cmp	r0, r2
 800024e:	d90a      	bls.n	8000266 <__udivmoddi4+0x62>
 8000250:	eb1c 0202 	adds.w	r2, ip, r2
 8000254:	f101 37ff 	add.w	r7, r1, #4294967295
 8000258:	f080 811c 	bcs.w	8000494 <__udivmoddi4+0x290>
 800025c:	4290      	cmp	r0, r2
 800025e:	f240 8119 	bls.w	8000494 <__udivmoddi4+0x290>
 8000262:	3902      	subs	r1, #2
 8000264:	4462      	add	r2, ip
 8000266:	1a12      	subs	r2, r2, r0
 8000268:	b2a4      	uxth	r4, r4
 800026a:	fbb2 f0fe 	udiv	r0, r2, lr
 800026e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000272:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000276:	fb00 f505 	mul.w	r5, r0, r5
 800027a:	42a5      	cmp	r5, r4
 800027c:	d90a      	bls.n	8000294 <__udivmoddi4+0x90>
 800027e:	eb1c 0404 	adds.w	r4, ip, r4
 8000282:	f100 32ff 	add.w	r2, r0, #4294967295
 8000286:	f080 8107 	bcs.w	8000498 <__udivmoddi4+0x294>
 800028a:	42a5      	cmp	r5, r4
 800028c:	f240 8104 	bls.w	8000498 <__udivmoddi4+0x294>
 8000290:	4464      	add	r4, ip
 8000292:	3802      	subs	r0, #2
 8000294:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000298:	1b64      	subs	r4, r4, r5
 800029a:	2100      	movs	r1, #0
 800029c:	b11e      	cbz	r6, 80002a6 <__udivmoddi4+0xa2>
 800029e:	40dc      	lsrs	r4, r3
 80002a0:	2300      	movs	r3, #0
 80002a2:	e9c6 4300 	strd	r4, r3, [r6]
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d908      	bls.n	80002c0 <__udivmoddi4+0xbc>
 80002ae:	2e00      	cmp	r6, #0
 80002b0:	f000 80ed 	beq.w	800048e <__udivmoddi4+0x28a>
 80002b4:	2100      	movs	r1, #0
 80002b6:	e9c6 0500 	strd	r0, r5, [r6]
 80002ba:	4608      	mov	r0, r1
 80002bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c0:	fab3 f183 	clz	r1, r3
 80002c4:	2900      	cmp	r1, #0
 80002c6:	d149      	bne.n	800035c <__udivmoddi4+0x158>
 80002c8:	42ab      	cmp	r3, r5
 80002ca:	d302      	bcc.n	80002d2 <__udivmoddi4+0xce>
 80002cc:	4282      	cmp	r2, r0
 80002ce:	f200 80f8 	bhi.w	80004c2 <__udivmoddi4+0x2be>
 80002d2:	1a84      	subs	r4, r0, r2
 80002d4:	eb65 0203 	sbc.w	r2, r5, r3
 80002d8:	2001      	movs	r0, #1
 80002da:	4617      	mov	r7, r2
 80002dc:	2e00      	cmp	r6, #0
 80002de:	d0e2      	beq.n	80002a6 <__udivmoddi4+0xa2>
 80002e0:	e9c6 4700 	strd	r4, r7, [r6]
 80002e4:	e7df      	b.n	80002a6 <__udivmoddi4+0xa2>
 80002e6:	b902      	cbnz	r2, 80002ea <__udivmoddi4+0xe6>
 80002e8:	deff      	udf	#255	; 0xff
 80002ea:	fab2 f382 	clz	r3, r2
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	f040 8090 	bne.w	8000414 <__udivmoddi4+0x210>
 80002f4:	1a8a      	subs	r2, r1, r2
 80002f6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002fa:	fa1f fe8c 	uxth.w	lr, ip
 80002fe:	2101      	movs	r1, #1
 8000300:	fbb2 f5f7 	udiv	r5, r2, r7
 8000304:	fb07 2015 	mls	r0, r7, r5, r2
 8000308:	0c22      	lsrs	r2, r4, #16
 800030a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800030e:	fb0e f005 	mul.w	r0, lr, r5
 8000312:	4290      	cmp	r0, r2
 8000314:	d908      	bls.n	8000328 <__udivmoddi4+0x124>
 8000316:	eb1c 0202 	adds.w	r2, ip, r2
 800031a:	f105 38ff 	add.w	r8, r5, #4294967295
 800031e:	d202      	bcs.n	8000326 <__udivmoddi4+0x122>
 8000320:	4290      	cmp	r0, r2
 8000322:	f200 80cb 	bhi.w	80004bc <__udivmoddi4+0x2b8>
 8000326:	4645      	mov	r5, r8
 8000328:	1a12      	subs	r2, r2, r0
 800032a:	b2a4      	uxth	r4, r4
 800032c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000330:	fb07 2210 	mls	r2, r7, r0, r2
 8000334:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000338:	fb0e fe00 	mul.w	lr, lr, r0
 800033c:	45a6      	cmp	lr, r4
 800033e:	d908      	bls.n	8000352 <__udivmoddi4+0x14e>
 8000340:	eb1c 0404 	adds.w	r4, ip, r4
 8000344:	f100 32ff 	add.w	r2, r0, #4294967295
 8000348:	d202      	bcs.n	8000350 <__udivmoddi4+0x14c>
 800034a:	45a6      	cmp	lr, r4
 800034c:	f200 80bb 	bhi.w	80004c6 <__udivmoddi4+0x2c2>
 8000350:	4610      	mov	r0, r2
 8000352:	eba4 040e 	sub.w	r4, r4, lr
 8000356:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800035a:	e79f      	b.n	800029c <__udivmoddi4+0x98>
 800035c:	f1c1 0720 	rsb	r7, r1, #32
 8000360:	408b      	lsls	r3, r1
 8000362:	fa22 fc07 	lsr.w	ip, r2, r7
 8000366:	ea4c 0c03 	orr.w	ip, ip, r3
 800036a:	fa05 f401 	lsl.w	r4, r5, r1
 800036e:	fa20 f307 	lsr.w	r3, r0, r7
 8000372:	40fd      	lsrs	r5, r7
 8000374:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000378:	4323      	orrs	r3, r4
 800037a:	fbb5 f8f9 	udiv	r8, r5, r9
 800037e:	fa1f fe8c 	uxth.w	lr, ip
 8000382:	fb09 5518 	mls	r5, r9, r8, r5
 8000386:	0c1c      	lsrs	r4, r3, #16
 8000388:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800038c:	fb08 f50e 	mul.w	r5, r8, lr
 8000390:	42a5      	cmp	r5, r4
 8000392:	fa02 f201 	lsl.w	r2, r2, r1
 8000396:	fa00 f001 	lsl.w	r0, r0, r1
 800039a:	d90b      	bls.n	80003b4 <__udivmoddi4+0x1b0>
 800039c:	eb1c 0404 	adds.w	r4, ip, r4
 80003a0:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a4:	f080 8088 	bcs.w	80004b8 <__udivmoddi4+0x2b4>
 80003a8:	42a5      	cmp	r5, r4
 80003aa:	f240 8085 	bls.w	80004b8 <__udivmoddi4+0x2b4>
 80003ae:	f1a8 0802 	sub.w	r8, r8, #2
 80003b2:	4464      	add	r4, ip
 80003b4:	1b64      	subs	r4, r4, r5
 80003b6:	b29d      	uxth	r5, r3
 80003b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003bc:	fb09 4413 	mls	r4, r9, r3, r4
 80003c0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003c4:	fb03 fe0e 	mul.w	lr, r3, lr
 80003c8:	45a6      	cmp	lr, r4
 80003ca:	d908      	bls.n	80003de <__udivmoddi4+0x1da>
 80003cc:	eb1c 0404 	adds.w	r4, ip, r4
 80003d0:	f103 35ff 	add.w	r5, r3, #4294967295
 80003d4:	d26c      	bcs.n	80004b0 <__udivmoddi4+0x2ac>
 80003d6:	45a6      	cmp	lr, r4
 80003d8:	d96a      	bls.n	80004b0 <__udivmoddi4+0x2ac>
 80003da:	3b02      	subs	r3, #2
 80003dc:	4464      	add	r4, ip
 80003de:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003e2:	fba3 9502 	umull	r9, r5, r3, r2
 80003e6:	eba4 040e 	sub.w	r4, r4, lr
 80003ea:	42ac      	cmp	r4, r5
 80003ec:	46c8      	mov	r8, r9
 80003ee:	46ae      	mov	lr, r5
 80003f0:	d356      	bcc.n	80004a0 <__udivmoddi4+0x29c>
 80003f2:	d053      	beq.n	800049c <__udivmoddi4+0x298>
 80003f4:	b156      	cbz	r6, 800040c <__udivmoddi4+0x208>
 80003f6:	ebb0 0208 	subs.w	r2, r0, r8
 80003fa:	eb64 040e 	sbc.w	r4, r4, lr
 80003fe:	fa04 f707 	lsl.w	r7, r4, r7
 8000402:	40ca      	lsrs	r2, r1
 8000404:	40cc      	lsrs	r4, r1
 8000406:	4317      	orrs	r7, r2
 8000408:	e9c6 7400 	strd	r7, r4, [r6]
 800040c:	4618      	mov	r0, r3
 800040e:	2100      	movs	r1, #0
 8000410:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000414:	f1c3 0120 	rsb	r1, r3, #32
 8000418:	fa02 fc03 	lsl.w	ip, r2, r3
 800041c:	fa20 f201 	lsr.w	r2, r0, r1
 8000420:	fa25 f101 	lsr.w	r1, r5, r1
 8000424:	409d      	lsls	r5, r3
 8000426:	432a      	orrs	r2, r5
 8000428:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800042c:	fa1f fe8c 	uxth.w	lr, ip
 8000430:	fbb1 f0f7 	udiv	r0, r1, r7
 8000434:	fb07 1510 	mls	r5, r7, r0, r1
 8000438:	0c11      	lsrs	r1, r2, #16
 800043a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800043e:	fb00 f50e 	mul.w	r5, r0, lr
 8000442:	428d      	cmp	r5, r1
 8000444:	fa04 f403 	lsl.w	r4, r4, r3
 8000448:	d908      	bls.n	800045c <__udivmoddi4+0x258>
 800044a:	eb1c 0101 	adds.w	r1, ip, r1
 800044e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000452:	d22f      	bcs.n	80004b4 <__udivmoddi4+0x2b0>
 8000454:	428d      	cmp	r5, r1
 8000456:	d92d      	bls.n	80004b4 <__udivmoddi4+0x2b0>
 8000458:	3802      	subs	r0, #2
 800045a:	4461      	add	r1, ip
 800045c:	1b49      	subs	r1, r1, r5
 800045e:	b292      	uxth	r2, r2
 8000460:	fbb1 f5f7 	udiv	r5, r1, r7
 8000464:	fb07 1115 	mls	r1, r7, r5, r1
 8000468:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800046c:	fb05 f10e 	mul.w	r1, r5, lr
 8000470:	4291      	cmp	r1, r2
 8000472:	d908      	bls.n	8000486 <__udivmoddi4+0x282>
 8000474:	eb1c 0202 	adds.w	r2, ip, r2
 8000478:	f105 38ff 	add.w	r8, r5, #4294967295
 800047c:	d216      	bcs.n	80004ac <__udivmoddi4+0x2a8>
 800047e:	4291      	cmp	r1, r2
 8000480:	d914      	bls.n	80004ac <__udivmoddi4+0x2a8>
 8000482:	3d02      	subs	r5, #2
 8000484:	4462      	add	r2, ip
 8000486:	1a52      	subs	r2, r2, r1
 8000488:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 800048c:	e738      	b.n	8000300 <__udivmoddi4+0xfc>
 800048e:	4631      	mov	r1, r6
 8000490:	4630      	mov	r0, r6
 8000492:	e708      	b.n	80002a6 <__udivmoddi4+0xa2>
 8000494:	4639      	mov	r1, r7
 8000496:	e6e6      	b.n	8000266 <__udivmoddi4+0x62>
 8000498:	4610      	mov	r0, r2
 800049a:	e6fb      	b.n	8000294 <__udivmoddi4+0x90>
 800049c:	4548      	cmp	r0, r9
 800049e:	d2a9      	bcs.n	80003f4 <__udivmoddi4+0x1f0>
 80004a0:	ebb9 0802 	subs.w	r8, r9, r2
 80004a4:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004a8:	3b01      	subs	r3, #1
 80004aa:	e7a3      	b.n	80003f4 <__udivmoddi4+0x1f0>
 80004ac:	4645      	mov	r5, r8
 80004ae:	e7ea      	b.n	8000486 <__udivmoddi4+0x282>
 80004b0:	462b      	mov	r3, r5
 80004b2:	e794      	b.n	80003de <__udivmoddi4+0x1da>
 80004b4:	4640      	mov	r0, r8
 80004b6:	e7d1      	b.n	800045c <__udivmoddi4+0x258>
 80004b8:	46d0      	mov	r8, sl
 80004ba:	e77b      	b.n	80003b4 <__udivmoddi4+0x1b0>
 80004bc:	3d02      	subs	r5, #2
 80004be:	4462      	add	r2, ip
 80004c0:	e732      	b.n	8000328 <__udivmoddi4+0x124>
 80004c2:	4608      	mov	r0, r1
 80004c4:	e70a      	b.n	80002dc <__udivmoddi4+0xd8>
 80004c6:	4464      	add	r4, ip
 80004c8:	3802      	subs	r0, #2
 80004ca:	e742      	b.n	8000352 <__udivmoddi4+0x14e>

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004d4:	f000 fa78 	bl	80009c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004d8:	f000 f80a 	bl	80004f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004dc:	f000 f8b2 	bl	8000644 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80004e0:	f000 f886 	bl	80005f0 <MX_USART2_UART_Init>
  MX_CRC_Init();
 80004e4:	f000 f870 	bl	80005c8 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  initIPD();
 80004e8:	f000 f91a 	bl	8000720 <initIPD>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80004ec:	e7fe      	b.n	80004ec <main+0x1c>
	...

080004f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b094      	sub	sp, #80	; 0x50
 80004f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004f6:	f107 0320 	add.w	r3, r7, #32
 80004fa:	2230      	movs	r2, #48	; 0x30
 80004fc:	2100      	movs	r1, #0
 80004fe:	4618      	mov	r0, r3
 8000500:	f002 f834 	bl	800256c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000504:	f107 030c 	add.w	r3, r7, #12
 8000508:	2200      	movs	r2, #0
 800050a:	601a      	str	r2, [r3, #0]
 800050c:	605a      	str	r2, [r3, #4]
 800050e:	609a      	str	r2, [r3, #8]
 8000510:	60da      	str	r2, [r3, #12]
 8000512:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000514:	2300      	movs	r3, #0
 8000516:	60bb      	str	r3, [r7, #8]
 8000518:	4b29      	ldr	r3, [pc, #164]	; (80005c0 <SystemClock_Config+0xd0>)
 800051a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800051c:	4a28      	ldr	r2, [pc, #160]	; (80005c0 <SystemClock_Config+0xd0>)
 800051e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000522:	6413      	str	r3, [r2, #64]	; 0x40
 8000524:	4b26      	ldr	r3, [pc, #152]	; (80005c0 <SystemClock_Config+0xd0>)
 8000526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000528:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800052c:	60bb      	str	r3, [r7, #8]
 800052e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000530:	2300      	movs	r3, #0
 8000532:	607b      	str	r3, [r7, #4]
 8000534:	4b23      	ldr	r3, [pc, #140]	; (80005c4 <SystemClock_Config+0xd4>)
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800053c:	4a21      	ldr	r2, [pc, #132]	; (80005c4 <SystemClock_Config+0xd4>)
 800053e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000542:	6013      	str	r3, [r2, #0]
 8000544:	4b1f      	ldr	r3, [pc, #124]	; (80005c4 <SystemClock_Config+0xd4>)
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800054c:	607b      	str	r3, [r7, #4]
 800054e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000550:	2302      	movs	r3, #2
 8000552:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000554:	2301      	movs	r3, #1
 8000556:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000558:	2310      	movs	r3, #16
 800055a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800055c:	2302      	movs	r3, #2
 800055e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000560:	2300      	movs	r3, #0
 8000562:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000564:	2310      	movs	r3, #16
 8000566:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000568:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800056c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800056e:	2304      	movs	r3, #4
 8000570:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000572:	2307      	movs	r3, #7
 8000574:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000576:	f107 0320 	add.w	r3, r7, #32
 800057a:	4618      	mov	r0, r3
 800057c:	f000 fd36 	bl	8000fec <HAL_RCC_OscConfig>
 8000580:	4603      	mov	r3, r0
 8000582:	2b00      	cmp	r3, #0
 8000584:	d001      	beq.n	800058a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000586:	f000 f8ec 	bl	8000762 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800058a:	230f      	movs	r3, #15
 800058c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800058e:	2302      	movs	r3, #2
 8000590:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000592:	2300      	movs	r3, #0
 8000594:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000596:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800059a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800059c:	2300      	movs	r3, #0
 800059e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80005a0:	f107 030c 	add.w	r3, r7, #12
 80005a4:	2102      	movs	r1, #2
 80005a6:	4618      	mov	r0, r3
 80005a8:	f000 ff98 	bl	80014dc <HAL_RCC_ClockConfig>
 80005ac:	4603      	mov	r3, r0
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d001      	beq.n	80005b6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80005b2:	f000 f8d6 	bl	8000762 <Error_Handler>
  }
}
 80005b6:	bf00      	nop
 80005b8:	3750      	adds	r7, #80	; 0x50
 80005ba:	46bd      	mov	sp, r7
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	bf00      	nop
 80005c0:	40023800 	.word	0x40023800
 80005c4:	40007000 	.word	0x40007000

080005c8 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80005cc:	4b06      	ldr	r3, [pc, #24]	; (80005e8 <MX_CRC_Init+0x20>)
 80005ce:	4a07      	ldr	r2, [pc, #28]	; (80005ec <MX_CRC_Init+0x24>)
 80005d0:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80005d2:	4805      	ldr	r0, [pc, #20]	; (80005e8 <MX_CRC_Init+0x20>)
 80005d4:	f000 fb4f 	bl	8000c76 <HAL_CRC_Init>
 80005d8:	4603      	mov	r3, r0
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d001      	beq.n	80005e2 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80005de:	f000 f8c0 	bl	8000762 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80005e2:	bf00      	nop
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	bf00      	nop
 80005e8:	2000007c 	.word	0x2000007c
 80005ec:	40023000 	.word	0x40023000

080005f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80005f4:	4b11      	ldr	r3, [pc, #68]	; (800063c <MX_USART2_UART_Init+0x4c>)
 80005f6:	4a12      	ldr	r2, [pc, #72]	; (8000640 <MX_USART2_UART_Init+0x50>)
 80005f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80005fa:	4b10      	ldr	r3, [pc, #64]	; (800063c <MX_USART2_UART_Init+0x4c>)
 80005fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000600:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000602:	4b0e      	ldr	r3, [pc, #56]	; (800063c <MX_USART2_UART_Init+0x4c>)
 8000604:	2200      	movs	r2, #0
 8000606:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000608:	4b0c      	ldr	r3, [pc, #48]	; (800063c <MX_USART2_UART_Init+0x4c>)
 800060a:	2200      	movs	r2, #0
 800060c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800060e:	4b0b      	ldr	r3, [pc, #44]	; (800063c <MX_USART2_UART_Init+0x4c>)
 8000610:	2200      	movs	r2, #0
 8000612:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000614:	4b09      	ldr	r3, [pc, #36]	; (800063c <MX_USART2_UART_Init+0x4c>)
 8000616:	220c      	movs	r2, #12
 8000618:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800061a:	4b08      	ldr	r3, [pc, #32]	; (800063c <MX_USART2_UART_Init+0x4c>)
 800061c:	2200      	movs	r2, #0
 800061e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000620:	4b06      	ldr	r3, [pc, #24]	; (800063c <MX_USART2_UART_Init+0x4c>)
 8000622:	2200      	movs	r2, #0
 8000624:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000626:	4805      	ldr	r0, [pc, #20]	; (800063c <MX_USART2_UART_Init+0x4c>)
 8000628:	f001 f978 	bl	800191c <HAL_UART_Init>
 800062c:	4603      	mov	r3, r0
 800062e:	2b00      	cmp	r3, #0
 8000630:	d001      	beq.n	8000636 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000632:	f000 f896 	bl	8000762 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000636:	bf00      	nop
 8000638:	bd80      	pop	{r7, pc}
 800063a:	bf00      	nop
 800063c:	20000084 	.word	0x20000084
 8000640:	40004400 	.word	0x40004400

08000644 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b08a      	sub	sp, #40	; 0x28
 8000648:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800064a:	f107 0314 	add.w	r3, r7, #20
 800064e:	2200      	movs	r2, #0
 8000650:	601a      	str	r2, [r3, #0]
 8000652:	605a      	str	r2, [r3, #4]
 8000654:	609a      	str	r2, [r3, #8]
 8000656:	60da      	str	r2, [r3, #12]
 8000658:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800065a:	2300      	movs	r3, #0
 800065c:	613b      	str	r3, [r7, #16]
 800065e:	4b2d      	ldr	r3, [pc, #180]	; (8000714 <MX_GPIO_Init+0xd0>)
 8000660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000662:	4a2c      	ldr	r2, [pc, #176]	; (8000714 <MX_GPIO_Init+0xd0>)
 8000664:	f043 0304 	orr.w	r3, r3, #4
 8000668:	6313      	str	r3, [r2, #48]	; 0x30
 800066a:	4b2a      	ldr	r3, [pc, #168]	; (8000714 <MX_GPIO_Init+0xd0>)
 800066c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800066e:	f003 0304 	and.w	r3, r3, #4
 8000672:	613b      	str	r3, [r7, #16]
 8000674:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000676:	2300      	movs	r3, #0
 8000678:	60fb      	str	r3, [r7, #12]
 800067a:	4b26      	ldr	r3, [pc, #152]	; (8000714 <MX_GPIO_Init+0xd0>)
 800067c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800067e:	4a25      	ldr	r2, [pc, #148]	; (8000714 <MX_GPIO_Init+0xd0>)
 8000680:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000684:	6313      	str	r3, [r2, #48]	; 0x30
 8000686:	4b23      	ldr	r3, [pc, #140]	; (8000714 <MX_GPIO_Init+0xd0>)
 8000688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800068a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800068e:	60fb      	str	r3, [r7, #12]
 8000690:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000692:	2300      	movs	r3, #0
 8000694:	60bb      	str	r3, [r7, #8]
 8000696:	4b1f      	ldr	r3, [pc, #124]	; (8000714 <MX_GPIO_Init+0xd0>)
 8000698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800069a:	4a1e      	ldr	r2, [pc, #120]	; (8000714 <MX_GPIO_Init+0xd0>)
 800069c:	f043 0301 	orr.w	r3, r3, #1
 80006a0:	6313      	str	r3, [r2, #48]	; 0x30
 80006a2:	4b1c      	ldr	r3, [pc, #112]	; (8000714 <MX_GPIO_Init+0xd0>)
 80006a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006a6:	f003 0301 	and.w	r3, r3, #1
 80006aa:	60bb      	str	r3, [r7, #8]
 80006ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006ae:	2300      	movs	r3, #0
 80006b0:	607b      	str	r3, [r7, #4]
 80006b2:	4b18      	ldr	r3, [pc, #96]	; (8000714 <MX_GPIO_Init+0xd0>)
 80006b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006b6:	4a17      	ldr	r2, [pc, #92]	; (8000714 <MX_GPIO_Init+0xd0>)
 80006b8:	f043 0302 	orr.w	r3, r3, #2
 80006bc:	6313      	str	r3, [r2, #48]	; 0x30
 80006be:	4b15      	ldr	r3, [pc, #84]	; (8000714 <MX_GPIO_Init+0xd0>)
 80006c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006c2:	f003 0302 	and.w	r3, r3, #2
 80006c6:	607b      	str	r3, [r7, #4]
 80006c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80006ca:	2200      	movs	r2, #0
 80006cc:	2120      	movs	r1, #32
 80006ce:	4812      	ldr	r0, [pc, #72]	; (8000718 <MX_GPIO_Init+0xd4>)
 80006d0:	f000 fc72 	bl	8000fb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006d4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80006d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006da:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80006de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e0:	2300      	movs	r3, #0
 80006e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006e4:	f107 0314 	add.w	r3, r7, #20
 80006e8:	4619      	mov	r1, r3
 80006ea:	480c      	ldr	r0, [pc, #48]	; (800071c <MX_GPIO_Init+0xd8>)
 80006ec:	f000 fae0 	bl	8000cb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80006f0:	2320      	movs	r3, #32
 80006f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006f4:	2301      	movs	r3, #1
 80006f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f8:	2300      	movs	r3, #0
 80006fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006fc:	2300      	movs	r3, #0
 80006fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000700:	f107 0314 	add.w	r3, r7, #20
 8000704:	4619      	mov	r1, r3
 8000706:	4804      	ldr	r0, [pc, #16]	; (8000718 <MX_GPIO_Init+0xd4>)
 8000708:	f000 fad2 	bl	8000cb0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800070c:	bf00      	nop
 800070e:	3728      	adds	r7, #40	; 0x28
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}
 8000714:	40023800 	.word	0x40023800
 8000718:	40020000 	.word	0x40020000
 800071c:	40020800 	.word	0x40020800

08000720 <initIPD>:

/* USER CODE BEGIN 4 */

// Initialisation
void initIPD(){
 8000720:	b580      	push	{r7, lr}
 8000722:	b090      	sub	sp, #64	; 0x40
 8000724:	af00      	add	r7, sp, #0
	// IR Sensor Variables
	char lib_version[IPD_STR_LENG];
	IPD_mcu_type_t mcu = IPD_MCU_STM32;
 8000726:	2300      	movs	r3, #0
 8000728:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	IPD_algo_conf_t algo_conf;
	IPD_device_conf_t device_conf;
	IPD_init_err_t status;

	// Library API initialization function
	InfraredPD_Initialize(mcu);
 800072c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000730:	4618      	mov	r0, r3
 8000732:	f001 fbb7 	bl	8001ea4 <InfraredPD_Initialize>

	// Create library algorithm instance
	IPD_Instance = InfraredPD_CreateInstance(&algo_conf);
 8000736:	f107 030c 	add.w	r3, r7, #12
 800073a:	4618      	mov	r0, r3
 800073c:	f001 fc4e 	bl	8001fdc <InfraredPD_CreateInstance>
 8000740:	63b8      	str	r0, [r7, #56]	; 0x38

	// Setup device configuration
	device_conf.odr = 30;
 8000742:	231e      	movs	r3, #30
 8000744:	703b      	strb	r3, [r7, #0]

	// Start the algorithm engine
	status = InfraredPD_Start(IPD_Instance, &device_conf, &algo_conf);
 8000746:	f107 020c 	add.w	r2, r7, #12
 800074a:	463b      	mov	r3, r7
 800074c:	4619      	mov	r1, r3
 800074e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8000750:	f001 fc5e 	bl	8002010 <InfraredPD_Start>
 8000754:	4603      	mov	r3, r0
 8000756:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
}
 800075a:	bf00      	nop
 800075c:	3740      	adds	r7, #64	; 0x40
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}

08000762 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000762:	b480      	push	{r7}
 8000764:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000766:	b672      	cpsid	i
}
 8000768:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800076a:	e7fe      	b.n	800076a <Error_Handler+0x8>

0800076c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b082      	sub	sp, #8
 8000770:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000772:	2300      	movs	r3, #0
 8000774:	607b      	str	r3, [r7, #4]
 8000776:	4b10      	ldr	r3, [pc, #64]	; (80007b8 <HAL_MspInit+0x4c>)
 8000778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800077a:	4a0f      	ldr	r2, [pc, #60]	; (80007b8 <HAL_MspInit+0x4c>)
 800077c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000780:	6453      	str	r3, [r2, #68]	; 0x44
 8000782:	4b0d      	ldr	r3, [pc, #52]	; (80007b8 <HAL_MspInit+0x4c>)
 8000784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000786:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800078a:	607b      	str	r3, [r7, #4]
 800078c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800078e:	2300      	movs	r3, #0
 8000790:	603b      	str	r3, [r7, #0]
 8000792:	4b09      	ldr	r3, [pc, #36]	; (80007b8 <HAL_MspInit+0x4c>)
 8000794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000796:	4a08      	ldr	r2, [pc, #32]	; (80007b8 <HAL_MspInit+0x4c>)
 8000798:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800079c:	6413      	str	r3, [r2, #64]	; 0x40
 800079e:	4b06      	ldr	r3, [pc, #24]	; (80007b8 <HAL_MspInit+0x4c>)
 80007a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007a6:	603b      	str	r3, [r7, #0]
 80007a8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80007aa:	2007      	movs	r0, #7
 80007ac:	f000 fa30 	bl	8000c10 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007b0:	bf00      	nop
 80007b2:	3708      	adds	r7, #8
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	40023800 	.word	0x40023800

080007bc <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80007bc:	b480      	push	{r7}
 80007be:	b085      	sub	sp, #20
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	4a0b      	ldr	r2, [pc, #44]	; (80007f8 <HAL_CRC_MspInit+0x3c>)
 80007ca:	4293      	cmp	r3, r2
 80007cc:	d10d      	bne.n	80007ea <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80007ce:	2300      	movs	r3, #0
 80007d0:	60fb      	str	r3, [r7, #12]
 80007d2:	4b0a      	ldr	r3, [pc, #40]	; (80007fc <HAL_CRC_MspInit+0x40>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d6:	4a09      	ldr	r2, [pc, #36]	; (80007fc <HAL_CRC_MspInit+0x40>)
 80007d8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80007dc:	6313      	str	r3, [r2, #48]	; 0x30
 80007de:	4b07      	ldr	r3, [pc, #28]	; (80007fc <HAL_CRC_MspInit+0x40>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80007e6:	60fb      	str	r3, [r7, #12]
 80007e8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 80007ea:	bf00      	nop
 80007ec:	3714      	adds	r7, #20
 80007ee:	46bd      	mov	sp, r7
 80007f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f4:	4770      	bx	lr
 80007f6:	bf00      	nop
 80007f8:	40023000 	.word	0x40023000
 80007fc:	40023800 	.word	0x40023800

08000800 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b08a      	sub	sp, #40	; 0x28
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000808:	f107 0314 	add.w	r3, r7, #20
 800080c:	2200      	movs	r2, #0
 800080e:	601a      	str	r2, [r3, #0]
 8000810:	605a      	str	r2, [r3, #4]
 8000812:	609a      	str	r2, [r3, #8]
 8000814:	60da      	str	r2, [r3, #12]
 8000816:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	4a19      	ldr	r2, [pc, #100]	; (8000884 <HAL_UART_MspInit+0x84>)
 800081e:	4293      	cmp	r3, r2
 8000820:	d12b      	bne.n	800087a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000822:	2300      	movs	r3, #0
 8000824:	613b      	str	r3, [r7, #16]
 8000826:	4b18      	ldr	r3, [pc, #96]	; (8000888 <HAL_UART_MspInit+0x88>)
 8000828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800082a:	4a17      	ldr	r2, [pc, #92]	; (8000888 <HAL_UART_MspInit+0x88>)
 800082c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000830:	6413      	str	r3, [r2, #64]	; 0x40
 8000832:	4b15      	ldr	r3, [pc, #84]	; (8000888 <HAL_UART_MspInit+0x88>)
 8000834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000836:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800083a:	613b      	str	r3, [r7, #16]
 800083c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800083e:	2300      	movs	r3, #0
 8000840:	60fb      	str	r3, [r7, #12]
 8000842:	4b11      	ldr	r3, [pc, #68]	; (8000888 <HAL_UART_MspInit+0x88>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000846:	4a10      	ldr	r2, [pc, #64]	; (8000888 <HAL_UART_MspInit+0x88>)
 8000848:	f043 0301 	orr.w	r3, r3, #1
 800084c:	6313      	str	r3, [r2, #48]	; 0x30
 800084e:	4b0e      	ldr	r3, [pc, #56]	; (8000888 <HAL_UART_MspInit+0x88>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000852:	f003 0301 	and.w	r3, r3, #1
 8000856:	60fb      	str	r3, [r7, #12]
 8000858:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800085a:	230c      	movs	r3, #12
 800085c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800085e:	2302      	movs	r3, #2
 8000860:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000862:	2300      	movs	r3, #0
 8000864:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000866:	2300      	movs	r3, #0
 8000868:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800086a:	2307      	movs	r3, #7
 800086c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800086e:	f107 0314 	add.w	r3, r7, #20
 8000872:	4619      	mov	r1, r3
 8000874:	4805      	ldr	r0, [pc, #20]	; (800088c <HAL_UART_MspInit+0x8c>)
 8000876:	f000 fa1b 	bl	8000cb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800087a:	bf00      	nop
 800087c:	3728      	adds	r7, #40	; 0x28
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	40004400 	.word	0x40004400
 8000888:	40023800 	.word	0x40023800
 800088c:	40020000 	.word	0x40020000

08000890 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000894:	e7fe      	b.n	8000894 <NMI_Handler+0x4>

08000896 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000896:	b480      	push	{r7}
 8000898:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800089a:	e7fe      	b.n	800089a <HardFault_Handler+0x4>

0800089c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800089c:	b480      	push	{r7}
 800089e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008a0:	e7fe      	b.n	80008a0 <MemManage_Handler+0x4>

080008a2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008a2:	b480      	push	{r7}
 80008a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008a6:	e7fe      	b.n	80008a6 <BusFault_Handler+0x4>

080008a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008a8:	b480      	push	{r7}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008ac:	e7fe      	b.n	80008ac <UsageFault_Handler+0x4>

080008ae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008ae:	b480      	push	{r7}
 80008b0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008b2:	bf00      	nop
 80008b4:	46bd      	mov	sp, r7
 80008b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ba:	4770      	bx	lr

080008bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008c0:	bf00      	nop
 80008c2:	46bd      	mov	sp, r7
 80008c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c8:	4770      	bx	lr

080008ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008ca:	b480      	push	{r7}
 80008cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008ce:	bf00      	nop
 80008d0:	46bd      	mov	sp, r7
 80008d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d6:	4770      	bx	lr

080008d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008dc:	f000 f8c6 	bl	8000a6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008e0:	bf00      	nop
 80008e2:	bd80      	pop	{r7, pc}

080008e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b086      	sub	sp, #24
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008ec:	4a14      	ldr	r2, [pc, #80]	; (8000940 <_sbrk+0x5c>)
 80008ee:	4b15      	ldr	r3, [pc, #84]	; (8000944 <_sbrk+0x60>)
 80008f0:	1ad3      	subs	r3, r2, r3
 80008f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80008f4:	697b      	ldr	r3, [r7, #20]
 80008f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80008f8:	4b13      	ldr	r3, [pc, #76]	; (8000948 <_sbrk+0x64>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d102      	bne.n	8000906 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000900:	4b11      	ldr	r3, [pc, #68]	; (8000948 <_sbrk+0x64>)
 8000902:	4a12      	ldr	r2, [pc, #72]	; (800094c <_sbrk+0x68>)
 8000904:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000906:	4b10      	ldr	r3, [pc, #64]	; (8000948 <_sbrk+0x64>)
 8000908:	681a      	ldr	r2, [r3, #0]
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	4413      	add	r3, r2
 800090e:	693a      	ldr	r2, [r7, #16]
 8000910:	429a      	cmp	r2, r3
 8000912:	d207      	bcs.n	8000924 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000914:	f001 fe42 	bl	800259c <__errno>
 8000918:	4603      	mov	r3, r0
 800091a:	220c      	movs	r2, #12
 800091c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800091e:	f04f 33ff 	mov.w	r3, #4294967295
 8000922:	e009      	b.n	8000938 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000924:	4b08      	ldr	r3, [pc, #32]	; (8000948 <_sbrk+0x64>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800092a:	4b07      	ldr	r3, [pc, #28]	; (8000948 <_sbrk+0x64>)
 800092c:	681a      	ldr	r2, [r3, #0]
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	4413      	add	r3, r2
 8000932:	4a05      	ldr	r2, [pc, #20]	; (8000948 <_sbrk+0x64>)
 8000934:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000936:	68fb      	ldr	r3, [r7, #12]
}
 8000938:	4618      	mov	r0, r3
 800093a:	3718      	adds	r7, #24
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}
 8000940:	20018000 	.word	0x20018000
 8000944:	00000400 	.word	0x00000400
 8000948:	200000cc 	.word	0x200000cc
 800094c:	20000220 	.word	0x20000220

08000950 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000954:	4b06      	ldr	r3, [pc, #24]	; (8000970 <SystemInit+0x20>)
 8000956:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800095a:	4a05      	ldr	r2, [pc, #20]	; (8000970 <SystemInit+0x20>)
 800095c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000960:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000964:	bf00      	nop
 8000966:	46bd      	mov	sp, r7
 8000968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096c:	4770      	bx	lr
 800096e:	bf00      	nop
 8000970:	e000ed00 	.word	0xe000ed00

08000974 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000974:	f8df d034 	ldr.w	sp, [pc, #52]	; 80009ac <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000978:	f7ff ffea 	bl	8000950 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800097c:	480c      	ldr	r0, [pc, #48]	; (80009b0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800097e:	490d      	ldr	r1, [pc, #52]	; (80009b4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000980:	4a0d      	ldr	r2, [pc, #52]	; (80009b8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000982:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000984:	e002      	b.n	800098c <LoopCopyDataInit>

08000986 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000986:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000988:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800098a:	3304      	adds	r3, #4

0800098c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800098c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800098e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000990:	d3f9      	bcc.n	8000986 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000992:	4a0a      	ldr	r2, [pc, #40]	; (80009bc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000994:	4c0a      	ldr	r4, [pc, #40]	; (80009c0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000996:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000998:	e001      	b.n	800099e <LoopFillZerobss>

0800099a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800099a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800099c:	3204      	adds	r2, #4

0800099e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800099e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009a0:	d3fb      	bcc.n	800099a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80009a2:	f001 fe01 	bl	80025a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009a6:	f7ff fd93 	bl	80004d0 <main>
  bx  lr    
 80009aa:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80009ac:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80009b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009b4:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80009b8:	080029fc 	.word	0x080029fc
  ldr r2, =_sbss
 80009bc:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80009c0:	2000021c 	.word	0x2000021c

080009c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009c4:	e7fe      	b.n	80009c4 <ADC_IRQHandler>
	...

080009c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80009cc:	4b0e      	ldr	r3, [pc, #56]	; (8000a08 <HAL_Init+0x40>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	4a0d      	ldr	r2, [pc, #52]	; (8000a08 <HAL_Init+0x40>)
 80009d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80009d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80009d8:	4b0b      	ldr	r3, [pc, #44]	; (8000a08 <HAL_Init+0x40>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	4a0a      	ldr	r2, [pc, #40]	; (8000a08 <HAL_Init+0x40>)
 80009de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80009e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009e4:	4b08      	ldr	r3, [pc, #32]	; (8000a08 <HAL_Init+0x40>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	4a07      	ldr	r2, [pc, #28]	; (8000a08 <HAL_Init+0x40>)
 80009ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009f0:	2003      	movs	r0, #3
 80009f2:	f000 f90d 	bl	8000c10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009f6:	2000      	movs	r0, #0
 80009f8:	f000 f808 	bl	8000a0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009fc:	f7ff feb6 	bl	800076c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a00:	2300      	movs	r3, #0
}
 8000a02:	4618      	mov	r0, r3
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	40023c00 	.word	0x40023c00

08000a0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b082      	sub	sp, #8
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a14:	4b12      	ldr	r3, [pc, #72]	; (8000a60 <HAL_InitTick+0x54>)
 8000a16:	681a      	ldr	r2, [r3, #0]
 8000a18:	4b12      	ldr	r3, [pc, #72]	; (8000a64 <HAL_InitTick+0x58>)
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a22:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a26:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f000 f917 	bl	8000c5e <HAL_SYSTICK_Config>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d001      	beq.n	8000a3a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a36:	2301      	movs	r3, #1
 8000a38:	e00e      	b.n	8000a58 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	2b0f      	cmp	r3, #15
 8000a3e:	d80a      	bhi.n	8000a56 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a40:	2200      	movs	r2, #0
 8000a42:	6879      	ldr	r1, [r7, #4]
 8000a44:	f04f 30ff 	mov.w	r0, #4294967295
 8000a48:	f000 f8ed 	bl	8000c26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a4c:	4a06      	ldr	r2, [pc, #24]	; (8000a68 <HAL_InitTick+0x5c>)
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a52:	2300      	movs	r3, #0
 8000a54:	e000      	b.n	8000a58 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a56:	2301      	movs	r3, #1
}
 8000a58:	4618      	mov	r0, r3
 8000a5a:	3708      	adds	r7, #8
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	20000000 	.word	0x20000000
 8000a64:	20000008 	.word	0x20000008
 8000a68:	20000004 	.word	0x20000004

08000a6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a70:	4b06      	ldr	r3, [pc, #24]	; (8000a8c <HAL_IncTick+0x20>)
 8000a72:	781b      	ldrb	r3, [r3, #0]
 8000a74:	461a      	mov	r2, r3
 8000a76:	4b06      	ldr	r3, [pc, #24]	; (8000a90 <HAL_IncTick+0x24>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	4413      	add	r3, r2
 8000a7c:	4a04      	ldr	r2, [pc, #16]	; (8000a90 <HAL_IncTick+0x24>)
 8000a7e:	6013      	str	r3, [r2, #0]
}
 8000a80:	bf00      	nop
 8000a82:	46bd      	mov	sp, r7
 8000a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop
 8000a8c:	20000008 	.word	0x20000008
 8000a90:	200000d0 	.word	0x200000d0

08000a94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  return uwTick;
 8000a98:	4b03      	ldr	r3, [pc, #12]	; (8000aa8 <HAL_GetTick+0x14>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
}
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop
 8000aa8:	200000d0 	.word	0x200000d0

08000aac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000aac:	b480      	push	{r7}
 8000aae:	b085      	sub	sp, #20
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	f003 0307 	and.w	r3, r3, #7
 8000aba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000abc:	4b0c      	ldr	r3, [pc, #48]	; (8000af0 <__NVIC_SetPriorityGrouping+0x44>)
 8000abe:	68db      	ldr	r3, [r3, #12]
 8000ac0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ac2:	68ba      	ldr	r2, [r7, #8]
 8000ac4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ac8:	4013      	ands	r3, r2
 8000aca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ad0:	68bb      	ldr	r3, [r7, #8]
 8000ad2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ad4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ad8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000adc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ade:	4a04      	ldr	r2, [pc, #16]	; (8000af0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ae0:	68bb      	ldr	r3, [r7, #8]
 8000ae2:	60d3      	str	r3, [r2, #12]
}
 8000ae4:	bf00      	nop
 8000ae6:	3714      	adds	r7, #20
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aee:	4770      	bx	lr
 8000af0:	e000ed00 	.word	0xe000ed00

08000af4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000af8:	4b04      	ldr	r3, [pc, #16]	; (8000b0c <__NVIC_GetPriorityGrouping+0x18>)
 8000afa:	68db      	ldr	r3, [r3, #12]
 8000afc:	0a1b      	lsrs	r3, r3, #8
 8000afe:	f003 0307 	and.w	r3, r3, #7
}
 8000b02:	4618      	mov	r0, r3
 8000b04:	46bd      	mov	sp, r7
 8000b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0a:	4770      	bx	lr
 8000b0c:	e000ed00 	.word	0xe000ed00

08000b10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b083      	sub	sp, #12
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	4603      	mov	r3, r0
 8000b18:	6039      	str	r1, [r7, #0]
 8000b1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	db0a      	blt.n	8000b3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	b2da      	uxtb	r2, r3
 8000b28:	490c      	ldr	r1, [pc, #48]	; (8000b5c <__NVIC_SetPriority+0x4c>)
 8000b2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b2e:	0112      	lsls	r2, r2, #4
 8000b30:	b2d2      	uxtb	r2, r2
 8000b32:	440b      	add	r3, r1
 8000b34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b38:	e00a      	b.n	8000b50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b3a:	683b      	ldr	r3, [r7, #0]
 8000b3c:	b2da      	uxtb	r2, r3
 8000b3e:	4908      	ldr	r1, [pc, #32]	; (8000b60 <__NVIC_SetPriority+0x50>)
 8000b40:	79fb      	ldrb	r3, [r7, #7]
 8000b42:	f003 030f 	and.w	r3, r3, #15
 8000b46:	3b04      	subs	r3, #4
 8000b48:	0112      	lsls	r2, r2, #4
 8000b4a:	b2d2      	uxtb	r2, r2
 8000b4c:	440b      	add	r3, r1
 8000b4e:	761a      	strb	r2, [r3, #24]
}
 8000b50:	bf00      	nop
 8000b52:	370c      	adds	r7, #12
 8000b54:	46bd      	mov	sp, r7
 8000b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5a:	4770      	bx	lr
 8000b5c:	e000e100 	.word	0xe000e100
 8000b60:	e000ed00 	.word	0xe000ed00

08000b64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b64:	b480      	push	{r7}
 8000b66:	b089      	sub	sp, #36	; 0x24
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	60f8      	str	r0, [r7, #12]
 8000b6c:	60b9      	str	r1, [r7, #8]
 8000b6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	f003 0307 	and.w	r3, r3, #7
 8000b76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b78:	69fb      	ldr	r3, [r7, #28]
 8000b7a:	f1c3 0307 	rsb	r3, r3, #7
 8000b7e:	2b04      	cmp	r3, #4
 8000b80:	bf28      	it	cs
 8000b82:	2304      	movcs	r3, #4
 8000b84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b86:	69fb      	ldr	r3, [r7, #28]
 8000b88:	3304      	adds	r3, #4
 8000b8a:	2b06      	cmp	r3, #6
 8000b8c:	d902      	bls.n	8000b94 <NVIC_EncodePriority+0x30>
 8000b8e:	69fb      	ldr	r3, [r7, #28]
 8000b90:	3b03      	subs	r3, #3
 8000b92:	e000      	b.n	8000b96 <NVIC_EncodePriority+0x32>
 8000b94:	2300      	movs	r3, #0
 8000b96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b98:	f04f 32ff 	mov.w	r2, #4294967295
 8000b9c:	69bb      	ldr	r3, [r7, #24]
 8000b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba2:	43da      	mvns	r2, r3
 8000ba4:	68bb      	ldr	r3, [r7, #8]
 8000ba6:	401a      	ands	r2, r3
 8000ba8:	697b      	ldr	r3, [r7, #20]
 8000baa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bac:	f04f 31ff 	mov.w	r1, #4294967295
 8000bb0:	697b      	ldr	r3, [r7, #20]
 8000bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8000bb6:	43d9      	mvns	r1, r3
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bbc:	4313      	orrs	r3, r2
         );
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	3724      	adds	r7, #36	; 0x24
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
	...

08000bcc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b082      	sub	sp, #8
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	3b01      	subs	r3, #1
 8000bd8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000bdc:	d301      	bcc.n	8000be2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000bde:	2301      	movs	r3, #1
 8000be0:	e00f      	b.n	8000c02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000be2:	4a0a      	ldr	r2, [pc, #40]	; (8000c0c <SysTick_Config+0x40>)
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	3b01      	subs	r3, #1
 8000be8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bea:	210f      	movs	r1, #15
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	f7ff ff8e 	bl	8000b10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bf4:	4b05      	ldr	r3, [pc, #20]	; (8000c0c <SysTick_Config+0x40>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bfa:	4b04      	ldr	r3, [pc, #16]	; (8000c0c <SysTick_Config+0x40>)
 8000bfc:	2207      	movs	r2, #7
 8000bfe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c00:	2300      	movs	r3, #0
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	3708      	adds	r7, #8
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	e000e010 	.word	0xe000e010

08000c10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c18:	6878      	ldr	r0, [r7, #4]
 8000c1a:	f7ff ff47 	bl	8000aac <__NVIC_SetPriorityGrouping>
}
 8000c1e:	bf00      	nop
 8000c20:	3708      	adds	r7, #8
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}

08000c26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c26:	b580      	push	{r7, lr}
 8000c28:	b086      	sub	sp, #24
 8000c2a:	af00      	add	r7, sp, #0
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	60b9      	str	r1, [r7, #8]
 8000c30:	607a      	str	r2, [r7, #4]
 8000c32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c34:	2300      	movs	r3, #0
 8000c36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c38:	f7ff ff5c 	bl	8000af4 <__NVIC_GetPriorityGrouping>
 8000c3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c3e:	687a      	ldr	r2, [r7, #4]
 8000c40:	68b9      	ldr	r1, [r7, #8]
 8000c42:	6978      	ldr	r0, [r7, #20]
 8000c44:	f7ff ff8e 	bl	8000b64 <NVIC_EncodePriority>
 8000c48:	4602      	mov	r2, r0
 8000c4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c4e:	4611      	mov	r1, r2
 8000c50:	4618      	mov	r0, r3
 8000c52:	f7ff ff5d 	bl	8000b10 <__NVIC_SetPriority>
}
 8000c56:	bf00      	nop
 8000c58:	3718      	adds	r7, #24
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}

08000c5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c5e:	b580      	push	{r7, lr}
 8000c60:	b082      	sub	sp, #8
 8000c62:	af00      	add	r7, sp, #0
 8000c64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c66:	6878      	ldr	r0, [r7, #4]
 8000c68:	f7ff ffb0 	bl	8000bcc <SysTick_Config>
 8000c6c:	4603      	mov	r3, r0
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	3708      	adds	r7, #8
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}

08000c76 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8000c76:	b580      	push	{r7, lr}
 8000c78:	b082      	sub	sp, #8
 8000c7a:	af00      	add	r7, sp, #0
 8000c7c:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d101      	bne.n	8000c88 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8000c84:	2301      	movs	r3, #1
 8000c86:	e00e      	b.n	8000ca6 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	795b      	ldrb	r3, [r3, #5]
 8000c8c:	b2db      	uxtb	r3, r3
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d105      	bne.n	8000c9e <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	2200      	movs	r2, #0
 8000c96:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8000c98:	6878      	ldr	r0, [r7, #4]
 8000c9a:	f7ff fd8f 	bl	80007bc <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8000ca4:	2300      	movs	r3, #0
}
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	3708      	adds	r7, #8
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
	...

08000cb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b089      	sub	sp, #36	; 0x24
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
 8000cb8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	61fb      	str	r3, [r7, #28]
 8000cca:	e159      	b.n	8000f80 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000ccc:	2201      	movs	r2, #1
 8000cce:	69fb      	ldr	r3, [r7, #28]
 8000cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	697a      	ldr	r2, [r7, #20]
 8000cdc:	4013      	ands	r3, r2
 8000cde:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000ce0:	693a      	ldr	r2, [r7, #16]
 8000ce2:	697b      	ldr	r3, [r7, #20]
 8000ce4:	429a      	cmp	r2, r3
 8000ce6:	f040 8148 	bne.w	8000f7a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	f003 0303 	and.w	r3, r3, #3
 8000cf2:	2b01      	cmp	r3, #1
 8000cf4:	d005      	beq.n	8000d02 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000cf6:	683b      	ldr	r3, [r7, #0]
 8000cf8:	685b      	ldr	r3, [r3, #4]
 8000cfa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000cfe:	2b02      	cmp	r3, #2
 8000d00:	d130      	bne.n	8000d64 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	689b      	ldr	r3, [r3, #8]
 8000d06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000d08:	69fb      	ldr	r3, [r7, #28]
 8000d0a:	005b      	lsls	r3, r3, #1
 8000d0c:	2203      	movs	r2, #3
 8000d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d12:	43db      	mvns	r3, r3
 8000d14:	69ba      	ldr	r2, [r7, #24]
 8000d16:	4013      	ands	r3, r2
 8000d18:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000d1a:	683b      	ldr	r3, [r7, #0]
 8000d1c:	68da      	ldr	r2, [r3, #12]
 8000d1e:	69fb      	ldr	r3, [r7, #28]
 8000d20:	005b      	lsls	r3, r3, #1
 8000d22:	fa02 f303 	lsl.w	r3, r2, r3
 8000d26:	69ba      	ldr	r2, [r7, #24]
 8000d28:	4313      	orrs	r3, r2
 8000d2a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	69ba      	ldr	r2, [r7, #24]
 8000d30:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	685b      	ldr	r3, [r3, #4]
 8000d36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d38:	2201      	movs	r2, #1
 8000d3a:	69fb      	ldr	r3, [r7, #28]
 8000d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d40:	43db      	mvns	r3, r3
 8000d42:	69ba      	ldr	r2, [r7, #24]
 8000d44:	4013      	ands	r3, r2
 8000d46:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d48:	683b      	ldr	r3, [r7, #0]
 8000d4a:	685b      	ldr	r3, [r3, #4]
 8000d4c:	091b      	lsrs	r3, r3, #4
 8000d4e:	f003 0201 	and.w	r2, r3, #1
 8000d52:	69fb      	ldr	r3, [r7, #28]
 8000d54:	fa02 f303 	lsl.w	r3, r2, r3
 8000d58:	69ba      	ldr	r2, [r7, #24]
 8000d5a:	4313      	orrs	r3, r2
 8000d5c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	69ba      	ldr	r2, [r7, #24]
 8000d62:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d64:	683b      	ldr	r3, [r7, #0]
 8000d66:	685b      	ldr	r3, [r3, #4]
 8000d68:	f003 0303 	and.w	r3, r3, #3
 8000d6c:	2b03      	cmp	r3, #3
 8000d6e:	d017      	beq.n	8000da0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	68db      	ldr	r3, [r3, #12]
 8000d74:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000d76:	69fb      	ldr	r3, [r7, #28]
 8000d78:	005b      	lsls	r3, r3, #1
 8000d7a:	2203      	movs	r2, #3
 8000d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d80:	43db      	mvns	r3, r3
 8000d82:	69ba      	ldr	r2, [r7, #24]
 8000d84:	4013      	ands	r3, r2
 8000d86:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	689a      	ldr	r2, [r3, #8]
 8000d8c:	69fb      	ldr	r3, [r7, #28]
 8000d8e:	005b      	lsls	r3, r3, #1
 8000d90:	fa02 f303 	lsl.w	r3, r2, r3
 8000d94:	69ba      	ldr	r2, [r7, #24]
 8000d96:	4313      	orrs	r3, r2
 8000d98:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	69ba      	ldr	r2, [r7, #24]
 8000d9e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000da0:	683b      	ldr	r3, [r7, #0]
 8000da2:	685b      	ldr	r3, [r3, #4]
 8000da4:	f003 0303 	and.w	r3, r3, #3
 8000da8:	2b02      	cmp	r3, #2
 8000daa:	d123      	bne.n	8000df4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000dac:	69fb      	ldr	r3, [r7, #28]
 8000dae:	08da      	lsrs	r2, r3, #3
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	3208      	adds	r2, #8
 8000db4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000db8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000dba:	69fb      	ldr	r3, [r7, #28]
 8000dbc:	f003 0307 	and.w	r3, r3, #7
 8000dc0:	009b      	lsls	r3, r3, #2
 8000dc2:	220f      	movs	r2, #15
 8000dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc8:	43db      	mvns	r3, r3
 8000dca:	69ba      	ldr	r2, [r7, #24]
 8000dcc:	4013      	ands	r3, r2
 8000dce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	691a      	ldr	r2, [r3, #16]
 8000dd4:	69fb      	ldr	r3, [r7, #28]
 8000dd6:	f003 0307 	and.w	r3, r3, #7
 8000dda:	009b      	lsls	r3, r3, #2
 8000ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8000de0:	69ba      	ldr	r2, [r7, #24]
 8000de2:	4313      	orrs	r3, r2
 8000de4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000de6:	69fb      	ldr	r3, [r7, #28]
 8000de8:	08da      	lsrs	r2, r3, #3
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	3208      	adds	r2, #8
 8000dee:	69b9      	ldr	r1, [r7, #24]
 8000df0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000dfa:	69fb      	ldr	r3, [r7, #28]
 8000dfc:	005b      	lsls	r3, r3, #1
 8000dfe:	2203      	movs	r2, #3
 8000e00:	fa02 f303 	lsl.w	r3, r2, r3
 8000e04:	43db      	mvns	r3, r3
 8000e06:	69ba      	ldr	r2, [r7, #24]
 8000e08:	4013      	ands	r3, r2
 8000e0a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	f003 0203 	and.w	r2, r3, #3
 8000e14:	69fb      	ldr	r3, [r7, #28]
 8000e16:	005b      	lsls	r3, r3, #1
 8000e18:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1c:	69ba      	ldr	r2, [r7, #24]
 8000e1e:	4313      	orrs	r3, r2
 8000e20:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	69ba      	ldr	r2, [r7, #24]
 8000e26:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	685b      	ldr	r3, [r3, #4]
 8000e2c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	f000 80a2 	beq.w	8000f7a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e36:	2300      	movs	r3, #0
 8000e38:	60fb      	str	r3, [r7, #12]
 8000e3a:	4b57      	ldr	r3, [pc, #348]	; (8000f98 <HAL_GPIO_Init+0x2e8>)
 8000e3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e3e:	4a56      	ldr	r2, [pc, #344]	; (8000f98 <HAL_GPIO_Init+0x2e8>)
 8000e40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e44:	6453      	str	r3, [r2, #68]	; 0x44
 8000e46:	4b54      	ldr	r3, [pc, #336]	; (8000f98 <HAL_GPIO_Init+0x2e8>)
 8000e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e4e:	60fb      	str	r3, [r7, #12]
 8000e50:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000e52:	4a52      	ldr	r2, [pc, #328]	; (8000f9c <HAL_GPIO_Init+0x2ec>)
 8000e54:	69fb      	ldr	r3, [r7, #28]
 8000e56:	089b      	lsrs	r3, r3, #2
 8000e58:	3302      	adds	r3, #2
 8000e5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000e60:	69fb      	ldr	r3, [r7, #28]
 8000e62:	f003 0303 	and.w	r3, r3, #3
 8000e66:	009b      	lsls	r3, r3, #2
 8000e68:	220f      	movs	r2, #15
 8000e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6e:	43db      	mvns	r3, r3
 8000e70:	69ba      	ldr	r2, [r7, #24]
 8000e72:	4013      	ands	r3, r2
 8000e74:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	4a49      	ldr	r2, [pc, #292]	; (8000fa0 <HAL_GPIO_Init+0x2f0>)
 8000e7a:	4293      	cmp	r3, r2
 8000e7c:	d019      	beq.n	8000eb2 <HAL_GPIO_Init+0x202>
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	4a48      	ldr	r2, [pc, #288]	; (8000fa4 <HAL_GPIO_Init+0x2f4>)
 8000e82:	4293      	cmp	r3, r2
 8000e84:	d013      	beq.n	8000eae <HAL_GPIO_Init+0x1fe>
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	4a47      	ldr	r2, [pc, #284]	; (8000fa8 <HAL_GPIO_Init+0x2f8>)
 8000e8a:	4293      	cmp	r3, r2
 8000e8c:	d00d      	beq.n	8000eaa <HAL_GPIO_Init+0x1fa>
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	4a46      	ldr	r2, [pc, #280]	; (8000fac <HAL_GPIO_Init+0x2fc>)
 8000e92:	4293      	cmp	r3, r2
 8000e94:	d007      	beq.n	8000ea6 <HAL_GPIO_Init+0x1f6>
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	4a45      	ldr	r2, [pc, #276]	; (8000fb0 <HAL_GPIO_Init+0x300>)
 8000e9a:	4293      	cmp	r3, r2
 8000e9c:	d101      	bne.n	8000ea2 <HAL_GPIO_Init+0x1f2>
 8000e9e:	2304      	movs	r3, #4
 8000ea0:	e008      	b.n	8000eb4 <HAL_GPIO_Init+0x204>
 8000ea2:	2307      	movs	r3, #7
 8000ea4:	e006      	b.n	8000eb4 <HAL_GPIO_Init+0x204>
 8000ea6:	2303      	movs	r3, #3
 8000ea8:	e004      	b.n	8000eb4 <HAL_GPIO_Init+0x204>
 8000eaa:	2302      	movs	r3, #2
 8000eac:	e002      	b.n	8000eb4 <HAL_GPIO_Init+0x204>
 8000eae:	2301      	movs	r3, #1
 8000eb0:	e000      	b.n	8000eb4 <HAL_GPIO_Init+0x204>
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	69fa      	ldr	r2, [r7, #28]
 8000eb6:	f002 0203 	and.w	r2, r2, #3
 8000eba:	0092      	lsls	r2, r2, #2
 8000ebc:	4093      	lsls	r3, r2
 8000ebe:	69ba      	ldr	r2, [r7, #24]
 8000ec0:	4313      	orrs	r3, r2
 8000ec2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000ec4:	4935      	ldr	r1, [pc, #212]	; (8000f9c <HAL_GPIO_Init+0x2ec>)
 8000ec6:	69fb      	ldr	r3, [r7, #28]
 8000ec8:	089b      	lsrs	r3, r3, #2
 8000eca:	3302      	adds	r3, #2
 8000ecc:	69ba      	ldr	r2, [r7, #24]
 8000ece:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ed2:	4b38      	ldr	r3, [pc, #224]	; (8000fb4 <HAL_GPIO_Init+0x304>)
 8000ed4:	689b      	ldr	r3, [r3, #8]
 8000ed6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ed8:	693b      	ldr	r3, [r7, #16]
 8000eda:	43db      	mvns	r3, r3
 8000edc:	69ba      	ldr	r2, [r7, #24]
 8000ede:	4013      	ands	r3, r2
 8000ee0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	685b      	ldr	r3, [r3, #4]
 8000ee6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d003      	beq.n	8000ef6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000eee:	69ba      	ldr	r2, [r7, #24]
 8000ef0:	693b      	ldr	r3, [r7, #16]
 8000ef2:	4313      	orrs	r3, r2
 8000ef4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000ef6:	4a2f      	ldr	r2, [pc, #188]	; (8000fb4 <HAL_GPIO_Init+0x304>)
 8000ef8:	69bb      	ldr	r3, [r7, #24]
 8000efa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000efc:	4b2d      	ldr	r3, [pc, #180]	; (8000fb4 <HAL_GPIO_Init+0x304>)
 8000efe:	68db      	ldr	r3, [r3, #12]
 8000f00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f02:	693b      	ldr	r3, [r7, #16]
 8000f04:	43db      	mvns	r3, r3
 8000f06:	69ba      	ldr	r2, [r7, #24]
 8000f08:	4013      	ands	r3, r2
 8000f0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	685b      	ldr	r3, [r3, #4]
 8000f10:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d003      	beq.n	8000f20 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000f18:	69ba      	ldr	r2, [r7, #24]
 8000f1a:	693b      	ldr	r3, [r7, #16]
 8000f1c:	4313      	orrs	r3, r2
 8000f1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000f20:	4a24      	ldr	r2, [pc, #144]	; (8000fb4 <HAL_GPIO_Init+0x304>)
 8000f22:	69bb      	ldr	r3, [r7, #24]
 8000f24:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000f26:	4b23      	ldr	r3, [pc, #140]	; (8000fb4 <HAL_GPIO_Init+0x304>)
 8000f28:	685b      	ldr	r3, [r3, #4]
 8000f2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f2c:	693b      	ldr	r3, [r7, #16]
 8000f2e:	43db      	mvns	r3, r3
 8000f30:	69ba      	ldr	r2, [r7, #24]
 8000f32:	4013      	ands	r3, r2
 8000f34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	685b      	ldr	r3, [r3, #4]
 8000f3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d003      	beq.n	8000f4a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8000f42:	69ba      	ldr	r2, [r7, #24]
 8000f44:	693b      	ldr	r3, [r7, #16]
 8000f46:	4313      	orrs	r3, r2
 8000f48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000f4a:	4a1a      	ldr	r2, [pc, #104]	; (8000fb4 <HAL_GPIO_Init+0x304>)
 8000f4c:	69bb      	ldr	r3, [r7, #24]
 8000f4e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f50:	4b18      	ldr	r3, [pc, #96]	; (8000fb4 <HAL_GPIO_Init+0x304>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f56:	693b      	ldr	r3, [r7, #16]
 8000f58:	43db      	mvns	r3, r3
 8000f5a:	69ba      	ldr	r2, [r7, #24]
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d003      	beq.n	8000f74 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8000f6c:	69ba      	ldr	r2, [r7, #24]
 8000f6e:	693b      	ldr	r3, [r7, #16]
 8000f70:	4313      	orrs	r3, r2
 8000f72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000f74:	4a0f      	ldr	r2, [pc, #60]	; (8000fb4 <HAL_GPIO_Init+0x304>)
 8000f76:	69bb      	ldr	r3, [r7, #24]
 8000f78:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f7a:	69fb      	ldr	r3, [r7, #28]
 8000f7c:	3301      	adds	r3, #1
 8000f7e:	61fb      	str	r3, [r7, #28]
 8000f80:	69fb      	ldr	r3, [r7, #28]
 8000f82:	2b0f      	cmp	r3, #15
 8000f84:	f67f aea2 	bls.w	8000ccc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000f88:	bf00      	nop
 8000f8a:	bf00      	nop
 8000f8c:	3724      	adds	r7, #36	; 0x24
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	40023800 	.word	0x40023800
 8000f9c:	40013800 	.word	0x40013800
 8000fa0:	40020000 	.word	0x40020000
 8000fa4:	40020400 	.word	0x40020400
 8000fa8:	40020800 	.word	0x40020800
 8000fac:	40020c00 	.word	0x40020c00
 8000fb0:	40021000 	.word	0x40021000
 8000fb4:	40013c00 	.word	0x40013c00

08000fb8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b083      	sub	sp, #12
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
 8000fc0:	460b      	mov	r3, r1
 8000fc2:	807b      	strh	r3, [r7, #2]
 8000fc4:	4613      	mov	r3, r2
 8000fc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000fc8:	787b      	ldrb	r3, [r7, #1]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d003      	beq.n	8000fd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000fce:	887a      	ldrh	r2, [r7, #2]
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000fd4:	e003      	b.n	8000fde <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000fd6:	887b      	ldrh	r3, [r7, #2]
 8000fd8:	041a      	lsls	r2, r3, #16
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	619a      	str	r2, [r3, #24]
}
 8000fde:	bf00      	nop
 8000fe0:	370c      	adds	r7, #12
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
	...

08000fec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b086      	sub	sp, #24
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d101      	bne.n	8000ffe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	e267      	b.n	80014ce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f003 0301 	and.w	r3, r3, #1
 8001006:	2b00      	cmp	r3, #0
 8001008:	d075      	beq.n	80010f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800100a:	4b88      	ldr	r3, [pc, #544]	; (800122c <HAL_RCC_OscConfig+0x240>)
 800100c:	689b      	ldr	r3, [r3, #8]
 800100e:	f003 030c 	and.w	r3, r3, #12
 8001012:	2b04      	cmp	r3, #4
 8001014:	d00c      	beq.n	8001030 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001016:	4b85      	ldr	r3, [pc, #532]	; (800122c <HAL_RCC_OscConfig+0x240>)
 8001018:	689b      	ldr	r3, [r3, #8]
 800101a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800101e:	2b08      	cmp	r3, #8
 8001020:	d112      	bne.n	8001048 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001022:	4b82      	ldr	r3, [pc, #520]	; (800122c <HAL_RCC_OscConfig+0x240>)
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800102a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800102e:	d10b      	bne.n	8001048 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001030:	4b7e      	ldr	r3, [pc, #504]	; (800122c <HAL_RCC_OscConfig+0x240>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001038:	2b00      	cmp	r3, #0
 800103a:	d05b      	beq.n	80010f4 <HAL_RCC_OscConfig+0x108>
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d157      	bne.n	80010f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001044:	2301      	movs	r3, #1
 8001046:	e242      	b.n	80014ce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001050:	d106      	bne.n	8001060 <HAL_RCC_OscConfig+0x74>
 8001052:	4b76      	ldr	r3, [pc, #472]	; (800122c <HAL_RCC_OscConfig+0x240>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	4a75      	ldr	r2, [pc, #468]	; (800122c <HAL_RCC_OscConfig+0x240>)
 8001058:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800105c:	6013      	str	r3, [r2, #0]
 800105e:	e01d      	b.n	800109c <HAL_RCC_OscConfig+0xb0>
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001068:	d10c      	bne.n	8001084 <HAL_RCC_OscConfig+0x98>
 800106a:	4b70      	ldr	r3, [pc, #448]	; (800122c <HAL_RCC_OscConfig+0x240>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	4a6f      	ldr	r2, [pc, #444]	; (800122c <HAL_RCC_OscConfig+0x240>)
 8001070:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001074:	6013      	str	r3, [r2, #0]
 8001076:	4b6d      	ldr	r3, [pc, #436]	; (800122c <HAL_RCC_OscConfig+0x240>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4a6c      	ldr	r2, [pc, #432]	; (800122c <HAL_RCC_OscConfig+0x240>)
 800107c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001080:	6013      	str	r3, [r2, #0]
 8001082:	e00b      	b.n	800109c <HAL_RCC_OscConfig+0xb0>
 8001084:	4b69      	ldr	r3, [pc, #420]	; (800122c <HAL_RCC_OscConfig+0x240>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	4a68      	ldr	r2, [pc, #416]	; (800122c <HAL_RCC_OscConfig+0x240>)
 800108a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800108e:	6013      	str	r3, [r2, #0]
 8001090:	4b66      	ldr	r3, [pc, #408]	; (800122c <HAL_RCC_OscConfig+0x240>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	4a65      	ldr	r2, [pc, #404]	; (800122c <HAL_RCC_OscConfig+0x240>)
 8001096:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800109a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d013      	beq.n	80010cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010a4:	f7ff fcf6 	bl	8000a94 <HAL_GetTick>
 80010a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010aa:	e008      	b.n	80010be <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010ac:	f7ff fcf2 	bl	8000a94 <HAL_GetTick>
 80010b0:	4602      	mov	r2, r0
 80010b2:	693b      	ldr	r3, [r7, #16]
 80010b4:	1ad3      	subs	r3, r2, r3
 80010b6:	2b64      	cmp	r3, #100	; 0x64
 80010b8:	d901      	bls.n	80010be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80010ba:	2303      	movs	r3, #3
 80010bc:	e207      	b.n	80014ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010be:	4b5b      	ldr	r3, [pc, #364]	; (800122c <HAL_RCC_OscConfig+0x240>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d0f0      	beq.n	80010ac <HAL_RCC_OscConfig+0xc0>
 80010ca:	e014      	b.n	80010f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010cc:	f7ff fce2 	bl	8000a94 <HAL_GetTick>
 80010d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010d2:	e008      	b.n	80010e6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010d4:	f7ff fcde 	bl	8000a94 <HAL_GetTick>
 80010d8:	4602      	mov	r2, r0
 80010da:	693b      	ldr	r3, [r7, #16]
 80010dc:	1ad3      	subs	r3, r2, r3
 80010de:	2b64      	cmp	r3, #100	; 0x64
 80010e0:	d901      	bls.n	80010e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80010e2:	2303      	movs	r3, #3
 80010e4:	e1f3      	b.n	80014ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010e6:	4b51      	ldr	r3, [pc, #324]	; (800122c <HAL_RCC_OscConfig+0x240>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d1f0      	bne.n	80010d4 <HAL_RCC_OscConfig+0xe8>
 80010f2:	e000      	b.n	80010f6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f003 0302 	and.w	r3, r3, #2
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d063      	beq.n	80011ca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001102:	4b4a      	ldr	r3, [pc, #296]	; (800122c <HAL_RCC_OscConfig+0x240>)
 8001104:	689b      	ldr	r3, [r3, #8]
 8001106:	f003 030c 	and.w	r3, r3, #12
 800110a:	2b00      	cmp	r3, #0
 800110c:	d00b      	beq.n	8001126 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800110e:	4b47      	ldr	r3, [pc, #284]	; (800122c <HAL_RCC_OscConfig+0x240>)
 8001110:	689b      	ldr	r3, [r3, #8]
 8001112:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001116:	2b08      	cmp	r3, #8
 8001118:	d11c      	bne.n	8001154 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800111a:	4b44      	ldr	r3, [pc, #272]	; (800122c <HAL_RCC_OscConfig+0x240>)
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001122:	2b00      	cmp	r3, #0
 8001124:	d116      	bne.n	8001154 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001126:	4b41      	ldr	r3, [pc, #260]	; (800122c <HAL_RCC_OscConfig+0x240>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f003 0302 	and.w	r3, r3, #2
 800112e:	2b00      	cmp	r3, #0
 8001130:	d005      	beq.n	800113e <HAL_RCC_OscConfig+0x152>
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	68db      	ldr	r3, [r3, #12]
 8001136:	2b01      	cmp	r3, #1
 8001138:	d001      	beq.n	800113e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800113a:	2301      	movs	r3, #1
 800113c:	e1c7      	b.n	80014ce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800113e:	4b3b      	ldr	r3, [pc, #236]	; (800122c <HAL_RCC_OscConfig+0x240>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	691b      	ldr	r3, [r3, #16]
 800114a:	00db      	lsls	r3, r3, #3
 800114c:	4937      	ldr	r1, [pc, #220]	; (800122c <HAL_RCC_OscConfig+0x240>)
 800114e:	4313      	orrs	r3, r2
 8001150:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001152:	e03a      	b.n	80011ca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	68db      	ldr	r3, [r3, #12]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d020      	beq.n	800119e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800115c:	4b34      	ldr	r3, [pc, #208]	; (8001230 <HAL_RCC_OscConfig+0x244>)
 800115e:	2201      	movs	r2, #1
 8001160:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001162:	f7ff fc97 	bl	8000a94 <HAL_GetTick>
 8001166:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001168:	e008      	b.n	800117c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800116a:	f7ff fc93 	bl	8000a94 <HAL_GetTick>
 800116e:	4602      	mov	r2, r0
 8001170:	693b      	ldr	r3, [r7, #16]
 8001172:	1ad3      	subs	r3, r2, r3
 8001174:	2b02      	cmp	r3, #2
 8001176:	d901      	bls.n	800117c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001178:	2303      	movs	r3, #3
 800117a:	e1a8      	b.n	80014ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800117c:	4b2b      	ldr	r3, [pc, #172]	; (800122c <HAL_RCC_OscConfig+0x240>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f003 0302 	and.w	r3, r3, #2
 8001184:	2b00      	cmp	r3, #0
 8001186:	d0f0      	beq.n	800116a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001188:	4b28      	ldr	r3, [pc, #160]	; (800122c <HAL_RCC_OscConfig+0x240>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	691b      	ldr	r3, [r3, #16]
 8001194:	00db      	lsls	r3, r3, #3
 8001196:	4925      	ldr	r1, [pc, #148]	; (800122c <HAL_RCC_OscConfig+0x240>)
 8001198:	4313      	orrs	r3, r2
 800119a:	600b      	str	r3, [r1, #0]
 800119c:	e015      	b.n	80011ca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800119e:	4b24      	ldr	r3, [pc, #144]	; (8001230 <HAL_RCC_OscConfig+0x244>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011a4:	f7ff fc76 	bl	8000a94 <HAL_GetTick>
 80011a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011aa:	e008      	b.n	80011be <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011ac:	f7ff fc72 	bl	8000a94 <HAL_GetTick>
 80011b0:	4602      	mov	r2, r0
 80011b2:	693b      	ldr	r3, [r7, #16]
 80011b4:	1ad3      	subs	r3, r2, r3
 80011b6:	2b02      	cmp	r3, #2
 80011b8:	d901      	bls.n	80011be <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80011ba:	2303      	movs	r3, #3
 80011bc:	e187      	b.n	80014ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011be:	4b1b      	ldr	r3, [pc, #108]	; (800122c <HAL_RCC_OscConfig+0x240>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f003 0302 	and.w	r3, r3, #2
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d1f0      	bne.n	80011ac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f003 0308 	and.w	r3, r3, #8
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d036      	beq.n	8001244 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	695b      	ldr	r3, [r3, #20]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d016      	beq.n	800120c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011de:	4b15      	ldr	r3, [pc, #84]	; (8001234 <HAL_RCC_OscConfig+0x248>)
 80011e0:	2201      	movs	r2, #1
 80011e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011e4:	f7ff fc56 	bl	8000a94 <HAL_GetTick>
 80011e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011ea:	e008      	b.n	80011fe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011ec:	f7ff fc52 	bl	8000a94 <HAL_GetTick>
 80011f0:	4602      	mov	r2, r0
 80011f2:	693b      	ldr	r3, [r7, #16]
 80011f4:	1ad3      	subs	r3, r2, r3
 80011f6:	2b02      	cmp	r3, #2
 80011f8:	d901      	bls.n	80011fe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80011fa:	2303      	movs	r3, #3
 80011fc:	e167      	b.n	80014ce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011fe:	4b0b      	ldr	r3, [pc, #44]	; (800122c <HAL_RCC_OscConfig+0x240>)
 8001200:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001202:	f003 0302 	and.w	r3, r3, #2
 8001206:	2b00      	cmp	r3, #0
 8001208:	d0f0      	beq.n	80011ec <HAL_RCC_OscConfig+0x200>
 800120a:	e01b      	b.n	8001244 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800120c:	4b09      	ldr	r3, [pc, #36]	; (8001234 <HAL_RCC_OscConfig+0x248>)
 800120e:	2200      	movs	r2, #0
 8001210:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001212:	f7ff fc3f 	bl	8000a94 <HAL_GetTick>
 8001216:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001218:	e00e      	b.n	8001238 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800121a:	f7ff fc3b 	bl	8000a94 <HAL_GetTick>
 800121e:	4602      	mov	r2, r0
 8001220:	693b      	ldr	r3, [r7, #16]
 8001222:	1ad3      	subs	r3, r2, r3
 8001224:	2b02      	cmp	r3, #2
 8001226:	d907      	bls.n	8001238 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001228:	2303      	movs	r3, #3
 800122a:	e150      	b.n	80014ce <HAL_RCC_OscConfig+0x4e2>
 800122c:	40023800 	.word	0x40023800
 8001230:	42470000 	.word	0x42470000
 8001234:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001238:	4b88      	ldr	r3, [pc, #544]	; (800145c <HAL_RCC_OscConfig+0x470>)
 800123a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800123c:	f003 0302 	and.w	r3, r3, #2
 8001240:	2b00      	cmp	r3, #0
 8001242:	d1ea      	bne.n	800121a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	f003 0304 	and.w	r3, r3, #4
 800124c:	2b00      	cmp	r3, #0
 800124e:	f000 8097 	beq.w	8001380 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001252:	2300      	movs	r3, #0
 8001254:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001256:	4b81      	ldr	r3, [pc, #516]	; (800145c <HAL_RCC_OscConfig+0x470>)
 8001258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800125a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800125e:	2b00      	cmp	r3, #0
 8001260:	d10f      	bne.n	8001282 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001262:	2300      	movs	r3, #0
 8001264:	60bb      	str	r3, [r7, #8]
 8001266:	4b7d      	ldr	r3, [pc, #500]	; (800145c <HAL_RCC_OscConfig+0x470>)
 8001268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800126a:	4a7c      	ldr	r2, [pc, #496]	; (800145c <HAL_RCC_OscConfig+0x470>)
 800126c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001270:	6413      	str	r3, [r2, #64]	; 0x40
 8001272:	4b7a      	ldr	r3, [pc, #488]	; (800145c <HAL_RCC_OscConfig+0x470>)
 8001274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001276:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800127a:	60bb      	str	r3, [r7, #8]
 800127c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800127e:	2301      	movs	r3, #1
 8001280:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001282:	4b77      	ldr	r3, [pc, #476]	; (8001460 <HAL_RCC_OscConfig+0x474>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800128a:	2b00      	cmp	r3, #0
 800128c:	d118      	bne.n	80012c0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800128e:	4b74      	ldr	r3, [pc, #464]	; (8001460 <HAL_RCC_OscConfig+0x474>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4a73      	ldr	r2, [pc, #460]	; (8001460 <HAL_RCC_OscConfig+0x474>)
 8001294:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001298:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800129a:	f7ff fbfb 	bl	8000a94 <HAL_GetTick>
 800129e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012a0:	e008      	b.n	80012b4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012a2:	f7ff fbf7 	bl	8000a94 <HAL_GetTick>
 80012a6:	4602      	mov	r2, r0
 80012a8:	693b      	ldr	r3, [r7, #16]
 80012aa:	1ad3      	subs	r3, r2, r3
 80012ac:	2b02      	cmp	r3, #2
 80012ae:	d901      	bls.n	80012b4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80012b0:	2303      	movs	r3, #3
 80012b2:	e10c      	b.n	80014ce <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012b4:	4b6a      	ldr	r3, [pc, #424]	; (8001460 <HAL_RCC_OscConfig+0x474>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d0f0      	beq.n	80012a2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	689b      	ldr	r3, [r3, #8]
 80012c4:	2b01      	cmp	r3, #1
 80012c6:	d106      	bne.n	80012d6 <HAL_RCC_OscConfig+0x2ea>
 80012c8:	4b64      	ldr	r3, [pc, #400]	; (800145c <HAL_RCC_OscConfig+0x470>)
 80012ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012cc:	4a63      	ldr	r2, [pc, #396]	; (800145c <HAL_RCC_OscConfig+0x470>)
 80012ce:	f043 0301 	orr.w	r3, r3, #1
 80012d2:	6713      	str	r3, [r2, #112]	; 0x70
 80012d4:	e01c      	b.n	8001310 <HAL_RCC_OscConfig+0x324>
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	689b      	ldr	r3, [r3, #8]
 80012da:	2b05      	cmp	r3, #5
 80012dc:	d10c      	bne.n	80012f8 <HAL_RCC_OscConfig+0x30c>
 80012de:	4b5f      	ldr	r3, [pc, #380]	; (800145c <HAL_RCC_OscConfig+0x470>)
 80012e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012e2:	4a5e      	ldr	r2, [pc, #376]	; (800145c <HAL_RCC_OscConfig+0x470>)
 80012e4:	f043 0304 	orr.w	r3, r3, #4
 80012e8:	6713      	str	r3, [r2, #112]	; 0x70
 80012ea:	4b5c      	ldr	r3, [pc, #368]	; (800145c <HAL_RCC_OscConfig+0x470>)
 80012ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012ee:	4a5b      	ldr	r2, [pc, #364]	; (800145c <HAL_RCC_OscConfig+0x470>)
 80012f0:	f043 0301 	orr.w	r3, r3, #1
 80012f4:	6713      	str	r3, [r2, #112]	; 0x70
 80012f6:	e00b      	b.n	8001310 <HAL_RCC_OscConfig+0x324>
 80012f8:	4b58      	ldr	r3, [pc, #352]	; (800145c <HAL_RCC_OscConfig+0x470>)
 80012fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012fc:	4a57      	ldr	r2, [pc, #348]	; (800145c <HAL_RCC_OscConfig+0x470>)
 80012fe:	f023 0301 	bic.w	r3, r3, #1
 8001302:	6713      	str	r3, [r2, #112]	; 0x70
 8001304:	4b55      	ldr	r3, [pc, #340]	; (800145c <HAL_RCC_OscConfig+0x470>)
 8001306:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001308:	4a54      	ldr	r2, [pc, #336]	; (800145c <HAL_RCC_OscConfig+0x470>)
 800130a:	f023 0304 	bic.w	r3, r3, #4
 800130e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	689b      	ldr	r3, [r3, #8]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d015      	beq.n	8001344 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001318:	f7ff fbbc 	bl	8000a94 <HAL_GetTick>
 800131c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800131e:	e00a      	b.n	8001336 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001320:	f7ff fbb8 	bl	8000a94 <HAL_GetTick>
 8001324:	4602      	mov	r2, r0
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	1ad3      	subs	r3, r2, r3
 800132a:	f241 3288 	movw	r2, #5000	; 0x1388
 800132e:	4293      	cmp	r3, r2
 8001330:	d901      	bls.n	8001336 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001332:	2303      	movs	r3, #3
 8001334:	e0cb      	b.n	80014ce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001336:	4b49      	ldr	r3, [pc, #292]	; (800145c <HAL_RCC_OscConfig+0x470>)
 8001338:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800133a:	f003 0302 	and.w	r3, r3, #2
 800133e:	2b00      	cmp	r3, #0
 8001340:	d0ee      	beq.n	8001320 <HAL_RCC_OscConfig+0x334>
 8001342:	e014      	b.n	800136e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001344:	f7ff fba6 	bl	8000a94 <HAL_GetTick>
 8001348:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800134a:	e00a      	b.n	8001362 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800134c:	f7ff fba2 	bl	8000a94 <HAL_GetTick>
 8001350:	4602      	mov	r2, r0
 8001352:	693b      	ldr	r3, [r7, #16]
 8001354:	1ad3      	subs	r3, r2, r3
 8001356:	f241 3288 	movw	r2, #5000	; 0x1388
 800135a:	4293      	cmp	r3, r2
 800135c:	d901      	bls.n	8001362 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800135e:	2303      	movs	r3, #3
 8001360:	e0b5      	b.n	80014ce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001362:	4b3e      	ldr	r3, [pc, #248]	; (800145c <HAL_RCC_OscConfig+0x470>)
 8001364:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001366:	f003 0302 	and.w	r3, r3, #2
 800136a:	2b00      	cmp	r3, #0
 800136c:	d1ee      	bne.n	800134c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800136e:	7dfb      	ldrb	r3, [r7, #23]
 8001370:	2b01      	cmp	r3, #1
 8001372:	d105      	bne.n	8001380 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001374:	4b39      	ldr	r3, [pc, #228]	; (800145c <HAL_RCC_OscConfig+0x470>)
 8001376:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001378:	4a38      	ldr	r2, [pc, #224]	; (800145c <HAL_RCC_OscConfig+0x470>)
 800137a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800137e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	699b      	ldr	r3, [r3, #24]
 8001384:	2b00      	cmp	r3, #0
 8001386:	f000 80a1 	beq.w	80014cc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800138a:	4b34      	ldr	r3, [pc, #208]	; (800145c <HAL_RCC_OscConfig+0x470>)
 800138c:	689b      	ldr	r3, [r3, #8]
 800138e:	f003 030c 	and.w	r3, r3, #12
 8001392:	2b08      	cmp	r3, #8
 8001394:	d05c      	beq.n	8001450 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	699b      	ldr	r3, [r3, #24]
 800139a:	2b02      	cmp	r3, #2
 800139c:	d141      	bne.n	8001422 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800139e:	4b31      	ldr	r3, [pc, #196]	; (8001464 <HAL_RCC_OscConfig+0x478>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013a4:	f7ff fb76 	bl	8000a94 <HAL_GetTick>
 80013a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80013aa:	e008      	b.n	80013be <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013ac:	f7ff fb72 	bl	8000a94 <HAL_GetTick>
 80013b0:	4602      	mov	r2, r0
 80013b2:	693b      	ldr	r3, [r7, #16]
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	2b02      	cmp	r3, #2
 80013b8:	d901      	bls.n	80013be <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80013ba:	2303      	movs	r3, #3
 80013bc:	e087      	b.n	80014ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80013be:	4b27      	ldr	r3, [pc, #156]	; (800145c <HAL_RCC_OscConfig+0x470>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d1f0      	bne.n	80013ac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	69da      	ldr	r2, [r3, #28]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6a1b      	ldr	r3, [r3, #32]
 80013d2:	431a      	orrs	r2, r3
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013d8:	019b      	lsls	r3, r3, #6
 80013da:	431a      	orrs	r2, r3
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013e0:	085b      	lsrs	r3, r3, #1
 80013e2:	3b01      	subs	r3, #1
 80013e4:	041b      	lsls	r3, r3, #16
 80013e6:	431a      	orrs	r2, r3
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013ec:	061b      	lsls	r3, r3, #24
 80013ee:	491b      	ldr	r1, [pc, #108]	; (800145c <HAL_RCC_OscConfig+0x470>)
 80013f0:	4313      	orrs	r3, r2
 80013f2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80013f4:	4b1b      	ldr	r3, [pc, #108]	; (8001464 <HAL_RCC_OscConfig+0x478>)
 80013f6:	2201      	movs	r2, #1
 80013f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013fa:	f7ff fb4b 	bl	8000a94 <HAL_GetTick>
 80013fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001400:	e008      	b.n	8001414 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001402:	f7ff fb47 	bl	8000a94 <HAL_GetTick>
 8001406:	4602      	mov	r2, r0
 8001408:	693b      	ldr	r3, [r7, #16]
 800140a:	1ad3      	subs	r3, r2, r3
 800140c:	2b02      	cmp	r3, #2
 800140e:	d901      	bls.n	8001414 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001410:	2303      	movs	r3, #3
 8001412:	e05c      	b.n	80014ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001414:	4b11      	ldr	r3, [pc, #68]	; (800145c <HAL_RCC_OscConfig+0x470>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800141c:	2b00      	cmp	r3, #0
 800141e:	d0f0      	beq.n	8001402 <HAL_RCC_OscConfig+0x416>
 8001420:	e054      	b.n	80014cc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001422:	4b10      	ldr	r3, [pc, #64]	; (8001464 <HAL_RCC_OscConfig+0x478>)
 8001424:	2200      	movs	r2, #0
 8001426:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001428:	f7ff fb34 	bl	8000a94 <HAL_GetTick>
 800142c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800142e:	e008      	b.n	8001442 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001430:	f7ff fb30 	bl	8000a94 <HAL_GetTick>
 8001434:	4602      	mov	r2, r0
 8001436:	693b      	ldr	r3, [r7, #16]
 8001438:	1ad3      	subs	r3, r2, r3
 800143a:	2b02      	cmp	r3, #2
 800143c:	d901      	bls.n	8001442 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800143e:	2303      	movs	r3, #3
 8001440:	e045      	b.n	80014ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001442:	4b06      	ldr	r3, [pc, #24]	; (800145c <HAL_RCC_OscConfig+0x470>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800144a:	2b00      	cmp	r3, #0
 800144c:	d1f0      	bne.n	8001430 <HAL_RCC_OscConfig+0x444>
 800144e:	e03d      	b.n	80014cc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	699b      	ldr	r3, [r3, #24]
 8001454:	2b01      	cmp	r3, #1
 8001456:	d107      	bne.n	8001468 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001458:	2301      	movs	r3, #1
 800145a:	e038      	b.n	80014ce <HAL_RCC_OscConfig+0x4e2>
 800145c:	40023800 	.word	0x40023800
 8001460:	40007000 	.word	0x40007000
 8001464:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001468:	4b1b      	ldr	r3, [pc, #108]	; (80014d8 <HAL_RCC_OscConfig+0x4ec>)
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	699b      	ldr	r3, [r3, #24]
 8001472:	2b01      	cmp	r3, #1
 8001474:	d028      	beq.n	80014c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001480:	429a      	cmp	r2, r3
 8001482:	d121      	bne.n	80014c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800148e:	429a      	cmp	r2, r3
 8001490:	d11a      	bne.n	80014c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001492:	68fa      	ldr	r2, [r7, #12]
 8001494:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001498:	4013      	ands	r3, r2
 800149a:	687a      	ldr	r2, [r7, #4]
 800149c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800149e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d111      	bne.n	80014c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014ae:	085b      	lsrs	r3, r3, #1
 80014b0:	3b01      	subs	r3, #1
 80014b2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80014b4:	429a      	cmp	r2, r3
 80014b6:	d107      	bne.n	80014c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014c2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80014c4:	429a      	cmp	r2, r3
 80014c6:	d001      	beq.n	80014cc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80014c8:	2301      	movs	r3, #1
 80014ca:	e000      	b.n	80014ce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80014cc:	2300      	movs	r3, #0
}
 80014ce:	4618      	mov	r0, r3
 80014d0:	3718      	adds	r7, #24
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	40023800 	.word	0x40023800

080014dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b084      	sub	sp, #16
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
 80014e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d101      	bne.n	80014f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80014ec:	2301      	movs	r3, #1
 80014ee:	e0cc      	b.n	800168a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80014f0:	4b68      	ldr	r3, [pc, #416]	; (8001694 <HAL_RCC_ClockConfig+0x1b8>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f003 0307 	and.w	r3, r3, #7
 80014f8:	683a      	ldr	r2, [r7, #0]
 80014fa:	429a      	cmp	r2, r3
 80014fc:	d90c      	bls.n	8001518 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014fe:	4b65      	ldr	r3, [pc, #404]	; (8001694 <HAL_RCC_ClockConfig+0x1b8>)
 8001500:	683a      	ldr	r2, [r7, #0]
 8001502:	b2d2      	uxtb	r2, r2
 8001504:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001506:	4b63      	ldr	r3, [pc, #396]	; (8001694 <HAL_RCC_ClockConfig+0x1b8>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f003 0307 	and.w	r3, r3, #7
 800150e:	683a      	ldr	r2, [r7, #0]
 8001510:	429a      	cmp	r2, r3
 8001512:	d001      	beq.n	8001518 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001514:	2301      	movs	r3, #1
 8001516:	e0b8      	b.n	800168a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f003 0302 	and.w	r3, r3, #2
 8001520:	2b00      	cmp	r3, #0
 8001522:	d020      	beq.n	8001566 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f003 0304 	and.w	r3, r3, #4
 800152c:	2b00      	cmp	r3, #0
 800152e:	d005      	beq.n	800153c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001530:	4b59      	ldr	r3, [pc, #356]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 8001532:	689b      	ldr	r3, [r3, #8]
 8001534:	4a58      	ldr	r2, [pc, #352]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 8001536:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800153a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f003 0308 	and.w	r3, r3, #8
 8001544:	2b00      	cmp	r3, #0
 8001546:	d005      	beq.n	8001554 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001548:	4b53      	ldr	r3, [pc, #332]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 800154a:	689b      	ldr	r3, [r3, #8]
 800154c:	4a52      	ldr	r2, [pc, #328]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 800154e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001552:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001554:	4b50      	ldr	r3, [pc, #320]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 8001556:	689b      	ldr	r3, [r3, #8]
 8001558:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	689b      	ldr	r3, [r3, #8]
 8001560:	494d      	ldr	r1, [pc, #308]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 8001562:	4313      	orrs	r3, r2
 8001564:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f003 0301 	and.w	r3, r3, #1
 800156e:	2b00      	cmp	r3, #0
 8001570:	d044      	beq.n	80015fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	2b01      	cmp	r3, #1
 8001578:	d107      	bne.n	800158a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800157a:	4b47      	ldr	r3, [pc, #284]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001582:	2b00      	cmp	r3, #0
 8001584:	d119      	bne.n	80015ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001586:	2301      	movs	r3, #1
 8001588:	e07f      	b.n	800168a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	2b02      	cmp	r3, #2
 8001590:	d003      	beq.n	800159a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001596:	2b03      	cmp	r3, #3
 8001598:	d107      	bne.n	80015aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800159a:	4b3f      	ldr	r3, [pc, #252]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d109      	bne.n	80015ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015a6:	2301      	movs	r3, #1
 80015a8:	e06f      	b.n	800168a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015aa:	4b3b      	ldr	r3, [pc, #236]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f003 0302 	and.w	r3, r3, #2
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d101      	bne.n	80015ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015b6:	2301      	movs	r3, #1
 80015b8:	e067      	b.n	800168a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015ba:	4b37      	ldr	r3, [pc, #220]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 80015bc:	689b      	ldr	r3, [r3, #8]
 80015be:	f023 0203 	bic.w	r2, r3, #3
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	4934      	ldr	r1, [pc, #208]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 80015c8:	4313      	orrs	r3, r2
 80015ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80015cc:	f7ff fa62 	bl	8000a94 <HAL_GetTick>
 80015d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015d2:	e00a      	b.n	80015ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015d4:	f7ff fa5e 	bl	8000a94 <HAL_GetTick>
 80015d8:	4602      	mov	r2, r0
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	1ad3      	subs	r3, r2, r3
 80015de:	f241 3288 	movw	r2, #5000	; 0x1388
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d901      	bls.n	80015ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80015e6:	2303      	movs	r3, #3
 80015e8:	e04f      	b.n	800168a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015ea:	4b2b      	ldr	r3, [pc, #172]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 80015ec:	689b      	ldr	r3, [r3, #8]
 80015ee:	f003 020c 	and.w	r2, r3, #12
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	429a      	cmp	r2, r3
 80015fa:	d1eb      	bne.n	80015d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80015fc:	4b25      	ldr	r3, [pc, #148]	; (8001694 <HAL_RCC_ClockConfig+0x1b8>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f003 0307 	and.w	r3, r3, #7
 8001604:	683a      	ldr	r2, [r7, #0]
 8001606:	429a      	cmp	r2, r3
 8001608:	d20c      	bcs.n	8001624 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800160a:	4b22      	ldr	r3, [pc, #136]	; (8001694 <HAL_RCC_ClockConfig+0x1b8>)
 800160c:	683a      	ldr	r2, [r7, #0]
 800160e:	b2d2      	uxtb	r2, r2
 8001610:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001612:	4b20      	ldr	r3, [pc, #128]	; (8001694 <HAL_RCC_ClockConfig+0x1b8>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f003 0307 	and.w	r3, r3, #7
 800161a:	683a      	ldr	r2, [r7, #0]
 800161c:	429a      	cmp	r2, r3
 800161e:	d001      	beq.n	8001624 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001620:	2301      	movs	r3, #1
 8001622:	e032      	b.n	800168a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f003 0304 	and.w	r3, r3, #4
 800162c:	2b00      	cmp	r3, #0
 800162e:	d008      	beq.n	8001642 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001630:	4b19      	ldr	r3, [pc, #100]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 8001632:	689b      	ldr	r3, [r3, #8]
 8001634:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	68db      	ldr	r3, [r3, #12]
 800163c:	4916      	ldr	r1, [pc, #88]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 800163e:	4313      	orrs	r3, r2
 8001640:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f003 0308 	and.w	r3, r3, #8
 800164a:	2b00      	cmp	r3, #0
 800164c:	d009      	beq.n	8001662 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800164e:	4b12      	ldr	r3, [pc, #72]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 8001650:	689b      	ldr	r3, [r3, #8]
 8001652:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	691b      	ldr	r3, [r3, #16]
 800165a:	00db      	lsls	r3, r3, #3
 800165c:	490e      	ldr	r1, [pc, #56]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 800165e:	4313      	orrs	r3, r2
 8001660:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001662:	f000 f821 	bl	80016a8 <HAL_RCC_GetSysClockFreq>
 8001666:	4602      	mov	r2, r0
 8001668:	4b0b      	ldr	r3, [pc, #44]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 800166a:	689b      	ldr	r3, [r3, #8]
 800166c:	091b      	lsrs	r3, r3, #4
 800166e:	f003 030f 	and.w	r3, r3, #15
 8001672:	490a      	ldr	r1, [pc, #40]	; (800169c <HAL_RCC_ClockConfig+0x1c0>)
 8001674:	5ccb      	ldrb	r3, [r1, r3]
 8001676:	fa22 f303 	lsr.w	r3, r2, r3
 800167a:	4a09      	ldr	r2, [pc, #36]	; (80016a0 <HAL_RCC_ClockConfig+0x1c4>)
 800167c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800167e:	4b09      	ldr	r3, [pc, #36]	; (80016a4 <HAL_RCC_ClockConfig+0x1c8>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4618      	mov	r0, r3
 8001684:	f7ff f9c2 	bl	8000a0c <HAL_InitTick>

  return HAL_OK;
 8001688:	2300      	movs	r3, #0
}
 800168a:	4618      	mov	r0, r3
 800168c:	3710      	adds	r7, #16
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	40023c00 	.word	0x40023c00
 8001698:	40023800 	.word	0x40023800
 800169c:	080029bc 	.word	0x080029bc
 80016a0:	20000000 	.word	0x20000000
 80016a4:	20000004 	.word	0x20000004

080016a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80016ac:	b094      	sub	sp, #80	; 0x50
 80016ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80016b0:	2300      	movs	r3, #0
 80016b2:	647b      	str	r3, [r7, #68]	; 0x44
 80016b4:	2300      	movs	r3, #0
 80016b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80016b8:	2300      	movs	r3, #0
 80016ba:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80016bc:	2300      	movs	r3, #0
 80016be:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80016c0:	4b79      	ldr	r3, [pc, #484]	; (80018a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80016c2:	689b      	ldr	r3, [r3, #8]
 80016c4:	f003 030c 	and.w	r3, r3, #12
 80016c8:	2b08      	cmp	r3, #8
 80016ca:	d00d      	beq.n	80016e8 <HAL_RCC_GetSysClockFreq+0x40>
 80016cc:	2b08      	cmp	r3, #8
 80016ce:	f200 80e1 	bhi.w	8001894 <HAL_RCC_GetSysClockFreq+0x1ec>
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d002      	beq.n	80016dc <HAL_RCC_GetSysClockFreq+0x34>
 80016d6:	2b04      	cmp	r3, #4
 80016d8:	d003      	beq.n	80016e2 <HAL_RCC_GetSysClockFreq+0x3a>
 80016da:	e0db      	b.n	8001894 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80016dc:	4b73      	ldr	r3, [pc, #460]	; (80018ac <HAL_RCC_GetSysClockFreq+0x204>)
 80016de:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80016e0:	e0db      	b.n	800189a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80016e2:	4b73      	ldr	r3, [pc, #460]	; (80018b0 <HAL_RCC_GetSysClockFreq+0x208>)
 80016e4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80016e6:	e0d8      	b.n	800189a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80016e8:	4b6f      	ldr	r3, [pc, #444]	; (80018a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80016f0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80016f2:	4b6d      	ldr	r3, [pc, #436]	; (80018a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80016f4:	685b      	ldr	r3, [r3, #4]
 80016f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d063      	beq.n	80017c6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016fe:	4b6a      	ldr	r3, [pc, #424]	; (80018a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	099b      	lsrs	r3, r3, #6
 8001704:	2200      	movs	r2, #0
 8001706:	63bb      	str	r3, [r7, #56]	; 0x38
 8001708:	63fa      	str	r2, [r7, #60]	; 0x3c
 800170a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800170c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001710:	633b      	str	r3, [r7, #48]	; 0x30
 8001712:	2300      	movs	r3, #0
 8001714:	637b      	str	r3, [r7, #52]	; 0x34
 8001716:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800171a:	4622      	mov	r2, r4
 800171c:	462b      	mov	r3, r5
 800171e:	f04f 0000 	mov.w	r0, #0
 8001722:	f04f 0100 	mov.w	r1, #0
 8001726:	0159      	lsls	r1, r3, #5
 8001728:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800172c:	0150      	lsls	r0, r2, #5
 800172e:	4602      	mov	r2, r0
 8001730:	460b      	mov	r3, r1
 8001732:	4621      	mov	r1, r4
 8001734:	1a51      	subs	r1, r2, r1
 8001736:	6139      	str	r1, [r7, #16]
 8001738:	4629      	mov	r1, r5
 800173a:	eb63 0301 	sbc.w	r3, r3, r1
 800173e:	617b      	str	r3, [r7, #20]
 8001740:	f04f 0200 	mov.w	r2, #0
 8001744:	f04f 0300 	mov.w	r3, #0
 8001748:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800174c:	4659      	mov	r1, fp
 800174e:	018b      	lsls	r3, r1, #6
 8001750:	4651      	mov	r1, sl
 8001752:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001756:	4651      	mov	r1, sl
 8001758:	018a      	lsls	r2, r1, #6
 800175a:	4651      	mov	r1, sl
 800175c:	ebb2 0801 	subs.w	r8, r2, r1
 8001760:	4659      	mov	r1, fp
 8001762:	eb63 0901 	sbc.w	r9, r3, r1
 8001766:	f04f 0200 	mov.w	r2, #0
 800176a:	f04f 0300 	mov.w	r3, #0
 800176e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001772:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001776:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800177a:	4690      	mov	r8, r2
 800177c:	4699      	mov	r9, r3
 800177e:	4623      	mov	r3, r4
 8001780:	eb18 0303 	adds.w	r3, r8, r3
 8001784:	60bb      	str	r3, [r7, #8]
 8001786:	462b      	mov	r3, r5
 8001788:	eb49 0303 	adc.w	r3, r9, r3
 800178c:	60fb      	str	r3, [r7, #12]
 800178e:	f04f 0200 	mov.w	r2, #0
 8001792:	f04f 0300 	mov.w	r3, #0
 8001796:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800179a:	4629      	mov	r1, r5
 800179c:	024b      	lsls	r3, r1, #9
 800179e:	4621      	mov	r1, r4
 80017a0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80017a4:	4621      	mov	r1, r4
 80017a6:	024a      	lsls	r2, r1, #9
 80017a8:	4610      	mov	r0, r2
 80017aa:	4619      	mov	r1, r3
 80017ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80017ae:	2200      	movs	r2, #0
 80017b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80017b2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80017b4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80017b8:	f7fe fd0c 	bl	80001d4 <__aeabi_uldivmod>
 80017bc:	4602      	mov	r2, r0
 80017be:	460b      	mov	r3, r1
 80017c0:	4613      	mov	r3, r2
 80017c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80017c4:	e058      	b.n	8001878 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017c6:	4b38      	ldr	r3, [pc, #224]	; (80018a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	099b      	lsrs	r3, r3, #6
 80017cc:	2200      	movs	r2, #0
 80017ce:	4618      	mov	r0, r3
 80017d0:	4611      	mov	r1, r2
 80017d2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80017d6:	623b      	str	r3, [r7, #32]
 80017d8:	2300      	movs	r3, #0
 80017da:	627b      	str	r3, [r7, #36]	; 0x24
 80017dc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80017e0:	4642      	mov	r2, r8
 80017e2:	464b      	mov	r3, r9
 80017e4:	f04f 0000 	mov.w	r0, #0
 80017e8:	f04f 0100 	mov.w	r1, #0
 80017ec:	0159      	lsls	r1, r3, #5
 80017ee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80017f2:	0150      	lsls	r0, r2, #5
 80017f4:	4602      	mov	r2, r0
 80017f6:	460b      	mov	r3, r1
 80017f8:	4641      	mov	r1, r8
 80017fa:	ebb2 0a01 	subs.w	sl, r2, r1
 80017fe:	4649      	mov	r1, r9
 8001800:	eb63 0b01 	sbc.w	fp, r3, r1
 8001804:	f04f 0200 	mov.w	r2, #0
 8001808:	f04f 0300 	mov.w	r3, #0
 800180c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001810:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001814:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001818:	ebb2 040a 	subs.w	r4, r2, sl
 800181c:	eb63 050b 	sbc.w	r5, r3, fp
 8001820:	f04f 0200 	mov.w	r2, #0
 8001824:	f04f 0300 	mov.w	r3, #0
 8001828:	00eb      	lsls	r3, r5, #3
 800182a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800182e:	00e2      	lsls	r2, r4, #3
 8001830:	4614      	mov	r4, r2
 8001832:	461d      	mov	r5, r3
 8001834:	4643      	mov	r3, r8
 8001836:	18e3      	adds	r3, r4, r3
 8001838:	603b      	str	r3, [r7, #0]
 800183a:	464b      	mov	r3, r9
 800183c:	eb45 0303 	adc.w	r3, r5, r3
 8001840:	607b      	str	r3, [r7, #4]
 8001842:	f04f 0200 	mov.w	r2, #0
 8001846:	f04f 0300 	mov.w	r3, #0
 800184a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800184e:	4629      	mov	r1, r5
 8001850:	028b      	lsls	r3, r1, #10
 8001852:	4621      	mov	r1, r4
 8001854:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001858:	4621      	mov	r1, r4
 800185a:	028a      	lsls	r2, r1, #10
 800185c:	4610      	mov	r0, r2
 800185e:	4619      	mov	r1, r3
 8001860:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001862:	2200      	movs	r2, #0
 8001864:	61bb      	str	r3, [r7, #24]
 8001866:	61fa      	str	r2, [r7, #28]
 8001868:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800186c:	f7fe fcb2 	bl	80001d4 <__aeabi_uldivmod>
 8001870:	4602      	mov	r2, r0
 8001872:	460b      	mov	r3, r1
 8001874:	4613      	mov	r3, r2
 8001876:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001878:	4b0b      	ldr	r3, [pc, #44]	; (80018a8 <HAL_RCC_GetSysClockFreq+0x200>)
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	0c1b      	lsrs	r3, r3, #16
 800187e:	f003 0303 	and.w	r3, r3, #3
 8001882:	3301      	adds	r3, #1
 8001884:	005b      	lsls	r3, r3, #1
 8001886:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001888:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800188a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800188c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001890:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001892:	e002      	b.n	800189a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001894:	4b05      	ldr	r3, [pc, #20]	; (80018ac <HAL_RCC_GetSysClockFreq+0x204>)
 8001896:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001898:	bf00      	nop
    }
  }
  return sysclockfreq;
 800189a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800189c:	4618      	mov	r0, r3
 800189e:	3750      	adds	r7, #80	; 0x50
 80018a0:	46bd      	mov	sp, r7
 80018a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80018a6:	bf00      	nop
 80018a8:	40023800 	.word	0x40023800
 80018ac:	00f42400 	.word	0x00f42400
 80018b0:	007a1200 	.word	0x007a1200

080018b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80018b8:	4b03      	ldr	r3, [pc, #12]	; (80018c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80018ba:	681b      	ldr	r3, [r3, #0]
}
 80018bc:	4618      	mov	r0, r3
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	20000000 	.word	0x20000000

080018cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80018d0:	f7ff fff0 	bl	80018b4 <HAL_RCC_GetHCLKFreq>
 80018d4:	4602      	mov	r2, r0
 80018d6:	4b05      	ldr	r3, [pc, #20]	; (80018ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80018d8:	689b      	ldr	r3, [r3, #8]
 80018da:	0a9b      	lsrs	r3, r3, #10
 80018dc:	f003 0307 	and.w	r3, r3, #7
 80018e0:	4903      	ldr	r1, [pc, #12]	; (80018f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80018e2:	5ccb      	ldrb	r3, [r1, r3]
 80018e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	40023800 	.word	0x40023800
 80018f0:	080029cc 	.word	0x080029cc

080018f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80018f8:	f7ff ffdc 	bl	80018b4 <HAL_RCC_GetHCLKFreq>
 80018fc:	4602      	mov	r2, r0
 80018fe:	4b05      	ldr	r3, [pc, #20]	; (8001914 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001900:	689b      	ldr	r3, [r3, #8]
 8001902:	0b5b      	lsrs	r3, r3, #13
 8001904:	f003 0307 	and.w	r3, r3, #7
 8001908:	4903      	ldr	r1, [pc, #12]	; (8001918 <HAL_RCC_GetPCLK2Freq+0x24>)
 800190a:	5ccb      	ldrb	r3, [r1, r3]
 800190c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001910:	4618      	mov	r0, r3
 8001912:	bd80      	pop	{r7, pc}
 8001914:	40023800 	.word	0x40023800
 8001918:	080029cc 	.word	0x080029cc

0800191c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d101      	bne.n	800192e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800192a:	2301      	movs	r3, #1
 800192c:	e042      	b.n	80019b4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001934:	b2db      	uxtb	r3, r3
 8001936:	2b00      	cmp	r3, #0
 8001938:	d106      	bne.n	8001948 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2200      	movs	r2, #0
 800193e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001942:	6878      	ldr	r0, [r7, #4]
 8001944:	f7fe ff5c 	bl	8000800 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2224      	movs	r2, #36	; 0x24
 800194c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	68da      	ldr	r2, [r3, #12]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800195e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001960:	6878      	ldr	r0, [r7, #4]
 8001962:	f000 f82b 	bl	80019bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	691a      	ldr	r2, [r3, #16]
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001974:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	695a      	ldr	r2, [r3, #20]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001984:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	68da      	ldr	r2, [r3, #12]
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001994:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2200      	movs	r2, #0
 800199a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	2220      	movs	r2, #32
 80019a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2220      	movs	r2, #32
 80019a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2200      	movs	r2, #0
 80019b0:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80019b2:	2300      	movs	r3, #0
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	3708      	adds	r7, #8
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}

080019bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80019bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80019c0:	b0c0      	sub	sp, #256	; 0x100
 80019c2:	af00      	add	r7, sp, #0
 80019c4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80019c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	691b      	ldr	r3, [r3, #16]
 80019d0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80019d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80019d8:	68d9      	ldr	r1, [r3, #12]
 80019da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80019de:	681a      	ldr	r2, [r3, #0]
 80019e0:	ea40 0301 	orr.w	r3, r0, r1
 80019e4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80019e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80019ea:	689a      	ldr	r2, [r3, #8]
 80019ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80019f0:	691b      	ldr	r3, [r3, #16]
 80019f2:	431a      	orrs	r2, r3
 80019f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80019f8:	695b      	ldr	r3, [r3, #20]
 80019fa:	431a      	orrs	r2, r3
 80019fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001a00:	69db      	ldr	r3, [r3, #28]
 8001a02:	4313      	orrs	r3, r2
 8001a04:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001a08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	68db      	ldr	r3, [r3, #12]
 8001a10:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8001a14:	f021 010c 	bic.w	r1, r1, #12
 8001a18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8001a22:	430b      	orrs	r3, r1
 8001a24:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001a26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	695b      	ldr	r3, [r3, #20]
 8001a2e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8001a32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001a36:	6999      	ldr	r1, [r3, #24]
 8001a38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001a3c:	681a      	ldr	r2, [r3, #0]
 8001a3e:	ea40 0301 	orr.w	r3, r0, r1
 8001a42:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001a44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	4b8f      	ldr	r3, [pc, #572]	; (8001c88 <UART_SetConfig+0x2cc>)
 8001a4c:	429a      	cmp	r2, r3
 8001a4e:	d005      	beq.n	8001a5c <UART_SetConfig+0xa0>
 8001a50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	4b8d      	ldr	r3, [pc, #564]	; (8001c8c <UART_SetConfig+0x2d0>)
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d104      	bne.n	8001a66 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001a5c:	f7ff ff4a 	bl	80018f4 <HAL_RCC_GetPCLK2Freq>
 8001a60:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8001a64:	e003      	b.n	8001a6e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001a66:	f7ff ff31 	bl	80018cc <HAL_RCC_GetPCLK1Freq>
 8001a6a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001a6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001a72:	69db      	ldr	r3, [r3, #28]
 8001a74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001a78:	f040 810c 	bne.w	8001c94 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001a7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001a80:	2200      	movs	r2, #0
 8001a82:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001a86:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8001a8a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8001a8e:	4622      	mov	r2, r4
 8001a90:	462b      	mov	r3, r5
 8001a92:	1891      	adds	r1, r2, r2
 8001a94:	65b9      	str	r1, [r7, #88]	; 0x58
 8001a96:	415b      	adcs	r3, r3
 8001a98:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001a9a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001a9e:	4621      	mov	r1, r4
 8001aa0:	eb12 0801 	adds.w	r8, r2, r1
 8001aa4:	4629      	mov	r1, r5
 8001aa6:	eb43 0901 	adc.w	r9, r3, r1
 8001aaa:	f04f 0200 	mov.w	r2, #0
 8001aae:	f04f 0300 	mov.w	r3, #0
 8001ab2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001ab6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001aba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001abe:	4690      	mov	r8, r2
 8001ac0:	4699      	mov	r9, r3
 8001ac2:	4623      	mov	r3, r4
 8001ac4:	eb18 0303 	adds.w	r3, r8, r3
 8001ac8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8001acc:	462b      	mov	r3, r5
 8001ace:	eb49 0303 	adc.w	r3, r9, r3
 8001ad2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001ad6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	2200      	movs	r2, #0
 8001ade:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8001ae2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8001ae6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8001aea:	460b      	mov	r3, r1
 8001aec:	18db      	adds	r3, r3, r3
 8001aee:	653b      	str	r3, [r7, #80]	; 0x50
 8001af0:	4613      	mov	r3, r2
 8001af2:	eb42 0303 	adc.w	r3, r2, r3
 8001af6:	657b      	str	r3, [r7, #84]	; 0x54
 8001af8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001afc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8001b00:	f7fe fb68 	bl	80001d4 <__aeabi_uldivmod>
 8001b04:	4602      	mov	r2, r0
 8001b06:	460b      	mov	r3, r1
 8001b08:	4b61      	ldr	r3, [pc, #388]	; (8001c90 <UART_SetConfig+0x2d4>)
 8001b0a:	fba3 2302 	umull	r2, r3, r3, r2
 8001b0e:	095b      	lsrs	r3, r3, #5
 8001b10:	011c      	lsls	r4, r3, #4
 8001b12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001b16:	2200      	movs	r2, #0
 8001b18:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8001b1c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8001b20:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8001b24:	4642      	mov	r2, r8
 8001b26:	464b      	mov	r3, r9
 8001b28:	1891      	adds	r1, r2, r2
 8001b2a:	64b9      	str	r1, [r7, #72]	; 0x48
 8001b2c:	415b      	adcs	r3, r3
 8001b2e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001b30:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001b34:	4641      	mov	r1, r8
 8001b36:	eb12 0a01 	adds.w	sl, r2, r1
 8001b3a:	4649      	mov	r1, r9
 8001b3c:	eb43 0b01 	adc.w	fp, r3, r1
 8001b40:	f04f 0200 	mov.w	r2, #0
 8001b44:	f04f 0300 	mov.w	r3, #0
 8001b48:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001b4c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001b50:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001b54:	4692      	mov	sl, r2
 8001b56:	469b      	mov	fp, r3
 8001b58:	4643      	mov	r3, r8
 8001b5a:	eb1a 0303 	adds.w	r3, sl, r3
 8001b5e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001b62:	464b      	mov	r3, r9
 8001b64:	eb4b 0303 	adc.w	r3, fp, r3
 8001b68:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001b6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	2200      	movs	r2, #0
 8001b74:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001b78:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8001b7c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8001b80:	460b      	mov	r3, r1
 8001b82:	18db      	adds	r3, r3, r3
 8001b84:	643b      	str	r3, [r7, #64]	; 0x40
 8001b86:	4613      	mov	r3, r2
 8001b88:	eb42 0303 	adc.w	r3, r2, r3
 8001b8c:	647b      	str	r3, [r7, #68]	; 0x44
 8001b8e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001b92:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8001b96:	f7fe fb1d 	bl	80001d4 <__aeabi_uldivmod>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	460b      	mov	r3, r1
 8001b9e:	4611      	mov	r1, r2
 8001ba0:	4b3b      	ldr	r3, [pc, #236]	; (8001c90 <UART_SetConfig+0x2d4>)
 8001ba2:	fba3 2301 	umull	r2, r3, r3, r1
 8001ba6:	095b      	lsrs	r3, r3, #5
 8001ba8:	2264      	movs	r2, #100	; 0x64
 8001baa:	fb02 f303 	mul.w	r3, r2, r3
 8001bae:	1acb      	subs	r3, r1, r3
 8001bb0:	00db      	lsls	r3, r3, #3
 8001bb2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8001bb6:	4b36      	ldr	r3, [pc, #216]	; (8001c90 <UART_SetConfig+0x2d4>)
 8001bb8:	fba3 2302 	umull	r2, r3, r3, r2
 8001bbc:	095b      	lsrs	r3, r3, #5
 8001bbe:	005b      	lsls	r3, r3, #1
 8001bc0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001bc4:	441c      	add	r4, r3
 8001bc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001bca:	2200      	movs	r2, #0
 8001bcc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001bd0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8001bd4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8001bd8:	4642      	mov	r2, r8
 8001bda:	464b      	mov	r3, r9
 8001bdc:	1891      	adds	r1, r2, r2
 8001bde:	63b9      	str	r1, [r7, #56]	; 0x38
 8001be0:	415b      	adcs	r3, r3
 8001be2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001be4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001be8:	4641      	mov	r1, r8
 8001bea:	1851      	adds	r1, r2, r1
 8001bec:	6339      	str	r1, [r7, #48]	; 0x30
 8001bee:	4649      	mov	r1, r9
 8001bf0:	414b      	adcs	r3, r1
 8001bf2:	637b      	str	r3, [r7, #52]	; 0x34
 8001bf4:	f04f 0200 	mov.w	r2, #0
 8001bf8:	f04f 0300 	mov.w	r3, #0
 8001bfc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8001c00:	4659      	mov	r1, fp
 8001c02:	00cb      	lsls	r3, r1, #3
 8001c04:	4651      	mov	r1, sl
 8001c06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001c0a:	4651      	mov	r1, sl
 8001c0c:	00ca      	lsls	r2, r1, #3
 8001c0e:	4610      	mov	r0, r2
 8001c10:	4619      	mov	r1, r3
 8001c12:	4603      	mov	r3, r0
 8001c14:	4642      	mov	r2, r8
 8001c16:	189b      	adds	r3, r3, r2
 8001c18:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001c1c:	464b      	mov	r3, r9
 8001c1e:	460a      	mov	r2, r1
 8001c20:	eb42 0303 	adc.w	r3, r2, r3
 8001c24:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	2200      	movs	r2, #0
 8001c30:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001c34:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8001c38:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8001c3c:	460b      	mov	r3, r1
 8001c3e:	18db      	adds	r3, r3, r3
 8001c40:	62bb      	str	r3, [r7, #40]	; 0x28
 8001c42:	4613      	mov	r3, r2
 8001c44:	eb42 0303 	adc.w	r3, r2, r3
 8001c48:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c4a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001c4e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8001c52:	f7fe fabf 	bl	80001d4 <__aeabi_uldivmod>
 8001c56:	4602      	mov	r2, r0
 8001c58:	460b      	mov	r3, r1
 8001c5a:	4b0d      	ldr	r3, [pc, #52]	; (8001c90 <UART_SetConfig+0x2d4>)
 8001c5c:	fba3 1302 	umull	r1, r3, r3, r2
 8001c60:	095b      	lsrs	r3, r3, #5
 8001c62:	2164      	movs	r1, #100	; 0x64
 8001c64:	fb01 f303 	mul.w	r3, r1, r3
 8001c68:	1ad3      	subs	r3, r2, r3
 8001c6a:	00db      	lsls	r3, r3, #3
 8001c6c:	3332      	adds	r3, #50	; 0x32
 8001c6e:	4a08      	ldr	r2, [pc, #32]	; (8001c90 <UART_SetConfig+0x2d4>)
 8001c70:	fba2 2303 	umull	r2, r3, r2, r3
 8001c74:	095b      	lsrs	r3, r3, #5
 8001c76:	f003 0207 	and.w	r2, r3, #7
 8001c7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4422      	add	r2, r4
 8001c82:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8001c84:	e106      	b.n	8001e94 <UART_SetConfig+0x4d8>
 8001c86:	bf00      	nop
 8001c88:	40011000 	.word	0x40011000
 8001c8c:	40011400 	.word	0x40011400
 8001c90:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001c94:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001c98:	2200      	movs	r2, #0
 8001c9a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001c9e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8001ca2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8001ca6:	4642      	mov	r2, r8
 8001ca8:	464b      	mov	r3, r9
 8001caa:	1891      	adds	r1, r2, r2
 8001cac:	6239      	str	r1, [r7, #32]
 8001cae:	415b      	adcs	r3, r3
 8001cb0:	627b      	str	r3, [r7, #36]	; 0x24
 8001cb2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001cb6:	4641      	mov	r1, r8
 8001cb8:	1854      	adds	r4, r2, r1
 8001cba:	4649      	mov	r1, r9
 8001cbc:	eb43 0501 	adc.w	r5, r3, r1
 8001cc0:	f04f 0200 	mov.w	r2, #0
 8001cc4:	f04f 0300 	mov.w	r3, #0
 8001cc8:	00eb      	lsls	r3, r5, #3
 8001cca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001cce:	00e2      	lsls	r2, r4, #3
 8001cd0:	4614      	mov	r4, r2
 8001cd2:	461d      	mov	r5, r3
 8001cd4:	4643      	mov	r3, r8
 8001cd6:	18e3      	adds	r3, r4, r3
 8001cd8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001cdc:	464b      	mov	r3, r9
 8001cde:	eb45 0303 	adc.w	r3, r5, r3
 8001ce2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8001ce6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	2200      	movs	r2, #0
 8001cee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001cf2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8001cf6:	f04f 0200 	mov.w	r2, #0
 8001cfa:	f04f 0300 	mov.w	r3, #0
 8001cfe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8001d02:	4629      	mov	r1, r5
 8001d04:	008b      	lsls	r3, r1, #2
 8001d06:	4621      	mov	r1, r4
 8001d08:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001d0c:	4621      	mov	r1, r4
 8001d0e:	008a      	lsls	r2, r1, #2
 8001d10:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8001d14:	f7fe fa5e 	bl	80001d4 <__aeabi_uldivmod>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	460b      	mov	r3, r1
 8001d1c:	4b60      	ldr	r3, [pc, #384]	; (8001ea0 <UART_SetConfig+0x4e4>)
 8001d1e:	fba3 2302 	umull	r2, r3, r3, r2
 8001d22:	095b      	lsrs	r3, r3, #5
 8001d24:	011c      	lsls	r4, r3, #4
 8001d26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001d30:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001d34:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8001d38:	4642      	mov	r2, r8
 8001d3a:	464b      	mov	r3, r9
 8001d3c:	1891      	adds	r1, r2, r2
 8001d3e:	61b9      	str	r1, [r7, #24]
 8001d40:	415b      	adcs	r3, r3
 8001d42:	61fb      	str	r3, [r7, #28]
 8001d44:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d48:	4641      	mov	r1, r8
 8001d4a:	1851      	adds	r1, r2, r1
 8001d4c:	6139      	str	r1, [r7, #16]
 8001d4e:	4649      	mov	r1, r9
 8001d50:	414b      	adcs	r3, r1
 8001d52:	617b      	str	r3, [r7, #20]
 8001d54:	f04f 0200 	mov.w	r2, #0
 8001d58:	f04f 0300 	mov.w	r3, #0
 8001d5c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001d60:	4659      	mov	r1, fp
 8001d62:	00cb      	lsls	r3, r1, #3
 8001d64:	4651      	mov	r1, sl
 8001d66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001d6a:	4651      	mov	r1, sl
 8001d6c:	00ca      	lsls	r2, r1, #3
 8001d6e:	4610      	mov	r0, r2
 8001d70:	4619      	mov	r1, r3
 8001d72:	4603      	mov	r3, r0
 8001d74:	4642      	mov	r2, r8
 8001d76:	189b      	adds	r3, r3, r2
 8001d78:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001d7c:	464b      	mov	r3, r9
 8001d7e:	460a      	mov	r2, r1
 8001d80:	eb42 0303 	adc.w	r3, r2, r3
 8001d84:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001d88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	2200      	movs	r2, #0
 8001d90:	67bb      	str	r3, [r7, #120]	; 0x78
 8001d92:	67fa      	str	r2, [r7, #124]	; 0x7c
 8001d94:	f04f 0200 	mov.w	r2, #0
 8001d98:	f04f 0300 	mov.w	r3, #0
 8001d9c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8001da0:	4649      	mov	r1, r9
 8001da2:	008b      	lsls	r3, r1, #2
 8001da4:	4641      	mov	r1, r8
 8001da6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001daa:	4641      	mov	r1, r8
 8001dac:	008a      	lsls	r2, r1, #2
 8001dae:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8001db2:	f7fe fa0f 	bl	80001d4 <__aeabi_uldivmod>
 8001db6:	4602      	mov	r2, r0
 8001db8:	460b      	mov	r3, r1
 8001dba:	4611      	mov	r1, r2
 8001dbc:	4b38      	ldr	r3, [pc, #224]	; (8001ea0 <UART_SetConfig+0x4e4>)
 8001dbe:	fba3 2301 	umull	r2, r3, r3, r1
 8001dc2:	095b      	lsrs	r3, r3, #5
 8001dc4:	2264      	movs	r2, #100	; 0x64
 8001dc6:	fb02 f303 	mul.w	r3, r2, r3
 8001dca:	1acb      	subs	r3, r1, r3
 8001dcc:	011b      	lsls	r3, r3, #4
 8001dce:	3332      	adds	r3, #50	; 0x32
 8001dd0:	4a33      	ldr	r2, [pc, #204]	; (8001ea0 <UART_SetConfig+0x4e4>)
 8001dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8001dd6:	095b      	lsrs	r3, r3, #5
 8001dd8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ddc:	441c      	add	r4, r3
 8001dde:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001de2:	2200      	movs	r2, #0
 8001de4:	673b      	str	r3, [r7, #112]	; 0x70
 8001de6:	677a      	str	r2, [r7, #116]	; 0x74
 8001de8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8001dec:	4642      	mov	r2, r8
 8001dee:	464b      	mov	r3, r9
 8001df0:	1891      	adds	r1, r2, r2
 8001df2:	60b9      	str	r1, [r7, #8]
 8001df4:	415b      	adcs	r3, r3
 8001df6:	60fb      	str	r3, [r7, #12]
 8001df8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001dfc:	4641      	mov	r1, r8
 8001dfe:	1851      	adds	r1, r2, r1
 8001e00:	6039      	str	r1, [r7, #0]
 8001e02:	4649      	mov	r1, r9
 8001e04:	414b      	adcs	r3, r1
 8001e06:	607b      	str	r3, [r7, #4]
 8001e08:	f04f 0200 	mov.w	r2, #0
 8001e0c:	f04f 0300 	mov.w	r3, #0
 8001e10:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8001e14:	4659      	mov	r1, fp
 8001e16:	00cb      	lsls	r3, r1, #3
 8001e18:	4651      	mov	r1, sl
 8001e1a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001e1e:	4651      	mov	r1, sl
 8001e20:	00ca      	lsls	r2, r1, #3
 8001e22:	4610      	mov	r0, r2
 8001e24:	4619      	mov	r1, r3
 8001e26:	4603      	mov	r3, r0
 8001e28:	4642      	mov	r2, r8
 8001e2a:	189b      	adds	r3, r3, r2
 8001e2c:	66bb      	str	r3, [r7, #104]	; 0x68
 8001e2e:	464b      	mov	r3, r9
 8001e30:	460a      	mov	r2, r1
 8001e32:	eb42 0303 	adc.w	r3, r2, r3
 8001e36:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001e38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	2200      	movs	r2, #0
 8001e40:	663b      	str	r3, [r7, #96]	; 0x60
 8001e42:	667a      	str	r2, [r7, #100]	; 0x64
 8001e44:	f04f 0200 	mov.w	r2, #0
 8001e48:	f04f 0300 	mov.w	r3, #0
 8001e4c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8001e50:	4649      	mov	r1, r9
 8001e52:	008b      	lsls	r3, r1, #2
 8001e54:	4641      	mov	r1, r8
 8001e56:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001e5a:	4641      	mov	r1, r8
 8001e5c:	008a      	lsls	r2, r1, #2
 8001e5e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001e62:	f7fe f9b7 	bl	80001d4 <__aeabi_uldivmod>
 8001e66:	4602      	mov	r2, r0
 8001e68:	460b      	mov	r3, r1
 8001e6a:	4b0d      	ldr	r3, [pc, #52]	; (8001ea0 <UART_SetConfig+0x4e4>)
 8001e6c:	fba3 1302 	umull	r1, r3, r3, r2
 8001e70:	095b      	lsrs	r3, r3, #5
 8001e72:	2164      	movs	r1, #100	; 0x64
 8001e74:	fb01 f303 	mul.w	r3, r1, r3
 8001e78:	1ad3      	subs	r3, r2, r3
 8001e7a:	011b      	lsls	r3, r3, #4
 8001e7c:	3332      	adds	r3, #50	; 0x32
 8001e7e:	4a08      	ldr	r2, [pc, #32]	; (8001ea0 <UART_SetConfig+0x4e4>)
 8001e80:	fba2 2303 	umull	r2, r3, r2, r3
 8001e84:	095b      	lsrs	r3, r3, #5
 8001e86:	f003 020f 	and.w	r2, r3, #15
 8001e8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4422      	add	r2, r4
 8001e92:	609a      	str	r2, [r3, #8]
}
 8001e94:	bf00      	nop
 8001e96:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ea0:	51eb851f 	.word	0x51eb851f

08001ea4 <InfraredPD_Initialize>:
 8001ea4:	2802      	cmp	r0, #2
 8001ea6:	d825      	bhi.n	8001ef4 <InfraredPD_Initialize+0x50>
 8001ea8:	2800      	cmp	r0, #0
 8001eaa:	d130      	bne.n	8001f0e <InfraredPD_Initialize+0x6a>
 8001eac:	4a3e      	ldr	r2, [pc, #248]	; (8001fa8 <InfraredPD_Initialize+0x104>)
 8001eae:	6813      	ldr	r3, [r2, #0]
 8001eb0:	f04f 20e0 	mov.w	r0, #3758153728	; 0xe000e000
 8001eb4:	f023 0301 	bic.w	r3, r3, #1
 8001eb8:	6013      	str	r3, [r2, #0]
 8001eba:	f8d0 3d00 	ldr.w	r3, [r0, #3328]	; 0xd00
 8001ebe:	f64f 71f0 	movw	r1, #65520	; 0xfff0
 8001ec2:	f24c 2240 	movw	r2, #49728	; 0xc240
 8001ec6:	400b      	ands	r3, r1
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d02e      	beq.n	8001f2a <InfraredPD_Initialize+0x86>
 8001ecc:	f8d0 3d00 	ldr.w	r3, [r0, #3328]	; 0xd00
 8001ed0:	f24c 2270 	movw	r2, #49776	; 0xc270
 8001ed4:	400b      	ands	r3, r1
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d027      	beq.n	8001f2a <InfraredPD_Initialize+0x86>
 8001eda:	4a34      	ldr	r2, [pc, #208]	; (8001fac <InfraredPD_Initialize+0x108>)
 8001edc:	2301      	movs	r3, #1
 8001ede:	6093      	str	r3, [r2, #8]
 8001ee0:	6893      	ldr	r3, [r2, #8]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d1fc      	bne.n	8001ee0 <InfraredPD_Initialize+0x3c>
 8001ee6:	4b32      	ldr	r3, [pc, #200]	; (8001fb0 <InfraredPD_Initialize+0x10c>)
 8001ee8:	6013      	str	r3, [r2, #0]
 8001eea:	6812      	ldr	r2, [r2, #0]
 8001eec:	4b31      	ldr	r3, [pc, #196]	; (8001fb4 <InfraredPD_Initialize+0x110>)
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	d016      	beq.n	8001f20 <InfraredPD_Initialize+0x7c>
 8001ef2:	e7fe      	b.n	8001ef2 <InfraredPD_Initialize+0x4e>
 8001ef4:	2803      	cmp	r0, #3
 8001ef6:	d1d9      	bne.n	8001eac <InfraredPD_Initialize+0x8>
 8001ef8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001efc:	4a2e      	ldr	r2, [pc, #184]	; (8001fb8 <InfraredPD_Initialize+0x114>)
 8001efe:	6859      	ldr	r1, [r3, #4]
 8001f00:	4291      	cmp	r1, r2
 8001f02:	d00d      	beq.n	8001f20 <InfraredPD_Initialize+0x7c>
 8001f04:	685a      	ldr	r2, [r3, #4]
 8001f06:	4b2d      	ldr	r3, [pc, #180]	; (8001fbc <InfraredPD_Initialize+0x118>)
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d009      	beq.n	8001f20 <InfraredPD_Initialize+0x7c>
 8001f0c:	e7fe      	b.n	8001f0c <InfraredPD_Initialize+0x68>
 8001f0e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001f12:	4a2b      	ldr	r2, [pc, #172]	; (8001fc0 <InfraredPD_Initialize+0x11c>)
 8001f14:	f8d3 37f8 	ldr.w	r3, [r3, #2040]	; 0x7f8
 8001f18:	0c1b      	lsrs	r3, r3, #16
 8001f1a:	041b      	lsls	r3, r3, #16
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d103      	bne.n	8001f28 <InfraredPD_Initialize+0x84>
 8001f20:	4b28      	ldr	r3, [pc, #160]	; (8001fc4 <InfraredPD_Initialize+0x120>)
 8001f22:	2201      	movs	r2, #1
 8001f24:	701a      	strb	r2, [r3, #0]
 8001f26:	4770      	bx	lr
 8001f28:	e7fe      	b.n	8001f28 <InfraredPD_Initialize+0x84>
 8001f2a:	4b27      	ldr	r3, [pc, #156]	; (8001fc8 <InfraredPD_Initialize+0x124>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d1d3      	bne.n	8001eda <InfraredPD_Initialize+0x36>
 8001f32:	4a26      	ldr	r2, [pc, #152]	; (8001fcc <InfraredPD_Initialize+0x128>)
 8001f34:	6813      	ldr	r3, [r2, #0]
 8001f36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f3a:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8001f3e:	d021      	beq.n	8001f84 <InfraredPD_Initialize+0xe0>
 8001f40:	6813      	ldr	r3, [r2, #0]
 8001f42:	f240 4183 	movw	r1, #1155	; 0x483
 8001f46:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f4a:	428b      	cmp	r3, r1
 8001f4c:	d01a      	beq.n	8001f84 <InfraredPD_Initialize+0xe0>
 8001f4e:	6813      	ldr	r3, [r2, #0]
 8001f50:	f240 4285 	movw	r2, #1157	; 0x485
 8001f54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d013      	beq.n	8001f84 <InfraredPD_Initialize+0xe0>
 8001f5c:	4b1c      	ldr	r3, [pc, #112]	; (8001fd0 <InfraredPD_Initialize+0x12c>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f64:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001f68:	d1b7      	bne.n	8001eda <InfraredPD_Initialize+0x36>
 8001f6a:	4a1a      	ldr	r2, [pc, #104]	; (8001fd4 <InfraredPD_Initialize+0x130>)
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	6093      	str	r3, [r2, #8]
 8001f70:	6893      	ldr	r3, [r2, #8]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d1fc      	bne.n	8001f70 <InfraredPD_Initialize+0xcc>
 8001f76:	4b0e      	ldr	r3, [pc, #56]	; (8001fb0 <InfraredPD_Initialize+0x10c>)
 8001f78:	6013      	str	r3, [r2, #0]
 8001f7a:	6812      	ldr	r2, [r2, #0]
 8001f7c:	4b0d      	ldr	r3, [pc, #52]	; (8001fb4 <InfraredPD_Initialize+0x110>)
 8001f7e:	429a      	cmp	r2, r3
 8001f80:	d0ce      	beq.n	8001f20 <InfraredPD_Initialize+0x7c>
 8001f82:	e7b6      	b.n	8001ef2 <InfraredPD_Initialize+0x4e>
 8001f84:	4a14      	ldr	r2, [pc, #80]	; (8001fd8 <InfraredPD_Initialize+0x134>)
 8001f86:	2301      	movs	r3, #1
 8001f88:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8001f8c:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d1fb      	bne.n	8001f8c <InfraredPD_Initialize+0xe8>
 8001f94:	4b06      	ldr	r3, [pc, #24]	; (8001fb0 <InfraredPD_Initialize+0x10c>)
 8001f96:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8001f9a:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8001f9e:	4b05      	ldr	r3, [pc, #20]	; (8001fb4 <InfraredPD_Initialize+0x110>)
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	d0bd      	beq.n	8001f20 <InfraredPD_Initialize+0x7c>
 8001fa4:	e7a5      	b.n	8001ef2 <InfraredPD_Initialize+0x4e>
 8001fa6:	bf00      	nop
 8001fa8:	e0002000 	.word	0xe0002000
 8001fac:	40023000 	.word	0x40023000
 8001fb0:	f407a5c2 	.word	0xf407a5c2
 8001fb4:	b5e8b5cd 	.word	0xb5e8b5cd
 8001fb8:	0201e041 	.word	0x0201e041
 8001fbc:	02028041 	.word	0x02028041
 8001fc0:	aa550000 	.word	0xaa550000
 8001fc4:	20000078 	.word	0x20000078
 8001fc8:	e0042000 	.word	0xe0042000
 8001fcc:	5c001000 	.word	0x5c001000
 8001fd0:	50081000 	.word	0x50081000
 8001fd4:	4c004000 	.word	0x4c004000
 8001fd8:	58024000 	.word	0x58024000

08001fdc <InfraredPD_CreateInstance>:
 8001fdc:	4b0a      	ldr	r3, [pc, #40]	; (8002008 <InfraredPD_CreateInstance+0x2c>)
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	b183      	cbz	r3, 8002004 <InfraredPD_CreateInstance+0x28>
 8001fe2:	b510      	push	{r4, lr}
 8001fe4:	4604      	mov	r4, r0
 8001fe6:	20c0      	movs	r0, #192	; 0xc0
 8001fe8:	f000 fa04 	bl	80023f4 <malloc>
 8001fec:	4603      	mov	r3, r0
 8001fee:	b138      	cbz	r0, 8002000 <InfraredPD_CreateInstance+0x24>
 8001ff0:	4a06      	ldr	r2, [pc, #24]	; (800200c <InfraredPD_CreateInstance+0x30>)
 8001ff2:	ca03      	ldmia	r2!, {r0, r1}
 8001ff4:	f04f 0c00 	mov.w	ip, #0
 8001ff8:	f883 c0a8 	strb.w	ip, [r3, #168]	; 0xa8
 8001ffc:	6020      	str	r0, [r4, #0]
 8001ffe:	6061      	str	r1, [r4, #4]
 8002000:	4618      	mov	r0, r3
 8002002:	bd10      	pop	{r4, pc}
 8002004:	4618      	mov	r0, r3
 8002006:	4770      	bx	lr
 8002008:	20000078 	.word	0x20000078
 800200c:	08002990 	.word	0x08002990

08002010 <InfraredPD_Start>:
 8002010:	4bbc      	ldr	r3, [pc, #752]	; (8002304 <InfraredPD_Start+0x2f4>)
 8002012:	781b      	ldrb	r3, [r3, #0]
 8002014:	b90b      	cbnz	r3, 800201a <InfraredPD_Start+0xa>
 8002016:	4618      	mov	r0, r3
 8002018:	4770      	bx	lr
 800201a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800201e:	ed2d 8b04 	vpush	{d8-d9}
 8002022:	4616      	mov	r6, r2
 8002024:	780a      	ldrb	r2, [r1, #0]
 8002026:	1e53      	subs	r3, r2, #1
 8002028:	2b01      	cmp	r3, #1
 800202a:	4604      	mov	r4, r0
 800202c:	460d      	mov	r5, r1
 800202e:	d917      	bls.n	8002060 <InfraredPD_Start+0x50>
 8002030:	2a0f      	cmp	r2, #15
 8002032:	d846      	bhi.n	80020c2 <InfraredPD_Start+0xb2>
 8002034:	f248 1310 	movw	r3, #33040	; 0x8110
 8002038:	40d3      	lsrs	r3, r2
 800203a:	07db      	lsls	r3, r3, #31
 800203c:	f140 81aa 	bpl.w	8002394 <InfraredPD_Start+0x384>
 8002040:	884b      	ldrh	r3, [r1, #2]
 8002042:	2b80      	cmp	r3, #128	; 0x80
 8002044:	f000 81ae 	beq.w	80023a4 <InfraredPD_Start+0x394>
 8002048:	d90f      	bls.n	800206a <InfraredPD_Start+0x5a>
 800204a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800204e:	f000 81ae 	beq.w	80023ae <InfraredPD_Start+0x39e>
 8002052:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002056:	f040 817b 	bne.w	8002350 <InfraredPD_Start+0x340>
 800205a:	4bab      	ldr	r3, [pc, #684]	; (8002308 <InfraredPD_Start+0x2f8>)
 800205c:	60a3      	str	r3, [r4, #8]
 800205e:	e020      	b.n	80020a2 <InfraredPD_Start+0x92>
 8002060:	884b      	ldrh	r3, [r1, #2]
 8002062:	2b80      	cmp	r3, #128	; 0x80
 8002064:	f000 8187 	beq.w	8002376 <InfraredPD_Start+0x366>
 8002068:	d810      	bhi.n	800208c <InfraredPD_Start+0x7c>
 800206a:	2b08      	cmp	r3, #8
 800206c:	f000 817d 	beq.w	800236a <InfraredPD_Start+0x35a>
 8002070:	2b20      	cmp	r3, #32
 8002072:	d120      	bne.n	80020b6 <InfraredPD_Start+0xa6>
 8002074:	4ba5      	ldr	r3, [pc, #660]	; (800230c <InfraredPD_Start+0x2fc>)
 8002076:	60a3      	str	r3, [r4, #8]
 8002078:	792b      	ldrb	r3, [r5, #4]
 800207a:	3b01      	subs	r3, #1
 800207c:	2b07      	cmp	r3, #7
 800207e:	d838      	bhi.n	80020f2 <InfraredPD_Start+0xe2>
 8002080:	e8df f003 	tbb	[pc, r3]
 8002084:	ac37b13d 	.word	0xac37b13d
 8002088:	a7373737 	.word	0xa7373737
 800208c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002090:	f000 816e 	beq.w	8002370 <InfraredPD_Start+0x360>
 8002094:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002098:	d106      	bne.n	80020a8 <InfraredPD_Start+0x98>
 800209a:	4b9b      	ldr	r3, [pc, #620]	; (8002308 <InfraredPD_Start+0x2f8>)
 800209c:	6083      	str	r3, [r0, #8]
 800209e:	2a02      	cmp	r2, #2
 80020a0:	d1ea      	bne.n	8002078 <InfraredPD_Start+0x68>
 80020a2:	2301      	movs	r3, #1
 80020a4:	702b      	strb	r3, [r5, #0]
 80020a6:	e7e7      	b.n	8002078 <InfraredPD_Start+0x68>
 80020a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020ac:	f040 814a 	bne.w	8002344 <InfraredPD_Start+0x334>
 80020b0:	4b97      	ldr	r3, [pc, #604]	; (8002310 <InfraredPD_Start+0x300>)
 80020b2:	6083      	str	r3, [r0, #8]
 80020b4:	e7e0      	b.n	8002078 <InfraredPD_Start+0x68>
 80020b6:	2b02      	cmp	r3, #2
 80020b8:	f040 8144 	bne.w	8002344 <InfraredPD_Start+0x334>
 80020bc:	4b95      	ldr	r3, [pc, #596]	; (8002314 <InfraredPD_Start+0x304>)
 80020be:	60a3      	str	r3, [r4, #8]
 80020c0:	e7da      	b.n	8002078 <InfraredPD_Start+0x68>
 80020c2:	2a1e      	cmp	r2, #30
 80020c4:	f040 8166 	bne.w	8002394 <InfraredPD_Start+0x384>
 80020c8:	884b      	ldrh	r3, [r1, #2]
 80020ca:	2b80      	cmp	r3, #128	; 0x80
 80020cc:	f000 815d 	beq.w	800238a <InfraredPD_Start+0x37a>
 80020d0:	d9cb      	bls.n	800206a <InfraredPD_Start+0x5a>
 80020d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020d6:	f000 8172 	beq.w	80023be <InfraredPD_Start+0x3ae>
 80020da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020de:	d0bc      	beq.n	800205a <InfraredPD_Start+0x4a>
 80020e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020e4:	f040 812e 	bne.w	8002344 <InfraredPD_Start+0x334>
 80020e8:	4b89      	ldr	r3, [pc, #548]	; (8002310 <InfraredPD_Start+0x300>)
 80020ea:	6083      	str	r3, [r0, #8]
 80020ec:	2304      	movs	r3, #4
 80020ee:	702b      	strb	r3, [r5, #0]
 80020f0:	e7c2      	b.n	8002078 <InfraredPD_Start+0x68>
 80020f2:	2303      	movs	r3, #3
 80020f4:	ecbd 8b04 	vpop	{d8-d9}
 80020f8:	4618      	mov	r0, r3
 80020fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80020fe:	4b86      	ldr	r3, [pc, #536]	; (8002318 <InfraredPD_Start+0x308>)
 8002100:	eddf 7a86 	vldr	s15, [pc, #536]	; 800231c <InfraredPD_Start+0x30c>
 8002104:	60e3      	str	r3, [r4, #12]
 8002106:	796b      	ldrb	r3, [r5, #5]
 8002108:	2b01      	cmp	r3, #1
 800210a:	d002      	beq.n	8002112 <InfraredPD_Start+0x102>
 800210c:	2b08      	cmp	r3, #8
 800210e:	f040 812a 	bne.w	8002366 <InfraredPD_Start+0x356>
 8002112:	ed95 7a02 	vldr	s14, [r5, #8]
 8002116:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800211a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800211e:	f100 8120 	bmi.w	8002362 <InfraredPD_Start+0x352>
 8002122:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002126:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800212a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800212e:	f300 8118 	bgt.w	8002362 <InfraredPD_Start+0x352>
 8002132:	f9b6 3002 	ldrsh.w	r3, [r6, #2]
 8002136:	eddf 6a7a 	vldr	s13, [pc, #488]	; 8002320 <InfraredPD_Start+0x310>
 800213a:	2b00      	cmp	r3, #0
 800213c:	bfbc      	itt	lt
 800213e:	f647 73ff 	movwlt	r3, #32767	; 0x7fff
 8002142:	8073      	strhlt	r3, [r6, #2]
 8002144:	f9b6 3004 	ldrsh.w	r3, [r6, #4]
 8002148:	2b00      	cmp	r3, #0
 800214a:	bfbc      	itt	lt
 800214c:	f647 73ff 	movwlt	r3, #32767	; 0x7fff
 8002150:	80b3      	strhlt	r3, [r6, #4]
 8002152:	88eb      	ldrh	r3, [r5, #6]
 8002154:	ee08 3a10 	vmov	s16, r3
 8002158:	ee27 7a26 	vmul.f32	s14, s14, s13
 800215c:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
 8002160:	edd4 6a02 	vldr	s13, [r4, #8]
 8002164:	ee28 8a07 	vmul.f32	s16, s16, s14
 8002168:	ee68 7a27 	vmul.f32	s15, s16, s15
 800216c:	ed84 8a05 	vstr	s16, [r4, #20]
 8002170:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002174:	eee6 7aa6 	vfma.f32	s15, s13, s13
 8002178:	eeb1 7ae7 	vsqrt.f32	s14, s15
 800217c:	ee87 0a26 	vdiv.f32	s0, s14, s13
 8002180:	ed84 7a04 	vstr	s14, [r4, #16]
 8002184:	ee20 0a00 	vmul.f32	s0, s0, s0
 8002188:	ed84 0a06 	vstr	s0, [r4, #24]
 800218c:	f000 fac2 	bl	8002714 <ceilf>
 8002190:	eebc 0ac0 	vcvt.u32.f32	s0, s0
 8002194:	2301      	movs	r3, #1
 8002196:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 800219a:	ee10 3a10 	vmov	r3, s0
 800219e:	b298      	uxth	r0, r3
 80021a0:	2300      	movs	r3, #0
 80021a2:	83a0      	strh	r0, [r4, #28]
 80021a4:	6223      	str	r3, [r4, #32]
 80021a6:	7833      	ldrb	r3, [r6, #0]
 80021a8:	b313      	cbz	r3, 80021f0 <InfraredPD_Start+0x1e0>
 80021aa:	2b02      	cmp	r3, #2
 80021ac:	f000 80e6 	beq.w	800237c <InfraredPD_Start+0x36c>
 80021b0:	7873      	ldrb	r3, [r6, #1]
 80021b2:	b1eb      	cbz	r3, 80021f0 <InfraredPD_Start+0x1e0>
 80021b4:	2300      	movs	r3, #0
 80021b6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80021ba:	f894 30a8 	ldrb.w	r3, [r4, #168]	; 0xa8
 80021be:	2b01      	cmp	r3, #1
 80021c0:	f000 8100 	beq.w	80023c4 <InfraredPD_Start+0x3b4>
 80021c4:	0080      	lsls	r0, r0, #2
 80021c6:	f000 f915 	bl	80023f4 <malloc>
 80021ca:	6460      	str	r0, [r4, #68]	; 0x44
 80021cc:	b980      	cbnz	r0, 80021f0 <InfraredPD_Start+0x1e0>
 80021ce:	2306      	movs	r3, #6
 80021d0:	e790      	b.n	80020f4 <InfraredPD_Start+0xe4>
 80021d2:	4b54      	ldr	r3, [pc, #336]	; (8002324 <InfraredPD_Start+0x314>)
 80021d4:	eddf 7a54 	vldr	s15, [pc, #336]	; 8002328 <InfraredPD_Start+0x318>
 80021d8:	60e3      	str	r3, [r4, #12]
 80021da:	e794      	b.n	8002106 <InfraredPD_Start+0xf6>
 80021dc:	4b53      	ldr	r3, [pc, #332]	; (800232c <InfraredPD_Start+0x31c>)
 80021de:	eddf 7a54 	vldr	s15, [pc, #336]	; 8002330 <InfraredPD_Start+0x320>
 80021e2:	60e3      	str	r3, [r4, #12]
 80021e4:	e78f      	b.n	8002106 <InfraredPD_Start+0xf6>
 80021e6:	4b53      	ldr	r3, [pc, #332]	; (8002334 <InfraredPD_Start+0x324>)
 80021e8:	eddf 7a53 	vldr	s15, [pc, #332]	; 8002338 <InfraredPD_Start+0x328>
 80021ec:	60e3      	str	r3, [r4, #12]
 80021ee:	e78a      	b.n	8002106 <InfraredPD_Start+0xf6>
 80021f0:	2300      	movs	r3, #0
 80021f2:	7828      	ldrb	r0, [r5, #0]
 80021f4:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
 80021f8:	2301      	movs	r3, #1
 80021fa:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
 80021fe:	f894 30a8 	ldrb.w	r3, [r4, #168]	; 0xa8
 8002202:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002206:	0040      	lsls	r0, r0, #1
 8002208:	2b01      	cmp	r3, #1
 800220a:	f8a4 0048 	strh.w	r0, [r4, #72]	; 0x48
 800220e:	f000 80c3 	beq.w	8002398 <InfraredPD_Start+0x388>
 8002212:	0080      	lsls	r0, r0, #2
 8002214:	f000 f8ee 	bl	80023f4 <malloc>
 8002218:	6520      	str	r0, [r4, #80]	; 0x50
 800221a:	2800      	cmp	r0, #0
 800221c:	f000 80d7 	beq.w	80023ce <InfraredPD_Start+0x3be>
 8002220:	f04f 0800 	mov.w	r8, #0
 8002224:	f8a4 8060 	strh.w	r8, [r4, #96]	; 0x60
 8002228:	2300      	movs	r3, #0
 800222a:	65e3      	str	r3, [r4, #92]	; 0x5c
 800222c:	88b3      	ldrh	r3, [r6, #4]
 800222e:	ed9f 0a43 	vldr	s0, [pc, #268]	; 800233c <InfraredPD_Start+0x32c>
 8002232:	ee07 3a90 	vmov	s15, r3
 8002236:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800223a:	eef6 8a00 	vmov.f32	s17, #96	; 0x3f000000  0.5
 800223e:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
 8002242:	ee67 6aa8 	vmul.f32	s13, s15, s17
 8002246:	ee27 7a87 	vmul.f32	s14, s15, s14
 800224a:	edc4 7a19 	vstr	s15, [r4, #100]	; 0x64
 800224e:	edc4 6a1a 	vstr	s13, [r4, #104]	; 0x68
 8002252:	ed84 7a1b 	vstr	s14, [r4, #108]	; 0x6c
 8002256:	782f      	ldrb	r7, [r5, #0]
 8002258:	ee07 7a90 	vmov	s15, r7
 800225c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002260:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8002264:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8002268:	ee27 0ac0 	vnmul.f32	s0, s15, s0
 800226c:	eeb1 9a67 	vneg.f32	s18, s15
 8002270:	f000 fa0c 	bl	800268c <expf>
 8002274:	eddf 7a32 	vldr	s15, [pc, #200]	; 8002340 <InfraredPD_Start+0x330>
 8002278:	ee38 0a40 	vsub.f32	s0, s16, s0
 800227c:	ed84 0a1c 	vstr	s0, [r4, #112]	; 0x70
 8002280:	ee29 0a27 	vmul.f32	s0, s18, s15
 8002284:	f000 fa02 	bl	800268c <expf>
 8002288:	8873      	ldrh	r3, [r6, #2]
 800228a:	f884 8090 	strb.w	r8, [r4, #144]	; 0x90
 800228e:	ee07 3a90 	vmov	s15, r3
 8002292:	2201      	movs	r2, #1
 8002294:	f884 20a8 	strb.w	r2, [r4, #168]	; 0xa8
 8002298:	ebc7 1107 	rsb	r1, r7, r7, lsl #4
 800229c:	b2ba      	uxth	r2, r7
 800229e:	e9c4 8828 	strd	r8, r8, [r4, #160]	; 0xa0
 80022a2:	f8a4 209a 	strh.w	r2, [r4, #154]	; 0x9a
 80022a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022aa:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80022ae:	0049      	lsls	r1, r1, #1
 80022b0:	f8a4 1098 	strh.w	r1, [r4, #152]	; 0x98
 80022b4:	ebc2 1102 	rsb	r1, r2, r2, lsl #4
 80022b8:	ee67 8aa8 	vmul.f32	s17, s15, s17
 80022bc:	00c9      	lsls	r1, r1, #3
 80022be:	0092      	lsls	r2, r2, #2
 80022c0:	f8a4 109c 	strh.w	r1, [r4, #156]	; 0x9c
 80022c4:	f8a4 209e 	strh.w	r2, [r4, #158]	; 0x9e
 80022c8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80022cc:	edc4 8a22 	vstr	s17, [r4, #136]	; 0x88
 80022d0:	ee38 0a40 	vsub.f32	s0, s16, s0
 80022d4:	ecbd 8b04 	vpop	{d8-d9}
 80022d8:	eb07 0747 	add.w	r7, r7, r7, lsl #1
 80022dc:	f8a4 708c 	strh.w	r7, [r4, #140]	; 0x8c
 80022e0:	f104 07ac 	add.w	r7, r4, #172	; 0xac
 80022e4:	ed84 0a1d 	vstr	s0, [r4, #116]	; 0x74
 80022e8:	edc4 7a21 	vstr	s15, [r4, #132]	; 0x84
 80022ec:	f8a4 808e 	strh.w	r8, [r4, #142]	; 0x8e
 80022f0:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 80022f4:	6830      	ldr	r0, [r6, #0]
 80022f6:	6871      	ldr	r1, [r6, #4]
 80022f8:	4643      	mov	r3, r8
 80022fa:	34b8      	adds	r4, #184	; 0xb8
 80022fc:	c403      	stmia	r4!, {r0, r1}
 80022fe:	4618      	mov	r0, r3
 8002300:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002304:	20000078 	.word	0x20000078
 8002308:	41680000 	.word	0x41680000
 800230c:	42006666 	.word	0x42006666
 8002310:	419b3333 	.word	0x419b3333
 8002314:	42c6999a 	.word	0x42c6999a
 8002318:	43168000 	.word	0x43168000
 800231c:	3e1a1cad 	.word	0x3e1a1cad
 8002320:	3f933333 	.word	0x3f933333
 8002324:	4254cccd 	.word	0x4254cccd
 8002328:	3d59e83f 	.word	0x3d59e83f
 800232c:	42966666 	.word	0x42966666
 8002330:	3d9a0275 	.word	0x3d9a0275
 8002334:	42d4cccd 	.word	0x42d4cccd
 8002338:	3dd9e83f 	.word	0x3dd9e83f
 800233c:	4048e093 	.word	0x4048e093
 8002340:	3ea0da75 	.word	0x3ea0da75
 8002344:	ecbd 8b04 	vpop	{d8-d9}
 8002348:	2302      	movs	r3, #2
 800234a:	4618      	mov	r0, r3
 800234c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002350:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002354:	d1f6      	bne.n	8002344 <InfraredPD_Start+0x334>
 8002356:	4b22      	ldr	r3, [pc, #136]	; (80023e0 <InfraredPD_Start+0x3d0>)
 8002358:	60a3      	str	r3, [r4, #8]
 800235a:	2a04      	cmp	r2, #4
 800235c:	f63f aec6 	bhi.w	80020ec <InfraredPD_Start+0xdc>
 8002360:	e68a      	b.n	8002078 <InfraredPD_Start+0x68>
 8002362:	2305      	movs	r3, #5
 8002364:	e6c6      	b.n	80020f4 <InfraredPD_Start+0xe4>
 8002366:	2304      	movs	r3, #4
 8002368:	e6c4      	b.n	80020f4 <InfraredPD_Start+0xe4>
 800236a:	4b1e      	ldr	r3, [pc, #120]	; (80023e4 <InfraredPD_Start+0x3d4>)
 800236c:	60a3      	str	r3, [r4, #8]
 800236e:	e683      	b.n	8002078 <InfraredPD_Start+0x68>
 8002370:	4b1d      	ldr	r3, [pc, #116]	; (80023e8 <InfraredPD_Start+0x3d8>)
 8002372:	6083      	str	r3, [r0, #8]
 8002374:	e680      	b.n	8002078 <InfraredPD_Start+0x68>
 8002376:	4b1d      	ldr	r3, [pc, #116]	; (80023ec <InfraredPD_Start+0x3dc>)
 8002378:	6083      	str	r3, [r0, #8]
 800237a:	e67d      	b.n	8002078 <InfraredPD_Start+0x68>
 800237c:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 80023f0 <InfraredPD_Start+0x3e0>
 8002380:	ee28 7a07 	vmul.f32	s14, s16, s14
 8002384:	ed84 7a0e 	vstr	s14, [r4, #56]	; 0x38
 8002388:	e712      	b.n	80021b0 <InfraredPD_Start+0x1a0>
 800238a:	4b18      	ldr	r3, [pc, #96]	; (80023ec <InfraredPD_Start+0x3dc>)
 800238c:	60a3      	str	r3, [r4, #8]
 800238e:	2308      	movs	r3, #8
 8002390:	702b      	strb	r3, [r5, #0]
 8002392:	e671      	b.n	8002078 <InfraredPD_Start+0x68>
 8002394:	2301      	movs	r3, #1
 8002396:	e6ad      	b.n	80020f4 <InfraredPD_Start+0xe4>
 8002398:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800239a:	f000 f833 	bl	8002404 <free>
 800239e:	f8b4 0048 	ldrh.w	r0, [r4, #72]	; 0x48
 80023a2:	e736      	b.n	8002212 <InfraredPD_Start+0x202>
 80023a4:	4b11      	ldr	r3, [pc, #68]	; (80023ec <InfraredPD_Start+0x3dc>)
 80023a6:	60a3      	str	r3, [r4, #8]
 80023a8:	2a08      	cmp	r2, #8
 80023aa:	d8f0      	bhi.n	800238e <InfraredPD_Start+0x37e>
 80023ac:	e664      	b.n	8002078 <InfraredPD_Start+0x68>
 80023ae:	4b0e      	ldr	r3, [pc, #56]	; (80023e8 <InfraredPD_Start+0x3d8>)
 80023b0:	60a3      	str	r3, [r4, #8]
 80023b2:	2a02      	cmp	r2, #2
 80023b4:	f67f ae60 	bls.w	8002078 <InfraredPD_Start+0x68>
 80023b8:	2302      	movs	r3, #2
 80023ba:	702b      	strb	r3, [r5, #0]
 80023bc:	e65c      	b.n	8002078 <InfraredPD_Start+0x68>
 80023be:	4b0a      	ldr	r3, [pc, #40]	; (80023e8 <InfraredPD_Start+0x3d8>)
 80023c0:	6083      	str	r3, [r0, #8]
 80023c2:	e7f9      	b.n	80023b8 <InfraredPD_Start+0x3a8>
 80023c4:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80023c6:	f000 f81d 	bl	8002404 <free>
 80023ca:	8ba0      	ldrh	r0, [r4, #28]
 80023cc:	e6fa      	b.n	80021c4 <InfraredPD_Start+0x1b4>
 80023ce:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80023d0:	b118      	cbz	r0, 80023da <InfraredPD_Start+0x3ca>
 80023d2:	f000 f817 	bl	8002404 <free>
 80023d6:	2307      	movs	r3, #7
 80023d8:	e68c      	b.n	80020f4 <InfraredPD_Start+0xe4>
 80023da:	2307      	movs	r3, #7
 80023dc:	e68a      	b.n	80020f4 <InfraredPD_Start+0xe4>
 80023de:	bf00      	nop
 80023e0:	419b3333 	.word	0x419b3333
 80023e4:	42560000 	.word	0x42560000
 80023e8:	41873333 	.word	0x41873333
 80023ec:	41b00000 	.word	0x41b00000
 80023f0:	3223b1a8 	.word	0x3223b1a8

080023f4 <malloc>:
 80023f4:	4b02      	ldr	r3, [pc, #8]	; (8002400 <malloc+0xc>)
 80023f6:	4601      	mov	r1, r0
 80023f8:	6818      	ldr	r0, [r3, #0]
 80023fa:	f000 b82b 	b.w	8002454 <_malloc_r>
 80023fe:	bf00      	nop
 8002400:	20000058 	.word	0x20000058

08002404 <free>:
 8002404:	4b02      	ldr	r3, [pc, #8]	; (8002410 <free+0xc>)
 8002406:	4601      	mov	r1, r0
 8002408:	6818      	ldr	r0, [r3, #0]
 800240a:	f000 b8f3 	b.w	80025f4 <_free_r>
 800240e:	bf00      	nop
 8002410:	20000058 	.word	0x20000058

08002414 <sbrk_aligned>:
 8002414:	b570      	push	{r4, r5, r6, lr}
 8002416:	4e0e      	ldr	r6, [pc, #56]	; (8002450 <sbrk_aligned+0x3c>)
 8002418:	460c      	mov	r4, r1
 800241a:	6831      	ldr	r1, [r6, #0]
 800241c:	4605      	mov	r5, r0
 800241e:	b911      	cbnz	r1, 8002426 <sbrk_aligned+0x12>
 8002420:	f000 f8ac 	bl	800257c <_sbrk_r>
 8002424:	6030      	str	r0, [r6, #0]
 8002426:	4621      	mov	r1, r4
 8002428:	4628      	mov	r0, r5
 800242a:	f000 f8a7 	bl	800257c <_sbrk_r>
 800242e:	1c43      	adds	r3, r0, #1
 8002430:	d00a      	beq.n	8002448 <sbrk_aligned+0x34>
 8002432:	1cc4      	adds	r4, r0, #3
 8002434:	f024 0403 	bic.w	r4, r4, #3
 8002438:	42a0      	cmp	r0, r4
 800243a:	d007      	beq.n	800244c <sbrk_aligned+0x38>
 800243c:	1a21      	subs	r1, r4, r0
 800243e:	4628      	mov	r0, r5
 8002440:	f000 f89c 	bl	800257c <_sbrk_r>
 8002444:	3001      	adds	r0, #1
 8002446:	d101      	bne.n	800244c <sbrk_aligned+0x38>
 8002448:	f04f 34ff 	mov.w	r4, #4294967295
 800244c:	4620      	mov	r0, r4
 800244e:	bd70      	pop	{r4, r5, r6, pc}
 8002450:	200000d8 	.word	0x200000d8

08002454 <_malloc_r>:
 8002454:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002458:	1ccd      	adds	r5, r1, #3
 800245a:	f025 0503 	bic.w	r5, r5, #3
 800245e:	3508      	adds	r5, #8
 8002460:	2d0c      	cmp	r5, #12
 8002462:	bf38      	it	cc
 8002464:	250c      	movcc	r5, #12
 8002466:	2d00      	cmp	r5, #0
 8002468:	4607      	mov	r7, r0
 800246a:	db01      	blt.n	8002470 <_malloc_r+0x1c>
 800246c:	42a9      	cmp	r1, r5
 800246e:	d905      	bls.n	800247c <_malloc_r+0x28>
 8002470:	230c      	movs	r3, #12
 8002472:	603b      	str	r3, [r7, #0]
 8002474:	2600      	movs	r6, #0
 8002476:	4630      	mov	r0, r6
 8002478:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800247c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002550 <_malloc_r+0xfc>
 8002480:	f000 f868 	bl	8002554 <__malloc_lock>
 8002484:	f8d8 3000 	ldr.w	r3, [r8]
 8002488:	461c      	mov	r4, r3
 800248a:	bb5c      	cbnz	r4, 80024e4 <_malloc_r+0x90>
 800248c:	4629      	mov	r1, r5
 800248e:	4638      	mov	r0, r7
 8002490:	f7ff ffc0 	bl	8002414 <sbrk_aligned>
 8002494:	1c43      	adds	r3, r0, #1
 8002496:	4604      	mov	r4, r0
 8002498:	d155      	bne.n	8002546 <_malloc_r+0xf2>
 800249a:	f8d8 4000 	ldr.w	r4, [r8]
 800249e:	4626      	mov	r6, r4
 80024a0:	2e00      	cmp	r6, #0
 80024a2:	d145      	bne.n	8002530 <_malloc_r+0xdc>
 80024a4:	2c00      	cmp	r4, #0
 80024a6:	d048      	beq.n	800253a <_malloc_r+0xe6>
 80024a8:	6823      	ldr	r3, [r4, #0]
 80024aa:	4631      	mov	r1, r6
 80024ac:	4638      	mov	r0, r7
 80024ae:	eb04 0903 	add.w	r9, r4, r3
 80024b2:	f000 f863 	bl	800257c <_sbrk_r>
 80024b6:	4581      	cmp	r9, r0
 80024b8:	d13f      	bne.n	800253a <_malloc_r+0xe6>
 80024ba:	6821      	ldr	r1, [r4, #0]
 80024bc:	1a6d      	subs	r5, r5, r1
 80024be:	4629      	mov	r1, r5
 80024c0:	4638      	mov	r0, r7
 80024c2:	f7ff ffa7 	bl	8002414 <sbrk_aligned>
 80024c6:	3001      	adds	r0, #1
 80024c8:	d037      	beq.n	800253a <_malloc_r+0xe6>
 80024ca:	6823      	ldr	r3, [r4, #0]
 80024cc:	442b      	add	r3, r5
 80024ce:	6023      	str	r3, [r4, #0]
 80024d0:	f8d8 3000 	ldr.w	r3, [r8]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d038      	beq.n	800254a <_malloc_r+0xf6>
 80024d8:	685a      	ldr	r2, [r3, #4]
 80024da:	42a2      	cmp	r2, r4
 80024dc:	d12b      	bne.n	8002536 <_malloc_r+0xe2>
 80024de:	2200      	movs	r2, #0
 80024e0:	605a      	str	r2, [r3, #4]
 80024e2:	e00f      	b.n	8002504 <_malloc_r+0xb0>
 80024e4:	6822      	ldr	r2, [r4, #0]
 80024e6:	1b52      	subs	r2, r2, r5
 80024e8:	d41f      	bmi.n	800252a <_malloc_r+0xd6>
 80024ea:	2a0b      	cmp	r2, #11
 80024ec:	d917      	bls.n	800251e <_malloc_r+0xca>
 80024ee:	1961      	adds	r1, r4, r5
 80024f0:	42a3      	cmp	r3, r4
 80024f2:	6025      	str	r5, [r4, #0]
 80024f4:	bf18      	it	ne
 80024f6:	6059      	strne	r1, [r3, #4]
 80024f8:	6863      	ldr	r3, [r4, #4]
 80024fa:	bf08      	it	eq
 80024fc:	f8c8 1000 	streq.w	r1, [r8]
 8002500:	5162      	str	r2, [r4, r5]
 8002502:	604b      	str	r3, [r1, #4]
 8002504:	4638      	mov	r0, r7
 8002506:	f104 060b 	add.w	r6, r4, #11
 800250a:	f000 f829 	bl	8002560 <__malloc_unlock>
 800250e:	f026 0607 	bic.w	r6, r6, #7
 8002512:	1d23      	adds	r3, r4, #4
 8002514:	1af2      	subs	r2, r6, r3
 8002516:	d0ae      	beq.n	8002476 <_malloc_r+0x22>
 8002518:	1b9b      	subs	r3, r3, r6
 800251a:	50a3      	str	r3, [r4, r2]
 800251c:	e7ab      	b.n	8002476 <_malloc_r+0x22>
 800251e:	42a3      	cmp	r3, r4
 8002520:	6862      	ldr	r2, [r4, #4]
 8002522:	d1dd      	bne.n	80024e0 <_malloc_r+0x8c>
 8002524:	f8c8 2000 	str.w	r2, [r8]
 8002528:	e7ec      	b.n	8002504 <_malloc_r+0xb0>
 800252a:	4623      	mov	r3, r4
 800252c:	6864      	ldr	r4, [r4, #4]
 800252e:	e7ac      	b.n	800248a <_malloc_r+0x36>
 8002530:	4634      	mov	r4, r6
 8002532:	6876      	ldr	r6, [r6, #4]
 8002534:	e7b4      	b.n	80024a0 <_malloc_r+0x4c>
 8002536:	4613      	mov	r3, r2
 8002538:	e7cc      	b.n	80024d4 <_malloc_r+0x80>
 800253a:	230c      	movs	r3, #12
 800253c:	603b      	str	r3, [r7, #0]
 800253e:	4638      	mov	r0, r7
 8002540:	f000 f80e 	bl	8002560 <__malloc_unlock>
 8002544:	e797      	b.n	8002476 <_malloc_r+0x22>
 8002546:	6025      	str	r5, [r4, #0]
 8002548:	e7dc      	b.n	8002504 <_malloc_r+0xb0>
 800254a:	605b      	str	r3, [r3, #4]
 800254c:	deff      	udf	#255	; 0xff
 800254e:	bf00      	nop
 8002550:	200000d4 	.word	0x200000d4

08002554 <__malloc_lock>:
 8002554:	4801      	ldr	r0, [pc, #4]	; (800255c <__malloc_lock+0x8>)
 8002556:	f000 b84b 	b.w	80025f0 <__retarget_lock_acquire_recursive>
 800255a:	bf00      	nop
 800255c:	20000218 	.word	0x20000218

08002560 <__malloc_unlock>:
 8002560:	4801      	ldr	r0, [pc, #4]	; (8002568 <__malloc_unlock+0x8>)
 8002562:	f000 b846 	b.w	80025f2 <__retarget_lock_release_recursive>
 8002566:	bf00      	nop
 8002568:	20000218 	.word	0x20000218

0800256c <memset>:
 800256c:	4402      	add	r2, r0
 800256e:	4603      	mov	r3, r0
 8002570:	4293      	cmp	r3, r2
 8002572:	d100      	bne.n	8002576 <memset+0xa>
 8002574:	4770      	bx	lr
 8002576:	f803 1b01 	strb.w	r1, [r3], #1
 800257a:	e7f9      	b.n	8002570 <memset+0x4>

0800257c <_sbrk_r>:
 800257c:	b538      	push	{r3, r4, r5, lr}
 800257e:	4d06      	ldr	r5, [pc, #24]	; (8002598 <_sbrk_r+0x1c>)
 8002580:	2300      	movs	r3, #0
 8002582:	4604      	mov	r4, r0
 8002584:	4608      	mov	r0, r1
 8002586:	602b      	str	r3, [r5, #0]
 8002588:	f7fe f9ac 	bl	80008e4 <_sbrk>
 800258c:	1c43      	adds	r3, r0, #1
 800258e:	d102      	bne.n	8002596 <_sbrk_r+0x1a>
 8002590:	682b      	ldr	r3, [r5, #0]
 8002592:	b103      	cbz	r3, 8002596 <_sbrk_r+0x1a>
 8002594:	6023      	str	r3, [r4, #0]
 8002596:	bd38      	pop	{r3, r4, r5, pc}
 8002598:	20000214 	.word	0x20000214

0800259c <__errno>:
 800259c:	4b01      	ldr	r3, [pc, #4]	; (80025a4 <__errno+0x8>)
 800259e:	6818      	ldr	r0, [r3, #0]
 80025a0:	4770      	bx	lr
 80025a2:	bf00      	nop
 80025a4:	20000058 	.word	0x20000058

080025a8 <__libc_init_array>:
 80025a8:	b570      	push	{r4, r5, r6, lr}
 80025aa:	4d0d      	ldr	r5, [pc, #52]	; (80025e0 <__libc_init_array+0x38>)
 80025ac:	4c0d      	ldr	r4, [pc, #52]	; (80025e4 <__libc_init_array+0x3c>)
 80025ae:	1b64      	subs	r4, r4, r5
 80025b0:	10a4      	asrs	r4, r4, #2
 80025b2:	2600      	movs	r6, #0
 80025b4:	42a6      	cmp	r6, r4
 80025b6:	d109      	bne.n	80025cc <__libc_init_array+0x24>
 80025b8:	4d0b      	ldr	r5, [pc, #44]	; (80025e8 <__libc_init_array+0x40>)
 80025ba:	4c0c      	ldr	r4, [pc, #48]	; (80025ec <__libc_init_array+0x44>)
 80025bc:	f000 f9dc 	bl	8002978 <_init>
 80025c0:	1b64      	subs	r4, r4, r5
 80025c2:	10a4      	asrs	r4, r4, #2
 80025c4:	2600      	movs	r6, #0
 80025c6:	42a6      	cmp	r6, r4
 80025c8:	d105      	bne.n	80025d6 <__libc_init_array+0x2e>
 80025ca:	bd70      	pop	{r4, r5, r6, pc}
 80025cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80025d0:	4798      	blx	r3
 80025d2:	3601      	adds	r6, #1
 80025d4:	e7ee      	b.n	80025b4 <__libc_init_array+0xc>
 80025d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80025da:	4798      	blx	r3
 80025dc:	3601      	adds	r6, #1
 80025de:	e7f2      	b.n	80025c6 <__libc_init_array+0x1e>
 80025e0:	080029f4 	.word	0x080029f4
 80025e4:	080029f4 	.word	0x080029f4
 80025e8:	080029f4 	.word	0x080029f4
 80025ec:	080029f8 	.word	0x080029f8

080025f0 <__retarget_lock_acquire_recursive>:
 80025f0:	4770      	bx	lr

080025f2 <__retarget_lock_release_recursive>:
 80025f2:	4770      	bx	lr

080025f4 <_free_r>:
 80025f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80025f6:	2900      	cmp	r1, #0
 80025f8:	d044      	beq.n	8002684 <_free_r+0x90>
 80025fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80025fe:	9001      	str	r0, [sp, #4]
 8002600:	2b00      	cmp	r3, #0
 8002602:	f1a1 0404 	sub.w	r4, r1, #4
 8002606:	bfb8      	it	lt
 8002608:	18e4      	addlt	r4, r4, r3
 800260a:	f7ff ffa3 	bl	8002554 <__malloc_lock>
 800260e:	4a1e      	ldr	r2, [pc, #120]	; (8002688 <_free_r+0x94>)
 8002610:	9801      	ldr	r0, [sp, #4]
 8002612:	6813      	ldr	r3, [r2, #0]
 8002614:	b933      	cbnz	r3, 8002624 <_free_r+0x30>
 8002616:	6063      	str	r3, [r4, #4]
 8002618:	6014      	str	r4, [r2, #0]
 800261a:	b003      	add	sp, #12
 800261c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002620:	f7ff bf9e 	b.w	8002560 <__malloc_unlock>
 8002624:	42a3      	cmp	r3, r4
 8002626:	d908      	bls.n	800263a <_free_r+0x46>
 8002628:	6825      	ldr	r5, [r4, #0]
 800262a:	1961      	adds	r1, r4, r5
 800262c:	428b      	cmp	r3, r1
 800262e:	bf01      	itttt	eq
 8002630:	6819      	ldreq	r1, [r3, #0]
 8002632:	685b      	ldreq	r3, [r3, #4]
 8002634:	1949      	addeq	r1, r1, r5
 8002636:	6021      	streq	r1, [r4, #0]
 8002638:	e7ed      	b.n	8002616 <_free_r+0x22>
 800263a:	461a      	mov	r2, r3
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	b10b      	cbz	r3, 8002644 <_free_r+0x50>
 8002640:	42a3      	cmp	r3, r4
 8002642:	d9fa      	bls.n	800263a <_free_r+0x46>
 8002644:	6811      	ldr	r1, [r2, #0]
 8002646:	1855      	adds	r5, r2, r1
 8002648:	42a5      	cmp	r5, r4
 800264a:	d10b      	bne.n	8002664 <_free_r+0x70>
 800264c:	6824      	ldr	r4, [r4, #0]
 800264e:	4421      	add	r1, r4
 8002650:	1854      	adds	r4, r2, r1
 8002652:	42a3      	cmp	r3, r4
 8002654:	6011      	str	r1, [r2, #0]
 8002656:	d1e0      	bne.n	800261a <_free_r+0x26>
 8002658:	681c      	ldr	r4, [r3, #0]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	6053      	str	r3, [r2, #4]
 800265e:	440c      	add	r4, r1
 8002660:	6014      	str	r4, [r2, #0]
 8002662:	e7da      	b.n	800261a <_free_r+0x26>
 8002664:	d902      	bls.n	800266c <_free_r+0x78>
 8002666:	230c      	movs	r3, #12
 8002668:	6003      	str	r3, [r0, #0]
 800266a:	e7d6      	b.n	800261a <_free_r+0x26>
 800266c:	6825      	ldr	r5, [r4, #0]
 800266e:	1961      	adds	r1, r4, r5
 8002670:	428b      	cmp	r3, r1
 8002672:	bf04      	itt	eq
 8002674:	6819      	ldreq	r1, [r3, #0]
 8002676:	685b      	ldreq	r3, [r3, #4]
 8002678:	6063      	str	r3, [r4, #4]
 800267a:	bf04      	itt	eq
 800267c:	1949      	addeq	r1, r1, r5
 800267e:	6021      	streq	r1, [r4, #0]
 8002680:	6054      	str	r4, [r2, #4]
 8002682:	e7ca      	b.n	800261a <_free_r+0x26>
 8002684:	b003      	add	sp, #12
 8002686:	bd30      	pop	{r4, r5, pc}
 8002688:	200000d4 	.word	0x200000d4

0800268c <expf>:
 800268c:	b508      	push	{r3, lr}
 800268e:	ed2d 8b02 	vpush	{d8}
 8002692:	eef0 8a40 	vmov.f32	s17, s0
 8002696:	f000 f87f 	bl	8002798 <__ieee754_expf>
 800269a:	eeb0 8a40 	vmov.f32	s16, s0
 800269e:	eeb0 0a68 	vmov.f32	s0, s17
 80026a2:	f000 f829 	bl	80026f8 <finitef>
 80026a6:	b160      	cbz	r0, 80026c2 <expf+0x36>
 80026a8:	eddf 7a0f 	vldr	s15, [pc, #60]	; 80026e8 <expf+0x5c>
 80026ac:	eef4 8ae7 	vcmpe.f32	s17, s15
 80026b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026b4:	dd0a      	ble.n	80026cc <expf+0x40>
 80026b6:	f7ff ff71 	bl	800259c <__errno>
 80026ba:	ed9f 8a0c 	vldr	s16, [pc, #48]	; 80026ec <expf+0x60>
 80026be:	2322      	movs	r3, #34	; 0x22
 80026c0:	6003      	str	r3, [r0, #0]
 80026c2:	eeb0 0a48 	vmov.f32	s0, s16
 80026c6:	ecbd 8b02 	vpop	{d8}
 80026ca:	bd08      	pop	{r3, pc}
 80026cc:	eddf 7a08 	vldr	s15, [pc, #32]	; 80026f0 <expf+0x64>
 80026d0:	eef4 8ae7 	vcmpe.f32	s17, s15
 80026d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026d8:	d5f3      	bpl.n	80026c2 <expf+0x36>
 80026da:	f7ff ff5f 	bl	800259c <__errno>
 80026de:	2322      	movs	r3, #34	; 0x22
 80026e0:	ed9f 8a04 	vldr	s16, [pc, #16]	; 80026f4 <expf+0x68>
 80026e4:	6003      	str	r3, [r0, #0]
 80026e6:	e7ec      	b.n	80026c2 <expf+0x36>
 80026e8:	42b17217 	.word	0x42b17217
 80026ec:	7f800000 	.word	0x7f800000
 80026f0:	c2cff1b5 	.word	0xc2cff1b5
 80026f4:	00000000 	.word	0x00000000

080026f8 <finitef>:
 80026f8:	b082      	sub	sp, #8
 80026fa:	ed8d 0a01 	vstr	s0, [sp, #4]
 80026fe:	9801      	ldr	r0, [sp, #4]
 8002700:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8002704:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8002708:	bfac      	ite	ge
 800270a:	2000      	movge	r0, #0
 800270c:	2001      	movlt	r0, #1
 800270e:	b002      	add	sp, #8
 8002710:	4770      	bx	lr
	...

08002714 <ceilf>:
 8002714:	ee10 3a10 	vmov	r3, s0
 8002718:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800271c:	3a7f      	subs	r2, #127	; 0x7f
 800271e:	2a16      	cmp	r2, #22
 8002720:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8002724:	dc2a      	bgt.n	800277c <ceilf+0x68>
 8002726:	2a00      	cmp	r2, #0
 8002728:	da11      	bge.n	800274e <ceilf+0x3a>
 800272a:	eddf 7a19 	vldr	s15, [pc, #100]	; 8002790 <ceilf+0x7c>
 800272e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8002732:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8002736:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800273a:	dd05      	ble.n	8002748 <ceilf+0x34>
 800273c:	2b00      	cmp	r3, #0
 800273e:	db23      	blt.n	8002788 <ceilf+0x74>
 8002740:	2900      	cmp	r1, #0
 8002742:	bf18      	it	ne
 8002744:	f04f 537e 	movne.w	r3, #1065353216	; 0x3f800000
 8002748:	ee00 3a10 	vmov	s0, r3
 800274c:	4770      	bx	lr
 800274e:	4911      	ldr	r1, [pc, #68]	; (8002794 <ceilf+0x80>)
 8002750:	4111      	asrs	r1, r2
 8002752:	420b      	tst	r3, r1
 8002754:	d0fa      	beq.n	800274c <ceilf+0x38>
 8002756:	eddf 7a0e 	vldr	s15, [pc, #56]	; 8002790 <ceilf+0x7c>
 800275a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800275e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8002762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002766:	ddef      	ble.n	8002748 <ceilf+0x34>
 8002768:	2b00      	cmp	r3, #0
 800276a:	bfc2      	ittt	gt
 800276c:	f44f 0000 	movgt.w	r0, #8388608	; 0x800000
 8002770:	fa40 f202 	asrgt.w	r2, r0, r2
 8002774:	189b      	addgt	r3, r3, r2
 8002776:	ea23 0301 	bic.w	r3, r3, r1
 800277a:	e7e5      	b.n	8002748 <ceilf+0x34>
 800277c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8002780:	d3e4      	bcc.n	800274c <ceilf+0x38>
 8002782:	ee30 0a00 	vadd.f32	s0, s0, s0
 8002786:	4770      	bx	lr
 8002788:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800278c:	e7dc      	b.n	8002748 <ceilf+0x34>
 800278e:	bf00      	nop
 8002790:	7149f2ca 	.word	0x7149f2ca
 8002794:	007fffff 	.word	0x007fffff

08002798 <__ieee754_expf>:
 8002798:	ee10 2a10 	vmov	r2, s0
 800279c:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 80027a0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80027a4:	d902      	bls.n	80027ac <__ieee754_expf+0x14>
 80027a6:	ee30 0a00 	vadd.f32	s0, s0, s0
 80027aa:	4770      	bx	lr
 80027ac:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 80027b0:	d106      	bne.n	80027c0 <__ieee754_expf+0x28>
 80027b2:	eddf 7a4e 	vldr	s15, [pc, #312]	; 80028ec <__ieee754_expf+0x154>
 80027b6:	2900      	cmp	r1, #0
 80027b8:	bf18      	it	ne
 80027ba:	eeb0 0a67 	vmovne.f32	s0, s15
 80027be:	4770      	bx	lr
 80027c0:	484b      	ldr	r0, [pc, #300]	; (80028f0 <__ieee754_expf+0x158>)
 80027c2:	4282      	cmp	r2, r0
 80027c4:	dd02      	ble.n	80027cc <__ieee754_expf+0x34>
 80027c6:	2000      	movs	r0, #0
 80027c8:	f000 b8d0 	b.w	800296c <__math_oflowf>
 80027cc:	2a00      	cmp	r2, #0
 80027ce:	da05      	bge.n	80027dc <__ieee754_expf+0x44>
 80027d0:	4a48      	ldr	r2, [pc, #288]	; (80028f4 <__ieee754_expf+0x15c>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d902      	bls.n	80027dc <__ieee754_expf+0x44>
 80027d6:	2000      	movs	r0, #0
 80027d8:	f000 b8c2 	b.w	8002960 <__math_uflowf>
 80027dc:	4a46      	ldr	r2, [pc, #280]	; (80028f8 <__ieee754_expf+0x160>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 80027e4:	d952      	bls.n	800288c <__ieee754_expf+0xf4>
 80027e6:	4a45      	ldr	r2, [pc, #276]	; (80028fc <__ieee754_expf+0x164>)
 80027e8:	4293      	cmp	r3, r2
 80027ea:	ea4f 0281 	mov.w	r2, r1, lsl #2
 80027ee:	d834      	bhi.n	800285a <__ieee754_expf+0xc2>
 80027f0:	4b43      	ldr	r3, [pc, #268]	; (8002900 <__ieee754_expf+0x168>)
 80027f2:	4413      	add	r3, r2
 80027f4:	ed93 7a00 	vldr	s14, [r3]
 80027f8:	4b42      	ldr	r3, [pc, #264]	; (8002904 <__ieee754_expf+0x16c>)
 80027fa:	4413      	add	r3, r2
 80027fc:	ee30 7a47 	vsub.f32	s14, s0, s14
 8002800:	f1c1 0201 	rsb	r2, r1, #1
 8002804:	edd3 7a00 	vldr	s15, [r3]
 8002808:	1a52      	subs	r2, r2, r1
 800280a:	ee37 0a67 	vsub.f32	s0, s14, s15
 800280e:	ee20 6a00 	vmul.f32	s12, s0, s0
 8002812:	ed9f 5a3d 	vldr	s10, [pc, #244]	; 8002908 <__ieee754_expf+0x170>
 8002816:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800290c <__ieee754_expf+0x174>
 800281a:	eee6 6a05 	vfma.f32	s13, s12, s10
 800281e:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 8002910 <__ieee754_expf+0x178>
 8002822:	eea6 5a86 	vfma.f32	s10, s13, s12
 8002826:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8002914 <__ieee754_expf+0x17c>
 800282a:	eee5 6a06 	vfma.f32	s13, s10, s12
 800282e:	ed9f 5a3a 	vldr	s10, [pc, #232]	; 8002918 <__ieee754_expf+0x180>
 8002832:	eea6 5a86 	vfma.f32	s10, s13, s12
 8002836:	eef0 6a40 	vmov.f32	s13, s0
 800283a:	eee5 6a46 	vfms.f32	s13, s10, s12
 800283e:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8002842:	ee20 5a26 	vmul.f32	s10, s0, s13
 8002846:	bb92      	cbnz	r2, 80028ae <__ieee754_expf+0x116>
 8002848:	ee76 6ac6 	vsub.f32	s13, s13, s12
 800284c:	eec5 7a26 	vdiv.f32	s15, s10, s13
 8002850:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8002854:	ee35 0ac0 	vsub.f32	s0, s11, s0
 8002858:	4770      	bx	lr
 800285a:	4b30      	ldr	r3, [pc, #192]	; (800291c <__ieee754_expf+0x184>)
 800285c:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8002920 <__ieee754_expf+0x188>
 8002860:	eddf 6a30 	vldr	s13, [pc, #192]	; 8002924 <__ieee754_expf+0x18c>
 8002864:	4413      	add	r3, r2
 8002866:	edd3 7a00 	vldr	s15, [r3]
 800286a:	eee0 7a07 	vfma.f32	s15, s0, s14
 800286e:	eeb0 7a40 	vmov.f32	s14, s0
 8002872:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002876:	ee17 2a90 	vmov	r2, s15
 800287a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800287e:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8002882:	eddf 6a29 	vldr	s13, [pc, #164]	; 8002928 <__ieee754_expf+0x190>
 8002886:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800288a:	e7be      	b.n	800280a <__ieee754_expf+0x72>
 800288c:	f1b3 5f50 	cmp.w	r3, #872415232	; 0x34000000
 8002890:	d20b      	bcs.n	80028aa <__ieee754_expf+0x112>
 8002892:	eddf 6a26 	vldr	s13, [pc, #152]	; 800292c <__ieee754_expf+0x194>
 8002896:	ee70 6a26 	vadd.f32	s13, s0, s13
 800289a:	eef4 6ae5 	vcmpe.f32	s13, s11
 800289e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028a2:	dd02      	ble.n	80028aa <__ieee754_expf+0x112>
 80028a4:	ee30 0a25 	vadd.f32	s0, s0, s11
 80028a8:	4770      	bx	lr
 80028aa:	2200      	movs	r2, #0
 80028ac:	e7af      	b.n	800280e <__ieee754_expf+0x76>
 80028ae:	ee36 6a66 	vsub.f32	s12, s12, s13
 80028b2:	f112 0f7d 	cmn.w	r2, #125	; 0x7d
 80028b6:	eec5 6a06 	vdiv.f32	s13, s10, s12
 80028ba:	bfb8      	it	lt
 80028bc:	3264      	addlt	r2, #100	; 0x64
 80028be:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80028c2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80028c6:	ee75 7ae7 	vsub.f32	s15, s11, s15
 80028ca:	ee17 3a90 	vmov	r3, s15
 80028ce:	bfab      	itete	ge
 80028d0:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 80028d4:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 80028d8:	ee00 3a10 	vmovge	s0, r3
 80028dc:	eddf 7a14 	vldrlt	s15, [pc, #80]	; 8002930 <__ieee754_expf+0x198>
 80028e0:	bfbc      	itt	lt
 80028e2:	ee00 3a10 	vmovlt	s0, r3
 80028e6:	ee20 0a27 	vmullt.f32	s0, s0, s15
 80028ea:	4770      	bx	lr
 80028ec:	00000000 	.word	0x00000000
 80028f0:	42b17217 	.word	0x42b17217
 80028f4:	42cff1b5 	.word	0x42cff1b5
 80028f8:	3eb17218 	.word	0x3eb17218
 80028fc:	3f851591 	.word	0x3f851591
 8002900:	080029dc 	.word	0x080029dc
 8002904:	080029e4 	.word	0x080029e4
 8002908:	3331bb4c 	.word	0x3331bb4c
 800290c:	b5ddea0e 	.word	0xb5ddea0e
 8002910:	388ab355 	.word	0x388ab355
 8002914:	bb360b61 	.word	0xbb360b61
 8002918:	3e2aaaab 	.word	0x3e2aaaab
 800291c:	080029d4 	.word	0x080029d4
 8002920:	3fb8aa3b 	.word	0x3fb8aa3b
 8002924:	3f317180 	.word	0x3f317180
 8002928:	3717f7d1 	.word	0x3717f7d1
 800292c:	7149f2ca 	.word	0x7149f2ca
 8002930:	0d800000 	.word	0x0d800000

08002934 <with_errnof>:
 8002934:	b513      	push	{r0, r1, r4, lr}
 8002936:	4604      	mov	r4, r0
 8002938:	ed8d 0a01 	vstr	s0, [sp, #4]
 800293c:	f7ff fe2e 	bl	800259c <__errno>
 8002940:	ed9d 0a01 	vldr	s0, [sp, #4]
 8002944:	6004      	str	r4, [r0, #0]
 8002946:	b002      	add	sp, #8
 8002948:	bd10      	pop	{r4, pc}

0800294a <xflowf>:
 800294a:	b130      	cbz	r0, 800295a <xflowf+0x10>
 800294c:	eef1 7a40 	vneg.f32	s15, s0
 8002950:	ee27 0a80 	vmul.f32	s0, s15, s0
 8002954:	2022      	movs	r0, #34	; 0x22
 8002956:	f7ff bfed 	b.w	8002934 <with_errnof>
 800295a:	eef0 7a40 	vmov.f32	s15, s0
 800295e:	e7f7      	b.n	8002950 <xflowf+0x6>

08002960 <__math_uflowf>:
 8002960:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8002968 <__math_uflowf+0x8>
 8002964:	f7ff bff1 	b.w	800294a <xflowf>
 8002968:	10000000 	.word	0x10000000

0800296c <__math_oflowf>:
 800296c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8002974 <__math_oflowf+0x8>
 8002970:	f7ff bfeb 	b.w	800294a <xflowf>
 8002974:	70000000 	.word	0x70000000

08002978 <_init>:
 8002978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800297a:	bf00      	nop
 800297c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800297e:	bc08      	pop	{r3}
 8002980:	469e      	mov	lr, r3
 8002982:	4770      	bx	lr

08002984 <_fini>:
 8002984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002986:	bf00      	nop
 8002988:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800298a:	bc08      	pop	{r3}
 800298c:	469e      	mov	lr, r3
 800298e:	4770      	bx	lr
