// Seed: 276260168
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    output wor id_2,
    input wire id_3,
    input wor id_4,
    output wire id_5,
    input wire id_6,
    output tri1 id_7,
    input tri0 id_8,
    output uwire id_9,
    input supply1 id_10,
    output tri id_11
    , id_19 = 1'b0,
    input tri0 id_12,
    output tri id_13,
    input tri0 id_14,
    input wor id_15,
    input tri0 id_16,
    input tri0 id_17
);
  wire id_20;
endmodule
module module_1 (
    output wand  id_0,
    output wand  id_1,
    input  uwire id_2,
    input  tri   id_3
);
  wire id_5;
  module_0(
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_1,
      id_2,
      id_0,
      id_3,
      id_0,
      id_2,
      id_1,
      id_3,
      id_0,
      id_3,
      id_2,
      id_3,
      id_3
  );
endmodule : id_6
