
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /users/cad/xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/users/cad/xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'cytsai22' on host 'ic71' (Linux_x86_64 version 3.10.0-1160.41.1.el7.x86_64) on Tue Oct 24 20:19:46 CST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/users/student/mr111/cytsai22/test_ker0_mem_opt/old'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset proj_stage0_kernel 
INFO: [HLS 200-10] Opening and resetting project '/users/student/mr111/cytsai22/test_ker0_mem_opt/old/proj_stage0_kernel'.
WARNING: [HLS 200-40] No /users/student/mr111/cytsai22/test_ker0_mem_opt/old/proj_stage0_kernel/solution1/solution1.aps file found.
INFO: [HLS 200-1510] Running: add_files kernel_stage0.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_stage0.cpp' to the project
INFO: [HLS 200-1510] Running: add_files BatchNorm.cpp 
INFO: [HLS 200-10] Adding design file 'BatchNorm.cpp' to the project
INFO: [HLS 200-1510] Running: add_files DW_conv.cpp 
INFO: [HLS 200-10] Adding design file 'DW_conv.cpp' to the project
INFO: [HLS 200-1510] Running: add_files Pointwise_conv.cpp 
INFO: [HLS 200-10] Adding design file 'Pointwise_conv.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ReLU.cpp 
INFO: [HLS 200-10] Adding design file 'ReLU.cpp' to the project
INFO: [HLS 200-1510] Running: add_files SiLU.cpp 
INFO: [HLS 200-10] Adding design file 'SiLU.cpp' to the project
INFO: [HLS 200-1510] Running: add_files reset_arr.cpp 
INFO: [HLS 200-10] Adding design file 'reset_arr.cpp' to the project
INFO: [HLS 200-1510] Running: add_files stage0_resources.cpp 
INFO: [HLS 200-10] Adding design file 'stage0_resources.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb kernel_stage0_test.cpp 
INFO: [HLS 200-10] Adding test bench file 'kernel_stage0_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files stage0_parameters.txt 
INFO: [HLS 200-10] Adding design file 'stage0_parameters.txt' to the project
INFO: [HLS 200-1510] Running: set_top kernel_stage0 
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/users/student/mr111/cytsai22/test_ker0_mem_opt/old/proj_stage0_kernel/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /users/student/mr111/cytsai22/test_ker0_mem_opt/old/proj_stage0_kernel/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 15 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../kernel_stage0_test.cpp in debug mode
   Compiling ../../../../stage0_resources.cpp in debug mode
   Compiling ../../../../reset_arr.cpp in debug mode
   Compiling ../../../../SiLU.cpp in debug mode
   Compiling ../../../../ReLU.cpp in debug mode
   Compiling ../../../../Pointwise_conv.cpp in debug mode
   Compiling ../../../../DW_conv.cpp in debug mode
   Compiling ../../../../BatchNorm.cpp in debug mode
   Compiling ../../../../kernel_stage0.cpp in debug mode
   Generating csim.exe
HOST-INFO: loading stage0.0.convs.0.0.weight value...
HOST-INFO: loading stage0.0.convs.0.0.bias value...
HOST-INFO: loading stage0.0.convs.0.1.weight value...
HOST-INFO: loading stage0.0.convs.0.1.bias value...
HOST-INFO: loading stage0.0.convs.0.1.running_mean value...
HOST-INFO: loading stage0.0.convs.0.1.running_var value...
HOST-INFO: loading stage0.0.convs.0.1.num_batches_tracked value...
HOST-INFO: loading stage0.1.conv_local.conv.weight value...
HOST-INFO: loading stage0.1.conv_local.norm.weight value...
HOST-INFO: loading stage0.1.conv_local.norm.bias value...
HOST-INFO: loading stage0.1.conv_local.norm.running_mean value...
HOST-INFO: loading stage0.1.conv_local.norm.running_var value...
HOST-INFO: loading stage0.1.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage0.1.se.conv_reduce.weight value...
HOST-INFO: loading stage0.1.se.conv_reduce.bias value...
HOST-INFO: loading stage0.1.se.conv_expand.weight value...
HOST-INFO: loading stage0.1.se.conv_expand.bias value...
HOST-INFO: loading stage0.1.proj.conv.weight value...
 after proj- [0, 1, 10:15, 10:15]
1.56989e-08 1.56989e-08 1.56989e-08 1.56989e-08 1.56989e-08 
3.51075e-09 3.51075e-09 3.51075e-09 3.51075e-09 3.51075e-09 
1.4384e-09 1.4384e-09 1.4384e-09 1.4384e-09 1.4384e-09 
1.08383e-09 1.08383e-09 1.08383e-09 1.08383e-09 1.08383e-09 
1.0178e-09 1.0178e-09 1.0178e-09 1.0178e-09 1.0178e-09 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 75.69 seconds. CPU system time: 1.73 seconds. Elapsed time: 77.83 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'stage0_parameters.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.172 MB.
INFO: [HLS 200-10] Analyzing design file 'stage0_resources.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'reset_arr.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SiLU.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ReLU.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Pointwise_conv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DW_conv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'BatchNorm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_stage0.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 141.03 seconds. CPU system time: 6.45 seconds. Elapsed time: 150.46 seconds; current allocated memory: 776.172 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
