// Seed: 1197848605
module module_0 (
    input uwire id_0,
    input wor id_1,
    input uwire id_2,
    input wor id_3,
    input supply0 id_4,
    input tri0 id_5,
    output supply0 id_6,
    input wor id_7
);
endmodule
module module_1 (
    output wor   id_0,
    input  uwire id_1
);
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1, id_0, id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8 = id_4;
endmodule
module module_3 #(
    parameter id_23 = 32'd52,
    parameter id_24 = 32'd96
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  generate
    assign id_5 = id_19;
  endgenerate
  module_2(
      id_20, id_9, id_20, id_19, id_9, id_5, id_4
  );
  generate
    defparam id_23.id_24 = id_24;
  endgenerate
endmodule
