D:/VHDL/Gate_implementation_and_basic_practices/Basic_building_blocks/Full_Adder/Parrallel_adder_revist.v {1 {vlog -work work -stats=none D:/VHDL/Gate_implementation_and_basic_practices/Basic_building_blocks/Full_Adder/Parrallel_adder_revist.v
Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
-- Compiling module Parrallel_Adder
-- Compiling module HA
-- Compiling module FA

Top level modules:
	Parrallel_Adder

} {} {}}
