================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2014.1
  Build 881834 on Fri Apr 04 13:20:25 PM 2014
  Copyright (C) 2014 Xilinx Inc. All rights reserved.
================================================================
@I [LIC-101] Checked out feature [VIVADO_HLS]
@I [HLS-10] Running 'c:/Xilinx/Vivado_HLS/2014.1/bin/unwrapped/win64.o/vivado_hls.exe'
            for user 'C4Josh' on host 'wes-server' (Windows NT_amd64 version 6.1) on Sat Dec 12 13:00:17 -0800 2015
            in directory 'C:/Users/C4Josh/src/p5/HLS/VOLK'
@I [HLS-10] Creating and opening project 'C:/Users/C4Josh/src/p5/HLS/VOLK/VOLK'.
@I [HLS-10] Adding design file 'volk.cpp' to the project
@I [HLS-10] Adding design file 'volk.h' to the project
@I [HLS-10] Adding test bench file 'volk_in_i.txt' to the project
@I [HLS-10] Adding test bench file 'volk_in_r.txt' to the project
@I [HLS-10] Adding test bench file 'volk_out_i.txt' to the project
@I [HLS-10] Adding test bench file 'volk_out_r.txt' to the project
@I [HLS-10] Adding test bench file 'volk_test.cpp' to the project
@I [HLS-10] Creating and opening solution 'C:/Users/C4Josh/src/p5/HLS/VOLK/VOLK/solution1'.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
   Compiling ../../../../volk_test.cpp in debug mode
   Compiling ../../../../volk.cpp in debug mode
   Generating csim.exe


Success!!

@I [SIM-1] CSim done with 0 errors.
@I [HLS-10] Analyzing design file 'volk.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-502] Unrolling all loops for pipelining in function 'volk' (volk.cpp:7).
@I [XFORM-501] Unrolling loop 'Loop-1' (volk.cpp:10) in function 'volk' completely.
@I [HLS-111] Elapsed time: 42.852 seconds; current memory usage: 586 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'volk' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'volk' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'volk'.
@I [SCHED-61] Pipelining result: Target II: 1024, Final II: 1024, Depth: 1034.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 242.507 seconds; current memory usage: 674 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'volk' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 116.244 seconds; current memory usage: 710 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'volk' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'volk/outputVector' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'volk/inputVector' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'volk' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'volk_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'volk_fmul_32ns_32ns_32_4_max_dsp': 4 instance(s).
@I [RTGEN-100] Generating core module 'volk_fsub_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'volk'.
@I [HLS-111] Elapsed time: 100.495 seconds; current memory usage: 834 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'volk'.
@I [WVHDL-304] Generating RTL VHDL for 'volk'.
@I [WVLOG-307] Generating RTL Verilog for 'volk'.
@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
   Build using "c:/Xilinx/Vivado_HLS/2014.1/msys/bin/g++.exe"
   Compiling apatb_volk.cpp
   Compiling volk.cpp_pre.cpp.tb.cpp
   Compiling volk_test.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
@I [SIM-302] Generating test vectors ... 


Success!!

@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-323] Starting verilog simulation. 
@I [SIM-15] Starting XSIM ...

C:\Users\C4Josh\src\p5\HLS\VOLK\VOLK\solution1\sim\verilog>call xelab xil_defaultlib.apatb_volk_top -prj volk.prj --lib "ieee_proposed=./ieee_proposed" -s volk  
Vivado Simulator 2014.1
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: c:/Xilinx/Vivado/2014.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_volk_top -prj volk.prj --lib ieee_proposed=./ieee_proposed -s volk 
Multi-threading is on. Using 22 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "AESL_automem_inputVector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_inputVector
INFO: [VRFC 10-165] Analyzing Verilog file "AESL_automem_outputVector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_outputVector
INFO: [VRFC 10-165] Analyzing Verilog file "volk.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_volk_top
INFO: [VRFC 10-165] Analyzing Verilog file "volk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module volk
ERROR: [XSIM 43-3311] Signal EXCEPTION_STACK_OVERFLOW received.
ERROR: Please check the snapshot name which is created during 'xelab',the current snapshot name "xsim.dir/volk/xsimk.exe" does not exist 
@E [SIM-4] *** C/RTL co-simulation finished: FAIL ***

    while executing
"cosim_design"
    (file "script.tcl" line 21)
@I [HLS-112] Total elapsed time: 751.699 seconds; peak memory usage: 834 MB.
@I [LIC-101] Checked in feature [VIVADO_HLS]
