Release 13.3 - xst O.76xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> 
Reading design: topmodule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "topmodule.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "topmodule"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : topmodule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/hpw/Documents/EC551/LAB2/lab2/display.v" into library work
Parsing module <display>.
Analyzing Verilog file "/home/hpw/Documents/EC551/LAB2/lab2/decoder.v" into library work
Parsing module <decoder>.
Analyzing Verilog file "/home/hpw/Documents/EC551/LAB2/lab2/debouncer.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "/home/hpw/Documents/EC551/LAB2/lab2/clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "/home/hpw/Documents/EC551/LAB2/lab2/ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "/home/hpw/Documents/EC551/LAB2/lab2/topmodule.v" into library work
Parsing module <topmodule>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <topmodule>.

Elaborating module <debounce>.
WARNING:HDLCompiler:413 - "/home/hpw/Documents/EC551/LAB2/lab2/debouncer.v" Line 33: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "/home/hpw/Documents/EC551/LAB2/lab2/debouncer.v" Line 45: Result of 27-bit expression is truncated to fit in 26-bit target.

Elaborating module <clkdiv>.

Elaborating module <decoder>.

Elaborating module <ALU>.
WARNING:HDLCompiler:1127 - "/home/hpw/Documents/EC551/LAB2/lab2/topmodule.v" Line 92: Assignment to write ignored, since the identifier is never used

Elaborating module <display>.
WARNING:HDLCompiler:413 - "/home/hpw/Documents/EC551/LAB2/lab2/display.v" Line 58: Result of 32-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <topmodule>.
    Related source file is "/home/hpw/Documents/EC551/LAB2/lab2/topmodule.v".
WARNING:Xst:647 - Input <readin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/hpw/Documents/EC551/LAB2/lab2/topmodule.v" line 85: Output port <write> of the instance <alu1> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <B>.
    Found 3-bit register for signal <opcodein>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <topmodule> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "/home/hpw/Documents/EC551/LAB2/lab2/debouncer.v".
        NDELAY = 50000000
    Found 26-bit register for signal <countpushed>.
    Found 26-bit register for signal <countstill>.
    Found 1-bit register for signal <clean>.
    Found 1-bit register for signal <still>.
    Found 1-bit register for signal <pushed>.
    Found 26-bit adder for signal <countpushed[25]_GND_2_o_add_4_OUT> created at line 33.
    Found 26-bit adder for signal <countstill[25]_GND_2_o_add_9_OUT> created at line 45.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  55 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <debounce> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "/home/hpw/Documents/EC551/LAB2/lab2/clkdiv.v".
    Found 1-bit register for signal <clk_300hz>.
    Found 18-bit register for signal <counter_300hz>.
    Found 18-bit adder for signal <counter_300hz[17]_GND_3_o_add_2_OUT> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <decoder>.
    Related source file is "/home/hpw/Documents/EC551/LAB2/lab2/decoder.v".
    Found 8x3-bit Read Only RAM for signal <opcodeout>
    Summary:
	inferred   1 RAM(s).
Unit <decoder> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "/home/hpw/Documents/EC551/LAB2/lab2/ALU.v".
        ADD = 3'b001
        SUB = 3'b010
        MUL = 3'b011
        SHR = 3'b100
        SHL = 3'b101
        XNOR = 3'b110
        SGT = 3'b111
        NOTHING = 3'b000
    Found 6-bit register for signal <f>.
    Found 3-bit register for signal <opcodesel>.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_3_OUT> created at line 46.
    Found 4-bit adder for signal <n0036[3:0]> created at line 45.
    Found 3x3-bit multiplier for signal <a[2]_b[2]_MuLt_3_OUT> created at line 47.
    Found 6-bit shifter logical right for signal <GND_5_o_b[2]_shift_right_4_OUT> created at line 48
    Found 6-bit shifter logical left for signal <GND_5_o_b[2]_shift_left_5_OUT> created at line 49
    Found 6-bit 8-to-1 multiplexer for signal <opcodein[2]_GND_5_o_wide_mux_9_OUT> created at line 44.
    Found 3-bit comparator greater for signal <b[2]_a[2]_LessThan_8_o> created at line 51
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <display>.
    Related source file is "/home/hpw/Documents/EC551/LAB2/lab2/display.v".
    Found 2-bit register for signal <counter>.
    Found 6-bit subtractor for signal <result[5]_unary_minus_6_OUT> created at line 55.
    Found 2-bit adder for signal <counter[1]_GND_7_o_add_1_OUT> created at line 48.
    Found 4x4-bit Read Only RAM for signal <counter[1]_GND_7_o_wide_mux_18_OUT>
    Found 16x8-bit Read Only RAM for signal <segments>
    Found 1-bit 4-to-1 multiplexer for signal <counter[1]_PWR_7_o_wide_mux_19_OUT[3]> created at line 63.
    Found 1-bit 3-to-1 multiplexer for signal <counter[1]_PWR_7_o_wide_mux_19_OUT[2]> created at line 63.
    Found 1-bit 4-to-1 multiplexer for signal <counter[1]_PWR_7_o_wide_mux_19_OUT[1]> created at line 63.
    Found 1-bit 4-to-1 multiplexer for signal <counter[1]_PWR_7_o_wide_mux_19_OUT[0]> created at line 63.
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred  25 Multiplexer(s).
Unit <display> synthesized.

Synthesizing Unit <div_6u_4u>.
    Related source file is "".
    Found 10-bit adder for signal <GND_9_o_b[3]_add_1_OUT> created at line 0.
    Found 9-bit adder for signal <GND_9_o_b[3]_add_3_OUT> created at line 0.
    Found 8-bit adder for signal <GND_9_o_b[3]_add_5_OUT> created at line 0.
    Found 7-bit adder for signal <GND_9_o_b[3]_add_7_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_b[3]_add_9_OUT[5:0]> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_9_o_add_11_OUT[5:0]> created at line 0.
    Found 10-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0007> created at line 0
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred  21 Multiplexer(s).
Unit <div_6u_4u> synthesized.

Synthesizing Unit <mod_6u_4u>.
    Related source file is "".
    Found 10-bit adder for signal <GND_10_o_b[3]_add_1_OUT> created at line 0.
    Found 9-bit adder for signal <GND_10_o_b[3]_add_3_OUT> created at line 0.
    Found 8-bit adder for signal <GND_10_o_b[3]_add_5_OUT> created at line 0.
    Found 7-bit adder for signal <GND_10_o_b[3]_add_7_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_b[3]_add_9_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_10_o_add_11_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_10_o_add_13_OUT> created at line 0.
    Found 10-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0007> created at line 0
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <mod_6u_4u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x8-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
 8x3-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 1
 3x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 20
 10-bit adder                                          : 2
 18-bit adder                                          : 1
 2-bit adder                                           : 1
 26-bit adder                                          : 2
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
 6-bit adder                                           : 5
 6-bit subtractor                                      : 1
 7-bit adder                                           : 2
 8-bit adder                                           : 2
 9-bit adder                                           : 2
# Registers                                            : 12
 1-bit register                                        : 4
 18-bit register                                       : 1
 2-bit register                                        : 1
 26-bit register                                       : 2
 3-bit register                                        : 3
 6-bit register                                        : 1
# Comparators                                          : 15
 10-bit comparator lessequal                           : 2
 3-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 6
 7-bit comparator lessequal                            : 2
 8-bit comparator lessequal                            : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 87
 1-bit 2-to-1 multiplexer                              : 73
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 3
 2-bit 2-to-1 multiplexer                              : 1
 26-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 4
 6-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 6-bit shifter logical left                            : 1
 6-bit shifter logical right                           : 1
# Xors                                                 : 1
 6-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <counter_300hz>: 1 register on signal <counter_300hz>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <countpushed>: 1 register on signal <countpushed>.
The following registers are absorbed into counter <countstill>: 1 register on signal <countstill>.
Unit <debounce> synthesized (advanced).

Synthesizing (advanced) Unit <decoder>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_opcodeout> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <opcodein>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <opcodeout>     |          |
    -----------------------------------------------------------------------
Unit <decoder> synthesized (advanced).

Synthesizing (advanced) Unit <display>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_counter[1]_GND_7_o_wide_mux_18_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_segments> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <currentdigit>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segments>      |          |
    -----------------------------------------------------------------------
Unit <display> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x8-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
 8x3-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 1
 3x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 16
 4-bit adder                                           : 2
 4-bit subtractor                                      : 1
 6-bit adder                                           : 12
 6-bit subtractor                                      : 1
# Counters                                             : 4
 18-bit up counter                                     : 1
 2-bit up counter                                      : 1
 26-bit up counter                                     : 2
# Registers                                            : 19
 Flip-Flops                                            : 19
# Comparators                                          : 15
 10-bit comparator lessequal                           : 2
 3-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 6
 7-bit comparator lessequal                            : 2
 8-bit comparator lessequal                            : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 84
 1-bit 2-to-1 multiplexer                              : 73
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 4
 6-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 6-bit shifter logical left                            : 1
 6-bit shifter logical right                           : 1
# Xors                                                 : 1
 6-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <topmodule> ...

Optimizing unit <ALU> ...

Optimizing unit <debounce> ...

Optimizing unit <display> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block topmodule, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 91
 Flip-Flops                                            : 91

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : topmodule.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 352
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 17
#      LUT2                        : 34
#      LUT3                        : 60
#      LUT4                        : 5
#      LUT5                        : 41
#      LUT6                        : 51
#      MUXCY                       : 67
#      VCC                         : 1
#      XORCY                       : 70
# FlipFlops/Latches                : 91
#      FD                          : 27
#      FDC                         : 24
#      FDCE                        : 39
#      FDRE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 9
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              91  out of  18224     0%  
 Number of Slice LUTs:                  213  out of   9112     2%  
    Number used as Logic:               213  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    217
   Number with an unused Flip Flop:     126  out of    217    58%  
   Number with an unused LUT:             4  out of    217     1%  
   Number of fully used LUT-FF pairs:    87  out of    217    40%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  22  out of    232     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clkdiv1/clk_300hz                  | NONE(B_0)              | 8     |
clk                                | BUFGP                  | 74    |
executedebouncer/clean             | NONE(alu1/f_5)         | 9     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.226ns (Maximum Frequency: 236.607MHz)
   Minimum input arrival time before clock: 6.320ns
   Maximum output required time after clock: 8.577ns
   Maximum combinational path delay: 7.552ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.226ns (frequency: 236.607MHz)
  Total number of paths / destination ports: 2751 / 108
-------------------------------------------------------------------------
Delay:               4.226ns (Levels of Logic = 2)
  Source:            executedebouncer/countpushed_8 (FF)
  Destination:       executedebouncer/countpushed_25 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: executedebouncer/countpushed_8 to executedebouncer/countpushed_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.981  executedebouncer/countpushed_8 (executedebouncer/countpushed_8)
     LUT6:I0->O            2   0.203   0.864  executedebouncer/GND_2_o_GND_2_o_equal_4_o<25>4 (executedebouncer/GND_2_o_GND_2_o_equal_4_o<25>3)
     LUT6:I2->O           26   0.203   1.206  executedebouncer/_n0063_inv1 (executedebouncer/_n0063_inv)
     FDCE:CE                   0.322          executedebouncer/countpushed_0
    ----------------------------------------
    Total                      4.226ns (1.175ns logic, 3.051ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkdiv1/clk_300hz'
  Clock period: 1.906ns (frequency: 524.686MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               1.906ns (Levels of Logic = 1)
  Source:            LED/counter_0 (FF)
  Destination:       LED/counter_1 (FF)
  Source Clock:      clkdiv1/clk_300hz rising
  Destination Clock: clkdiv1/clk_300hz rising

  Data Path: LED/counter_0 to LED/counter_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.447   1.154  LED/counter_0 (LED/counter_0)
     LUT2:I0->O            1   0.203   0.000  LED/Mcount_counter_xor<1>11 (LED/Mcount_counter1)
     FDC:D                     0.102          LED/counter_1
    ----------------------------------------
    Total                      1.906ns (0.752ns logic, 1.154ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkdiv1/clk_300hz'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              4.789ns (Levels of Logic = 2)
  Source:            reset_n (PAD)
  Destination:       B_0 (FF)
  Destination Clock: clkdiv1/clk_300hz rising

  Data Path: reset_n to B_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.222   1.291  reset_n_IBUF (reset_n_IBUF)
     INV:I->O             64   0.206   1.639  clkdiv1/reset_n_inv1_INV_0 (LED/reset_n_inv)
     FDC:CLR                   0.430          LED/counter_0
    ----------------------------------------
    Total                      4.789ns (1.858ns logic, 2.931ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 910 / 162
-------------------------------------------------------------------------
Offset:              6.038ns (Levels of Logic = 3)
  Source:            executein (PAD)
  Destination:       executedebouncer/countpushed_25 (FF)
  Destination Clock: clk rising

  Data Path: executein to executedebouncer/countpushed_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.958  executein_IBUF (executein_IBUF)
     LUT5:I0->O            1   0.203   0.924  executedebouncer/GND_2_o_GND_2_o_equal_4_o<25>5_SW1 (N9)
     LUT6:I1->O           26   0.203   1.206  executedebouncer/_n0063_inv1 (executedebouncer/_n0063_inv)
     FDCE:CE                   0.322          executedebouncer/countpushed_0
    ----------------------------------------
    Total                      6.038ns (1.950ns logic, 4.088ns route)
                                       (32.3% logic, 67.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'executedebouncer/clean'
  Total number of paths / destination ports: 73 / 6
-------------------------------------------------------------------------
Offset:              6.320ns (Levels of Logic = 5)
  Source:            A<1> (PAD)
  Destination:       alu1/f_3 (FF)
  Destination Clock: executedebouncer/clean rising

  Data Path: A<1> to alu1/f_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   1.222   1.361  A_1_IBUF (A_1_IBUF)
     LUT4:I0->O            2   0.203   0.864  alu1/Msub_GND_5_o_GND_5_o_sub_3_OUT_cy<1>11 (alu1/Msub_GND_5_o_GND_5_o_sub_3_OUT_cy<1>)
     LUT6:I2->O            3   0.203   1.015  alu1/Mmux_opcodein[2]_GND_5_o_wide_mux_9_OUT421 (alu1/Mmux_opcodein[2]_GND_5_o_wide_mux_9_OUT42)
     LUT6:I0->O            1   0.203   0.944  alu1/Mmux_opcodein[2]_GND_5_o_wide_mux_9_OUT43 (alu1/Mmux_opcodein[2]_GND_5_o_wide_mux_9_OUT43)
     LUT6:I0->O            1   0.203   0.000  alu1/Mmux_opcodein[2]_GND_5_o_wide_mux_9_OUT44 (alu1/opcodein[2]_GND_5_o_wide_mux_9_OUT<3>)
     FD:D                      0.102          alu1/f_3
    ----------------------------------------
    Total                      6.320ns (2.136ns logic, 4.184ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'executedebouncer/clean'
  Total number of paths / destination ports: 567 / 7
-------------------------------------------------------------------------
Offset:              8.467ns (Levels of Logic = 6)
  Source:            alu1/opcodesel_0 (FF)
  Destination:       display<6> (PAD)
  Source Clock:      executedebouncer/clean rising

  Data Path: alu1/opcodesel_0 to display<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.808  alu1/opcodesel_0 (alu1/opcodesel_0)
     LUT3:I0->O            7   0.205   0.774  LED/Mmux_currentdigit<0>2141 (LED/Mmux_currentdigit<0>214)
     LUT5:I4->O            1   0.205   0.580  LED/Mmux_currentdigit<0>24 (LED/Mmux_currentdigit<0>22)
     LUT6:I5->O            1   0.205   0.684  LED/Mmux_currentdigit<0>25 (LED/Mmux_currentdigit<0>23)
     LUT5:I3->O            7   0.203   1.002  LED/Mmux_currentdigit<0>27 (LED/currentdigit<0>)
     LUT5:I2->O            1   0.205   0.579  LED/Mram_segments111 (display_1_OBUF)
     OBUF:I->O                 2.571          display_1_OBUF (display<1>)
    ----------------------------------------
    Total                      8.467ns (4.041ns logic, 4.426ns route)
                                       (47.7% logic, 52.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkdiv1/clk_300hz'
  Total number of paths / destination ports: 139 / 10
-------------------------------------------------------------------------
Offset:              8.577ns (Levels of Logic = 5)
  Source:            LED/counter_0 (FF)
  Destination:       display<7> (PAD)
  Source Clock:      clkdiv1/clk_300hz rising

  Data Path: LED/counter_0 to display<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.447   1.414  LED/counter_0 (LED/counter_0)
     LUT6:I0->O            1   0.203   0.827  LED/Mmux_currentdigit<0>224 (LED/Mmux_currentdigit<0>224)
     LUT5:I1->O            1   0.203   0.808  LED/Mmux_currentdigit<0>229_SW0 (N16)
     LUT6:I3->O            7   0.205   1.118  LED/Mmux_currentdigit<0>229 (LED/currentdigit<1>)
     LUT5:I0->O            1   0.203   0.579  LED/Mram_segments111 (display_1_OBUF)
     OBUF:I->O                 2.571          display_1_OBUF (display<1>)
    ----------------------------------------
    Total                      8.577ns (3.832ns logic, 4.745ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 31 / 10
-------------------------------------------------------------------------
Delay:               7.552ns (Levels of Logic = 4)
  Source:            reset_n (PAD)
  Destination:       display<7> (PAD)

  Data Path: reset_n to display<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.222   1.656  reset_n_IBUF (reset_n_IBUF)
     LUT6:I0->O            7   0.203   1.118  LED/Mmux_currentdigit<0>229 (LED/currentdigit<1>)
     LUT5:I0->O            1   0.203   0.579  LED/Mram_segments111 (display_1_OBUF)
     OBUF:I->O                 2.571          display_1_OBUF (display<1>)
    ----------------------------------------
    Total                      7.552ns (4.199ns logic, 3.353ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.226|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkdiv1/clk_300hz
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clkdiv1/clk_300hz|    1.906|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock executedebouncer/clean
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clkdiv1/clk_300hz|    5.664|         |         |         |
-----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 27.00 secs
Total CPU time to Xst completion: 15.88 secs
 
--> 


Total memory usage is 128336 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    5 (   0 filtered)

