                   SYNTHESIS REPORT
====================Information====================
commit date: Mon_Jan_3_09:26:13_2022_+0800
top_name: ysyx_210324
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
****** Message Summary: 0 Error(s), 0 Warning(s) ******
#========================================================================
# Area
#========================================================================
total     std       mem  ipio  sub_harden
298704.3  298704.3  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
28869  28869  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210324
Date   : Mon Jan  3 09:36:36 2022
****************************************
    
Number of ports:                         9271
Number of nets:                         36573
Number of cells:                        29579
Number of combinational cells:          24198
Number of sequential cells:              4671
Number of macros/black boxes:               0
Number of buf/inv:                       5808
Number of references:                       4
Combinational area:             179291.425027
Buf/Inv area:                    25703.162316
Noncombinational area:          119412.864822
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                298704.289849
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area              Local cell area
                                  --------------------  -------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-    Black-
                                  Total        Total    national     national     boxes   Design
--------------------------------  -----------  -------  -----------  -----------  ------  ------------------------
ysyx_210324                       298704.2898    100.0     770.5704       0.0000  0.0000  ysyx_210324
axiBridge                          10691.1602      3.6    5350.9592    5340.2010  0.0000  ysyx_210324_AXI4Bridge_0
proc                              287242.5593     96.2       0.0000       0.0000  0.0000  ysyx_210324_Processor_0
proc/cpu                          284363.3425     95.2    3788.3016    1788.5841  0.0000  ysyx_210324_TreeCoreL2_0
proc/cpu/execUnit                 108928.8008     36.5   14958.2104   14209.1573  0.0000  ysyx_210324_Execute_0
proc/cpu/execUnit/alu              39932.4911     13.4   39932.4911       0.0000  0.0000  ysyx_210324_ALU_0
proc/cpu/execUnit/beu               8816.5088      3.0    8816.5088       0.0000  0.0000  ysyx_210324_BEU_0
proc/cpu/execUnit/csrReg           31012.4333     10.4   14634.1136   16378.3198  0.0000  ysyx_210324_CSRReg_0
proc/cpu/idUnit                   107959.2008     36.1   54069.0286   53173.3938  0.0000  ysyx_210324_InstDecode_0
proc/cpu/idUnit/decoder              716.7784      0.2     716.7784       0.0000  0.0000  ysyx_210324_ISADecoder_0
proc/cpu/ifUnit                     5315.9944      1.8    3680.7176    1635.2769  0.0000  ysyx_210324_InstFetch_0
proc/cpu/ma                        43164.0461     14.5    6996.9944   11120.1516  0.0000  ysyx_210324_Memory_0
proc/cpu/ma/clint                  18378.0370      6.2    7079.0272    3271.8985  0.0000  ysyx_210324_CLINT_0
proc/cpu/ma/clint/timer             8027.1113      2.7    4756.5576    3270.5537  0.0000  ysyx_210324_Timer_0
proc/cpu/ma/lsu                     6668.8632      2.2    6668.8632       0.0000  0.0000  ysyx_210324_LSU_0
proc/cpu/wb                        13418.4147      4.5    5063.1720    8355.2427  0.0000  ysyx_210324_WriteBack_0
proc/crossbar                       2879.2168      1.0    2009.1312     870.0856  0.0000  ysyx_210324_Crossbar_0
--------------------------------  -----------  -------  -----------  -----------  ------  ------------------------
Total                                                   179291.4250  119412.8648  0.0000
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210324
Date   : Mon Jan  3 09:36:34 2022
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: proc/cpu/ma/mems_src1_reg_2_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: proc/cpu/ifUnit/pc_reg_63_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  proc/cpu/ma/mems_src1_reg_2_/CK (LVT_DGRNQHDV2)       0.0000    0.0000 #   0.0000 r
  proc/cpu/ma/mems_src1_reg_2_/Q (LVT_DGRNQHDV2)        0.1198    0.2792     0.2792 r
  proc/cpu/ma/lsu_io_src1[2] (net)              5                 0.0000     0.2792 r
  proc/cpu/ma/lsu/io_src1[2] (ysyx_210324_LSU_0)                  0.0000     0.2792 r
  proc/cpu/ma/lsu/io_src1[2] (net)                                0.0000     0.2792 r
  proc/cpu/ma/lsu/U274/A1 (LVT_NAND2HDV2)               0.1198    0.0000     0.2792 r
  proc/cpu/ma/lsu/U274/ZN (LVT_NAND2HDV2)               0.0892    0.0759     0.3551 f
  proc/cpu/ma/lsu/n564 (net)                    3                 0.0000     0.3551 f
  proc/cpu/ma/lsu/U276/A2 (LVT_OAI21HDV1)               0.0892    0.0000     0.3551 f
  proc/cpu/ma/lsu/U276/ZN (LVT_OAI21HDV1)               0.1458    0.1135     0.4686 r
  proc/cpu/ma/lsu/n250 (net)                    1                 0.0000     0.4686 r
  proc/cpu/ma/lsu/U71/B (LVT_AOI21HDV1)                 0.1458    0.0000     0.4686 r
  proc/cpu/ma/lsu/U71/ZN (LVT_AOI21HDV1)                0.1121    0.0654     0.5340 f
  proc/cpu/ma/lsu/n536 (net)                    2                 0.0000     0.5340 f
  proc/cpu/ma/lsu/U290/A1 (LVT_OAI21HDV2)               0.1121    0.0000     0.5340 f
  proc/cpu/ma/lsu/U290/ZN (LVT_OAI21HDV2)               0.1782    0.1297     0.6636 r
  proc/cpu/ma/lsu/n471 (net)                    2                 0.0000     0.6636 r
  proc/cpu/ma/lsu/U316/A1 (LVT_AOI21HDV2)               0.1782    0.0000     0.6636 r
  proc/cpu/ma/lsu/U316/ZN (LVT_AOI21HDV2)               0.1072    0.0958     0.7594 f
  proc/cpu/ma/lsu/n264 (net)                    1                 0.0000     0.7594 f
  proc/cpu/ma/lsu/U317/I (LVT_BUFHDV8)                  0.1072    0.0000     0.7594 f
  proc/cpu/ma/lsu/U317/Z (LVT_BUFHDV8)                  0.0655    0.1206     0.8800 f
  proc/cpu/ma/lsu/n470 (net)                   16                 0.0000     0.8800 f
  proc/cpu/ma/lsu/U493/A1 (LVT_OAI21HDV1)               0.0655    0.0000     0.8800 f
  proc/cpu/ma/lsu/U493/ZN (LVT_OAI21HDV1)               0.1664    0.1131     0.9931 r
  proc/cpu/ma/lsu/n431 (net)                    1                 0.0000     0.9931 r
  proc/cpu/ma/lsu/U45/A1 (LVT_XNOR2HDV1)                0.1664    0.0000     0.9931 r
  proc/cpu/ma/lsu/U45/ZN (LVT_XNOR2HDV1)                0.0900    0.1931     1.1862 f
  proc/cpu/ma/lsu/io_ld_addr[23] (net)          2                 0.0000     1.1862 f
  proc/cpu/ma/lsu/io_ld_addr[23] (ysyx_210324_LSU_0)              0.0000     1.1862 f
  proc/cpu/ma/lsu_io_ld_addr[23] (net)                            0.0000     1.1862 f
  proc/cpu/ma/clint/io_cld_addr[23] (ysyx_210324_CLINT_0)         0.0000     1.1862 f
  proc/cpu/ma/clint/io_cld_addr[23] (net)                         0.0000     1.1862 f
  proc/cpu/ma/clint/U94/A1 (LVT_NOR2HDV2)               0.0900    0.0000     1.1862 f
  proc/cpu/ma/clint/U94/ZN (LVT_NOR2HDV2)               0.0875    0.0687     1.2549 r
  proc/cpu/ma/clint/n263 (net)                  1                 0.0000     1.2549 r
  proc/cpu/ma/clint/U96/A2 (LVT_NAND4HDV1)              0.0875    0.0000     1.2549 r
  proc/cpu/ma/clint/U96/ZN (LVT_NAND4HDV1)              0.1472    0.1145     1.3693 f
  proc/cpu/ma/clint/n265 (net)                  1                 0.0000     1.3693 f
  proc/cpu/ma/clint/U97/A2 (LVT_OAI21HDV2)              0.1472    0.0000     1.3693 f
  proc/cpu/ma/clint/U97/ZN (LVT_OAI21HDV2)              0.1732    0.1343     1.5036 r
  proc/cpu/ma/clint/n281 (net)                  1                 0.0000     1.5036 r
  proc/cpu/ma/clint/U106/A1 (LVT_NAND3HDV4)             0.1732    0.0000     1.5036 r
  proc/cpu/ma/clint/U106/ZN (LVT_NAND3HDV4)             0.1206    0.1008     1.6044 f
  proc/cpu/ma/clint/n327 (net)                  2                 0.0000     1.6044 f
  proc/cpu/ma/clint/U148/A1 (LVT_NOR2HDV4)              0.1206    0.0000     1.6044 f
  proc/cpu/ma/clint/U148/ZN (LVT_NOR2HDV4)              0.1231    0.0921     1.6965 r
  proc/cpu/ma/clint/n329 (net)                  2                 0.0000     1.6965 r
  proc/cpu/ma/clint/U153/I (LVT_INHDV4)                 0.1231    0.0000     1.6965 r
  proc/cpu/ma/clint/U153/ZN (LVT_INHDV4)                0.0633    0.0555     1.7520 f
  proc/cpu/ma/clint/n570 (net)                  2                 0.0000     1.7520 f
  proc/cpu/ma/clint/U154/A1 (LVT_NOR2HDV8)              0.0633    0.0000     1.7520 f
  proc/cpu/ma/clint/U154/ZN (LVT_NOR2HDV8)              0.1017    0.0608     1.8127 r
  proc/cpu/ma/clint/n756 (net)                  3                 0.0000     1.8127 r
  proc/cpu/ma/clint/U70/I (LVT_INHDV2)                  0.1017    0.0000     1.8127 r
  proc/cpu/ma/clint/U70/ZN (LVT_INHDV2)                 0.0525    0.0477     1.8605 f
  proc/cpu/ma/clint/n358 (net)                  1                 0.0000     1.8605 f
  proc/cpu/ma/clint/U15/I (LVT_INHDV4)                  0.0525    0.0000     1.8605 f
  proc/cpu/ma/clint/U15/ZN (LVT_INHDV4)                 0.1664    0.1066     1.9671 r
  proc/cpu/ma/clint/n804 (net)                 18                 0.0000     1.9671 r
  proc/cpu/ma/clint/U60/B1 (LVT_AOI22HDV1)              0.1664    0.0000     1.9671 r
  proc/cpu/ma/clint/U60/ZN (LVT_AOI22HDV1)              0.1285    0.0790     2.0461 f
  proc/cpu/ma/clint/n334 (net)                  1                 0.0000     2.0461 f
  proc/cpu/ma/clint/U59/B (LVT_IOA21HDV2)               0.1285    0.0000     2.0461 f
  proc/cpu/ma/clint/U59/ZN (LVT_IOA21HDV2)              0.0978    0.0817     2.1277 r
  proc/cpu/ma/clint/io_cld_data[56] (net)       3                 0.0000     2.1277 r
  proc/cpu/ma/clint/io_cld_data[56] (ysyx_210324_CLINT_0)         0.0000     2.1277 r
  proc/cpu/ma/clint_io_cld_data[56] (net)                         0.0000     2.1277 r
  proc/cpu/ma/lsu/io_ld_data[56] (ysyx_210324_LSU_0)              0.0000     2.1277 r
  proc/cpu/ma/lsu/io_ld_data[56] (net)                            0.0000     2.1277 r
  proc/cpu/ma/lsu/U869/A1 (LVT_AOI22HDV1)               0.0978    0.0000     2.1277 r
  proc/cpu/ma/lsu/U869/ZN (LVT_AOI22HDV1)               0.1313    0.0799     2.2077 f
  proc/cpu/ma/lsu/n901 (net)                    1                 0.0000     2.2077 f
  proc/cpu/ma/lsu/U880/A2 (LVT_AND2HDV1)                0.1313    0.0000     2.2077 f
  proc/cpu/ma/lsu/U880/Z (LVT_AND2HDV1)                 0.0668    0.1633     2.3710 f
  proc/cpu/ma/lsu/n920 (net)                    2                 0.0000     2.3710 f
  proc/cpu/ma/lsu/U904/A1 (LVT_OAI211HDV1)              0.0668    0.0000     2.3710 f
  proc/cpu/ma/lsu/U904/ZN (LVT_OAI211HDV1)              0.2131    0.1311     2.5021 r
  proc/cpu/ma/lsu/io_loadData[0] (net)          2                 0.0000     2.5021 r
  proc/cpu/ma/lsu/io_loadData[0] (ysyx_210324_LSU_0)              0.0000     2.5021 r
  proc/cpu/ma/io_mem2wb_loadData[0] (net)                         0.0000     2.5021 r
  proc/cpu/ma/U156/I0 (LVT_MUX2HDV1)                    0.2131    0.0000     2.5021 r
  proc/cpu/ma/U156/Z (LVT_MUX2HDV1)                     0.0699    0.1810     2.6831 r
  proc/cpu/ma/io_bypassMem_data[0] (net)        1                 0.0000     2.6831 r
  proc/cpu/ma/io_bypassMem_data[0] (ysyx_210324_Memory_0)         0.0000     2.6831 r
  proc/cpu/ma_io_bypassMem_data[0] (net)                          0.0000     2.6831 r
  proc/cpu/execUnit/io_bypassMem_data[0] (ysyx_210324_Execute_0)
                                                                  0.0000     2.6831 r
  proc/cpu/execUnit/io_bypassMem_data[0] (net)                    0.0000     2.6831 r
  proc/cpu/execUnit/U945/I (LVT_INHDV1)                 0.0699    0.0000     2.6831 r
  proc/cpu/execUnit/U945/ZN (LVT_INHDV1)                0.0518    0.0473     2.7303 f
  proc/cpu/execUnit/n1181 (net)                 2                 0.0000     2.7303 f
  proc/cpu/execUnit/U947/A1 (LVT_OAI21HDV2)             0.0518    0.0000     2.7303 f
  proc/cpu/execUnit/U947/ZN (LVT_OAI21HDV2)             0.3181    0.1873     2.9177 r
  proc/cpu/execUnit/io_ex2mem_src1[0] (net)     7                 0.0000     2.9177 r
  proc/cpu/execUnit/beu/io_src1[0] (ysyx_210324_BEU_0)            0.0000     2.9177 r
  proc/cpu/execUnit/beu/io_src1[0] (net)                          0.0000     2.9177 r
  proc/cpu/execUnit/beu/U706/I (LVT_INHDV1)             0.3181    0.0000     2.9177 r
  proc/cpu/execUnit/beu/U706/ZN (LVT_INHDV1)            0.0777    0.0500     2.9677 f
  proc/cpu/execUnit/beu/n569 (net)              1                 0.0000     2.9677 f
  proc/cpu/execUnit/beu/U707/B1 (LVT_IOA22HDV1)         0.0777    0.0000     2.9677 f
  proc/cpu/execUnit/beu/U707/ZN (LVT_IOA22HDV1)         0.1913    0.1223     3.0900 r
  proc/cpu/execUnit/beu/n1157 (net)             2                 0.0000     3.0900 r
  proc/cpu/execUnit/beu/U709/A1 (LVT_NAND2HDV1)         0.1913    0.0000     3.0900 r
  proc/cpu/execUnit/beu/U709/ZN (LVT_NAND2HDV1)         0.1124    0.0951     3.1851 f
  proc/cpu/execUnit/beu/n1158 (net)             3                 0.0000     3.1851 f
  proc/cpu/execUnit/beu/U711/A2 (LVT_OAI21HDV1)         0.1124    0.0000     3.1851 f
  proc/cpu/execUnit/beu/U711/ZN (LVT_OAI21HDV1)         0.1946    0.1432     3.3283 r
  proc/cpu/execUnit/beu/n1141 (net)             2                 0.0000     3.3283 r
  proc/cpu/execUnit/beu/U715/A2 (LVT_AOI21HDV1)         0.1946    0.0000     3.3283 r
  proc/cpu/execUnit/beu/U715/ZN (LVT_AOI21HDV1)         0.1149    0.1010     3.4293 f
  proc/cpu/execUnit/beu/n1117 (net)             2                 0.0000     3.4293 f
  proc/cpu/execUnit/beu/U741/A1 (LVT_OAI21HDV1)         0.1149    0.0000     3.4293 f
  proc/cpu/execUnit/beu/U741/ZN (LVT_OAI21HDV1)         0.1945    0.1396     3.5689 r
  proc/cpu/execUnit/beu/n1082 (net)             2                 0.0000     3.5689 r
  proc/cpu/execUnit/beu/U753/A2 (LVT_AOI21HDV1)         0.1945    0.0000     3.5689 r
  proc/cpu/execUnit/beu/U753/ZN (LVT_AOI21HDV1)         0.1170    0.1026     3.6716 f
  proc/cpu/execUnit/beu/n1049 (net)             2                 0.0000     3.6716 f
  proc/cpu/execUnit/beu/U765/A2 (LVT_OAI21HDV1)         0.1170    0.0000     3.6716 f
  proc/cpu/execUnit/beu/U765/ZN (LVT_OAI21HDV1)         0.1929    0.1429     3.8144 r
  proc/cpu/execUnit/beu/n990 (net)              2                 0.0000     3.8144 r
  proc/cpu/execUnit/beu/U829/A1 (LVT_AOI21HDV1)         0.1929    0.0000     3.8144 r
  proc/cpu/execUnit/beu/U829/ZN (LVT_AOI21HDV1)         0.1269    0.1117     3.9261 f
  proc/cpu/execUnit/beu/n887 (net)              2                 0.0000     3.9261 f
  proc/cpu/execUnit/beu/U214/A1 (LVT_OAI21HDV2)         0.1269    0.0000     3.9261 f
  proc/cpu/execUnit/beu/U214/ZN (LVT_OAI21HDV2)         0.2069    0.1492     4.0754 r
  proc/cpu/execUnit/beu/n3 (net)                2                 0.0000     4.0754 r
  proc/cpu/execUnit/beu/U216/A1 (LVT_AOI21HDV4)         0.2069    0.0000     4.0754 r
  proc/cpu/execUnit/beu/U216/ZN (LVT_AOI21HDV4)         0.1030    0.0907     4.1661 f
  proc/cpu/execUnit/beu/n840 (net)              2                 0.0000     4.1661 f
  proc/cpu/execUnit/beu/U910/A1 (LVT_OAI21HDV4)         0.1030    0.0000     4.1661 f
  proc/cpu/execUnit/beu/U910/ZN (LVT_OAI21HDV4)         0.1322    0.1018     4.2679 r
  proc/cpu/execUnit/beu/n835 (net)              2                 0.0000     4.2679 r
  proc/cpu/execUnit/beu/U917/A1 (LVT_AOI21HDV2)         0.1322    0.0000     4.2679 r
  proc/cpu/execUnit/beu/U917/ZN (LVT_AOI21HDV2)         0.1033    0.0896     4.3574 f
  proc/cpu/execUnit/beu/n831 (net)              2                 0.0000     4.3574 f
  proc/cpu/execUnit/beu/U923/A1 (LVT_OAI21HDV2)         0.1033    0.0000     4.3574 f
  proc/cpu/execUnit/beu/U923/ZN (LVT_OAI21HDV2)         0.1834    0.1306     4.4881 r
  proc/cpu/execUnit/beu/n826 (net)              2                 0.0000     4.4881 r
  proc/cpu/execUnit/beu/U930/A1 (LVT_AOI21HDV2)         0.1834    0.0000     4.4881 r
  proc/cpu/execUnit/beu/U930/ZN (LVT_AOI21HDV2)         0.1126    0.1007     4.5888 f
  proc/cpu/execUnit/beu/n822 (net)              2                 0.0000     4.5888 f
  proc/cpu/execUnit/beu/U936/A1 (LVT_OAI21HDV2)         0.1126    0.0000     4.5888 f
  proc/cpu/execUnit/beu/U936/ZN (LVT_OAI21HDV2)         0.1841    0.1330     4.7218 r
  proc/cpu/execUnit/beu/n817 (net)              2                 0.0000     4.7218 r
  proc/cpu/execUnit/beu/U943/A1 (LVT_AOI21HDV2)         0.1841    0.0000     4.7218 r
  proc/cpu/execUnit/beu/U943/ZN (LVT_AOI21HDV2)         0.1127    0.1008     4.8226 f
  proc/cpu/execUnit/beu/n813 (net)              2                 0.0000     4.8226 f
  proc/cpu/execUnit/beu/U235/A1 (LVT_OAI21HDV2)         0.1127    0.0000     4.8226 f
  proc/cpu/execUnit/beu/U235/ZN (LVT_OAI21HDV2)         0.1743    0.1276     4.9502 r
  proc/cpu/execUnit/beu/n808 (net)              2                 0.0000     4.9502 r
  proc/cpu/execUnit/beu/U955/A1 (LVT_AOI21HDV1)         0.1743    0.0000     4.9502 r
  proc/cpu/execUnit/beu/U955/ZN (LVT_AOI21HDV1)         0.1262    0.1107     5.0609 f
  proc/cpu/execUnit/beu/n804 (net)              2                 0.0000     5.0609 f
  proc/cpu/execUnit/beu/U961/A1 (LVT_OAI21HDV1)         0.1262    0.0000     5.0609 f
  proc/cpu/execUnit/beu/U961/ZN (LVT_OAI21HDV1)         0.2038    0.1475     5.2084 r
  proc/cpu/execUnit/beu/n799 (net)              2                 0.0000     5.2084 r
  proc/cpu/execUnit/beu/U234/A1 (LVT_AO21HDV1)          0.2038    0.0000     5.2084 r
  proc/cpu/execUnit/beu/U234/Z (LVT_AO21HDV1)           0.1392    0.2219     5.4303 r
  proc/cpu/execUnit/beu/n22 (net)               1                 0.0000     5.4303 r
  proc/cpu/execUnit/beu/U971/CI (LVT_AD1HDV4)           0.1392    0.0000     5.4303 r
  proc/cpu/execUnit/beu/U971/CO (LVT_AD1HDV4)           0.0849    0.1279     5.5582 r
  proc/cpu/execUnit/beu/n793 (net)              1                 0.0000     5.5582 r
  proc/cpu/execUnit/beu/U976/CI (LVT_AD1HDV1)           0.0849    0.0000     5.5582 r
  proc/cpu/execUnit/beu/U976/CO (LVT_AD1HDV1)           0.1280    0.1912     5.7494 r
  proc/cpu/execUnit/beu/n792 (net)              1                 0.0000     5.7494 r
  proc/cpu/execUnit/beu/U217/A1 (LVT_XOR2HDV2)          0.1280    0.0000     5.7494 r
  proc/cpu/execUnit/beu/U217/Z (LVT_XOR2HDV2)           0.0587    0.1400     5.8895 f
  proc/cpu/execUnit/beu/io_tgt[63] (net)        1                 0.0000     5.8895 f
  proc/cpu/execUnit/beu/io_tgt[63] (ysyx_210324_BEU_0)            0.0000     5.8895 f
  proc/cpu/execUnit/io_nxtPC_tgt[63] (net)                        0.0000     5.8895 f
  proc/cpu/execUnit/io_nxtPC_tgt[63] (ysyx_210324_Execute_0)      0.0000     5.8895 f
  proc/cpu/execUnit_io_nxtPC_tgt[63] (net)                        0.0000     5.8895 f
  proc/cpu/U725/A2 (LVT_AND2HDV1)                       0.0587    0.0000     5.8895 f
  proc/cpu/U725/Z (LVT_AND2HDV1)                        0.0531    0.1276     6.0171 f
  proc/cpu/ifUnit_io_nxtPC_tgt[63] (net)        1                 0.0000     6.0171 f
  proc/cpu/ifUnit/io_nxtPC_tgt[63] (ysyx_210324_InstFetch_0)      0.0000     6.0171 f
  proc/cpu/ifUnit/io_nxtPC_tgt[63] (net)                          0.0000     6.0171 f
  proc/cpu/ifUnit/U19/B2 (LVT_AOI22HDV1)                0.0531    0.0000     6.0171 f
  proc/cpu/ifUnit/U19/ZN (LVT_AOI22HDV1)                0.1703    0.1012     6.1183 r
  proc/cpu/ifUnit/n674 (net)                    1                 0.0000     6.1183 r
  proc/cpu/ifUnit/U474/A1 (LVT_NAND3HDV1)               0.1703    0.0000     6.1183 r
  proc/cpu/ifUnit/U474/ZN (LVT_NAND3HDV1)               0.1024    0.0869     6.2052 f
  proc/cpu/ifUnit/n202 (net)                    1                 0.0000     6.2052 f
  proc/cpu/ifUnit/pc_reg_63_/D (LVT_DQHDV2)             0.1024    0.0000     6.2052 f
  data arrival time                                                          6.2052
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  proc/cpu/ifUnit/pc_reg_63_/CK (LVT_DQHDV2)                      0.0000     6.3500 r
  library setup time                                             -0.1443     6.2057
  data required time                                                         6.2057
  ------------------------------------------------------------------------------------
  data required time                                                         6.2057
  data arrival time                                                         -6.2052
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0005
  Startpoint: proc/cpu/ma/clint/timer/clockCnt_reg_109_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: proc/cpu/ma/clint/mtime_reg_63_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  proc/cpu/ma/clint/timer/clockCnt_reg_109_/CK (LVT_DQHDV1)
                                                        0.0000    0.0000 #   0.0000 r
  proc/cpu/ma/clint/timer/clockCnt_reg_109_/Q (LVT_DQHDV1)
                                                        0.1106    0.2593     0.2593 f
  proc/cpu/ma/clint/timer/clockCnt[109] (net)
                                                2                 0.0000     0.2593 f
  proc/cpu/ma/clint/timer/U36/A4 (LVT_OR4HDV1)          0.1106    0.0000     0.2593 f
  proc/cpu/ma/clint/timer/U36/Z (LVT_OR4HDV1)           0.1054    0.3861     0.6454 f
  proc/cpu/ma/clint/timer/n28 (net)             1                 0.0000     0.6454 f
  proc/cpu/ma/clint/timer/U8/A2 (LVT_OR4HDV1)           0.1054    0.0000     0.6454 f
  proc/cpu/ma/clint/timer/U8/Z (LVT_OR4HDV1)            0.1168    0.3599     1.0053 f
  proc/cpu/ma/clint/timer/n40 (net)             1                 0.0000     1.0053 f
  proc/cpu/ma/clint/timer/U4/A2 (LVT_OR4HDV4)           0.1168    0.0000     1.0053 f
  proc/cpu/ma/clint/timer/U4/Z (LVT_OR4HDV4)            0.1051    0.2841     1.2894 f
  proc/cpu/ma/clint/timer/n42 (net)             1                 0.0000     1.2894 f
  proc/cpu/ma/clint/timer/U3/A2 (LVT_NOR2HDV8)          0.1051    0.0000     1.2894 f
  proc/cpu/ma/clint/timer/U3/ZN (LVT_NOR2HDV8)          0.1263    0.0989     1.3883 r
  proc/cpu/ma/clint/timer/io_tick (net)         3                 0.0000     1.3883 r
  proc/cpu/ma/clint/timer/io_tick (ysyx_210324_Timer_0)           0.0000     1.3883 r
  proc/cpu/ma/clint/n_GEN_2_0_ (net)                              0.0000     1.3883 r
  proc/cpu/ma/clint/U49/A1 (LVT_NAND2HDV4)              0.1263    0.0000     1.3883 r
  proc/cpu/ma/clint/U49/ZN (LVT_NAND2HDV4)              0.0923    0.0762     1.4645 f
  proc/cpu/ma/clint/n741 (net)                  6                 0.0000     1.4645 f
  proc/cpu/ma/clint/U171/A1 (LVT_NOR2HDV2)              0.0923    0.0000     1.4645 f
  proc/cpu/ma/clint/U171/ZN (LVT_NOR2HDV2)              0.1228    0.0892     1.5537 r
  proc/cpu/ma/clint/n651 (net)                  2                 0.0000     1.5537 r
  proc/cpu/ma/clint/U187/A1 (LVT_NAND2HDV1)             0.1228    0.0000     1.5537 r
  proc/cpu/ma/clint/U187/ZN (LVT_NAND2HDV1)             0.0959    0.0802     1.6340 f
  proc/cpu/ma/clint/n631 (net)                  2                 0.0000     1.6340 f
  proc/cpu/ma/clint/U195/A1 (LVT_NOR2HDV2)              0.0959    0.0000     1.6340 f
  proc/cpu/ma/clint/U195/ZN (LVT_NOR2HDV2)              0.1343    0.0963     1.7303 r
  proc/cpu/ma/clint/n629 (net)                  1                 0.0000     1.7303 r
  proc/cpu/ma/clint/U32/B (LVT_ADH1HDV1)                0.1343    0.0000     1.7303 r
  proc/cpu/ma/clint/U32/CO (LVT_ADH1HDV1)               0.0914    0.1477     1.8781 r
  proc/cpu/ma/clint/n627 (net)                  1                 0.0000     1.8781 r
  proc/cpu/ma/clint/U594/B (LVT_ADH1HDV1)               0.0914    0.0000     1.8781 r
  proc/cpu/ma/clint/U594/CO (LVT_ADH1HDV1)              0.0914    0.1391     2.0172 r
  proc/cpu/ma/clint/n625 (net)                  1                 0.0000     2.0172 r
  proc/cpu/ma/clint/U31/B (LVT_ADH1HDV1)                0.0914    0.0000     2.0172 r
  proc/cpu/ma/clint/U31/CO (LVT_ADH1HDV1)               0.1052    0.1480     2.1652 r
  proc/cpu/ma/clint/n623 (net)                  1                 0.0000     2.1652 r
  proc/cpu/ma/clint/U591/B (LVT_ADH1HDV2)               0.1052    0.0000     2.1652 r
  proc/cpu/ma/clint/U591/CO (LVT_ADH1HDV2)              0.0814    0.1247     2.2899 r
  proc/cpu/ma/clint/n621 (net)                  1                 0.0000     2.2899 r
  proc/cpu/ma/clint/U589/B (LVT_ADH1HDV2)               0.0814    0.0000     2.2899 r
  proc/cpu/ma/clint/U589/CO (LVT_ADH1HDV2)              0.0715    0.1142     2.4041 r
  proc/cpu/ma/clint/n619 (net)                  1                 0.0000     2.4041 r
  proc/cpu/ma/clint/U587/B (LVT_ADH1HDV1)               0.0715    0.0000     2.4041 r
  proc/cpu/ma/clint/U587/CO (LVT_ADH1HDV1)              0.1055    0.1440     2.5481 r
  proc/cpu/ma/clint/n617 (net)                  1                 0.0000     2.5481 r
  proc/cpu/ma/clint/U585/B (LVT_ADH1HDV2)               0.1055    0.0000     2.5481 r
  proc/cpu/ma/clint/U585/CO (LVT_ADH1HDV2)              0.0814    0.1247     2.6728 r
  proc/cpu/ma/clint/n615 (net)                  1                 0.0000     2.6728 r
  proc/cpu/ma/clint/U583/B (LVT_ADH1HDV2)               0.0814    0.0000     2.6728 r
  proc/cpu/ma/clint/U583/CO (LVT_ADH1HDV2)              0.0814    0.1202     2.7930 r
  proc/cpu/ma/clint/n613 (net)                  1                 0.0000     2.7930 r
  proc/cpu/ma/clint/U581/B (LVT_ADH1HDV2)               0.0814    0.0000     2.7930 r
  proc/cpu/ma/clint/U581/CO (LVT_ADH1HDV2)              0.0814    0.1202     2.9131 r
  proc/cpu/ma/clint/n611 (net)                  1                 0.0000     2.9131 r
  proc/cpu/ma/clint/U579/B (LVT_ADH1HDV2)               0.0814    0.0000     2.9131 r
  proc/cpu/ma/clint/U579/CO (LVT_ADH1HDV2)              0.0715    0.1142     3.0273 r
  proc/cpu/ma/clint/n609 (net)                  1                 0.0000     3.0273 r
  proc/cpu/ma/clint/U83/B (LVT_ADH1HDV1)                0.0715    0.0000     3.0273 r
  proc/cpu/ma/clint/U83/CO (LVT_ADH1HDV1)               0.1055    0.1440     3.1713 r
  proc/cpu/ma/clint/n607 (net)                  1                 0.0000     3.1713 r
  proc/cpu/ma/clint/U576/B (LVT_ADH1HDV2)               0.1055    0.0000     3.1713 r
  proc/cpu/ma/clint/U576/CO (LVT_ADH1HDV2)              0.0814    0.1247     3.2960 r
  proc/cpu/ma/clint/n605 (net)                  1                 0.0000     3.2960 r
  proc/cpu/ma/clint/U574/B (LVT_ADH1HDV2)               0.0814    0.0000     3.2960 r
  proc/cpu/ma/clint/U574/CO (LVT_ADH1HDV2)              0.0814    0.1202     3.4162 r
  proc/cpu/ma/clint/n603 (net)                  1                 0.0000     3.4162 r
  proc/cpu/ma/clint/U572/B (LVT_ADH1HDV2)               0.0814    0.0000     3.4162 r
  proc/cpu/ma/clint/U572/CO (LVT_ADH1HDV2)              0.0713    0.1142     3.5304 r
  proc/cpu/ma/clint/n601 (net)                  1                 0.0000     3.5304 r
  proc/cpu/ma/clint/U570/B (LVT_ADH1HDV1)               0.0713    0.0000     3.5304 r
  proc/cpu/ma/clint/U570/CO (LVT_ADH1HDV1)              0.1056    0.1439     3.6743 r
  proc/cpu/ma/clint/n599 (net)                  1                 0.0000     3.6743 r
  proc/cpu/ma/clint/U568/B (LVT_ADH1HDV2)               0.1056    0.0000     3.6743 r
  proc/cpu/ma/clint/U568/CO (LVT_ADH1HDV2)              0.0814    0.1247     3.7990 r
  proc/cpu/ma/clint/n597 (net)                  1                 0.0000     3.7990 r
  proc/cpu/ma/clint/U566/B (LVT_ADH1HDV2)               0.0814    0.0000     3.7990 r
  proc/cpu/ma/clint/U566/CO (LVT_ADH1HDV2)              0.0814    0.1202     3.9192 r
  proc/cpu/ma/clint/n595 (net)                  1                 0.0000     3.9192 r
  proc/cpu/ma/clint/U564/B (LVT_ADH1HDV2)               0.0814    0.0000     3.9192 r
  proc/cpu/ma/clint/U564/CO (LVT_ADH1HDV2)              0.0814    0.1202     4.0394 r
  proc/cpu/ma/clint/n593 (net)                  1                 0.0000     4.0394 r
  proc/cpu/ma/clint/U562/B (LVT_ADH1HDV2)               0.0814    0.0000     4.0394 r
  proc/cpu/ma/clint/U562/CO (LVT_ADH1HDV2)              0.0713    0.1142     4.1535 r
  proc/cpu/ma/clint/n591 (net)                  1                 0.0000     4.1535 r
  proc/cpu/ma/clint/U560/B (LVT_ADH1HDV1)               0.0713    0.0000     4.1535 r
  proc/cpu/ma/clint/U560/CO (LVT_ADH1HDV1)              0.1056    0.1439     4.2975 r
  proc/cpu/ma/clint/n589 (net)                  1                 0.0000     4.2975 r
  proc/cpu/ma/clint/U558/B (LVT_ADH1HDV2)               0.1056    0.0000     4.2975 r
  proc/cpu/ma/clint/U558/CO (LVT_ADH1HDV2)              0.0814    0.1247     4.4222 r
  proc/cpu/ma/clint/n587 (net)                  1                 0.0000     4.4222 r
  proc/cpu/ma/clint/U556/B (LVT_ADH1HDV2)               0.0814    0.0000     4.4222 r
  proc/cpu/ma/clint/U556/CO (LVT_ADH1HDV2)              0.0814    0.1202     4.5424 r
  proc/cpu/ma/clint/n585 (net)                  1                 0.0000     4.5424 r
  proc/cpu/ma/clint/U554/B (LVT_ADH1HDV2)               0.0814    0.0000     4.5424 r
  proc/cpu/ma/clint/U554/CO (LVT_ADH1HDV2)              0.0814    0.1202     4.6626 r
  proc/cpu/ma/clint/n583 (net)                  1                 0.0000     4.6626 r
  proc/cpu/ma/clint/U552/B (LVT_ADH1HDV2)               0.0814    0.0000     4.6626 r
  proc/cpu/ma/clint/U552/CO (LVT_ADH1HDV2)              0.0713    0.1142     4.7767 r
  proc/cpu/ma/clint/n581 (net)                  1                 0.0000     4.7767 r
  proc/cpu/ma/clint/U550/B (LVT_ADH1HDV1)               0.0713    0.0000     4.7767 r
  proc/cpu/ma/clint/U550/CO (LVT_ADH1HDV1)              0.0914    0.1351     4.9119 r
  proc/cpu/ma/clint/n579 (net)                  1                 0.0000     4.9119 r
  proc/cpu/ma/clint/U84/B (LVT_ADH1HDV1)                0.0914    0.0000     4.9119 r
  proc/cpu/ma/clint/U84/CO (LVT_ADH1HDV1)               0.1056    0.1480     5.0598 r
  proc/cpu/ma/clint/n577 (net)                  1                 0.0000     5.0598 r
  proc/cpu/ma/clint/U547/B (LVT_ADH1HDV2)               0.1056    0.0000     5.0598 r
  proc/cpu/ma/clint/U547/CO (LVT_ADH1HDV2)              0.0814    0.1247     5.1846 r
  proc/cpu/ma/clint/n575 (net)                  1                 0.0000     5.1846 r
  proc/cpu/ma/clint/U545/B (LVT_ADH1HDV2)               0.0814    0.0000     5.1846 r
  proc/cpu/ma/clint/U545/CO (LVT_ADH1HDV2)              0.0814    0.1202     5.3047 r
  proc/cpu/ma/clint/n573 (net)                  1                 0.0000     5.3047 r
  proc/cpu/ma/clint/U543/B (LVT_ADH1HDV2)               0.0814    0.0000     5.3047 r
  proc/cpu/ma/clint/U543/CO (LVT_ADH1HDV2)              0.0814    0.1202     5.4249 r
  proc/cpu/ma/clint/n571 (net)                  1                 0.0000     5.4249 r
  proc/cpu/ma/clint/U541/B (LVT_ADH1HDV2)               0.0814    0.0000     5.4249 r
  proc/cpu/ma/clint/U541/CO (LVT_ADH1HDV2)              0.0812    0.1202     5.5451 r
  proc/cpu/ma/clint/n361 (net)                  1                 0.0000     5.5451 r
  proc/cpu/ma/clint/U313/B (LVT_ADH1HDV2)               0.0812    0.0000     5.5451 r
  proc/cpu/ma/clint/U313/CO (LVT_ADH1HDV2)              0.0812    0.1201     5.6652 r
  proc/cpu/ma/clint/n363 (net)                  1                 0.0000     5.6652 r
  proc/cpu/ma/clint/U315/B (LVT_ADH1HDV2)               0.0812    0.0000     5.6652 r
  proc/cpu/ma/clint/U315/CO (LVT_ADH1HDV2)              0.0812    0.1201     5.7853 r
  proc/cpu/ma/clint/n365 (net)                  1                 0.0000     5.7853 r
  proc/cpu/ma/clint/U317/B (LVT_ADH1HDV2)               0.0812    0.0000     5.7853 r
  proc/cpu/ma/clint/U317/CO (LVT_ADH1HDV2)              0.0580    0.1046     5.8900 r
  proc/cpu/ma/clint/n352 (net)                  1                 0.0000     5.8900 r
  proc/cpu/ma/clint/U196/A1 (LVT_XOR2HDV1)              0.0580    0.0000     5.8900 r
  proc/cpu/ma/clint/U196/Z (LVT_XOR2HDV1)               0.0708    0.1357     6.0256 f
  proc/cpu/ma/clint/n355 (net)                  1                 0.0000     6.0256 f
  proc/cpu/ma/clint/U198/B1 (LVT_AO22HDV1)              0.0708    0.0000     6.0256 f
  proc/cpu/ma/clint/U198/Z (LVT_AO22HDV1)               0.0756    0.1932     6.2189 f
  proc/cpu/ma/clint/N84 (net)                   1                 0.0000     6.2189 f
  proc/cpu/ma/clint/mtime_reg_63_/D (LVT_DQHDV4)        0.0756    0.0000     6.2189 f
  data arrival time                                                          6.2189
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  proc/cpu/ma/clint/mtime_reg_63_/CK (LVT_DQHDV4)                 0.0000     6.3500 r
  library setup time                                             -0.1287     6.2213
  data required time                                                         6.2213
  ------------------------------------------------------------------------------------
  data required time                                                         6.2213
  data arrival time                                                         -6.2189
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0024
  Startpoint: proc/cpu/ma/mems_src1_reg_2_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: proc/cpu/execUnit/exs_src1_reg_1_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  proc/cpu/ma/mems_src1_reg_2_/CK (LVT_DGRNQHDV2)       0.0000    0.0000 #   0.0000 r
  proc/cpu/ma/mems_src1_reg_2_/Q (LVT_DGRNQHDV2)        0.1198    0.2792     0.2792 r
  proc/cpu/ma/lsu_io_src1[2] (net)              5                 0.0000     0.2792 r
  proc/cpu/ma/lsu/io_src1[2] (ysyx_210324_LSU_0)                  0.0000     0.2792 r
  proc/cpu/ma/lsu/io_src1[2] (net)                                0.0000     0.2792 r
  proc/cpu/ma/lsu/U274/A1 (LVT_NAND2HDV2)               0.1198    0.0000     0.2792 r
  proc/cpu/ma/lsu/U274/ZN (LVT_NAND2HDV2)               0.0892    0.0759     0.3551 f
  proc/cpu/ma/lsu/n564 (net)                    3                 0.0000     0.3551 f
  proc/cpu/ma/lsu/U276/A2 (LVT_OAI21HDV1)               0.0892    0.0000     0.3551 f
  proc/cpu/ma/lsu/U276/ZN (LVT_OAI21HDV1)               0.1458    0.1135     0.4686 r
  proc/cpu/ma/lsu/n250 (net)                    1                 0.0000     0.4686 r
  proc/cpu/ma/lsu/U71/B (LVT_AOI21HDV1)                 0.1458    0.0000     0.4686 r
  proc/cpu/ma/lsu/U71/ZN (LVT_AOI21HDV1)                0.1121    0.0654     0.5340 f
  proc/cpu/ma/lsu/n536 (net)                    2                 0.0000     0.5340 f
  proc/cpu/ma/lsu/U290/A1 (LVT_OAI21HDV2)               0.1121    0.0000     0.5340 f
  proc/cpu/ma/lsu/U290/ZN (LVT_OAI21HDV2)               0.1782    0.1297     0.6636 r
  proc/cpu/ma/lsu/n471 (net)                    2                 0.0000     0.6636 r
  proc/cpu/ma/lsu/U316/A1 (LVT_AOI21HDV2)               0.1782    0.0000     0.6636 r
  proc/cpu/ma/lsu/U316/ZN (LVT_AOI21HDV2)               0.1072    0.0958     0.7594 f
  proc/cpu/ma/lsu/n264 (net)                    1                 0.0000     0.7594 f
  proc/cpu/ma/lsu/U317/I (LVT_BUFHDV8)                  0.1072    0.0000     0.7594 f
  proc/cpu/ma/lsu/U317/Z (LVT_BUFHDV8)                  0.0655    0.1206     0.8800 f
  proc/cpu/ma/lsu/n470 (net)                   16                 0.0000     0.8800 f
  proc/cpu/ma/lsu/U493/A1 (LVT_OAI21HDV1)               0.0655    0.0000     0.8800 f
  proc/cpu/ma/lsu/U493/ZN (LVT_OAI21HDV1)               0.1664    0.1131     0.9931 r
  proc/cpu/ma/lsu/n431 (net)                    1                 0.0000     0.9931 r
  proc/cpu/ma/lsu/U45/A1 (LVT_XNOR2HDV1)                0.1664    0.0000     0.9931 r
  proc/cpu/ma/lsu/U45/ZN (LVT_XNOR2HDV1)                0.0900    0.1931     1.1862 f
  proc/cpu/ma/lsu/io_ld_addr[23] (net)          2                 0.0000     1.1862 f
  proc/cpu/ma/lsu/io_ld_addr[23] (ysyx_210324_LSU_0)              0.0000     1.1862 f
  proc/cpu/ma/lsu_io_ld_addr[23] (net)                            0.0000     1.1862 f
  proc/cpu/ma/clint/io_cld_addr[23] (ysyx_210324_CLINT_0)         0.0000     1.1862 f
  proc/cpu/ma/clint/io_cld_addr[23] (net)                         0.0000     1.1862 f
  proc/cpu/ma/clint/U94/A1 (LVT_NOR2HDV2)               0.0900    0.0000     1.1862 f
  proc/cpu/ma/clint/U94/ZN (LVT_NOR2HDV2)               0.0875    0.0687     1.2549 r
  proc/cpu/ma/clint/n263 (net)                  1                 0.0000     1.2549 r
  proc/cpu/ma/clint/U96/A2 (LVT_NAND4HDV1)              0.0875    0.0000     1.2549 r
  proc/cpu/ma/clint/U96/ZN (LVT_NAND4HDV1)              0.1472    0.1145     1.3693 f
  proc/cpu/ma/clint/n265 (net)                  1                 0.0000     1.3693 f
  proc/cpu/ma/clint/U97/A2 (LVT_OAI21HDV2)              0.1472    0.0000     1.3693 f
  proc/cpu/ma/clint/U97/ZN (LVT_OAI21HDV2)              0.1732    0.1343     1.5036 r
  proc/cpu/ma/clint/n281 (net)                  1                 0.0000     1.5036 r
  proc/cpu/ma/clint/U106/A1 (LVT_NAND3HDV4)             0.1732    0.0000     1.5036 r
  proc/cpu/ma/clint/U106/ZN (LVT_NAND3HDV4)             0.1206    0.1008     1.6044 f
  proc/cpu/ma/clint/n327 (net)                  2                 0.0000     1.6044 f
  proc/cpu/ma/clint/U148/A1 (LVT_NOR2HDV4)              0.1206    0.0000     1.6044 f
  proc/cpu/ma/clint/U148/ZN (LVT_NOR2HDV4)              0.1231    0.0921     1.6965 r
  proc/cpu/ma/clint/n329 (net)                  2                 0.0000     1.6965 r
  proc/cpu/ma/clint/U153/I (LVT_INHDV4)                 0.1231    0.0000     1.6965 r
  proc/cpu/ma/clint/U153/ZN (LVT_INHDV4)                0.0633    0.0555     1.7520 f
  proc/cpu/ma/clint/n570 (net)                  2                 0.0000     1.7520 f
  proc/cpu/ma/clint/U154/A1 (LVT_NOR2HDV8)              0.0633    0.0000     1.7520 f
  proc/cpu/ma/clint/U154/ZN (LVT_NOR2HDV8)              0.1017    0.0608     1.8127 r
  proc/cpu/ma/clint/n756 (net)                  3                 0.0000     1.8127 r
  proc/cpu/ma/clint/U70/I (LVT_INHDV2)                  0.1017    0.0000     1.8127 r
  proc/cpu/ma/clint/U70/ZN (LVT_INHDV2)                 0.0525    0.0477     1.8605 f
  proc/cpu/ma/clint/n358 (net)                  1                 0.0000     1.8605 f
  proc/cpu/ma/clint/U15/I (LVT_INHDV4)                  0.0525    0.0000     1.8605 f
  proc/cpu/ma/clint/U15/ZN (LVT_INHDV4)                 0.1664    0.1066     1.9671 r
  proc/cpu/ma/clint/n804 (net)                 18                 0.0000     1.9671 r
  proc/cpu/ma/clint/U14/B1 (LVT_AOI22HDV1)              0.1664    0.0000     1.9671 r
  proc/cpu/ma/clint/U14/ZN (LVT_AOI22HDV1)              0.1602    0.1042     2.0712 f
  proc/cpu/ma/clint/n360 (net)                  1                 0.0000     2.0712 f
  proc/cpu/ma/clint/U203/B (LVT_IOA21HDV4)              0.1602    0.0000     2.0712 f
  proc/cpu/ma/clint/U203/ZN (LVT_IOA21HDV4)             0.0822    0.0710     2.1422 r
  proc/cpu/ma/clint/io_cld_data[39] (net)       3                 0.0000     2.1422 r
  proc/cpu/ma/clint/io_cld_data[39] (ysyx_210324_CLINT_0)         0.0000     2.1422 r
  proc/cpu/ma/clint_io_cld_data[39] (net)                         0.0000     2.1422 r
  proc/cpu/ma/lsu/io_ld_data[39] (ysyx_210324_LSU_0)              0.0000     2.1422 r
  proc/cpu/ma/lsu/io_ld_data[39] (net)                            0.0000     2.1422 r
  proc/cpu/ma/lsu/U394/A1 (LVT_NAND2HDV1)               0.0822    0.0000     2.1422 r
  proc/cpu/ma/lsu/U394/ZN (LVT_NAND2HDV1)               0.0805    0.0589     2.2011 f
  proc/cpu/ma/lsu/n303 (net)                    1                 0.0000     2.2011 f
  proc/cpu/ma/lsu/U395/A2 (LVT_NAND2HDV2)               0.0805    0.0000     2.2011 f
  proc/cpu/ma/lsu/U395/ZN (LVT_NAND2HDV2)               0.0801    0.0675     2.2686 r
  proc/cpu/ma/lsu/n309 (net)                    1                 0.0000     2.2686 r
  proc/cpu/ma/lsu/U398/A1 (LVT_NOR2HDV4)                0.0801    0.0000     2.2686 r
  proc/cpu/ma/lsu/U398/ZN (LVT_NOR2HDV4)                0.0486    0.0402     2.3088 f
  proc/cpu/ma/lsu/n324 (net)                    2                 0.0000     2.3088 f
  proc/cpu/ma/lsu/U415/A1 (LVT_AOI21HDV4)               0.0486    0.0000     2.3088 f
  proc/cpu/ma/lsu/U415/ZN (LVT_AOI21HDV4)               0.1116    0.0822     2.3910 r
  proc/cpu/ma/lsu/n325 (net)                    1                 0.0000     2.3910 r
  proc/cpu/ma/lsu/U416/B (LVT_OAI21HDV4)                0.1116    0.0000     2.3910 r
  proc/cpu/ma/lsu/U416/ZN (LVT_OAI21HDV4)               0.1302    0.1052     2.4962 f
  proc/cpu/ma/lsu/n906 (net)                    8                 0.0000     2.4962 f
  proc/cpu/ma/lsu/U884/A1 (LVT_NAND2HDV4)               0.1302    0.0000     2.4962 f
  proc/cpu/ma/lsu/U884/ZN (LVT_NAND2HDV4)               0.0750    0.0644     2.5606 r
  proc/cpu/ma/lsu/n939 (net)                    2                 0.0000     2.5606 r
  proc/cpu/ma/lsu/U169/I (LVT_INHDV4)                   0.0750    0.0000     2.5606 r
  proc/cpu/ma/lsu/U169/ZN (LVT_INHDV4)                  0.0954    0.0796     2.6402 f
  proc/cpu/ma/lsu/n960 (net)                   16                 0.0000     2.6402 f
  proc/cpu/ma/lsu/U933/A1 (LVT_NAND2HDV1)               0.0954    0.0000     2.6402 f
  proc/cpu/ma/lsu/U933/ZN (LVT_NAND2HDV1)               0.0944    0.0613     2.7015 r
  proc/cpu/ma/lsu/io_loadData[22] (net)         2                 0.0000     2.7015 r
  proc/cpu/ma/lsu/io_loadData[22] (ysyx_210324_LSU_0)             0.0000     2.7015 r
  proc/cpu/ma/io_mem2wb_loadData[22] (net)                        0.0000     2.7015 r
  proc/cpu/ma/U635/I0 (LVT_MUX2HDV2)                    0.0944    0.0000     2.7015 r
  proc/cpu/ma/U635/Z (LVT_MUX2HDV2)                     0.0611    0.1490     2.8505 r
  proc/cpu/ma/io_bypassMem_data[22] (net)       1                 0.0000     2.8505 r
  proc/cpu/ma/io_bypassMem_data[22] (ysyx_210324_Memory_0)        0.0000     2.8505 r
  proc/cpu/ma_io_bypassMem_data[22] (net)                         0.0000     2.8505 r
  proc/cpu/execUnit/io_bypassMem_data[22] (ysyx_210324_Execute_0)
                                                                  0.0000     2.8505 r
  proc/cpu/execUnit/io_bypassMem_data[22] (net)                   0.0000     2.8505 r
  proc/cpu/execUnit/U991/I (LVT_INHDV1)                 0.0611    0.0000     2.8505 r
  proc/cpu/execUnit/U991/ZN (LVT_INHDV1)                0.0539    0.0479     2.8984 f
  proc/cpu/execUnit/n1309 (net)                 2                 0.0000     2.8984 f
  proc/cpu/execUnit/U221/A1 (LVT_OAI21HDV2)             0.0539    0.0000     2.8984 f
  proc/cpu/execUnit/U221/ZN (LVT_OAI21HDV2)             0.3966    0.2313     3.1297 r
  proc/cpu/execUnit/io_ex2mem_src2[22] (net)
                                                9                 0.0000     3.1297 r
  proc/cpu/execUnit/beu/io_src2[22] (ysyx_210324_BEU_0)           0.0000     3.1297 r
  proc/cpu/execUnit/beu/io_src2[22] (net)                         0.0000     3.1297 r
  proc/cpu/execUnit/beu/U397/I (LVT_INHDV1)             0.3966    0.0000     3.1297 r
  proc/cpu/execUnit/beu/U397/ZN (LVT_INHDV1)            0.0973    0.0618     3.1916 f
  proc/cpu/execUnit/beu/n202 (net)              2                 0.0000     3.1916 f
  proc/cpu/execUnit/beu/U398/A2 (LVT_OR2HDV1)           0.0973    0.0000     3.1916 f
  proc/cpu/execUnit/beu/U398/Z (LVT_OR2HDV1)            0.0802    0.1905     3.3820 f
  proc/cpu/execUnit/beu/n205 (net)              2                 0.0000     3.3820 f
  proc/cpu/execUnit/beu/U409/A1 (LVT_AOI21HDV1)         0.0802    0.0000     3.3820 f
  proc/cpu/execUnit/beu/U409/ZN (LVT_AOI21HDV1)         0.1293    0.0992     3.4812 r
  proc/cpu/execUnit/beu/n211 (net)              1                 0.0000     3.4812 r
  proc/cpu/execUnit/beu/U74/A1 (LVT_OAI21HDV1)          0.1293    0.0000     3.4812 r
  proc/cpu/execUnit/beu/U74/ZN (LVT_OAI21HDV1)          0.0863    0.0734     3.5546 f
  proc/cpu/execUnit/beu/n212 (net)              1                 0.0000     3.5546 f
  proc/cpu/execUnit/beu/U411/B (LVT_AOI21HDV2)          0.0863    0.0000     3.5546 f
  proc/cpu/execUnit/beu/U411/ZN (LVT_AOI21HDV2)         0.1177    0.0865     3.6411 r
  proc/cpu/execUnit/beu/n215 (net)              1                 0.0000     3.6411 r
  proc/cpu/execUnit/beu/U412/B (LVT_OAI21HDV2)          0.1177    0.0000     3.6411 r
  proc/cpu/execUnit/beu/U412/ZN (LVT_OAI21HDV2)         0.0891    0.0789     3.7200 f
  proc/cpu/execUnit/beu/n404 (net)              2                 0.0000     3.7200 f
  proc/cpu/execUnit/beu/U413/I (LVT_INHDV2)             0.0891    0.0000     3.7200 f
  proc/cpu/execUnit/beu/U413/ZN (LVT_INHDV2)            0.0507    0.0449     3.7649 r
  proc/cpu/execUnit/beu/n222 (net)              1                 0.0000     3.7649 r
  proc/cpu/execUnit/beu/U422/B1 (LVT_INAND4HDV2)        0.0507    0.0000     3.7649 r
  proc/cpu/execUnit/beu/U422/ZN (LVT_INAND4HDV2)        0.1273    0.0911     3.8560 f
  proc/cpu/execUnit/beu/n254 (net)              1                 0.0000     3.8560 f
  proc/cpu/execUnit/beu/U458/A1 (LVT_NAND2HDV1)         0.1273    0.0000     3.8560 f
  proc/cpu/execUnit/beu/U458/ZN (LVT_NAND2HDV1)         0.0758    0.0658     3.9218 r
  proc/cpu/execUnit/beu/n265 (net)              1                 0.0000     3.9218 r
  proc/cpu/execUnit/beu/U462/A1 (LVT_NAND2HDV2)         0.0758    0.0000     3.9218 r
  proc/cpu/execUnit/beu/U462/ZN (LVT_NAND2HDV2)         0.0532    0.0495     3.9713 f
  proc/cpu/execUnit/beu/n317 (net)              1                 0.0000     3.9713 f
  proc/cpu/execUnit/beu/U43/A1 (LVT_NAND2HDV2)          0.0532    0.0000     3.9713 f
  proc/cpu/execUnit/beu/U43/ZN (LVT_NAND2HDV2)          0.0745    0.0540     4.0253 r
  proc/cpu/execUnit/beu/n359 (net)              2                 0.0000     4.0253 r
  proc/cpu/execUnit/beu/U213/A1 (LVT_AND2HDV4)          0.0745    0.0000     4.0253 r
  proc/cpu/execUnit/beu/U213/Z (LVT_AND2HDV4)           0.0377    0.0904     4.1157 r
  proc/cpu/execUnit/beu/n2 (net)                1                 0.0000     4.1157 r
  proc/cpu/execUnit/beu/U504/A1 (LVT_INAND2HDV4)        0.0377    0.0000     4.1157 r
  proc/cpu/execUnit/beu/U504/ZN (LVT_INAND2HDV4)        0.0475    0.0712     4.1869 r
  proc/cpu/execUnit/beu/n529 (net)              1                 0.0000     4.1869 r
  proc/cpu/execUnit/beu/U155/A2 (LVT_NAND4HDV2)         0.0475    0.0000     4.1869 r
  proc/cpu/execUnit/beu/U155/ZN (LVT_NAND4HDV2)         0.1378    0.0937     4.2806 f
  proc/cpu/execUnit/beu/io_branch (net)         1                 0.0000     4.2806 f
  proc/cpu/execUnit/beu/io_branch (ysyx_210324_BEU_0)             0.0000     4.2806 f
  proc/cpu/execUnit/beu_io_branch (net)                           0.0000     4.2806 f
  proc/cpu/execUnit/U188/A1 (LVT_NAND2HDV2)             0.1378    0.0000     4.2806 f
  proc/cpu/execUnit/U188/ZN (LVT_NAND2HDV2)             0.1378    0.0815     4.3620 r
  proc/cpu/execUnit/n1179 (net)                 2                 0.0000     4.3620 r
  proc/cpu/execUnit/U1247/A1 (LVT_NAND2HDV4)            0.1378    0.0000     4.3620 r
  proc/cpu/execUnit/U1247/ZN (LVT_NAND2HDV4)            0.0698    0.0621     4.4242 f
  proc/cpu/execUnit/io_stall (net)              2                 0.0000     4.4242 f
  proc/cpu/execUnit/io_stall (ysyx_210324_Execute_0)              0.0000     4.4242 f
  proc/cpu/execUnit_io_stall (net)                                0.0000     4.4242 f
  proc/cpu/U407/A1 (LVT_NAND2HDV4)                      0.0698    0.0000     4.4242 f
  proc/cpu/U407/ZN (LVT_NAND2HDV4)                      0.0911    0.0668     4.4910 r
  proc/cpu/n392 (net)                           4                 0.0000     4.4910 r
  proc/cpu/U409/A1 (LVT_NOR2HDV4)                       0.0911    0.0000     4.4910 r
  proc/cpu/U409/ZN (LVT_NOR2HDV4)                       0.0561    0.0485     4.5395 f
  proc/cpu/n388 (net)                           1                 0.0000     4.5395 f
  proc/cpu/U410/A2 (LVT_NOR2HDV8)                       0.0561    0.0000     4.5395 f
  proc/cpu/U410/ZN (LVT_NOR2HDV8)                       0.1137    0.0868     4.6263 r
  proc/cpu/n421 (net)                           7                 0.0000     4.6263 r
  proc/cpu/U11/A1 (LVT_AND2HDV4)                        0.1137    0.0000     4.6263 r
  proc/cpu/U11/Z (LVT_AND2HDV4)                         0.0876    0.1312     4.7576 r
  proc/cpu/idUnit_io_wbdata_wdest[3] (net)      5                 0.0000     4.7576 r
  proc/cpu/idUnit/io_wbdata_wdest[3] (ysyx_210324_InstDecode_0)   0.0000     4.7576 r
  proc/cpu/idUnit/io_wbdata_wdest[3] (net)                        0.0000     4.7576 r
  proc/cpu/idUnit/U347/A1 (LVT_XOR2HDV2)                0.0876    0.0000     4.7576 r
  proc/cpu/idUnit/U347/Z (LVT_XOR2HDV2)                 0.0817    0.1493     4.9069 f
  proc/cpu/idUnit/n188 (net)                    1                 0.0000     4.9069 f
  proc/cpu/idUnit/U465/A1 (LVT_NOR2HDV4)                0.0817    0.0000     4.9069 f
  proc/cpu/idUnit/U465/ZN (LVT_NOR2HDV4)                0.0941    0.0686     4.9755 r
  proc/cpu/idUnit/n191 (net)                    1                 0.0000     4.9755 r
  proc/cpu/idUnit/U468/A1 (LVT_NAND3HDV4)               0.0941    0.0000     4.9755 r
  proc/cpu/idUnit/U468/ZN (LVT_NAND3HDV4)               0.0828    0.0695     5.0450 f
  proc/cpu/idUnit/n192 (net)                    1                 0.0000     5.0450 f
  proc/cpu/idUnit/U469/I (LVT_INHDV4)                   0.0828    0.0000     5.0450 f
  proc/cpu/idUnit/U469/ZN (LVT_INHDV4)                  0.0656    0.0555     5.1005 r
  proc/cpu/idUnit/n196 (net)                    1                 0.0000     5.1005 r
  proc/cpu/idUnit/U472/A1 (LVT_NAND2HDV8)               0.0656    0.0000     5.1005 r
  proc/cpu/idUnit/U472/ZN (LVT_NAND2HDV8)               0.0988    0.0637     5.1642 f
  proc/cpu/idUnit/n228 (net)                    5                 0.0000     5.1642 f
  proc/cpu/idUnit/U473/A1 (LVT_NAND2HDV4)               0.0988    0.0000     5.1642 f
  proc/cpu/idUnit/U473/ZN (LVT_NAND2HDV4)               0.1102    0.0797     5.2439 r
  proc/cpu/idUnit/n227 (net)                    8                 0.0000     5.2439 r
  proc/cpu/idUnit/U529/A1 (LVT_NOR2HDV1)                0.1102    0.0000     5.2439 r
  proc/cpu/idUnit/U529/ZN (LVT_NOR2HDV1)                0.0682    0.0474     5.2913 f
  proc/cpu/idUnit/n439 (net)                    1                 0.0000     5.2913 f
  proc/cpu/idUnit/U42/I (LVT_INHDV2)                    0.0682    0.0000     5.2913 f
  proc/cpu/idUnit/U42/ZN (LVT_INHDV2)                   0.1139    0.0823     5.3736 r
  proc/cpu/idUnit/n146 (net)                    3                 0.0000     5.3736 r
  proc/cpu/idUnit/U312/I (LVT_INHDV1)                   0.1139    0.0000     5.3736 r
  proc/cpu/idUnit/U312/ZN (LVT_INHDV1)                  0.2029    0.1512     5.5249 f
  proc/cpu/idUnit/n147 (net)                   13                 0.0000     5.5249 f
  proc/cpu/idUnit/U709/B1 (LVT_AOI22HDV1)               0.2029    0.0000     5.5249 f
  proc/cpu/idUnit/U709/ZN (LVT_AOI22HDV1)               0.1651    0.1268     5.6516 r
  proc/cpu/idUnit/n386 (net)                    1                 0.0000     5.6516 r
  proc/cpu/idUnit/U436/A3 (LVT_NAND4HDV1)               0.1651    0.0000     5.6516 r
  proc/cpu/idUnit/U436/ZN (LVT_NAND4HDV1)               0.1506    0.1297     5.7813 f
  proc/cpu/idUnit/n389 (net)                    1                 0.0000     5.7813 f
  proc/cpu/idUnit/U711/A4 (LVT_OR4HDV4)                 0.1506    0.0000     5.7813 f
  proc/cpu/idUnit/U711/Z (LVT_OR4HDV4)                  0.0735    0.2856     6.0669 f
  proc/cpu/idUnit/io_id2ex_src1[1] (net)        1                 0.0000     6.0669 f
  proc/cpu/idUnit/io_id2ex_src1[1] (ysyx_210324_InstDecode_0)     0.0000     6.0669 f
  proc/cpu/idUnit_io_id2ex_src1[1] (net)                          0.0000     6.0669 f
  proc/cpu/execUnit/io_id2ex_src1[1] (ysyx_210324_Execute_0)      0.0000     6.0669 f
  proc/cpu/execUnit/io_id2ex_src1[1] (net)                        0.0000     6.0669 f
  proc/cpu/execUnit/U1242/B1 (LVT_AOI22HDV1)            0.0735    0.0000     6.0669 f
  proc/cpu/execUnit/U1242/ZN (LVT_AOI22HDV1)            0.1919    0.0946     6.1615 r
  proc/cpu/execUnit/n1175 (net)                 1                 0.0000     6.1615 r
  proc/cpu/execUnit/U1243/I (LVT_INHDV1)                0.1919    0.0000     6.1615 r
  proc/cpu/execUnit/U1243/ZN (LVT_INHDV1)               0.0548    0.0408     6.2024 f
  proc/cpu/execUnit/n631 (net)                  1                 0.0000     6.2024 f
  proc/cpu/execUnit/exs_src1_reg_1_/D (LVT_DHDV1)       0.0548    0.0000     6.2024 f
  data arrival time                                                          6.2024
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  proc/cpu/execUnit/exs_src1_reg_1_/CK (LVT_DHDV1)                0.0000     6.3500 r
  library setup time                                             -0.1444     6.2056
  data required time                                                         6.2056
  ------------------------------------------------------------------------------------
  data required time                                                         6.2056
  data arrival time                                                         -6.2024
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0033
=====================CHECK DESIGN REPORT====================
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                   1402
    Unconnected ports (LINT-28)                                   293
    Feedthrough (LINT-29)                                         511
    Shorted outputs (LINT-31)                                     472
    Constant outputs (LINT-52)                                    126
Cells                                                              33
    Connected to power or ground (LINT-32)                         32
    Nets connected to multiple pins on same cell (LINT-33)          1
Nets                                                                6
    Unloaded nets (LINT-2)                                          6
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210324', net 'proc/cpu/idUnit/decoder_io_isa_CSRRCI' driven by pin 'proc/cpu/idUnit/decoder/io_isa_CSRRCI' has no loads. (LINT-2)
Warning: In design 'ysyx_210324', net 'proc/cpu/idUnit/decoder_io_isa_CSRRSI' driven by pin 'proc/cpu/idUnit/decoder/io_isa_CSRRSI' has no loads. (LINT-2)
Warning: In design 'ysyx_210324', net 'proc/cpu/idUnit/decoder_io_isa_CSRRWI' driven by pin 'proc/cpu/idUnit/decoder/io_isa_CSRRWI' has no loads. (LINT-2)
Warning: In design 'ysyx_210324', net 'proc/cpu/idUnit/decoder_io_isa_CSRRC' driven by pin 'proc/cpu/idUnit/decoder/io_isa_CSRRC' has no loads. (LINT-2)
Warning: In design 'ysyx_210324', net 'proc/cpu/idUnit/decoder_io_isa_CSRRS' driven by pin 'proc/cpu/idUnit/decoder/io_isa_CSRRS' has no loads. (LINT-2)
Warning: In design 'ysyx_210324', net 'proc/cpu/idUnit/decoder_io_isa_CSRRW' driven by pin 'proc/cpu/idUnit/decoder/io_isa_CSRRW' has no loads. (LINT-2)
Warning: In design 'ysyx_210324', port 'io_interrupt' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_master_bresp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_master_bresp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_master_bid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_master_bid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_master_bid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_master_bid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_master_rresp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_master_rresp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_master_rlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_master_rid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_master_rid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_master_rid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_master_rid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_raddr[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_raddr[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_raddr[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_raddr[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_raddr[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_raddr[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_raddr[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_raddr[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_raddr[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_raddr[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_raddr[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_raddr[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_raddr[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_raddr[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_raddr[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_raddr[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_raddr[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_raddr[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_raddr[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_raddr[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_raddr[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_raddr[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_raddr[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_raddr[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_raddr[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_raddr[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_raddr[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_raddr[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_raddr[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_raddr[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_raddr[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_raddr[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_waddr[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_waddr[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_waddr[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_waddr[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_waddr[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_waddr[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_waddr[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_waddr[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_waddr[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_waddr[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_waddr[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_waddr[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_waddr[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_waddr[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_waddr[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_waddr[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_waddr[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_waddr[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_waddr[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_waddr[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_waddr[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_waddr[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_waddr[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_waddr[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_waddr[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_waddr[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_waddr[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_waddr[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_waddr[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_waddr[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_waddr[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_AXI4Bridge', port 'io_dxchg_waddr[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_CSRReg', port 'io_inst[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_CSRReg', port 'io_inst[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_CSRReg', port 'io_inst[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_CSRReg', port 'io_inst[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_CSRReg', port 'io_inst[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_CSRReg', port 'io_inst[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_CSRReg', port 'io_inst[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_CSRReg', port 'io_inst[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_CSRReg', port 'io_inst[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_CSRReg', port 'io_inst[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_CSRReg', port 'io_inst[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_CSRReg', port 'io_inst[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_CSRReg', port 'io_inst[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_CSRReg', port 'io_inst[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_CSRReg', port 'io_inst[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_CSRReg', port 'io_inst[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_CSRReg', port 'io_inst[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_CSRReg', port 'io_inst[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_CSRReg', port 'io_inst[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_CSRReg', port 'io_inst[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_CSRReg', port 'io_inst[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_CSRReg', port 'io_inst[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_CSRReg', port 'io_inst[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_CSRReg', port 'io_inst[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_CSRReg', port 'io_inst[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_CSRReg', port 'io_inst[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_CSRReg', port 'io_inst[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_CSRReg', port 'io_inst[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_CSRReg', port 'io_inst[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_CSRReg', port 'io_inst[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_CSRReg', port 'io_inst[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_CSRReg', port 'io_inst[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_ImmExten', port 'io_inst[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_ImmExten', port 'io_inst[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_ImmExten', port 'io_inst[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_ImmExten', port 'io_inst[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_ImmExten', port 'io_inst[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_ImmExten', port 'io_inst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_ImmExten', port 'io_inst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[63]' is connected directly to output port 'io_core_lddata[63]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[62]' is connected directly to output port 'io_core_lddata[62]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[61]' is connected directly to output port 'io_core_lddata[61]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[60]' is connected directly to output port 'io_core_lddata[60]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[59]' is connected directly to output port 'io_core_lddata[59]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[58]' is connected directly to output port 'io_core_lddata[58]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[57]' is connected directly to output port 'io_core_lddata[57]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[56]' is connected directly to output port 'io_core_lddata[56]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[55]' is connected directly to output port 'io_core_lddata[55]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[54]' is connected directly to output port 'io_core_lddata[54]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[53]' is connected directly to output port 'io_core_lddata[53]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[52]' is connected directly to output port 'io_core_lddata[52]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[51]' is connected directly to output port 'io_core_lddata[51]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[50]' is connected directly to output port 'io_core_lddata[50]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[49]' is connected directly to output port 'io_core_lddata[49]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[48]' is connected directly to output port 'io_core_lddata[48]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[47]' is connected directly to output port 'io_core_lddata[47]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[46]' is connected directly to output port 'io_core_lddata[46]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[45]' is connected directly to output port 'io_core_lddata[45]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[44]' is connected directly to output port 'io_core_lddata[44]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[43]' is connected directly to output port 'io_core_lddata[43]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[42]' is connected directly to output port 'io_core_lddata[42]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[41]' is connected directly to output port 'io_core_lddata[41]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[40]' is connected directly to output port 'io_core_lddata[40]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[39]' is connected directly to output port 'io_core_lddata[39]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[38]' is connected directly to output port 'io_core_lddata[38]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[37]' is connected directly to output port 'io_core_lddata[37]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[36]' is connected directly to output port 'io_core_lddata[36]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[35]' is connected directly to output port 'io_core_lddata[35]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[34]' is connected directly to output port 'io_core_lddata[34]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[33]' is connected directly to output port 'io_core_lddata[33]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[32]' is connected directly to output port 'io_core_lddata[32]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[31]' is connected directly to output port 'io_core_lddata[31]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[30]' is connected directly to output port 'io_core_lddata[30]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[29]' is connected directly to output port 'io_core_lddata[29]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[28]' is connected directly to output port 'io_core_lddata[28]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[27]' is connected directly to output port 'io_core_lddata[27]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[26]' is connected directly to output port 'io_core_lddata[26]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[25]' is connected directly to output port 'io_core_lddata[25]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[24]' is connected directly to output port 'io_core_lddata[24]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[23]' is connected directly to output port 'io_core_lddata[23]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[22]' is connected directly to output port 'io_core_lddata[22]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[21]' is connected directly to output port 'io_core_lddata[21]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[20]' is connected directly to output port 'io_core_lddata[20]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[19]' is connected directly to output port 'io_core_lddata[19]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[18]' is connected directly to output port 'io_core_lddata[18]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[17]' is connected directly to output port 'io_core_lddata[17]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[16]' is connected directly to output port 'io_core_lddata[16]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[15]' is connected directly to output port 'io_core_lddata[15]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[14]' is connected directly to output port 'io_core_lddata[14]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[13]' is connected directly to output port 'io_core_lddata[13]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[12]' is connected directly to output port 'io_core_lddata[12]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[11]' is connected directly to output port 'io_core_lddata[11]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[10]' is connected directly to output port 'io_core_lddata[10]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[9]' is connected directly to output port 'io_core_lddata[9]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[8]' is connected directly to output port 'io_core_lddata[8]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[7]' is connected directly to output port 'io_core_lddata[7]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[6]' is connected directly to output port 'io_core_lddata[6]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[5]' is connected directly to output port 'io_core_lddata[5]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[4]' is connected directly to output port 'io_core_lddata[4]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[3]' is connected directly to output port 'io_core_lddata[3]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[2]' is connected directly to output port 'io_core_lddata[2]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[1]' is connected directly to output port 'io_core_lddata[1]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_dxchg_rdata[0]' is connected directly to output port 'io_core_lddata[0]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[63]' is connected directly to output port 'io_dxchg_waddr[63]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[62]' is connected directly to output port 'io_dxchg_waddr[62]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[61]' is connected directly to output port 'io_dxchg_waddr[61]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[60]' is connected directly to output port 'io_dxchg_waddr[60]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[59]' is connected directly to output port 'io_dxchg_waddr[59]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[58]' is connected directly to output port 'io_dxchg_waddr[58]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[57]' is connected directly to output port 'io_dxchg_waddr[57]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[56]' is connected directly to output port 'io_dxchg_waddr[56]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[55]' is connected directly to output port 'io_dxchg_waddr[55]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[54]' is connected directly to output port 'io_dxchg_waddr[54]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[53]' is connected directly to output port 'io_dxchg_waddr[53]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[52]' is connected directly to output port 'io_dxchg_waddr[52]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[51]' is connected directly to output port 'io_dxchg_waddr[51]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[50]' is connected directly to output port 'io_dxchg_waddr[50]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[49]' is connected directly to output port 'io_dxchg_waddr[49]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[48]' is connected directly to output port 'io_dxchg_waddr[48]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[47]' is connected directly to output port 'io_dxchg_waddr[47]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[46]' is connected directly to output port 'io_dxchg_waddr[46]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[45]' is connected directly to output port 'io_dxchg_waddr[45]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[44]' is connected directly to output port 'io_dxchg_waddr[44]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[43]' is connected directly to output port 'io_dxchg_waddr[43]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[42]' is connected directly to output port 'io_dxchg_waddr[42]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[41]' is connected directly to output port 'io_dxchg_waddr[41]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[40]' is connected directly to output port 'io_dxchg_waddr[40]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[39]' is connected directly to output port 'io_dxchg_waddr[39]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[38]' is connected directly to output port 'io_dxchg_waddr[38]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[37]' is connected directly to output port 'io_dxchg_waddr[37]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[36]' is connected directly to output port 'io_dxchg_waddr[36]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[35]' is connected directly to output port 'io_dxchg_waddr[35]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[34]' is connected directly to output port 'io_dxchg_waddr[34]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[33]' is connected directly to output port 'io_dxchg_waddr[33]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[32]' is connected directly to output port 'io_dxchg_waddr[32]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[31]' is connected directly to output port 'io_dxchg_waddr[31]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[30]' is connected directly to output port 'io_dxchg_waddr[30]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[29]' is connected directly to output port 'io_dxchg_waddr[29]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[28]' is connected directly to output port 'io_dxchg_waddr[28]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[27]' is connected directly to output port 'io_dxchg_waddr[27]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[26]' is connected directly to output port 'io_dxchg_waddr[26]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[25]' is connected directly to output port 'io_dxchg_waddr[25]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[24]' is connected directly to output port 'io_dxchg_waddr[24]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[23]' is connected directly to output port 'io_dxchg_waddr[23]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[22]' is connected directly to output port 'io_dxchg_waddr[22]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[21]' is connected directly to output port 'io_dxchg_waddr[21]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[20]' is connected directly to output port 'io_dxchg_waddr[20]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[19]' is connected directly to output port 'io_dxchg_waddr[19]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[18]' is connected directly to output port 'io_dxchg_waddr[18]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[17]' is connected directly to output port 'io_dxchg_waddr[17]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[16]' is connected directly to output port 'io_dxchg_waddr[16]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[15]' is connected directly to output port 'io_dxchg_waddr[15]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[14]' is connected directly to output port 'io_dxchg_waddr[14]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[13]' is connected directly to output port 'io_dxchg_waddr[13]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[12]' is connected directly to output port 'io_dxchg_waddr[12]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[11]' is connected directly to output port 'io_dxchg_waddr[11]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[10]' is connected directly to output port 'io_dxchg_waddr[10]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[9]' is connected directly to output port 'io_dxchg_waddr[9]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[8]' is connected directly to output port 'io_dxchg_waddr[8]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[7]' is connected directly to output port 'io_dxchg_waddr[7]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[6]' is connected directly to output port 'io_dxchg_waddr[6]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[5]' is connected directly to output port 'io_dxchg_waddr[5]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[4]' is connected directly to output port 'io_dxchg_waddr[4]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[3]' is connected directly to output port 'io_dxchg_waddr[3]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[2]' is connected directly to output port 'io_dxchg_waddr[2]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[1]' is connected directly to output port 'io_dxchg_waddr[1]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdaddr[0]' is connected directly to output port 'io_dxchg_waddr[0]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[63]' is connected directly to output port 'io_dxchg_wdata[63]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[62]' is connected directly to output port 'io_dxchg_wdata[62]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[61]' is connected directly to output port 'io_dxchg_wdata[61]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[60]' is connected directly to output port 'io_dxchg_wdata[60]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[59]' is connected directly to output port 'io_dxchg_wdata[59]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[58]' is connected directly to output port 'io_dxchg_wdata[58]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[57]' is connected directly to output port 'io_dxchg_wdata[57]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[56]' is connected directly to output port 'io_dxchg_wdata[56]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[55]' is connected directly to output port 'io_dxchg_wdata[55]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[54]' is connected directly to output port 'io_dxchg_wdata[54]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[53]' is connected directly to output port 'io_dxchg_wdata[53]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[52]' is connected directly to output port 'io_dxchg_wdata[52]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[51]' is connected directly to output port 'io_dxchg_wdata[51]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[50]' is connected directly to output port 'io_dxchg_wdata[50]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[49]' is connected directly to output port 'io_dxchg_wdata[49]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[48]' is connected directly to output port 'io_dxchg_wdata[48]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[47]' is connected directly to output port 'io_dxchg_wdata[47]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[46]' is connected directly to output port 'io_dxchg_wdata[46]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[45]' is connected directly to output port 'io_dxchg_wdata[45]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[44]' is connected directly to output port 'io_dxchg_wdata[44]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[43]' is connected directly to output port 'io_dxchg_wdata[43]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[42]' is connected directly to output port 'io_dxchg_wdata[42]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[41]' is connected directly to output port 'io_dxchg_wdata[41]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[40]' is connected directly to output port 'io_dxchg_wdata[40]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[39]' is connected directly to output port 'io_dxchg_wdata[39]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[38]' is connected directly to output port 'io_dxchg_wdata[38]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[37]' is connected directly to output port 'io_dxchg_wdata[37]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[36]' is connected directly to output port 'io_dxchg_wdata[36]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[35]' is connected directly to output port 'io_dxchg_wdata[35]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[34]' is connected directly to output port 'io_dxchg_wdata[34]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[33]' is connected directly to output port 'io_dxchg_wdata[33]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[32]' is connected directly to output port 'io_dxchg_wdata[32]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[31]' is connected directly to output port 'io_dxchg_wdata[31]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[30]' is connected directly to output port 'io_dxchg_wdata[30]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[29]' is connected directly to output port 'io_dxchg_wdata[29]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[28]' is connected directly to output port 'io_dxchg_wdata[28]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[27]' is connected directly to output port 'io_dxchg_wdata[27]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[26]' is connected directly to output port 'io_dxchg_wdata[26]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[25]' is connected directly to output port 'io_dxchg_wdata[25]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[24]' is connected directly to output port 'io_dxchg_wdata[24]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[23]' is connected directly to output port 'io_dxchg_wdata[23]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[22]' is connected directly to output port 'io_dxchg_wdata[22]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[21]' is connected directly to output port 'io_dxchg_wdata[21]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[20]' is connected directly to output port 'io_dxchg_wdata[20]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[19]' is connected directly to output port 'io_dxchg_wdata[19]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[18]' is connected directly to output port 'io_dxchg_wdata[18]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[17]' is connected directly to output port 'io_dxchg_wdata[17]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[16]' is connected directly to output port 'io_dxchg_wdata[16]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[15]' is connected directly to output port 'io_dxchg_wdata[15]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[14]' is connected directly to output port 'io_dxchg_wdata[14]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[13]' is connected directly to output port 'io_dxchg_wdata[13]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[12]' is connected directly to output port 'io_dxchg_wdata[12]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[11]' is connected directly to output port 'io_dxchg_wdata[11]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[10]' is connected directly to output port 'io_dxchg_wdata[10]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[9]' is connected directly to output port 'io_dxchg_wdata[9]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[8]' is connected directly to output port 'io_dxchg_wdata[8]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[7]' is connected directly to output port 'io_dxchg_wdata[7]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[6]' is connected directly to output port 'io_dxchg_wdata[6]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[5]' is connected directly to output port 'io_dxchg_wdata[5]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[4]' is connected directly to output port 'io_dxchg_wdata[4]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[3]' is connected directly to output port 'io_dxchg_wdata[3]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[2]' is connected directly to output port 'io_dxchg_wdata[2]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[1]' is connected directly to output port 'io_dxchg_wdata[1]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sddata[0]' is connected directly to output port 'io_dxchg_wdata[0]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdmask[7]' is connected directly to output port 'io_dxchg_wmask[7]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdmask[6]' is connected directly to output port 'io_dxchg_wmask[6]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdmask[5]' is connected directly to output port 'io_dxchg_wmask[5]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdmask[4]' is connected directly to output port 'io_dxchg_wmask[4]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdmask[3]' is connected directly to output port 'io_dxchg_wmask[3]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdmask[2]' is connected directly to output port 'io_dxchg_wmask[2]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdmask[1]' is connected directly to output port 'io_dxchg_wmask[1]'. (LINT-29)
Warning: In design 'ysyx_210324_Crossbar', input port 'io_core_sdmask[0]' is connected directly to output port 'io_dxchg_wmask[0]'. (LINT-29)
Warning: In design 'ysyx_210324_InstFetch', input port 'io_fetch_data[31]' is connected directly to output port 'io_if2id_inst[31]'. (LINT-29)
Warning: In design 'ysyx_210324_InstFetch', input port 'io_fetch_data[30]' is connected directly to output port 'io_if2id_inst[30]'. (LINT-29)
Warning: In design 'ysyx_210324_InstFetch', input port 'io_fetch_data[29]' is connected directly to output port 'io_if2id_inst[29]'. (LINT-29)
Warning: In design 'ysyx_210324_InstFetch', input port 'io_fetch_data[28]' is connected directly to output port 'io_if2id_inst[28]'. (LINT-29)
Warning: In design 'ysyx_210324_InstFetch', input port 'io_fetch_data[27]' is connected directly to output port 'io_if2id_inst[27]'. (LINT-29)
Warning: In design 'ysyx_210324_InstFetch', input port 'io_fetch_data[26]' is connected directly to output port 'io_if2id_inst[26]'. (LINT-29)
Warning: In design 'ysyx_210324_InstFetch', input port 'io_fetch_data[25]' is connected directly to output port 'io_if2id_inst[25]'. (LINT-29)
Warning: In design 'ysyx_210324_InstFetch', input port 'io_fetch_data[24]' is connected directly to output port 'io_if2id_inst[24]'. (LINT-29)
Warning: In design 'ysyx_210324_InstFetch', input port 'io_fetch_data[23]' is connected directly to output port 'io_if2id_inst[23]'. (LINT-29)
Warning: In design 'ysyx_210324_InstFetch', input port 'io_fetch_data[22]' is connected directly to output port 'io_if2id_inst[22]'. (LINT-29)
Warning: In design 'ysyx_210324_InstFetch', input port 'io_fetch_data[21]' is connected directly to output port 'io_if2id_inst[21]'. (LINT-29)
Warning: In design 'ysyx_210324_InstFetch', input port 'io_fetch_data[20]' is connected directly to output port 'io_if2id_inst[20]'. (LINT-29)
Warning: In design 'ysyx_210324_InstFetch', input port 'io_fetch_data[19]' is connected directly to output port 'io_if2id_inst[19]'. (LINT-29)
Warning: In design 'ysyx_210324_InstFetch', input port 'io_fetch_data[18]' is connected directly to output port 'io_if2id_inst[18]'. (LINT-29)
Warning: In design 'ysyx_210324_InstFetch', input port 'io_fetch_data[17]' is connected directly to output port 'io_if2id_inst[17]'. (LINT-29)
Warning: In design 'ysyx_210324_InstFetch', input port 'io_fetch_data[16]' is connected directly to output port 'io_if2id_inst[16]'. (LINT-29)
Warning: In design 'ysyx_210324_InstFetch', input port 'io_fetch_data[15]' is connected directly to output port 'io_if2id_inst[15]'. (LINT-29)
Warning: In design 'ysyx_210324_InstFetch', input port 'io_fetch_data[14]' is connected directly to output port 'io_if2id_inst[14]'. (LINT-29)
Warning: In design 'ysyx_210324_InstFetch', input port 'io_fetch_data[13]' is connected directly to output port 'io_if2id_inst[13]'. (LINT-29)
Warning: In design 'ysyx_210324_InstFetch', input port 'io_fetch_data[12]' is connected directly to output port 'io_if2id_inst[12]'. (LINT-29)
Warning: In design 'ysyx_210324_InstFetch', input port 'io_fetch_data[11]' is connected directly to output port 'io_if2id_inst[11]'. (LINT-29)
Warning: In design 'ysyx_210324_InstFetch', input port 'io_fetch_data[10]' is connected directly to output port 'io_if2id_inst[10]'. (LINT-29)
Warning: In design 'ysyx_210324_InstFetch', input port 'io_fetch_data[9]' is connected directly to output port 'io_if2id_inst[9]'. (LINT-29)
Warning: In design 'ysyx_210324_InstFetch', input port 'io_fetch_data[8]' is connected directly to output port 'io_if2id_inst[8]'. (LINT-29)
Warning: In design 'ysyx_210324_InstFetch', input port 'io_fetch_data[7]' is connected directly to output port 'io_if2id_inst[7]'. (LINT-29)
Warning: In design 'ysyx_210324_InstFetch', input port 'io_fetch_data[6]' is connected directly to output port 'io_if2id_inst[6]'. (LINT-29)
Warning: In design 'ysyx_210324_InstFetch', input port 'io_fetch_data[5]' is connected directly to output port 'io_if2id_inst[5]'. (LINT-29)
Warning: In design 'ysyx_210324_InstFetch', input port 'io_fetch_data[4]' is connected directly to output port 'io_if2id_inst[4]'. (LINT-29)
Warning: In design 'ysyx_210324_InstFetch', input port 'io_fetch_data[3]' is connected directly to output port 'io_if2id_inst[3]'. (LINT-29)
Warning: In design 'ysyx_210324_InstFetch', input port 'io_fetch_data[2]' is connected directly to output port 'io_if2id_inst[2]'. (LINT-29)
Warning: In design 'ysyx_210324_InstFetch', input port 'io_fetch_data[1]' is connected directly to output port 'io_if2id_inst[1]'. (LINT-29)
Warning: In design 'ysyx_210324_InstFetch', input port 'io_fetch_data[0]' is connected directly to output port 'io_if2id_inst[0]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[63]' is connected directly to output port 'io_ld_addr[63]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[62]' is connected directly to output port 'io_ld_addr[62]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[61]' is connected directly to output port 'io_ld_addr[61]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[60]' is connected directly to output port 'io_ld_addr[60]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[59]' is connected directly to output port 'io_ld_addr[59]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[58]' is connected directly to output port 'io_ld_addr[58]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[57]' is connected directly to output port 'io_ld_addr[57]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[56]' is connected directly to output port 'io_ld_addr[56]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[55]' is connected directly to output port 'io_ld_addr[55]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[54]' is connected directly to output port 'io_ld_addr[54]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[53]' is connected directly to output port 'io_ld_addr[53]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[52]' is connected directly to output port 'io_ld_addr[52]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[51]' is connected directly to output port 'io_ld_addr[51]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[50]' is connected directly to output port 'io_ld_addr[50]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[49]' is connected directly to output port 'io_ld_addr[49]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[48]' is connected directly to output port 'io_ld_addr[48]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[47]' is connected directly to output port 'io_ld_addr[47]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[46]' is connected directly to output port 'io_ld_addr[46]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[45]' is connected directly to output port 'io_ld_addr[45]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[44]' is connected directly to output port 'io_ld_addr[44]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[43]' is connected directly to output port 'io_ld_addr[43]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[42]' is connected directly to output port 'io_ld_addr[42]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[41]' is connected directly to output port 'io_ld_addr[41]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[40]' is connected directly to output port 'io_ld_addr[40]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[39]' is connected directly to output port 'io_ld_addr[39]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[38]' is connected directly to output port 'io_ld_addr[38]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[37]' is connected directly to output port 'io_ld_addr[37]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[36]' is connected directly to output port 'io_ld_addr[36]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[35]' is connected directly to output port 'io_ld_addr[35]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[34]' is connected directly to output port 'io_ld_addr[34]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[33]' is connected directly to output port 'io_ld_addr[33]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[32]' is connected directly to output port 'io_ld_addr[32]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[31]' is connected directly to output port 'io_ld_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[30]' is connected directly to output port 'io_ld_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[29]' is connected directly to output port 'io_ld_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[28]' is connected directly to output port 'io_ld_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[27]' is connected directly to output port 'io_ld_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[26]' is connected directly to output port 'io_ld_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[25]' is connected directly to output port 'io_ld_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[24]' is connected directly to output port 'io_ld_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[23]' is connected directly to output port 'io_ld_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[22]' is connected directly to output port 'io_ld_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[21]' is connected directly to output port 'io_ld_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[20]' is connected directly to output port 'io_ld_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[19]' is connected directly to output port 'io_ld_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[18]' is connected directly to output port 'io_ld_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[17]' is connected directly to output port 'io_ld_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[16]' is connected directly to output port 'io_ld_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[15]' is connected directly to output port 'io_ld_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[14]' is connected directly to output port 'io_ld_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[13]' is connected directly to output port 'io_ld_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[12]' is connected directly to output port 'io_ld_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[11]' is connected directly to output port 'io_ld_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[10]' is connected directly to output port 'io_ld_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[9]' is connected directly to output port 'io_ld_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[8]' is connected directly to output port 'io_ld_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[7]' is connected directly to output port 'io_ld_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[6]' is connected directly to output port 'io_ld_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[5]' is connected directly to output port 'io_ld_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[4]' is connected directly to output port 'io_ld_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[3]' is connected directly to output port 'io_ld_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[2]' is connected directly to output port 'io_ld_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[1]' is connected directly to output port 'io_ld_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_addr[0]' is connected directly to output port 'io_ld_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_size[2]' is connected directly to output port 'io_ld_size[2]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_size[1]' is connected directly to output port 'io_ld_size[1]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_cld_size[0]' is connected directly to output port 'io_ld_size[0]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[63]' is connected directly to output port 'io_sd_addr[63]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[62]' is connected directly to output port 'io_sd_addr[62]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[61]' is connected directly to output port 'io_sd_addr[61]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[60]' is connected directly to output port 'io_sd_addr[60]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[59]' is connected directly to output port 'io_sd_addr[59]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[58]' is connected directly to output port 'io_sd_addr[58]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[57]' is connected directly to output port 'io_sd_addr[57]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[56]' is connected directly to output port 'io_sd_addr[56]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[55]' is connected directly to output port 'io_sd_addr[55]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[54]' is connected directly to output port 'io_sd_addr[54]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[53]' is connected directly to output port 'io_sd_addr[53]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[52]' is connected directly to output port 'io_sd_addr[52]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[51]' is connected directly to output port 'io_sd_addr[51]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[50]' is connected directly to output port 'io_sd_addr[50]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[49]' is connected directly to output port 'io_sd_addr[49]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[48]' is connected directly to output port 'io_sd_addr[48]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[47]' is connected directly to output port 'io_sd_addr[47]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[46]' is connected directly to output port 'io_sd_addr[46]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[45]' is connected directly to output port 'io_sd_addr[45]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[44]' is connected directly to output port 'io_sd_addr[44]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[43]' is connected directly to output port 'io_sd_addr[43]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[42]' is connected directly to output port 'io_sd_addr[42]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[41]' is connected directly to output port 'io_sd_addr[41]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[40]' is connected directly to output port 'io_sd_addr[40]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[39]' is connected directly to output port 'io_sd_addr[39]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[38]' is connected directly to output port 'io_sd_addr[38]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[37]' is connected directly to output port 'io_sd_addr[37]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[36]' is connected directly to output port 'io_sd_addr[36]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[35]' is connected directly to output port 'io_sd_addr[35]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[34]' is connected directly to output port 'io_sd_addr[34]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[33]' is connected directly to output port 'io_sd_addr[33]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[32]' is connected directly to output port 'io_sd_addr[32]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[31]' is connected directly to output port 'io_sd_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[30]' is connected directly to output port 'io_sd_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[29]' is connected directly to output port 'io_sd_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[28]' is connected directly to output port 'io_sd_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[27]' is connected directly to output port 'io_sd_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[26]' is connected directly to output port 'io_sd_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[25]' is connected directly to output port 'io_sd_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[24]' is connected directly to output port 'io_sd_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[23]' is connected directly to output port 'io_sd_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[22]' is connected directly to output port 'io_sd_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[21]' is connected directly to output port 'io_sd_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[20]' is connected directly to output port 'io_sd_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[19]' is connected directly to output port 'io_sd_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[18]' is connected directly to output port 'io_sd_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[17]' is connected directly to output port 'io_sd_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[16]' is connected directly to output port 'io_sd_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[15]' is connected directly to output port 'io_sd_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[14]' is connected directly to output port 'io_sd_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[13]' is connected directly to output port 'io_sd_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[12]' is connected directly to output port 'io_sd_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[11]' is connected directly to output port 'io_sd_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[10]' is connected directly to output port 'io_sd_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[9]' is connected directly to output port 'io_sd_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[8]' is connected directly to output port 'io_sd_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[7]' is connected directly to output port 'io_sd_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[6]' is connected directly to output port 'io_sd_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[5]' is connected directly to output port 'io_sd_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[4]' is connected directly to output port 'io_sd_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[3]' is connected directly to output port 'io_sd_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[2]' is connected directly to output port 'io_sd_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[1]' is connected directly to output port 'io_sd_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_addr[0]' is connected directly to output port 'io_sd_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[63]' is connected directly to output port 'io_sd_data[63]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[62]' is connected directly to output port 'io_sd_data[62]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[61]' is connected directly to output port 'io_sd_data[61]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[60]' is connected directly to output port 'io_sd_data[60]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[59]' is connected directly to output port 'io_sd_data[59]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[58]' is connected directly to output port 'io_sd_data[58]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[57]' is connected directly to output port 'io_sd_data[57]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[56]' is connected directly to output port 'io_sd_data[56]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[55]' is connected directly to output port 'io_sd_data[55]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[54]' is connected directly to output port 'io_sd_data[54]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[53]' is connected directly to output port 'io_sd_data[53]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[52]' is connected directly to output port 'io_sd_data[52]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[51]' is connected directly to output port 'io_sd_data[51]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[50]' is connected directly to output port 'io_sd_data[50]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[49]' is connected directly to output port 'io_sd_data[49]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[48]' is connected directly to output port 'io_sd_data[48]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[47]' is connected directly to output port 'io_sd_data[47]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[46]' is connected directly to output port 'io_sd_data[46]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[45]' is connected directly to output port 'io_sd_data[45]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[44]' is connected directly to output port 'io_sd_data[44]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[43]' is connected directly to output port 'io_sd_data[43]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[42]' is connected directly to output port 'io_sd_data[42]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[41]' is connected directly to output port 'io_sd_data[41]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[40]' is connected directly to output port 'io_sd_data[40]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[39]' is connected directly to output port 'io_sd_data[39]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[38]' is connected directly to output port 'io_sd_data[38]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[37]' is connected directly to output port 'io_sd_data[37]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[36]' is connected directly to output port 'io_sd_data[36]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[35]' is connected directly to output port 'io_sd_data[35]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[34]' is connected directly to output port 'io_sd_data[34]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[33]' is connected directly to output port 'io_sd_data[33]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[32]' is connected directly to output port 'io_sd_data[32]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[31]' is connected directly to output port 'io_sd_data[31]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[30]' is connected directly to output port 'io_sd_data[30]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[29]' is connected directly to output port 'io_sd_data[29]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[28]' is connected directly to output port 'io_sd_data[28]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[27]' is connected directly to output port 'io_sd_data[27]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[26]' is connected directly to output port 'io_sd_data[26]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[25]' is connected directly to output port 'io_sd_data[25]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[24]' is connected directly to output port 'io_sd_data[24]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[23]' is connected directly to output port 'io_sd_data[23]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[22]' is connected directly to output port 'io_sd_data[22]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[21]' is connected directly to output port 'io_sd_data[21]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[20]' is connected directly to output port 'io_sd_data[20]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[19]' is connected directly to output port 'io_sd_data[19]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[18]' is connected directly to output port 'io_sd_data[18]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[17]' is connected directly to output port 'io_sd_data[17]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[16]' is connected directly to output port 'io_sd_data[16]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[15]' is connected directly to output port 'io_sd_data[15]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[14]' is connected directly to output port 'io_sd_data[14]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[13]' is connected directly to output port 'io_sd_data[13]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[12]' is connected directly to output port 'io_sd_data[12]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[11]' is connected directly to output port 'io_sd_data[11]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[10]' is connected directly to output port 'io_sd_data[10]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[9]' is connected directly to output port 'io_sd_data[9]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[8]' is connected directly to output port 'io_sd_data[8]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[7]' is connected directly to output port 'io_sd_data[7]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[6]' is connected directly to output port 'io_sd_data[6]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[5]' is connected directly to output port 'io_sd_data[5]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[4]' is connected directly to output port 'io_sd_data[4]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[3]' is connected directly to output port 'io_sd_data[3]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[2]' is connected directly to output port 'io_sd_data[2]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[1]' is connected directly to output port 'io_sd_data[1]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_data[0]' is connected directly to output port 'io_sd_data[0]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_mask[7]' is connected directly to output port 'io_sd_mask[7]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_mask[6]' is connected directly to output port 'io_sd_mask[6]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_mask[5]' is connected directly to output port 'io_sd_mask[5]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_mask[4]' is connected directly to output port 'io_sd_mask[4]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_mask[3]' is connected directly to output port 'io_sd_mask[3]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_mask[2]' is connected directly to output port 'io_sd_mask[2]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_mask[1]' is connected directly to output port 'io_sd_mask[1]'. (LINT-29)
Warning: In design 'ysyx_210324_CLINT', input port 'io_csd_mask[0]' is connected directly to output port 'io_sd_mask[0]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[31]' is connected directly to output port 'io_imm_J[20]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[31]' is connected directly to output port 'io_imm_U[31]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[31]' is connected directly to output port 'io_imm_S[11]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[31]' is connected directly to output port 'io_imm_B[12]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[31]' is connected directly to output port 'io_imm_I[11]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[30]' is connected directly to output port 'io_imm_J[10]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[30]' is connected directly to output port 'io_imm_U[30]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[30]' is connected directly to output port 'io_imm_S[10]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[30]' is connected directly to output port 'io_imm_B[10]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[30]' is connected directly to output port 'io_imm_I[10]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[29]' is connected directly to output port 'io_imm_J[9]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[29]' is connected directly to output port 'io_imm_U[29]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[29]' is connected directly to output port 'io_imm_S[9]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[29]' is connected directly to output port 'io_imm_B[9]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[29]' is connected directly to output port 'io_imm_I[9]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[28]' is connected directly to output port 'io_imm_J[8]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[28]' is connected directly to output port 'io_imm_U[28]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[28]' is connected directly to output port 'io_imm_S[8]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[28]' is connected directly to output port 'io_imm_B[8]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[28]' is connected directly to output port 'io_imm_I[8]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[27]' is connected directly to output port 'io_imm_J[7]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[27]' is connected directly to output port 'io_imm_U[27]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[27]' is connected directly to output port 'io_imm_S[7]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[27]' is connected directly to output port 'io_imm_B[7]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[27]' is connected directly to output port 'io_imm_I[7]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[26]' is connected directly to output port 'io_imm_J[6]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[26]' is connected directly to output port 'io_imm_U[26]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[26]' is connected directly to output port 'io_imm_S[6]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[26]' is connected directly to output port 'io_imm_B[6]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[26]' is connected directly to output port 'io_imm_I[6]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[25]' is connected directly to output port 'io_imm_J[5]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[25]' is connected directly to output port 'io_imm_U[25]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[25]' is connected directly to output port 'io_imm_S[5]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[25]' is connected directly to output port 'io_imm_B[5]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[25]' is connected directly to output port 'io_imm_I[5]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[24]' is connected directly to output port 'io_imm_J[4]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[24]' is connected directly to output port 'io_imm_U[24]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[24]' is connected directly to output port 'io_imm_I[4]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[23]' is connected directly to output port 'io_imm_J[3]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[23]' is connected directly to output port 'io_imm_U[23]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[23]' is connected directly to output port 'io_imm_I[3]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[22]' is connected directly to output port 'io_imm_J[2]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[22]' is connected directly to output port 'io_imm_U[22]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[22]' is connected directly to output port 'io_imm_I[2]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[21]' is connected directly to output port 'io_imm_J[1]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[21]' is connected directly to output port 'io_imm_U[21]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[21]' is connected directly to output port 'io_imm_I[1]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[20]' is connected directly to output port 'io_imm_J[11]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[20]' is connected directly to output port 'io_imm_U[20]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[20]' is connected directly to output port 'io_imm_I[0]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[19]' is connected directly to output port 'io_imm_J[19]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[19]' is connected directly to output port 'io_imm_U[19]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[18]' is connected directly to output port 'io_imm_J[18]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[18]' is connected directly to output port 'io_imm_U[18]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[17]' is connected directly to output port 'io_imm_J[17]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[17]' is connected directly to output port 'io_imm_U[17]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[16]' is connected directly to output port 'io_imm_J[16]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[16]' is connected directly to output port 'io_imm_U[16]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[15]' is connected directly to output port 'io_imm_J[15]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[15]' is connected directly to output port 'io_imm_U[15]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[14]' is connected directly to output port 'io_imm_J[14]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[14]' is connected directly to output port 'io_imm_U[14]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[13]' is connected directly to output port 'io_imm_J[13]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[13]' is connected directly to output port 'io_imm_U[13]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[12]' is connected directly to output port 'io_imm_J[12]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[12]' is connected directly to output port 'io_imm_U[12]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[11]' is connected directly to output port 'io_imm_S[4]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[11]' is connected directly to output port 'io_imm_B[4]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[10]' is connected directly to output port 'io_imm_S[3]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[10]' is connected directly to output port 'io_imm_B[3]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[9]' is connected directly to output port 'io_imm_S[2]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[9]' is connected directly to output port 'io_imm_B[2]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[8]' is connected directly to output port 'io_imm_S[1]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[8]' is connected directly to output port 'io_imm_B[1]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[7]' is connected directly to output port 'io_imm_S[0]'. (LINT-29)
Warning: In design 'ysyx_210324_ImmExten', input port 'io_inst[7]' is connected directly to output port 'io_imm_B[11]'. (LINT-29)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rid[0]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rid[1]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rid[2]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rid[3]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rlast'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rresp[0]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rresp[1]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rvalid'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_arready'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_bid[0]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_bid[1]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_bid[2]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_bid[3]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_bresp[0]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_bresp[1]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_bvalid'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_wready'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_awready'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arburst[1]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arlen[0]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arlen[1]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arlen[2]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arlen[3]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arlen[4]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arlen[5]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arlen[6]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arlen[7]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arid[0]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arid[1]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arid[2]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arid[3]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awburst[1]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awlen[0]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awlen[1]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awlen[2]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awlen[3]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awlen[4]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awlen[5]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awlen[6]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awlen[7]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awid[0]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awid[1]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awid[2]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awburst[0]' is connected directly to output port 'io_master_arburst[0]'. (LINT-31)
Warning: In design 'ysyx_210324', output port 'io_master_awburst[0]' is connected directly to output port 'io_master_wlast'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[63]' is connected directly to output port 'io_if2id_pc[63]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[62]' is connected directly to output port 'io_if2id_pc[62]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[61]' is connected directly to output port 'io_if2id_pc[61]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[60]' is connected directly to output port 'io_if2id_pc[60]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[59]' is connected directly to output port 'io_if2id_pc[59]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[58]' is connected directly to output port 'io_if2id_pc[58]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[57]' is connected directly to output port 'io_if2id_pc[57]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[56]' is connected directly to output port 'io_if2id_pc[56]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[55]' is connected directly to output port 'io_if2id_pc[55]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[54]' is connected directly to output port 'io_if2id_pc[54]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[53]' is connected directly to output port 'io_if2id_pc[53]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[52]' is connected directly to output port 'io_if2id_pc[52]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[51]' is connected directly to output port 'io_if2id_pc[51]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[50]' is connected directly to output port 'io_if2id_pc[50]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[49]' is connected directly to output port 'io_if2id_pc[49]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[48]' is connected directly to output port 'io_if2id_pc[48]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[47]' is connected directly to output port 'io_if2id_pc[47]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[46]' is connected directly to output port 'io_if2id_pc[46]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[45]' is connected directly to output port 'io_if2id_pc[45]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[44]' is connected directly to output port 'io_if2id_pc[44]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[43]' is connected directly to output port 'io_if2id_pc[43]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[42]' is connected directly to output port 'io_if2id_pc[42]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[41]' is connected directly to output port 'io_if2id_pc[41]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[40]' is connected directly to output port 'io_if2id_pc[40]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[39]' is connected directly to output port 'io_if2id_pc[39]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[38]' is connected directly to output port 'io_if2id_pc[38]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[37]' is connected directly to output port 'io_if2id_pc[37]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[36]' is connected directly to output port 'io_if2id_pc[36]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[35]' is connected directly to output port 'io_if2id_pc[35]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[34]' is connected directly to output port 'io_if2id_pc[34]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[33]' is connected directly to output port 'io_if2id_pc[33]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[32]' is connected directly to output port 'io_if2id_pc[32]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[31]' is connected directly to output port 'io_if2id_pc[31]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[30]' is connected directly to output port 'io_if2id_pc[30]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[29]' is connected directly to output port 'io_if2id_pc[29]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[28]' is connected directly to output port 'io_if2id_pc[28]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[27]' is connected directly to output port 'io_if2id_pc[27]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[26]' is connected directly to output port 'io_if2id_pc[26]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[25]' is connected directly to output port 'io_if2id_pc[25]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[24]' is connected directly to output port 'io_if2id_pc[24]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[23]' is connected directly to output port 'io_if2id_pc[23]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[22]' is connected directly to output port 'io_if2id_pc[22]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[21]' is connected directly to output port 'io_if2id_pc[21]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[20]' is connected directly to output port 'io_if2id_pc[20]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[19]' is connected directly to output port 'io_if2id_pc[19]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[18]' is connected directly to output port 'io_if2id_pc[18]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[17]' is connected directly to output port 'io_if2id_pc[17]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[16]' is connected directly to output port 'io_if2id_pc[16]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[15]' is connected directly to output port 'io_if2id_pc[15]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[14]' is connected directly to output port 'io_if2id_pc[14]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[13]' is connected directly to output port 'io_if2id_pc[13]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[12]' is connected directly to output port 'io_if2id_pc[12]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[11]' is connected directly to output port 'io_if2id_pc[11]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[10]' is connected directly to output port 'io_if2id_pc[10]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[9]' is connected directly to output port 'io_if2id_pc[9]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[8]' is connected directly to output port 'io_if2id_pc[8]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[7]' is connected directly to output port 'io_if2id_pc[7]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[6]' is connected directly to output port 'io_if2id_pc[6]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[5]' is connected directly to output port 'io_if2id_pc[5]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[4]' is connected directly to output port 'io_if2id_pc[4]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[3]' is connected directly to output port 'io_if2id_pc[3]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[2]' is connected directly to output port 'io_if2id_pc[2]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[1]' is connected directly to output port 'io_if2id_pc[1]'. (LINT-31)
Warning: In design 'ysyx_210324_InstFetch', output port 'io_fetch_addr[0]' is connected directly to output port 'io_if2id_pc[0]'. (LINT-31)
Warning: In design 'ysyx_210324_InstDecode', output port 'io_id2ex_inst[11]' is connected directly to output port 'io_id2ex_wdest[4]'. (LINT-31)
Warning: In design 'ysyx_210324_InstDecode', output port 'io_id2ex_inst[10]' is connected directly to output port 'io_id2ex_wdest[3]'. (LINT-31)
Warning: In design 'ysyx_210324_InstDecode', output port 'io_id2ex_inst[9]' is connected directly to output port 'io_id2ex_wdest[2]'. (LINT-31)
Warning: In design 'ysyx_210324_InstDecode', output port 'io_id2ex_inst[8]' is connected directly to output port 'io_id2ex_wdest[1]'. (LINT-31)
Warning: In design 'ysyx_210324_InstDecode', output port 'io_id2ex_inst[7]' is connected directly to output port 'io_id2ex_wdest[0]'. (LINT-31)
Warning: In design 'ysyx_210324_Memory', output port 'io_mem2wb_wdest[4]' is connected directly to output port 'io_bypassMem_wdest[4]'. (LINT-31)
Warning: In design 'ysyx_210324_Memory', output port 'io_mem2wb_wdest[3]' is connected directly to output port 'io_bypassMem_wdest[3]'. (LINT-31)
Warning: In design 'ysyx_210324_Memory', output port 'io_mem2wb_wdest[2]' is connected directly to output port 'io_bypassMem_wdest[2]'. (LINT-31)
Warning: In design 'ysyx_210324_Memory', output port 'io_mem2wb_wdest[1]' is connected directly to output port 'io_bypassMem_wdest[1]'. (LINT-31)
Warning: In design 'ysyx_210324_Memory', output port 'io_mem2wb_wdest[0]' is connected directly to output port 'io_bypassMem_wdest[0]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[12]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[13]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[14]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[15]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[16]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[17]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[18]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[19]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[20]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[21]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[22]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[23]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[24]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[25]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[26]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[27]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[28]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[29]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[30]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[31]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[32]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[33]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[34]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[35]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[36]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[37]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[38]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[39]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[40]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[41]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[42]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[43]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[44]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[45]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[46]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[47]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[48]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[49]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[50]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[51]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[52]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[53]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[54]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[55]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[56]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[57]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[58]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[59]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[60]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[61]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[63]' is connected directly to output port 'io_imm_I[62]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[11]' is connected directly to output port 'io_imm_J[20]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[11]' is connected directly to output port 'io_imm_U[31]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[11]' is connected directly to output port 'io_imm_S[11]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[11]' is connected directly to output port 'io_imm_B[12]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[10]' is connected directly to output port 'io_imm_J[10]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[10]' is connected directly to output port 'io_imm_U[30]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[10]' is connected directly to output port 'io_imm_S[10]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[10]' is connected directly to output port 'io_imm_B[10]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[9]' is connected directly to output port 'io_imm_J[9]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[9]' is connected directly to output port 'io_imm_U[29]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[9]' is connected directly to output port 'io_imm_S[9]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[9]' is connected directly to output port 'io_imm_B[9]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[8]' is connected directly to output port 'io_imm_J[8]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[8]' is connected directly to output port 'io_imm_U[28]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[8]' is connected directly to output port 'io_imm_S[8]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[8]' is connected directly to output port 'io_imm_B[8]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[7]' is connected directly to output port 'io_imm_J[7]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[7]' is connected directly to output port 'io_imm_U[27]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[7]' is connected directly to output port 'io_imm_S[7]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[7]' is connected directly to output port 'io_imm_B[7]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[6]' is connected directly to output port 'io_imm_J[6]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[6]' is connected directly to output port 'io_imm_U[26]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[6]' is connected directly to output port 'io_imm_S[6]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[6]' is connected directly to output port 'io_imm_B[6]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[5]' is connected directly to output port 'io_imm_J[5]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[5]' is connected directly to output port 'io_imm_U[25]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[5]' is connected directly to output port 'io_imm_S[5]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[5]' is connected directly to output port 'io_imm_B[5]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[4]' is connected directly to output port 'io_imm_J[4]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[4]' is connected directly to output port 'io_imm_U[24]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[3]' is connected directly to output port 'io_imm_J[3]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[3]' is connected directly to output port 'io_imm_U[23]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[2]' is connected directly to output port 'io_imm_J[2]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[2]' is connected directly to output port 'io_imm_U[22]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[1]' is connected directly to output port 'io_imm_J[1]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[1]' is connected directly to output port 'io_imm_U[21]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[0]' is connected directly to output port 'io_imm_J[11]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_I[0]' is connected directly to output port 'io_imm_U[20]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[13]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[14]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[15]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[16]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[17]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[18]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[19]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[20]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[21]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[22]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[23]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[24]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[25]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[26]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[27]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[28]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[29]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[30]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[31]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[32]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[33]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[34]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[35]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[36]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[37]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[38]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[39]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[40]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[41]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[42]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[43]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[44]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[45]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[46]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[47]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[48]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[49]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[50]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[51]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[52]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[53]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[54]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[55]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[56]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[57]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[58]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[59]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[60]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[61]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[63]' is connected directly to output port 'io_imm_B[62]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[11]' is connected directly to output port 'io_imm_S[0]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[4]' is connected directly to output port 'io_imm_S[4]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[3]' is connected directly to output port 'io_imm_S[3]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[2]' is connected directly to output port 'io_imm_S[2]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[1]' is connected directly to output port 'io_imm_S[1]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[0]' is connected directly to output port 'io_imm_J[0]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[0]' is connected directly to output port 'io_imm_U[0]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[0]' is connected directly to output port 'io_imm_U[1]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[0]' is connected directly to output port 'io_imm_U[2]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[0]' is connected directly to output port 'io_imm_U[3]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[0]' is connected directly to output port 'io_imm_U[4]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[0]' is connected directly to output port 'io_imm_U[5]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[0]' is connected directly to output port 'io_imm_U[6]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[0]' is connected directly to output port 'io_imm_U[7]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[0]' is connected directly to output port 'io_imm_U[8]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[0]' is connected directly to output port 'io_imm_U[9]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[0]' is connected directly to output port 'io_imm_U[10]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[0]' is connected directly to output port 'io_imm_U[11]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[12]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[13]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[14]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[15]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[16]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[17]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[18]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[19]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[20]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[21]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[22]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[23]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[24]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[25]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[26]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[27]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[28]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[29]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[30]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[31]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[32]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[33]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[34]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[35]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[36]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[37]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[38]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[39]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[40]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[41]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[42]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[43]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[44]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[45]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[46]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[47]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[48]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[49]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[50]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[51]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[52]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[53]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[54]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[55]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[56]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[57]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[58]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[59]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[60]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[61]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_S[63]' is connected directly to output port 'io_imm_S[62]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[63]' is connected directly to output port 'io_imm_U[32]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[63]' is connected directly to output port 'io_imm_U[33]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[63]' is connected directly to output port 'io_imm_U[34]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[63]' is connected directly to output port 'io_imm_U[35]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[63]' is connected directly to output port 'io_imm_U[36]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[63]' is connected directly to output port 'io_imm_U[37]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[63]' is connected directly to output port 'io_imm_U[38]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[63]' is connected directly to output port 'io_imm_U[39]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[63]' is connected directly to output port 'io_imm_U[40]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[63]' is connected directly to output port 'io_imm_U[41]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[63]' is connected directly to output port 'io_imm_U[42]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[63]' is connected directly to output port 'io_imm_U[43]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[63]' is connected directly to output port 'io_imm_U[44]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[63]' is connected directly to output port 'io_imm_U[45]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[63]' is connected directly to output port 'io_imm_U[46]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[63]' is connected directly to output port 'io_imm_U[47]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[63]' is connected directly to output port 'io_imm_U[48]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[63]' is connected directly to output port 'io_imm_U[49]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[63]' is connected directly to output port 'io_imm_U[50]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[63]' is connected directly to output port 'io_imm_U[51]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[63]' is connected directly to output port 'io_imm_U[52]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[63]' is connected directly to output port 'io_imm_U[53]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[63]' is connected directly to output port 'io_imm_U[54]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[63]' is connected directly to output port 'io_imm_U[55]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[63]' is connected directly to output port 'io_imm_U[56]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[63]' is connected directly to output port 'io_imm_U[57]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[63]' is connected directly to output port 'io_imm_U[58]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[63]' is connected directly to output port 'io_imm_U[59]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[63]' is connected directly to output port 'io_imm_U[60]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[63]' is connected directly to output port 'io_imm_U[61]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[63]' is connected directly to output port 'io_imm_U[62]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[19]' is connected directly to output port 'io_imm_J[19]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[18]' is connected directly to output port 'io_imm_J[18]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[17]' is connected directly to output port 'io_imm_J[17]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[16]' is connected directly to output port 'io_imm_J[16]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[15]' is connected directly to output port 'io_imm_J[15]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[14]' is connected directly to output port 'io_imm_J[14]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[13]' is connected directly to output port 'io_imm_J[13]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[12]' is connected directly to output port 'io_imm_J[12]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[21]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[22]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[23]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[24]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[25]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[26]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[27]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[28]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[29]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[30]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[31]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[32]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[33]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[34]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[35]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[36]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[37]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[38]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[39]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[40]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[41]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[42]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[43]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[44]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[45]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[46]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[47]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[48]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[49]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[50]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[51]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[52]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[53]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[54]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[55]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[56]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[57]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[58]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[59]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[60]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[61]'. (LINT-31)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[63]' is connected directly to output port 'io_imm_J[62]'. (LINT-31)
Warning: In design 'ysyx_210324_Execute', a pin on submodule 'csrReg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_inst[63]' is connected to logic 0. 
Warning: In design 'ysyx_210324_Execute', a pin on submodule 'csrReg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_inst[62]' is connected to logic 0. 
Warning: In design 'ysyx_210324_Execute', a pin on submodule 'csrReg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_inst[61]' is connected to logic 0. 
Warning: In design 'ysyx_210324_Execute', a pin on submodule 'csrReg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_inst[60]' is connected to logic 0. 
Warning: In design 'ysyx_210324_Execute', a pin on submodule 'csrReg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_inst[59]' is connected to logic 0. 
Warning: In design 'ysyx_210324_Execute', a pin on submodule 'csrReg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_inst[58]' is connected to logic 0. 
Warning: In design 'ysyx_210324_Execute', a pin on submodule 'csrReg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_inst[57]' is connected to logic 0. 
Warning: In design 'ysyx_210324_Execute', a pin on submodule 'csrReg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_inst[56]' is connected to logic 0. 
Warning: In design 'ysyx_210324_Execute', a pin on submodule 'csrReg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_inst[55]' is connected to logic 0. 
Warning: In design 'ysyx_210324_Execute', a pin on submodule 'csrReg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_inst[54]' is connected to logic 0. 
Warning: In design 'ysyx_210324_Execute', a pin on submodule 'csrReg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_inst[53]' is connected to logic 0. 
Warning: In design 'ysyx_210324_Execute', a pin on submodule 'csrReg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_inst[52]' is connected to logic 0. 
Warning: In design 'ysyx_210324_Execute', a pin on submodule 'csrReg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_inst[51]' is connected to logic 0. 
Warning: In design 'ysyx_210324_Execute', a pin on submodule 'csrReg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_inst[50]' is connected to logic 0. 
Warning: In design 'ysyx_210324_Execute', a pin on submodule 'csrReg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_inst[49]' is connected to logic 0. 
Warning: In design 'ysyx_210324_Execute', a pin on submodule 'csrReg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_inst[48]' is connected to logic 0. 
Warning: In design 'ysyx_210324_Execute', a pin on submodule 'csrReg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_inst[47]' is connected to logic 0. 
Warning: In design 'ysyx_210324_Execute', a pin on submodule 'csrReg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_inst[46]' is connected to logic 0. 
Warning: In design 'ysyx_210324_Execute', a pin on submodule 'csrReg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_inst[45]' is connected to logic 0. 
Warning: In design 'ysyx_210324_Execute', a pin on submodule 'csrReg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_inst[44]' is connected to logic 0. 
Warning: In design 'ysyx_210324_Execute', a pin on submodule 'csrReg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_inst[43]' is connected to logic 0. 
Warning: In design 'ysyx_210324_Execute', a pin on submodule 'csrReg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_inst[42]' is connected to logic 0. 
Warning: In design 'ysyx_210324_Execute', a pin on submodule 'csrReg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_inst[41]' is connected to logic 0. 
Warning: In design 'ysyx_210324_Execute', a pin on submodule 'csrReg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_inst[40]' is connected to logic 0. 
Warning: In design 'ysyx_210324_Execute', a pin on submodule 'csrReg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_inst[39]' is connected to logic 0. 
Warning: In design 'ysyx_210324_Execute', a pin on submodule 'csrReg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_inst[38]' is connected to logic 0. 
Warning: In design 'ysyx_210324_Execute', a pin on submodule 'csrReg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_inst[37]' is connected to logic 0. 
Warning: In design 'ysyx_210324_Execute', a pin on submodule 'csrReg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_inst[36]' is connected to logic 0. 
Warning: In design 'ysyx_210324_Execute', a pin on submodule 'csrReg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_inst[35]' is connected to logic 0. 
Warning: In design 'ysyx_210324_Execute', a pin on submodule 'csrReg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_inst[34]' is connected to logic 0. 
Warning: In design 'ysyx_210324_Execute', a pin on submodule 'csrReg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_inst[33]' is connected to logic 0. 
Warning: In design 'ysyx_210324_Execute', a pin on submodule 'csrReg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_inst[32]' is connected to logic 0. 
Warning: In design 'ysyx_210324_Execute', the same net is connected to more than one pin on submodule 'csrReg'. (LINT-33)
   Net '*Logic0*' is connected to pins 'io_inst[63]', 'io_inst[62]'', 'io_inst[61]', 'io_inst[60]', 'io_inst[59]', 'io_inst[58]', 'io_inst[57]', 'io_inst[56]', 'io_inst[55]', 'io_inst[54]', 'io_inst[53]', 'io_inst[52]', 'io_inst[51]', 'io_inst[50]', 'io_inst[49]', 'io_inst[48]', 'io_inst[47]', 'io_inst[46]', 'io_inst[45]', 'io_inst[44]', 'io_inst[43]', 'io_inst[42]', 'io_inst[41]', 'io_inst[40]', 'io_inst[39]', 'io_inst[38]', 'io_inst[37]', 'io_inst[36]', 'io_inst[35]', 'io_inst[34]', 'io_inst[33]', 'io_inst[32]'.
Warning: In design 'ysyx_210324', output port 'io_master_awid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_master_awid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_master_awid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_master_awid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_master_awlen[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_master_awlen[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_master_awlen[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_master_awlen[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_master_awlen[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_master_awlen[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_master_awlen[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_master_awlen[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_master_awburst[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_master_awburst[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_master_wlast' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_master_arid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_master_arid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_master_arid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_master_arid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_master_arlen[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_master_arlen[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_master_arlen[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_master_arlen[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_master_arlen[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_master_arlen[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_master_arlen[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_master_arlen[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_master_arburst[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_master_arburst[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_awready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_wready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_bvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_bresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_bresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_bid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_bid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_bid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_bid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_arready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rlast' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324', output port 'io_slave_rid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324_AXI4Bridge', output port 'io_axi_awsize[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_B[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_U[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210324_ImmExten', output port 'io_imm_J[0]' is connected directly to 'logic 0'. (LINT-52)
1
