{
  "name": "mm::tlb::TlbFlusher::<'a, G>::dispatch_tlb_flush",
  "safe": true,
  "callees": {
    "irq::guard::disable_local": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Disables all IRQs on the current CPU (i.e., locally).\n\n This function returns a guard object, which will automatically enable local IRQs again when\n it is dropped. This function works correctly even when it is called in a _nested_ way.\n The local IRQs shall only be re-enabled when the most outer guard is dropped.\n\n This function can play nicely with [`SpinLock`] as the type uses this function internally.\n One can invoke this function even after acquiring a spin lock. And the reversed order is also ok.\n\n [`SpinLock`]: crate::sync::SpinLock\n\n # Example\n\n ```rust\n use ostd::irq;\n\n {\n     let _ = irq::disable_local();\n     todo!(\"do something when irqs are disabled\");\n }\n ```\n",
      "adt": {
        "irq::guard::DisabledLocalIrqGuard": "Constructor"
      }
    },
    "mm::tlb::OpsStack::is_empty": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "mm::tlb::OpsStack": "ImmutableAsArgument"
      }
    },
    "util::id_set::AtomicIdSet::<I>::load": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Loads the value of the set with the given ordering.\n\n This operation is not atomic. When racing with a [`Self::store`]\n operation, this load may return a set that contains a portion of the\n new value and a portion of the old value. Load on each specific\n word is atomic, and follows the specified ordering.\n\n Note that load with [`Ordering::Release`] is a valid operation, which\n is different from the normal atomic operations. When coupled with\n [`Ordering::Release`], it actually performs `fetch_or(0, Release)`.\n",
      "adt": {
        "util::id_set::AtomicIdSet": "ImmutableAsArgument",
        "core::sync::atomic::Ordering": "ImmutableAsArgument",
        "util::id_set::IdSet": "Constructor"
      }
    },
    "cpu::id::current::PinCurrentCpu::current_cpu": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns the ID of the current CPU.\n",
      "adt": {
        "cpu::id::CpuId": "Constructor"
      }
    },
    "util::id_set::IdSet::<I>::contains": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns true if the set contains the specified ID.\n",
      "adt": {
        "util::id_set::IdSet": "ImmutableAsArgument"
      }
    },
    "util::id_set::IdSet::<I>::remove": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Removes an ID from the set.\n",
      "adt": {
        "util::id_set::IdSet": "MutableAsArgument"
      }
    },
    "util::id_set::IdSet::<I>::iter": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Iterates over all IDs in the set.\n\n The iteration is guaranteed to be in ascending order.\n",
      "adt": {
        "util::id_set::IdSet": "ImmutableAsArgument",
        "core::iter::Map": "Constructor"
      }
    },
    "core::iter::IntoIterator::into_iter": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Creates an iterator from a value.\n\n See the [module-level documentation] for more.\n\n [module-level documentation]: crate::iter\n\n # Examples\n\n ```\n let v = [1, 2, 3];\n let mut iter = v.into_iter();\n\n assert_eq!(Some(1), iter.next());\n assert_eq!(Some(2), iter.next());\n assert_eq!(Some(3), iter.next());\n assert_eq!(None, iter.next());\n ```\n",
      "adt": {}
    },
    "core::iter::Iterator::next": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Advances the iterator and returns the next value.\n\n Returns [`None`] when iteration is finished. Individual iterator\n implementations may choose to resume iteration, and so calling `next()`\n again may or may not eventually start returning [`Some(Item)`] again at some\n point.\n\n [`Some(Item)`]: Some\n\n # Examples\n\n ```\n let a = [1, 2, 3];\n\n let mut iter = a.into_iter();\n\n // A call to next() returns the next value...\n assert_eq!(Some(1), iter.next());\n assert_eq!(Some(2), iter.next());\n assert_eq!(Some(3), iter.next());\n\n // ... and then None once it's over.\n assert_eq!(None, iter.next());\n\n // More calls may or may not return `None`. Here, they always will.\n assert_eq!(None, iter.next());\n assert_eq!(None, iter.next());\n ```\n",
      "adt": {}
    },
    "util::id_set::IdSet::<I>::add": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Adds an ID to the set.\n",
      "adt": {
        "util::id_set::IdSet": "MutableAsArgument"
      }
    },
    "mm::tlb::do_remote_flush": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    },
    "smp::IpiSender::inter_processor_call": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Executes a function on other processors.\n\n See [`inter_processor_call`] for details. The purpose of exporting this\n method is to enable callers to check whether [`IPI_SENDER`] has been\n initialized.\n",
      "adt": {
        "util::id_set::IdSet": "ImmutableAsArgument",
        "smp::IpiSender": "ImmutableAsArgument"
      }
    },
    "cpu::local::CpuLocal::<T, S>::get_on_cpu": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Gets access to the CPU-local value on a specific CPU.\n\n This allows the caller to access CPU-local data from a remote CPU,\n so the data type must be `Sync`.\n",
      "adt": {
        "cpu::local::CpuLocal": "ImmutableAsArgument"
      }
    },
    "sync::spin::SpinLock::<T, G>::lock": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Acquires the spin lock.\n",
      "adt": {
        "sync::spin::SpinLock": "ImmutableAsArgument",
        "sync::spin::SpinLockGuard": "Constructor"
      }
    },
    "core::ops::DerefMut::deref_mut": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Mutably dereferences the value.\n",
      "adt": {}
    },
    "mm::tlb::OpsStack::push_from": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "mm::tlb::OpsStack": "MutableAsArgument"
      }
    },
    "core::sync::atomic::AtomicBool::store": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Stores a value into the bool.\n\n `store` takes an [`Ordering`] argument which describes the memory ordering\n of this operation. Possible values are [`SeqCst`], [`Release`] and [`Relaxed`].\n\n # Panics\n\n Panics if `order` is [`Acquire`] or [`AcqRel`].\n\n # Examples\n\n ```\n use std::sync::atomic::{AtomicBool, Ordering};\n\n let some_bool = AtomicBool::new(true);\n\n some_bool.store(false, Ordering::Relaxed);\n assert_eq!(some_bool.load(Ordering::Relaxed), false);\n ```\n",
      "adt": {}
    },
    "mm::tlb::OpsStack::flush_all": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "mm::tlb::OpsStack": "MutableAsArgument"
      }
    },
    "mm::tlb::OpsStack::clear_without_flush": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "mm::tlb::OpsStack": "MutableAsArgument"
      }
    }
  },
  "adts": {
    "irq::guard::DisabledLocalIrqGuard": [
      "Plain",
      "Ref"
    ],
    "mm::tlb::OpsStack": [
      "Ref",
      "MutRef"
    ],
    "mm::tlb::TlbFlusher": [
      "DerefVariantField(VariantIdx(None)-FieldIdx(Some(2)))",
      "DerefVariantField(VariantIdx(None)-FieldIdx(Some(0)))",
      "DerefVariantField(VariantIdx(None)-FieldIdx(Some(3)))",
      "DerefVariantField(VariantIdx(None)-FieldIdx(Some(1)))",
      "MutRef"
    ],
    "util::id_set::AtomicIdSet": [
      "Ref"
    ],
    "core::sync::atomic::Ordering": [
      "Plain"
    ],
    "util::id_set::IdSet": [
      "Plain",
      "Ref",
      "MutRef"
    ],
    "cpu::id::CpuId": [
      "Plain"
    ],
    "smp::IpiSender": [
      "Ref"
    ],
    "core::iter::Map": [
      "Plain",
      "MutRef"
    ],
    "core::option::Option": [
      "Plain",
      "Unknown([Downcast(VariantIdx(1, ThreadLocalIndex)), Field(0, Ty { id: 2350, kind: RigidTy(Adt(AdtDef(DefId { id: 4216, name: \"cpu::id::CpuId\" }), GenericArgs([]))) })])"
    ],
    "cpu::local::CpuLocal": [
      "Ref"
    ],
    "sync::spin::SpinLock": [
      "Ref"
    ],
    "sync::spin::SpinLockGuard": [
      "Plain",
      "MutRef"
    ],
    "core::sync::atomic::AtomicBool": [
      "Ref"
    ]
  },
  "path": 2458,
  "span": "ostd/src/mm/tlb.rs:84:5: 124:6",
  "src": "pub fn dispatch_tlb_flush(&mut self) {\n        let irq_guard = crate::irq::disable_local();\n\n        if self.ops_stack.is_empty() {\n            return;\n        }\n\n        // `Release` to make sure our modification on the PT is visible to CPUs\n        // that are going to activate the PT.\n        let mut target_cpus = self.target_cpus.load(Ordering::Release);\n\n        let cur_cpu = irq_guard.current_cpu();\n        let mut need_flush_on_self = false;\n\n        if target_cpus.contains(cur_cpu) {\n            target_cpus.remove(cur_cpu);\n            need_flush_on_self = true;\n        }\n\n        if let Some(ipi_sender) = self.ipi_sender {\n            for cpu in target_cpus.iter() {\n                self.have_unsynced_flush.add(cpu);\n\n                let mut flush_ops = FLUSH_OPS.get_on_cpu(cpu).lock();\n                flush_ops.push_from(&self.ops_stack);\n                // Clear ACK before dropping the lock to avoid false ACKs.\n                ACK_REMOTE_FLUSH\n                    .get_on_cpu(cpu)\n                    .store(false, Ordering::Relaxed);\n            }\n\n            ipi_sender.inter_processor_call(&target_cpus, do_remote_flush);\n        }\n\n        // Flush ourselves after sending all IPIs to save some time.\n        if need_flush_on_self {\n            self.ops_stack.flush_all();\n        } else {\n            self.ops_stack.clear_without_flush();\n        }\n    }",
  "mir": "fn mm::tlb::TlbFlusher::<'a, G>::dispatch_tlb_flush(_1: &mut mm::tlb::TlbFlusher<'_, G>) -> () {\n    let mut _0: ();\n    let  _2: irq::guard::DisabledLocalIrqGuard;\n    let mut _3: bool;\n    let mut _4: &mm::tlb::OpsStack;\n    let mut _5: util::id_set::IdSet<cpu::id::CpuId>;\n    let mut _6: core::sync::atomic::Ordering;\n    let  _7: cpu::id::CpuId;\n    let mut _8: &irq::guard::DisabledLocalIrqGuard;\n    let mut _9: bool;\n    let mut _10: bool;\n    let mut _11: &util::id_set::IdSet<cpu::id::CpuId>;\n    let  _12: ();\n    let mut _13: &mut util::id_set::IdSet<cpu::id::CpuId>;\n    let mut _14: isize;\n    let  _15: &smp::IpiSender;\n    let mut _16: core::iter::Map<bitvec::slice::IterOnes<'_, u64, bitvec::order::Lsb0>, {closure@ostd/src/util/id_set.rs:268:18: 268:31}>;\n    let mut _17: core::iter::Map<bitvec::slice::IterOnes<'_, u64, bitvec::order::Lsb0>, {closure@ostd/src/util/id_set.rs:268:18: 268:31}>;\n    let mut _18: &util::id_set::IdSet<cpu::id::CpuId>;\n    let mut _19: core::iter::Map<bitvec::slice::IterOnes<'_, u64, bitvec::order::Lsb0>, {closure@ostd/src/util/id_set.rs:268:18: 268:31}>;\n    let mut _20: core::option::Option<cpu::id::CpuId>;\n    let mut _21: &mut core::iter::Map<bitvec::slice::IterOnes<'_, u64, bitvec::order::Lsb0>, {closure@ostd/src/util/id_set.rs:268:18: 268:31}>;\n    let mut _22: isize;\n    let  _23: cpu::id::CpuId;\n    let  _24: ();\n    let mut _25: &mut util::id_set::IdSet<cpu::id::CpuId>;\n    let mut _26: sync::spin::SpinLockGuard<'_, mm::tlb::OpsStack, sync::guard::LocalIrqDisabled>;\n    let  _27: &sync::spin::SpinLock<mm::tlb::OpsStack, sync::guard::LocalIrqDisabled>;\n    let mut _28: &cpu::local::CpuLocal<sync::spin::SpinLock<mm::tlb::OpsStack, sync::guard::LocalIrqDisabled>, cpu::local::static_cpu_local::StaticStorage<sync::spin::SpinLock<mm::tlb::OpsStack, sync::guard::LocalIrqDisabled>>>;\n    let  _29: ();\n    let mut _30: &mut mm::tlb::OpsStack;\n    let mut _31: &mut sync::spin::SpinLockGuard<'_, mm::tlb::OpsStack, sync::guard::LocalIrqDisabled>;\n    let  _32: &mm::tlb::OpsStack;\n    let  _33: ();\n    let  _34: &core::sync::atomic::AtomicBool;\n    let mut _35: &cpu::local::CpuLocal<core::sync::atomic::AtomicBool, cpu::local::static_cpu_local::StaticStorage<core::sync::atomic::AtomicBool>>;\n    let mut _36: core::sync::atomic::Ordering;\n    let  _37: ();\n    let  _38: &util::id_set::IdSet<cpu::id::CpuId>;\n    let mut _39: fn();\n    let mut _40: bool;\n    let  _41: ();\n    let mut _42: &mut mm::tlb::OpsStack;\n    let  _43: ();\n    let mut _44: &mut mm::tlb::OpsStack;\n    let mut _45: &util::id_set::AtomicIdSet<cpu::id::CpuId>;\n    debug self => _1;\n    debug irq_guard => _2;\n    debug target_cpus => _5;\n    debug cur_cpu => _7;\n    debug need_flush_on_self => _9;\n    debug ipi_sender => _15;\n    debug iter => _19;\n    debug cpu => _23;\n    debug flush_ops => _26;\n    bb0: {\n        StorageLive(_2);\n        _2 = irq::guard::disable_local() -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = &((*_1).2: mm::tlb::OpsStack);\n        _3 = mm::tlb::OpsStack::is_empty(move _4) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        switchInt(move _3) -> [0: bb4, otherwise: bb3];\n    }\n    bb3: {\n        StorageDead(_4);\n        StorageDead(_3);\n        drop(_2) -> [return: bb37, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_4);\n        StorageDead(_3);\n        StorageLive(_5);\n        _45 = ((*_1).0: &util::id_set::AtomicIdSet<cpu::id::CpuId>);\n        StorageLive(_6);\n        _6 = core::sync::atomic::Ordering::Release;\n        _5 = util::id_set::AtomicIdSet::<cpu::id::CpuId>::load(_45, move _6) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_6);\n        StorageLive(_8);\n        _8 = &_2;\n        _7 = <irq::guard::DisabledLocalIrqGuard as cpu::id::current::PinCurrentCpu>::current_cpu(move _8) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        StorageDead(_8);\n        StorageLive(_9);\n        _9 = false;\n        StorageLive(_10);\n        StorageLive(_11);\n        _11 = &_5;\n        _10 = util::id_set::IdSet::<cpu::id::CpuId>::contains(move _11, _7) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        switchInt(move _10) -> [0: bb10, otherwise: bb8];\n    }\n    bb8: {\n        StorageDead(_11);\n        StorageLive(_13);\n        _13 = &mut _5;\n        _12 = util::id_set::IdSet::<cpu::id::CpuId>::remove(move _13, _7) -> [return: bb9, unwind unreachable];\n    }\n    bb9: {\n        StorageDead(_13);\n        _9 = true;\n        goto -> bb11;\n    }\n    bb10: {\n        StorageDead(_11);\n        goto -> bb11;\n    }\n    bb11: {\n        StorageDead(_10);\n        _14 = discriminant(((*_1).3: core::option::Option<&smp::IpiSender>));\n        switchInt(move _14) -> [1: bb12, 0: bb29, otherwise: bb17];\n    }\n    bb12: {\n        _15 = ((((*_1).3: core::option::Option<&smp::IpiSender>) as variant#1).0: &smp::IpiSender);\n        StorageLive(_16);\n        StorageLive(_17);\n        StorageLive(_18);\n        _18 = &_5;\n        _17 = util::id_set::IdSet::<cpu::id::CpuId>::iter(move _18) -> [return: bb13, unwind unreachable];\n    }\n    bb13: {\n        StorageDead(_18);\n        _16 = <core::iter::Map<bitvec::slice::IterOnes<'_, u64, bitvec::order::Lsb0>, {closure@ostd/src/util/id_set.rs:268:18: 268:31}> as core::iter::IntoIterator>::into_iter(move _17) -> [return: bb14, unwind unreachable];\n    }\n    bb14: {\n        StorageDead(_17);\n        StorageLive(_19);\n        _19 = move _16;\n        goto -> bb15;\n    }\n    bb15: {\n        StorageLive(_20);\n        _21 = &mut _19;\n        _20 = <core::iter::Map<bitvec::slice::IterOnes<'_, u64, bitvec::order::Lsb0>, {closure@ostd/src/util/id_set.rs:268:18: 268:31}> as core::iter::Iterator>::next(_21) -> [return: bb16, unwind unreachable];\n    }\n    bb16: {\n        _22 = discriminant(_20);\n        switchInt(move _22) -> [0: bb19, 1: bb18, otherwise: bb17];\n    }\n    bb17: {\n        unreachable;\n    }\n    bb18: {\n        _23 = ((_20 as variant#1).0: cpu::id::CpuId);\n        StorageLive(_25);\n        _25 = &mut ((*_1).1: util::id_set::IdSet<cpu::id::CpuId>);\n        _24 = util::id_set::IdSet::<cpu::id::CpuId>::add(move _25, _23) -> [return: bb20, unwind unreachable];\n    }\n    bb19: {\n        StorageDead(_20);\n        StorageDead(_19);\n        StorageDead(_16);\n        _38 = &_5;\n        StorageLive(_39);\n        _39 = mm::tlb::do_remote_flush as fn();\n        _37 = smp::IpiSender::inter_processor_call(_15, _38, move _39) -> [return: bb28, unwind unreachable];\n    }\n    bb20: {\n        StorageDead(_25);\n        StorageLive(_26);\n        StorageLive(_28);\n        _28 = {alloc1320: &cpu::local::CpuLocal<sync::spin::SpinLock<mm::tlb::OpsStack, sync::guard::LocalIrqDisabled>, cpu::local::static_cpu_local::StaticStorage<sync::spin::SpinLock<mm::tlb::OpsStack, sync::guard::LocalIrqDisabled>>>};\n        _27 = cpu::local::CpuLocal::<sync::spin::SpinLock<mm::tlb::OpsStack, sync::guard::LocalIrqDisabled>, cpu::local::static_cpu_local::StaticStorage<sync::spin::SpinLock<mm::tlb::OpsStack, sync::guard::LocalIrqDisabled>>>::get_on_cpu(move _28, _23) -> [return: bb21, unwind unreachable];\n    }\n    bb21: {\n        StorageDead(_28);\n        _26 = sync::spin::SpinLock::<mm::tlb::OpsStack, sync::guard::LocalIrqDisabled>::lock(_27) -> [return: bb22, unwind unreachable];\n    }\n    bb22: {\n        StorageLive(_31);\n        _31 = &mut _26;\n        _30 = <sync::spin::SpinLockGuard<'_, mm::tlb::OpsStack, sync::guard::LocalIrqDisabled> as core::ops::DerefMut>::deref_mut(move _31) -> [return: bb23, unwind unreachable];\n    }\n    bb23: {\n        StorageDead(_31);\n        _32 = &((*_1).2: mm::tlb::OpsStack);\n        _29 = mm::tlb::OpsStack::push_from(_30, _32) -> [return: bb24, unwind unreachable];\n    }\n    bb24: {\n        StorageLive(_35);\n        _35 = {alloc1371: &cpu::local::CpuLocal<core::sync::atomic::AtomicBool, cpu::local::static_cpu_local::StaticStorage<core::sync::atomic::AtomicBool>>};\n        _34 = cpu::local::CpuLocal::<core::sync::atomic::AtomicBool, cpu::local::static_cpu_local::StaticStorage<core::sync::atomic::AtomicBool>>::get_on_cpu(move _35, _23) -> [return: bb25, unwind unreachable];\n    }\n    bb25: {\n        StorageDead(_35);\n        StorageLive(_36);\n        _36 = core::sync::atomic::Ordering::Relaxed;\n        _33 = core::sync::atomic::AtomicBool::store(_34, false, move _36) -> [return: bb26, unwind unreachable];\n    }\n    bb26: {\n        StorageDead(_36);\n        drop(_26) -> [return: bb27, unwind unreachable];\n    }\n    bb27: {\n        StorageDead(_26);\n        StorageDead(_20);\n        goto -> bb15;\n    }\n    bb28: {\n        StorageDead(_39);\n        goto -> bb29;\n    }\n    bb29: {\n        StorageLive(_40);\n        _40 = _9;\n        switchInt(move _40) -> [0: bb32, otherwise: bb30];\n    }\n    bb30: {\n        StorageLive(_42);\n        _42 = &mut ((*_1).2: mm::tlb::OpsStack);\n        _41 = mm::tlb::OpsStack::flush_all(move _42) -> [return: bb31, unwind unreachable];\n    }\n    bb31: {\n        StorageDead(_42);\n        goto -> bb34;\n    }\n    bb32: {\n        StorageLive(_44);\n        _44 = &mut ((*_1).2: mm::tlb::OpsStack);\n        _43 = mm::tlb::OpsStack::clear_without_flush(move _44) -> [return: bb33, unwind unreachable];\n    }\n    bb33: {\n        StorageDead(_44);\n        goto -> bb34;\n    }\n    bb34: {\n        StorageDead(_40);\n        StorageDead(_9);\n        drop(_5) -> [return: bb35, unwind unreachable];\n    }\n    bb35: {\n        StorageDead(_5);\n        drop(_2) -> [return: bb36, unwind unreachable];\n    }\n    bb36: {\n        StorageDead(_2);\n        goto -> bb38;\n    }\n    bb37: {\n        StorageDead(_2);\n        goto -> bb38;\n    }\n    bb38: {\n        return;\n    }\n}\n",
  "doc": " Dispatches all the pending TLB flush requests.\n\n All previous pending requests issued by [`Self::issue_tlb_flush`] or\n [`Self::issue_tlb_flush_with`] starts to be processed after this\n function. But it may not be synchronous. Upon the return of this\n function, the TLB entries may not be coherent.\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}