Analysis & Synthesis report for RISC1
Sat Oct 29 18:52:04 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |RISC1|controlpath:cp|state
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sld_signaltap:auto_signaltap_0
 16. Source assignments for Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_io81:auto_generated
 17. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t1
 18. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t2
 19. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3
 20. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t4
 21. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:ir
 22. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc
 23. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 24. Parameter Settings for Inferred Entity Instance: Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0
 25. altsyncram Parameter Settings by Entity Instance
 26. SignalTap II Logic Analyzer Settings
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Connections to In-System Debugging Instance "auto_signaltap_0"
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Oct 29 18:52:03 2016       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; RISC1                                       ;
; Top-level Entity Name              ; RISC1                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,414                                       ;
;     Total combinational functions  ; 1,707                                       ;
;     Dedicated logic registers      ; 2,266                                       ;
; Total registers                    ; 2266                                        ;
; Total pins                         ; 3                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 528,400                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; RISC1              ; RISC1              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                     ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+
; DataPath_RISC.vhd                                                  ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC1/DataPath_RISC.vhd                                                  ;             ;
; controlpath.vhdl                                                   ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC1/controlpath.vhdl                                                   ;             ;
; memPackage.vhd                                                     ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC1/memPackage.vhd                                                     ;             ;
; Comparator.vhd                                                     ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC1/Comparator.vhd                                                     ;             ;
; datapathComponents.vhd                                             ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC1/datapathComponents.vhd                                             ;             ;
; regFile.vhd                                                        ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC1/regFile.vhd                                                        ;             ;
; dataRegister.vhd                                                   ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC1/dataRegister.vhd                                                   ;             ;
; alu.vhd                                                            ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC1/alu.vhd                                                            ;             ;
; memory.vhd                                                         ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC1/memory.vhd                                                         ;             ;
; RISC1.vhd                                                          ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC1/RISC1.vhd                                                          ;             ;
; PE.vhd                                                             ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC1/PE.vhd                                                             ;             ;
; finalComponents.vhd                                                ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC1/finalComponents.vhd                                                ;             ;
; flipFlop.vhd                                                       ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC1/flipFlop.vhd                                                       ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/sld_signaltap.vhd                   ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                                ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd              ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                                ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/sld_ela_control.vhd                 ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                    ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/lpm_constant.inc                    ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/dffeea.inc                          ;             ;
; aglobal151.inc                                                     ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/aglobal151.inc                      ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                                ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/sld_ela_trigger.tdf                 ;             ;
; db/sld_ela_trigger_cho.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; /home/virtualgod/Altera/RISC1/db/sld_ela_trigger_cho.tdf                                         ;             ;
; db/sld_reserved_RISC1_auto_signaltap_0_1_7dc3.v                    ; yes             ; Encrypted Auto-Generated Megafunction                 ; /home/virtualgod/Altera/RISC1/db/sld_reserved_RISC1_auto_signaltap_0_1_7dc3.v                    ;             ;
; sld_alt_reduction.vhd                                              ; yes             ; Encrypted Megafunction                                ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/sld_alt_reduction.vhd               ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                                ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                       ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                                ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd        ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                                ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd              ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf                      ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc               ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/lpm_mux.inc                         ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/lpm_decode.inc                      ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                       ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altrom.inc                          ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altram.inc                          ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altdpram.inc                        ;             ;
; db/altsyncram_f424.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/virtualgod/Altera/RISC1/db/altsyncram_f424.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altdpram.tdf                        ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/others/maxplus2/memmodes.inc                      ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/a_hdffe.inc                         ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                 ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.inc                      ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/lpm_mux.tdf                         ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/muxlut.inc                          ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/bypassff.inc                        ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altshift.inc                        ;             ;
; db/mux_tsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; /home/virtualgod/Altera/RISC1/db/mux_tsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/lpm_decode.tdf                      ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/declut.inc                          ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/lpm_compare.inc                     ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; /home/virtualgod/Altera/RISC1/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf                     ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc                     ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/cmpconst.inc                        ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/lpm_counter.inc                     ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/alt_counter_stratix.inc             ;             ;
; db/cntr_6ii.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/virtualgod/Altera/RISC1/db/cntr_6ii.tdf                                                    ;             ;
; db/cntr_m9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/virtualgod/Altera/RISC1/db/cntr_m9j.tdf                                                    ;             ;
; db/cntr_ggi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/virtualgod/Altera/RISC1/db/cntr_ggi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/virtualgod/Altera/RISC1/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/virtualgod/Altera/RISC1/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/virtualgod/Altera/RISC1/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv   ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/sld_hub.vhd                         ; altera_sld  ;
; db/ip/sld95350957/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; /home/virtualgod/Altera/RISC1/db/ip/sld95350957/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; /home/virtualgod/Altera/RISC1/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; /home/virtualgod/Altera/RISC1/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; /home/virtualgod/Altera/RISC1/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; /home/virtualgod/Altera/RISC1/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; /home/virtualgod/Altera/RISC1/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                    ;             ;
; db/altsyncram_io81.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; /home/virtualgod/Altera/RISC1/db/altsyncram_io81.tdf                                             ;             ;
; db/RISC1.ram0_memory_e411fb78.hdl.mif                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/virtualgod/Altera/RISC1/db/RISC1.ram0_memory_e411fb78.hdl.mif                              ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 3,414     ;
;                                             ;           ;
; Total combinational functions               ; 1707      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1080      ;
;     -- 3 input functions                    ; 416       ;
;     -- <=2 input functions                  ; 211       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1595      ;
;     -- arithmetic mode                      ; 112       ;
;                                             ;           ;
; Total registers                             ; 2266      ;
;     -- Dedicated logic registers            ; 2266      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 3         ;
; Total memory bits                           ; 528400    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1438      ;
; Total fan-out                               ; 16620     ;
; Average fan-out                             ; 4.02      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                        ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |RISC1                                                                                                                                  ; 1707 (0)          ; 2266 (0)     ; 528400      ; 0            ; 0       ; 0         ; 3    ; 0            ; |RISC1                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |Datapath_RISC:dp|                                                                                                                   ; 496 (257)         ; 226 (0)      ; 4112        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |Comparator:comp|                                                                                                                 ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp|Comparator:comp                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |PE:pr_enc|                                                                                                                       ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp|PE:pr_enc                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |alu:aluInst|                                                                                                                     ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp|alu:aluInst                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |dataRegister:ir|                                                                                                                 ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp|dataRegister:ir                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |dataRegister:pc|                                                                                                                 ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp|dataRegister:pc                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |dataRegister:t1|                                                                                                                 ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp|dataRegister:t1                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |dataRegister:t2|                                                                                                                 ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp|dataRegister:t2                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |dataRegister:t3|                                                                                                                 ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp|dataRegister:t3                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |dataRegister:t4|                                                                                                                 ; 9 (9)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp|dataRegister:t4                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |flipFlop:cReg|                                                                                                                   ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp|flipFlop:cReg                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |flipFlop:zReg|                                                                                                                   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp|flipFlop:zReg                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |memory:mem|                                                                                                                      ; 0 (0)             ; 0 (0)        ; 4112        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp|memory:mem                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |altsyncram:ram_rtl_0|                                                                                                         ; 0 (0)             ; 0 (0)        ; 4112        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram_io81:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 4112        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_io81:auto_generated                                                                                                                                                                                                                                                                                                     ; work         ;
;       |regFile:rf|                                                                                                                      ; 130 (130)         ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|Datapath_RISC:dp|regFile:rf                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |controlpath:cp|                                                                                                                     ; 73 (73)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|controlpath:cp                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 120 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                    ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 119 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                    ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 119 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                 ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 119 (1)           ; 90 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                             ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 118 (0)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 118 (79)          ; 85 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                    ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                            ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                          ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1018 (2)          ; 1934 (256)   ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1016 (0)          ; 1678 (0)     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1016 (86)         ; 1678 (596)   ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                         ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 27 (0)            ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                      ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                            ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                              ; work         ;
;                   |mux_tsc:auto_generated|                                                                                              ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                                                                       ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                         ; work         ;
;                |altsyncram_f424:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_f424:auto_generated                                                                                                                                                                                          ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                          ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                            ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                 ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 90 (90)           ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                              ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 534 (1)           ; 684 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                             ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                     ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 532 (0)           ; 668 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                  ; work         ;
;                   |sld_ela_trigger_cho:auto_generated|                                                                                  ; 532 (0)           ; 668 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated                                                                                                                               ; work         ;
;                      |sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|                                                             ; 532 (384)         ; 668 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1                                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_100|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_100                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_101|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_101                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_104|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_104                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_105|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_105                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_107|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_107                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_108|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_108                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_10|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_110|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_110                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_111|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_111                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_113|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_113                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_114|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_114                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_116|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_116                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_117|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_117                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_119|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_119                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_120|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_120                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_122|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_122                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_123|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_123                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_125|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_125                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_126|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_126                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_128|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_128                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_129|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_129                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_131|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_131                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_132|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_132                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_134|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_134                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_135|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_135                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_137|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_137                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_138|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_138                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_13|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_140|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_140                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_141|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_141                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_143|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_143                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_144|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_144                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_146|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_146                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_147|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_147                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_149|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_149                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_150|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_150                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_151|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_151                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_154|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_154                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_155|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_155                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_157|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_157                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_158|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_158                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_160|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_160                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_161|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_161                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_163|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_163                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_164|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_164                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_166|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_166                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_167|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_167                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_169|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_169                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_16|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_170|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_170                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_172|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_172                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_173|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_173                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_175|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_175                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_176|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_176                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_178|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_178                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_179|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_179                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_181|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_181                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_182|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_182                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_184|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_184                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_185|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_185                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_187|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_187                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_188|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_188                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_190|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_190                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_191|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_191                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_193|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_193                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_194|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_194                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_196|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_196                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_197|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_197                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_199|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_199                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_19|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_200|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_200                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_201|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_201                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_204|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_204                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_205|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_205                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_207|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_207                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_208|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_208                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_210|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_210                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_211|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_211                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_213|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_213                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_214|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_214                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_216|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_216                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_217|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_217                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_219|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_219                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_220|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_220                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_222|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_222                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_223|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_223                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_225|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_225                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_226|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_226                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_228|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_228                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_229|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_229                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_22|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_231|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_231                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_232|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_232                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_234|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_234                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_235|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_235                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_237|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_237                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_238|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_238                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_240|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_240                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_241|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_241                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_243|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_243                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_244|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_244                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_246|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_246                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_247|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_247                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_249|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_249                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_250|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_250                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_251|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_251                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_254|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_254                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_255|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_255                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_257|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_257                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_258|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_258                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_25|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_25                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_260|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_260                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_261|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_261                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_263|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_263                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_264|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_264                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_266|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_266                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_267|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_267                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_269|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_269                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_270|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_270                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_272|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_272                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_273|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_273                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_275|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_275                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_276|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_276                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_278|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_278                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_279|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_279                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_281|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_281                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_282|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_282                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_284|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_284                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_285|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_285                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_287|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_287                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_288|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_288                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_28|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_28                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_290|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_290                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_291|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_291                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_293|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_293                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_294|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_294                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_296|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_296                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_297|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_297                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_299|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_299                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_29|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_300|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_300                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_301|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_301                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_304|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_304                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_305|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_305                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_307|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_307                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_308|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_308                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_310|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_310                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_311|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_311                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_313|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_313                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_314|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_314                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_316|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_316                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_317|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_317                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_319|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_319                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_31|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_31                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_320|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_320                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_322|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_322                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_323|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_323                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_325|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_325                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_326|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_326                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_328|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_328                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_329|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_329                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_32|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_331|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_331                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_332|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_332                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_334|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_334                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_335|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_335                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_337|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_337                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_338|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_338                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_340|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_340                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_341|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_341                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_343|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_343                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_344|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_344                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_346|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_346                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_347|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_347                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_349|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_349                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_34|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_34                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_350|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_350                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_351|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_351                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_354|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_354                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_355|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_355                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_357|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_357                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_358|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_358                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_35|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_360|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_360                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_361|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_361                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_363|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_363                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_364|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_364                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_366|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_366                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_367|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_367                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_369|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_369                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_370|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_370                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_372|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_372                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_373|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_373                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_375|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_375                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_376|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_376                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_378|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_378                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_379|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_379                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_37|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_37                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_381|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_381                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_382|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_382                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_384|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_384                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_385|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_385                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_387|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_387                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_388|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_388                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_38|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_390|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_390                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_391|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_391                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_393|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_393                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_394|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_394                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_396|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_396                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_397|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_397                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_399|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_399                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_400|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_400                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_401|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_401                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_402|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_402                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_40|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_40                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_41|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_43|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_43                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_44|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_46|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_46                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_47|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_49|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_49                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_50|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_51|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_51                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_54|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_54                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_55|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_55                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_57|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_57                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_58|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_58                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_60|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_60                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_61|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_61                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_63|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_63                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_64|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_64                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_66|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_66                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_67|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_67                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_69|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_69                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_70|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_70                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_72|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_72                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_73|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_73                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_75|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_75                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_76|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_76                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_78|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_78                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_79|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_79                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_81|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_81                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_82|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_82                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_84|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_84                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_85|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_85                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_87|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_87                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_88|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_88                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_90|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_90                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_91|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_91                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_93|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_93                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_94|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_94                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_96|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_96                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_97|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_97                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_99|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|lpm_shiftreg:config_shiftreg_99                                          ; work         ;
;                         |sld_alt_reduction:unary_102|                                                                                   ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_alt_reduction:unary_102                                              ; work         ;
;                         |sld_alt_reduction:unary_152|                                                                                   ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_alt_reduction:unary_152                                              ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_alt_reduction:unary_1                                                ; work         ;
;                         |sld_alt_reduction:unary_202|                                                                                   ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_alt_reduction:unary_202                                              ; work         ;
;                         |sld_alt_reduction:unary_252|                                                                                   ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_alt_reduction:unary_252                                              ; work         ;
;                         |sld_alt_reduction:unary_2|                                                                                     ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_alt_reduction:unary_2                                                ; work         ;
;                         |sld_alt_reduction:unary_302|                                                                                   ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_alt_reduction:unary_302                                              ; work         ;
;                         |sld_alt_reduction:unary_352|                                                                                   ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_alt_reduction:unary_352                                              ; work         ;
;                         |sld_alt_reduction:unary_52|                                                                                    ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_alt_reduction:unary_52                                               ; work         ;
;                         |sld_mbpmg:mbpm_103|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_103                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_103|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_106|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_106                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_106|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_109|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_109                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_109|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_112|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_112                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_112|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_115|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_115                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_115|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_118|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_118                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_118|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_121|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_121                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_121|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_124|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_124                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_124|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_127|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_127                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_127|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_12|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_12                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_130|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_130                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_130|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_133|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_133                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_133|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_136|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_136                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_136|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_139|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_139                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_139|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_142|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_142                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_142|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_145|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_145                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_145|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_148|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_148                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_148|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_153|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_153                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_153|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_156|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_156                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_156|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_159|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_159                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_159|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_15|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_15                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_15|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_162|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_162                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_162|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_165|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_165                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_165|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_168|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_168                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_168|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_171|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_171                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_171|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_174|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_174                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_174|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_177|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_177                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_177|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_180|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_180                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_180|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_183|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_183                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_183|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_186|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_186                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_186|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_189|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_189                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_189|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_18|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_18                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_192|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_192                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_192|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_195|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_195                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_195|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_198|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_198                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_198|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_203|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_203                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_203|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_206|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_206                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_206|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_209|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_209                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_209|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_212|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_212                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_212|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_215|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_215                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_215|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_218|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_218                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_218|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_21|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_21                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_21|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_221|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_221                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_221|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_224|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_224                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_224|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_227|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_227                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_227|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_230|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_230                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_230|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_233|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_233                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_233|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_236|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_236                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_236|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_239|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_239                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_239|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_242|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_242                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_242|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_245|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_245                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_245|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_248|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_248                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_248|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_24|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_24                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_24|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_253|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_253                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_253|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_256|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_256                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_256|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_259|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_259                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_259|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_262|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_262                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_262|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_265|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_265                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_265|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_268|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_268                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_268|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_271|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_271                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_271|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_274|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_274                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_274|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_277|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_277                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_277|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_27|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_27                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_27|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_280|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_280                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_280|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_283|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_283                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_283|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_286|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_286                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_286|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_289|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_289                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_289|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_292|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_292                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_292|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_295|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_295                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_295|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_298|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_298                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_298|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_303|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_303                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_303|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_306|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_306                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_306|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_309|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_309                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_309|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_30|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_30                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_30|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_312|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_312                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_312|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_315|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_315                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_315|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_318|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_318                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_318|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_321|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_321                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_321|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_324|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_324                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_324|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_327|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_327                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_327|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_330|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_330                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_330|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_333|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_333                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_333|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_336|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_336                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_336|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_339|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_339                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_339|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_33|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_33                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_33|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_342|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_342                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_342|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_345|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_345                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_345|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_348|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_348                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_348|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_353|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_353                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_353|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_356|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_356                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_356|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_359|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_359                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_359|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_362|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_362                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_362|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_365|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_365                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_365|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_368|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_368                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_368|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_36|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_36                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_36|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_371|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_371                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_371|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_374|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_374                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_374|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_377|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_377                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_377|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_380|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_380                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_380|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_383|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_383                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_383|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_386|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_386                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_386|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_389|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_389                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_389|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_392|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_392                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_392|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_395|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_395                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_395|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_398|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_398                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_398|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_39|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_39                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_39|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_3|                                                                                              ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_3                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                         |sld_mbpmg:mbpm_42|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_42                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_42|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_45|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_45                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_45|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_48|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_48                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_48|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_53|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_53                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_53|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_56|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_56                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_56|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_59|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_59                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_59|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_62|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_62                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_62|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_65|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_65                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_65|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_68|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_68                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_68|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_6|                                                                                              ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_6                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                         |sld_mbpmg:mbpm_71|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_71                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_71|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_74|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_74                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_74|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_77|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_77                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_77|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_80|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_80                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_80|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_83|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_83                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_83|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_86|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_86                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_86|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_89|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_89                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_89|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_92|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_92                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_92|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_95|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_95                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_95|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_98|                                                                                             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_98                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_98|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_9|                                                                                              ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_9                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                               ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 218 (11)          ; 203 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                        ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                              ; work         ;
;                   |cntr_6ii:auto_generated|                                                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_6ii:auto_generated                                                                                                      ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                       ; work         ;
;                   |cntr_m9j:auto_generated|                                                                                             ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                                                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                             ; work         ;
;                   |cntr_ggi:auto_generated|                                                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                                                                     ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                       ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 128 (128)         ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                        ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                     ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                   ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------+
; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_io81:auto_generated|ALTSYNCRAM                                                                                                            ; AUTO ; Single Port      ; 257          ; 16           ; --           ; --           ; 4112   ; db/RISC1.ram0_memory_e411fb78.hdl.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_f424:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 128          ; 4096         ; 128          ; 524288 ; None                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISC1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                        ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISC1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                    ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISC1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                          ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISC1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                        ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISC1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                          ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISC1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_cho:auto_generated|sld_reserved_RISC1_auto_signaltap_0_1_7dc3:mgl_prim1 ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RISC1|controlpath:cp|state                                                                                                                                                     ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; Name      ; state.s15 ; state.s14 ; state.s13 ; state.s12 ; state.s11 ; state.s10 ; state.s9 ; state.s8 ; state.s7 ; state.s6 ; state.s5 ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.s0 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; state.s0  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.s1  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.s2  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.s3  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.s4  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.s5  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s6  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s7  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s8  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s9  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s10 ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s11 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s12 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s13 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s14 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s15 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2266  ;
; Number of registers using Synchronous Clear  ; 71    ;
; Number of registers using Synchronous Load   ; 110   ;
; Number of registers using Asynchronous Clear ; 853   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1094  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 16                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                            ;
+------------------------------------------+---------------------------------------+------+
; Register Name                            ; Megafunction                          ; Type ;
+------------------------------------------+---------------------------------------+------+
; Datapath_RISC:dp|memory:mem|a_sync[0..8] ; Datapath_RISC:dp|memory:mem|ram_rtl_0 ; RAM  ;
+------------------------------------------+---------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC1|Datapath_RISC:dp|regFile:rf|reg[0][5]     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC1|Datapath_RISC:dp|regFile:rf|reg[1][7]     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC1|Datapath_RISC:dp|regFile:rf|reg[2][0]     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC1|Datapath_RISC:dp|regFile:rf|reg[3][12]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC1|Datapath_RISC:dp|regFile:rf|reg[4][1]     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC1|Datapath_RISC:dp|regFile:rf|reg[5][12]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC1|Datapath_RISC:dp|regFile:rf|reg[6][10]    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |RISC1|Datapath_RISC:dp|regFile:rf|reg[7][14]    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |RISC1|Datapath_RISC:dp|dataRegister:t4|Dout[4]  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |RISC1|Datapath_RISC:dp|dataRegister:t3|Dout[15] ;
; 9:1                ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |RISC1|Datapath_RISC:dp|dataRegister:t2|Dout[7]  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |RISC1|Datapath_RISC:dp|Alu_1[0]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RISC1|controlpath:cp|M5[1]                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |RISC1|Datapath_RISC:dp|Mem_A[0]                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |RISC1|Datapath_RISC:dp|RF_A3[1]                 ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |RISC1|Datapath_RISC:dp|regFile:rf|Mux3          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |RISC1|Datapath_RISC:dp|RF_D3[6]                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |RISC1|Datapath_RISC:dp|PE:pr_enc|a[2]           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |RISC1|Datapath_RISC:dp|Alu_2[0]                 ;
; 18:1               ; 3 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; No         ; |RISC1|controlpath:cp|next_state                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |RISC1|controlpath:cp|next_state                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_io81:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t1 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t2 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t4 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:ir ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                ;
+-------------------------------------------------+---------------------------------------------+----------------+
; Parameter Name                                  ; Value                                       ; Type           ;
+-------------------------------------------------+---------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                               ; String         ;
; sld_node_info                                   ; 805334528                                   ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                             ; String         ;
; SLD_IP_VERSION                                  ; 6                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                           ; Signed Integer ;
; sld_data_bits                                   ; 128                                         ; Untyped        ;
; sld_trigger_bits                                ; 128                                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                          ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                       ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                       ; Signed Integer ;
; sld_incremental_routing                         ; 1                                           ; Untyped        ;
; sld_sample_depth                                ; 4096                                        ; Untyped        ;
; sld_segment_size                                ; 4096                                        ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                        ; Untyped        ;
; sld_state_bits                                  ; 11                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_RISC1_auto_signaltap_0_1_7dc3, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                        ; String         ;
; sld_inversion_mask_length                       ; 26                                          ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000                  ; Untyped        ;
; sld_power_up_trigger                            ; 0                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                         ; Untyped        ;
; sld_storage_qualifier_bits                      ; 128                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                           ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                           ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                           ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0 ;
+------------------------------------+---------------------------------------+----------------------+
; Parameter Name                     ; Value                                 ; Type                 ;
+------------------------------------+---------------------------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped              ;
; OPERATION_MODE                     ; SINGLE_PORT                           ; Untyped              ;
; WIDTH_A                            ; 16                                    ; Untyped              ;
; WIDTHAD_A                          ; 9                                     ; Untyped              ;
; NUMWORDS_A                         ; 257                                   ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped              ;
; WIDTH_B                            ; 1                                     ; Untyped              ;
; WIDTHAD_B                          ; 1                                     ; Untyped              ;
; NUMWORDS_B                         ; 1                                     ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped              ;
; BYTE_SIZE                          ; 8                                     ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped              ;
; INIT_FILE                          ; db/RISC1.ram0_memory_e411fb78.hdl.mif ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped              ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone IV E                          ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_io81                       ; Untyped              ;
+------------------------------------+---------------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                             ;
+-------------------------------------------+--------------------------------------------------+
; Name                                      ; Value                                            ;
+-------------------------------------------+--------------------------------------------------+
; Number of entity instances                ; 1                                                ;
; Entity Instance                           ; Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                      ;
;     -- WIDTH_A                            ; 16                                               ;
;     -- NUMWORDS_A                         ; 257                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 1                                                ;
;     -- NUMWORDS_B                         ; 1                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
+-------------------------------------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 128                 ; 128              ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 3                           ;
; cycloneiii_ff         ; 242                         ;
;     ENA               ; 168                         ;
;     ENA SCLR          ; 16                          ;
;     ENA SLD           ; 39                          ;
;     SCLR              ; 7                           ;
;     plain             ; 12                          ;
; cycloneiii_lcell_comb ; 569                         ;
;     arith             ; 16                          ;
;         3 data inputs ; 16                          ;
;     normal            ; 553                         ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 40                          ;
;         3 data inputs ; 123                         ;
;         4 data inputs ; 389                         ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 8.90                        ;
; Average LUT depth     ; 5.32                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                            ;
+----------------------------------------+--------------+-----------+--------------------------------+-------------------+----------------------------------------+---------+
; Name                                   ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                      ; Details ;
+----------------------------------------+--------------+-----------+--------------------------------+-------------------+----------------------------------------+---------+
; Datapath_RISC:dp|regFile:rf|reg[0][0]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][0]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][0]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][0]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][10] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][10] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][10] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][10] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][11] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][11] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][11] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][11] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][12] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][12] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][12] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][12] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][13] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][13] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][13] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][13] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][14] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][14] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][14] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][14] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][15] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][15] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][15] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][15] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][1]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][1]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][1]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][1]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][2]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][2]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][2]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][2]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][3]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][3]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][3]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][3]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][4]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][4]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][4]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][4]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][5]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][5]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][5]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][5]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][6]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][6]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][6]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][6]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][7]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][7]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][7]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][7]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][8]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][8]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][8]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][8]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][9]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][9]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[0][9]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[0][9]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][0]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][0]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][0]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][0]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][10] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][10] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][10] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][10] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][11] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][11] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][11] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][11] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][12] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][12] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][12] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][12] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][13] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][13] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][13] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][13] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][14] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][14] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][14] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][14] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][15] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][15] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][15] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][15] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][1]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][1]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][1]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][1]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][2]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][2]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][2]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][2]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][3]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][3]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][3]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][3]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][4]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][4]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][4]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][4]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][5]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][5]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][5]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][5]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][6]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][6]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][6]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][6]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][7]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][7]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][7]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][7]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][8]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][8]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][8]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][8]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][9]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][9]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[1][9]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[1][9]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][0]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][0]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][0]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][0]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][10] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][10] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][10] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][10] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][11] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][11] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][11] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][11] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][12] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][12] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][12] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][12] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][13] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][13] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][13] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][13] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][14] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][14] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][14] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][14] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][15] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][15] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][15] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][15] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][1]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][1]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][1]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][1]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][2]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][2]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][2]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][2]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][3]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][3]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][3]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][3]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][4]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][4]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][4]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][4]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][5]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][5]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][5]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][5]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][6]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][6]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][6]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][6]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][7]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][7]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][7]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][7]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][8]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][8]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][8]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][8]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][9]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][9]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[2][9]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[2][9]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][0]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][0]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][0]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][0]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][10] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][10] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][10] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][10] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][11] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][11] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][11] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][11] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][12] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][12] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][12] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][12] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][13] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][13] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][13] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][13] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][14] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][14] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][14] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][14] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][15] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][15] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][15] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][15] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][1]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][1]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][1]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][1]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][2]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][2]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][2]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][2]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][3]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][3]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][3]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][3]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][4]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][4]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][4]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][4]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][5]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][5]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][5]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][5]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][6]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][6]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][6]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][6]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][7]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][7]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][7]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][7]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][8]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][8]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][8]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][8]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][9]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][9]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[3][9]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[3][9]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][0]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][0]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][0]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][0]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][10] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][10] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][10] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][10] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][11] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][11] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][11] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][11] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][12] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][12] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][12] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][12] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][13] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][13] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][13] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][13] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][14] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][14] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][14] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][14] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][15] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][15] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][15] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][15] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][1]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][1]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][1]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][1]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][2]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][2]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][2]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][2]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][3]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][3]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][3]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][3]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][4]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][4]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][4]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][4]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][5]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][5]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][5]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][5]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][6]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][6]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][6]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][6]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][7]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][7]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][7]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][7]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][8]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][8]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][8]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][8]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][9]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][9]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[4][9]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[4][9]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][0]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][0]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][0]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][0]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][10] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][10] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][10] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][10] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][11] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][11] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][11] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][11] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][12] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][12] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][12] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][12] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][13] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][13] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][13] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][13] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][14] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][14] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][14] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][14] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][15] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][15] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][15] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][15] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][1]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][1]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][1]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][1]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][2]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][2]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][2]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][2]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][3]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][3]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][3]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][3]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][4]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][4]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][4]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][4]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][5]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][5]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][5]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][5]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][6]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][6]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][6]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][6]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][7]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][7]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][7]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][7]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][8]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][8]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][8]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][8]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][9]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][9]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[5][9]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[5][9]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][0]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][0]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][0]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][0]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][10] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][10] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][10] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][10] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][11] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][11] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][11] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][11] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][12] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][12] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][12] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][12] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][13] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][13] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][13] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][13] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][14] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][14] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][14] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][14] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][15] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][15] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][15] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][15] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][1]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][1]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][1]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][1]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][2]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][2]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][2]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][2]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][3]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][3]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][3]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][3]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][4]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][4]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][4]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][4]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][5]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][5]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][5]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][5]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][6]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][6]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][6]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][6]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][7]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][7]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][7]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][7]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][8]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][8]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][8]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][8]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][9]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][9]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[6][9]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[6][9]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][0]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][0]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][0]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][0]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][10] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][10] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][10] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][10] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][11] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][11] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][11] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][11] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][12] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][12] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][12] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][12] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][13] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][13] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][13] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][13] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][14] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][14] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][14] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][14] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][15] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][15] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][15] ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][15] ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][1]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][1]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][1]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][1]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][2]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][2]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][2]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][2]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][3]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][3]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][3]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][3]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][4]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][4]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][4]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][4]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][5]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][5]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][5]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][5]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][6]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][6]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][6]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][6]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][7]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][7]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][7]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][7]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][8]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][8]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][8]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][8]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][9]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][9]  ; N/A     ;
; Datapath_RISC:dp|regFile:rf|reg[7][9]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; Datapath_RISC:dp|regFile:rf|reg[7][9]  ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; clk                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; clk                                    ; N/A     ;
+----------------------------------------+--------------+-----------+--------------------------------+-------------------+----------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Sat Oct 29 18:51:30 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC1 -c RISC1
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file DataPath_RISC.vhd
    Info (12022): Found design unit 1: DataPath_RISC-Build File: /home/virtualgod/Altera/RISC1/DataPath_RISC.vhd Line: 17
    Info (12023): Found entity 1: Datapath_RISC File: /home/virtualgod/Altera/RISC1/DataPath_RISC.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file controlpath.vhdl
    Info (12022): Found design unit 1: controlpath-behaviour File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 13
    Info (12023): Found entity 1: controlpath File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file memPackage.vhd
    Info (12022): Found design unit 1: mem_package File: /home/virtualgod/Altera/RISC1/memPackage.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file Comparator.vhd
    Info (12022): Found design unit 1: Comparator-Behave File: /home/virtualgod/Altera/RISC1/Comparator.vhd Line: 12
    Info (12023): Found entity 1: Comparator File: /home/virtualgod/Altera/RISC1/Comparator.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file datapathComponents.vhd
    Info (12022): Found design unit 1: datapathComponents File: /home/virtualgod/Altera/RISC1/datapathComponents.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file regFile.vhd
    Info (12022): Found design unit 1: regFile-Behave File: /home/virtualgod/Altera/RISC1/regFile.vhd Line: 16
    Info (12023): Found entity 1: regFile File: /home/virtualgod/Altera/RISC1/regFile.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file dataRegister.vhd
    Info (12022): Found design unit 1: dataRegister-Behave File: /home/virtualgod/Altera/RISC1/dataRegister.vhd Line: 14
    Info (12023): Found entity 1: dataRegister File: /home/virtualgod/Altera/RISC1/dataRegister.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-Behave File: /home/virtualgod/Altera/RISC1/alu.vhd Line: 15
    Info (12023): Found entity 1: alu File: /home/virtualgod/Altera/RISC1/alu.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: memory-Behave File: /home/virtualgod/Altera/RISC1/memory.vhd Line: 16
    Info (12023): Found entity 1: memory File: /home/virtualgod/Altera/RISC1/memory.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file RISC1.vhd
    Info (12022): Found design unit 1: RISC1-Struct File: /home/virtualgod/Altera/RISC1/RISC1.vhd Line: 11
    Info (12023): Found entity 1: RISC1 File: /home/virtualgod/Altera/RISC1/RISC1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file PE.vhd
    Info (12022): Found design unit 1: PE-behave File: /home/virtualgod/Altera/RISC1/PE.vhd Line: 15
    Info (12023): Found entity 1: PE File: /home/virtualgod/Altera/RISC1/PE.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file finalComponents.vhd
    Info (12022): Found design unit 1: finalComponents File: /home/virtualgod/Altera/RISC1/finalComponents.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file flipFlop.vhd
    Info (12022): Found design unit 1: flipFlop-Behave File: /home/virtualgod/Altera/RISC1/flipFlop.vhd Line: 13
    Info (12023): Found entity 1: flipFlop File: /home/virtualgod/Altera/RISC1/flipFlop.vhd Line: 6
Info (12127): Elaborating entity "RISC1" for the top level hierarchy
Info (12128): Elaborating entity "Datapath_RISC" for hierarchy "Datapath_RISC:dp" File: /home/virtualgod/Altera/RISC1/RISC1.vhd Line: 21
Info (12128): Elaborating entity "PE" for hierarchy "Datapath_RISC:dp|PE:pr_enc" File: /home/virtualgod/Altera/RISC1/DataPath_RISC.vhd Line: 30
Info (12128): Elaborating entity "memory" for hierarchy "Datapath_RISC:dp|memory:mem" File: /home/virtualgod/Altera/RISC1/DataPath_RISC.vhd Line: 39
Info (12128): Elaborating entity "regFile" for hierarchy "Datapath_RISC:dp|regFile:rf" File: /home/virtualgod/Altera/RISC1/DataPath_RISC.vhd Line: 53
Warning (10492): VHDL Process Statement warning at regFile.vhd(28): signal "a3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/regFile.vhd Line: 28
Info (12128): Elaborating entity "Comparator" for hierarchy "Datapath_RISC:dp|Comparator:comp" File: /home/virtualgod/Altera/RISC1/DataPath_RISC.vhd Line: 67
Info (12128): Elaborating entity "flipFlop" for hierarchy "Datapath_RISC:dp|flipFlop:zReg" File: /home/virtualgod/Altera/RISC1/DataPath_RISC.vhd Line: 69
Info (12128): Elaborating entity "dataRegister" for hierarchy "Datapath_RISC:dp|dataRegister:t1" File: /home/virtualgod/Altera/RISC1/DataPath_RISC.vhd Line: 85
Info (12128): Elaborating entity "alu" for hierarchy "Datapath_RISC:dp|alu:aluInst" File: /home/virtualgod/Altera/RISC1/DataPath_RISC.vhd Line: 106
Info (12128): Elaborating entity "controlpath" for hierarchy "controlpath:cp" File: /home/virtualgod/Altera/RISC1/RISC1.vhd Line: 29
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(76): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 76
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(80): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 80
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(81): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 81
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(83): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 83
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(84): signal "z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 84
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(89): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 89
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(90): signal "c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 90
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(96): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 96
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(97): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 97
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(99): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 99
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(100): signal "z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 100
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(105): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 105
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(106): signal "c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 106
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(112): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 112
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(116): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 116
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(120): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 120
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(124): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 124
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(125): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 125
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(126): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 126
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(135): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 135
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(139): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 139
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(142): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 142
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(146): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 146
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(156): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 156
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(161): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 161
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(167): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 167
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(172): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 172
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(177): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 177
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(204): signal "pe_v" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 204
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(222): signal "pe_v" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 222
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(241): signal "comp_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 241
Warning (10492): VHDL Process Statement warning at controlpath.vhdl(274): signal "IRVal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC1/controlpath.vhdl Line: 274
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_cho.tdf
    Info (12023): Found entity 1: sld_ela_trigger_cho File: /home/virtualgod/Altera/RISC1/db/sld_ela_trigger_cho.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_RISC1_auto_signaltap_0_1_7dc3.v
    Info (12023): Found entity 1: sld_reserved_RISC1_auto_signaltap_0_1_7dc3 File: /home/virtualgod/Altera/RISC1/db/sld_reserved_RISC1_auto_signaltap_0_1_7dc3.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f424.tdf
    Info (12023): Found entity 1: altsyncram_f424 File: /home/virtualgod/Altera/RISC1/db/altsyncram_f424.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc File: /home/virtualgod/Altera/RISC1/db/mux_tsc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: /home/virtualgod/Altera/RISC1/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6ii.tdf
    Info (12023): Found entity 1: cntr_6ii File: /home/virtualgod/Altera/RISC1/db/cntr_6ii.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j File: /home/virtualgod/Altera/RISC1/db/cntr_m9j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi File: /home/virtualgod/Altera/RISC1/db/cntr_ggi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: /home/virtualgod/Altera/RISC1/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: /home/virtualgod/Altera/RISC1/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: /home/virtualgod/Altera/RISC1/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.10.29.18:51:54 Progress: Loading sld95350957/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld95350957/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/virtualgod/Altera/RISC1/db/ip/sld95350957/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/virtualgod/Altera/RISC1/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/virtualgod/Altera/RISC1/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/virtualgod/Altera/RISC1/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/virtualgod/Altera/RISC1/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 92
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/virtualgod/Altera/RISC1/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/virtualgod/Altera/RISC1/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (113028): 255 out of 512 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: /home/virtualgod/Altera/RISC1/db/RISC1.ram0_memory_e411fb78.hdl.mif Line: 1
    Warning (113027): Addresses ranging from 257 to 511 are not initialized File: /home/virtualgod/Altera/RISC1/db/RISC1.ram0_memory_e411fb78.hdl.mif Line: 1
Warning (276021): Created node "Datapath_RISC:dp|memory:mem|ram" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design. File: /home/virtualgod/Altera/RISC1/memory.vhd Line: 17
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Datapath_RISC:dp|memory:mem|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 257
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/RISC1.ram0_memory_e411fb78.hdl.mif
Info (12130): Elaborated megafunction instantiation "Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "257"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/RISC1.ram0_memory_e411fb78.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_io81.tdf
    Info (12023): Found entity 1: altsyncram_io81 File: /home/virtualgod/Altera/RISC1/db/altsyncram_io81.tdf Line: 28
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 289 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3632 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 3480 logic cells
    Info (21064): Implemented 144 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 1318 megabytes
    Info: Processing ended: Sat Oct 29 18:52:04 2016
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:01:16


