# ECE571Project
AES crypto processor.

Alex Pearson, Scott Lawson, Daniel Collins

Parameterized AES processor written in System Verilog and emulated on the PSU Veloce Solo. 
Supports the three standardized key sizes (128 | 192 | 256) chosen at compile time.
