{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726832409819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726832409819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 20 06:40:09 2024 " "Processing started: Fri Sep 20 06:40:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726832409819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726832409819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tamagotchi -c tamagotchi " "Command: quartus_map --read_settings_files=on --write_settings_files=off tamagotchi -c tamagotchi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726832409819 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726832409932 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726832409932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "src/spi_master.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/spi_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726832414400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726832414400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/FSM_pet.v 1 1 " "Found 1 design units, including 1 entities, in source file src/FSM_pet.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_pet " "Found entity 1: FSM_pet" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/FSM_pet.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726832414401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726832414401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/display_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file src/display_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_hex " "Found entity 1: display_hex" {  } { { "src/display_hex.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/display_hex.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726832414402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726832414402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/BCDtoSSeg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/BCDtoSSeg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSeg " "Found entity 1: BCDtoSSeg" {  } { { "src/BCDtoSSeg.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/BCDtoSSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726832414402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726832414402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tamagotchi.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tamagotchi.v" { { "Info" "ISGN_ENTITY_NAME" "1 tamagotchi " "Found entity 1: tamagotchi" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726832414403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726832414403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file src/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "src/debounce.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726832414403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726832414403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/buzzer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "src/buzzer.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/buzzer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726832414404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726832414404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_out FSM_pet.v(47) " "Verilog HDL Implicit Net warning at FSM_pet.v(47): created implicit net for \"data_out\"" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/FSM_pet.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726832414404 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tamagotchi " "Elaborating entity \"tamagotchi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726832414445 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 tamagotchi.v(151) " "Verilog HDL assignment warning at tamagotchi.v(151): truncated value with size 32 to match size of target (28)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414447 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tamagotchi.v(156) " "Verilog HDL assignment warning at tamagotchi.v(156): truncated value with size 32 to match size of target (8)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414447 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tamagotchi.v(157) " "Verilog HDL assignment warning at tamagotchi.v(157): truncated value with size 32 to match size of target (8)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414447 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tamagotchi.v(158) " "Verilog HDL assignment warning at tamagotchi.v(158): truncated value with size 32 to match size of target (8)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414447 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tamagotchi.v(159) " "Verilog HDL assignment warning at tamagotchi.v(159): truncated value with size 32 to match size of target (8)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414447 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tamagotchi.v(160) " "Verilog HDL assignment warning at tamagotchi.v(160): truncated value with size 32 to match size of target (8)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414447 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(167) " "Verilog HDL assignment warning at tamagotchi.v(167): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414447 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(168) " "Verilog HDL assignment warning at tamagotchi.v(168): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414447 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(170) " "Verilog HDL assignment warning at tamagotchi.v(170): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414447 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(172) " "Verilog HDL assignment warning at tamagotchi.v(172): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414448 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(179) " "Verilog HDL assignment warning at tamagotchi.v(179): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414448 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(180) " "Verilog HDL assignment warning at tamagotchi.v(180): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414448 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(182) " "Verilog HDL assignment warning at tamagotchi.v(182): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414448 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(184) " "Verilog HDL assignment warning at tamagotchi.v(184): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414448 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(191) " "Verilog HDL assignment warning at tamagotchi.v(191): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414448 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(192) " "Verilog HDL assignment warning at tamagotchi.v(192): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414448 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(194) " "Verilog HDL assignment warning at tamagotchi.v(194): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414448 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(196) " "Verilog HDL assignment warning at tamagotchi.v(196): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414448 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(203) " "Verilog HDL assignment warning at tamagotchi.v(203): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414448 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(204) " "Verilog HDL assignment warning at tamagotchi.v(204): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414448 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(206) " "Verilog HDL assignment warning at tamagotchi.v(206): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414448 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(208) " "Verilog HDL assignment warning at tamagotchi.v(208): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414449 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(215) " "Verilog HDL assignment warning at tamagotchi.v(215): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414449 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(216) " "Verilog HDL assignment warning at tamagotchi.v(216): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414449 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(218) " "Verilog HDL assignment warning at tamagotchi.v(218): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414449 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(220) " "Verilog HDL assignment warning at tamagotchi.v(220): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414449 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 tamagotchi.v(230) " "Verilog HDL assignment warning at tamagotchi.v(230): truncated value with size 32 to match size of target (28)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414449 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(240) " "Verilog HDL assignment warning at tamagotchi.v(240): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414449 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(241) " "Verilog HDL assignment warning at tamagotchi.v(241): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414449 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(243) " "Verilog HDL assignment warning at tamagotchi.v(243): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414449 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(245) " "Verilog HDL assignment warning at tamagotchi.v(245): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414449 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(249) " "Verilog HDL assignment warning at tamagotchi.v(249): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414450 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(250) " "Verilog HDL assignment warning at tamagotchi.v(250): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414450 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(252) " "Verilog HDL assignment warning at tamagotchi.v(252): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414450 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(254) " "Verilog HDL assignment warning at tamagotchi.v(254): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414450 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(258) " "Verilog HDL assignment warning at tamagotchi.v(258): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414450 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(259) " "Verilog HDL assignment warning at tamagotchi.v(259): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414450 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(261) " "Verilog HDL assignment warning at tamagotchi.v(261): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414450 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(263) " "Verilog HDL assignment warning at tamagotchi.v(263): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414450 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(267) " "Verilog HDL assignment warning at tamagotchi.v(267): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414450 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(268) " "Verilog HDL assignment warning at tamagotchi.v(268): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414450 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(270) " "Verilog HDL assignment warning at tamagotchi.v(270): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414450 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(272) " "Verilog HDL assignment warning at tamagotchi.v(272): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414450 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(276) " "Verilog HDL assignment warning at tamagotchi.v(276): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414450 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(277) " "Verilog HDL assignment warning at tamagotchi.v(277): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414450 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(279) " "Verilog HDL assignment warning at tamagotchi.v(279): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414451 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(281) " "Verilog HDL assignment warning at tamagotchi.v(281): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414451 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(303) " "Verilog HDL assignment warning at tamagotchi.v(303): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414451 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(308) " "Verilog HDL assignment warning at tamagotchi.v(308): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414451 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(316) " "Verilog HDL assignment warning at tamagotchi.v(316): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414451 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(321) " "Verilog HDL assignment warning at tamagotchi.v(321): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414451 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(329) " "Verilog HDL assignment warning at tamagotchi.v(329): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414451 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(334) " "Verilog HDL assignment warning at tamagotchi.v(334): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414452 "|tamagotchi"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tamagotchi.v(300) " "Verilog HDL Case Statement information at tamagotchi.v(300): all case item expressions in this case statement are onehot" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 300 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1726832414452 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 tamagotchi.v(355) " "Verilog HDL assignment warning at tamagotchi.v(355): truncated value with size 32 to match size of target (28)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414452 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(362) " "Verilog HDL assignment warning at tamagotchi.v(362): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414452 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(367) " "Verilog HDL assignment warning at tamagotchi.v(367): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414452 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 tamagotchi.v(387) " "Verilog HDL assignment warning at tamagotchi.v(387): truncated value with size 32 to match size of target (28)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414453 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(401) " "Verilog HDL assignment warning at tamagotchi.v(401): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414453 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tamagotchi.v(406) " "Verilog HDL assignment warning at tamagotchi.v(406): truncated value with size 32 to match size of target (3)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414453 "|tamagotchi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 tamagotchi.v(420) " "Verilog HDL assignment warning at tamagotchi.v(420): truncated value with size 32 to match size of target (28)" {  } { { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414453 "|tamagotchi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:b2_debounce " "Elaborating entity \"debounce\" for hierarchy \"debounce:b2_debounce\"" {  } { { "src/tamagotchi.v" "b2_debounce" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726832414495 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 debounce.v(18) " "Verilog HDL assignment warning at debounce.v(18): truncated value with size 32 to match size of target (21)" {  } { { "src/debounce.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/debounce.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414495 "|tamagotchi|debounce:b2_debounce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_pet FSM_pet:pet_display " "Elaborating entity \"FSM_pet\" for hierarchy \"FSM_pet:pet_display\"" {  } { { "src/tamagotchi.v" "pet_display" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726832414496 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FSM_pet.v(93) " "Verilog HDL assignment warning at FSM_pet.v(93): truncated value with size 32 to match size of target (6)" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/FSM_pet.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414498 "|tamagotchi|FSM_pet:pet_display"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FSM_pet.v(80) " "Verilog HDL Case Statement information at FSM_pet.v(80): all case item expressions in this case statement are onehot" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/FSM_pet.v" 80 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1726832414498 "|tamagotchi|FSM_pet:pet_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 FSM_pet.v(111) " "Verilog HDL assignment warning at FSM_pet.v(111): truncated value with size 32 to match size of target (9)" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/FSM_pet.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414498 "|tamagotchi|FSM_pet:pet_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FSM_pet.v(327) " "Verilog HDL assignment warning at FSM_pet.v(327): truncated value with size 32 to match size of target (6)" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/FSM_pet.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414498 "|tamagotchi|FSM_pet:pet_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FSM_pet.v(340) " "Verilog HDL assignment warning at FSM_pet.v(340): truncated value with size 32 to match size of target (6)" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/FSM_pet.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414498 "|tamagotchi|FSM_pet:pet_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FSM_pet.v(353) " "Verilog HDL assignment warning at FSM_pet.v(353): truncated value with size 32 to match size of target (6)" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/FSM_pet.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414498 "|tamagotchi|FSM_pet:pet_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FSM_pet.v(366) " "Verilog HDL assignment warning at FSM_pet.v(366): truncated value with size 32 to match size of target (6)" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/FSM_pet.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414498 "|tamagotchi|FSM_pet:pet_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FSM_pet.v(379) " "Verilog HDL assignment warning at FSM_pet.v(379): truncated value with size 32 to match size of target (6)" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/FSM_pet.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414498 "|tamagotchi|FSM_pet:pet_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FSM_pet.v(392) " "Verilog HDL assignment warning at FSM_pet.v(392): truncated value with size 32 to match size of target (6)" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/FSM_pet.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414498 "|tamagotchi|FSM_pet:pet_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FSM_pet.v(418) " "Verilog HDL assignment warning at FSM_pet.v(418): truncated value with size 32 to match size of target (6)" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/FSM_pet.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414498 "|tamagotchi|FSM_pet:pet_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FSM_pet.v(430) " "Verilog HDL assignment warning at FSM_pet.v(430): truncated value with size 32 to match size of target (6)" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/FSM_pet.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414498 "|tamagotchi|FSM_pet:pet_display"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FSM_pet.v(404) " "Verilog HDL Case Statement information at FSM_pet.v(404): all case item expressions in this case statement are onehot" {  } { { "src/FSM_pet.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/FSM_pet.v" 404 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1726832414498 "|tamagotchi|FSM_pet:pet_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master FSM_pet:pet_display\|spi_master:spi " "Elaborating entity \"spi_master\" for hierarchy \"FSM_pet:pet_display\|spi_master:spi\"" {  } { { "src/FSM_pet.v" "spi" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/FSM_pet.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726832414499 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 spi_master.v(49) " "Verilog HDL assignment warning at spi_master.v(49): truncated value with size 32 to match size of target (16)" {  } { { "src/spi_master.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/spi_master.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414499 "|tamagotchi|FSM_pet:pet_display|spi_master:spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_master.v(58) " "Verilog HDL assignment warning at spi_master.v(58): truncated value with size 32 to match size of target (4)" {  } { { "src/spi_master.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/spi_master.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414499 "|tamagotchi|FSM_pet:pet_display|spi_master:spi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_hex display_hex:seg_display " "Elaborating entity \"display_hex\" for hierarchy \"display_hex:seg_display\"" {  } { { "src/tamagotchi.v" "seg_display" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726832414499 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 display_hex.v(27) " "Verilog HDL assignment warning at display_hex.v(27): truncated value with size 32 to match size of target (27)" {  } { { "src/display_hex.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/display_hex.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414500 "|tamagotchi|display_hex:seg_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 display_hex.v(37) " "Verilog HDL assignment warning at display_hex.v(37): truncated value with size 32 to match size of target (3)" {  } { { "src/display_hex.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/display_hex.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726832414500 "|tamagotchi|display_hex:seg_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSSeg display_hex:seg_display\|BCDtoSSeg:bcdtosseg " "Elaborating entity \"BCDtoSSeg\" for hierarchy \"display_hex:seg_display\|BCDtoSSeg:bcdtosseg\"" {  } { { "src/display_hex.v" "bcdtosseg" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/display_hex.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726832414500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer buzzer:buzzer_inst " "Elaborating entity \"buzzer\" for hierarchy \"buzzer:buzzer_inst\"" {  } { { "src/tamagotchi.v" "buzzer_inst" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726832414500 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1726832415376 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/spi_master.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/spi_master.v" 11 -1 0 } } { "src/buzzer.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/buzzer.v" 6 -1 0 } } { "src/tamagotchi.v" "" { Text "/home/dayz/Labs/entrega-1-proyecto-grupo22-2024-1/TopProject/src/tamagotchi.v" 148 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1726832415388 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1726832415388 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726832416234 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726832417641 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726832417746 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726832417746 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1132 " "Implemented 1132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726832417809 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726832417809 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1103 " "Implemented 1103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726832417809 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726832417809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "476 " "Peak virtual memory: 476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726832417815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 20 06:40:17 2024 " "Processing ended: Fri Sep 20 06:40:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726832417815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726832417815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726832417815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726832417815 ""}
