{
    "name": "Space vector pulse width modulation module HLS Test",
    "description": "Test SVPWM DUTY",
    "flow": "hls",
    "platform_allowlist": [
        "u200"
    ],
    "platform_blocklist": [],
    "part_allowlist": [
        "xc7z010-clg400-1"
    ],
    "part_blocklist": [],
    "project": "test_svpwm_duty",
    "solution": "sol1",
    "clock": "10",
    "clock_uncertainty": 1.250000,
    "topfunction": " voltage_modulation_inst",
    "top": {
        "source": [
            "${XF_PROJ_ROOT}/L1/tests/IP_VOLTAGE_MODULATION/src/voltage_modulation.cpp"
        ],
        "cflags": "-I${XF_PROJ_ROOT}/L1/include/hw/apc -I${XF_PROJ_ROOT}/L1/tests/IP_VOLTAGE_MODULATION/src"
    },
    "testbench": {
        "source": [
            "${XF_PROJ_ROOT}/L1/tests/IP_VOLTAGE_MODULATION/src/main_voltage_modulation_main.cpp"
        ],
        "cflags": "-I${XF_PROJ_ROOT}/L1/include/hw/apc -I${XF_PROJ_ROOT}/L1/tests/IP_VOLTAGE_MODULATION/src"
    },
    "testinfo": {
        "disable": false,
        "jobs": [
            {
                "index": 0,
                "dependency": [],
                "env": "",
                "cmd": "",
                "max_memory_MB": {
                    "vivado_syn": 16384,
                    "hls_csim": 20480,
                    "hls_cosim": 20480,
                    "vivado_impl": 16384,
                    "hls_csynth": 10240
                },
                "max_time_min": {
                    "vivado_syn": 300,
                    "hls_csim": 300,
                    "hls_cosim": 420,
                    "vivado_impl": 300,
                    "hls_csynth": 60
                }
            }
        ],
        "targets": [
            "hls_csim",
            "hls_csynth",
            "vivado_syn",
            "vivado_impl"
        ],
        "category": "canary"
    }
}
