#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Jul 12 15:25:27 2017
# Process ID: 3671
# Current directory: /home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Custom/Terza_Tipologia/vivado_project/project_gpio_custom_int/gpio_project.runs/impl_1
# Command line: vivado -log design_for_gpio_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_for_gpio_wrapper.tcl -notrace
# Log file: /home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Custom/Terza_Tipologia/vivado_project/project_gpio_custom_int/gpio_project.runs/impl_1/design_for_gpio_wrapper.vdi
# Journal file: /home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Custom/Terza_Tipologia/vivado_project/project_gpio_custom_int/gpio_project.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_for_gpio_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Custom/Terza_Tipologia/vivado_project/project_gpio_custom_int/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_processing_system7_0_0/design_for_gpio_processing_system7_0_0.xdc] for cell 'design_for_gpio_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Custom/Terza_Tipologia/vivado_project/project_gpio_custom_int/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_processing_system7_0_0/design_for_gpio_processing_system7_0_0.xdc] for cell 'design_for_gpio_i/processing_system7_0/inst'
Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Custom/Terza_Tipologia/vivado_project/project_gpio_custom_int/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_rst_processing_system7_0_100M_0/design_for_gpio_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_for_gpio_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Custom/Terza_Tipologia/vivado_project/project_gpio_custom_int/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_rst_processing_system7_0_100M_0/design_for_gpio_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_for_gpio_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Custom/Terza_Tipologia/vivado_project/project_gpio_custom_int/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_rst_processing_system7_0_100M_0/design_for_gpio_rst_processing_system7_0_100M_0.xdc] for cell 'design_for_gpio_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Custom/Terza_Tipologia/vivado_project/project_gpio_custom_int/gpio_project.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_rst_processing_system7_0_100M_0/design_for_gpio_rst_processing_system7_0_100M_0.xdc] for cell 'design_for_gpio_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Custom/Terza_Tipologia/vivado_project/project_gpio_custom_int/gpio_project.srcs/constrs_1/new/pad_location.xdc]
Finished Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Custom/Terza_Tipologia/vivado_project/project_gpio_custom_int/gpio_project.srcs/constrs_1/new/pad_location.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 12 instances

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1314.719 ; gain = 316.734 ; free physical = 7694 ; free virtual = 11410
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1425.750 ; gain = 110.031 ; free physical = 7651 ; free virtual = 11366
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1b3f14fd2

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13acd82d6

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1812.242 ; gain = 0.000 ; free physical = 7312 ; free virtual = 11029

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 14 cells.
Phase 2 Constant propagation | Checksum: 23d22a0af

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1812.242 ; gain = 0.000 ; free physical = 7308 ; free virtual = 11025

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 179 unconnected nets.
INFO: [Opt 31-11] Eliminated 262 unconnected cells.
Phase 3 Sweep | Checksum: f9e76130

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 1812.242 ; gain = 0.000 ; free physical = 7309 ; free virtual = 11025

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: f2a7be1b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1812.242 ; gain = 0.000 ; free physical = 7309 ; free virtual = 11025

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1812.242 ; gain = 0.000 ; free physical = 7309 ; free virtual = 11025
Ending Logic Optimization Task | Checksum: f2a7be1b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1812.242 ; gain = 0.000 ; free physical = 7309 ; free virtual = 11025

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f2a7be1b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1812.242 ; gain = 0.000 ; free physical = 7309 ; free virtual = 11025
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1812.242 ; gain = 496.523 ; free physical = 7309 ; free virtual = 11025
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1836.254 ; gain = 0.000 ; free physical = 7307 ; free virtual = 11026
INFO: [Common 17-1381] The checkpoint '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Custom/Terza_Tipologia/vivado_project/project_gpio_custom_int/gpio_project.runs/impl_1/design_for_gpio_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Custom/Terza_Tipologia/vivado_project/project_gpio_custom_int/gpio_project.runs/impl_1/design_for_gpio_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1876.273 ; gain = 0.000 ; free physical = 7310 ; free virtual = 11027
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1876.273 ; gain = 0.000 ; free physical = 7310 ; free virtual = 11027

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1614cd54a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1876.273 ; gain = 0.000 ; free physical = 7279 ; free virtual = 10995

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 25f5ca80a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1914.301 ; gain = 38.027 ; free physical = 7278 ; free virtual = 10994

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 25f5ca80a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1914.301 ; gain = 38.027 ; free physical = 7278 ; free virtual = 10994
Phase 1 Placer Initialization | Checksum: 25f5ca80a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1914.301 ; gain = 38.027 ; free physical = 7278 ; free virtual = 10994

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 292110c89

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1970.328 ; gain = 94.055 ; free physical = 7276 ; free virtual = 10992

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 292110c89

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1970.328 ; gain = 94.055 ; free physical = 7276 ; free virtual = 10992

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1afd99bb0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1970.328 ; gain = 94.055 ; free physical = 7276 ; free virtual = 10992

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bc456047

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 1970.328 ; gain = 94.055 ; free physical = 7276 ; free virtual = 10992

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1bc456047

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 1970.328 ; gain = 94.055 ; free physical = 7276 ; free virtual = 10992

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 15fd958e8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 1970.328 ; gain = 94.055 ; free physical = 7276 ; free virtual = 10992

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1a51a5140

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 1970.328 ; gain = 94.055 ; free physical = 7274 ; free virtual = 10990

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1a8259bdb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 1970.328 ; gain = 94.055 ; free physical = 7274 ; free virtual = 10990

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1a8259bdb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 1970.328 ; gain = 94.055 ; free physical = 7274 ; free virtual = 10990
Phase 3 Detail Placement | Checksum: 1a8259bdb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 1970.328 ; gain = 94.055 ; free physical = 7274 ; free virtual = 10990

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.847. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1df6b5198

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 1970.328 ; gain = 94.055 ; free physical = 7273 ; free virtual = 10989
Phase 4.1 Post Commit Optimization | Checksum: 1df6b5198

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 1970.328 ; gain = 94.055 ; free physical = 7273 ; free virtual = 10989

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1df6b5198

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 1970.328 ; gain = 94.055 ; free physical = 7273 ; free virtual = 10989

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1df6b5198

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 1970.328 ; gain = 94.055 ; free physical = 7273 ; free virtual = 10989

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 175f1f0a2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 1970.328 ; gain = 94.055 ; free physical = 7273 ; free virtual = 10989
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 175f1f0a2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 1970.328 ; gain = 94.055 ; free physical = 7273 ; free virtual = 10989
Ending Placer Task | Checksum: 7e80a19e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 1970.328 ; gain = 94.055 ; free physical = 7273 ; free virtual = 10989
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 1970.328 ; gain = 94.055 ; free physical = 7273 ; free virtual = 10989
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1970.328 ; gain = 0.000 ; free physical = 7269 ; free virtual = 10990
INFO: [Common 17-1381] The checkpoint '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Custom/Terza_Tipologia/vivado_project/project_gpio_custom_int/gpio_project.runs/impl_1/design_for_gpio_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1970.328 ; gain = 0.000 ; free physical = 7271 ; free virtual = 10988
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1970.328 ; gain = 0.000 ; free physical = 7270 ; free virtual = 10987
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1970.328 ; gain = 0.000 ; free physical = 7270 ; free virtual = 10987
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1f19e76e ConstDB: 0 ShapeSum: 5f66ba30 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16abe5f4f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1970.328 ; gain = 0.000 ; free physical = 7225 ; free virtual = 10943

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16abe5f4f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1970.328 ; gain = 0.000 ; free physical = 7224 ; free virtual = 10943

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16abe5f4f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1970.328 ; gain = 0.000 ; free physical = 7199 ; free virtual = 10917

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16abe5f4f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1970.328 ; gain = 0.000 ; free physical = 7199 ; free virtual = 10917
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 27daebe30

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1970.328 ; gain = 0.000 ; free physical = 7187 ; free virtual = 10906
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.037  | TNS=0.000  | WHS=-0.175 | THS=-18.470|

Phase 2 Router Initialization | Checksum: 1f4987841

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1970.328 ; gain = 0.000 ; free physical = 7187 ; free virtual = 10906

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10334ed98

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1970.328 ; gain = 0.000 ; free physical = 7187 ; free virtual = 10906

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1031e01c6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1970.328 ; gain = 0.000 ; free physical = 7188 ; free virtual = 10906
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.112  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2542bf818

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1970.328 ; gain = 0.000 ; free physical = 7188 ; free virtual = 10906

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1dcb30937

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1970.328 ; gain = 0.000 ; free physical = 7188 ; free virtual = 10906
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.112  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16a06c258

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1970.328 ; gain = 0.000 ; free physical = 7188 ; free virtual = 10906
Phase 4 Rip-up And Reroute | Checksum: 16a06c258

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1970.328 ; gain = 0.000 ; free physical = 7188 ; free virtual = 10906

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 16a06c258

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1970.328 ; gain = 0.000 ; free physical = 7188 ; free virtual = 10906

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16a06c258

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1970.328 ; gain = 0.000 ; free physical = 7188 ; free virtual = 10906
Phase 5 Delay and Skew Optimization | Checksum: 16a06c258

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1970.328 ; gain = 0.000 ; free physical = 7188 ; free virtual = 10906

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b0d8c34f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1970.328 ; gain = 0.000 ; free physical = 7189 ; free virtual = 10907
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.112  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 164d85955

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1970.328 ; gain = 0.000 ; free physical = 7189 ; free virtual = 10907
Phase 6 Post Hold Fix | Checksum: 164d85955

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1970.328 ; gain = 0.000 ; free physical = 7189 ; free virtual = 10907

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.880631 %
  Global Horizontal Routing Utilization  = 1.25253 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1daccf8bc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1970.328 ; gain = 0.000 ; free physical = 7189 ; free virtual = 10907

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1daccf8bc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1970.328 ; gain = 0.000 ; free physical = 7187 ; free virtual = 10905

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1aef7f392

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1970.328 ; gain = 0.000 ; free physical = 7187 ; free virtual = 10905

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.112  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1aef7f392

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1970.328 ; gain = 0.000 ; free physical = 7187 ; free virtual = 10905
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1970.328 ; gain = 0.000 ; free physical = 7187 ; free virtual = 10905

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 1970.328 ; gain = 0.000 ; free physical = 7187 ; free virtual = 10905
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1970.328 ; gain = 0.000 ; free physical = 7181 ; free virtual = 10905
INFO: [Common 17-1381] The checkpoint '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Custom/Terza_Tipologia/vivado_project/project_gpio_custom_int/gpio_project.runs/impl_1/design_for_gpio_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Custom/Terza_Tipologia/vivado_project/project_gpio_custom_int/gpio_project.runs/impl_1/design_for_gpio_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Custom/Terza_Tipologia/vivado_project/project_gpio_custom_int/gpio_project.runs/impl_1/design_for_gpio_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file design_for_gpio_wrapper_power_routed.rpt -pb design_for_gpio_wrapper_power_summary_routed.pb -rpx design_for_gpio_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Jul 12 15:26:18 2017...
#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Jul 12 15:27:34 2017
# Process ID: 5725
# Current directory: /home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Custom/Terza_Tipologia/vivado_project/project_gpio_custom_int/gpio_project.runs/impl_1
# Command line: vivado -log design_for_gpio_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_for_gpio_wrapper.tcl -notrace
# Log file: /home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Custom/Terza_Tipologia/vivado_project/project_gpio_custom_int/gpio_project.runs/impl_1/design_for_gpio_wrapper.vdi
# Journal file: /home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Custom/Terza_Tipologia/vivado_project/project_gpio_custom_int/gpio_project.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_for_gpio_wrapper.tcl -notrace
Command: open_checkpoint design_for_gpio_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 995.969 ; gain = 0.000 ; free physical = 8115 ; free virtual = 11834
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Custom/Terza_Tipologia/vivado_project/project_gpio_custom_int/gpio_project.runs/impl_1/.Xil/Vivado-5725-daniele-Inspiron-7559/dcp/design_for_gpio_wrapper_early.xdc]
Finished Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Custom/Terza_Tipologia/vivado_project/project_gpio_custom_int/gpio_project.runs/impl_1/.Xil/Vivado-5725-daniele-Inspiron-7559/dcp/design_for_gpio_wrapper_early.xdc]
Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Custom/Terza_Tipologia/vivado_project/project_gpio_custom_int/gpio_project.runs/impl_1/.Xil/Vivado-5725-daniele-Inspiron-7559/dcp/design_for_gpio_wrapper.xdc]
Finished Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Custom/Terza_Tipologia/vivado_project/project_gpio_custom_int/gpio_project.runs/impl_1/.Xil/Vivado-5725-daniele-Inspiron-7559/dcp/design_for_gpio_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1261.691 ; gain = 3.000 ; free physical = 7886 ; free virtual = 11612
Restored from archive | CPU: 0.290000 secs | Memory: 2.317001 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1261.691 ; gain = 3.000 ; free physical = 7886 ; free virtual = 11612
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 12 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1756540
open_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1261.691 ; gain = 265.723 ; free physical = 7891 ; free virtual = 11611
Command: write_bitstream -force -no_partial_bitfile design_for_gpio_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_for_gpio_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Custom/Terza_Tipologia/vivado_project/project_gpio_custom_int/gpio_project.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Jul 12 15:28:04 2017. For additional details about this file, please refer to the WebTalk help file at /usr/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1651.754 ; gain = 390.062 ; free physical = 7534 ; free virtual = 11256
INFO: [Common 17-206] Exiting Vivado at Wed Jul 12 15:28:04 2017...
