Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 16
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 16
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

Initialize PERCEPTRON
PERC_ENTRIES: 4096
PERC_FEATURES: 9

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../IPC-traces//server_032.champsimtrace.xz
.xz
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
CPU 0 L1I next line prefetcher
L1I has LRU replacement policy
L1D has LRU replacement policy
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC
Heartbeat CPU 0 instructions: 10000002 cycles: 2876597 heartbeat IPC: 3.47633 cumulative IPC: 3.47633 (Simulation time: 0 hr 3 min 33 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 5750828 heartbeat IPC: 3.47919 cumulative IPC: 3.47776 (Simulation time: 0 hr 6 min 17 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 8623562 heartbeat IPC: 3.481 cumulative IPC: 3.47884 (Simulation time: 0 hr 9 min 2 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 11497960 heartbeat IPC: 3.47899 cumulative IPC: 3.47888 (Simulation time: 0 hr 11 min 31 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 14371750 heartbeat IPC: 3.47973 cumulative IPC: 3.47905 (Simulation time: 0 hr 13 min 44 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 14371750 (Simulation time: 0 hr 13 min 44 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 30034426 heartbeat IPC: 0.63846 cumulative IPC: 0.63846 (Simulation time: 0 hr 16 min 12 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 45643639 heartbeat IPC: 0.640647 cumulative IPC: 0.639552 (Simulation time: 0 hr 18 min 43 sec) 
*** Reached end of trace for Core: 0 Repeating trace: ../IPC-traces//server_032.champsimtrace.xz
Heartbeat CPU 0 instructions: 80000003 cycles: 61232354 heartbeat IPC: 0.64149 cumulative IPC: 0.640197 (Simulation time: 0 hr 21 min 12 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 76768303 heartbeat IPC: 0.643668 cumulative IPC: 0.641061 (Simulation time: 0 hr 23 min 41 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 92315363 heartbeat IPC: 0.643208 cumulative IPC: 0.641489 (Simulation time: 0 hr 26 min 59 sec) 
Finished CPU 0 instructions: 50000003 cycles: 77943627 cumulative IPC: 0.641489 (Simulation time: 0 hr 26 min 59 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.641489 instructions: 50000003 cycles: 77943627

CPU 0 Average Load ROB stall cycles: 1.86876e+07
CPU 0 Fraction of times ROB stalled by Loads: 34.9946
CPU 0 Percentage of Load stall cycles in Total stall cycles: 2.78998e+08
Issued all: 27844651
Issued LT all: 22035941
rob_not_full_when_issued_lt_all: 21996984
Issued LT one: 17058445
rob_not_full_when_issued_lt_one: 17028198
FVP critical_dynamic_instances_0: 1174282
FVP unique_critical_ips_0: 2804
 Total stall cycles: 65706344
 Total load stall cycles: 183319226449604
Unique Load IPs: 8589
CPU 0 NUM of IPS identified critical: 0
CPU 0 Num of Load IPs stalling ROB: 0
Threshold modification factor: 0
Trouble in retire width: -nan
MaC = Marked as critical.
lt_50_percent_before_Mac: 0
gt_90_percent_before_Mac: 0
gt_75_percent_before_Mac: 0
gt_50_percent_before_Mac: 0
stall_proportion_bin_same_before_after: 0
stall_proportion_bin_lower_before_after: 0
stall_proportion_bin_upper_before_after: 0
average_stall_proportion_before: -nan
average_stall_proportion_after: -nan
Critical IP stalls, total frequency: 0
Non-critical IP stalls, total frequency: 0
Total Freq all stalling IPs: 0
Critical_IP_Detector_Accuracy_70: 0.000356633
Critical_IP_Detector_Accuracy_80: 0.000356633
Critical_IP_Detector_Accuracy_90: 0.000356633
Critical_IP_Detector_Coverage_70: 1
Critical_IP_Detector_Coverage_80: 1
Critical_IP_Detector_Coverage_90: 1
stat_90_percent_critical_ip_stalls_freq: 47945
stat_90_percent_non_critical_ip_stalls_freq: 18446744073709503671
AVERAGE_ROB_Occupancy_90_Percent_Critical_IP_Stalls: 17.66
AVERAGE_ROB_Occupancy_90_Percent_Non_Critical_IP_Stalls: 7.65929e-12
Critical_IP_ROB_Stalls_Bucket_0: 0
Non-critical_IP_ROB_Stalls_Bucket_0: 2469329
Critical_IP_ROB_Stalls_Bucket_1: 0
Non-critical_IP_ROB_Stalls_Bucket_1: 734021
Critical_IP_ROB_Stalls_Bucket_2: 0
Non-critical_IP_ROB_Stalls_Bucket_2: 176982
Critical_IP_ROB_Stalls_Bucket_3: 0
Non-critical_IP_ROB_Stalls_Bucket_3: 35720
Critical_IP_ROB_Stalls_Bucket_4: 0
Non-critical_IP_ROB_Stalls_Bucket_4: 8581
Critical_IP_ROB_Stalls_Bucket_5: 0
Non-critical_IP_ROB_Stalls_Bucket_5: 4366
Critical_IP_ROB_Stalls_Bucket_6: 0
Non-critical_IP_ROB_Stalls_Bucket_6: 3866
0 => IPs accounting for >50 percent of stalls, 1 => 55, 2 => 60, 3 => 65 and so on till 90.
percent50: inf num IPs:  1
percent55: inf num IPs: 1
percent60: inf num IPs: 1
percent65: inf num IPs: 1
percent70: inf num IPs: 1
percent75: inf num IPs: 1
percent80: inf num IPs: 1
percent85: inf num IPs: 1
percent90: inf num IPs: 1
Critical_ROB_Stalls_Percent_0_Bucket_0: 47901
Non-critical_ROB_Stalls_Percent_0_Bucket_0: 2421428
Critical_ROB_Stalls_Percent_0_Bucket_1: 44
Non-critical_ROB_Stalls_Percent_0_Bucket_1: 733977
Critical_ROB_Stalls_Percent_0_Bucket_2: 0
Non-critical_ROB_Stalls_Percent_0_Bucket_2: 176982
Critical_ROB_Stalls_Percent_0_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_0_Bucket_3: 35720
Critical_ROB_Stalls_Percent_0_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_0_Bucket_4: 8581
Critical_ROB_Stalls_Percent_0_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_0_Bucket_5: 4366
Critical_ROB_Stalls_Percent_0_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_0_Bucket_6: 3866
Critical_ROB_Stalls_Percent_1_Bucket_0: 47901
Non-critical_ROB_Stalls_Percent_1_Bucket_0: 2421428
Critical_ROB_Stalls_Percent_1_Bucket_1: 44
Non-critical_ROB_Stalls_Percent_1_Bucket_1: 733977
Critical_ROB_Stalls_Percent_1_Bucket_2: 0
Non-critical_ROB_Stalls_Percent_1_Bucket_2: 176982
Critical_ROB_Stalls_Percent_1_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_1_Bucket_3: 35720
Critical_ROB_Stalls_Percent_1_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_1_Bucket_4: 8581
Critical_ROB_Stalls_Percent_1_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_1_Bucket_5: 4366
Critical_ROB_Stalls_Percent_1_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_1_Bucket_6: 3866
Critical_ROB_Stalls_Percent_2_Bucket_0: 47901
Non-critical_ROB_Stalls_Percent_2_Bucket_0: 2421428
Critical_ROB_Stalls_Percent_2_Bucket_1: 44
Non-critical_ROB_Stalls_Percent_2_Bucket_1: 733977
Critical_ROB_Stalls_Percent_2_Bucket_2: 0
Non-critical_ROB_Stalls_Percent_2_Bucket_2: 176982
Critical_ROB_Stalls_Percent_2_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_2_Bucket_3: 35720
Critical_ROB_Stalls_Percent_2_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_2_Bucket_4: 8581
Critical_ROB_Stalls_Percent_2_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_2_Bucket_5: 4366
Critical_ROB_Stalls_Percent_2_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_2_Bucket_6: 3866
Critical_ROB_Stalls_Percent_3_Bucket_0: 47901
Non-critical_ROB_Stalls_Percent_3_Bucket_0: 2421428
Critical_ROB_Stalls_Percent_3_Bucket_1: 44
Non-critical_ROB_Stalls_Percent_3_Bucket_1: 733977
Critical_ROB_Stalls_Percent_3_Bucket_2: 0
Non-critical_ROB_Stalls_Percent_3_Bucket_2: 176982
Critical_ROB_Stalls_Percent_3_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_3_Bucket_3: 35720
Critical_ROB_Stalls_Percent_3_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_3_Bucket_4: 8581
Critical_ROB_Stalls_Percent_3_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_3_Bucket_5: 4366
Critical_ROB_Stalls_Percent_3_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_3_Bucket_6: 3866
Critical_ROB_Stalls_Percent_4_Bucket_0: 47901
Non-critical_ROB_Stalls_Percent_4_Bucket_0: 2421428
Critical_ROB_Stalls_Percent_4_Bucket_1: 44
Non-critical_ROB_Stalls_Percent_4_Bucket_1: 733977
Critical_ROB_Stalls_Percent_4_Bucket_2: 0
Non-critical_ROB_Stalls_Percent_4_Bucket_2: 176982
Critical_ROB_Stalls_Percent_4_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_4_Bucket_3: 35720
Critical_ROB_Stalls_Percent_4_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_4_Bucket_4: 8581
Critical_ROB_Stalls_Percent_4_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_4_Bucket_5: 4366
Critical_ROB_Stalls_Percent_4_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_4_Bucket_6: 3866
Critical_ROB_Stalls_Percent_5_Bucket_0: 47901
Non-critical_ROB_Stalls_Percent_5_Bucket_0: 2421428
Critical_ROB_Stalls_Percent_5_Bucket_1: 44
Non-critical_ROB_Stalls_Percent_5_Bucket_1: 733977
Critical_ROB_Stalls_Percent_5_Bucket_2: 0
Non-critical_ROB_Stalls_Percent_5_Bucket_2: 176982
Critical_ROB_Stalls_Percent_5_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_5_Bucket_3: 35720
Critical_ROB_Stalls_Percent_5_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_5_Bucket_4: 8581
Critical_ROB_Stalls_Percent_5_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_5_Bucket_5: 4366
Critical_ROB_Stalls_Percent_5_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_5_Bucket_6: 3866
Critical_ROB_Stalls_Percent_6_Bucket_0: 47901
Non-critical_ROB_Stalls_Percent_6_Bucket_0: 2421428
Critical_ROB_Stalls_Percent_6_Bucket_1: 44
Non-critical_ROB_Stalls_Percent_6_Bucket_1: 733977
Critical_ROB_Stalls_Percent_6_Bucket_2: 0
Non-critical_ROB_Stalls_Percent_6_Bucket_2: 176982
Critical_ROB_Stalls_Percent_6_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_6_Bucket_3: 35720
Critical_ROB_Stalls_Percent_6_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_6_Bucket_4: 8581
Critical_ROB_Stalls_Percent_6_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_6_Bucket_5: 4366
Critical_ROB_Stalls_Percent_6_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_6_Bucket_6: 3866
Critical_ROB_Stalls_Percent_7_Bucket_0: 47901
Non-critical_ROB_Stalls_Percent_7_Bucket_0: 2421428
Critical_ROB_Stalls_Percent_7_Bucket_1: 44
Non-critical_ROB_Stalls_Percent_7_Bucket_1: 733977
Critical_ROB_Stalls_Percent_7_Bucket_2: 0
Non-critical_ROB_Stalls_Percent_7_Bucket_2: 176982
Critical_ROB_Stalls_Percent_7_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_7_Bucket_3: 35720
Critical_ROB_Stalls_Percent_7_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_7_Bucket_4: 8581
Critical_ROB_Stalls_Percent_7_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_7_Bucket_5: 4366
Critical_ROB_Stalls_Percent_7_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_7_Bucket_6: 3866
Critical_ROB_Stalls_Percent_8_Bucket_0: 47901
Non-critical_ROB_Stalls_Percent_8_Bucket_0: 2421428
Critical_ROB_Stalls_Percent_8_Bucket_1: 44
Non-critical_ROB_Stalls_Percent_8_Bucket_1: 733977
Critical_ROB_Stalls_Percent_8_Bucket_2: 0
Non-critical_ROB_Stalls_Percent_8_Bucket_2: 176982
Critical_ROB_Stalls_Percent_8_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_8_Bucket_3: 35720
Critical_ROB_Stalls_Percent_8_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_8_Bucket_4: 8581
Critical_ROB_Stalls_Percent_8_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_8_Bucket_5: 4366
Critical_ROB_Stalls_Percent_8_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_8_Bucket_6: 3866
Average ROB occupancy Load Stall Begin: 33.185
Average ROB occupancy Load Stall End: 41.4044
Min ROB occupancy Load Stall Begin: 1
Max ROB occupancy Load Stall Begin: 352
Min ROB occupancy Load Stall End: 1
Max ROB occupancy Load Stall End: 352
Average ROB occupancy Critical Load Stall Begin: -nan
Average ROB occupancy Critical Load Stall End: -nan
Min ROB occupancy Critical Load Stall Begin: 400
Max ROB occupancy Critical Load Stall Begin: 0
Min ROB occupancy Critical Load Stall End: 400
Max ROB occupancy Critical Load Stall End: 0
 ROB Load Stall Begin Bucket Count 0: 2741978
 ROB Load Stall End Bucket Count 0: 2469329
 ROB Critical Load Stall Begin Bucket Count 0: 0
 ROB Critical Load Stall End Bucket Count 0: 0
 ROB Load Stall Begin Bucket Count 1: 528385
 ROB Load Stall End Bucket Count 1: 734021
 ROB Critical Load Stall Begin Bucket Count 1: 0
 ROB Critical Load Stall End Bucket Count 1: 0
 ROB Load Stall Begin Bucket Count 2: 120613
 ROB Load Stall End Bucket Count 2: 176982
 ROB Critical Load Stall Begin Bucket Count 2: 0
 ROB Critical Load Stall End Bucket Count 2: 0
 ROB Load Stall Begin Bucket Count 3: 27556
 ROB Load Stall End Bucket Count 3: 35720
 ROB Critical Load Stall Begin Bucket Count 3: 0
 ROB Critical Load Stall End Bucket Count 3: 0
 ROB Load Stall Begin Bucket Count 4: 7382
 ROB Load Stall End Bucket Count 4: 8581
 ROB Critical Load Stall Begin Bucket Count 4: 0
 ROB Critical Load Stall End Bucket Count 4: 0
 ROB Load Stall Begin Bucket Count 5: 4120
 ROB Load Stall End Bucket Count 5: 4366
 ROB Critical Load Stall Begin Bucket Count 5: 0
 ROB Critical Load Stall End Bucket Count 5: 0
 ROB Load Stall Begin Bucket Count 6: 2831
 ROB Load Stall End Bucket Count 6: 3866
 ROB Critical Load Stall Begin Bucket Count 6: 0
 ROB Critical Load Stall End Bucket Count 6: 0
PIST Tag Read Accesses: 0
PIST Read Accesses: 0
PIST Tag Write Accesses: 0
PIST Write Accesses: 0
Criticality detector called times: 0
Max global_stall_cycles_count: 0
Threshold Modified: 0 times, factor: 0
ITLB TOTAL     ACCESS:   10445822  HIT:    9683530  MISS:     762292  HIT %:    92.7024  MISS %:    7.29758   MPKI: 15.2458
ITLB LOAD TRANSLATION ACCESS:    8195426  HIT:    8147977  MISS:      47449  HIT %:     99.421  MISS %:   0.578969   MPKI: 0.94898
ITLB TRANSLATION FROM L1D PREFETCHER ACCESS:    2250396  HIT:    1535553  MISS:     714843  HIT %:    68.2348  MISS %:    31.7652   MPKI: 14.2969
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:     600626  USELESS:     114222
ITLB USEFUL LOAD PREFETCHES:     600626 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: inf
ITLB TIMELY PREFETCHES:     600626 LATE PREFETCHES: 2 DROPPED PREFETCHES: 6981
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 53.7652 cycles
ITLB RQ	ACCESS:   16077586	FORWARD:          0	MERGED:    5586587	TO_CACHE:   10490999

DTLB TOTAL     ACCESS:   11648283  HIT:   11137675  MISS:     510608  HIT %:    95.6165  MISS %:    4.38355   MPKI: 10.2122
DTLB LOAD TRANSLATION ACCESS:   11648283  HIT:   11137675  MISS:     510608  HIT %:    95.6165  MISS %:    4.38355   MPKI: 10.2122
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 9.05412 cycles
DTLB RQ	ACCESS:   15257718	FORWARD:          0	MERGED:    3587661	TO_CACHE:   11670057

STLB TOTAL     ACCESS:    1272900  HIT:    1272596  MISS:        304  HIT %:    99.9761  MISS %:  0.0238825   MPKI: 0.00608
STLB LOAD TRANSLATION ACCESS:     558055  HIT:     557751  MISS:        304  HIT %:    99.9455  MISS %:  0.0544749   MPKI: 0.00608
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:     714845  HIT:     714845  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 6981
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 30.1974 cycles
STLB RQ	ACCESS:    1279881	FORWARD:          0	MERGED:          0	TO_CACHE:    1279881

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   14754260  HIT:   13619111  MISS:    1135149  HIT %:    92.3063  MISS %:     7.6937   MPKI: 22.703
L1D LOAD      ACCESS:    8067476  HIT:    7231511  MISS:     835965  HIT %:    89.6378  MISS %:    10.3622   MPKI: 16.7193
L1D RFO       ACCESS:    6686784  HIT:    6387600  MISS:     299184  HIT %:    95.5257  MISS %:    4.47426   MPKI: 5.98368
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 17.0316 cycles
L1D RQ	ACCESS:   11477233	FORWARD:          0	MERGED:    3220552	TO_CACHE:    8096691
L1D WQ	ACCESS:    7236333	FORWARD:     159990	MERGED:      75306	TO_CACHE:    7161027

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:   16005499  HIT:   11644174  MISS:    4361325  HIT %:    72.7511  MISS %:    27.2489   MPKI: 87.2265
L1I LOAD      ACCESS:    9751865  HIT:    9722793  MISS:      29072  HIT %:    99.7019  MISS %:   0.298117   MPKI: 0.58144
L1I PREFETCH  ACCESS:    6253634  HIT:    1921381  MISS:    4332253  HIT %:    30.7242  MISS %:    69.2758   MPKI: 86.6451
L1I PREFETCH  REQUESTED:    6443662  ISSUED:    6439976  USEFUL:    3251146  USELESS:    1081115
L1I USEFUL LOAD PREFETCHES:    3251146 PREFETCH ISSUED TO LOWER LEVEL:    4345769  ACCURACY: 74.8118
L1I TIMELY PREFETCHES:    3251146 LATE PREFETCHES: 13516 DROPPED PREFETCHES: 16582
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 4345769 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 168436 cycles
L1I RQ	ACCESS:   13691423	FORWARD:          0	MERGED:    3934285	TO_CACHE:    9757138
L1I PQ	ACCESS:    6439976	FORWARD:          0	MERGED:     119528	TO_CACHE:    6320448

BTB TOTAL     ACCESS:    5868586  HIT:    3860324  MISS:    2008262  HIT %:    65.7795  MISS %:    34.2205   MPKI: 40.1652
BTB BRANCH_DIRECT_JUMP	ACCESS:     508368  HIT:     346588  MISS:     161780
BTB BRANCH_INDIRECT	ACCESS:     180051  HIT:     143281  MISS:      36770
BTB BRANCH_CONDITIONAL	ACCESS:    2594502  HIT:    2045018  MISS:     549484
BTB BRANCH_DIRECT_CALL	ACCESS:    1086730  HIT:     694535  MISS:     392195
BTB BRANCH_INDIRECT_CALL	ACCESS:     206109  HIT:     130934  MISS:      75175
BTB BRANCH_RETURN	ACCESS:    1292826  HIT:     499968  MISS:     792858
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    6131323  HIT:    5852832  MISS:     278491  HIT %:    95.4579  MISS %:     4.5421   MPKI: 5.56982
L2C LOAD      ACCESS:     851470  HIT:     789105  MISS:      62365  HIT %:    92.6756  MISS %:    7.32439   MPKI: 1.2473
L2C DATA LOAD MPKI: 1.24254
L2C INSTRUCTION LOAD MPKI: 0.00476
L2C RFO       ACCESS:     299184  HIT:     293974  MISS:       5210  HIT %:    98.2586  MISS %:     1.7414   MPKI: 0.1042
L2C PREFETCH  ACCESS:    4384813  HIT:    4179948  MISS:     204865  HIT %:    95.3279  MISS %:    4.67215   MPKI: 4.0973
L2C DATA PREFETCH MPKI: 0.25324
L2C INSTRUCTION PREFETCH MPKI: 3.84406
L2C WRITEBACK ACCESS:     588571  HIT:     582588  MISS:       5983  HIT %:    98.9835  MISS %:    1.01653   MPKI: 0.11966
L2C LOAD TRANSLATION ACCESS:        304  HIT:        236  MISS:         68  HIT %:    77.6316  MISS %:    22.3684   MPKI: 0.00136
L2C TRANSLATION FROM L1D PREFETCHER ACCESS:       6981  HIT:       6981  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L2C PREFETCH  REQUESTED:      48906  ISSUED:      48905  USEFUL:       7797  USELESS:     196331
L2C USEFUL LOAD PREFETCHES:       7797 PREFETCH ISSUED TO LOWER LEVEL:     214272  ACCURACY: 3.63883
L2C TIMELY PREFETCHES:       7797 LATE PREFETCHES: 1103 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 13765 DIFFERENT FILL-ORIGIN LEVEL: 8304
L2C AVERAGE MISS LATENCY: 31.2333 cycles
L2C RQ	ACCESS:    1157990	FORWARD:          0	MERGED:          0	TO_CACHE:    1157939
L2C WQ	ACCESS:     588571	FORWARD:         51	MERGED:          0	TO_CACHE:     588571
L2C PQ	ACCESS:    4394674	FORWARD:          0	MERGED:        239	TO_CACHE:    4394435

L2C Instructions Evicting Data 46291
L2C Translations Evicting Data 65
L2C Data Evicting Data 38631
L2C Instructions Evicting Instructions 146149
L2C Translations Evicting Instructions 3
L2C Data Evicting Instructions 41289
L2C Instructions Evicting Translations 1
L2C Translations Evicting Translations 0
L2C Data Evicting Translations 79
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:       7285  HIT:       7285  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:        304  HIT:        304  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 TRANSLATION FROM L1D PREFETCHER ACCESS:       6981  HIT:       6981  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:       7285  HIT:       7285  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:        304  HIT:        304  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 TRANSLATION FROM L1D PREFETCHER ACCESS:       6981  HIT:       6981  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:       7285  HIT:       7285  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:        304  HIT:        304  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 TRANSLATION FROM L1D PREFETCHER ACCESS:       6981  HIT:       6981  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:       7285  HIT:       7285  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 LOAD TRANSLATION ACCESS:        304  HIT:        304  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 TRANSLATION FROM L1D PREFETCHER ACCESS:       6981  HIT:       6981  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:     291054  HIT:     286209  MISS:       4845  HIT %:    98.3354  MISS %:    1.66464   MPKI: 0.0969
LLC LOAD      ACCESS:      61262  HIT:      59878  MISS:       1384  HIT %:    97.7409  MISS %:    2.25915   MPKI: 0.02768
LLC RFO       ACCESS:       5210  HIT:       5206  MISS:          4  HIT %:    99.9232  MISS %:  0.0767754   MPKI: 8e-05
LLC PREFETCH  ACCESS:     214250  HIT:     210806  MISS:       3444  HIT %:    98.3925  MISS %:    1.60747   MPKI: 0.06888
LLC WRITEBACK ACCESS:      10264  HIT:      10255  MISS:          9  HIT %:    99.9123  MISS %:  0.0876851   MPKI: 0.00018
LLC LOAD TRANSLATION ACCESS:         68  HIT:         64  MISS:          4  HIT %:    94.1176  MISS %:    5.88235   MPKI: 8e-05
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        164  USELESS:        161
LLC USEFUL LOAD PREFETCHES:        164 PREFETCH ISSUED TO LOWER LEVEL:       3451  ACCURACY: 4.75225
LLC TIMELY PREFETCHES:        164 LATE PREFETCHES: 7 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 805 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 142.157 cycles
LLC RQ	ACCESS:      66540	FORWARD:          0	MERGED:          0	TO_CACHE:      66540
LLC WQ	ACCESS:      10264	FORWARD:          0	MERGED:          0	TO_CACHE:      10264
LLC PQ	ACCESS:     214272	FORWARD:          0	MERGED:          5	TO_CACHE:     214267

LLC Dense regions hint to LLC: 0

RAW hits: 1158196
Loads Generated: 12635430
Loads sent to L1D: 11477233
Stores Generated: 7236320
Stores sent to L1D: 7236333
Major fault: 0 Minor fault: 1263
Allocated PAGES: 1263
I-Shadow cache 408 bytes
Touched + WorthPF tables 6144 bytes 
MMA filter 174 bytes 
FNL filter 272 bytes 
TOTAL PREFETCHER STORAGE SIZE: 25174 bytes
CPU 0 L1I next line prefetcher final stats
------------------
Depth Distribution
------------------
depth 0: 48876
depth 1: 40302
depth 2: 20820
depth 3: 69
depth 4: 0
depth 5: 0
depth 6: 0
depth 7: 0
depth 8: 0
depth 9: 0
depth 10: 0
depth 11: 0
depth 12: 0
depth 13: 0
depth 14: 0
depth 15: 0
depth 16: 0
depth 17: 0
depth 18: 0
depth 19: 0
depth 20: 0
depth 21: 0
depth 22: 0
depth 23: 0
depth 24: 0
depth 25: 0
depth 26: 0
depth 27: 0
depth 28: 0
depth 29: 0
Total: 110067
------------------
ST read accesses: 27547
ST write accesses: 49912
PT read accesses: 688723
PT write accesses: 26748
FILTER read accesses: 621915
FILTER write accesses: 711623
GHR read accesses: 441088
GHR write accesses: 5101
PERC read accesses: 5378895
PERC write accesses: 411479
GHR counter read accesses: 154918
GHR counter write accesses: 129003
GHR ip read accesses: 651339
GHR ip write accesses: 309836
ST tag read accesses: 3494086
ST tag write accesses: 860211

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1483  ROW_BUFFER_MISS:       3353
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          1  ROW_BUFFER_MISS:         18  FULL:          0

 AVG_CONGESTED_CYCLE: -
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 77504276
0banks busy for write cycles: 18
1banks busy for read cycles: 337295
1banks busy for write cycles: 3887
2banks busy for read cycles: 64970
2banks busy for write cycles: 145
3banks busy for read cycles: 24151
3banks busy for write cycles: 0
4banks busy for read cycles: 7211
4banks busy for write cycles: 0
5banks busy for read cycles: 1480
5banks busy for write cycles: 0
6banks busy for read cycles: 195
6banks busy for write cycles: 0
7banks busy for read cycles: 0
7banks busy for write cycles: 0
8banks busy for read cycles: 0
8banks busy for write cycles: 0

CPU 0 Branch Prediction Accuracy: 99.8762% MPKI: 0.2296 Average ROB Occupancy at Mispredict: 88.9393
Branch types
NOT_BRANCH: 40725940 81.4519%
BRANCH_DIRECT_JUMP: 508368 1.01674%
BRANCH_INDIRECT: 180051 0.360102%
BRANCH_CONDITIONAL: 5999625 11.9992%
BRANCH_DIRECT_CALL: 1086730 2.17346%
BRANCH_INDIRECT_CALL: 206109 0.412218%
BRANCH_RETURN: 1292826 2.58565%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 1263
