Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Thu Apr 24 16:06:00 2025
| Host         : DESKTOP-JTK4OLR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1 -file D:/Programs/Git_Upload/timing_report_cdc.txt
| Design       : AFIFO
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.790        0.000                      0                  122        0.098        0.000                      0                  122        3.750        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
rclk   {0.000 10.000}     20.000          50.000          
wclk   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
rclk               10.802        0.000                      0                   21        0.142        0.000                      0                   21        9.500        0.000                       0                     7  
wclk                0.790        0.000                      0                   95        0.098        0.000                      0                   95        3.750        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  wclk               wclk                     5.022        0.000                      0                    6        1.951        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        wclk          rclk          
(none)        rclk          wclk          


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  rclk
  To Clock:  rclk

Setup :            0  Failing Endpoints,  Worst Slack       10.802ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.802ns  (required time - arrival time)
  Source:                 rd_pntr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            empty
                            (output port clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (rclk rise@20.000ns - rclk rise@0.000ns)
  Data Path Delay:        5.757ns  (logic 3.481ns (60.470%)  route 2.276ns (39.530%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.406    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rd_pntr_reg[3]/Q
                         net (fo=14, unplaced)        1.016     3.900    rd_pntr_reg_n_0_[3]
                                                                      r  empty_OBUF_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.195 r  empty_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.460     4.655    empty_OBUF_inst_i_3_n_0
                                                                      r  empty_OBUF_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.779 r  empty_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.579    empty_OBUF
                                                                      r  empty_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     8.163 r  empty_OBUF_inst/O
                         net (fo=0)                   0.000     8.163    empty
                                                                      r  empty (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                 10.802    

Slack (MET) :             11.352ns  (required time - arrival time)
  Source:                 rd_pntr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out[4]
                            (output port clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (rclk rise@20.000ns - rclk rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 3.386ns (65.033%)  route 1.821ns (34.967%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.406    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rd_pntr_reg[0]/Q
                         net (fo=17, unplaced)        1.021     3.905    mem_reg_0_31_0_5/ADDRC0
                                                                      r  mem_reg_0_31_0_5/RAMC/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.324     4.229 r  mem_reg_0_31_0_5/RAMC/O
                         net (fo=1, unplaced)         0.800     5.029    data_out_OBUF[4]
                                                                      r  data_out_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.613 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.613    data_out[4]
                                                                      r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                 11.352    

Slack (MET) :             11.353ns  (required time - arrival time)
  Source:                 rd_pntr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out[2]
                            (output port clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (rclk rise@20.000ns - rclk rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 3.385ns (65.026%)  route 1.821ns (34.974%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.406    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rd_pntr_reg[0]/Q
                         net (fo=17, unplaced)        1.021     3.905    mem_reg_0_31_0_5/ADDRB0
                                                                      r  mem_reg_0_31_0_5/RAMB/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.323     4.228 r  mem_reg_0_31_0_5/RAMB/O
                         net (fo=1, unplaced)         0.800     5.028    data_out_OBUF[2]
                                                                      r  data_out_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.612 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.612    data_out[2]
                                                                      r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                 11.353    

Slack (MET) :             11.355ns  (required time - arrival time)
  Source:                 rd_pntr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out[0]
                            (output port clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (rclk rise@20.000ns - rclk rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 3.383ns (65.013%)  route 1.821ns (34.987%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.406    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rd_pntr_reg[0]/Q
                         net (fo=17, unplaced)        1.021     3.905    mem_reg_0_31_0_5/ADDRA0
                                                                      r  mem_reg_0_31_0_5/RAMA/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.321     4.226 r  mem_reg_0_31_0_5/RAMA/O
                         net (fo=1, unplaced)         0.800     5.026    data_out_OBUF[0]
                                                                      r  data_out_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.610 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.610    data_out[0]
                                                                      r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                 11.355    

Slack (MET) :             11.381ns  (required time - arrival time)
  Source:                 rd_pntr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out[1]
                            (output port clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (rclk rise@20.000ns - rclk rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 3.357ns (64.837%)  route 1.821ns (35.163%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.406    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rd_pntr_reg[0]/Q
                         net (fo=17, unplaced)        1.021     3.905    mem_reg_0_31_0_5/ADDRA0
                                                                      r  mem_reg_0_31_0_5/RAMA_D1/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.200 r  mem_reg_0_31_0_5/RAMA_D1/O
                         net (fo=1, unplaced)         0.800     5.000    data_out_OBUF[1]
                                                                      r  data_out_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.584 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.584    data_out[1]
                                                                      r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                 11.381    

Slack (MET) :             11.381ns  (required time - arrival time)
  Source:                 rd_pntr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out[3]
                            (output port clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (rclk rise@20.000ns - rclk rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 3.357ns (64.837%)  route 1.821ns (35.163%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.406    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rd_pntr_reg[0]/Q
                         net (fo=17, unplaced)        1.021     3.905    mem_reg_0_31_0_5/ADDRB0
                                                                      r  mem_reg_0_31_0_5/RAMB_D1/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.200 r  mem_reg_0_31_0_5/RAMB_D1/O
                         net (fo=1, unplaced)         0.800     5.000    data_out_OBUF[3]
                                                                      r  data_out_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.584 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.584    data_out[3]
                                                                      r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                 11.381    

Slack (MET) :             11.381ns  (required time - arrival time)
  Source:                 rd_pntr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out[5]
                            (output port clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (rclk rise@20.000ns - rclk rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 3.357ns (64.837%)  route 1.821ns (35.163%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.406    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rd_pntr_reg[0]/Q
                         net (fo=17, unplaced)        1.021     3.905    mem_reg_0_31_0_5/ADDRC0
                                                                      r  mem_reg_0_31_0_5/RAMC_D1/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.200 r  mem_reg_0_31_0_5/RAMC_D1/O
                         net (fo=1, unplaced)         0.800     5.000    data_out_OBUF[5]
                                                                      r  data_out_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.584 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.584    data_out[5]
                                                                      r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                 11.381    

Slack (MET) :             11.381ns  (required time - arrival time)
  Source:                 rd_pntr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out[6]
                            (output port clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (rclk rise@20.000ns - rclk rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 3.357ns (64.837%)  route 1.821ns (35.163%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.406    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rd_pntr_reg[0]/Q
                         net (fo=17, unplaced)        1.021     3.905    mem_reg_0_31_6_7/DPRA0
                                                                      r  mem_reg_0_31_6_7/DP/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.200 r  mem_reg_0_31_6_7/DP/O
                         net (fo=1, unplaced)         0.800     5.000    data_out_OBUF[6]
                                                                      r  data_out_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.584 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.584    data_out[6]
                                                                      r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                 11.381    

Slack (MET) :             11.381ns  (required time - arrival time)
  Source:                 rd_pntr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out[7]
                            (output port clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (rclk rise@20.000ns - rclk rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 3.357ns (64.837%)  route 1.821ns (35.163%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.406    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rd_pntr_reg[0]/Q
                         net (fo=17, unplaced)        1.021     3.905    mem_reg_0_31_6_7__0/DPRA0
                                                                      r  mem_reg_0_31_6_7__0/DP/RADR0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.295     4.200 r  mem_reg_0_31_6_7__0/DP/O
                         net (fo=1, unplaced)         0.800     5.000    data_out_OBUF[7]
                                                                      r  data_out_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     7.584 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.584    data_out[7]
                                                                      r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                 11.381    

Slack (MET) :             15.491ns  (required time - arrival time)
  Source:                 rd_en
                            (input port clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_pntr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (rclk rise@20.000ns - rclk rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 1.045ns (44.483%)  route 1.305ns (55.517%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 22.078 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rd_en (IN)
                         net (fo=0)                   0.000     4.000    rd_en
                                                                      r  rd_en_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  rd_en_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.721    rd_en_IBUF
                                                                      r  rd_pntr[5]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     5.845 r  rd_pntr[5]_i_1/O
                         net (fo=6, unplaced)         0.505     6.350    rd_pntr0
                         FDCE                                         r  rd_pntr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      20.000    20.000 r  
                                                      0.000    20.000 r  rclk (IN)
                         net (fo=0)                   0.000    20.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    20.788 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    21.548    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    21.639 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.439    22.078    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[0]/C
                         clock pessimism              0.000    22.078    
                         clock uncertainty           -0.035    22.043    
                         FDCE (Setup_fdce_C_CE)      -0.202    21.841    rd_pntr_reg[0]
  -------------------------------------------------------------------
                         required time                         21.841    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                 15.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rd_pntr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_pntr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.628    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  rd_pntr_reg[5]/Q
                         net (fo=4, unplaced)         0.141     0.916    p_0_in
                                                                      r  rd_pntr[5]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.014 r  rd_pntr[5]_i_2/O
                         net (fo=1, unplaced)         0.000     1.014    p_0_in__0[5]
                         FDCE                                         r  rd_pntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     0.982    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[5]/C
                         clock pessimism             -0.209     0.773    
                         FDCE (Hold_fdce_C_D)         0.099     0.872    rd_pntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 rd_pntr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_pntr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.245ns (61.621%)  route 0.153ns (38.379%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.628    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  rd_pntr_reg[3]/Q
                         net (fo=14, unplaced)        0.153     0.927    rd_pntr_reg_n_0_[3]
                                                                      r  rd_pntr[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.025 r  rd_pntr[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.025    rd_pntr[3]_i_1_n_0
                         FDCE                                         r  rd_pntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     0.982    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[3]/C
                         clock pessimism             -0.209     0.773    
                         FDCE (Hold_fdce_C_D)         0.099     0.872    rd_pntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 rd_pntr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_pntr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.245ns (61.426%)  route 0.154ns (38.574%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.628    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  rd_pntr_reg[1]/Q
                         net (fo=16, unplaced)        0.154     0.929    rd_pntr_reg_n_0_[1]
                                                                      r  rd_pntr[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.027 r  rd_pntr[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.027    rd_pntr[1]_i_1_n_0
                         FDCE                                         r  rd_pntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     0.982    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[1]/C
                         clock pessimism             -0.209     0.773    
                         FDCE (Hold_fdce_C_D)         0.099     0.872    rd_pntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 rd_pntr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_pntr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.248ns (62.105%)  route 0.151ns (37.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.628    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  rd_pntr_reg[4]/Q
                         net (fo=12, unplaced)        0.151     0.926    rd_pntr_reg_n_0_[4]
                                                                      r  rd_pntr[4]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.101     1.027 r  rd_pntr[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.027    rd_pntr[4]_i_1_n_0
                         FDCE                                         r  rd_pntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     0.982    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[4]/C
                         clock pessimism             -0.209     0.773    
                         FDCE (Hold_fdce_C_D)         0.099     0.872    rd_pntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rd_pntr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_pntr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.245ns (61.296%)  route 0.155ns (38.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.628    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 f  rd_pntr_reg[0]/Q
                         net (fo=17, unplaced)        0.155     0.929    rd_pntr_reg_n_0_[0]
                                                                      f  rd_pntr[0]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.027 r  rd_pntr[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.027    full1[0]
                         FDCE                                         r  rd_pntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     0.982    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[0]/C
                         clock pessimism             -0.209     0.773    
                         FDCE (Hold_fdce_C_D)         0.099     0.872    rd_pntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 rd_pntr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_pntr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.248ns (61.779%)  route 0.153ns (38.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.628    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  rd_pntr_reg[2]/Q
                         net (fo=15, unplaced)        0.153     0.928    rd_pntr_reg_n_0_[2]
                                                                      r  rd_pntr[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.029 r  rd_pntr[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.029    rd_pntr[2]_i_1_n_0
                         FDCE                                         r  rd_pntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     0.982    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[2]/C
                         clock pessimism             -0.209     0.773    
                         FDCE (Hold_fdce_C_D)         0.099     0.872    rd_pntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 rd_pntr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_pntr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.290ns (34.712%)  route 0.545ns (65.288%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.628    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  rd_pntr_reg[4]/Q
                         net (fo=12, unplaced)        0.151     0.926    rd_pntr_reg_n_0_[4]
                                                                      r  empty_OBUF_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.024 f  empty_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.181     1.205    empty_OBUF_inst_i_3_n_0
                                                                      f  rd_pntr[5]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     1.250 r  rd_pntr[5]_i_1/O
                         net (fo=6, unplaced)         0.213     1.463    rd_pntr0
                         FDCE                                         r  rd_pntr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     0.982    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[0]/C
                         clock pessimism             -0.209     0.773    
                         FDCE (Hold_fdce_C_CE)       -0.037     0.736    rd_pntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 rd_pntr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_pntr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.290ns (34.712%)  route 0.545ns (65.288%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.628    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  rd_pntr_reg[4]/Q
                         net (fo=12, unplaced)        0.151     0.926    rd_pntr_reg_n_0_[4]
                                                                      r  empty_OBUF_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.024 f  empty_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.181     1.205    empty_OBUF_inst_i_3_n_0
                                                                      f  rd_pntr[5]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     1.250 r  rd_pntr[5]_i_1/O
                         net (fo=6, unplaced)         0.213     1.463    rd_pntr0
                         FDCE                                         r  rd_pntr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     0.982    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[1]/C
                         clock pessimism             -0.209     0.773    
                         FDCE (Hold_fdce_C_CE)       -0.037     0.736    rd_pntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 rd_pntr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_pntr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.290ns (34.712%)  route 0.545ns (65.288%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.628    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  rd_pntr_reg[4]/Q
                         net (fo=12, unplaced)        0.151     0.926    rd_pntr_reg_n_0_[4]
                                                                      r  empty_OBUF_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.024 f  empty_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.181     1.205    empty_OBUF_inst_i_3_n_0
                                                                      f  rd_pntr[5]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     1.250 r  rd_pntr[5]_i_1/O
                         net (fo=6, unplaced)         0.213     1.463    rd_pntr0
                         FDCE                                         r  rd_pntr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     0.982    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[2]/C
                         clock pessimism             -0.209     0.773    
                         FDCE (Hold_fdce_C_CE)       -0.037     0.736    rd_pntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 rd_pntr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_pntr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.290ns (34.712%)  route 0.545ns (65.288%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.628    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  rd_pntr_reg[4]/Q
                         net (fo=12, unplaced)        0.151     0.926    rd_pntr_reg_n_0_[4]
                                                                      r  empty_OBUF_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.024 f  empty_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.181     1.205    empty_OBUF_inst_i_3_n_0
                                                                      f  rd_pntr[5]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     1.250 r  rd_pntr[5]_i_1/O
                         net (fo=6, unplaced)         0.213     1.463    rd_pntr0
                         FDCE                                         r  rd_pntr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     0.982    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[3]/C
                         clock pessimism             -0.209     0.773    
                         FDCE (Hold_fdce_C_CE)       -0.037     0.736    rd_pntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.727    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { rclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845               rclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000               rd_pntr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000               rd_pntr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000               rd_pntr_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000               rd_pntr_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000               rd_pntr_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000               rd_pntr_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500                rd_pntr_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500                rd_pntr_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500                rd_pntr_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500                rd_pntr_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500                rd_pntr_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500                rd_pntr_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500                rd_pntr_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500                rd_pntr_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500                rd_pntr_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500                rd_pntr_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500                rd_pntr_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500                rd_pntr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500                rd_pntr_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500                rd_pntr_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500                rd_pntr_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500                rd_pntr_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500                rd_pntr_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500                rd_pntr_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500                rd_pntr_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500                rd_pntr_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  wclk
  To Clock:  wclk

Setup :            0  Failing Endpoints,  Worst Slack        0.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 wr_pntr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full
                            (output port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wclk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (wclk rise@10.000ns - wclk rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 3.481ns (60.344%)  route 2.288ns (39.656%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.584     2.406    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  wr_pntr_reg[0]/Q
                         net (fo=23, unplaced)        1.028     3.912    wr_pntr_reg_n_0_[0]
                                                                      r  full_OBUF_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.207 r  full_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.460     4.667    full_OBUF_inst_i_3_n_0
                                                                      r  full_OBUF_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.791 r  full_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.591    full_OBUF
                                                                      r  full_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     8.175 r  full_OBUF_inst/O
                         net (fo=0)                   0.000     8.175    full
                                                                      r  full (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 wr_en
                            (input port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_pntr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wclk rise@10.000ns - wclk rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 1.045ns (44.483%)  route 1.305ns (55.517%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 12.078 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  wr_en (IN)
                         net (fo=0)                   0.000     4.000    wr_en
                                                                      r  wr_en_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  wr_en_IBUF_inst/O
                         net (fo=13, unplaced)        0.800     5.721    wr_en_IBUF
                                                                      r  wr_pntr[5]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.845 r  wr_pntr[5]_i_1/O
                         net (fo=6, unplaced)         0.505     6.350    wr_pntr0
                         FDCE                                         r  wr_pntr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      10.000    10.000 r  
                                                      0.000    10.000 r  wclk (IN)
                         net (fo=0)                   0.000    10.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    10.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.439    12.078    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[0]/C
                         clock pessimism              0.000    12.078    
                         clock uncertainty           -0.035    12.043    
                         FDCE (Setup_fdce_C_CE)      -0.202    11.841    wr_pntr_reg[0]
  -------------------------------------------------------------------
                         required time                         11.841    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 wr_en
                            (input port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_pntr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wclk rise@10.000ns - wclk rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 1.045ns (44.483%)  route 1.305ns (55.517%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 12.078 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  wr_en (IN)
                         net (fo=0)                   0.000     4.000    wr_en
                                                                      r  wr_en_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  wr_en_IBUF_inst/O
                         net (fo=13, unplaced)        0.800     5.721    wr_en_IBUF
                                                                      r  wr_pntr[5]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.845 r  wr_pntr[5]_i_1/O
                         net (fo=6, unplaced)         0.505     6.350    wr_pntr0
                         FDCE                                         r  wr_pntr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      10.000    10.000 r  
                                                      0.000    10.000 r  wclk (IN)
                         net (fo=0)                   0.000    10.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    10.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.439    12.078    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[1]/C
                         clock pessimism              0.000    12.078    
                         clock uncertainty           -0.035    12.043    
                         FDCE (Setup_fdce_C_CE)      -0.202    11.841    wr_pntr_reg[1]
  -------------------------------------------------------------------
                         required time                         11.841    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 wr_en
                            (input port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_pntr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wclk rise@10.000ns - wclk rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 1.045ns (44.483%)  route 1.305ns (55.517%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 12.078 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  wr_en (IN)
                         net (fo=0)                   0.000     4.000    wr_en
                                                                      r  wr_en_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  wr_en_IBUF_inst/O
                         net (fo=13, unplaced)        0.800     5.721    wr_en_IBUF
                                                                      r  wr_pntr[5]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.845 r  wr_pntr[5]_i_1/O
                         net (fo=6, unplaced)         0.505     6.350    wr_pntr0
                         FDCE                                         r  wr_pntr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      10.000    10.000 r  
                                                      0.000    10.000 r  wclk (IN)
                         net (fo=0)                   0.000    10.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    10.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.439    12.078    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[2]/C
                         clock pessimism              0.000    12.078    
                         clock uncertainty           -0.035    12.043    
                         FDCE (Setup_fdce_C_CE)      -0.202    11.841    wr_pntr_reg[2]
  -------------------------------------------------------------------
                         required time                         11.841    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 wr_en
                            (input port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_pntr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wclk rise@10.000ns - wclk rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 1.045ns (44.483%)  route 1.305ns (55.517%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 12.078 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  wr_en (IN)
                         net (fo=0)                   0.000     4.000    wr_en
                                                                      r  wr_en_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  wr_en_IBUF_inst/O
                         net (fo=13, unplaced)        0.800     5.721    wr_en_IBUF
                                                                      r  wr_pntr[5]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.845 r  wr_pntr[5]_i_1/O
                         net (fo=6, unplaced)         0.505     6.350    wr_pntr0
                         FDCE                                         r  wr_pntr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      10.000    10.000 r  
                                                      0.000    10.000 r  wclk (IN)
                         net (fo=0)                   0.000    10.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    10.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.439    12.078    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[3]/C
                         clock pessimism              0.000    12.078    
                         clock uncertainty           -0.035    12.043    
                         FDCE (Setup_fdce_C_CE)      -0.202    11.841    wr_pntr_reg[3]
  -------------------------------------------------------------------
                         required time                         11.841    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 wr_en
                            (input port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_pntr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wclk rise@10.000ns - wclk rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 1.045ns (44.483%)  route 1.305ns (55.517%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 12.078 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  wr_en (IN)
                         net (fo=0)                   0.000     4.000    wr_en
                                                                      r  wr_en_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  wr_en_IBUF_inst/O
                         net (fo=13, unplaced)        0.800     5.721    wr_en_IBUF
                                                                      r  wr_pntr[5]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.845 r  wr_pntr[5]_i_1/O
                         net (fo=6, unplaced)         0.505     6.350    wr_pntr0
                         FDCE                                         r  wr_pntr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      10.000    10.000 r  
                                                      0.000    10.000 r  wclk (IN)
                         net (fo=0)                   0.000    10.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    10.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.439    12.078    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[4]/C
                         clock pessimism              0.000    12.078    
                         clock uncertainty           -0.035    12.043    
                         FDCE (Setup_fdce_C_CE)      -0.202    11.841    wr_pntr_reg[4]
  -------------------------------------------------------------------
                         required time                         11.841    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 wr_en
                            (input port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_pntr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wclk rise@10.000ns - wclk rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 1.045ns (44.483%)  route 1.305ns (55.517%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 12.078 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  wr_en (IN)
                         net (fo=0)                   0.000     4.000    wr_en
                                                                      r  wr_en_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  wr_en_IBUF_inst/O
                         net (fo=13, unplaced)        0.800     5.721    wr_en_IBUF
                                                                      r  wr_pntr[5]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.845 r  wr_pntr[5]_i_1/O
                         net (fo=6, unplaced)         0.505     6.350    wr_pntr0
                         FDCE                                         r  wr_pntr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      10.000    10.000 r  
                                                      0.000    10.000 r  wclk (IN)
                         net (fo=0)                   0.000    10.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    10.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.439    12.078    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[5]/C
                         clock pessimism              0.000    12.078    
                         clock uncertainty           -0.035    12.043    
                         FDCE (Setup_fdce_C_CE)      -0.202    11.841    wr_pntr_reg[5]
  -------------------------------------------------------------------
                         required time                         11.841    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 wr_en
                            (input port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_0_31_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (wclk rise@10.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.339ns (48.866%)  route 0.355ns (51.134%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.628ns = ( 10.628 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  wr_en (IN)
                         net (fo=0)                   0.000     4.000    wr_en
                                                                      r  wr_en_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     4.339 r  wr_en_IBUF_inst/O
                         net (fo=13, unplaced)        0.355     4.694    mem_reg_0_31_0_5/WE
                         RAMD32                                       r  mem_reg_0_31_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      10.000    10.000 r  
                                                      0.000    10.000 r  wclk (IN)
                         net (fo=0)                   0.000    10.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151    10.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337    10.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    10.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.114    10.628    mem_reg_0_31_0_5/WCLK
                         RAMD32                                       r  mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.000    10.628    
                         clock uncertainty           -0.035    10.592    
                         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.215    10.377    mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         10.377    
                         arrival time                          -4.694    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 wr_en
                            (input port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_0_31_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (wclk rise@10.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.339ns (48.866%)  route 0.355ns (51.134%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.628ns = ( 10.628 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  wr_en (IN)
                         net (fo=0)                   0.000     4.000    wr_en
                                                                      r  wr_en_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     4.339 r  wr_en_IBUF_inst/O
                         net (fo=13, unplaced)        0.355     4.694    mem_reg_0_31_0_5/WE
                         RAMD32                                       r  mem_reg_0_31_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      10.000    10.000 r  
                                                      0.000    10.000 r  wclk (IN)
                         net (fo=0)                   0.000    10.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151    10.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337    10.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    10.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.114    10.628    mem_reg_0_31_0_5/WCLK
                         RAMD32                                       r  mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.000    10.628    
                         clock uncertainty           -0.035    10.592    
                         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.215    10.377    mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.377    
                         arrival time                          -4.694    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 wr_en
                            (input port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_0_31_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (wclk rise@10.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.339ns (48.866%)  route 0.355ns (51.134%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.628ns = ( 10.628 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  wr_en (IN)
                         net (fo=0)                   0.000     4.000    wr_en
                                                                      r  wr_en_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     4.339 r  wr_en_IBUF_inst/O
                         net (fo=13, unplaced)        0.355     4.694    mem_reg_0_31_0_5/WE
                         RAMD32                                       r  mem_reg_0_31_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      10.000    10.000 r  
                                                      0.000    10.000 r  wclk (IN)
                         net (fo=0)                   0.000    10.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151    10.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337    10.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    10.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.114    10.628    mem_reg_0_31_0_5/WCLK
                         RAMD32                                       r  mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism              0.000    10.628    
                         clock uncertainty           -0.035    10.592    
                         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.215    10.377    mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         10.377    
                         arrival time                          -4.694    
  -------------------------------------------------------------------
                         slack                                  5.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 wr_pntr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.147ns (34.165%)  route 0.283ns (65.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.114     0.628    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  wr_pntr_reg[3]/Q
                         net (fo=20, unplaced)        0.283     1.058    mem_reg_0_31_0_5/ADDRD3
                         RAMD32                                       r  mem_reg_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.259     0.982    mem_reg_0_31_0_5/WCLK
                         RAMD32                                       r  mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.209     0.773    
                         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     0.960    mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 wr_pntr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_0_31_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.147ns (34.165%)  route 0.283ns (65.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.114     0.628    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  wr_pntr_reg[3]/Q
                         net (fo=20, unplaced)        0.283     1.058    mem_reg_0_31_0_5/ADDRD3
                         RAMD32                                       r  mem_reg_0_31_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.259     0.982    mem_reg_0_31_0_5/WCLK
                         RAMD32                                       r  mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.209     0.773    
                         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     0.960    mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 wr_pntr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_0_31_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.147ns (34.165%)  route 0.283ns (65.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.114     0.628    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  wr_pntr_reg[3]/Q
                         net (fo=20, unplaced)        0.283     1.058    mem_reg_0_31_0_5/ADDRD3
                         RAMD32                                       r  mem_reg_0_31_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.259     0.982    mem_reg_0_31_0_5/WCLK
                         RAMD32                                       r  mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.209     0.773    
                         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     0.960    mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 wr_pntr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_0_31_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.147ns (34.165%)  route 0.283ns (65.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.114     0.628    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  wr_pntr_reg[3]/Q
                         net (fo=20, unplaced)        0.283     1.058    mem_reg_0_31_0_5/ADDRD3
                         RAMD32                                       r  mem_reg_0_31_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.259     0.982    mem_reg_0_31_0_5/WCLK
                         RAMD32                                       r  mem_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.209     0.773    
                         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     0.960    mem_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 wr_pntr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_0_31_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.147ns (34.165%)  route 0.283ns (65.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.114     0.628    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  wr_pntr_reg[3]/Q
                         net (fo=20, unplaced)        0.283     1.058    mem_reg_0_31_0_5/ADDRD3
                         RAMD32                                       r  mem_reg_0_31_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.259     0.982    mem_reg_0_31_0_5/WCLK
                         RAMD32                                       r  mem_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.209     0.773    
                         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     0.960    mem_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 wr_pntr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_0_31_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.147ns (34.165%)  route 0.283ns (65.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.114     0.628    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  wr_pntr_reg[3]/Q
                         net (fo=20, unplaced)        0.283     1.058    mem_reg_0_31_0_5/ADDRD3
                         RAMD32                                       r  mem_reg_0_31_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.259     0.982    mem_reg_0_31_0_5/WCLK
                         RAMD32                                       r  mem_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.209     0.773    
                         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     0.960    mem_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 wr_pntr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_0_31_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.147ns (34.165%)  route 0.283ns (65.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.114     0.628    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  wr_pntr_reg[3]/Q
                         net (fo=20, unplaced)        0.283     1.058    mem_reg_0_31_0_5/ADDRD3
                         RAMS32                                       r  mem_reg_0_31_0_5/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.259     0.982    mem_reg_0_31_0_5/WCLK
                         RAMS32                                       r  mem_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.209     0.773    
                         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187     0.960    mem_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 wr_pntr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_0_31_0_5/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.147ns (34.165%)  route 0.283ns (65.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.114     0.628    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  wr_pntr_reg[3]/Q
                         net (fo=20, unplaced)        0.283     1.058    mem_reg_0_31_0_5/ADDRD3
                         RAMS32                                       r  mem_reg_0_31_0_5/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.259     0.982    mem_reg_0_31_0_5/WCLK
                         RAMS32                                       r  mem_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.209     0.773    
                         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187     0.960    mem_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 wr_pntr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_0_31_6_7/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.147ns (34.165%)  route 0.283ns (65.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.114     0.628    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  wr_pntr_reg[3]/Q
                         net (fo=20, unplaced)        0.283     1.058    mem_reg_0_31_6_7/A3
                         RAMD32                                       r  mem_reg_0_31_6_7/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.259     0.982    mem_reg_0_31_6_7/WCLK
                         RAMD32                                       r  mem_reg_0_31_6_7/DP/CLK
                         clock pessimism             -0.209     0.773    
                         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     0.960    mem_reg_0_31_6_7/DP
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 wr_pntr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_0_31_6_7/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.147ns (34.165%)  route 0.283ns (65.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.114     0.628    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  wr_pntr_reg[3]/Q
                         net (fo=20, unplaced)        0.283     1.058    mem_reg_0_31_6_7/A3
                         RAMD32                                       r  mem_reg_0_31_6_7/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.259     0.982    mem_reg_0_31_6_7/WCLK
                         RAMD32                                       r  mem_reg_0_31_6_7/SP/CLK
                         clock pessimism             -0.209     0.773    
                         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     0.960    mem_reg_0_31_6_7/SP
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wclk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845                wclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000                wr_pntr_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000                wr_pntr_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000                wr_pntr_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000                wr_pntr_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000                wr_pntr_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000                wr_pntr_reg[5]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750                mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750                mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750                mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750                mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750                mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750                mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750                mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750                mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750                mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750                mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  wclk
  To Clock:  wclk

Setup :            0  Failing Endpoints,  Worst Slack        5.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.951ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.022ns  (required time - arrival time)
  Source:                 rstn
                            (input port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_pntr_reg[0]/CLR
                            (recovery check against rising-edge clock wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (wclk rise@10.000ns - wclk rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 1.045ns (39.167%)  route 1.624ns (60.833%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 12.078 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rstn (IN)
                         net (fo=0)                   0.000     4.000    rstn
                                                                      r  rstn_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  rstn_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.721    rstn_IBUF
                                                                      r  rd_pntr[5]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.845 f  rd_pntr[5]_i_3/O
                         net (fo=12, unplaced)        0.824     6.669    rd_pntr[5]_i_3_n_0
                         FDCE                                         f  wr_pntr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      10.000    10.000 r  
                                                      0.000    10.000 r  wclk (IN)
                         net (fo=0)                   0.000    10.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    10.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.439    12.078    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[0]/C
                         clock pessimism              0.000    12.078    
                         clock uncertainty           -0.035    12.043    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.691    wr_pntr_reg[0]
  -------------------------------------------------------------------
                         required time                         11.691    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                  5.022    

Slack (MET) :             5.022ns  (required time - arrival time)
  Source:                 rstn
                            (input port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_pntr_reg[1]/CLR
                            (recovery check against rising-edge clock wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (wclk rise@10.000ns - wclk rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 1.045ns (39.167%)  route 1.624ns (60.833%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 12.078 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rstn (IN)
                         net (fo=0)                   0.000     4.000    rstn
                                                                      r  rstn_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  rstn_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.721    rstn_IBUF
                                                                      r  rd_pntr[5]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.845 f  rd_pntr[5]_i_3/O
                         net (fo=12, unplaced)        0.824     6.669    rd_pntr[5]_i_3_n_0
                         FDCE                                         f  wr_pntr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      10.000    10.000 r  
                                                      0.000    10.000 r  wclk (IN)
                         net (fo=0)                   0.000    10.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    10.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.439    12.078    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[1]/C
                         clock pessimism              0.000    12.078    
                         clock uncertainty           -0.035    12.043    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.691    wr_pntr_reg[1]
  -------------------------------------------------------------------
                         required time                         11.691    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                  5.022    

Slack (MET) :             5.022ns  (required time - arrival time)
  Source:                 rstn
                            (input port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_pntr_reg[2]/CLR
                            (recovery check against rising-edge clock wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (wclk rise@10.000ns - wclk rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 1.045ns (39.167%)  route 1.624ns (60.833%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 12.078 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rstn (IN)
                         net (fo=0)                   0.000     4.000    rstn
                                                                      r  rstn_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  rstn_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.721    rstn_IBUF
                                                                      r  rd_pntr[5]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.845 f  rd_pntr[5]_i_3/O
                         net (fo=12, unplaced)        0.824     6.669    rd_pntr[5]_i_3_n_0
                         FDCE                                         f  wr_pntr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      10.000    10.000 r  
                                                      0.000    10.000 r  wclk (IN)
                         net (fo=0)                   0.000    10.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    10.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.439    12.078    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[2]/C
                         clock pessimism              0.000    12.078    
                         clock uncertainty           -0.035    12.043    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.691    wr_pntr_reg[2]
  -------------------------------------------------------------------
                         required time                         11.691    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                  5.022    

Slack (MET) :             5.022ns  (required time - arrival time)
  Source:                 rstn
                            (input port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_pntr_reg[3]/CLR
                            (recovery check against rising-edge clock wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (wclk rise@10.000ns - wclk rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 1.045ns (39.167%)  route 1.624ns (60.833%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 12.078 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rstn (IN)
                         net (fo=0)                   0.000     4.000    rstn
                                                                      r  rstn_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  rstn_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.721    rstn_IBUF
                                                                      r  rd_pntr[5]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.845 f  rd_pntr[5]_i_3/O
                         net (fo=12, unplaced)        0.824     6.669    rd_pntr[5]_i_3_n_0
                         FDCE                                         f  wr_pntr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      10.000    10.000 r  
                                                      0.000    10.000 r  wclk (IN)
                         net (fo=0)                   0.000    10.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    10.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.439    12.078    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[3]/C
                         clock pessimism              0.000    12.078    
                         clock uncertainty           -0.035    12.043    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.691    wr_pntr_reg[3]
  -------------------------------------------------------------------
                         required time                         11.691    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                  5.022    

Slack (MET) :             5.022ns  (required time - arrival time)
  Source:                 rstn
                            (input port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_pntr_reg[4]/CLR
                            (recovery check against rising-edge clock wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (wclk rise@10.000ns - wclk rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 1.045ns (39.167%)  route 1.624ns (60.833%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 12.078 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rstn (IN)
                         net (fo=0)                   0.000     4.000    rstn
                                                                      r  rstn_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  rstn_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.721    rstn_IBUF
                                                                      r  rd_pntr[5]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.845 f  rd_pntr[5]_i_3/O
                         net (fo=12, unplaced)        0.824     6.669    rd_pntr[5]_i_3_n_0
                         FDCE                                         f  wr_pntr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      10.000    10.000 r  
                                                      0.000    10.000 r  wclk (IN)
                         net (fo=0)                   0.000    10.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    10.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.439    12.078    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[4]/C
                         clock pessimism              0.000    12.078    
                         clock uncertainty           -0.035    12.043    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.691    wr_pntr_reg[4]
  -------------------------------------------------------------------
                         required time                         11.691    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                  5.022    

Slack (MET) :             5.022ns  (required time - arrival time)
  Source:                 rstn
                            (input port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_pntr_reg[5]/CLR
                            (recovery check against rising-edge clock wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (wclk rise@10.000ns - wclk rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 1.045ns (39.167%)  route 1.624ns (60.833%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 12.078 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rstn (IN)
                         net (fo=0)                   0.000     4.000    rstn
                                                                      r  rstn_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  rstn_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.721    rstn_IBUF
                                                                      r  rd_pntr[5]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.845 f  rd_pntr[5]_i_3/O
                         net (fo=12, unplaced)        0.824     6.669    rd_pntr[5]_i_3_n_0
                         FDCE                                         f  wr_pntr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      10.000    10.000 r  
                                                      0.000    10.000 r  wclk (IN)
                         net (fo=0)                   0.000    10.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788    10.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.439    12.078    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[5]/C
                         clock pessimism              0.000    12.078    
                         clock uncertainty           -0.035    12.043    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.691    wr_pntr_reg[5]
  -------------------------------------------------------------------
                         required time                         11.691    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                  5.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.951ns  (arrival time - required time)
  Source:                 rstn
                            (input port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_pntr_reg[0]/CLR
                            (removal check against rising-edge clock wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.196ns (22.233%)  route 0.684ns (77.767%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  rstn (IN)
                         net (fo=0)                   0.000     2.000    rstn
                                                                      r  rstn_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     2.151 r  rstn_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.488    rstn_IBUF
                                                                      r  rd_pntr[5]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.533 f  rd_pntr[5]_i_3/O
                         net (fo=12, unplaced)        0.347     2.880    rd_pntr[5]_i_3_n_0
                         FDCE                                         f  wr_pntr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.259     0.982    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[0]/C
                         clock pessimism              0.000     0.982    
                         clock uncertainty            0.035     1.017    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.929    wr_pntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             1.951ns  (arrival time - required time)
  Source:                 rstn
                            (input port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_pntr_reg[1]/CLR
                            (removal check against rising-edge clock wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.196ns (22.233%)  route 0.684ns (77.767%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  rstn (IN)
                         net (fo=0)                   0.000     2.000    rstn
                                                                      r  rstn_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     2.151 r  rstn_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.488    rstn_IBUF
                                                                      r  rd_pntr[5]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.533 f  rd_pntr[5]_i_3/O
                         net (fo=12, unplaced)        0.347     2.880    rd_pntr[5]_i_3_n_0
                         FDCE                                         f  wr_pntr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.259     0.982    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[1]/C
                         clock pessimism              0.000     0.982    
                         clock uncertainty            0.035     1.017    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.929    wr_pntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             1.951ns  (arrival time - required time)
  Source:                 rstn
                            (input port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_pntr_reg[2]/CLR
                            (removal check against rising-edge clock wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.196ns (22.233%)  route 0.684ns (77.767%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  rstn (IN)
                         net (fo=0)                   0.000     2.000    rstn
                                                                      r  rstn_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     2.151 r  rstn_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.488    rstn_IBUF
                                                                      r  rd_pntr[5]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.533 f  rd_pntr[5]_i_3/O
                         net (fo=12, unplaced)        0.347     2.880    rd_pntr[5]_i_3_n_0
                         FDCE                                         f  wr_pntr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.259     0.982    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[2]/C
                         clock pessimism              0.000     0.982    
                         clock uncertainty            0.035     1.017    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.929    wr_pntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             1.951ns  (arrival time - required time)
  Source:                 rstn
                            (input port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_pntr_reg[3]/CLR
                            (removal check against rising-edge clock wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.196ns (22.233%)  route 0.684ns (77.767%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  rstn (IN)
                         net (fo=0)                   0.000     2.000    rstn
                                                                      r  rstn_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     2.151 r  rstn_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.488    rstn_IBUF
                                                                      r  rd_pntr[5]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.533 f  rd_pntr[5]_i_3/O
                         net (fo=12, unplaced)        0.347     2.880    rd_pntr[5]_i_3_n_0
                         FDCE                                         f  wr_pntr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.259     0.982    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[3]/C
                         clock pessimism              0.000     0.982    
                         clock uncertainty            0.035     1.017    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.929    wr_pntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             1.951ns  (arrival time - required time)
  Source:                 rstn
                            (input port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_pntr_reg[4]/CLR
                            (removal check against rising-edge clock wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.196ns (22.233%)  route 0.684ns (77.767%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  rstn (IN)
                         net (fo=0)                   0.000     2.000    rstn
                                                                      r  rstn_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     2.151 r  rstn_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.488    rstn_IBUF
                                                                      r  rd_pntr[5]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.533 f  rd_pntr[5]_i_3/O
                         net (fo=12, unplaced)        0.347     2.880    rd_pntr[5]_i_3_n_0
                         FDCE                                         f  wr_pntr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.259     0.982    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[4]/C
                         clock pessimism              0.000     0.982    
                         clock uncertainty            0.035     1.017    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.929    wr_pntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             1.951ns  (arrival time - required time)
  Source:                 rstn
                            (input port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_pntr_reg[5]/CLR
                            (removal check against rising-edge clock wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.196ns (22.233%)  route 0.684ns (77.767%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  rstn (IN)
                         net (fo=0)                   0.000     2.000    rstn
                                                                      r  rstn_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     2.151 r  rstn_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.488    rstn_IBUF
                                                                      r  rd_pntr[5]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.533 f  rd_pntr[5]_i_3/O
                         net (fo=12, unplaced)        0.347     2.880    rd_pntr[5]_i_3_n_0
                         FDCE                                         f  wr_pntr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.259     0.982    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[5]/C
                         clock pessimism              0.000     0.982    
                         clock uncertainty            0.035     1.017    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.929    wr_pntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  1.951    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wclk
  To Clock:  rclk

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_pntr_reg[0]/CLR
                            (recovery check against rising-edge clock rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.669ns  (logic 1.045ns (39.167%)  route 1.624ns (60.833%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rstn (IN)
                         net (fo=0)                   0.000     4.000    rstn
                                                                      r  rstn_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  rstn_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.721    rstn_IBUF
                                                                      r  rd_pntr[5]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.845 f  rd_pntr[5]_i_3/O
                         net (fo=12, unplaced)        0.824     6.669    rd_pntr[5]_i_3_n_0
                         FDCE                                         f  rd_pntr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788     0.788 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.548    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.639 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.439     2.078    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_pntr_reg[1]/CLR
                            (recovery check against rising-edge clock rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.669ns  (logic 1.045ns (39.167%)  route 1.624ns (60.833%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rstn (IN)
                         net (fo=0)                   0.000     4.000    rstn
                                                                      r  rstn_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  rstn_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.721    rstn_IBUF
                                                                      r  rd_pntr[5]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.845 f  rd_pntr[5]_i_3/O
                         net (fo=12, unplaced)        0.824     6.669    rd_pntr[5]_i_3_n_0
                         FDCE                                         f  rd_pntr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788     0.788 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.548    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.639 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.439     2.078    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_pntr_reg[2]/CLR
                            (recovery check against rising-edge clock rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.669ns  (logic 1.045ns (39.167%)  route 1.624ns (60.833%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rstn (IN)
                         net (fo=0)                   0.000     4.000    rstn
                                                                      r  rstn_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  rstn_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.721    rstn_IBUF
                                                                      r  rd_pntr[5]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.845 f  rd_pntr[5]_i_3/O
                         net (fo=12, unplaced)        0.824     6.669    rd_pntr[5]_i_3_n_0
                         FDCE                                         f  rd_pntr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788     0.788 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.548    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.639 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.439     2.078    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_pntr_reg[3]/CLR
                            (recovery check against rising-edge clock rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.669ns  (logic 1.045ns (39.167%)  route 1.624ns (60.833%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rstn (IN)
                         net (fo=0)                   0.000     4.000    rstn
                                                                      r  rstn_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  rstn_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.721    rstn_IBUF
                                                                      r  rd_pntr[5]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.845 f  rd_pntr[5]_i_3/O
                         net (fo=12, unplaced)        0.824     6.669    rd_pntr[5]_i_3_n_0
                         FDCE                                         f  rd_pntr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788     0.788 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.548    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.639 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.439     2.078    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_pntr_reg[4]/CLR
                            (recovery check against rising-edge clock rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.669ns  (logic 1.045ns (39.167%)  route 1.624ns (60.833%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rstn (IN)
                         net (fo=0)                   0.000     4.000    rstn
                                                                      r  rstn_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  rstn_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.721    rstn_IBUF
                                                                      r  rd_pntr[5]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.845 f  rd_pntr[5]_i_3/O
                         net (fo=12, unplaced)        0.824     6.669    rd_pntr[5]_i_3_n_0
                         FDCE                                         f  rd_pntr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788     0.788 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.548    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.639 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.439     2.078    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_pntr_reg[5]/CLR
                            (recovery check against rising-edge clock rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.669ns  (logic 1.045ns (39.167%)  route 1.624ns (60.833%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            4.000ns
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  rstn (IN)
                         net (fo=0)                   0.000     4.000    rstn
                                                                      r  rstn_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     4.921 r  rstn_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     5.721    rstn_IBUF
                                                                      r  rd_pntr[5]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     5.845 f  rd_pntr[5]_i_3/O
                         net (fo=12, unplaced)        0.824     6.669    rd_pntr[5]_i_3_n_0
                         FDCE                                         f  rd_pntr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788     0.788 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.548    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.639 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.439     2.078    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[5]/C

Slack:                    inf
  Source:                 wr_pntr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_pntr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.720ns  (logic 0.897ns (32.978%)  route 1.823ns (67.022%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.584     2.406    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  wr_pntr_reg[0]/Q
                         net (fo=23, unplaced)        0.869     3.753    wr_pntr_reg_n_0_[0]
                                                                      r  rd_pntr[5]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.048 f  rd_pntr[5]_i_4/O
                         net (fo=1, unplaced)         0.449     4.497    rd_pntr[5]_i_4_n_0
                                                                      f  rd_pntr[5]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.621 r  rd_pntr[5]_i_1/O
                         net (fo=6, unplaced)         0.505     5.126    rd_pntr0
                         FDCE                                         r  rd_pntr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788     0.788 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.548    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.639 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.439     2.078    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[0]/C

Slack:                    inf
  Source:                 wr_pntr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_pntr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.720ns  (logic 0.897ns (32.978%)  route 1.823ns (67.022%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.584     2.406    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  wr_pntr_reg[0]/Q
                         net (fo=23, unplaced)        0.869     3.753    wr_pntr_reg_n_0_[0]
                                                                      r  rd_pntr[5]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.048 f  rd_pntr[5]_i_4/O
                         net (fo=1, unplaced)         0.449     4.497    rd_pntr[5]_i_4_n_0
                                                                      f  rd_pntr[5]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.621 r  rd_pntr[5]_i_1/O
                         net (fo=6, unplaced)         0.505     5.126    rd_pntr0
                         FDCE                                         r  rd_pntr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788     0.788 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.548    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.639 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.439     2.078    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[1]/C

Slack:                    inf
  Source:                 wr_pntr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_pntr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.720ns  (logic 0.897ns (32.978%)  route 1.823ns (67.022%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.584     2.406    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  wr_pntr_reg[0]/Q
                         net (fo=23, unplaced)        0.869     3.753    wr_pntr_reg_n_0_[0]
                                                                      r  rd_pntr[5]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.048 f  rd_pntr[5]_i_4/O
                         net (fo=1, unplaced)         0.449     4.497    rd_pntr[5]_i_4_n_0
                                                                      f  rd_pntr[5]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.621 r  rd_pntr[5]_i_1/O
                         net (fo=6, unplaced)         0.505     5.126    rd_pntr0
                         FDCE                                         r  rd_pntr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788     0.788 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.548    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.639 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.439     2.078    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[2]/C

Slack:                    inf
  Source:                 wr_pntr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_pntr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.720ns  (logic 0.897ns (32.978%)  route 1.823ns (67.022%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.584     2.406    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  wr_pntr_reg[0]/Q
                         net (fo=23, unplaced)        0.869     3.753    wr_pntr_reg_n_0_[0]
                                                                      r  rd_pntr[5]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.048 f  rd_pntr[5]_i_4/O
                         net (fo=1, unplaced)         0.449     4.497    rd_pntr[5]_i_4_n_0
                                                                      f  rd_pntr[5]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.621 r  rd_pntr[5]_i_1/O
                         net (fo=6, unplaced)         0.505     5.126    rd_pntr0
                         FDCE                                         r  rd_pntr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788     0.788 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.548    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.639 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.439     2.078    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wr_pntr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_pntr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.906ns  (logic 0.290ns (32.000%)  route 0.616ns (68.000%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.114     0.628    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  wr_pntr_reg[4]/Q
                         net (fo=18, unplaced)        0.222     0.997    wr_pntr_reg_n_0_[4]
                                                                      r  empty_OBUF_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.095 f  empty_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.181     1.276    empty_OBUF_inst_i_3_n_0
                                                                      f  rd_pntr[5]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     1.321 r  rd_pntr[5]_i_1/O
                         net (fo=6, unplaced)         0.213     1.534    rd_pntr0
                         FDCE                                         r  rd_pntr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     0.982    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[0]/C

Slack:                    inf
  Source:                 wr_pntr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_pntr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.906ns  (logic 0.290ns (32.000%)  route 0.616ns (68.000%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.114     0.628    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  wr_pntr_reg[4]/Q
                         net (fo=18, unplaced)        0.222     0.997    wr_pntr_reg_n_0_[4]
                                                                      r  empty_OBUF_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.095 f  empty_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.181     1.276    empty_OBUF_inst_i_3_n_0
                                                                      f  rd_pntr[5]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     1.321 r  rd_pntr[5]_i_1/O
                         net (fo=6, unplaced)         0.213     1.534    rd_pntr0
                         FDCE                                         r  rd_pntr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     0.982    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[1]/C

Slack:                    inf
  Source:                 wr_pntr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_pntr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.906ns  (logic 0.290ns (32.000%)  route 0.616ns (68.000%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.114     0.628    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  wr_pntr_reg[4]/Q
                         net (fo=18, unplaced)        0.222     0.997    wr_pntr_reg_n_0_[4]
                                                                      r  empty_OBUF_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.095 f  empty_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.181     1.276    empty_OBUF_inst_i_3_n_0
                                                                      f  rd_pntr[5]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     1.321 r  rd_pntr[5]_i_1/O
                         net (fo=6, unplaced)         0.213     1.534    rd_pntr0
                         FDCE                                         r  rd_pntr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     0.982    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[2]/C

Slack:                    inf
  Source:                 wr_pntr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_pntr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.906ns  (logic 0.290ns (32.000%)  route 0.616ns (68.000%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.114     0.628    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  wr_pntr_reg[4]/Q
                         net (fo=18, unplaced)        0.222     0.997    wr_pntr_reg_n_0_[4]
                                                                      r  empty_OBUF_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.095 f  empty_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.181     1.276    empty_OBUF_inst_i_3_n_0
                                                                      f  rd_pntr[5]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     1.321 r  rd_pntr[5]_i_1/O
                         net (fo=6, unplaced)         0.213     1.534    rd_pntr0
                         FDCE                                         r  rd_pntr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     0.982    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[3]/C

Slack:                    inf
  Source:                 wr_pntr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_pntr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.906ns  (logic 0.290ns (32.000%)  route 0.616ns (68.000%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.114     0.628    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  wr_pntr_reg[4]/Q
                         net (fo=18, unplaced)        0.222     0.997    wr_pntr_reg_n_0_[4]
                                                                      r  empty_OBUF_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.095 f  empty_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.181     1.276    empty_OBUF_inst_i_3_n_0
                                                                      f  rd_pntr[5]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     1.321 r  rd_pntr[5]_i_1/O
                         net (fo=6, unplaced)         0.213     1.534    rd_pntr0
                         FDCE                                         r  rd_pntr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     0.982    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[4]/C

Slack:                    inf
  Source:                 wr_pntr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_pntr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.906ns  (logic 0.290ns (32.000%)  route 0.616ns (68.000%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.114     0.628    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  wr_pntr_reg[4]/Q
                         net (fo=18, unplaced)        0.222     0.997    wr_pntr_reg_n_0_[4]
                                                                      r  empty_OBUF_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.095 f  empty_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.181     1.276    empty_OBUF_inst_i_3_n_0
                                                                      f  rd_pntr[5]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     1.321 r  rd_pntr[5]_i_1/O
                         net (fo=6, unplaced)         0.213     1.534    rd_pntr0
                         FDCE                                         r  rd_pntr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     0.982    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_pntr_reg[0]/CLR
                            (removal check against rising-edge clock rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.880ns  (logic 0.196ns (22.233%)  route 0.684ns (77.767%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  rstn (IN)
                         net (fo=0)                   0.000     2.000    rstn
                                                                      r  rstn_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     2.151 r  rstn_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.488    rstn_IBUF
                                                                      r  rd_pntr[5]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.533 f  rd_pntr[5]_i_3/O
                         net (fo=12, unplaced)        0.347     2.880    rd_pntr[5]_i_3_n_0
                         FDCE                                         f  rd_pntr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     0.982    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_pntr_reg[1]/CLR
                            (removal check against rising-edge clock rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.880ns  (logic 0.196ns (22.233%)  route 0.684ns (77.767%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  rstn (IN)
                         net (fo=0)                   0.000     2.000    rstn
                                                                      r  rstn_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     2.151 r  rstn_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.488    rstn_IBUF
                                                                      r  rd_pntr[5]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.533 f  rd_pntr[5]_i_3/O
                         net (fo=12, unplaced)        0.347     2.880    rd_pntr[5]_i_3_n_0
                         FDCE                                         f  rd_pntr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     0.982    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_pntr_reg[2]/CLR
                            (removal check against rising-edge clock rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.880ns  (logic 0.196ns (22.233%)  route 0.684ns (77.767%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  rstn (IN)
                         net (fo=0)                   0.000     2.000    rstn
                                                                      r  rstn_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     2.151 r  rstn_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.488    rstn_IBUF
                                                                      r  rd_pntr[5]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.533 f  rd_pntr[5]_i_3/O
                         net (fo=12, unplaced)        0.347     2.880    rd_pntr[5]_i_3_n_0
                         FDCE                                         f  rd_pntr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     0.982    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_pntr_reg[3]/CLR
                            (removal check against rising-edge clock rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.880ns  (logic 0.196ns (22.233%)  route 0.684ns (77.767%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  rstn (IN)
                         net (fo=0)                   0.000     2.000    rstn
                                                                      r  rstn_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     2.151 r  rstn_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.488    rstn_IBUF
                                                                      r  rd_pntr[5]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.533 f  rd_pntr[5]_i_3/O
                         net (fo=12, unplaced)        0.347     2.880    rd_pntr[5]_i_3_n_0
                         FDCE                                         f  rd_pntr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     0.982    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rclk
  To Clock:  wclk

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rd_pntr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_pntr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.825ns  (logic 0.897ns (31.752%)  route 1.928ns (68.248%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.406    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rd_pntr_reg[3]/Q
                         net (fo=14, unplaced)        0.521     3.405    rd_pntr_reg_n_0_[3]
                                                                      r  wr_pntr[5]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.700 f  wr_pntr[5]_i_3/O
                         net (fo=1, unplaced)         0.902     4.602    wr_pntr[5]_i_3_n_0
                                                                      f  wr_pntr[5]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.726 r  wr_pntr[5]_i_1/O
                         net (fo=6, unplaced)         0.505     5.231    wr_pntr0
                         FDCE                                         r  wr_pntr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788     0.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.439     2.078    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[0]/C

Slack:                    inf
  Source:                 rd_pntr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_pntr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.825ns  (logic 0.897ns (31.752%)  route 1.928ns (68.248%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.406    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rd_pntr_reg[3]/Q
                         net (fo=14, unplaced)        0.521     3.405    rd_pntr_reg_n_0_[3]
                                                                      r  wr_pntr[5]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.700 f  wr_pntr[5]_i_3/O
                         net (fo=1, unplaced)         0.902     4.602    wr_pntr[5]_i_3_n_0
                                                                      f  wr_pntr[5]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.726 r  wr_pntr[5]_i_1/O
                         net (fo=6, unplaced)         0.505     5.231    wr_pntr0
                         FDCE                                         r  wr_pntr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788     0.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.439     2.078    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[1]/C

Slack:                    inf
  Source:                 rd_pntr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_pntr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.825ns  (logic 0.897ns (31.752%)  route 1.928ns (68.248%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.406    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rd_pntr_reg[3]/Q
                         net (fo=14, unplaced)        0.521     3.405    rd_pntr_reg_n_0_[3]
                                                                      r  wr_pntr[5]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.700 f  wr_pntr[5]_i_3/O
                         net (fo=1, unplaced)         0.902     4.602    wr_pntr[5]_i_3_n_0
                                                                      f  wr_pntr[5]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.726 r  wr_pntr[5]_i_1/O
                         net (fo=6, unplaced)         0.505     5.231    wr_pntr0
                         FDCE                                         r  wr_pntr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788     0.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.439     2.078    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[2]/C

Slack:                    inf
  Source:                 rd_pntr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_pntr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.825ns  (logic 0.897ns (31.752%)  route 1.928ns (68.248%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.406    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rd_pntr_reg[3]/Q
                         net (fo=14, unplaced)        0.521     3.405    rd_pntr_reg_n_0_[3]
                                                                      r  wr_pntr[5]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.700 f  wr_pntr[5]_i_3/O
                         net (fo=1, unplaced)         0.902     4.602    wr_pntr[5]_i_3_n_0
                                                                      f  wr_pntr[5]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.726 r  wr_pntr[5]_i_1/O
                         net (fo=6, unplaced)         0.505     5.231    wr_pntr0
                         FDCE                                         r  wr_pntr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788     0.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.439     2.078    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[3]/C

Slack:                    inf
  Source:                 rd_pntr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_pntr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.825ns  (logic 0.897ns (31.752%)  route 1.928ns (68.248%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.406    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rd_pntr_reg[3]/Q
                         net (fo=14, unplaced)        0.521     3.405    rd_pntr_reg_n_0_[3]
                                                                      r  wr_pntr[5]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.700 f  wr_pntr[5]_i_3/O
                         net (fo=1, unplaced)         0.902     4.602    wr_pntr[5]_i_3_n_0
                                                                      f  wr_pntr[5]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.726 r  wr_pntr[5]_i_1/O
                         net (fo=6, unplaced)         0.505     5.231    wr_pntr0
                         FDCE                                         r  wr_pntr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788     0.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.439     2.078    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[4]/C

Slack:                    inf
  Source:                 rd_pntr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_pntr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.825ns  (logic 0.897ns (31.752%)  route 1.928ns (68.248%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.406    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rd_pntr_reg[3]/Q
                         net (fo=14, unplaced)        0.521     3.405    rd_pntr_reg_n_0_[3]
                                                                      r  wr_pntr[5]_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.700 f  wr_pntr[5]_i_3/O
                         net (fo=1, unplaced)         0.902     4.602    wr_pntr[5]_i_3_n_0
                                                                      f  wr_pntr[5]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.726 r  wr_pntr[5]_i_1/O
                         net (fo=6, unplaced)         0.505     5.231    wr_pntr0
                         FDCE                                         r  wr_pntr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.788     0.788 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.548    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.639 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.439     2.078    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[5]/C

Slack:                    inf
  Source:                 rd_pntr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            full
                            (output port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.603ns  (logic 3.481ns (62.132%)  route 2.122ns (37.868%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.921     0.921 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.721    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.822 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.406    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.884 r  rd_pntr_reg[0]/Q
                         net (fo=17, unplaced)        0.862     3.746    rd_pntr_reg_n_0_[0]
                                                                      r  full_OBUF_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.041 r  full_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.460     4.501    full_OBUF_inst_i_3_n_0
                                                                      r  full_OBUF_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.625 r  full_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.425    full_OBUF
                                                                      r  full_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.584     8.009 r  full_OBUF_inst/O
                         net (fo=0)                   0.000     8.009    full
                                                                      r  full (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rd_pntr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_pntr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.245ns (30.332%)  route 0.563ns (69.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.628    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  rd_pntr_reg[5]/Q
                         net (fo=4, unplaced)         0.350     1.125    p_0_in
                                                                      r  wr_pntr[5]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.223 r  wr_pntr[5]_i_1/O
                         net (fo=6, unplaced)         0.213     1.436    wr_pntr0
                         FDCE                                         r  wr_pntr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.259     0.982    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[0]/C

Slack:                    inf
  Source:                 rd_pntr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_pntr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.245ns (30.332%)  route 0.563ns (69.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.628    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  rd_pntr_reg[5]/Q
                         net (fo=4, unplaced)         0.350     1.125    p_0_in
                                                                      r  wr_pntr[5]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.223 r  wr_pntr[5]_i_1/O
                         net (fo=6, unplaced)         0.213     1.436    wr_pntr0
                         FDCE                                         r  wr_pntr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.259     0.982    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[1]/C

Slack:                    inf
  Source:                 rd_pntr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_pntr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.245ns (30.332%)  route 0.563ns (69.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.628    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  rd_pntr_reg[5]/Q
                         net (fo=4, unplaced)         0.350     1.125    p_0_in
                                                                      r  wr_pntr[5]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.223 r  wr_pntr[5]_i_1/O
                         net (fo=6, unplaced)         0.213     1.436    wr_pntr0
                         FDCE                                         r  wr_pntr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.259     0.982    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[2]/C

Slack:                    inf
  Source:                 rd_pntr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_pntr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.245ns (30.332%)  route 0.563ns (69.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.628    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  rd_pntr_reg[5]/Q
                         net (fo=4, unplaced)         0.350     1.125    p_0_in
                                                                      r  wr_pntr[5]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.223 r  wr_pntr[5]_i_1/O
                         net (fo=6, unplaced)         0.213     1.436    wr_pntr0
                         FDCE                                         r  wr_pntr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.259     0.982    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[3]/C

Slack:                    inf
  Source:                 rd_pntr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_pntr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.245ns (30.332%)  route 0.563ns (69.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.628    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  rd_pntr_reg[5]/Q
                         net (fo=4, unplaced)         0.350     1.125    p_0_in
                                                                      r  wr_pntr[5]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.223 r  wr_pntr[5]_i_1/O
                         net (fo=6, unplaced)         0.213     1.436    wr_pntr0
                         FDCE                                         r  wr_pntr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.259     0.982    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[4]/C

Slack:                    inf
  Source:                 rd_pntr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_pntr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.245ns (30.332%)  route 0.563ns (69.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.628    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  rd_pntr_reg[5]/Q
                         net (fo=4, unplaced)         0.350     1.125    p_0_in
                                                                      r  wr_pntr[5]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.223 r  wr_pntr[5]_i_1/O
                         net (fo=6, unplaced)         0.213     1.436    wr_pntr0
                         FDCE                                         r  wr_pntr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
                                                                      r  wclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.339     0.339 r  wclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.694    wclk_IBUF
                                                                      r  wclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.723 r  wclk_IBUF_BUFG_inst/O
                         net (fo=18, unplaced)        0.259     0.982    wclk_IBUF_BUFG
                         FDCE                                         r  wr_pntr_reg[5]/C

Slack:                    inf
  Source:                 rd_pntr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            full
                            (output port clocked by wclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 1.346ns (67.805%)  route 0.639ns (32.195%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                                                      0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
                                                                      r  rclk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.151     0.151 r  rclk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.488    rclk_IBUF
                                                                      r  rclk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.514 r  rclk_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.628    rclk_IBUF_BUFG
                         FDCE                                         r  rd_pntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.775 r  rd_pntr_reg[3]/Q
                         net (fo=14, unplaced)        0.302     1.077    rd_pntr_reg_n_0_[3]
                                                                      r  full_OBUF_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.175 r  full_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.512    full_OBUF
                                                                      r  full_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.101     2.614 r  full_OBUF_inst/O
                         net (fo=0)                   0.000     2.614    full
                                                                      r  full (OUT)
  -------------------------------------------------------------------    -------------------





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------+----------+-------+---------------+---------+---------------+---------+----------+
Reference | Input      | IO Reg   | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port       | Type     | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+------------+----------+-------+---------------+---------+---------------+---------+----------+
rclk      | rd_en      | FDCE     | -     |     0.509 (r) | SLOW    |     0.275 (r) | SLOW    |          |
rclk      | rstn       | FDCE     | -     |     0.978 (r) | SLOW    |     0.049 (r) | FAST    |          |
wclk      | data_in[0] | RAM32M   | -     |     0.186 (r) | FAST    |     1.241 (r) | SLOW    |          |
wclk      | data_in[1] | RAM32M   | -     |     0.223 (r) | FAST    |     1.171 (r) | SLOW    |          |
wclk      | data_in[2] | RAM32M   | -     |     0.195 (r) | FAST    |     1.240 (r) | SLOW    |          |
wclk      | data_in[3] | RAM32M   | -     |     0.213 (r) | FAST    |     1.182 (r) | SLOW    |          |
wclk      | data_in[4] | RAM32M   | -     |     0.193 (r) | FAST    |     1.238 (r) | SLOW    |          |
wclk      | data_in[5] | RAM32M   | -     |     0.223 (r) | FAST    |     1.162 (r) | SLOW    |          |
wclk      | data_in[6] | RAM32X1D | -     |     0.223 (r) | FAST    |     1.181 (r) | SLOW    |          |
wclk      | data_in[7] | RAM32X1D | -     |     0.223 (r) | FAST    |     1.181 (r) | SLOW    |          |
wclk      | rstn       | FDCE     | -     |     0.978 (r) | SLOW    |     0.049 (r) | FAST    |          |
wclk      | wr_en      | FDCE     | -     |     0.509 (r) | SLOW    |     1.059 (r) | SLOW    |          |
----------+------------+----------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+-------------+----------+-------+----------------+---------+----------------+---------+----------+
Reference | Output      | IO Reg   | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port        | Type     | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+-------------+----------+-------+----------------+---------+----------------+---------+----------+
rclk      | data_out[0] | FDCE     | -     |      7.645 (r) | SLOW    |      2.497 (r) | FAST    |          |
rclk      | data_out[1] | FDCE     | -     |      7.619 (r) | SLOW    |      2.494 (r) | FAST    |          |
rclk      | data_out[2] | FDCE     | -     |      7.647 (r) | SLOW    |      2.497 (r) | FAST    |          |
rclk      | data_out[3] | FDCE     | -     |      7.619 (r) | SLOW    |      2.494 (r) | FAST    |          |
rclk      | data_out[4] | FDCE     | -     |      7.648 (r) | SLOW    |      2.498 (r) | FAST    |          |
rclk      | data_out[5] | FDCE     | -     |      7.619 (r) | SLOW    |      2.494 (r) | FAST    |          |
rclk      | data_out[6] | FDCE     | -     |      7.619 (r) | SLOW    |      2.494 (r) | FAST    |          |
rclk      | data_out[7] | FDCE     | -     |      7.619 (r) | SLOW    |      2.494 (r) | FAST    |          |
rclk      | empty       | FDCE     | -     |      8.198 (r) | SLOW    |      2.612 (r) | FAST    |          |
rclk      | full        | FDCE     | -     |      8.044 (r) | SLOW    |      2.578 (r) | FAST    |          |
wclk      | data_out[0] | RAM32M   | -     |      7.169 (r) | SLOW    |      2.523 (r) | FAST    |          |
wclk      | data_out[1] | RAM32M   | -     |      7.134 (r) | SLOW    |      2.509 (r) | FAST    |          |
wclk      | data_out[2] | RAM32M   | -     |      7.168 (r) | SLOW    |      2.425 (r) | FAST    |          |
wclk      | data_out[3] | RAM32M   | -     |      7.142 (r) | SLOW    |      2.419 (r) | FAST    |          |
wclk      | data_out[4] | RAM32M   | -     |      7.161 (r) | SLOW    |      2.421 (r) | FAST    |          |
wclk      | data_out[5] | RAM32M   | -     |      7.139 (r) | SLOW    |      2.417 (r) | FAST    |          |
wclk      | data_out[6] | RAM32X1D | -     |      7.139 (r) | SLOW    |      2.417 (r) | FAST    |          |
wclk      | data_out[7] | RAM32X1D | -     |      7.139 (r) | SLOW    |      2.417 (r) | FAST    |          |
wclk      | empty       | FDCE     | -     |      8.048 (r) | SLOW    |      2.583 (r) | FAST    |          |
wclk      | full        | FDCE     | -     |      8.210 (r) | SLOW    |      2.614 (r) | FAST    |          |
----------+-------------+----------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
rclk   | rclk        |         3.254 | SLOW    |               |         |               |         |               |         |
wclk   | rclk        |         3.285 | SLOW    |               |         |               |         |               |         |
rclk   | wclk        |         3.390 | SLOW    |               |         |               |         |               |         |
wclk   | wclk        |         3.242 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: wclk
Worst Case Data Window: 1.464 ns
Ideal Clock Offset to Actual Clock: 0.509 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
data_in[0]         |  0.186 (r) | FAST    |   1.241 (r) | SLOW    |     5.814 |     0.759 |         2.528 |
data_in[1]         |  0.223 (r) | FAST    |   1.171 (r) | SLOW    |     5.777 |     0.829 |         2.474 |
data_in[2]         |  0.195 (r) | FAST    |   1.240 (r) | SLOW    |     5.805 |     0.760 |         2.523 |
data_in[3]         |  0.213 (r) | FAST    |   1.182 (r) | SLOW    |     5.787 |     0.818 |         2.485 |
data_in[4]         |  0.193 (r) | FAST    |   1.238 (r) | SLOW    |     5.807 |     0.762 |         2.523 |
data_in[5]         |  0.223 (r) | FAST    |   1.162 (r) | SLOW    |     5.777 |     0.838 |         2.470 |
data_in[6]         |  0.223 (r) | FAST    |   1.181 (r) | SLOW    |     5.777 |     0.819 |         2.479 |
data_in[7]         |  0.223 (r) | FAST    |   1.181 (r) | SLOW    |     5.777 |     0.819 |         2.479 |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.223 (r) | FAST    |   1.241 (r) | SLOW    |     5.777 |     0.759 |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: rclk
Bus Skew: 0.029 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
data_out[0]        |   7.645 (r) | SLOW    |   2.497 (r) | FAST    |    0.026 |
data_out[1]        |   7.619 (r) | SLOW    |   2.494 (r) | FAST    |    0.000 |
data_out[2]        |   7.647 (r) | SLOW    |   2.497 (r) | FAST    |    0.028 |
data_out[3]        |   7.619 (r) | SLOW    |   2.494 (r) | FAST    |    0.000 |
data_out[4]        |   7.648 (r) | SLOW    |   2.498 (r) | FAST    |    0.029 |
data_out[5]        |   7.619 (r) | SLOW    |   2.494 (r) | FAST    |    0.000 |
data_out[6]        |   7.619 (r) | SLOW    |   2.494 (r) | FAST    |    0.000 |
data_out[7]        |   7.619 (r) | SLOW    |   2.494 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.648 (r) | SLOW    |   2.494 (r) | FAST    |    0.029 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: wclk
Bus Skew: 0.106 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
data_out[0]        |   7.169 (r) | SLOW    |   2.523 (r) | FAST    |    0.106 |
data_out[1]        |   7.134 (r) | SLOW    |   2.509 (r) | FAST    |    0.092 |
data_out[2]        |   7.168 (r) | SLOW    |   2.425 (r) | FAST    |    0.034 |
data_out[3]        |   7.142 (r) | SLOW    |   2.419 (r) | FAST    |    0.008 |
data_out[4]        |   7.161 (r) | SLOW    |   2.421 (r) | FAST    |    0.027 |
data_out[5]        |   7.139 (r) | SLOW    |   2.417 (r) | FAST    |    0.005 |
data_out[6]        |   7.139 (r) | SLOW    |   2.417 (r) | FAST    |    0.005 |
data_out[7]        |   7.139 (r) | SLOW    |   2.417 (r) | FAST    |    0.005 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.169 (r) | SLOW    |   2.417 (r) | FAST    |    0.106 |
-------------------+-------------+---------+-------------+---------+----------+




