Abbr.,Title,Authors,Publish Date,Type,DOI,Publication,Publication Short,Paper Author's Copy,Abstract,Code,Poster,Slides,tags,featured,projects
quickdough-fpt15,QuickDough: a rapid FPGA loop accelerator design framework using soft CGRA overlay,"Cheng Liu, Ho-Cheung Ng, Hayden Kwok-Hay So",2015-12-07,1,10.1109/FPT.2015.7393130,2015 International Conference on Field Programmable Technology (FPT),FPT'15,quickdough-fpt15.pdf,quickdough-fpt15.txt,,,,,,overlay
customization-fsp15,Automatic Nested Loop Acceleration on FPGAs Using Soft CGRA Overlay,"Cheng Liu, Ho-Cheung Ng, Hayden Kwok-Hay So",2015-08-27,1,arXiv:1509.00042,The Second International Workshop on FPGAs for Software Programmers,FSP'15,customization-fsp15.pdf,customization-fsp15.txt,,,,,,overlay
dvma-fpt13,Direct Virtual Memory Access from FPGA for High-Productivity Heterogeneous Computing,"Ho-Cheung Ng, Yuk-Ming Choi, Hayden Kwok-Hay So",2013-12-01,1,10.1109/FPT.2013.6718414,2013 International Conference on Field-Programmable Technology (FPT),FTP'13,dvma-fpt13.pdf,dvma-fpt13.txt,,,,,,overlay
riscv-olaf16,A Soft Processor Overlay with Tightly-coupled FPGA Accelerator,"Ho-Cheung Ng, Cheng Liu, Hayden Kwok-Hay So",2016-06-21,1,arXiv:1606.06483, 2nd International Workshop on Overlay Architectures for FPGAs (OLAF 2016,OLAF'16,riscv-olaf16.pdf,riscv-olaf16.txt,https://github.com/hku-casr/riscv-overlay,,,,,overlay
imaging-reconfig16,High-throughput cellular imaging with high-speed asymmetric-detection time-stretch optical microscopy under FPGA platform,"Ho-Cheung Ng, Maolin Wang, Bob M.F. Chung, B. Sharat Chandra Varma, Manish Kumar Jaiswal, Sam M.H. Ho, Kevin K. Tsia, Ho Cheung Shum, Hayden Kwok-Hay So",2017-02-16,1,10.1109/ReConFig.2016.7857175,2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig),RECONFIG'16,imaging-reconfig16.pdf,imaging-reconfig16.txt,https://github.com/hku-casr/atom-droplet,,,,,imghardware
nncore-fpt17,NnCore: A parameterized non-linear function generator for machine learning applications in FPGAs,"Sam M.H. Ho, Hayden Kwok-Hay So",2017-12-01,1,10.1109/FPT.2017.8280134,2017 International Conference on Field Programmable Technology (ICFPT),FPT'17,nncore-fpt17.pdf,nncore-fpt17.txt,https://bitbucket.org/hku-casr/nncore/src/master/,,,,,aihardware
actfunc-fccm17,A parameterizable activation function generator for FPGA-based neural network applications,"Sam M.H. Ho, C.H. Dominic Hung, Ho-Cheung Ng, Maolin Wang, Hayden Kwok-Hay So",2017-04-01,1,10.1109/FCCM.2017.40,2017 IEEE 25th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM),FCCM'17,actfunc-fccm17.pdf,actfunc-fccm17.txt,,,,,,aihardware
sparkaccel-reconfig16,Towards FPGA-assisted Spark: An SVM training acceleartion case study,"Sam M.H. Ho, Maolin Wang, Ho-Cheung Ng, Hayden Kwok-Hay So",2016-11-01,1,10.1109/ReConFig.2016.7857194,2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig),RECONFIG'16,sparkaccel-reconfig16.pdf,sparkaccel-reconfig16.txt,https://bitbucket.org/sammhho/sparkaccel/src/master/,,,,,graph
gravf-fccm2016,Vertex-centric Graph Processing on FPGA,"Nina Engelhardt, Hayden Kwok-Hay So",2016-04-01,1,10.1109/FCCM.2016.31,2016 IEEE 24th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM),FCCM'16,gravf-fccm2016.pdf,gravf-fccm2016-abstract.txt,,gravf-fpl2016-poster.pdf,,,,graph
gravf-fpl2016,GraVF: A vertex-centric distributed graph processing framework on FPGAs,"Nina Engelhardt, Hayden Kwok-Hay So",2016-08-29,1,10.1109/FPL.2016.7577360,2016 26th International Conference on Field Programmable Logic and Applications (FPL),FPL'16,gravf-fpl2016.pdf,gravf-fpl2016-abstract.txt,https://github.com/nakengelhardt/fpgagraphlib/,gravf-fccm2016-poster.pdf,gravf-fpl2016-slides.pdf,,,graph
gravf-heart2017,Towards Flexible Automatic Generation of Graph Processing Gateware,"Nina Engelhardt, Hayden Kwok-Hay So",2017-06-07,1,10.1145/3120895.3120896,HEART2017: Proceedings of the 8th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies,HEART'17,gravf-heart2017.pdf,gravf-heart2017-abstract.txt,https://github.com/nakengelhardt/fpgagraphlib/,,gravf-heart2017-slides.pdf,,,graph
gravf-fpl2018,Performance-driven System Generation for Distributed Vertex-Centric Graph Processing on Multi-FPGA Systems,"Nina Engelhardt, Dominic C-H Hung, Hayden Kwok-Hay So",2018-08-27,1,10.1109/FPL.2018.00043,2018 28th International Conference on Field Programmable Logic and Applications (FPL),FPL'18,gravf-fpl2018.pdf,gravf-fpl2018-abstract.txt,https://github.com/nakengelhardt/fpgagraphlib/,gravf-fpl2018-poster.pdf,gravf-fpl2018-slides.pdf,,,graph
gravf-trets2019,GraVF-M: Graph Processing System Generation for Multi-FPGA Platforms,"Nina Engelhardt, Hayden Kwok-Hay So",2019-11-21,2,10.1145/3357596,ACM Transactions on Reconfigurable Technology and Systems (TRETS) Volume 12 Issue 4,TRETS,gravf-trets2019.pdf,gravf-trets2019-abstract.txt,https://github.com/nakengelhardt/fpgagraphlib/,,,,,graph
objdet-icfpt2016,Real-time object detection and classification for high-speed asymmetric-detection time-stretch optical microscopy on FPGA,"Maolin Wang, Ho-Cheung Ng, Bob MF Chung, B. Sharat Chandra Varma, Manish Kumar Jaiswal, Kevin K. Tsia, Ho Cheung Shum, Hayden Kwok-Hay So",2016-12-01,1,10.1109/FPT.2016.7929548,2016 International Conference on Field Programmable Technology (FPT),FPT'16,,objdet-icfpt2016.txt,,,,,,"imghardware, aihardware"
dst-iclr2020,Dynamic Sparse Training: Find Efficient Sparse Network From Scratch With Trainable Masked Layers,"Junjie Liu, Zhe Xu, Runbin Shi, Ray C.C. Cheung, Hayden Kwok-Hay So",2020-04-26,1,arXiv:2005.06870,Eighth International Conference on Learning Representations,ICLR'20,dst-iclr2020.pdf,dst-iclr2020.txt,https://github.com/junjieliu2910/DynamicSaprseTraining,,,,,aihardware
elstm-dac19,E-LSTM: Efficient inference of sparse LSTM on embedded heterogeneous system,"Runbin Shi, Junjie Liu, Hayden Kwok-Hay So, Shuo Wang, Yun Liang",2019-06-08,1,10.1145/3316781.3317813,Proceedings of the 56th Annual Design Automation Conference 2019,DAC'19,elstm-dac19.pdf,elstm-dac19.txt,https://github.com/rbshi/elstm,elstm-poster-dac19.pdf,elstm-slides-dac19.pdf,,,aihardware
atomsr-tbiocas19,A real-time coprime line scan super-resolution system for ultra-fast microscopy,"Runbin Shi, Justin Wong, Edmund Lam, Kevin Tsia, Hayden Kwok-Hay So",2019-05-06,2,10.1109/TBCAS.2019.2914946,IEEE Transactions on Biomedical Circuits and Systems,TBioCAS,atomsr-tbiocas19.pdf,atomsr-tbiocas19.txt,,,,,,imghardware
atomsr-ico17,Image super-resolution for ultrafast optical time-stretch imaging,"Runbin Shi, Antony Chan, Edmund Lam, Hayden Kwok-Hay So",2017-08-30,1,,25th Congress of the International Commission for Optics,ICO-24,atomsr-ico17.pdf,atomsr-ico17.txt,,,atomsr-oral-ico17.pdf,,,aihardware
ftdl-dac20,FTDL: A tailored FPGA-overlay for deep learning with high scalability,"Runbin Shi, Yuhao Ding, Xuechao Wei, He Li, Hang Liu, Hayden Kwok-Hay So, Caiwen Ding",2020-07-29,1,,Proceedings of the 57th Annual Design Automation Conference 2020,DAC'20 (to appear),ftdl-dac20.pdf,ftdl-dac20.txt,https://github.com/rbshi/ftdnn,,,,,"overlay, aihardware"
csb-ics20,CSB-RNN: A faster-than-realtime RNN acceleration framework with compressed structured blocks,"Runbin Shi, Peiyan Dong, Tong Geng, Yuhao Ding, Xiaolong Ma, Hayden Kwok-Hay So, Martin Herbordt, Ang Li, Yanzhi Wang",2020-06-29,1,10.1145/3392717.3392749,2020 International Conference on Supercomputing,ICS'20 (to appear),csb-ics20.pdf,csb-ics20.txt,,,,,,aihardware
csb-barc20,A super real-time RNN framework with compressed structured block,"Runbin Shi, Peiyan Dong, Tong Geng, Martin Herbordt, Hayden Kwok-Hay So, Yanzhi Wang",2020-01-31,1,,2020 Boston Area Architecture Workshop,BARC'20,csb-barc20.pdf,csb-barc20.txt,,,csb-slides-barc20.pdf,,,aihardware
dswim-joi19,High-throughput line buffer microarchitecture for arbitrary sized streaming image processing,"Runbin Shi, Justin Wong, Hayden Kwok-Hay So",2019-03-06,2,10.3390/jimaging5030034,Journal of Imaging,,dswim-joi20.pdf,dswim-joi20.txt,https://github.com/rbshi/swin_bram,,,,,imghardware
ftdl-fpga20,FTDL: An FPGA-tailored architecture for deep learning systems,"Runbin Shi, Yuhao Ding, Xuechao Wei, Hang Liu, Hayden Kwok-Hay So, Caiwen Ding",2020-02-16,1,10.1145/3373087.3375384,Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays,FPGA'20,ftdl-fpga20.pdf,ftdl-fpga20.txt,https://github.com/rbshi/ftdnn,ftdl-poster-fpga20.pdf,ftdl-slides-fpga20.pdf,,,"overlay, aihardware"
swim-fpt17,Ultra-low latency continuous block-parallel stream windowing using FPGA on-chip memory,"Justin Wong, Runbin Shi, Maolin Wang, Hayden Kwok-Hay So",2017-12-11,1,10.1109/FPT.2017.8280121,2017 International Conference on Field Programmable Technology,FPT'17,swim-fpt17.pdf,swim-fpt17.txt,,,,,,imghardware
colin-can12,Energy-efficient dataflow computations on FPGAs using application-specific coarse-grain architecture synthesis,"Colin Yu Lin, Hayden Kwok-Hay So",2012-03-01,1,10.1145/2460216.2460227,ACM SIGARCH Computer Architecture News,CAN'12,,colin-can12.txt,,,,,,overlay
colin-fpl09,Operation scheduling for FPGA-based reconfigurable computers,"Colin Yu Lin, Ngai Wong, Hayden Kwok-Hay So",2009-08-31,1,10.1109/FPL.2009.5272497,2009 International Conference on Field Programmable Logic and Applications,FPL'09,,colin-fpl09.txt,,,,,,overlay
nan-jobhi18,Large-scale multi-class image-based cell classification with deep learning,"Nan Meng, Edmund Lam, Kevin Tsia, Hayden Kwok-Hay So",2018-10-31,2,10.1109/JBHI.2018.2878878,IEEE Journal of Biomedical and Health Informatics,,,nan-jobhi18.txt,,,,,,aihardware
antony-sr17,All-passive pixel super-resolution of time-stretch imaging,"Antony Chan, Ho-Cheung Ng, B. Sharat Chandra Varma, Hayden Kwok-Hay So, Edmund Lam, Kevin Tsia",2017-03-17,2,10.1038/srep44608,Scientific Reports,,,antony-sr17.txt,,,,,,imghardware
queenie-oe16,High-throughput time-stretch imaging flow cytometry for multi-class classification of phytoplankton,"Queenie Lai, Kelvin Lee, Anson Tang, Kenneth Wong, Hayden Kwok-Hay So, Kevin Tsia ",2016-12-12,2,10.1364/OE.24.028170,Optics Express,,,queenie-oe16.txt,,,,,,imghardware
xing-tgrs16,Computationally Efficient Hyperspectral Data Learning Based on the Doubly Stochastic Dirichlet Process,"Xing Sun, Nelson Yung, Edmund Lam, Hayden Kwok-Hay So",2016-09-29,2,10.1109/TGRS.2016.2606575,IEEE Transactions on Geoscience and Remote Sensing,TGRS'16,,xing-tgrs16.txt,,,,,,aihardware
manish-access19,PACoGen: A Hardware Posit Arithmetic Core Generator,"Manish Kumar Jaiswal, Hayden Kwok-Hay So",2019-06-01,2,10.1109/ACCESS.2019.2920936,IEEE Access,,,manish-access19.txt,,,,,,arithmetic
manish-jvlsi18,Design of quadruple precision multiplier architectures with SIMD single and double precision support,"Manish Kumar Jaiswal, Hayden Kwok-Hay So",2019-03-01,2,10.1016/j.vlsi.2018.12.002,Integration,,,manish-jvlsi18.txt,,,,,,arithmetic
manish-cssp18,"An Unified Architecture for Single, Double, Double-Extended, and Quadruple Precision Division","Manish Kumar Jaiswal, Hayden Kwok-Hay So",2018-01-01,2,10.1007/s00034-017-0559-9,"Circuits, Systems, and Signal Processing",CSSP'18,manish-cssp18.pdf,manish-cssp18.txt,,,,,,arithmetic
manish-tcs17,Area-Efficient Architecture for Dual-Mode Double Precision Floating Point Division,"Manish Kumar Jaiswal, Hayden Kwok-Hay So",2017-02-01,2,10.1109/TCSI.2016.2607227,IEEE Transactions on Circuits and Systems I: Regular Papers,TCSI'17,manish-tcs17.pdf,manish-tcs17.txt,,,,,,arithmetic
manish-tcs15,Configurable Architectures for Multi-Mode Floating Point Adders,"Manish Kumar Jaiswal, B. Sharat Chandra Varma, Hayden Kwok-Hay So",2015-08-01,2,10.1109/TCSI.2015.2452351,IEEE Transactions on Circuits and Systems I: Regular Papers,TCSI'15,manish-tcs15.pdf,manish-tcs15.txt,,,,,,arithmetic
manish-iscas18,Architecture Generator for Type-3 Unum Posit Adder/Subtractor,"Manish Kumar Jaiswal, Hayden Kwok-Hay So",2018-05-01,1,10.1109/ISCAS.2018.8351142,2018 IEEE International Symposium on Circuits and Systems,ISCAS'18,,manish-iscas18.txt,,,,,,arithmetic
manish-date18,Universal number posit arithmetic generator on FPGA,"Manish Kumar Jaiswal, Hayden Kwok-Hay So",2018-03-01,1,10.23919/DATE.2018.8342187,"2018 Design, Automation Test in Europe Conference Exhibition",DATE'18,,manish-date18.txt,,,,,,arithmetic