// Seed: 2880265297
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  reg id_11;
  supply1 id_12 = ~id_6 == id_9;
  assign id_6 = id_12;
  always @(id_3 == -1 or posedge 1) begin : LABEL_0
    if (1) id_11 <= id_12 < id_3;
  end
  id_13 :
  assert property (@(posedge 1) 1'h0)
  else $unsigned(40);
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout logic [7:0] id_3;
  input wire id_2;
  output wire id_1;
  id_4 :
  assert property (@(posedge id_3 == 1'b0) 1)
  else $unsigned(63);
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_2,
      id_4,
      id_4,
      id_1
  );
  wire id_5;
endmodule
