// Seed: 544214009
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  id_3(
      .id_0(1), .id_1(id_2), .id_2(id_2), .id_3(id_2)
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3 = id_3;
  reg  id_4;
  module_0(
      id_3, id_3
  );
  always begin
    id_2 <= id_4;
  end
  wire id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_2 ? (id_5 - 1) : (id_3);
  module_0(
      id_4, id_4
  );
endmodule
