$date
	Sat Nov  5 06:32:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_arbiter $end
$var wire 4 ! grant [3:0] $end
$var parameter 32 " WIDTH $end
$var reg 1 # ack $end
$var reg 1 $ clk $end
$var reg 4 % request [3:0] $end
$var reg 1 & rst $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 "
$end
#0
$dumpvars
0&
bx %
0$
0#
b0 !
$end
#1
1$
#2
0$
1#
b1010 %
1&
#3
b10 !
1$
#4
0$
#5
b1000 !
1$
#6
0$
0#
#7
1$
#8
0$
b111 %
#9
1$
#10
0$
1#
#11
b1 !
1$
#12
0$
#13
b10 !
1$
#14
0$
0#
#15
1$
#16
0$
b1000 %
#17
1$
#18
0$
1#
#19
b1000 !
1$
#20
0$
#21
1$
#22
0$
#23
1$
#24
0$
#25
1$
#26
0$
#27
1$
#28
0$
#29
1$
#30
0$
