16:00:31 INFO  : Registering command handlers for SDK TCF services
16:00:31 INFO  : Launching XSCT server: xsct.bat -interactive E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\temp_xsdb_launch_script.tcl
16:00:33 INFO  : XSCT server has started successfully.
16:00:33 INFO  : Successfully done setting XSCT server connection channel  
16:00:33 INFO  : Successfully done setting SDK workspace  
16:00:33 INFO  : Processing command line option -hwspec E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper.hdf.
16:05:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:15 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:05:15 INFO  : 'jtag frequency' command is executed.
16:05:15 INFO  : Sourcing of 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:05:15 INFO  : Context for 'APU' is selected.
16:05:15 INFO  : System reset is completed.
16:05:18 INFO  : 'after 3000' command is executed.
16:05:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
16:05:27 INFO  : FPGA configured successfully with bitstream "E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit"
16:05:27 INFO  : Context for 'APU' is selected.
16:05:27 INFO  : Hardware design information is loaded from 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf'.
16:05:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:27 INFO  : Context for 'APU' is selected.
16:05:28 INFO  : 'ps7_init' command is executed.
16:05:28 INFO  : 'ps7_post_config' command is executed.
16:05:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:31 INFO  : The application 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1
fpga -file E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw -hw E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:31 INFO  : Memory regions updated for context APU
16:05:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:31 INFO  : 'con' command is executed.
16:05:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

16:05:31 INFO  : Launch script is exported to file 'E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adc9228_lwip.elf_on_local.tcl'
17:02:07 INFO  : Disconnected from the channel tcfchan#1.
18:01:22 INFO  : Registering command handlers for SDK TCF services
18:01:22 INFO  : Launching XSCT server: xsct.bat -interactive E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\temp_xsdb_launch_script.tcl
18:01:24 INFO  : XSCT server has started successfully.
18:01:24 INFO  : Successfully done setting XSCT server connection channel  
18:01:25 INFO  : Successfully done setting SDK workspace  
18:01:25 INFO  : Processing command line option -hwspec E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper.hdf.
18:01:26 INFO  : Checking for hwspec changes in the project Adc3444_TCP_wrapper_hw_platform_0.
18:01:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1693994458684,  Project:1693974977528
18:01:27 INFO  : The hardware specification for project 'Adc3444_TCP_wrapper_hw_platform_0' is different from E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper.hdf.
18:01:27 INFO  : Copied contents of E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper.hdf into \Adc3444_TCP_wrapper_hw_platform_0\system.hdf.
18:01:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:01:31 INFO  : 
18:01:32 INFO  : Updating hardware inferred compiler options for Adc9228_LWIP.
18:01:32 INFO  : Clearing existing target manager status.
18:01:32 WARN  : Given IPC port value is invalid. Using default port 2350
18:01:32 WARN  : Given XMD timeout value is invalid. Using default value of 50000
18:01:33 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
18:01:33 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:01:36 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:05:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:11 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
18:05:11 INFO  : 'jtag frequency' command is executed.
18:05:11 INFO  : Sourcing of 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:05:11 INFO  : Context for 'APU' is selected.
18:05:11 INFO  : System reset is completed.
18:05:14 INFO  : 'after 3000' command is executed.
18:05:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
18:05:23 INFO  : FPGA configured successfully with bitstream "E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit"
18:05:23 INFO  : Context for 'APU' is selected.
18:05:23 INFO  : Hardware design information is loaded from 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf'.
18:05:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:23 INFO  : Context for 'APU' is selected.
18:05:24 INFO  : 'ps7_init' command is executed.
18:05:24 INFO  : 'ps7_post_config' command is executed.
18:05:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:26 INFO  : The application 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1
fpga -file E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw -hw E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:27 INFO  : Memory regions updated for context APU
18:05:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:27 INFO  : 'con' command is executed.
18:05:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

18:05:27 INFO  : Launch script is exported to file 'E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adc9228_lwip.elf_on_local.tcl'
18:10:55 INFO  : Disconnected from the channel tcfchan#1.
18:12:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:08 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
18:12:08 INFO  : 'jtag frequency' command is executed.
18:12:08 INFO  : Sourcing of 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:12:08 INFO  : Context for 'APU' is selected.
18:12:09 INFO  : System reset is completed.
18:12:12 INFO  : 'after 3000' command is executed.
18:12:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
18:12:21 INFO  : FPGA configured successfully with bitstream "E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit"
18:12:21 INFO  : Context for 'APU' is selected.
18:12:22 INFO  : Hardware design information is loaded from 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf'.
18:12:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:22 INFO  : Context for 'APU' is selected.
18:12:23 INFO  : 'ps7_init' command is executed.
18:12:23 INFO  : 'ps7_post_config' command is executed.
18:12:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:25 INFO  : The application 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:12:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1
fpga -file E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw -hw E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:26 INFO  : Memory regions updated for context APU
18:12:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:26 INFO  : 'con' command is executed.
18:12:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

18:12:26 INFO  : Launch script is exported to file 'E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adc9228_lwip.elf_on_local.tcl'
18:14:00 INFO  : Disconnected from the channel tcfchan#2.
18:15:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:05 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
18:15:05 INFO  : 'jtag frequency' command is executed.
18:15:05 INFO  : Sourcing of 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:15:05 INFO  : Context for 'APU' is selected.
18:15:06 INFO  : System reset is completed.
18:15:09 INFO  : 'after 3000' command is executed.
18:15:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
18:15:18 INFO  : FPGA configured successfully with bitstream "E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit"
18:15:18 INFO  : Context for 'APU' is selected.
18:15:18 INFO  : Hardware design information is loaded from 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf'.
18:15:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:18 INFO  : Context for 'APU' is selected.
18:15:18 INFO  : 'ps7_init' command is executed.
18:15:18 INFO  : 'ps7_post_config' command is executed.
18:15:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:21 INFO  : The application 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:15:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1
fpga -file E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw -hw E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:21 INFO  : Memory regions updated for context APU
18:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:21 INFO  : 'con' command is executed.
18:15:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

18:15:21 INFO  : Launch script is exported to file 'E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adc9228_lwip.elf_on_local.tcl'
18:18:53 INFO  : Disconnected from the channel tcfchan#3.
18:18:54 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
19:40:43 INFO  : Registering command handlers for SDK TCF services
19:40:44 INFO  : Launching XSCT server: xsct.bat -interactive E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\temp_xsdb_launch_script.tcl
19:40:46 INFO  : XSCT server has started successfully.
19:40:46 INFO  : Successfully done setting XSCT server connection channel  
19:40:46 INFO  : Successfully done setting SDK workspace  
19:40:46 INFO  : Processing command line option -hwspec E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper.hdf.
19:40:46 INFO  : Checking for hwspec changes in the project Adc3444_TCP_wrapper_hw_platform_0.
19:43:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:43 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
19:43:43 INFO  : 'jtag frequency' command is executed.
19:43:43 INFO  : Sourcing of 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:43:43 INFO  : Context for 'APU' is selected.
19:43:44 INFO  : System reset is completed.
19:43:47 INFO  : 'after 3000' command is executed.
19:43:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
19:43:56 INFO  : FPGA configured successfully with bitstream "E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit"
19:43:56 INFO  : Context for 'APU' is selected.
19:43:56 INFO  : Hardware design information is loaded from 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf'.
19:43:56 INFO  : 'configparams force-mem-access 1' command is executed.
19:43:56 INFO  : Context for 'APU' is selected.
19:43:57 INFO  : 'ps7_init' command is executed.
19:43:57 INFO  : 'ps7_post_config' command is executed.
19:43:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:59 INFO  : The application 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:43:59 INFO  : 'configparams force-mem-access 0' command is executed.
19:43:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1
fpga -file E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw -hw E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

19:43:59 INFO  : Memory regions updated for context APU
19:43:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:59 INFO  : 'con' command is executed.
19:43:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

19:43:59 INFO  : Launch script is exported to file 'E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adc9228_lwip.elf_on_local.tcl'
21:37:36 INFO  : Disconnected from the channel tcfchan#1.
12:10:03 INFO  : Registering command handlers for SDK TCF services
12:10:03 INFO  : Launching XSCT server: xsct.bat -interactive E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\temp_xsdb_launch_script.tcl
12:10:06 INFO  : XSCT server has started successfully.
12:10:06 INFO  : Successfully done setting XSCT server connection channel  
12:10:07 INFO  : Successfully done setting SDK workspace  
12:10:07 INFO  : Processing command line option -hwspec E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper.hdf.
12:10:07 INFO  : Checking for hwspec changes in the project Adc3444_TCP_wrapper_hw_platform_0.
12:10:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1694059718163,  Project:1693994458684
12:10:09 INFO  : The hardware specification for project 'Adc3444_TCP_wrapper_hw_platform_0' is different from E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper.hdf.
12:10:09 INFO  : Copied contents of E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper.hdf into \Adc3444_TCP_wrapper_hw_platform_0\system.hdf.
12:10:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:10:14 INFO  : 
12:10:15 INFO  : Updating hardware inferred compiler options for Adc9228_LWIP.
12:10:15 INFO  : Clearing existing target manager status.
12:10:15 WARN  : Given IPC port value is invalid. Using default port 2350
12:10:15 WARN  : Given XMD timeout value is invalid. Using default value of 50000
12:10:17 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
12:10:17 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:10:20 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:14:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:21 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
12:14:21 INFO  : 'jtag frequency' command is executed.
12:14:21 INFO  : Sourcing of 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:14:21 INFO  : Context for 'APU' is selected.
12:14:22 INFO  : System reset is completed.
12:14:25 INFO  : 'after 3000' command is executed.
12:14:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
12:14:34 INFO  : FPGA configured successfully with bitstream "E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit"
12:14:34 INFO  : Context for 'APU' is selected.
12:14:34 INFO  : Hardware design information is loaded from 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf'.
12:14:34 INFO  : 'configparams force-mem-access 1' command is executed.
12:14:34 INFO  : Context for 'APU' is selected.
12:14:34 INFO  : 'ps7_init' command is executed.
12:14:34 INFO  : 'ps7_post_config' command is executed.
12:14:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:37 INFO  : The application 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:14:37 INFO  : 'configparams force-mem-access 0' command is executed.
12:14:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1
fpga -file E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw -hw E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:14:37 INFO  : Memory regions updated for context APU
12:14:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:37 INFO  : 'con' command is executed.
12:14:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

12:14:37 INFO  : Launch script is exported to file 'E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adc9228_lwip.elf_on_local.tcl'
12:18:08 INFO  : Disconnected from the channel tcfchan#1.
12:18:09 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
16:57:56 INFO  : Registering command handlers for SDK TCF services
16:57:56 INFO  : Launching XSCT server: xsct.bat -interactive E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\temp_xsdb_launch_script.tcl
16:57:58 INFO  : XSCT server has started successfully.
16:57:59 INFO  : Successfully done setting XSCT server connection channel  
16:57:59 INFO  : Successfully done setting SDK workspace  
16:57:59 INFO  : Processing command line option -hwspec E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper.hdf.
16:57:59 INFO  : Checking for hwspec changes in the project Adc3444_TCP_wrapper_hw_platform_0.
16:58:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1694077053474,  Project:1694059718163
16:58:02 INFO  : The hardware specification for project 'Adc3444_TCP_wrapper_hw_platform_0' is different from E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper.hdf.
16:58:02 INFO  : Copied contents of E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper.hdf into \Adc3444_TCP_wrapper_hw_platform_0\system.hdf.
16:58:05 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:58:07 INFO  : 
16:58:08 INFO  : Updating hardware inferred compiler options for Adc9228_LWIP.
16:58:08 INFO  : Clearing existing target manager status.
16:58:08 WARN  : Given IPC port value is invalid. Using default port 2350
16:58:08 WARN  : Given XMD timeout value is invalid. Using default value of 50000
16:58:09 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
16:58:09 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:58:12 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:59:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:11 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:59:11 INFO  : 'jtag frequency' command is executed.
16:59:11 INFO  : Sourcing of 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:59:11 INFO  : Context for 'APU' is selected.
16:59:12 INFO  : System reset is completed.
16:59:15 INFO  : 'after 3000' command is executed.
16:59:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
16:59:24 INFO  : FPGA configured successfully with bitstream "E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit"
16:59:24 INFO  : Context for 'APU' is selected.
16:59:24 INFO  : Hardware design information is loaded from 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf'.
16:59:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:24 INFO  : Context for 'APU' is selected.
16:59:24 INFO  : 'ps7_init' command is executed.
16:59:24 INFO  : 'ps7_post_config' command is executed.
16:59:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:27 INFO  : The application 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1
fpga -file E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw -hw E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:27 INFO  : Memory regions updated for context APU
16:59:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:27 INFO  : 'con' command is executed.
16:59:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

16:59:27 INFO  : Launch script is exported to file 'E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adc9228_lwip.elf_on_local.tcl'
17:03:09 INFO  : Disconnected from the channel tcfchan#1.
17:03:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:10 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
17:03:10 INFO  : 'jtag frequency' command is executed.
17:03:10 INFO  : Sourcing of 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:03:10 INFO  : Context for 'APU' is selected.
17:03:11 INFO  : System reset is completed.
17:03:14 INFO  : 'after 3000' command is executed.
17:03:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
17:03:23 INFO  : FPGA configured successfully with bitstream "E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit"
17:03:23 INFO  : Context for 'APU' is selected.
17:03:24 INFO  : Hardware design information is loaded from 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf'.
17:03:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:24 INFO  : Context for 'APU' is selected.
17:03:25 INFO  : 'ps7_init' command is executed.
17:03:25 INFO  : 'ps7_post_config' command is executed.
17:03:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:28 INFO  : The application 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:28 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1
fpga -file E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw -hw E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:28 INFO  : Memory regions updated for context APU
17:03:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:28 INFO  : 'con' command is executed.
17:03:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

17:03:28 INFO  : Launch script is exported to file 'E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adc9228_lwip.elf_on_local.tcl'
17:46:30 INFO  : Disconnected from the channel tcfchan#2.
17:46:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:31 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
17:46:31 INFO  : 'jtag frequency' command is executed.
17:46:31 INFO  : Sourcing of 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:46:31 INFO  : Context for 'APU' is selected.
17:46:31 INFO  : System reset is completed.
17:46:34 INFO  : 'after 3000' command is executed.
17:46:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
17:46:43 INFO  : FPGA configured successfully with bitstream "E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit"
17:46:44 INFO  : Context for 'APU' is selected.
17:46:44 INFO  : Hardware design information is loaded from 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf'.
17:46:44 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:44 INFO  : Context for 'APU' is selected.
17:46:44 INFO  : 'ps7_init' command is executed.
17:46:44 INFO  : 'ps7_post_config' command is executed.
17:46:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:47 INFO  : The application 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1
fpga -file E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw -hw E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:47 INFO  : Memory regions updated for context APU
17:46:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:47 INFO  : 'con' command is executed.
17:46:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

17:46:47 INFO  : Launch script is exported to file 'E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adc9228_lwip.elf_on_local.tcl'
21:11:21 INFO  : Disconnected from the channel tcfchan#3.
21:11:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:22 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:11:22 INFO  : 'jtag frequency' command is executed.
21:11:22 INFO  : Sourcing of 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:11:22 INFO  : Context for 'APU' is selected.
21:11:22 INFO  : System reset is completed.
21:11:25 INFO  : 'after 3000' command is executed.
21:11:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
21:11:34 INFO  : FPGA configured successfully with bitstream "E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit"
21:11:34 INFO  : Context for 'APU' is selected.
21:11:34 INFO  : Hardware design information is loaded from 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf'.
21:11:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:11:34 INFO  : Context for 'APU' is selected.
21:11:35 INFO  : 'ps7_init' command is executed.
21:11:35 INFO  : 'ps7_post_config' command is executed.
21:11:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:38 INFO  : The application 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:11:38 INFO  : 'configparams force-mem-access 0' command is executed.
21:11:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1
fpga -file E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw -hw E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

21:11:38 INFO  : Memory regions updated for context APU
21:11:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:38 INFO  : 'con' command is executed.
21:11:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

21:11:38 INFO  : Launch script is exported to file 'E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adc9228_lwip.elf_on_local.tcl'
21:47:29 INFO  : Disconnected from the channel tcfchan#4.
21:47:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:30 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:47:30 INFO  : 'jtag frequency' command is executed.
21:47:30 INFO  : Sourcing of 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:47:31 INFO  : Context for 'APU' is selected.
21:47:31 INFO  : System reset is completed.
21:47:34 INFO  : 'after 3000' command is executed.
21:47:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
21:47:43 INFO  : FPGA configured successfully with bitstream "E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit"
21:47:43 INFO  : Context for 'APU' is selected.
21:47:43 INFO  : Hardware design information is loaded from 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf'.
21:47:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:43 INFO  : Context for 'APU' is selected.
21:47:43 INFO  : 'ps7_init' command is executed.
21:47:43 INFO  : 'ps7_post_config' command is executed.
21:47:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:46 INFO  : The application 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:47:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:47:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1
fpga -file E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw -hw E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

21:47:46 INFO  : Memory regions updated for context APU
21:47:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:46 INFO  : 'con' command is executed.
21:47:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

21:47:46 INFO  : Launch script is exported to file 'E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adc9228_lwip.elf_on_local.tcl'
21:49:35 INFO  : Disconnected from the channel tcfchan#5.
21:49:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:37 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:49:37 INFO  : 'jtag frequency' command is executed.
21:49:37 INFO  : Sourcing of 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:49:37 INFO  : Context for 'APU' is selected.
21:49:37 INFO  : System reset is completed.
21:49:40 INFO  : 'after 3000' command is executed.
21:49:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
21:49:49 INFO  : FPGA configured successfully with bitstream "E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit"
21:49:49 INFO  : Context for 'APU' is selected.
21:49:49 INFO  : Hardware design information is loaded from 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf'.
21:49:49 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:49 INFO  : Context for 'APU' is selected.
21:49:50 INFO  : 'ps7_init' command is executed.
21:49:50 INFO  : 'ps7_post_config' command is executed.
21:49:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:52 INFO  : The application 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:49:52 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1
fpga -file E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw -hw E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

21:49:52 INFO  : Memory regions updated for context APU
21:49:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:53 INFO  : 'con' command is executed.
21:49:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

21:49:53 INFO  : Launch script is exported to file 'E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adc9228_lwip.elf_on_local.tcl'
21:52:58 INFO  : Disconnected from the channel tcfchan#6.
21:53:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:01 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:53:01 INFO  : 'jtag frequency' command is executed.
21:53:01 INFO  : Sourcing of 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:53:02 INFO  : Context for 'APU' is selected.
21:53:02 INFO  : System reset is completed.
21:53:05 INFO  : 'after 3000' command is executed.
21:53:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
21:53:14 INFO  : FPGA configured successfully with bitstream "E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit"
21:53:14 INFO  : Context for 'APU' is selected.
21:53:14 INFO  : Hardware design information is loaded from 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf'.
21:53:14 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:14 INFO  : Context for 'APU' is selected.
21:53:14 INFO  : 'ps7_init' command is executed.
21:53:14 INFO  : 'ps7_post_config' command is executed.
21:53:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:17 INFO  : The application 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:17 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1
fpga -file E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw -hw E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:17 INFO  : Memory regions updated for context APU
21:53:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:17 INFO  : 'con' command is executed.
21:53:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

21:53:17 INFO  : Launch script is exported to file 'E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adc9228_lwip.elf_on_local.tcl'
22:16:14 INFO  : Disconnected from the channel tcfchan#7.
22:16:15 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
23:14:19 INFO  : Registering command handlers for SDK TCF services
23:14:19 INFO  : Launching XSCT server: xsct.bat -interactive E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\temp_xsdb_launch_script.tcl
23:14:21 INFO  : XSCT server has started successfully.
23:14:22 INFO  : Successfully done setting XSCT server connection channel  
23:14:22 INFO  : Successfully done setting SDK workspace  
23:14:22 INFO  : Processing command line option -hwspec E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper.hdf.
23:14:22 INFO  : Checking for hwspec changes in the project Adc3444_TCP_wrapper_hw_platform_0.
23:14:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1694099611447,  Project:1694077053474
23:14:24 INFO  : The hardware specification for project 'Adc3444_TCP_wrapper_hw_platform_0' is different from E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper.hdf.
23:14:24 INFO  : Copied contents of E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper.hdf into \Adc3444_TCP_wrapper_hw_platform_0\system.hdf.
23:14:28 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:14:29 INFO  : 
23:14:30 INFO  : Updating hardware inferred compiler options for Adc9228_LWIP.
23:14:30 INFO  : Clearing existing target manager status.
23:14:30 WARN  : Given IPC port value is invalid. Using default port 2350
23:14:30 WARN  : Given XMD timeout value is invalid. Using default value of 50000
23:14:31 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
23:14:31 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:14:34 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:17:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:43 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
23:17:43 INFO  : 'jtag frequency' command is executed.
23:17:43 INFO  : Sourcing of 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:17:43 INFO  : Context for 'APU' is selected.
23:17:43 INFO  : System reset is completed.
23:17:46 INFO  : 'after 3000' command is executed.
23:17:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
23:17:55 INFO  : FPGA configured successfully with bitstream "E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit"
23:17:55 INFO  : Context for 'APU' is selected.
23:17:55 INFO  : Hardware design information is loaded from 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf'.
23:17:55 INFO  : 'configparams force-mem-access 1' command is executed.
23:17:55 INFO  : Context for 'APU' is selected.
23:17:56 INFO  : 'ps7_init' command is executed.
23:17:56 INFO  : 'ps7_post_config' command is executed.
23:17:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:59 INFO  : The application 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:17:59 INFO  : 'configparams force-mem-access 0' command is executed.
23:17:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1
fpga -file E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw -hw E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:17:59 INFO  : Memory regions updated for context APU
23:17:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:59 INFO  : 'con' command is executed.
23:17:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

23:17:59 INFO  : Launch script is exported to file 'E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adc9228_lwip.elf_on_local.tcl'
23:29:11 INFO  : Disconnected from the channel tcfchan#1.
23:29:12 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:32:26 INFO  : Registering command handlers for SDK TCF services
15:32:26 INFO  : Launching XSCT server: xsct.bat -interactive E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\temp_xsdb_launch_script.tcl
15:32:28 INFO  : XSCT server has started successfully.
15:32:28 INFO  : Successfully done setting XSCT server connection channel  
15:32:29 INFO  : Successfully done setting SDK workspace  
15:32:29 INFO  : Processing command line option -hwspec E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper.hdf.
15:32:29 INFO  : Checking for hwspec changes in the project Adc3444_TCP_wrapper_hw_platform_0.
15:33:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:38 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
15:33:38 INFO  : 'jtag frequency' command is executed.
15:33:38 INFO  : Sourcing of 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:33:38 INFO  : Context for 'APU' is selected.
15:33:38 INFO  : System reset is completed.
15:33:41 INFO  : 'after 3000' command is executed.
15:33:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
15:33:50 INFO  : FPGA configured successfully with bitstream "E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit"
15:33:50 INFO  : Context for 'APU' is selected.
15:33:50 INFO  : Hardware design information is loaded from 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf'.
15:33:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:50 INFO  : Context for 'APU' is selected.
15:33:51 INFO  : 'ps7_init' command is executed.
15:33:51 INFO  : 'ps7_post_config' command is executed.
15:33:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:54 INFO  : The application 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1
fpga -file E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw -hw E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:54 INFO  : Memory regions updated for context APU
15:33:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:54 INFO  : 'con' command is executed.
15:33:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

15:33:54 INFO  : Launch script is exported to file 'E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adc9228_lwip.elf_on_local.tcl'
15:35:05 INFO  : Disconnected from the channel tcfchan#1.
15:35:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:06 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
15:35:06 INFO  : 'jtag frequency' command is executed.
15:35:06 INFO  : Sourcing of 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:35:06 INFO  : Context for 'APU' is selected.
15:35:07 INFO  : System reset is completed.
15:35:10 INFO  : 'after 3000' command is executed.
15:35:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
15:35:19 INFO  : FPGA configured successfully with bitstream "E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit"
15:35:19 INFO  : Context for 'APU' is selected.
15:35:21 INFO  : Hardware design information is loaded from 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf'.
15:35:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:21 INFO  : Context for 'APU' is selected.
15:35:22 INFO  : 'ps7_init' command is executed.
15:35:22 INFO  : 'ps7_post_config' command is executed.
15:35:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:25 INFO  : The application 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1
fpga -file E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw -hw E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:25 INFO  : Memory regions updated for context APU
15:35:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:25 INFO  : 'con' command is executed.
15:35:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

15:35:25 INFO  : Launch script is exported to file 'E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adc9228_lwip.elf_on_local.tcl'
15:50:33 INFO  : Disconnected from the channel tcfchan#2.
15:50:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:34 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
15:50:34 INFO  : 'jtag frequency' command is executed.
15:50:34 INFO  : Sourcing of 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:50:34 INFO  : Context for 'APU' is selected.
15:50:34 INFO  : System reset is completed.
15:50:37 INFO  : 'after 3000' command is executed.
15:50:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
15:50:46 INFO  : FPGA configured successfully with bitstream "E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit"
15:50:46 INFO  : Context for 'APU' is selected.
15:50:49 INFO  : Hardware design information is loaded from 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf'.
15:50:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:50:49 INFO  : Context for 'APU' is selected.
15:50:49 INFO  : 'ps7_init' command is executed.
15:50:49 INFO  : 'ps7_post_config' command is executed.
15:50:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:52 INFO  : The application 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:50:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:50:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1
fpga -file E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw -hw E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:50:52 INFO  : Memory regions updated for context APU
15:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:52 INFO  : 'con' command is executed.
15:50:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

15:50:52 INFO  : Launch script is exported to file 'E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adc9228_lwip.elf_on_local.tcl'
16:09:45 INFO  : Disconnected from the channel tcfchan#3.
16:09:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:46 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:09:46 INFO  : 'jtag frequency' command is executed.
16:09:46 INFO  : Sourcing of 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:09:46 INFO  : Context for 'APU' is selected.
16:09:46 INFO  : System reset is completed.
16:09:49 INFO  : 'after 3000' command is executed.
16:09:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
16:09:58 INFO  : FPGA configured successfully with bitstream "E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit"
16:09:58 INFO  : Context for 'APU' is selected.
16:10:01 INFO  : Hardware design information is loaded from 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf'.
16:10:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:01 INFO  : Context for 'APU' is selected.
16:10:01 INFO  : 'ps7_init' command is executed.
16:10:01 INFO  : 'ps7_post_config' command is executed.
16:10:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:04 INFO  : The application 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1
fpga -file E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw -hw E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:04 INFO  : Memory regions updated for context APU
16:10:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:04 INFO  : 'con' command is executed.
16:10:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

16:10:04 INFO  : Launch script is exported to file 'E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adc9228_lwip.elf_on_local.tcl'
16:20:23 INFO  : Disconnected from the channel tcfchan#4.
16:20:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:24 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:20:24 INFO  : 'jtag frequency' command is executed.
16:20:24 INFO  : Sourcing of 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:20:24 INFO  : Context for 'APU' is selected.
16:20:24 INFO  : System reset is completed.
16:20:27 INFO  : 'after 3000' command is executed.
16:20:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
16:20:36 INFO  : FPGA configured successfully with bitstream "E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit"
16:20:36 INFO  : Context for 'APU' is selected.
16:20:39 INFO  : Hardware design information is loaded from 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf'.
16:20:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:39 INFO  : Context for 'APU' is selected.
16:20:40 INFO  : 'ps7_init' command is executed.
16:20:40 INFO  : 'ps7_post_config' command is executed.
16:20:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:42 INFO  : The application 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1
fpga -file E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw -hw E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:42 INFO  : Memory regions updated for context APU
16:20:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:42 INFO  : 'con' command is executed.
16:20:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

16:20:42 INFO  : Launch script is exported to file 'E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adc9228_lwip.elf_on_local.tcl'
16:23:21 INFO  : Disconnected from the channel tcfchan#5.
16:23:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:22 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:23:22 INFO  : 'jtag frequency' command is executed.
16:23:22 INFO  : Sourcing of 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:23:22 INFO  : Context for 'APU' is selected.
16:23:22 INFO  : System reset is completed.
16:23:25 INFO  : 'after 3000' command is executed.
16:23:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
16:23:34 INFO  : FPGA configured successfully with bitstream "E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit"
16:23:34 INFO  : Context for 'APU' is selected.
16:23:37 INFO  : Hardware design information is loaded from 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf'.
16:23:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:37 INFO  : Context for 'APU' is selected.
16:23:37 INFO  : 'ps7_init' command is executed.
16:23:37 INFO  : 'ps7_post_config' command is executed.
16:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:40 INFO  : The application 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:23:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1
fpga -file E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw -hw E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:40 INFO  : Memory regions updated for context APU
16:23:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:40 INFO  : 'con' command is executed.
16:23:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

16:23:40 INFO  : Launch script is exported to file 'E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adc9228_lwip.elf_on_local.tcl'
16:39:25 INFO  : Disconnected from the channel tcfchan#6.
16:39:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:26 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:39:26 INFO  : 'jtag frequency' command is executed.
16:39:26 INFO  : Sourcing of 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:39:26 INFO  : Context for 'APU' is selected.
16:39:26 INFO  : System reset is completed.
16:39:29 INFO  : 'after 3000' command is executed.
16:39:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
16:39:38 INFO  : FPGA configured successfully with bitstream "E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit"
16:39:38 INFO  : Context for 'APU' is selected.
16:39:41 INFO  : Hardware design information is loaded from 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf'.
16:39:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:41 INFO  : Context for 'APU' is selected.
16:39:41 INFO  : 'ps7_init' command is executed.
16:39:41 INFO  : 'ps7_post_config' command is executed.
16:39:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:44 INFO  : The application 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1
fpga -file E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw -hw E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:44 INFO  : Memory regions updated for context APU
16:39:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:44 INFO  : 'con' command is executed.
16:39:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

16:39:44 INFO  : Launch script is exported to file 'E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adc9228_lwip.elf_on_local.tcl'
16:48:05 INFO  : Disconnected from the channel tcfchan#7.
16:48:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:06 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:48:06 INFO  : 'jtag frequency' command is executed.
16:48:06 INFO  : Sourcing of 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:48:06 INFO  : Context for 'APU' is selected.
16:48:06 INFO  : System reset is completed.
16:48:09 INFO  : 'after 3000' command is executed.
16:48:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
16:48:18 INFO  : FPGA configured successfully with bitstream "E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit"
16:48:18 INFO  : Context for 'APU' is selected.
16:48:21 INFO  : Hardware design information is loaded from 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf'.
16:48:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:48:21 INFO  : Context for 'APU' is selected.
16:48:22 INFO  : 'ps7_init' command is executed.
16:48:22 INFO  : 'ps7_post_config' command is executed.
16:48:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:24 INFO  : The application 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:48:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:48:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1
fpga -file E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw -hw E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

16:48:24 INFO  : Memory regions updated for context APU
16:48:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:24 INFO  : 'con' command is executed.
16:48:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

16:48:24 INFO  : Launch script is exported to file 'E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adc9228_lwip.elf_on_local.tcl'
16:58:01 INFO  : Disconnected from the channel tcfchan#8.
16:58:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:02 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:58:02 INFO  : 'jtag frequency' command is executed.
16:58:02 INFO  : Sourcing of 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:58:02 INFO  : Context for 'APU' is selected.
16:58:02 INFO  : System reset is completed.
16:58:05 INFO  : 'after 3000' command is executed.
16:58:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
16:58:14 INFO  : FPGA configured successfully with bitstream "E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit"
16:58:14 INFO  : Context for 'APU' is selected.
16:58:17 INFO  : Hardware design information is loaded from 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf'.
16:58:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:17 INFO  : Context for 'APU' is selected.
16:58:17 INFO  : 'ps7_init' command is executed.
16:58:17 INFO  : 'ps7_post_config' command is executed.
16:58:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:20 INFO  : The application 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1
fpga -file E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw -hw E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:20 INFO  : Memory regions updated for context APU
16:58:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:20 INFO  : 'con' command is executed.
16:58:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

16:58:20 INFO  : Launch script is exported to file 'E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adc9228_lwip.elf_on_local.tcl'
17:09:41 INFO  : Disconnected from the channel tcfchan#9.
17:38:12 INFO  : Refreshed build settings on project Adc9228_LWIP
17:39:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:52 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
17:39:52 INFO  : 'jtag frequency' command is executed.
17:39:52 INFO  : Sourcing of 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:39:52 INFO  : Context for 'APU' is selected.
17:39:52 INFO  : System reset is completed.
17:39:55 INFO  : 'after 3000' command is executed.
17:39:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
17:40:04 INFO  : FPGA configured successfully with bitstream "E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit"
17:40:04 INFO  : Context for 'APU' is selected.
17:40:04 INFO  : Hardware design information is loaded from 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf'.
17:40:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:04 INFO  : Context for 'APU' is selected.
17:40:05 INFO  : 'ps7_init' command is executed.
17:40:05 INFO  : 'ps7_post_config' command is executed.
17:40:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:07 INFO  : The application 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1
fpga -file E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw -hw E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:07 INFO  : Memory regions updated for context APU
17:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:08 INFO  : 'con' command is executed.
17:40:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

17:40:08 INFO  : Launch script is exported to file 'E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adc9228_lwip.elf_on_local.tcl'
17:43:00 INFO  : Disconnected from the channel tcfchan#10.
17:43:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:02 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
17:43:02 INFO  : 'jtag frequency' command is executed.
17:43:02 INFO  : Sourcing of 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:43:02 INFO  : Context for 'APU' is selected.
17:43:02 INFO  : System reset is completed.
17:43:05 INFO  : 'after 3000' command is executed.
17:43:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
17:43:14 INFO  : FPGA configured successfully with bitstream "E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit"
17:43:14 INFO  : Context for 'APU' is selected.
17:43:17 INFO  : Hardware design information is loaded from 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf'.
17:43:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:17 INFO  : Context for 'APU' is selected.
17:43:17 INFO  : 'ps7_init' command is executed.
17:43:17 INFO  : 'ps7_post_config' command is executed.
17:43:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:20 INFO  : The application 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1
fpga -file E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw -hw E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:20 INFO  : Memory regions updated for context APU
17:43:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:20 INFO  : 'con' command is executed.
17:43:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

17:43:20 INFO  : Launch script is exported to file 'E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adc9228_lwip.elf_on_local.tcl'
17:50:34 INFO  : Disconnected from the channel tcfchan#11.
17:50:53 INFO  : Registering command handlers for SDK TCF services
17:50:53 INFO  : Launching XSCT server: xsct.bat -interactive E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\temp_xsdb_launch_script.tcl
17:50:55 INFO  : XSCT server has started successfully.
17:50:55 INFO  : Successfully done setting XSCT server connection channel  
17:50:55 INFO  : Successfully done setting SDK workspace  
17:50:55 INFO  : Processing command line option -hwspec E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper.hdf.
17:50:55 INFO  : Checking for hwspec changes in the project Adc3444_TCP_wrapper_hw_platform_0.
17:52:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:25 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
17:52:25 INFO  : 'jtag frequency' command is executed.
17:52:25 INFO  : Sourcing of 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:52:25 INFO  : Context for 'APU' is selected.
17:52:26 INFO  : System reset is completed.
17:52:29 INFO  : 'after 3000' command is executed.
17:52:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
17:52:38 INFO  : FPGA configured successfully with bitstream "E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit"
17:52:38 INFO  : Context for 'APU' is selected.
17:52:38 INFO  : Hardware design information is loaded from 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf'.
17:52:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:38 INFO  : Context for 'APU' is selected.
17:52:38 INFO  : 'ps7_init' command is executed.
17:52:38 INFO  : 'ps7_post_config' command is executed.
17:52:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:41 INFO  : The application 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1
fpga -file E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/Adc3444_TCP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw -hw E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc3444_TCP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.sdk/Adc9228_LWIP/Debug/Adc9228_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:41 INFO  : Memory regions updated for context APU
17:52:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:41 INFO  : 'con' command is executed.
17:52:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

17:52:41 INFO  : Launch script is exported to file 'E:\ZynqProject_v17\Adc9228_TCP_System_v3\Adc3444_TCP_main.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_adc9228_lwip.elf_on_local.tcl'
17:54:14 INFO  : Disconnected from the channel tcfchan#1.
