$comment
	File created using the following command:
		vcd file accTest.msim.vcd -direction
$end
$date
	Fri Nov 28 15:21:15 2014
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module accTest_vlg_vec_tst $end
$var reg 1 ! ADDR0 $end
$var reg 1 " ADDR1 $end
$var reg 1 # ADDR2 $end
$var reg 1 $ ADDR3 $end
$var reg 1 % ALU0 $end
$var reg 1 & ALU1 $end
$var reg 1 ' ALU2 $end
$var reg 1 ( ALU3 $end
$var reg 1 ) ALUMDRsel $end
$var reg 1 * ClearACC $end
$var reg 1 + IncACC $end
$var reg 1 , LoadACC $end
$var wire 1 - Aout0 $end
$var wire 1 . Aout1 $end
$var wire 1 / Aout2 $end
$var wire 1 0 Aout3 $end
$var wire 1 1 sampler $end
$scope module i1 $end
$var wire 1 2 gnd $end
$var wire 1 3 vcc $end
$var wire 1 4 unknown $end
$var tri1 1 5 devclrn $end
$var tri1 1 6 devpor $end
$var tri1 1 7 devoe $end
$var wire 1 8 inst4|inst2|86~0_combout $end
$var wire 1 9 inst4|inst2|88~0_combout $end
$var wire 1 : inst4|inst2|5~combout $end
$var wire 1 ; inst4|inst2|51~combout $end
$var wire 1 < inst4|inst2|21~combout $end
$var wire 1 = IncACC~combout $end
$var wire 1 > ALU1~combout $end
$var wire 1 ? ALU2~combout $end
$var wire 1 @ ADDR3~combout $end
$var wire 1 A ADDR0~combout $end
$var wire 1 B LoadACC~combout $end
$var wire 1 C ALU0~combout $end
$var wire 1 D inst4|inst2|52~combout $end
$var wire 1 E inst4|inst2|26~1_combout $end
$var wire 1 F ClearACC~combout $end
$var wire 1 G inst4|inst2|85~0_combout $end
$var wire 1 H inst4|inst2|85~1_combout $end
$var wire 1 I inst4|inst2|26~3_combout $end
$var wire 1 J inst4|inst2|26~0_combout $end
$var wire 1 K inst4|inst2|26~_emulated_regout $end
$var wire 1 L inst4|inst2|26~2_combout $end
$var wire 1 M inst4|inst2|86~1_combout $end
$var wire 1 N ADDR1~combout $end
$var wire 1 O ALUMDRsel~combout $end
$var wire 1 P inst4|inst2|53~combout $end
$var wire 1 Q inst4|inst2|25~1_combout $end
$var wire 1 R inst4|inst2|25~3_combout $end
$var wire 1 S inst4|inst2|25~0_combout $end
$var wire 1 T inst4|inst2|25~_emulated_regout $end
$var wire 1 U inst4|inst2|25~2_combout $end
$var wire 1 V ADDR2~combout $end
$var wire 1 W inst4|inst2|54~combout $end
$var wire 1 X inst4|inst2|87~0_combout $end
$var wire 1 Y inst4|inst2|87~1_combout $end
$var wire 1 Z inst4|inst2|24~1_combout $end
$var wire 1 [ inst4|inst2|24~3_combout $end
$var wire 1 \ inst4|inst2|24~0_combout $end
$var wire 1 ] inst4|inst2|24~_emulated_regout $end
$var wire 1 ^ inst4|inst2|24~2_combout $end
$var wire 1 _ inst4|inst2|88~1_combout $end
$var wire 1 ` ALU3~combout $end
$var wire 1 a inst4|inst2|55~combout $end
$var wire 1 b inst4|inst2|23~1_combout $end
$var wire 1 c inst4|inst2|23~3_combout $end
$var wire 1 d inst4|inst2|23~0_combout $end
$var wire 1 e inst4|inst2|23~_emulated_regout $end
$var wire 1 f inst4|inst2|23~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
1#
0$
1%
0&
1'
0(
0)
0*
1+
0,
x-
x.
x/
x0
x1
02
13
x4
15
16
17
08
09
x:
x;
x<
1=
0>
1?
0@
1A
0B
1C
0D
xE
0F
0G
0H
xI
0J
0K
xL
0M
1N
0O
0P
xQ
xR
0S
0T
xU
1V
0W
0X
0Y
xZ
x[
0\
0]
x^
0_
0`
0a
xb
xc
0d
0e
xf
$end
#20000
1,
1B
01
1W
1P
1D
19
1^
1\
1Z
1U
1S
1Q
1L
1J
1E
1_
1[
0<
1R
0;
1I
0:
0f
1d
0b
1/
1.
1-
1c
00
#60000
0,
0B
11
0W
0P
0D
09
0\
0S
0J
0_
0d
#220000
1)
1O
01
#260000
1,
1B
11
1W
1D
19
18
1\
1J
1_
1M
1d
0U
1S
0Q
1<
1;
0.
#300000
0,
0B
01
0W
0D
09
08
0\
0J
0_
0M
0d
0S
#460000
0)
0O
11
#500000
0+
0=
01
1:
1T
1K
1U
0L
0R
0I
1.
0-
#540000
1+
1=
11
#580000
0+
0=
01
0K
1L
1I
1-
#620000
1+
1=
11
0<
0;
0:
#680000
1*
1F
01
1_
1Y
1M
1H
1d
0^
1\
0Z
0U
1S
0L
1J
0E
1<
1R
1;
1:
0/
0.
0-
0T
#720000
0*
0F
11
0_
0Y
0M
0H
0d
0\
0S
0J
#880000
0!
0"
0#
0A
0N
0V
01
#1040000
0%
0'
0C
0?
11
#1200000
