âš™ï¸ ALU Verification Project using UVM
ğŸ§© Overview

This project implements a Universal Verification Methodology (UVM) testbench to verify an Arithmetic Logic Unit (ALU) design.
The ALU supports multiple operations such as:

Addition â•

Subtraction â–

AND operation ğŸŸ©

OR operation ğŸŸ¨

XOR operation ğŸŸª

The testbench generates randomized transactions to test all ALU functionalities and ensure correctness using UVM components such as:

sequence_item, driver, monitor, agent, scoreboard, and subscriber



![waveform Diagram](waveform.png).
![waveform Diagram](waveform2.png).
![waveform Diagram](waveform3.png).


ğŸ§  UVM Components Structure
project/
â”‚
â”œâ”€â”€ alu.sv                      # ALU Design (DUT)
â”œâ”€â”€ alu_interface.sv            # Interface connecting DUT and TB
â”‚
â”œâ”€â”€ alu_sequence_item.sv        # Transaction item
â”œâ”€â”€ alu_driver.sv               # Drives inputs to DUT
â”œâ”€â”€ alu_monitor.sv              # Monitors signals from DUT
â”œâ”€â”€ alu_sequencer.sv            # Controls the sequences
â”œâ”€â”€ alu_agent.sv                # Wraps driver, sequencer, and monitor
â”œâ”€â”€ alu_scoreboard.sv           # Compares DUT output with expected result
â”œâ”€â”€ alu_subscriber.sv           # Coverage collector
â”œâ”€â”€ alu_environment.sv          # Top-level testbench environment
â”‚
â”œâ”€â”€ alu_add_sequence.sv         # Sequence for ADD operation
â”œâ”€â”€ alu_sub_sequence.sv         # Sequence for SUB operation
â”œâ”€â”€ alu_and_sequence.sv         # Sequence for AND operation
â”œâ”€â”€ alu_or_sequence.sv          # Sequence for OR operation
â”œâ”€â”€ alu_xor_sequence.sv         # Sequence for XOR operation
â”‚
â”œâ”€â”€ alu_sequence.sv             # Random sequence for mixed operations
â”œâ”€â”€ alu_random_test.sv          # Main test (runs random sequence)
â”‚
â””â”€â”€ testbench.sv                # Top-level testbench module

ğŸ§ª Simulation Command

To run the UVM testbench with Cadence Xcelium (xrun), use the following command:

xrun -sv -uvm -access +rw \
     alu.sv \
     alu_interface.sv \
     alu_sequence_item.sv \
     alu_driver.sv \
     alu_monitor.sv \
     alu_sequencer.sv \
     alu_agent.sv \
     alu_scoreboard.sv \
     alu_subscriber.sv \
     alu_environment.sv \
     alu_add_sequence.sv \
     alu_sub_sequence.sv \
     alu_and_sequence.sv \
     alu_or_sequence.sv \
     alu_xor_sequence.sv \
     alu_sequence.sv \
     alu_random_test.sv \
     testbench.sv \
     -debug_opts verisium_interactive


âœ… Note:

Make sure each file has a proper timescale directive (e.g., `timescale 1ns/1ps).

Ensure your working directory includes all the .sv files.

The test name is alu_random_test.

ğŸ“Š Coverage & Results

Functional Coverage: Collected through alu_subscriber.sv.

Scoreboard Checks: Validates actual vs expected ALU outputs.

Randomization: Achieved through UVM sequences for stress testing.

ğŸ‘¨â€ğŸ’» Author

Aqdar Ahmed
ğŸ“ Computer Engineering Student â€” AAUP
ğŸ“§ [AAbusufyan@orionvtech.com]
ğŸ“§ [a.abusufyan@student.aaup.edu]
