$date
	Tue Jan 14 20:13:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_magnitude_comparator $end
$var wire 1 ! a_less_than_b $end
$var wire 1 " a_greater_than_b $end
$var wire 1 # a_equal_b $end
$var reg 2 $ a [1:0] $end
$var reg 2 % b [1:0] $end
$scope module uut $end
$var wire 2 & a [1:0] $end
$var wire 2 ' b [1:0] $end
$var wire 1 ! a_less_than_b $end
$var wire 1 " a_greater_than_b $end
$var wire 1 # a_equal_b $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ( i [31:0] $end
$scope begin $ivl_for_loop1 $end
$var integer 32 ) j [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
1#
0"
0!
$end
#10
1!
0#
b1 %
b1 '
b1 )
#20
b10 %
b10 '
b10 )
#30
b11 %
b11 '
b11 )
#40
0!
1"
b0 %
b0 '
b1 $
b1 &
b1 (
b0 )
#50
0"
1#
b1 %
b1 '
b1 )
#60
1!
0#
b10 %
b10 '
b10 )
#70
b11 %
b11 '
b11 )
#80
0!
1"
b0 %
b0 '
b10 $
b10 &
b10 (
b0 )
#90
b1 %
b1 '
b1 )
#100
0"
1#
b10 %
b10 '
b10 )
#110
1!
0#
b11 %
b11 '
b11 )
#120
1"
b0 %
b0 '
0!
0#
b11 $
b11 &
b11 (
b0 )
#130
b1 %
b1 '
b1 )
#140
b10 %
b10 '
b10 )
#150
0"
1#
b11 %
b11 '
b11 )
#160
b100 (
b100 )
