#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Nov 19 15:42:28 2018
# Process ID: 4659
# Current directory: /home/dsmith/Desktop/transmission_test/project_1
# Command line: vivado
# Log file: /home/dsmith/Desktop/transmission_test/project_1/vivado.log
# Journal file: /home/dsmith/Desktop/transmission_test/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/dsmith/Desktop/transmission_test/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 6080.422 ; gain = 246.828 ; free physical = 9565 ; free virtual = 20287
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A02A82A
set_property PROGRAM.FILE {/home/dsmith/Desktop/transmission_test/project_1/project_1.runs/impl_1/loopback128gbps.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {/home/dsmith/Desktop/transmission_test/project_1/project_1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7k325t_0 and the probes file /home/dsmith/Desktop/transmission_test/project_1/project_1.runs/impl_1/debug_nets.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file has 4 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file OR
2. Goto device properties and associate the correct probes file with the programming file already programmed in the device.
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210203A02A82A}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210203A02A82A
open_hw_target {localhost:3121/xilinx_tcf/Xilinx/000017164c8801}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/000017164c8801
set_property PROGRAM.FILE {/home/dsmith/Desktop/transmission_test/project_1/project_1.runs/impl_1/loopback128gbps.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {/home/dsmith/Desktop/transmission_test/project_1/project_1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7k325t_0 and the probes file /home/dsmith/Desktop/transmission_test/project_1/project_1.runs/impl_1/debug_nets.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file has 4 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file OR
2. Goto device properties and associate the correct probes file with the programming file already programmed in the device.
set_property PROBES.FILE {/home/dsmith/Desktop/transmission_test/project_1/project_1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/dsmith/Desktop/transmission_test/project_1/project_1.runs/impl_1/loopback128gbps.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 6162.418 ; gain = 3.406 ; free physical = 9470 ; free virtual = 20227
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 4 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 6191.250 ; gain = 28.832 ; free physical = 9368 ; free virtual = 20130
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"lane_loop[0].MapILA"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"lane_loop[1].MapILA"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"lane_loop[2].MapILA"}]]
WARNING: Simulation object reset_delayed_1 was not found in the design.
WARNING: Simulation object rx32[0]__0 was not found in the design.
WARNING: Simulation object rx8[0]__0 was not found in the design.
WARNING: Simulation object rx_valid_s_0 was not found in the design.
WARNING: Simulation object rxdata66_s[0] was not found in the design.
WARNING: Simulation object tx32[0]__0 was not found in the design.
WARNING: Simulation object tx8[0]__0 was not found in the design.
WARNING: Simulation object tx_data_s[0] was not found in the design.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_4 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"lane_loop[3].MapILA"}]]
WARNING: Simulation object reset_delayed_2 was not found in the design.
WARNING: Simulation object rx32[1]__0 was not found in the design.
WARNING: Simulation object rx8[1]__0 was not found in the design.
WARNING: Simulation object rx_valid_s_1 was not found in the design.
WARNING: Simulation object rxdata66_s[1] was not found in the design.
WARNING: Simulation object tx32[1]__0 was not found in the design.
WARNING: Simulation object tx8[1]__0 was not found in the design.
WARNING: Simulation object tx_data_s[1] was not found in the design.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"lane_loop[0].MapILA"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Nov-19 15:46:02
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"lane_loop[0].MapILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"lane_loop[0].MapILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Nov-19 15:46:02
DADDR_08: 11c8	-CLKOUT0 Register 1
DADDR_09: 0080	-CLKOUT0 Register 2
DADDR_08: 11c8	-CLKOUT0 Register 1
DADDR_09: 0080	-CLKOUT0 Register 2
DADDR_0A: 1186	-CLKOUT1 Register 1
DADDR_0B: 0000	-CLKOUT1 Register 2
DADDR_0A: 1186	-CLKOUT1 Register 1
DADDR_0B: 0000	-CLKOUT1 Register 2
DADDR_0C: 10c3	-CLKOUT2 Register 1
DADDR_0D: 0000	-CLKOUT2 Register 2
DADDR_0C: 10c3	-CLKOUT2 Register 1
DADDR_0D: 0000	-CLKOUT2 Register 2
DADDR_0E: 13cf	-CLKOUT3 Register 1
DADDR_0F: 0000	-CLKOUT3 Register 2
DADDR_0E: 13cf	-CLKOUT3 Register 1
DADDR_0F: 0000	-CLKOUT3 Register 2
DADDR_10: 93cf	-CLKOUT4 Register 1
DADDR_11: 0007	-CLKOUT4 Register 2
DADDR_10: 93cf	-CLKOUT4 Register 1
DADDR_11: 0007	-CLKOUT4 Register 2
DADDR_06: 1042	-CLKOUT5 Register 1
DADDR_07: 0080	-CLKOUT5 Register 2
DADDR_06: 1042	-CLKOUT5 Register 1
DADDR_07: 0080	-CLKOUT5 Register 2
DADDR_08: 11c8	-CLKOUT0 Register 1
DADDR_09: 0080	-CLKOUT0 Register 2
DADDR_12: 1082	-CLKOUT6 Register 1
DADDR_13: 0000	-CLKOUT6 Register 2
DADDR_12: 1082	-CLKOUT6 Register 1
DADDR_13: 0000	-CLKOUT6 Register 2
DADDR_08: 11c8	-CLKOUT0 Register 1
DADDR_09: 0080	-CLKOUT0 Register 2
DADDR_08: 11c8	-CLKOUT0 Register 1
DADDR_09: 0080	-CLKOUT0 Register 2
DADDR_0A: 11c8	-CLKOUT1 Register 1
DADDR_0B: 0080	-CLKOUT1 Register 2
DADDR_0A: 11c8	-CLKOUT1 Register 1
DADDR_0B: 0080	-CLKOUT1 Register 2
DADDR_0C: 10c3	-CLKOUT2 Register 1
DADDR_0D: 0000	-CLKOUT2 Register 2
DADDR_0C: 10c3	-CLKOUT2 Register 1
DADDR_0D: 0000	-CLKOUT2 Register 2
DADDR_0E: 13cf	-CLKOUT3 Register 1
DADDR_0F: 0000	-CLKOUT3 Register 2
DADDR_0E: 13cf	-CLKOUT3 Register 1
DADDR_0F: 0000	-CLKOUT3 Register 2
DADDR_10: 93cf	-CLKOUT4 Register 1
DADDR_11: 0007	-CLKOUT4 Register 2
DADDR_10: 93cf	-CLKOUT4 Register 1
DADDR_11: 0007	-CLKOUT4 Register 2
DADDR_06: 1042	-CLKOUT5 Register 1
DADDR_07: 0080	-CLKOUT5 Register 2
DADDR_06: 1042	-CLKOUT5 Register 1
DADDR_07: 0080	-CLKOUT5 Register 2
DADDR_08: 11c8	-CLKOUT0 Register 1
DADDR_09: 0080	-CLKOUT0 Register 2
DADDR_12: 1082	-CLKOUT6 Register 1
DADDR_13: 0000	-CLKOUT6 Register 2
DADDR_12: 1082	-CLKOUT6 Register 1
DADDR_13: 0000	-CLKOUT6 Register 2
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2
DADDR_0A: 1145	-CLKOUT1 Register 1
DADDR_0B: 0000	-CLKOUT1 Register 2
DADDR_0A: 1145	-CLKOUT1 Register 1
DADDR_0B: 0000	-CLKOUT1 Register 2
DADDR_0C: 1083	-CLKOUT2 Register 1
DADDR_0D: 0080	-CLKOUT2 Register 2
DADDR_0C: 1083	-CLKOUT2 Register 1
DADDR_0D: 0080	-CLKOUT2 Register 2
DADDR_0E: 128a	-CLKOUT3 Register 1
DADDR_0F: 0000	-CLKOUT3 Register 2
DADDR_0E: 128a	-CLKOUT3 Register 1
DADDR_0F: 0000	-CLKOUT3 Register 2
DADDR_10: 128a	-CLKOUT4 Register 1
DADDR_11: 0005	-CLKOUT4 Register 2
DADDR_10: 128a	-CLKOUT4 Register 1
DADDR_11: 0005	-CLKOUT4 Register 2
DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 0000	-CLKOUT5 Register 2
DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 0000	-CLKOUT5 Register 2
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2
DADDR_12: 1042	-CLKOUT6 Register 1
DADDR_13: 0080	-CLKOUT6 Register 2
DADDR_12: 1042	-CLKOUT6 Register 1
DADDR_13: 0080	-CLKOUT6 Register 2
DADDR_08: 1104	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2
DADDR_08: 1104	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2
DADDR_0A: 1104	-CLKOUT1 Register 1
DADDR_0B: 0000	-CLKOUT1 Register 2
DADDR_0A: 1104	-CLKOUT1 Register 1
DADDR_0B: 0000	-CLKOUT1 Register 2
DADDR_0C: 1082	-CLKOUT2 Register 1
DADDR_0D: 0000	-CLKOUT2 Register 2
DADDR_0C: 1082	-CLKOUT2 Register 1
DADDR_0D: 0000	-CLKOUT2 Register 2
DADDR_0E: 1208	-CLKOUT3 Register 1
DADDR_0F: 0000	-CLKOUT3 Register 2
DADDR_0E: 1208	-CLKOUT3 Register 1
DADDR_0F: 0000	-CLKOUT3 Register 2
DADDR_10: 1208	-CLKOUT4 Register 1
DADDR_11: 0004	-CLKOUT4 Register 2
DADDR_10: 1208	-CLKOUT4 Register 1
DADDR_11: 0004	-CLKOUT4 Register 2
DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 0000	-CLKOUT5 Register 2
DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 0000	-CLKOUT5 Register 2
DADDR_08: 1104	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2
DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 0000	-CLKOUT6 Register 2
DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 0000	-CLKOUT6 Register 2
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {80} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {80} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {160} CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {320} CONFIG.MMCM_DIVCLK_DIVIDE {25} CONFIG.MMCM_CLKFBOUT_MULT_F {64.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {8.000} CONFIG.MMCM_CLKOUT1_DIVIDE {8} CONFIG.MMCM_CLKOUT2_DIVIDE {4} CONFIG.MMCM_CLKOUT3_DIVIDE {16} CONFIG.MMCM_CLKOUT4_DIVIDE {16} CONFIG.MMCM_CLKOUT5_DIVIDE {2} CONFIG.MMCM_CLKOUT6_DIVIDE {2} CONFIG.CLKOUT1_JITTER {625.965} CONFIG.CLKOUT1_PHASE_ERROR {919.522} CONFIG.CLKOUT2_JITTER {625.965} CONFIG.CLKOUT2_PHASE_ERROR {919.522} CONFIG.CLKOUT3_JITTER {568.382} CONFIG.CLKOUT3_PHASE_ERROR {919.522} CONFIG.CLKOUT4_JITTER {689.448} CONFIG.CLKOUT4_PHASE_ERROR {919.522} CONFIG.CLKOUT5_JITTER {689.448} CONFIG.CLKOUT5_PHASE_ERROR {919.522} CONFIG.CLKOUT6_JITTER {516.156} CONFIG.CLKOUT6_PHASE_ERROR {919.522} CONFIG.CLKOUT7_JITTER {516.156} CONFIG.CLKOUT7_PHASE_ERROR {919.522}] [get_ips clk_gen]
DADDR_08: 1104	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2
DADDR_08: 1104	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2
DADDR_0A: 1104	-CLKOUT1 Register 1
DADDR_0B: 0000	-CLKOUT1 Register 2
DADDR_0A: 1104	-CLKOUT1 Register 1
DADDR_0B: 0000	-CLKOUT1 Register 2
DADDR_0C: 1082	-CLKOUT2 Register 1
DADDR_0D: 0000	-CLKOUT2 Register 2
DADDR_0C: 1082	-CLKOUT2 Register 1
DADDR_0D: 0000	-CLKOUT2 Register 2
DADDR_0E: 1208	-CLKOUT3 Register 1
DADDR_0F: 0000	-CLKOUT3 Register 2
DADDR_0E: 1208	-CLKOUT3 Register 1
DADDR_0F: 0000	-CLKOUT3 Register 2
DADDR_10: 1208	-CLKOUT4 Register 1
DADDR_11: 0004	-CLKOUT4 Register 2
DADDR_10: 1208	-CLKOUT4 Register 1
DADDR_11: 0004	-CLKOUT4 Register 2
DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 0000	-CLKOUT5 Register 2
DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 0000	-CLKOUT5 Register 2
DADDR_08: 1104	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2
DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 0000	-CLKOUT6 Register 2
DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 0000	-CLKOUT6 Register 2
generate_target all [get_files  /home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_gen'...
export_ip_user_files -of_objects [get_files /home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen.xci] -no_script -force -quiet
reset_run clk_gen_synth_1
launch_run -jobs 2 clk_gen_synth_1
[Mon Nov 19 15:48:59 2018] Launched clk_gen_synth_1...
Run output will be captured here: /home/dsmith/Desktop/transmission_test/project_1/project_1.runs/clk_gen_synth_1/runme.log
export_simulation -of_objects [get_files /home/dsmith/Desktop/transmission_test/project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen.xci] -directory /home/dsmith/Desktop/transmission_test/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/dsmith/Desktop/transmission_test/project_1/project_1.ip_user_files -ipstatic_source_dir /home/dsmith/Desktop/transmission_test/project_1/project_1.ip_user_files/ipstatic -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Nov 19 15:53:15 2018] Launched synth_1...
Run output will be captured here: /home/dsmith/Desktop/transmission_test/project_1/project_1.runs/synth_1/runme.log
[Mon Nov 19 15:53:15 2018] Launched impl_1...
Run output will be captured here: /home/dsmith/Desktop/transmission_test/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {/home/dsmith/Desktop/transmission_test/project_1/project_1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/dsmith/Desktop/transmission_test/project_1/project_1.runs/impl_1/loopback128gbps.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 6465.309 ; gain = 0.496 ; free physical = 8512 ; free virtual = 19551
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 4 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"lane_loop[0].MapILA"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Nov-19 16:07:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"lane_loop[0].MapILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"lane_loop[0].MapILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Nov-19 16:07:57
set_property PROBES.FILE {/home/dsmith/Desktop/transmission_test/project_1/project_1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/dsmith/Desktop/transmission_test/project_1/project_1.runs/impl_1/loopback128gbps.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 6465.727 ; gain = 0.000 ; free physical = 8501 ; free virtual = 19542
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 4 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"lane_loop[0].MapILA"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Nov-19 16:09:00
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"lane_loop[0].MapILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"lane_loop[0].MapILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Nov-19 16:09:00
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"lane_loop[0].MapILA"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Nov-19 16:09:10
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"lane_loop[0].MapILA"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"lane_loop[0].MapILA"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Nov-19 16:09:10
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Nov 19 16:14:28 2018] Launched synth_1...
Run output will be captured here: /home/dsmith/Desktop/transmission_test/project_1/project_1.runs/synth_1/runme.log
[Mon Nov 19 16:14:28 2018] Launched impl_1...
Run output will be captured here: /home/dsmith/Desktop/transmission_test/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {/home/dsmith/Desktop/transmission_test/project_1/project_1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/dsmith/Desktop/transmission_test/project_1/project_1.runs/impl_1/loopback128gbps.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 6465.727 ; gain = 0.000 ; free physical = 8451 ; free virtual = 19511
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 4 ILA core(s).
exit
