module FlowLED(clk,reset,out);
	input clk,reset;
	output [7:0]out;
	reg[7:0]out;
	reg[7:0]state;
	parameter S0=0,S1=1,S2=2,S3=3,S4=4,S5=5,S6=6,S7=7;
	always @ (state)
	begin
		case(state)
			S0:out = 8'b00000001;
			S1:out = 8'b00000010;
			S2:out = 8'b00000100;
			S3:out = 8'b00001000;
			S4:out = 8'b00010000;
			S5:out = 8'b00100000;
			S6:out = 8'b01000000;
			S7:out = 8'b10000000;
		endcase
	end
	always @ (posedge clk or posedge reset)
	begin
		if(reset) state <= 0;
		else
			case(state)
				S0:state <= S1;
				S1:state <= S2;
				S2:state <= S3;
				S3:state <= S4;
				S4:state <= S5;
				S5:state <= S6;
				S6:state <= S7;
				S7:state <= S0;
			endcase
	end
endmodule
	