

================================================================
== Vitis HLS Report for 'byteGen_Pipeline_bytegen'
================================================================
* Date:           Tue Oct  8 21:19:29 2024

* Version:        2022.2 (Build 4023990 on Oct 11 2023)
* Project:        DecompressorProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.724 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- bytegen  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%len = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:462]   --->   Operation 5 'alloca' 'len' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%copy = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:456]   --->   Operation 6 'alloca' 'copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%current_bits = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:467]   --->   Operation 7 'alloca' 'current_bits' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%extra = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:466]   --->   Operation 8 'alloca' 'extra' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_56 = alloca i32 1"   --->   Operation 9 'alloca' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_57 = alloca i32 1"   --->   Operation 10 'alloca' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_bitbuffer_1 = alloca i32 1"   --->   Operation 11 'alloca' 'p_bitbuffer_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bits_cntr_1 = alloca i32 1"   --->   Operation 12 'alloca' 'bits_cntr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%write_flag_1 = alloca i32 1"   --->   Operation 13 'alloca' 'write_flag_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%dynamic_curInSize = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:463]   --->   Operation 14 'alloca' 'dynamic_curInSize' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%done_1 = alloca i32 1"   --->   Operation 15 'alloca' 'done_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%write_flag3_1 = alloca i32 1"   --->   Operation 16 'alloca' 'write_flag3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%codeOffsets_load_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_load_6"   --->   Operation 17 'read' 'codeOffsets_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%codeOffsets_load_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_load_5"   --->   Operation 18 'read' 'codeOffsets_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%codeOffsets_load_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_load_4"   --->   Operation 19 'read' 'codeOffsets_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%codeOffsets_load_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_load_3"   --->   Operation 20 'read' 'codeOffsets_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%codeOffsets_load_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_load_2"   --->   Operation 21 'read' 'codeOffsets_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%codeOffsets_load_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_load_1"   --->   Operation 22 'read' 'codeOffsets_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%codeOffsets_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_load"   --->   Operation 23 'read' 'codeOffsets_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%add_i307_cast_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %add_i307_cast"   --->   Operation 24 'read' 'add_i307_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty"   --->   Operation 25 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_bitbuffer_0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_bitbuffer_0"   --->   Operation 26 'read' 'p_bitbuffer_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_20 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %empty_39"   --->   Operation 27 'read' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%write_flag_0_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %write_flag_0"   --->   Operation 28 'read' 'write_flag_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%add_i307_cast_cast = zext i9 %add_i307_cast_read"   --->   Operation 29 'zext' 'add_i307_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %lens, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl1Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl2Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl3Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl4Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl5Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl6Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl7Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %huffman_eos_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %huffman_input_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.46ns)   --->   "%store_ln0 = store i1 %write_flag_0_read, i1 %write_flag3_1"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 41 [1/1] (0.46ns)   --->   "%store_ln0 = store i1 %tmp, i1 %done_1"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 42 [1/1] (0.46ns)   --->   "%store_ln463 = store i16 0, i16 %dynamic_curInSize" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:463]   --->   Operation 42 'store' 'store_ln463' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 43 [1/1] (0.50ns)   --->   "%store_ln0 = store i1 %write_flag_0_read, i1 %write_flag_1"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.50>
ST_1 : Operation 44 [1/1] (0.50ns)   --->   "%store_ln0 = store i6 %tmp_20, i6 %bits_cntr_1"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.50>
ST_1 : Operation 45 [1/1] (0.50ns)   --->   "%store_ln0 = store i32 %p_bitbuffer_0_read, i32 %p_bitbuffer_1"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 0.50>
ST_1 : Operation 46 [1/1] (0.50ns)   --->   "%store_ln0 = store i1 %tmp, i1 %empty_57"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.50>
ST_1 : Operation 47 [1/1] (0.50ns)   --->   "%store_ln0 = store i6 %tmp_20, i6 %empty_56"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.50>
ST_1 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln466 = store i3 0, i3 %extra" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:466]   --->   Operation 48 'store' 'store_ln466' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln467 = store i4 0, i4 %current_bits" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:467]   --->   Operation 49 'store' 'store_ln467' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln456 = store i8 0, i8 %copy" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:456]   --->   Operation 50 'store' 'store_ln456' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 51 [1/1] (0.46ns)   --->   "%store_ln462 = store i16 0, i16 %len" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:462]   --->   Operation 51 'store' 'store_ln462' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 52 [1/1] (0.46ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.44>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%copy_4 = load i8 %copy" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:493]   --->   Operation 53 'load' 'copy_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%current_bits_10 = load i4 %current_bits" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:474]   --->   Operation 54 'load' 'current_bits_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_bitbuffer_1_load = load i32 %p_bitbuffer_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:489]   --->   Operation 55 'load' 'p_bitbuffer_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%dynamic_curInSize_4 = load i16 %dynamic_curInSize" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:526]   --->   Operation 56 'load' 'dynamic_curInSize_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.12ns)   --->   "%icmp_ln469 = icmp_ult  i16 %dynamic_curInSize_4, i16 %add_i307_cast_cast" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:469]   --->   Operation 57 'icmp' 'icmp_ln469' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.87ns)   --->   "%icmp_ln469_1 = icmp_ne  i8 %copy_4, i8 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:469]   --->   Operation 58 'icmp' 'icmp_ln469_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.14ns)   --->   "%or_ln469 = or i1 %icmp_ln469, i1 %icmp_ln469_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:469]   --->   Operation 59 'or' 'or_ln469' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln469 = br i1 %or_ln469, void %while.end.exitStub, void %VITIS_LOOP_471_1_ifconv" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:469]   --->   Operation 60 'br' 'br_ln469' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln473 = trunc i32 %p_bitbuffer_1_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:473]   --->   Operation 61 'trunc' 'trunc_ln473' <Predicate = (or_ln469)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln473 = zext i1 %trunc_ln473" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:473]   --->   Operation 62 'zext' 'zext_ln473' <Predicate = (or_ln469)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.12ns)   --->   "%icmp_ln473 = icmp_ult  i16 %zext_ln473, i16 %codeOffsets_load_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:473]   --->   Operation 63 'icmp' 'icmp_ln473' <Predicate = (or_ln469)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node current_bits_12)   --->   "%val = xor i1 %icmp_ln473, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:473]   --->   Operation 64 'xor' 'val' <Predicate = (or_ln469)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node current_bits_12)   --->   "%current_bits_11 = select i1 %val, i4 1, i4 %current_bits_10" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:474]   --->   Operation 65 'select' 'current_bits_11' <Predicate = (or_ln469)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %p_bitbuffer_1_load, i32 1, i32 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:473]   --->   Operation 66 'partselect' 'tmp_s' <Predicate = (or_ln469)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln473_1 = zext i2 %tmp_s" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:473]   --->   Operation 67 'zext' 'zext_ln473_1' <Predicate = (or_ln469)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.12ns)   --->   "%icmp_ln473_1 = icmp_ult  i16 %zext_ln473_1, i16 %codeOffsets_load_1_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:473]   --->   Operation 68 'icmp' 'icmp_ln473_1' <Predicate = (or_ln469)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node current_bits_12)   --->   "%val_30 = xor i1 %icmp_ln473_1, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:473]   --->   Operation 69 'xor' 'val_30' <Predicate = (or_ln469)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %p_bitbuffer_1_load, i32 2, i32 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:473]   --->   Operation 70 'partselect' 'tmp_15' <Predicate = (or_ln469)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln473_2 = zext i3 %tmp_15" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:473]   --->   Operation 71 'zext' 'zext_ln473_2' <Predicate = (or_ln469)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.12ns)   --->   "%icmp_ln473_2 = icmp_ult  i16 %zext_ln473_2, i16 %codeOffsets_load_2_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:473]   --->   Operation 72 'icmp' 'icmp_ln473_2' <Predicate = (or_ln469)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.14ns)   --->   "%val_31 = xor i1 %icmp_ln473_2, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:473]   --->   Operation 73 'xor' 'val_31' <Predicate = (or_ln469)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node current_bits_12)   --->   "%select_ln474 = select i1 %val_31, i4 3, i4 2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:474]   --->   Operation 74 'select' 'select_ln474' <Predicate = (or_ln469)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node current_bits_12)   --->   "%or_ln474 = or i1 %val_31, i1 %val_30" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:474]   --->   Operation 75 'or' 'or_ln474' <Predicate = (or_ln469)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.34ns) (out node of the LUT)   --->   "%current_bits_12 = select i1 %or_ln474, i4 %select_ln474, i4 %current_bits_11" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:474]   --->   Operation 76 'select' 'current_bits_12' <Predicate = (or_ln469)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %p_bitbuffer_1_load, i32 3, i32 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:473]   --->   Operation 77 'partselect' 'tmp_16' <Predicate = (or_ln469)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln473_3 = zext i4 %tmp_16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:473]   --->   Operation 78 'zext' 'zext_ln473_3' <Predicate = (or_ln469)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.12ns)   --->   "%icmp_ln473_3 = icmp_ult  i16 %zext_ln473_3, i16 %codeOffsets_load_3_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:473]   --->   Operation 79 'icmp' 'icmp_ln473_3' <Predicate = (or_ln469)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node current_bits_13)   --->   "%val_32 = xor i1 %icmp_ln473_3, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:473]   --->   Operation 80 'xor' 'val_32' <Predicate = (or_ln469)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %p_bitbuffer_1_load, i32 4, i32 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:473]   --->   Operation 81 'partselect' 'tmp_17' <Predicate = (or_ln469)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln473_4 = zext i5 %tmp_17" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:473]   --->   Operation 82 'zext' 'zext_ln473_4' <Predicate = (or_ln469)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.12ns)   --->   "%icmp_ln473_4 = icmp_ult  i16 %zext_ln473_4, i16 %codeOffsets_load_4_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:473]   --->   Operation 83 'icmp' 'icmp_ln473_4' <Predicate = (or_ln469)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.14ns)   --->   "%val_33 = xor i1 %icmp_ln473_4, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:473]   --->   Operation 84 'xor' 'val_33' <Predicate = (or_ln469)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node current_bits_13)   --->   "%select_ln474_2 = select i1 %val_33, i4 5, i4 4" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:474]   --->   Operation 85 'select' 'select_ln474_2' <Predicate = (or_ln469)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node current_bits_13)   --->   "%or_ln474_1 = or i1 %val_33, i1 %val_32" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:474]   --->   Operation 86 'or' 'or_ln474_1' <Predicate = (or_ln469)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.18ns) (out node of the LUT)   --->   "%current_bits_13 = select i1 %or_ln474_1, i4 %select_ln474_2, i4 %current_bits_12" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:474]   --->   Operation 87 'select' 'current_bits_13' <Predicate = (or_ln469)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %p_bitbuffer_1_load, i32 5, i32 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:473]   --->   Operation 88 'partselect' 'tmp_18' <Predicate = (or_ln469)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln473_5 = zext i6 %tmp_18" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:473]   --->   Operation 89 'zext' 'zext_ln473_5' <Predicate = (or_ln469)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.12ns)   --->   "%icmp_ln473_5 = icmp_ult  i16 %zext_ln473_5, i16 %codeOffsets_load_5_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:473]   --->   Operation 90 'icmp' 'icmp_ln473_5' <Predicate = (or_ln469)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node current_bits_14)   --->   "%val_34 = xor i1 %icmp_ln473_5, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:473]   --->   Operation 91 'xor' 'val_34' <Predicate = (or_ln469)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %p_bitbuffer_1_load, i32 6, i32 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:473]   --->   Operation 92 'partselect' 'tmp_19' <Predicate = (or_ln469)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln473_6 = zext i7 %tmp_19" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:473]   --->   Operation 93 'zext' 'zext_ln473_6' <Predicate = (or_ln469)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.12ns)   --->   "%icmp_ln473_6 = icmp_ult  i16 %zext_ln473_6, i16 %codeOffsets_load_6_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:473]   --->   Operation 94 'icmp' 'icmp_ln473_6' <Predicate = (or_ln469)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.14ns)   --->   "%val_35 = xor i1 %icmp_ln473_6, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:473]   --->   Operation 95 'xor' 'val_35' <Predicate = (or_ln469)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node current_bits_14)   --->   "%select_ln474_4 = select i1 %val_35, i4 7, i4 6" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:474]   --->   Operation 96 'select' 'select_ln474_4' <Predicate = (or_ln469)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node current_bits_14)   --->   "%or_ln474_2 = or i1 %val_35, i1 %val_34" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:474]   --->   Operation 97 'or' 'or_ln474_2' <Predicate = (or_ln469)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.18ns) (out node of the LUT)   --->   "%current_bits_14 = select i1 %or_ln474_2, i4 %select_ln474_4, i4 %current_bits_13" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:474]   --->   Operation 98 'select' 'current_bits_14' <Predicate = (or_ln469)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln467 = trunc i4 %current_bits_14" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:467]   --->   Operation 99 'trunc' 'trunc_ln467' <Predicate = (or_ln469)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln478 = zext i1 %trunc_ln473" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:478]   --->   Operation 100 'zext' 'zext_ln478' <Predicate = (or_ln469)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%bl1Codes_addr = getelementptr i9 %bl1Codes, i64 0, i64 %zext_ln478" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:478]   --->   Operation 101 'getelementptr' 'bl1Codes_addr' <Predicate = (or_ln469)> <Delay = 0.00>
ST_2 : Operation 102 [2/2] (0.73ns)   --->   "%bl1Codes_load = load i1 %bl1Codes_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:478]   --->   Operation 102 'load' 'bl1Codes_load' <Predicate = (or_ln469)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 2> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln479 = zext i2 %tmp_s" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:479]   --->   Operation 103 'zext' 'zext_ln479' <Predicate = (or_ln469)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%bl2Codes_addr = getelementptr i9 %bl2Codes, i64 0, i64 %zext_ln479" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:479]   --->   Operation 104 'getelementptr' 'bl2Codes_addr' <Predicate = (or_ln469)> <Delay = 0.00>
ST_2 : Operation 105 [2/2] (0.73ns)   --->   "%bl2Codes_load = load i2 %bl2Codes_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:479]   --->   Operation 105 'load' 'bl2Codes_load' <Predicate = (or_ln469)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 4> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln480 = zext i3 %tmp_15" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:480]   --->   Operation 106 'zext' 'zext_ln480' <Predicate = (or_ln469)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%bl3Codes_addr = getelementptr i9 %bl3Codes, i64 0, i64 %zext_ln480" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:480]   --->   Operation 107 'getelementptr' 'bl3Codes_addr' <Predicate = (or_ln469)> <Delay = 0.00>
ST_2 : Operation 108 [2/2] (0.73ns)   --->   "%bl3Codes_load = load i3 %bl3Codes_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:480]   --->   Operation 108 'load' 'bl3Codes_load' <Predicate = (or_ln469)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 8> <RAM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln481 = zext i4 %tmp_16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:481]   --->   Operation 109 'zext' 'zext_ln481' <Predicate = (or_ln469)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%bl4Codes_addr = getelementptr i9 %bl4Codes, i64 0, i64 %zext_ln481" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:481]   --->   Operation 110 'getelementptr' 'bl4Codes_addr' <Predicate = (or_ln469)> <Delay = 0.00>
ST_2 : Operation 111 [2/2] (0.73ns)   --->   "%bl4Codes_load = load i4 %bl4Codes_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:481]   --->   Operation 111 'load' 'bl4Codes_load' <Predicate = (or_ln469)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 16> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln482 = zext i5 %tmp_17" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:482]   --->   Operation 112 'zext' 'zext_ln482' <Predicate = (or_ln469)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%bl5Codes_addr = getelementptr i9 %bl5Codes, i64 0, i64 %zext_ln482" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:482]   --->   Operation 113 'getelementptr' 'bl5Codes_addr' <Predicate = (or_ln469)> <Delay = 0.00>
ST_2 : Operation 114 [2/2] (0.73ns)   --->   "%bl5Codes_load = load i5 %bl5Codes_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:482]   --->   Operation 114 'load' 'bl5Codes_load' <Predicate = (or_ln469)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 32> <RAM>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln483 = zext i6 %tmp_18" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:483]   --->   Operation 115 'zext' 'zext_ln483' <Predicate = (or_ln469)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%bl6Codes_addr = getelementptr i9 %bl6Codes, i64 0, i64 %zext_ln483" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:483]   --->   Operation 116 'getelementptr' 'bl6Codes_addr' <Predicate = (or_ln469)> <Delay = 0.00>
ST_2 : Operation 117 [2/2] (0.73ns)   --->   "%bl6Codes_load = load i6 %bl6Codes_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:483]   --->   Operation 117 'load' 'bl6Codes_load' <Predicate = (or_ln469)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 64> <RAM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln484 = zext i7 %tmp_19" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:484]   --->   Operation 118 'zext' 'zext_ln484' <Predicate = (or_ln469)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%bl7Codes_addr = getelementptr i9 %bl7Codes, i64 0, i64 %zext_ln484" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:484]   --->   Operation 119 'getelementptr' 'bl7Codes_addr' <Predicate = (or_ln469)> <Delay = 0.00>
ST_2 : Operation 120 [2/2] (0.73ns)   --->   "%bl7Codes_load = load i7 %bl7Codes_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:484]   --->   Operation 120 'load' 'bl7Codes_load' <Predicate = (or_ln469)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 128> <RAM>
ST_2 : Operation 121 [1/1] (0.87ns)   --->   "%icmp_ln496 = icmp_eq  i8 %copy_4, i8 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:496]   --->   Operation 121 'icmp' 'icmp_ln496' <Predicate = (or_ln469)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.46ns)   --->   "%store_ln467 = store i4 %current_bits_14, i4 %current_bits" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:467]   --->   Operation 122 'store' 'store_ln467' <Predicate = (or_ln469)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 6.72>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%isExtra = phi i1 0, void %newFuncRoot, i1 %isExtra_4, void %if.end109"   --->   Operation 123 'phi' 'isExtra' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%extra_2 = load i3 %extra" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:495]   --->   Operation 124 'load' 'extra_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%len_load = load i16 %len" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:502]   --->   Operation 125 'load' 'len_load' <Predicate = (or_ln469)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%p_load49 = load i6 %empty_56"   --->   Operation 126 'load' 'p_load49' <Predicate = (or_ln469)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%bits_cntr_1_load_1 = load i6 %bits_cntr_1"   --->   Operation 127 'load' 'bits_cntr_1_load_1' <Predicate = (or_ln469)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%write_flag_1_load = load i1 %write_flag_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:496]   --->   Operation 128 'load' 'write_flag_1_load' <Predicate = (or_ln469)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln470 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:470]   --->   Operation 129 'specpipeline' 'specpipeline_ln470' <Predicate = (or_ln469)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln469 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:469]   --->   Operation 130 'specloopname' 'specloopname_ln469' <Predicate = (or_ln469)> <Delay = 0.00>
ST_3 : Operation 131 [1/2] (0.73ns)   --->   "%bl1Codes_load = load i1 %bl1Codes_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:478]   --->   Operation 131 'load' 'bl1Codes_load' <Predicate = (or_ln469)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 2> <RAM>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%symbol = trunc i9 %bl1Codes_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:478]   --->   Operation 132 'trunc' 'symbol' <Predicate = (or_ln469 & trunc_ln467 == 1)> <Delay = 0.00>
ST_3 : Operation 133 [1/2] (0.73ns)   --->   "%bl2Codes_load = load i2 %bl2Codes_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:479]   --->   Operation 133 'load' 'bl2Codes_load' <Predicate = (or_ln469)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 4> <RAM>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%symbol_30 = trunc i9 %bl2Codes_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:479]   --->   Operation 134 'trunc' 'symbol_30' <Predicate = (or_ln469 & trunc_ln467 == 2)> <Delay = 0.00>
ST_3 : Operation 135 [1/2] (0.73ns)   --->   "%bl3Codes_load = load i3 %bl3Codes_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:480]   --->   Operation 135 'load' 'bl3Codes_load' <Predicate = (or_ln469)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 8> <RAM>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%symbol_31 = trunc i9 %bl3Codes_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:480]   --->   Operation 136 'trunc' 'symbol_31' <Predicate = (or_ln469 & trunc_ln467 == 3)> <Delay = 0.00>
ST_3 : Operation 137 [1/2] (0.73ns)   --->   "%bl4Codes_load = load i4 %bl4Codes_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:481]   --->   Operation 137 'load' 'bl4Codes_load' <Predicate = (or_ln469)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 16> <RAM>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%symbol_32 = trunc i9 %bl4Codes_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:481]   --->   Operation 138 'trunc' 'symbol_32' <Predicate = (or_ln469 & trunc_ln467 == 4)> <Delay = 0.00>
ST_3 : Operation 139 [1/2] (0.73ns)   --->   "%bl5Codes_load = load i5 %bl5Codes_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:482]   --->   Operation 139 'load' 'bl5Codes_load' <Predicate = (or_ln469)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 32> <RAM>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%symbol_33 = trunc i9 %bl5Codes_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:482]   --->   Operation 140 'trunc' 'symbol_33' <Predicate = (or_ln469 & trunc_ln467 == 5)> <Delay = 0.00>
ST_3 : Operation 141 [1/2] (0.73ns)   --->   "%bl6Codes_load = load i6 %bl6Codes_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:483]   --->   Operation 141 'load' 'bl6Codes_load' <Predicate = (or_ln469)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 64> <RAM>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%symbol_34 = trunc i9 %bl6Codes_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:483]   --->   Operation 142 'trunc' 'symbol_34' <Predicate = (or_ln469 & trunc_ln467 == 6)> <Delay = 0.00>
ST_3 : Operation 143 [1/2] (0.73ns)   --->   "%bl7Codes_load = load i7 %bl7Codes_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:484]   --->   Operation 143 'load' 'bl7Codes_load' <Predicate = (or_ln469)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 128> <RAM>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%symbol_35 = trunc i9 %bl7Codes_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:484]   --->   Operation 144 'trunc' 'symbol_35' <Predicate = (or_ln469 & trunc_ln467 == 7)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.67ns)   --->   "%current_val = sparsemux i5 @_ssdm_op_SparseMux.ap_auto.7i5.i5.i3, i3 1, i5 %symbol, i3 2, i5 %symbol_30, i3 3, i5 %symbol_31, i3 4, i5 %symbol_32, i3 5, i5 %symbol_33, i3 6, i5 %symbol_34, i3 7, i5 %symbol_35, i5 0, i3 %trunc_ln467" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:486]   --->   Operation 145 'sparsemux' 'current_val' <Predicate = (or_ln469)> <Delay = 0.67> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln487 = zext i4 %current_bits_14" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:487]   --->   Operation 146 'zext' 'zext_ln487' <Predicate = (or_ln469)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (1.27ns)   --->   "%bitbuffer = lshr i32 %p_bitbuffer_1_load, i32 %zext_ln487" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:487]   --->   Operation 147 'lshr' 'bitbuffer' <Predicate = (or_ln469)> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln488 = zext i3 %extra_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:488]   --->   Operation 148 'zext' 'zext_ln488' <Predicate = (or_ln469)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln488_1 = zext i3 %extra_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:488]   --->   Operation 149 'zext' 'zext_ln488_1' <Predicate = (or_ln469)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (1.27ns)   --->   "%bitbuffer_40 = lshr i32 %p_bitbuffer_1_load, i32 %zext_ln488" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:488]   --->   Operation 150 'lshr' 'bitbuffer_40' <Predicate = (or_ln469)> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.62ns)   --->   "%shl_ln489 = shl i8 1, i8 %zext_ln488_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:489]   --->   Operation 151 'shl' 'shl_ln489' <Predicate = (or_ln469)> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node copy_5)   --->   "%trunc_ln489 = trunc i32 %p_bitbuffer_1_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:489]   --->   Operation 152 'trunc' 'trunc_ln489' <Predicate = (or_ln469)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.87ns)   --->   "%add_ln489 = add i8 %shl_ln489, i8 255" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:489]   --->   Operation 153 'add' 'add_ln489' <Predicate = (or_ln469)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node copy_5)   --->   "%extra_copy = and i8 %trunc_ln489, i8 %add_ln489" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:489]   --->   Operation 154 'and' 'extra_copy' <Predicate = (or_ln469)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.87ns) (out node of the LUT)   --->   "%copy_5 = add i8 %extra_copy, i8 %copy_4" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:493]   --->   Operation 155 'add' 'copy_5' <Predicate = (or_ln469)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln495 = zext i3 %extra_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:495]   --->   Operation 156 'zext' 'zext_ln495' <Predicate = (or_ln469)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.84ns)   --->   "%sub_ln495 = sub i6 %p_load49, i6 %zext_ln495" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:495]   --->   Operation 157 'sub' 'sub_ln495' <Predicate = (or_ln469)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %current_val, i32 4" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:497]   --->   Operation 158 'bitselect' 'tmp_21' <Predicate = (or_ln469)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.14ns)   --->   "%xor_ln497 = xor i1 %tmp_21, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:497]   --->   Operation 159 'xor' 'xor_ln497' <Predicate = (or_ln469)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln499 = zext i4 %current_bits_14" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:499]   --->   Operation 160 'zext' 'zext_ln499' <Predicate = (or_ln469)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.84ns)   --->   "%sub_ln499 = sub i6 %p_load49, i6 %zext_ln499" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:499]   --->   Operation 161 'sub' 'sub_ln499' <Predicate = (or_ln469)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node len_3)   --->   "%trunc_ln462 = trunc i5 %current_val" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:462]   --->   Operation 162 'trunc' 'trunc_ln462' <Predicate = (or_ln469)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.14ns)   --->   "%or_ln496 = or i1 %isExtra, i1 %icmp_ln496" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:496]   --->   Operation 163 'or' 'or_ln496' <Predicate = (or_ln469)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.14ns)   --->   "%or_ln496_1 = or i1 %or_ln496, i1 %write_flag_1_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:496]   --->   Operation 164 'or' 'or_ln496_1' <Predicate = (or_ln469)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln496)   --->   "%sel_tmp2 = select i1 %isExtra, i6 %sub_ln495, i6 %bits_cntr_1_load_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:497]   --->   Operation 165 'select' 'sel_tmp2' <Predicate = (or_ln469)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln496)   --->   "%sel_tmp3 = xor i1 %isExtra, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:497]   --->   Operation 166 'xor' 'sel_tmp3' <Predicate = (or_ln469)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln496 = and i1 %icmp_ln496, i1 %sel_tmp3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:496]   --->   Operation 167 'and' 'and_ln496' <Predicate = (or_ln469)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln496 = select i1 %and_ln496, i6 %sub_ln499, i6 %sel_tmp2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:496]   --->   Operation 168 'select' 'select_ln496' <Predicate = (or_ln469)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node bitbuffer_42)   --->   "%bitbuffer_41 = select i1 %isExtra, i32 %bitbuffer_40, i32 %p_bitbuffer_1_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:497]   --->   Operation 169 'select' 'bitbuffer_41' <Predicate = (or_ln469)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.28ns) (out node of the LUT)   --->   "%bitbuffer_42 = select i1 %and_ln496, i32 %bitbuffer, i32 %bitbuffer_41" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:496]   --->   Operation 170 'select' 'bitbuffer_42' <Predicate = (or_ln469)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln496_2)   --->   "%sel_tmp10 = select i1 %isExtra, i6 %sub_ln495, i6 %p_load49" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:497]   --->   Operation 171 'select' 'sel_tmp10' <Predicate = (or_ln469)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln496_2 = select i1 %and_ln496, i6 %sub_ln499, i6 %sel_tmp10" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:496]   --->   Operation 172 'select' 'select_ln496_2' <Predicate = (or_ln469)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node or_ln496_2)   --->   "%xor_ln496 = xor i1 %icmp_ln496, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:496]   --->   Operation 173 'xor' 'xor_ln496' <Predicate = (or_ln469)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln496_2 = or i1 %isExtra, i1 %xor_ln496" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:496]   --->   Operation 174 'or' 'or_ln496_2' <Predicate = (or_ln469)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln502_1)   --->   "%or_ln497 = or i1 %or_ln496_2, i1 %xor_ln497" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:497]   --->   Operation 175 'or' 'or_ln497' <Predicate = (or_ln469)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.82ns)   --->   "%icmp_ln502 = icmp_eq  i5 %current_val, i5 17" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:502]   --->   Operation 176 'icmp' 'icmp_ln502' <Predicate = (or_ln469)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.14ns)   --->   "%isExtra_4 = and i1 %and_ln496, i1 %tmp_21" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:497]   --->   Operation 177 'and' 'isExtra_4' <Predicate = (or_ln469)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node extra_3)   --->   "%and_ln502 = and i1 %isExtra_4, i1 %icmp_ln502" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:502]   --->   Operation 178 'and' 'and_ln502' <Predicate = (or_ln469)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.82ns)   --->   "%icmp_ln502_1 = icmp_eq  i5 %current_val, i5 16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:502]   --->   Operation 179 'icmp' 'icmp_ln502_1' <Predicate = (or_ln469)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.14ns)   --->   "%and_ln502_1 = and i1 %isExtra_4, i1 %icmp_ln502_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:502]   --->   Operation 180 'and' 'and_ln502_1' <Predicate = (or_ln469)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node extra_3)   --->   "%select_ln502 = select i1 %and_ln502_1, i3 2, i3 3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:502]   --->   Operation 181 'select' 'select_ln502' <Predicate = (or_ln469)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node extra_3)   --->   "%or_ln502 = or i1 %and_ln502_1, i1 %and_ln502" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:502]   --->   Operation 182 'or' 'or_ln502' <Predicate = (or_ln469)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln502_1 = select i1 %or_ln497, i3 %extra_2, i3 7" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:502]   --->   Operation 183 'select' 'select_ln502_1' <Predicate = (or_ln469)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.34ns) (out node of the LUT)   --->   "%extra_3 = select i1 %or_ln502, i3 %select_ln502, i3 %select_ln502_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:502]   --->   Operation 184 'select' 'extra_3' <Predicate = (or_ln469)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln496_3)   --->   "%sel_tmp32 = select i1 %isExtra, i8 %copy_5, i8 3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:497]   --->   Operation 185 'select' 'sel_tmp32' <Predicate = (or_ln469)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.14ns)   --->   "%and_ln497_1 = and i1 %and_ln496, i1 %xor_ln497" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:497]   --->   Operation 186 'and' 'and_ln497_1' <Predicate = (or_ln469)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln496_3)   --->   "%select_ln497 = select i1 %and_ln497_1, i8 1, i8 %sel_tmp32" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:497]   --->   Operation 187 'select' 'select_ln497' <Predicate = (or_ln469)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln496_3 = select i1 %or_ln496, i8 %select_ln497, i8 %copy_4" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:496]   --->   Operation 188 'select' 'select_ln496_3' <Predicate = (or_ln469)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.82ns)   --->   "%icmp_ln502_2 = icmp_ne  i5 %current_val, i5 16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:502]   --->   Operation 189 'icmp' 'icmp_ln502_2' <Predicate = (or_ln469)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.82ns)   --->   "%icmp_ln502_3 = icmp_ne  i5 %current_val, i5 17" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:502]   --->   Operation 190 'icmp' 'icmp_ln502_3' <Predicate = (or_ln469)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node copy_6)   --->   "%and_ln502_2 = and i1 %icmp_ln502_2, i1 %icmp_ln502_3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:502]   --->   Operation 191 'and' 'and_ln502_2' <Predicate = (or_ln469)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node copy_6)   --->   "%and_ln502_3 = and i1 %and_ln502_2, i1 %isExtra_4" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:502]   --->   Operation 192 'and' 'and_ln502_3' <Predicate = (or_ln469)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.40ns) (out node of the LUT)   --->   "%copy_6 = select i1 %and_ln502_3, i8 11, i8 %select_ln496_3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:502]   --->   Operation 193 'select' 'copy_6' <Predicate = (or_ln469)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node len_3)   --->   "%len_2 = select i1 %and_ln497_1, i4 %trunc_ln462, i4 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:497]   --->   Operation 194 'select' 'len_2' <Predicate = (or_ln469)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node len_3)   --->   "%zext_ln462 = zext i4 %len_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:462]   --->   Operation 195 'zext' 'zext_ln462' <Predicate = (or_ln469)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node len_3)   --->   "%and_ln502_4 = and i1 %icmp_ln502_1, i1 %tmp_21" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:502]   --->   Operation 196 'and' 'and_ln502_4' <Predicate = (or_ln469)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node len_3)   --->   "%or_ln502_1 = or i1 %or_ln496_2, i1 %and_ln502_4" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:502]   --->   Operation 197 'or' 'or_ln502_1' <Predicate = (or_ln469)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.29ns) (out node of the LUT)   --->   "%len_3 = select i1 %or_ln502_1, i16 %len_load, i16 %zext_ln462" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:502]   --->   Operation 198 'select' 'len_3' <Predicate = (or_ln469)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.87ns)   --->   "%icmp_ln525 = icmp_eq  i8 %copy_6, i8 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:525]   --->   Operation 199 'icmp' 'icmp_ln525' <Predicate = (or_ln469)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln525 = br i1 %icmp_ln525, void %if.then92, void %VITIS_LOOP_471_1_ifconv.if.end98_crit_edge" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:525]   --->   Operation 200 'br' 'br_ln525' <Predicate = (or_ln469)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln526 = trunc i16 %len_3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:526]   --->   Operation 201 'trunc' 'trunc_ln526' <Predicate = (or_ln469 & !icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (1.12ns)   --->   "%dynamic_curInSize_5 = add i16 %dynamic_curInSize_4, i16 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:526]   --->   Operation 202 'add' 'dynamic_curInSize_5' <Predicate = (or_ln469 & !icmp_ln525)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln526 = zext i16 %dynamic_curInSize_4" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:526]   --->   Operation 203 'zext' 'zext_ln526' <Predicate = (or_ln469 & !icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%lens_addr = getelementptr i5 %lens, i64 0, i64 %zext_ln526" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:526]   --->   Operation 204 'getelementptr' 'lens_addr' <Predicate = (or_ln469 & !icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.73ns)   --->   "%store_ln526 = store i5 %trunc_ln526, i9 %lens_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:526]   --->   Operation 205 'store' 'store_ln526' <Predicate = (or_ln469 & !icmp_ln525)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 5> <Depth = 318> <RAM>
ST_3 : Operation 206 [1/1] (0.87ns)   --->   "%copy_7 = add i8 %copy_6, i8 255" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:527]   --->   Operation 206 'add' 'copy_7' <Predicate = (or_ln469 & !icmp_ln525)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.46ns)   --->   "%store_ln463 = store i16 %dynamic_curInSize_5, i16 %dynamic_curInSize" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:463]   --->   Operation 207 'store' 'store_ln463' <Predicate = (or_ln469 & !icmp_ln525)> <Delay = 0.46>
ST_3 : Operation 208 [1/1] (0.46ns)   --->   "%store_ln456 = store i8 %copy_7, i8 %copy" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:456]   --->   Operation 208 'store' 'store_ln456' <Predicate = (or_ln469 & !icmp_ln525)> <Delay = 0.46>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln528 = br void %if.end98" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:528]   --->   Operation 209 'br' 'br_ln528' <Predicate = (or_ln469 & !icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.46ns)   --->   "%store_ln456 = store i8 0, i8 %copy" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:456]   --->   Operation 210 'store' 'store_ln456' <Predicate = (or_ln469 & icmp_ln525)> <Delay = 0.46>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln525 = br void %if.end98" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:525]   --->   Operation 211 'br' 'br_ln525' <Predicate = (or_ln469 & icmp_ln525)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%p_load = load i1 %empty_57" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:529]   --->   Operation 212 'load' 'p_load' <Predicate = (or_ln469)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %select_ln496_2, i32 4, i32 5" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:529]   --->   Operation 213 'partselect' 'tmp_22' <Predicate = (or_ln469)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.62ns)   --->   "%icmp_ln529 = icmp_ne  i2 %tmp_22, i2 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:529]   --->   Operation 214 'icmp' 'icmp_ln529' <Predicate = (or_ln469)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (0.14ns)   --->   "%or_ln529 = or i1 %p_load, i1 %icmp_ln529" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:529]   --->   Operation 215 'or' 'or_ln529' <Predicate = (or_ln469)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node or_ln529_1)   --->   "%xor_ln529 = xor i1 %icmp_ln529, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:529]   --->   Operation 216 'xor' 'xor_ln529' <Predicate = (or_ln469)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln529_1 = or i1 %p_load, i1 %xor_ln529" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:529]   --->   Operation 217 'or' 'or_ln529_1' <Predicate = (or_ln469)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln529 = br i1 %or_ln529, void %if.then100, void %if.end98.if.end109_crit_edge" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:529]   --->   Operation 218 'br' 'br_ln529' <Predicate = (or_ln469)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (2.10ns)   --->   "%tmp_data = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %huffman_input_stream" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:530]   --->   Operation 219 'read' 'tmp_data' <Predicate = (or_ln469 & !or_ln529)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln531 = zext i16 %tmp_data" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:531]   --->   Operation 220 'zext' 'zext_ln531' <Predicate = (or_ln469 & !or_ln529)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln531_1 = zext i6 %select_ln496_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:531]   --->   Operation 221 'zext' 'zext_ln531_1' <Predicate = (or_ln469 & !or_ln529)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (1.00ns)   --->   "%shl_ln531 = shl i31 %zext_ln531, i31 %zext_ln531_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:531]   --->   Operation 222 'shl' 'shl_ln531' <Predicate = (or_ln469 & !or_ln529)> <Delay = 1.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln531_2 = zext i31 %shl_ln531" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:531]   --->   Operation 223 'zext' 'zext_ln531_2' <Predicate = (or_ln469 & !or_ln529)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (1.14ns)   --->   "%add_ln531 = add i32 %zext_ln531_2, i32 %bitbuffer_42" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:531]   --->   Operation 224 'add' 'add_ln531' <Predicate = (or_ln469 & !or_ln529)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [1/1] (2.10ns)   --->   "%huffman_eos_stream_read = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %huffman_eos_stream" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:532]   --->   Operation 225 'read' 'huffman_eos_stream_read' <Predicate = (or_ln469 & !or_ln529)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_3 : Operation 226 [1/1] (0.84ns)   --->   "%add_ln533 = add i6 %select_ln496_2, i6 16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:533]   --->   Operation 226 'add' 'add_ln533' <Predicate = (or_ln469 & !or_ln529)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 227 [1/1] (0.46ns)   --->   "%store_ln0 = store i1 1, i1 %write_flag3_1"   --->   Operation 227 'store' 'store_ln0' <Predicate = (or_ln469 & !or_ln529)> <Delay = 0.46>
ST_3 : Operation 228 [1/1] (0.46ns)   --->   "%store_ln532 = store i1 %huffman_eos_stream_read, i1 %done_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:532]   --->   Operation 228 'store' 'store_ln532' <Predicate = (or_ln469 & !or_ln529)> <Delay = 0.46>
ST_3 : Operation 229 [1/1] (0.50ns)   --->   "%store_ln0 = store i1 1, i1 %write_flag_1"   --->   Operation 229 'store' 'store_ln0' <Predicate = (or_ln469 & !or_ln529)> <Delay = 0.50>
ST_3 : Operation 230 [1/1] (0.50ns)   --->   "%store_ln533 = store i6 %add_ln533, i6 %bits_cntr_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:533]   --->   Operation 230 'store' 'store_ln533' <Predicate = (or_ln469 & !or_ln529)> <Delay = 0.50>
ST_3 : Operation 231 [1/1] (0.50ns)   --->   "%store_ln531 = store i32 %add_ln531, i32 %p_bitbuffer_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:531]   --->   Operation 231 'store' 'store_ln531' <Predicate = (or_ln469 & !or_ln529)> <Delay = 0.50>
ST_3 : Operation 232 [1/1] (0.50ns)   --->   "%store_ln532 = store i1 %huffman_eos_stream_read, i1 %empty_57" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:532]   --->   Operation 232 'store' 'store_ln532' <Predicate = (or_ln469 & !or_ln529)> <Delay = 0.50>
ST_3 : Operation 233 [1/1] (0.50ns)   --->   "%store_ln533 = store i6 %add_ln533, i6 %empty_56" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:533]   --->   Operation 233 'store' 'store_ln533' <Predicate = (or_ln469 & !or_ln529)> <Delay = 0.50>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln534 = br void %if.end109" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:534]   --->   Operation 234 'br' 'br_ln534' <Predicate = (or_ln469 & !or_ln529)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.50ns)   --->   "%store_ln496 = store i1 %or_ln496_1, i1 %write_flag_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:496]   --->   Operation 235 'store' 'store_ln496' <Predicate = (or_ln469 & or_ln529)> <Delay = 0.50>
ST_3 : Operation 236 [1/1] (0.50ns)   --->   "%store_ln496 = store i6 %select_ln496, i6 %bits_cntr_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:496]   --->   Operation 236 'store' 'store_ln496' <Predicate = (or_ln469 & or_ln529)> <Delay = 0.50>
ST_3 : Operation 237 [1/1] (0.50ns)   --->   "%store_ln496 = store i32 %bitbuffer_42, i32 %p_bitbuffer_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:496]   --->   Operation 237 'store' 'store_ln496' <Predicate = (or_ln469 & or_ln529)> <Delay = 0.50>
ST_3 : Operation 238 [1/1] (0.50ns)   --->   "%store_ln529 = store i1 %or_ln529_1, i1 %empty_57" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:529]   --->   Operation 238 'store' 'store_ln529' <Predicate = (or_ln469 & or_ln529)> <Delay = 0.50>
ST_3 : Operation 239 [1/1] (0.50ns)   --->   "%store_ln496 = store i6 %select_ln496_2, i6 %empty_56" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:496]   --->   Operation 239 'store' 'store_ln496' <Predicate = (or_ln469 & or_ln529)> <Delay = 0.50>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln529 = br void %if.end109" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:529]   --->   Operation 240 'br' 'br_ln529' <Predicate = (or_ln469 & or_ln529)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.46ns)   --->   "%store_ln466 = store i3 %extra_3, i3 %extra" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:466]   --->   Operation 241 'store' 'store_ln466' <Predicate = (or_ln469)> <Delay = 0.46>
ST_3 : Operation 242 [1/1] (0.46ns)   --->   "%store_ln462 = store i16 %len_3, i16 %len" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:462]   --->   Operation 242 'store' 'store_ln462' <Predicate = (or_ln469)> <Delay = 0.46>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln469 = br void %while.cond" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:469]   --->   Operation 243 'br' 'br_ln469' <Predicate = (or_ln469)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%bits_cntr_1_load = load i6 %bits_cntr_1"   --->   Operation 244 'load' 'bits_cntr_1_load' <Predicate = (!or_ln469)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%write_flag_1_load_1 = load i1 %write_flag_1"   --->   Operation 245 'load' 'write_flag_1_load_1' <Predicate = (!or_ln469)> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%done_1_load = load i1 %done_1"   --->   Operation 246 'load' 'done_1_load' <Predicate = (!or_ln469)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%write_flag3_1_load = load i1 %write_flag3_1"   --->   Operation 247 'load' 'write_flag3_1_load' <Predicate = (!or_ln469)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %write_flag_1_out, i1 %write_flag_1_load_1"   --->   Operation 248 'write' 'write_ln0' <Predicate = (!or_ln469)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %bits_cntr_1_out, i6 %bits_cntr_1_load"   --->   Operation 249 'write' 'write_ln0' <Predicate = (!or_ln469)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %write_flag3_1_out, i1 %write_flag3_1_load"   --->   Operation 250 'write' 'write_ln0' <Predicate = (!or_ln469)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%write_ln489 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_bitbuffer_1_out, i32 %p_bitbuffer_1_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:489]   --->   Operation 251 'write' 'write_ln489' <Predicate = (!or_ln469)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %done_1_out, i1 %done_1_load"   --->   Operation 252 'write' 'write_ln0' <Predicate = (!or_ln469)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 253 'ret' 'ret_ln0' <Predicate = (!or_ln469)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.502ns
The critical path consists of the following:
	'alloca' operation 1 bit ('write_flag_1') [36]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of variable 'write_flag_0_read' on local variable 'write_flag_1' [66]  (0.502 ns)

 <State 2>: 2.448ns
The critical path consists of the following:
	'load' operation 32 bit ('p_bitbuffer_1_load', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:489) on local variable 'p_bitbuffer_1' [81]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln473_2', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:473) [105]  (1.121 ns)
	'xor' operation 1 bit ('val', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:473) [106]  (0.148 ns)
	'select' operation 4 bit ('select_ln474', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:474) [107]  (0.000 ns)
	'select' operation 4 bit ('current_bits', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:474) [109]  (0.345 ns)
	'select' operation 4 bit ('current_bits', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:474) [120]  (0.187 ns)
	'select' operation 4 bit ('current_bits', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:474) [131]  (0.187 ns)
	'store' operation 0 bit ('store_ln467', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:467) of variable 'current_bits', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:474 on local variable 'current_bits', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:467 [265]  (0.460 ns)

 <State 3>: 6.724ns
The critical path consists of the following:
	'load' operation 3 bit ('extra', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:495) on local variable 'extra', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:466 [80]  (0.000 ns)
	'sub' operation 6 bit ('sub_ln495', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:495) [173]  (0.840 ns)
	'select' operation 6 bit ('sel_tmp10', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:497) [188]  (0.000 ns)
	'select' operation 6 bit ('select_ln496_2', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:496) [189]  (0.363 ns)
	'icmp' operation 1 bit ('icmp_ln529', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:529) [234]  (0.621 ns)
	'or' operation 1 bit ('or_ln529', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:529) [235]  (0.148 ns)
	fifo read operation ('tmp_data', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:530) on port 'huffman_input_stream' (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:530) [240]  (2.102 ns)
	'shl' operation 31 bit ('shl_ln531', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:531) [243]  (1.006 ns)
	'add' operation 32 bit ('add_ln531', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:531) [245]  (1.142 ns)
	'store' operation 0 bit ('store_ln531', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:531) of variable 'add_ln531', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:531 on local variable 'p_bitbuffer_1' [252]  (0.502 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
