@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MF203 |Set autoconstraint_io 
@N: MO225 :"x:\parallel2csi2_yuv422_8bit_4lane_xo2_v6\rtl\sony_block_cam_interface.v":20:0:20:5|There are no possible illegal states for state machine state[3:0] (in view: work.sony_block_to_yuv422_csi(verilog)); safe FSM implementation is not required.
