{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702434983611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702434983611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 11:36:23 2023 " "Processing started: Wed Dec 13 11:36:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702434983611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1702434983611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off denshilockRev2 -c denshilock --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off denshilockRev2 -c denshilock --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1702434983611 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1702434984611 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1702434984611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dectobinencoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dectobinencoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DecToBinEncoder " "Found entity 1: DecToBinEncoder" {  } { { "DecToBinEncoder.bdf" "" { Schematic "C:/Users/User/Documents/work/FPGA/FPGA2023/denishilock/denshiLockRev02/DecToBinEncoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702435009211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702435009211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintosegdecoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bintosegdecoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BinToSegDecoder " "Found entity 1: BinToSegDecoder" {  } { { "BinToSegDecoder.bdf" "" { Schematic "C:/Users/User/Documents/work/FPGA/FPGA2023/denishilock/denshiLockRev02/BinToSegDecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702435009211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702435009211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyenbl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file keyenbl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 keyenbl " "Found entity 1: keyenbl" {  } { { "keyenbl.bdf" "" { Schematic "C:/Users/User/Documents/work/FPGA/FPGA2023/denishilock/denshiLockRev02/keyenbl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702435009226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702435009226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detectmodule.bdf 1 1 " "Found 1 design units, including 1 entities, in source file detectmodule.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 detectModule " "Found entity 1: detectModule" {  } { { "detectModule.bdf" "" { Schematic "C:/Users/User/Documents/work/FPGA/FPGA2023/denishilock/denshiLockRev02/detectModule.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702435009226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702435009226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bangoregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bangoregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bangoRegister " "Found entity 1: bangoRegister" {  } { { "bangoRegister.bdf" "" { Schematic "C:/Users/User/Documents/work/FPGA/FPGA2023/denishilock/denshiLockRev02/bangoRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702435009226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702435009226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "angoregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file angoregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 angoRegister " "Found entity 1: angoRegister" {  } { { "angoRegister.bdf" "" { Schematic "C:/Users/User/Documents/work/FPGA/FPGA2023/denishilock/denshiLockRev02/angoRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702435009226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702435009226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "6bushu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 6bushu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 6bushu " "Found entity 1: 6bushu" {  } { { "6bushu.bdf" "" { Schematic "C:/Users/User/Documents/work/FPGA/FPGA2023/denishilock/denshiLockRev02/6bushu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702435009242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702435009242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "10bunshu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 10bunshu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 10bunshu " "Found entity 1: 10bunshu" {  } { { "10bunshu.bdf" "" { Schematic "C:/Users/User/Documents/work/FPGA/FPGA2023/denishilock/denshiLockRev02/10bunshu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702435009242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702435009242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.bdf 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stateMachine " "Found entity 1: stateMachine" {  } { { "stateMachine.bdf" "" { Schematic "C:/Users/User/Documents/work/FPGA/FPGA2023/denishilock/denshiLockRev02/stateMachine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702435009242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702435009242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bun60hz.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bun60hz.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bun60hz " "Found entity 1: bun60hz" {  } { { "bun60hz.bdf" "" { Schematic "C:/Users/User/Documents/work/FPGA/FPGA2023/denishilock/denshiLockRev02/bun60hz.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702435009242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702435009242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "denshilock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file denshilock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 denshilock " "Found entity 1: denshilock" {  } { { "denshilock.bdf" "" { Schematic "C:/Users/User/Documents/work/FPGA/FPGA2023/denishilock/denshiLockRev02/denshilock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702435009258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702435009258 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "denshilock " "Elaborating entity \"denshilock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1702435009367 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst7 " "Block or symbol \"NOT\" of instance \"inst7\" overlaps another block or symbol" {  } { { "denshilock.bdf" "" { Schematic "C:/Users/User/Documents/work/FPGA/FPGA2023/denishilock/denshiLockRev02/denshilock.bdf" { { 536 1840 1888 568 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Design Software" 0 -1 1702435009383 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst9 " "Block or symbol \"NOT\" of instance \"inst9\" overlaps another block or symbol" {  } { { "denshilock.bdf" "" { Schematic "C:/Users/User/Documents/work/FPGA/FPGA2023/denishilock/denshiLockRev02/denshilock.bdf" { { 568 1840 1888 600 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Design Software" 0 -1 1702435009383 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst11 " "Block or symbol \"NOT\" of instance \"inst11\" overlaps another block or symbol" {  } { { "denshilock.bdf" "" { Schematic "C:/Users/User/Documents/work/FPGA/FPGA2023/denishilock/denshiLockRev02/denshilock.bdf" { { 600 1840 1888 632 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Design Software" 0 -1 1702435009383 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst13 " "Block or symbol \"NOT\" of instance \"inst13\" overlaps another block or symbol" {  } { { "denshilock.bdf" "" { Schematic "C:/Users/User/Documents/work/FPGA/FPGA2023/denishilock/denshiLockRev02/denshilock.bdf" { { 632 1840 1888 664 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Design Software" 0 -1 1702435009383 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst34 " "Block or symbol \"NOT\" of instance \"inst34\" overlaps another block or symbol" {  } { { "denshilock.bdf" "" { Schematic "C:/Users/User/Documents/work/FPGA/FPGA2023/denishilock/denshiLockRev02/denshilock.bdf" { { 896 1816 1864 928 "inst34" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Design Software" 0 -1 1702435009383 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst36 " "Block or symbol \"NOT\" of instance \"inst36\" overlaps another block or symbol" {  } { { "denshilock.bdf" "" { Schematic "C:/Users/User/Documents/work/FPGA/FPGA2023/denishilock/denshiLockRev02/denshilock.bdf" { { 928 1888 1936 960 "inst36" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Design Software" 0 -1 1702435009383 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst37 " "Block or symbol \"NOT\" of instance \"inst37\" overlaps another block or symbol" {  } { { "denshilock.bdf" "" { Schematic "C:/Users/User/Documents/work/FPGA/FPGA2023/denishilock/denshiLockRev02/denshilock.bdf" { { 944 1816 1864 976 "inst37" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Design Software" 0 -1 1702435009383 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst39 " "Block or symbol \"NOT\" of instance \"inst39\" overlaps another block or symbol" {  } { { "denshilock.bdf" "" { Schematic "C:/Users/User/Documents/work/FPGA/FPGA2023/denishilock/denshiLockRev02/denshilock.bdf" { { 976 1888 1936 1008 "inst39" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Design Software" 0 -1 1702435009383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bun60hz bun60hz:inst17 " "Elaborating entity \"bun60hz\" for hierarchy \"bun60hz:inst17\"" {  } { { "denshilock.bdf" "inst17" { Schematic "C:/Users/User/Documents/work/FPGA/FPGA2023/denishilock/denshiLockRev02/denshilock.bdf" { { 1416 232 328 1512 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702435009414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "10bunshu bun60hz:inst17\|10bunshu:inst5 " "Elaborating entity \"10bunshu\" for hierarchy \"bun60hz:inst17\|10bunshu:inst5\"" {  } { { "bun60hz.bdf" "inst5" { Schematic "C:/Users/User/Documents/work/FPGA/FPGA2023/denishilock/denshiLockRev02/bun60hz.bdf" { { 280 456 552 376 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702435009414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stateMachine stateMachine:inst18 " "Elaborating entity \"stateMachine\" for hierarchy \"stateMachine:inst18\"" {  } { { "denshilock.bdf" "inst18" { Schematic "C:/Users/User/Documents/work/FPGA/FPGA2023/denishilock/denshiLockRev02/denshilock.bdf" { { 1256 1008 1200 1384 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702435009429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bangoRegister bangoRegister:inst " "Elaborating entity \"bangoRegister\" for hierarchy \"bangoRegister:inst\"" {  } { { "denshilock.bdf" "inst" { Schematic "C:/Users/User/Documents/work/FPGA/FPGA2023/denishilock/denshiLockRev02/denshilock.bdf" { { 584 1032 1184 712 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702435009429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyenbl keyenbl:inst16 " "Elaborating entity \"keyenbl\" for hierarchy \"keyenbl:inst16\"" {  } { { "denshilock.bdf" "inst16" { Schematic "C:/Users/User/Documents/work/FPGA/FPGA2023/denishilock/denshiLockRev02/denshilock.bdf" { { 1264 448 600 1360 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702435009429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecToBinEncoder DecToBinEncoder:inst3 " "Elaborating entity \"DecToBinEncoder\" for hierarchy \"DecToBinEncoder:inst3\"" {  } { { "denshilock.bdf" "inst3" { Schematic "C:/Users/User/Documents/work/FPGA/FPGA2023/denishilock/denshiLockRev02/denshilock.bdf" { { 560 496 592 784 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702435009445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detectModule detectModule:inst22 " "Elaborating entity \"detectModule\" for hierarchy \"detectModule:inst22\"" {  } { { "denshilock.bdf" "inst22" { Schematic "C:/Users/User/Documents/work/FPGA/FPGA2023/denishilock/denshiLockRev02/denshilock.bdf" { { 848 1216 1408 944 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702435009445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "angoRegister angoRegister:inst1 " "Elaborating entity \"angoRegister\" for hierarchy \"angoRegister:inst1\"" {  } { { "denshilock.bdf" "inst1" { Schematic "C:/Users/User/Documents/work/FPGA/FPGA2023/denishilock/denshiLockRev02/denshilock.bdf" { { 344 1552 1776 472 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702435009445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinToSegDecoder BinToSegDecoder:inst52 " "Elaborating entity \"BinToSegDecoder\" for hierarchy \"BinToSegDecoder:inst52\"" {  } { { "denshilock.bdf" "inst52" { Schematic "C:/Users/User/Documents/work/FPGA/FPGA2023/denishilock/denshiLockRev02/denshilock.bdf" { { 520 1704 1800 680 "inst52" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702435009445 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702435009617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 11:36:49 2023 " "Processing ended: Wed Dec 13 11:36:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702435009617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702435009617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702435009617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1702435009617 ""}
