# Challenge 04 EvenOddFSM

## Description
Implement a finite state machine that receives numbers and indicates if the current number is even or odd, while maintaining its state between inputs.

## Module
| Name       | Description                             |
|------------|-----------------------------------------|
| EvenOddFSM | Verilog module for Challenge 04 EvenOddFSM |

## Files
| File Name        | Purpose              |
|------------------|----------------------|
| EvenOddFSM.v     | RTL design           |
| EvenOddFSM_tb.v  | Testbench for design |

## Testbench Guidelines
| Test Condition   | What to Check                    |
|------------------|----------------------------------|
| Functionality     | Correct state for even/odd input|
| Edge Cases        | Transitions and toggles         |
| Stability         | Persistent state between clocks |
