IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.54        Core1: 103.81        
Core2: 17.79        Core3: 119.11        
Core4: 28.88        Core5: 119.65        
Core6: 37.72        Core7: 91.24        
Core8: 24.76        Core9: 43.59        
Core10: 29.39        Core11: 153.02        
Core12: 25.94        Core13: 143.28        
Core14: 39.01        Core15: 143.55        
Core16: 33.18        Core17: 102.40        
Core18: 48.52        Core19: 97.94        
Core20: 41.34        Core21: 79.96        
Core22: 36.89        Core23: 98.92        
Core24: 44.37        Core25: 106.77        
Core26: 24.27        Core27: 139.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.29
Socket1: 119.59
DDR read Latency(ns)
Socket0: 25913.80
Socket1: 244.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.70        Core1: 105.92        
Core2: 28.63        Core3: 117.78        
Core4: 31.44        Core5: 120.16        
Core6: 30.39        Core7: 92.99        
Core8: 49.89        Core9: 45.70        
Core10: 31.45        Core11: 151.86        
Core12: 39.71        Core13: 142.69        
Core14: 32.41        Core15: 142.99        
Core16: 27.52        Core17: 103.70        
Core18: 30.65        Core19: 99.67        
Core20: 40.96        Core21: 82.08        
Core22: 33.23        Core23: 101.80        
Core24: 13.73        Core25: 108.74        
Core26: 23.59        Core27: 140.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.02
Socket1: 120.32
DDR read Latency(ns)
Socket0: 24726.93
Socket1: 249.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.46        Core1: 105.24        
Core2: 31.21        Core3: 119.99        
Core4: 32.55        Core5: 119.80        
Core6: 13.61        Core7: 93.53        
Core8: 28.19        Core9: 44.48        
Core10: 23.05        Core11: 152.64        
Core12: 25.90        Core13: 139.60        
Core14: 26.75        Core15: 143.03        
Core16: 26.80        Core17: 99.54        
Core18: 34.99        Core19: 98.69        
Core20: 28.27        Core21: 79.55        
Core22: 35.48        Core23: 100.45        
Core24: 40.71        Core25: 109.31        
Core26: 39.06        Core27: 139.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.38
Socket1: 119.70
DDR read Latency(ns)
Socket0: 22680.23
Socket1: 247.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.16        Core1: 104.28        
Core2: 32.08        Core3: 120.30        
Core4: 26.80        Core5: 119.88        
Core6: 36.70        Core7: 90.53        
Core8: 23.86        Core9: 44.80        
Core10: 12.49        Core11: 150.52        
Core12: 26.96        Core13: 143.44        
Core14: 28.11        Core15: 144.00        
Core16: 29.53        Core17: 102.72        
Core18: 25.02        Core19: 96.77        
Core20: 30.72        Core21: 79.30        
Core22: 39.68        Core23: 98.86        
Core24: 29.16        Core25: 110.60        
Core26: 24.19        Core27: 140.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.53
Socket1: 119.90
DDR read Latency(ns)
Socket0: 24972.82
Socket1: 247.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.17        Core1: 104.96        
Core2: 35.45        Core3: 120.29        
Core4: 30.66        Core5: 120.18        
Core6: 43.08        Core7: 91.07        
Core8: 44.75        Core9: 44.21        
Core10: 44.39        Core11: 150.51        
Core12: 48.89        Core13: 145.63        
Core14: 42.30        Core15: 142.16        
Core16: 42.17        Core17: 100.41        
Core18: 43.40        Core19: 98.33        
Core20: 42.21        Core21: 84.48        
Core22: 41.77        Core23: 96.84        
Core24: 41.63        Core25: 111.54        
Core26: 36.09        Core27: 140.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.23
Socket1: 120.17
DDR read Latency(ns)
Socket0: 27175.83
Socket1: 250.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.17        Core1: 103.74        
Core2: 31.57        Core3: 119.81        
Core4: 37.16        Core5: 119.39        
Core6: 23.66        Core7: 90.84        
Core8: 40.16        Core9: 44.88        
Core10: 45.41        Core11: 152.27        
Core12: 30.74        Core13: 142.94        
Core14: 29.19        Core15: 142.26        
Core16: 12.90        Core17: 104.41        
Core18: 50.44        Core19: 98.62        
Core20: 29.94        Core21: 81.26        
Core22: 32.69        Core23: 97.37        
Core24: 29.48        Core25: 111.02        
Core26: 41.84        Core27: 137.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.99
Socket1: 119.62
DDR read Latency(ns)
Socket0: 26505.15
Socket1: 249.04
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.70        Core1: 108.93        
Core2: 28.22        Core3: 128.08        
Core4: 13.06        Core5: 120.24        
Core6: 25.69        Core7: 90.09        
Core8: 29.29        Core9: 47.16        
Core10: 26.34        Core11: 137.23        
Core12: 26.28        Core13: 139.68        
Core14: 28.32        Core15: 134.60        
Core16: 34.38        Core17: 105.49        
Core18: 30.07        Core19: 95.62        
Core20: 32.93        Core21: 99.77        
Core22: 39.59        Core23: 97.43        
Core24: 31.69        Core25: 104.85        
Core26: 33.08        Core27: 143.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.80
Socket1: 121.53
DDR read Latency(ns)
Socket0: 21811.64
Socket1: 254.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 47.03        Core1: 111.95        
Core2: 35.10        Core3: 131.20        
Core4: 31.68        Core5: 118.58        
Core6: 42.58        Core7: 87.16        
Core8: 31.05        Core9: 44.66        
Core10: 37.37        Core11: 133.65        
Core12: 37.16        Core13: 137.63        
Core14: 43.99        Core15: 131.05        
Core16: 34.24        Core17: 98.12        
Core18: 21.06        Core19: 95.45        
Core20: 32.70        Core21: 97.05        
Core22: 36.02        Core23: 90.77        
Core24: 40.02        Core25: 100.94        
Core26: 41.10        Core27: 139.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.77
Socket1: 120.02
DDR read Latency(ns)
Socket0: 24731.38
Socket1: 252.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.42        Core1: 110.47        
Core2: 29.80        Core3: 128.21        
Core4: 38.40        Core5: 120.87        
Core6: 26.36        Core7: 88.28        
Core8: 26.68        Core9: 53.25        
Core10: 22.20        Core11: 138.32        
Core12: 25.47        Core13: 141.66        
Core14: 13.66        Core15: 135.96        
Core16: 26.49        Core17: 106.32        
Core18: 27.80        Core19: 96.08        
Core20: 39.26        Core21: 102.22        
Core22: 24.84        Core23: 102.48        
Core24: 38.09        Core25: 110.59        
Core26: 37.27        Core27: 147.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.17
Socket1: 123.03
DDR read Latency(ns)
Socket0: 22365.93
Socket1: 255.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.01        Core1: 109.82        
Core2: 15.33        Core3: 127.08        
Core4: 23.25        Core5: 121.63        
Core6: 29.38        Core7: 89.36        
Core8: 27.30        Core9: 45.98        
Core10: 23.46        Core11: 136.27        
Core12: 26.88        Core13: 139.23        
Core14: 24.85        Core15: 132.19        
Core16: 43.18        Core17: 100.85        
Core18: 41.28        Core19: 95.27        
Core20: 29.82        Core21: 102.02        
Core22: 37.33        Core23: 97.24        
Core24: 31.59        Core25: 103.17        
Core26: 29.82        Core27: 138.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.83
Socket1: 120.83
DDR read Latency(ns)
Socket0: 23120.16
Socket1: 255.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.44        Core1: 110.04        
Core2: 13.18        Core3: 129.19        
Core4: 28.59        Core5: 121.56        
Core6: 31.19        Core7: 89.80        
Core8: 22.58        Core9: 48.70        
Core10: 26.73        Core11: 136.19        
Core12: 30.14        Core13: 138.67        
Core14: 27.38        Core15: 132.92        
Core16: 29.73        Core17: 100.48        
Core18: 38.01        Core19: 96.51        
Core20: 34.74        Core21: 97.72        
Core22: 29.97        Core23: 96.74        
Core24: 27.08        Core25: 103.01        
Core26: 24.00        Core27: 138.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.73
Socket1: 120.95
DDR read Latency(ns)
Socket0: 22907.11
Socket1: 255.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.18        Core1: 108.46        
Core2: 33.25        Core3: 128.38        
Core4: 29.83        Core5: 121.73        
Core6: 33.94        Core7: 89.89        
Core8: 34.64        Core9: 57.32        
Core10: 12.48        Core11: 135.06        
Core12: 26.17        Core13: 138.11        
Core14: 31.91        Core15: 132.64        
Core16: 25.42        Core17: 100.98        
Core18: 35.22        Core19: 95.01        
Core20: 32.47        Core21: 94.38        
Core22: 36.18        Core23: 95.87        
Core24: 36.69        Core25: 101.35        
Core26: 33.30        Core27: 140.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.10
Socket1: 120.37
DDR read Latency(ns)
Socket0: 21935.54
Socket1: 255.61
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.68        Core1: 116.33        
Core2: 26.95        Core3: 140.28        
Core4: 27.89        Core5: 120.08        
Core6: 39.18        Core7: 110.41        
Core8: 37.89        Core9: 59.69        
Core10: 39.39        Core11: 142.42        
Core12: 43.34        Core13: 150.31        
Core14: 43.55        Core15: 158.29        
Core16: 40.93        Core17: 95.64        
Core18: 43.97        Core19: 88.74        
Core20: 43.24        Core21: 109.90        
Core22: 46.51        Core23: 99.24        
Core24: 42.20        Core25: 110.40        
Core26: 13.50        Core27: 144.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.76
Socket1: 128.38
DDR read Latency(ns)
Socket0: 25618.40
Socket1: 245.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.69        Core1: 110.25        
Core2: 30.73        Core3: 141.19        
Core4: 31.66        Core5: 127.86        
Core6: 25.76        Core7: 106.37        
Core8: 31.32        Core9: 56.80        
Core10: 39.56        Core11: 144.42        
Core12: 30.08        Core13: 148.59        
Core14: 38.79        Core15: 159.56        
Core16: 38.60        Core17: 90.60        
Core18: 34.86        Core19: 77.47        
Core20: 28.23        Core21: 103.97        
Core22: 13.99        Core23: 99.53        
Core24: 29.39        Core25: 104.56        
Core26: 29.10        Core27: 143.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.14
Socket1: 127.08
DDR read Latency(ns)
Socket0: 25012.94
Socket1: 239.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.22        Core1: 122.15        
Core2: 33.26        Core3: 141.48        
Core4: 28.96        Core5: 118.33        
Core6: 30.98        Core7: 106.19        
Core8: 25.77        Core9: 58.97        
Core10: 32.51        Core11: 143.38        
Core12: 20.29        Core13: 148.70        
Core14: 31.23        Core15: 159.05        
Core16: 32.28        Core17: 90.36        
Core18: 31.60        Core19: 91.72        
Core20: 28.02        Core21: 100.61        
Core22: 30.63        Core23: 93.12        
Core24: 13.85        Core25: 107.36        
Core26: 26.31        Core27: 143.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.73
Socket1: 127.89
DDR read Latency(ns)
Socket0: 24587.34
Socket1: 245.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.02        Core1: 112.23        
Core2: 25.44        Core3: 141.37        
Core4: 24.16        Core5: 124.63        
Core6: 34.82        Core7: 107.17        
Core8: 25.61        Core9: 61.02        
Core10: 38.29        Core11: 143.30        
Core12: 32.61        Core13: 148.57        
Core14: 30.69        Core15: 160.69        
Core16: 38.55        Core17: 91.57        
Core18: 36.88        Core19: 79.21        
Core20: 32.73        Core21: 102.62        
Core22: 29.44        Core23: 98.35        
Core24: 14.34        Core25: 106.21        
Core26: 26.55        Core27: 142.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.79
Socket1: 127.37
DDR read Latency(ns)
Socket0: 25576.71
Socket1: 242.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.15        Core1: 117.51        
Core2: 30.40        Core3: 138.16        
Core4: 34.51        Core5: 121.09        
Core6: 29.54        Core7: 100.53        
Core8: 45.57        Core9: 59.07        
Core10: 39.53        Core11: 144.27        
Core12: 36.82        Core13: 147.22        
Core14: 43.50        Core15: 160.13        
Core16: 37.32        Core17: 94.52        
Core18: 30.20        Core19: 83.49        
Core20: 42.11        Core21: 98.37        
Core22: 41.85        Core23: 94.43        
Core24: 46.95        Core25: 108.82        
Core26: 43.31        Core27: 142.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.32
Socket1: 127.02
DDR read Latency(ns)
Socket0: 27725.21
Socket1: 242.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.44        Core1: 109.94        
Core2: 40.36        Core3: 132.87        
Core4: 13.01        Core5: 123.71        
Core6: 26.29        Core7: 94.54        
Core8: 29.20        Core9: 58.92        
Core10: 27.45        Core11: 142.63        
Core12: 28.61        Core13: 147.27        
Core14: 42.86        Core15: 156.12        
Core16: 29.37        Core17: 90.62        
Core18: 39.38        Core19: 79.29        
Core20: 47.12        Core21: 97.14        
Core22: 41.89        Core23: 95.75        
Core24: 35.74        Core25: 113.08        
Core26: 28.97        Core27: 140.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.05
Socket1: 124.68
DDR read Latency(ns)
Socket0: 26826.00
Socket1: 239.76
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.90        Core1: 110.61        
Core2: 28.50        Core3: 129.51        
Core4: 38.26        Core5: 129.87        
Core6: 26.95        Core7: 99.19        
Core8: 36.10        Core9: 76.44        
Core10: 29.13        Core11: 151.12        
Core12: 31.09        Core13: 158.84        
Core14: 27.73        Core15: 144.71        
Core16: 23.60        Core17: 98.58        
Core18: 28.26        Core19: 85.08        
Core20: 12.19        Core21: 103.45        
Core22: 24.15        Core23: 97.85        
Core24: 23.99        Core25: 99.46        
Core26: 27.45        Core27: 149.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.14
Socket1: 126.86
DDR read Latency(ns)
Socket0: 23260.90
Socket1: 279.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.24        Core1: 120.72        
Core2: 26.40        Core3: 127.71        
Core4: 21.41        Core5: 118.20        
Core6: 26.98        Core7: 96.79        
Core8: 39.03        Core9: 76.07        
Core10: 41.32        Core11: 150.15        
Core12: 30.20        Core13: 156.93        
Core14: 28.39        Core15: 144.25        
Core16: 24.53        Core17: 99.02        
Core18: 24.20        Core19: 93.79        
Core20: 30.77        Core21: 100.09        
Core22: 30.28        Core23: 79.55        
Core24: 11.13        Core25: 95.36        
Core26: 25.37        Core27: 147.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.39
Socket1: 125.47
DDR read Latency(ns)
Socket0: 25308.40
Socket1: 279.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.44        Core1: 115.52        
Core2: 32.67        Core3: 131.82        
Core4: 38.89        Core5: 126.14        
Core6: 94.28        Core7: 101.67        
Core8: 128.37        Core9: 77.52        
Core10: 25.60        Core11: 151.19        
Core12: 37.18        Core13: 158.95        
Core14: 40.16        Core15: 147.08        
Core16: 34.91        Core17: 102.03        
Core18: 38.39        Core19: 86.81        
Core20: 25.00        Core21: 104.23        
Core22: 35.41        Core23: 97.67        
Core24: 41.53        Core25: 100.55        
Core26: 35.85        Core27: 149.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 54.33
Socket1: 128.07
DDR read Latency(ns)
Socket0: 23995.07
Socket1: 281.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.65        Core1: 114.26        
Core2: 27.48        Core3: 130.63        
Core4: 25.15        Core5: 126.02        
Core6: 25.17        Core7: 101.04        
Core8: 26.52        Core9: 76.85        
Core10: 26.72        Core11: 150.43        
Core12: 29.80        Core13: 158.15        
Core14: 33.86        Core15: 145.77        
Core16: 33.48        Core17: 99.34        
Core18: 31.97        Core19: 87.91        
Core20: 28.12        Core21: 100.79        
Core22: 27.36        Core23: 93.59        
Core24: 11.61        Core25: 98.78        
Core26: 26.83        Core27: 149.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.95
Socket1: 127.08
DDR read Latency(ns)
Socket0: 24147.99
Socket1: 280.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.89        Core1: 112.99        
Core2: 29.84        Core3: 128.81        
Core4: 23.98        Core5: 125.64        
Core6: 23.93        Core7: 96.85        
Core8: 24.68        Core9: 77.04        
Core10: 39.14        Core11: 150.88        
Core12: 39.90        Core13: 159.17        
Core14: 37.47        Core15: 144.46        
Core16: 25.35        Core17: 100.54        
Core18: 36.56        Core19: 91.45        
Core20: 38.04        Core21: 98.81        
Core22: 27.96        Core23: 97.28        
Core24: 10.34        Core25: 96.18        
Core26: 26.16        Core27: 148.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.52
Socket1: 126.65
DDR read Latency(ns)
Socket0: 24381.06
Socket1: 280.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.27        Core1: 112.36        
Core2: 37.48        Core3: 130.00        
Core4: 11.62        Core5: 124.86        
Core6: 24.11        Core7: 96.89        
Core8: 23.76        Core9: 77.94        
Core10: 26.03        Core11: 149.77        
Core12: 22.48        Core13: 158.19        
Core14: 25.22        Core15: 144.96        
Core16: 36.95        Core17: 96.33        
Core18: 33.94        Core19: 89.45        
Core20: 31.64        Core21: 100.70        
Core22: 29.68        Core23: 94.16        
Core24: 29.03        Core25: 97.40        
Core26: 29.41        Core27: 148.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.26
Socket1: 126.14
DDR read Latency(ns)
Socket0: 23671.35
Socket1: 277.91
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.86        Core1: 110.38        
Core2: 12.75        Core3: 120.84        
Core4: 23.27        Core5: 113.13        
Core6: 24.84        Core7: 96.79        
Core8: 24.58        Core9: 48.68        
Core10: 20.90        Core11: 139.26        
Core12: 26.25        Core13: 150.37        
Core14: 29.41        Core15: 143.53        
Core16: 29.89        Core17: 82.70        
Core18: 20.15        Core19: 84.76        
Core20: 39.53        Core21: 93.16        
Core22: 39.33        Core23: 87.73        
Core24: 28.63        Core25: 97.23        
Core26: 35.59        Core27: 117.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.77
Socket1: 116.73
DDR read Latency(ns)
Socket0: 26045.17
Socket1: 256.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.48        Core1: 111.70        
Core2: 17.41        Core3: 122.05        
Core4: 36.47        Core5: 115.16        
Core6: 41.83        Core7: 96.08        
Core8: 44.18        Core9: 43.14        
Core10: 41.64        Core11: 142.96        
Core12: 37.74        Core13: 154.24        
Core14: 43.40        Core15: 144.01        
Core16: 46.63        Core17: 81.35        
Core18: 31.35        Core19: 88.35        
Core20: 28.19        Core21: 98.24        
Core22: 40.12        Core23: 92.36        
Core24: 38.64        Core25: 100.03        
Core26: 39.27        Core27: 122.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.70
Socket1: 118.66
DDR read Latency(ns)
Socket0: 26850.43
Socket1: 249.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.80        Core1: 112.65        
Core2: 19.20        Core3: 121.74        
Core4: 22.35        Core5: 115.36        
Core6: 24.80        Core7: 97.53        
Core8: 28.01        Core9: 52.30        
Core10: 22.16        Core11: 144.29        
Core12: 13.52        Core13: 153.57        
Core14: 26.04        Core15: 144.79        
Core16: 32.39        Core17: 79.87        
Core18: 26.27        Core19: 89.67        
Core20: 27.65        Core21: 97.39        
Core22: 28.37        Core23: 92.25        
Core24: 29.38        Core25: 98.84        
Core26: 34.86        Core27: 123.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.51
Socket1: 118.91
DDR read Latency(ns)
Socket0: 24070.08
Socket1: 251.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.38        Core1: 112.81        
Core2: 32.70        Core3: 121.05        
Core4: 27.44        Core5: 114.60        
Core6: 25.13        Core7: 96.99        
Core8: 26.28        Core9: 45.54        
Core10: 29.69        Core11: 143.54        
Core12: 14.65        Core13: 154.66        
Core14: 18.82        Core15: 144.05        
Core16: 24.41        Core17: 81.90        
Core18: 23.98        Core19: 88.94        
Core20: 25.87        Core21: 97.31        
Core22: 30.59        Core23: 90.82        
Core24: 30.53        Core25: 97.36        
Core26: 27.64        Core27: 122.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.96
Socket1: 118.66
DDR read Latency(ns)
Socket0: 25720.23
Socket1: 251.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.00        Core1: 113.47        
Core2: 30.50        Core3: 121.00        
Core4: 28.06        Core5: 114.37        
Core6: 12.88        Core7: 100.15        
Core8: 25.36        Core9: 45.88        
Core10: 19.37        Core11: 143.89        
Core12: 22.11        Core13: 154.16        
Core14: 24.31        Core15: 144.94        
Core16: 24.04        Core17: 80.34        
Core18: 28.94        Core19: 90.07        
Core20: 36.61        Core21: 97.29        
Core22: 35.41        Core23: 91.53        
Core24: 31.75        Core25: 97.68        
Core26: 37.51        Core27: 123.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.84
Socket1: 118.99
DDR read Latency(ns)
Socket0: 25177.12
Socket1: 251.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.28        Core1: 112.93        
Core2: 33.97        Core3: 120.81        
Core4: 31.01        Core5: 114.52        
Core6: 31.36        Core7: 96.06        
Core8: 13.48        Core9: 45.48        
Core10: 25.45        Core11: 144.85        
Core12: 20.57        Core13: 154.49        
Core14: 26.76        Core15: 143.40        
Core16: 21.70        Core17: 78.66        
Core18: 27.72        Core19: 88.50        
Core20: 30.46        Core21: 97.21        
Core22: 20.15        Core23: 90.58        
Core24: 32.28        Core25: 96.51        
Core26: 37.64        Core27: 122.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.67
Socket1: 118.30
DDR read Latency(ns)
Socket0: 25225.90
Socket1: 250.86
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 48.17        Core1: 127.27        
Core2: 41.14        Core3: 129.26        
Core4: 36.63        Core5: 132.13        
Core6: 41.91        Core7: 107.08        
Core8: 18.52        Core9: 78.67        
Core10: 38.71        Core11: 149.35        
Core12: 40.64        Core13: 158.78        
Core14: 38.26        Core15: 159.48        
Core16: 30.23        Core17: 103.93        
Core18: 37.99        Core19: 87.66        
Core20: 37.86        Core21: 102.47        
Core22: 28.34        Core23: 113.41        
Core24: 43.68        Core25: 102.96        
Core26: 41.62        Core27: 162.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.55
Socket1: 133.70
DDR read Latency(ns)
Socket0: 27810.63
Socket1: 287.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.25        Core1: 132.15        
Core2: 11.22        Core3: 130.53        
Core4: 23.78        Core5: 130.98        
Core6: 30.97        Core7: 108.91        
Core8: 25.91        Core9: 79.10        
Core10: 26.70        Core11: 151.50        
Core12: 21.99        Core13: 161.55        
Core14: 23.15        Core15: 162.32        
Core16: 35.26        Core17: 106.56        
Core18: 36.88        Core19: 94.77        
Core20: 37.70        Core21: 103.44        
Core22: 31.59        Core23: 107.63        
Core24: 28.62        Core25: 103.23        
Core26: 31.45        Core27: 165.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.62
Socket1: 135.88
DDR read Latency(ns)
Socket0: 25964.03
Socket1: 289.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.96        Core1: 137.36        
Core2: 14.13        Core3: 132.49        
Core4: 28.54        Core5: 129.85        
Core6: 28.29        Core7: 111.69        
Core8: 26.05        Core9: 77.63        
Core10: 26.85        Core11: 155.80        
Core12: 28.43        Core13: 163.96        
Core14: 33.53        Core15: 164.61        
Core16: 21.59        Core17: 108.04        
Core18: 38.51        Core19: 108.24        
Core20: 28.74        Core21: 104.82        
Core22: 33.31        Core23: 110.18        
Core24: 22.81        Core25: 105.01        
Core26: 26.83        Core27: 167.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.59
Socket1: 138.73
DDR read Latency(ns)
Socket0: 24253.13
Socket1: 292.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.38        Core1: 130.71        
Core2: 30.59        Core3: 132.12        
Core4: 27.69        Core5: 131.76        
Core6: 11.45        Core7: 110.77        
Core8: 27.86        Core9: 77.59        
Core10: 22.73        Core11: 151.29        
Core12: 21.75        Core13: 161.84        
Core14: 27.59        Core15: 162.34        
Core16: 31.15        Core17: 102.94        
Core18: 48.41        Core19: 96.61        
Core20: 28.24        Core21: 103.45        
Core22: 34.55        Core23: 112.06        
Core24: 26.35        Core25: 104.67        
Core26: 20.13        Core27: 165.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.11
Socket1: 136.18
DDR read Latency(ns)
Socket0: 25650.51
Socket1: 290.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.80        Core1: 127.06        
Core2: 23.46        Core3: 129.22        
Core4: 28.62        Core5: 131.62        
Core6: 24.11        Core7: 107.75        
Core8: 30.05        Core9: 75.67        
Core10: 22.36        Core11: 150.24        
Core12: 41.13        Core13: 160.35        
Core14: 50.16        Core15: 161.52        
Core16: 48.06        Core17: 104.42        
Core18: 27.56        Core19: 89.01        
Core20: 39.92        Core21: 103.19        
Core22: 46.72        Core23: 113.25        
Core24: 36.06        Core25: 106.70        
Core26: 28.39        Core27: 163.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.56
Socket1: 134.29
DDR read Latency(ns)
Socket0: 27982.93
Socket1: 290.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.21        Core1: 129.08        
Core2: 45.93        Core3: 127.84        
Core4: 42.04        Core5: 131.76        
Core6: 22.56        Core7: 107.36        
Core8: 30.86        Core9: 76.15        
Core10: 8.72        Core11: 149.81        
Core12: 25.20        Core13: 159.41        
Core14: 29.21        Core15: 161.20        
Core16: 37.30        Core17: 106.15        
Core18: 42.29        Core19: 90.63        
Core20: 45.43        Core21: 102.04        
Core22: 42.24        Core23: 109.77        
Core24: 44.09        Core25: 104.99        
Core26: 35.32        Core27: 163.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.86
Socket1: 134.26
DDR read Latency(ns)
Socket0: 27447.63
Socket1: 287.52
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.87        Core1: 123.09        
Core2: 26.46        Core3: 124.51        
Core4: 25.67        Core5: 107.66        
Core6: 25.46        Core7: 92.38        
Core8: 23.83        Core9: 75.82        
Core10: 28.86        Core11: 139.27        
Core12: 11.88        Core13: 148.74        
Core14: 22.98        Core15: 131.65        
Core16: 27.33        Core17: 106.36        
Core18: 38.92        Core19: 93.19        
Core20: 26.80        Core21: 92.98        
Core22: 32.63        Core23: 80.58        
Core24: 27.43        Core25: 89.79        
Core26: 35.02        Core27: 143.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.85
Socket1: 120.58
DDR read Latency(ns)
Socket0: 25934.51
Socket1: 265.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.85        Core1: 122.48        
Core2: 30.40        Core3: 122.78        
Core4: 26.73        Core5: 106.90        
Core6: 27.00        Core7: 90.33        
Core8: 12.06        Core9: 78.50        
Core10: 24.33        Core11: 137.30        
Core12: 23.02        Core13: 147.21        
Core14: 26.19        Core15: 130.46        
Core16: 29.94        Core17: 105.14        
Core18: 32.13        Core19: 92.28        
Core20: 27.09        Core21: 92.55        
Core22: 28.78        Core23: 81.20        
Core24: 30.30        Core25: 88.38        
Core26: 30.18        Core27: 140.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.32
Socket1: 119.32
DDR read Latency(ns)
Socket0: 25877.12
Socket1: 266.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.29        Core1: 120.96        
Core2: 27.85        Core3: 112.69        
Core4: 34.03        Core5: 103.13        
Core6: 37.94        Core7: 83.96        
Core8: 35.50        Core9: 77.94        
Core10: 29.61        Core11: 137.44        
Core12: 32.59        Core13: 136.25        
Core14: 38.25        Core15: 129.31        
Core16: 30.29        Core17: 101.32        
Core18: 45.37        Core19: 91.09        
Core20: 30.10        Core21: 88.85        
Core22: 20.51        Core23: 74.32        
Core24: 37.93        Core25: 81.95        
Core26: 26.96        Core27: 130.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.09
Socket1: 113.43
DDR read Latency(ns)
Socket0: 24448.84
Socket1: 264.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.92        Core1: 116.40        
Core2: 39.03        Core3: 110.44        
Core4: 35.25        Core5: 105.36        
Core6: 35.26        Core7: 81.86        
Core8: 30.85        Core9: 74.13        
Core10: 25.12        Core11: 141.98        
Core12: 29.25        Core13: 155.14        
Core14: 29.32        Core15: 138.02        
Core16: 21.17        Core17: 108.53        
Core18: 28.31        Core19: 93.67        
Core20: 26.16        Core21: 91.46        
Core22: 12.43        Core23: 79.17        
Core24: 23.75        Core25: 85.87        
Core26: 36.48        Core27: 133.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.07
Socket1: 117.06
DDR read Latency(ns)
Socket0: 24019.53
Socket1: 245.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.00        Core1: 114.26        
Core2: 29.29        Core3: 109.91        
Core4: 26.12        Core5: 106.83        
Core6: 30.31        Core7: 83.12        
Core8: 28.65        Core9: 66.93        
Core10: 27.38        Core11: 139.18        
Core12: 19.70        Core13: 154.11        
Core14: 12.90        Core15: 134.30        
Core16: 25.23        Core17: 105.58        
Core18: 25.35        Core19: 92.36        
Core20: 26.54        Core21: 91.71        
Core22: 25.16        Core23: 77.11        
Core24: 24.43        Core25: 85.80        
Core26: 28.82        Core27: 134.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.23
Socket1: 116.08
DDR read Latency(ns)
Socket0: 23380.86
Socket1: 245.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.89        Core1: 110.69        
Core2: 31.54        Core3: 108.94        
Core4: 29.28        Core5: 112.18        
Core6: 26.38        Core7: 84.75        
Core8: 33.34        Core9: 70.84        
Core10: 13.47        Core11: 138.16        
Core12: 27.80        Core13: 153.50        
Core14: 31.04        Core15: 136.27        
Core16: 25.17        Core17: 106.86        
Core18: 25.84        Core19: 88.06        
Core20: 31.41        Core21: 92.76        
Core22: 19.07        Core23: 90.53        
Core24: 23.33        Core25: 87.08        
Core26: 28.10        Core27: 135.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.12
Socket1: 117.37
DDR read Latency(ns)
Socket0: 24291.39
Socket1: 249.99
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.98        Core1: 142.06        
Core2: 39.03        Core3: 148.56        
Core4: 25.88        Core5: 144.60        
Core6: 11.48        Core7: 119.79        
Core8: 22.98        Core9: 69.44        
Core10: 26.88        Core11: 158.60        
Core12: 22.28        Core13: 170.14        
Core14: 24.80        Core15: 158.52        
Core16: 34.82        Core17: 106.57        
Core18: 44.23        Core19: 96.29        
Core20: 41.59        Core21: 117.09        
Core22: 27.79        Core23: 105.75        
Core24: 34.42        Core25: 115.25        
Core26: 29.71        Core27: 162.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.70
Socket1: 143.21
DDR read Latency(ns)
Socket0: 25574.83
Socket1: 294.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 48.65        Core1: 144.04        
Core2: 32.09        Core3: 153.23        
Core4: 27.60        Core5: 144.45        
Core6: 35.19        Core7: 122.68        
Core8: 29.21        Core9: 73.32        
Core10: 38.39        Core11: 159.79        
Core12: 35.54        Core13: 175.01        
Core14: 40.14        Core15: 160.68        
Core16: 37.31        Core17: 115.57        
Core18: 41.56        Core19: 99.13        
Core20: 41.68        Core21: 128.83        
Core22: 42.84        Core23: 104.82        
Core24: 35.52        Core25: 118.66        
Core26: 27.84        Core27: 166.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.68
Socket1: 146.19
DDR read Latency(ns)
Socket0: 27449.03
Socket1: 296.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.94        Core1: 143.53        
Core2: 34.85        Core3: 148.87        
Core4: 28.20        Core5: 144.62        
Core6: 23.54        Core7: 116.97        
Core8: 11.21        Core9: 70.26        
Core10: 18.32        Core11: 160.00        
Core12: 22.66        Core13: 171.68        
Core14: 41.98        Core15: 161.94        
Core16: 40.53        Core17: 114.33        
Core18: 40.15        Core19: 93.05        
Core20: 26.82        Core21: 123.74        
Core22: 31.05        Core23: 105.54        
Core24: 26.81        Core25: 118.84        
Core26: 39.13        Core27: 164.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.43
Socket1: 144.55
DDR read Latency(ns)
Socket0: 26513.85
Socket1: 296.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.38        Core1: 142.96        
Core2: 29.54        Core3: 151.80        
Core4: 37.58        Core5: 144.04        
Core6: 37.49        Core7: 127.95        
Core8: 27.59        Core9: 74.06        
Core10: 23.61        Core11: 161.75        
Core12: 10.78        Core13: 177.84        
Core14: 19.99        Core15: 163.74        
Core16: 24.76        Core17: 113.70        
Core18: 25.39        Core19: 97.68        
Core20: 36.75        Core21: 132.18        
Core22: 28.92        Core23: 111.03        
Core24: 30.65        Core25: 123.40        
Core26: 33.00        Core27: 168.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.05
Socket1: 147.38
DDR read Latency(ns)
Socket0: 25561.84
Socket1: 296.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.49        Core1: 143.62        
Core2: 35.78        Core3: 153.58        
Core4: 36.93        Core5: 144.60        
Core6: 33.38        Core7: 126.79        
Core8: 26.70        Core9: 71.48        
Core10: 28.74        Core11: 161.22        
Core12: 26.08        Core13: 172.62        
Core14: 11.57        Core15: 160.62        
Core16: 26.81        Core17: 109.63        
Core18: 28.71        Core19: 96.80        
Core20: 27.01        Core21: 131.02        
Core22: 30.30        Core23: 112.39        
Core24: 28.12        Core25: 119.14        
Core26: 23.25        Core27: 165.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.53
Socket1: 146.13
DDR read Latency(ns)
Socket0: 25312.70
Socket1: 297.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 47.93        Core1: 143.52        
Core2: 29.07        Core3: 151.76        
Core4: 21.12        Core5: 143.68        
Core6: 34.99        Core7: 125.48        
Core8: 32.23        Core9: 68.42        
Core10: 35.12        Core11: 161.90        
Core12: 28.59        Core13: 174.97        
Core14: 10.76        Core15: 161.49        
Core16: 25.35        Core17: 112.23        
Core18: 27.57        Core19: 94.97        
Core20: 27.47        Core21: 128.22        
Core22: 26.68        Core23: 106.05        
Core24: 25.29        Core25: 119.75        
Core26: 29.31        Core27: 164.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.29
Socket1: 145.65
DDR read Latency(ns)
Socket0: 26076.47
Socket1: 295.25
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.32        Core1: 122.53        
Core2: 35.44        Core3: 129.44        
Core4: 41.13        Core5: 125.21        
Core6: 43.42        Core7: 106.53        
Core8: 41.53        Core9: 63.96        
Core10: 40.31        Core11: 133.05        
Core12: 38.78        Core13: 154.11        
Core14: 42.88        Core15: 142.97        
Core16: 44.02        Core17: 104.10        
Core18: 40.66        Core19: 105.63        
Core20: 30.71        Core21: 110.05        
Core22: 34.29        Core23: 103.74        
Core24: 30.92        Core25: 103.57        
Core26: 30.26        Core27: 179.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.64
Socket1: 130.88
DDR read Latency(ns)
Socket0: 24919.30
Socket1: 252.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.54        Core1: 117.84        
Core2: 40.90        Core3: 129.79        
Core4: 40.84        Core5: 124.66        
Core6: 43.73        Core7: 100.97        
Core8: 24.68        Core9: 63.55        
Core10: 34.11        Core11: 130.59        
Core12: 29.11        Core13: 152.62        
Core14: 26.08        Core15: 139.22        
Core16: 34.12        Core17: 97.14        
Core18: 31.25        Core19: 88.85        
Core20: 45.18        Core21: 105.22        
Core22: 13.61        Core23: 101.28        
Core24: 23.13        Core25: 101.77        
Core26: 32.33        Core27: 175.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.50
Socket1: 127.53
DDR read Latency(ns)
Socket0: 24838.02
Socket1: 247.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.50        Core1: 125.51        
Core2: 39.31        Core3: 129.30        
Core4: 29.63        Core5: 124.44        
Core6: 30.42        Core7: 102.63        
Core8: 16.81        Core9: 65.22        
Core10: 24.49        Core11: 134.94        
Core12: 28.01        Core13: 151.56        
Core14: 24.78        Core15: 141.81        
Core16: 30.56        Core17: 102.89        
Core18: 28.79        Core19: 103.64        
Core20: 24.97        Core21: 107.30        
Core22: 25.52        Core23: 102.85        
Core24: 42.47        Core25: 103.64        
Core26: 37.55        Core27: 176.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.05
Socket1: 130.36
DDR read Latency(ns)
Socket0: 22902.63
Socket1: 251.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.42        Core1: 123.12        
Core2: 33.75        Core3: 131.17        
Core4: 31.18        Core5: 121.75        
Core6: 33.18        Core7: 102.21        
Core8: 26.50        Core9: 63.85        
Core10: 13.30        Core11: 131.74        
Core12: 23.29        Core13: 152.67        
Core14: 19.19        Core15: 140.18        
Core16: 23.34        Core17: 99.14        
Core18: 27.21        Core19: 99.51        
Core20: 30.51        Core21: 107.88        
Core22: 39.43        Core23: 98.69        
Core24: 27.41        Core25: 102.33        
Core26: 26.11        Core27: 174.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.53
Socket1: 128.87
DDR read Latency(ns)
Socket0: 24694.83
Socket1: 249.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.19        Core1: 124.81        
Core2: 26.67        Core3: 128.18        
Core4: 16.90        Core5: 123.83        
Core6: 37.42        Core7: 104.91        
Core8: 34.39        Core9: 67.71        
Core10: 31.87        Core11: 135.23        
Core12: 24.42        Core13: 149.26        
Core14: 26.50        Core15: 141.97        
Core16: 32.66        Core17: 102.07        
Core18: 23.82        Core19: 103.43        
Core20: 14.28        Core21: 109.65        
Core22: 27.02        Core23: 103.01        
Core24: 22.94        Core25: 105.28        
Core26: 31.24        Core27: 176.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.84
Socket1: 130.03
DDR read Latency(ns)
Socket0: 24022.67
Socket1: 253.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.43        Core1: 124.15        
Core2: 41.62        Core3: 127.54        
Core4: 40.44        Core5: 117.63        
Core6: 38.52        Core7: 99.64        
Core8: 36.96        Core9: 64.29        
Core10: 32.66        Core11: 130.55        
Core12: 18.34        Core13: 147.55        
Core14: 31.07        Core15: 139.79        
Core16: 40.84        Core17: 97.77        
Core18: 36.96        Core19: 102.21        
Core20: 31.61        Core21: 106.98        
Core22: 28.30        Core23: 91.63        
Core24: 50.06        Core25: 99.63        
Core26: 43.89        Core27: 172.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.31
Socket1: 126.71
DDR read Latency(ns)
Socket0: 25936.66
Socket1: 253.41
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 47.13        Core1: 128.36        
Core2: 27.59        Core3: 137.72        
Core4: 26.19        Core5: 127.54        
Core6: 23.94        Core7: 102.65        
Core8: 23.30        Core9: 77.41        
Core10: 24.45        Core11: 148.04        
Core12: 26.00        Core13: 157.87        
Core14: 33.22        Core15: 152.43        
Core16: 33.34        Core17: 96.81        
Core18: 29.78        Core19: 97.64        
Core20: 26.35        Core21: 103.68        
Core22: 26.07        Core23: 102.51        
Core24: 26.16        Core25: 104.45        
Core26: 11.48        Core27: 154.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.94
Socket1: 132.29
DDR read Latency(ns)
Socket0: 23405.13
Socket1: 285.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.90        Core1: 127.05        
Core2: 30.96        Core3: 136.09        
Core4: 26.77        Core5: 124.49        
Core6: 37.83        Core7: 102.14        
Core8: 24.88        Core9: 78.41        
Core10: 28.97        Core11: 145.96        
Core12: 24.54        Core13: 155.69        
Core14: 33.40        Core15: 148.98        
Core16: 27.88        Core17: 99.27        
Core18: 27.19        Core19: 96.86        
Core20: 26.31        Core21: 105.44        
Core22: 12.55        Core23: 97.19        
Core24: 27.23        Core25: 103.12        
Core26: 27.43        Core27: 153.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.83
Socket1: 130.58
DDR read Latency(ns)
Socket0: 24069.36
Socket1: 287.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 48.83        Core1: 128.06        
Core2: 28.66        Core3: 137.50        
Core4: 29.69        Core5: 126.27        
Core6: 23.95        Core7: 101.34        
Core8: 29.66        Core9: 81.18        
Core10: 24.70        Core11: 146.25        
Core12: 25.90        Core13: 156.75        
Core14: 25.59        Core15: 151.67        
Core16: 22.78        Core17: 96.65        
Core18: 33.95        Core19: 94.96        
Core20: 28.87        Core21: 103.00        
Core22: 22.96        Core23: 102.38        
Core24: 19.96        Core25: 107.47        
Core26: 11.30        Core27: 155.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.15
Socket1: 131.77
DDR read Latency(ns)
Socket0: 23176.69
Socket1: 287.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.57        Core1: 128.23        
Core2: 27.80        Core3: 136.46        
Core4: 40.70        Core5: 125.93        
Core6: 44.18        Core7: 100.24        
Core8: 43.43        Core9: 80.67        
Core10: 37.83        Core11: 146.67        
Core12: 37.72        Core13: 153.94        
Core14: 33.07        Core15: 150.96        
Core16: 33.52        Core17: 94.56        
Core18: 42.00        Core19: 97.14        
Core20: 38.11        Core21: 104.90        
Core22: 38.70        Core23: 100.99        
Core24: 30.44        Core25: 107.68        
Core26: 43.85        Core27: 149.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.16
Socket1: 130.73
DDR read Latency(ns)
Socket0: 28136.50
Socket1: 287.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.96        Core1: 128.06        
Core2: 27.79        Core3: 138.00        
Core4: 22.73        Core5: 125.51        
Core6: 25.61        Core7: 103.36        
Core8: 25.63        Core9: 84.19        
Core10: 33.80        Core11: 147.98        
Core12: 32.35        Core13: 158.05        
Core14: 27.92        Core15: 150.69        
Core16: 34.84        Core17: 95.40        
Core18: 29.52        Core19: 99.21        
Core20: 31.57        Core21: 106.40        
Core22: 29.66        Core23: 106.50        
Core24: 11.32        Core25: 108.56        
Core26: 22.44        Core27: 155.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.04
Socket1: 132.43
DDR read Latency(ns)
Socket0: 23699.04
Socket1: 287.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.23        Core1: 126.92        
Core2: 30.63        Core3: 136.10        
Core4: 41.57        Core5: 124.82        
Core6: 33.62        Core7: 98.81        
Core8: 12.37        Core9: 77.17        
Core10: 22.82        Core11: 143.75        
Core12: 30.07        Core13: 152.51        
Core14: 24.77        Core15: 150.06        
Core16: 22.78        Core17: 96.06        
Core18: 32.14        Core19: 92.10        
Core20: 36.93        Core21: 107.46        
Core22: 30.85        Core23: 101.00        
Core24: 21.74        Core25: 101.82        
Core26: 31.18        Core27: 150.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.23
Socket1: 129.62
DDR read Latency(ns)
Socket0: 24053.19
Socket1: 286.84
