#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x563896a72cb0 .scope module, "cpu_tb" "cpu_tb" 2 8;
 .timescale -6 -11;
v0x563896aaefe0_0 .var "clk", 0 0;
v0x563896aaf0a0_0 .var "i1", 7 0;
v0x563896aaf160_0 .var "i2", 7 0;
v0x563896aaf200_0 .var "i3", 7 0;
v0x563896aaf2c0_0 .var "i4", 7 0;
v0x563896aaf3d0_0 .var "ie1", 0 0;
v0x563896aaf470_0 .var "ie2", 0 0;
v0x563896aaf510_0 .var "ie3", 0 0;
v0x563896aaf5b0_0 .var "ie4", 0 0;
v0x563896aaf6e0_0 .net "o1", 7 0, v0x563896aa4190_0;  1 drivers
v0x563896aaf7a0_0 .net "o2", 7 0, v0x563896aa48e0_0;  1 drivers
v0x563896aaf860_0 .net "o3", 7 0, v0x563896aa5020_0;  1 drivers
v0x563896aaf920_0 .net "o4", 7 0, v0x563896aa5790_0;  1 drivers
v0x563896aaf9e0_0 .var "reset", 0 0;
S_0x563896a6d430 .scope module, "micpu" "cpu" 2 26, 3 1 0, S_0x563896a72cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "ie1"
    .port_info 3 /INPUT 1 "ie2"
    .port_info 4 /INPUT 1 "ie3"
    .port_info 5 /INPUT 1 "ie4"
    .port_info 6 /OUTPUT 8 "reg1_out"
    .port_info 7 /OUTPUT 8 "reg2_out"
    .port_info 8 /OUTPUT 8 "reg3_out"
    .port_info 9 /OUTPUT 8 "reg4_out"
    .port_info 10 /INPUT 8 "i1"
    .port_info 11 /INPUT 8 "i2"
    .port_info 12 /INPUT 8 "i3"
    .port_info 13 /INPUT 8 "i4"
v0x563896aad360_0 .net "clk", 0 0, v0x563896aaefe0_0;  1 drivers
v0x563896aad530_0 .net "enable_timer", 0 0, v0x563896aacaa0_0;  1 drivers
v0x563896aad5f0_0 .net "i1", 7 0, v0x563896aaf0a0_0;  1 drivers
v0x563896aad6e0_0 .net "i2", 7 0, v0x563896aaf160_0;  1 drivers
v0x563896aad7d0_0 .net "i3", 7 0, v0x563896aaf200_0;  1 drivers
v0x563896aad930_0 .net "i4", 7 0, v0x563896aaf2c0_0;  1 drivers
v0x563896aada40_0 .net "ie1", 0 0, v0x563896aaf3d0_0;  1 drivers
v0x563896aadae0_0 .net "ie2", 0 0, v0x563896aaf470_0;  1 drivers
v0x563896aadb80_0 .net "ie3", 0 0, v0x563896aaf510_0;  1 drivers
v0x563896aadc20_0 .net "ie4", 0 0, v0x563896aaf5b0_0;  1 drivers
v0x563896aadcc0_0 .net "op_alu", 2 0, v0x563896aac1e0_0;  1 drivers
v0x563896aadd80_0 .net "opcode", 15 0, L_0x563896ac3690;  1 drivers
v0x563896aade90_0 .net "pop", 0 0, v0x563896aac3c0_0;  1 drivers
v0x563896aadf30_0 .net "push", 0 0, v0x563896aac4b0_0;  1 drivers
v0x563896aae020_0 .net "reg1_out", 7 0, v0x563896aa4190_0;  alias, 1 drivers
v0x563896aae130_0 .net "reg2_out", 7 0, v0x563896aa48e0_0;  alias, 1 drivers
v0x563896aae240_0 .net "reg3_out", 7 0, v0x563896aa5020_0;  alias, 1 drivers
v0x563896aae460_0 .net "reg4_out", 7 0, v0x563896aa5790_0;  alias, 1 drivers
v0x563896aae570_0 .net "reset", 0 0, v0x563896aaf9e0_0;  1 drivers
v0x563896aae610_0 .net "s_data", 1 0, v0x563896aac550_0;  1 drivers
v0x563896aae6d0_0 .net "s_inc", 0 0, v0x563896aac5f0_0;  1 drivers
v0x563896aae770_0 .net "s_inm", 1 0, v0x563896aac6e0_0;  1 drivers
v0x563896aae830_0 .net "s_out", 0 0, v0x563896aac7d0_0;  1 drivers
v0x563896aae8d0_0 .net "s_pila", 0 0, v0x563896aac8c0_0;  1 drivers
v0x563896aae970_0 .net "s_port", 1 0, v0x563896aac9b0_0;  1 drivers
v0x563896aaea30_0 .net "we3", 0 0, v0x563896aacb90_0;  1 drivers
v0x563896aaead0_0 .net "we4", 0 0, v0x563896aacc80_0;  1 drivers
v0x563896aaeb70_0 .net "we5", 0 0, v0x563896aace80_0;  1 drivers
v0x563896aaec60_0 .net "wez", 0 0, v0x563896aacf20_0;  1 drivers
v0x563896aaed00_0 .net "z", 0 0, v0x563896a9dc40_0;  1 drivers
S_0x563896a67560 .scope module, "cd_1" "cd" 3 9, 4 1 0, S_0x563896a6d430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "we3"
    .port_info 4 /INPUT 1 "wez"
    .port_info 5 /INPUT 1 "s_pila"
    .port_info 6 /INPUT 1 "push"
    .port_info 7 /INPUT 1 "pop"
    .port_info 8 /INPUT 1 "we4"
    .port_info 9 /INPUT 1 "s_out"
    .port_info 10 /INPUT 1 "we5"
    .port_info 11 /INPUT 1 "ie1"
    .port_info 12 /INPUT 1 "ie2"
    .port_info 13 /INPUT 1 "ie3"
    .port_info 14 /INPUT 1 "ie4"
    .port_info 15 /INPUT 1 "enable_timer"
    .port_info 16 /INPUT 2 "s_port"
    .port_info 17 /INPUT 2 "s_data"
    .port_info 18 /INPUT 2 "s_inm"
    .port_info 19 /INPUT 3 "op_alu"
    .port_info 20 /OUTPUT 1 "z"
    .port_info 21 /OUTPUT 16 "opcode"
    .port_info 22 /OUTPUT 8 "reg1_out"
    .port_info 23 /OUTPUT 8 "reg2_out"
    .port_info 24 /OUTPUT 8 "reg3_out"
    .port_info 25 /OUTPUT 8 "reg4_out"
    .port_info 26 /INPUT 8 "i1"
    .port_info 27 /INPUT 8 "i2"
    .port_info 28 /INPUT 8 "i3"
    .port_info 29 /INPUT 8 "i4"
L_0x563896ac23a0 .functor AND 1, v0x563896aace80_0, L_0x563896ac1b30, C4<1>, C4<1>;
L_0x563896ac2410 .functor AND 1, v0x563896aace80_0, L_0x563896ac1d50, C4<1>, C4<1>;
o0x7f66bed24dd8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x563896ac2510 .functor AND 1, v0x563896aace80_0, o0x7f66bed24dd8, C4<1>, C4<1>;
L_0x563896ac2580 .functor AND 1, v0x563896aace80_0, L_0x563896ac2070, C4<1>, C4<1>;
L_0x563896ac2ea0 .functor OR 1, v0x563896aaf3d0_0, v0x563896aaf470_0, C4<0>, C4<0>;
L_0x563896ac2f10 .functor OR 1, L_0x563896ac2ea0, v0x563896aaf510_0, C4<0>, C4<0>;
L_0x563896ac3010 .functor OR 1, L_0x563896ac2f10, L_0x563896ac32b0, C4<0>, C4<0>;
L_0x563896ac3160 .functor OR 1, v0x563896aac4b0_0, L_0x563896ac3010, C4<0>, C4<0>;
L_0x563896ac32b0 .functor OR 1, v0x563896aaf5b0_0, v0x563896a9d0d0_0, C4<0>, C4<0>;
L_0x563896ac3690 .functor BUFZ 16, L_0x563896aafe80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x563896aa7aa0_0 .net *"_s28", 0 0, L_0x563896ac2ea0;  1 drivers
v0x563896aa7b80_0 .net *"_s30", 0 0, L_0x563896ac2f10;  1 drivers
L_0x7f66becd9330 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x563896aa7c60_0 .net/2u *"_s44", 3 0, L_0x7f66becd9330;  1 drivers
L_0x7f66becd9378 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x563896aa7d50_0 .net/2u *"_s48", 3 0, L_0x7f66becd9378;  1 drivers
v0x563896aa7e30_0 .net "alu_to_mux", 7 0, v0x563896a99790_0;  1 drivers
v0x563896aa7f90_0 .net "and1_to_reg", 0 0, L_0x563896ac23a0;  1 drivers
v0x563896aa8030_0 .net "and2_to_reg", 0 0, L_0x563896ac2410;  1 drivers
v0x563896aa80d0_0 .net "and3_to_reg", 0 0, L_0x563896ac2510;  1 drivers
v0x563896aa81a0_0 .net "and4_to_reg", 0 0, L_0x563896ac2580;  1 drivers
v0x563896aa8300_0 .net "clk", 0 0, v0x563896aaefe0_0;  alias, 1 drivers
v0x563896aa83a0_0 .net "clk_out", 0 0, v0x563896a9d0d0_0;  1 drivers
v0x563896aa8470_0 .net "cod42_0_to_mux7", 0 0, L_0x563896ac2b60;  1 drivers
v0x563896aa8540_0 .net "cod42_1_to_mux7", 0 0, L_0x563896ac2d50;  1 drivers
v0x563896aa8610_0 .net "enable_timer", 0 0, v0x563896aacaa0_0;  alias, 1 drivers
v0x563896aa86e0_0 .net "i1", 7 0, v0x563896aaf0a0_0;  alias, 1 drivers
v0x563896aa87b0_0 .net "i2", 7 0, v0x563896aaf160_0;  alias, 1 drivers
v0x563896aa8880_0 .net "i3", 7 0, v0x563896aaf200_0;  alias, 1 drivers
v0x563896aa8a60_0 .net "i4", 7 0, v0x563896aaf2c0_0;  alias, 1 drivers
v0x563896aa8b30_0 .net "ie1", 0 0, v0x563896aaf3d0_0;  alias, 1 drivers
v0x563896aa8c00_0 .net "ie2", 0 0, v0x563896aaf470_0;  alias, 1 drivers
v0x563896aa8cd0_0 .net "ie3", 0 0, v0x563896aaf510_0;  alias, 1 drivers
v0x563896aa8da0_0 .net "ie4", 0 0, v0x563896aaf5b0_0;  alias, 1 drivers
v0x563896aa8e40_0 .net "ie4_timer", 0 0, L_0x563896ac32b0;  1 drivers
v0x563896aa8f10_0 .net "input_mux_to_mux", 7 0, v0x563896aa0620_0;  1 drivers
v0x563896aa8fb0_0 .net "memdat_to_mux", 7 0, L_0x563896ac1200;  1 drivers
v0x563896aa90a0_0 .net "mux3_to_mux6", 9 0, L_0x563896ac1300;  1 drivers
v0x563896aa9140_0 .net "mux6_to_pc", 9 0, L_0x563896ac2640;  1 drivers
v0x563896aa9230_0 .net "mux7_to_mux6", 9 0, v0x563896aa1e20_0;  1 drivers
v0x563896aa9320_0 .net "mux8_to_memdata", 11 0, v0x563896aa2870_0;  1 drivers
v0x563896aa9410_0 .net "mux_to_mux", 9 0, L_0x563896aafa80;  1 drivers
v0x563896aa9500_0 .net "mux_to_reg", 7 0, L_0x563896ac1730;  1 drivers
v0x563896aa95a0_0 .net "op_alu", 2 0, v0x563896aac1e0_0;  alias, 1 drivers
v0x563896aa9640_0 .net "opcode", 15 0, L_0x563896ac3690;  alias, 1 drivers
v0x563896aa96e0_0 .net "or_to_mux6", 0 0, L_0x563896ac3010;  1 drivers
v0x563896aa9780_0 .net "or_to_pila", 0 0, L_0x563896ac3160;  1 drivers
v0x563896aa9820_0 .net "pc_to_mem", 9 0, v0x563896aa3040_0;  1 drivers
v0x563896aa98c0_0 .net "pila_to_mux", 9 0, v0x563896aa3780_0;  1 drivers
v0x563896aa99b0_0 .net "pop", 0 0, v0x563896aac3c0_0;  alias, 1 drivers
v0x563896aa9a50_0 .net "push", 0 0, v0x563896aac4b0_0;  alias, 1 drivers
v0x563896aa9af0_0 .net "rd1", 7 0, L_0x563896ac0360;  1 drivers
v0x563896aa9b90_0 .net "rd2", 7 0, L_0x563896ac0ab0;  1 drivers
v0x563896aa9c50_0 .net "reg1_out", 7 0, v0x563896aa4190_0;  alias, 1 drivers
v0x563896aa9d10_0 .net "reg2_out", 7 0, v0x563896aa48e0_0;  alias, 1 drivers
v0x563896aa9db0_0 .net "reg3_out", 7 0, v0x563896aa5020_0;  alias, 1 drivers
v0x563896aa9e50_0 .net "reg4_out", 7 0, v0x563896aa5790_0;  alias, 1 drivers
v0x563896aa9f20_0 .net "reg5_to_mux7", 9 0, L_0x563896ac2870;  1 drivers
v0x563896aaa010_0 .net "reg6_to_mux7", 9 0, L_0x563896ac28e0;  1 drivers
v0x563896aaa120_0 .net "reg7_to_mux7", 9 0, L_0x563896ac2950;  1 drivers
v0x563896aaa230_0 .net "reg8_to_mux7", 9 0, L_0x563896ac29c0;  1 drivers
v0x563896aaa340_0 .net "reset", 0 0, v0x563896aaf9e0_0;  alias, 1 drivers
v0x563896aaa3e0_0 .net "s_data", 1 0, v0x563896aac550_0;  alias, 1 drivers
v0x563896aaa4a0_0 .net "s_inc", 0 0, v0x563896aac5f0_0;  alias, 1 drivers
v0x563896aaa540_0 .net "s_inm", 1 0, v0x563896aac6e0_0;  alias, 1 drivers
v0x563896aaa5e0_0 .net "s_out", 0 0, v0x563896aac7d0_0;  alias, 1 drivers
v0x563896aaa680_0 .net "s_pila", 0 0, v0x563896aac8c0_0;  alias, 1 drivers
v0x563896aaa750_0 .net "s_port", 1 0, v0x563896aac9b0_0;  alias, 1 drivers
v0x563896aaa820_0 .net "sal_dec_1", 0 0, L_0x563896ac1b30;  1 drivers
v0x563896aaa8f0_0 .net "sal_dec_2", 0 0, L_0x563896ac1d50;  1 drivers
v0x563896aaa9c0_0 .net "sal_dec_3", 0 0, o0x7f66bed24dd8;  0 drivers
v0x563896aaaa60_0 .net "sal_dec_4", 0 0, L_0x563896ac2070;  1 drivers
v0x563896aaab30_0 .net "sal_del_3", 0 0, L_0x563896ac1f60;  1 drivers
v0x563896aaac00_0 .net "sal_mem_pro", 15 0, L_0x563896aafe80;  1 drivers
v0x563896aaacd0_0 .net "sum_to_mux", 9 0, L_0x563896ac1160;  1 drivers
v0x563896aaadc0_0 .net "wd3", 7 0, v0x563896a9f500_0;  1 drivers
v0x563896aaaeb0_0 .net "we3", 0 0, v0x563896aacb90_0;  alias, 1 drivers
v0x563896aab360_0 .net "we4", 0 0, v0x563896aacc80_0;  alias, 1 drivers
v0x563896aab400_0 .net "we5", 0 0, v0x563896aace80_0;  alias, 1 drivers
v0x563896aab4a0_0 .net "wez", 0 0, v0x563896aacf20_0;  alias, 1 drivers
v0x563896aab570_0 .net "z", 0 0, v0x563896a9dc40_0;  alias, 1 drivers
v0x563896aab640_0 .net "zalu", 0 0, L_0x563896ac10f0;  1 drivers
L_0x563896aafbf0 .part L_0x563896aafe80, 0, 10;
L_0x563896ac0c40 .part L_0x563896aafe80, 8, 4;
L_0x563896ac0d70 .part L_0x563896aafe80, 4, 4;
L_0x563896ac0e10 .part L_0x563896aafe80, 0, 4;
L_0x563896ac0eb0 .part L_0x563896aafe80, 4, 8;
L_0x563896ac1860 .part L_0x563896aafe80, 2, 8;
L_0x563896ac2210 .part L_0x563896aafe80, 0, 1;
L_0x563896ac22b0 .part L_0x563896aafe80, 1, 1;
L_0x563896ac2730 .concat [ 1 1 0 0], L_0x563896ac2b60, L_0x563896ac2d50;
L_0x563896ac3450 .part L_0x563896aafe80, 6, 3;
L_0x563896ac3550 .part L_0x563896aafe80, 0, 6;
L_0x563896ac35f0 .part L_0x563896aafe80, 0, 12;
L_0x563896ac3700 .concat [ 4 8 0 0], L_0x7f66becd9330, L_0x563896ac0ab0;
L_0x563896ac37a0 .concat [ 8 4 0 0], L_0x563896ac0ab0, L_0x7f66becd9378;
S_0x563896a65f00 .scope module, "alu1" "alu" 4 20, 5 1 0, S_0x563896a67560;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x563896ac10f0 .functor NOT 1, L_0x563896ac0fc0, C4<0>, C4<0>, C4<0>;
v0x563896a61b20_0 .net *"_s3", 0 0, L_0x563896ac0fc0;  1 drivers
v0x563896a53ba0_0 .net "a", 7 0, L_0x563896ac0360;  alias, 1 drivers
v0x563896a53c70_0 .net "b", 7 0, L_0x563896ac0ab0;  alias, 1 drivers
v0x563896a70ed0_0 .net "op_alu", 2 0, v0x563896aac1e0_0;  alias, 1 drivers
v0x563896a99790_0 .var "s", 7 0;
v0x563896a998c0_0 .net "y", 7 0, v0x563896a99790_0;  alias, 1 drivers
v0x563896a999a0_0 .net "zero", 0 0, L_0x563896ac10f0;  alias, 1 drivers
E_0x563896a1a330 .event edge, v0x563896a70ed0_0, v0x563896a53c70_0, v0x563896a53ba0_0;
L_0x563896ac0fc0 .reduce/or v0x563896a99790_0;
S_0x563896a99b00 .scope module, "banco" "regfile" 4 16, 6 4 0, S_0x563896a67560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x563896a99e30_0 .net *"_s0", 31 0, L_0x563896aafef0;  1 drivers
v0x563896a99f30_0 .net *"_s10", 5 0, L_0x563896ac0180;  1 drivers
L_0x7f66becd90f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563896a9a010_0 .net *"_s13", 1 0, L_0x7f66becd90f0;  1 drivers
L_0x7f66becd9138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x563896a9a0d0_0 .net/2u *"_s14", 7 0, L_0x7f66becd9138;  1 drivers
v0x563896a9a1b0_0 .net *"_s18", 31 0, L_0x563896ac0530;  1 drivers
L_0x7f66becd9180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563896a9a2e0_0 .net *"_s21", 27 0, L_0x7f66becd9180;  1 drivers
L_0x7f66becd91c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563896a9a3c0_0 .net/2u *"_s22", 31 0, L_0x7f66becd91c8;  1 drivers
v0x563896a9a4a0_0 .net *"_s24", 0 0, L_0x563896ac0660;  1 drivers
v0x563896a9a560_0 .net *"_s26", 7 0, L_0x563896ac07a0;  1 drivers
v0x563896a9a640_0 .net *"_s28", 5 0, L_0x563896ac0890;  1 drivers
L_0x7f66becd9060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563896a9a720_0 .net *"_s3", 27 0, L_0x7f66becd9060;  1 drivers
L_0x7f66becd9210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563896a9a800_0 .net *"_s31", 1 0, L_0x7f66becd9210;  1 drivers
L_0x7f66becd9258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x563896a9a8e0_0 .net/2u *"_s32", 7 0, L_0x7f66becd9258;  1 drivers
L_0x7f66becd90a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563896a9a9c0_0 .net/2u *"_s4", 31 0, L_0x7f66becd90a8;  1 drivers
v0x563896a9aaa0_0 .net *"_s6", 0 0, L_0x563896abffa0;  1 drivers
v0x563896a9ab60_0 .net *"_s8", 7 0, L_0x563896ac00e0;  1 drivers
v0x563896a9ac40_0 .net "clk", 0 0, v0x563896aaefe0_0;  alias, 1 drivers
v0x563896a9ad00_0 .net "ra1", 3 0, L_0x563896ac0c40;  1 drivers
v0x563896a9ade0_0 .net "ra2", 3 0, L_0x563896ac0d70;  1 drivers
v0x563896a9aec0_0 .net "rd1", 7 0, L_0x563896ac0360;  alias, 1 drivers
v0x563896a9af80_0 .net "rd2", 7 0, L_0x563896ac0ab0;  alias, 1 drivers
v0x563896a9b020 .array "regb", 15 0, 7 0;
v0x563896a9b0c0_0 .net "wa3", 3 0, L_0x563896ac0e10;  1 drivers
v0x563896a9b1a0_0 .net "wd3", 7 0, v0x563896a9f500_0;  alias, 1 drivers
v0x563896a9b280_0 .net "we3", 0 0, v0x563896aacb90_0;  alias, 1 drivers
E_0x563896a1a5a0 .event posedge, v0x563896a9ac40_0;
L_0x563896aafef0 .concat [ 4 28 0 0], L_0x563896ac0c40, L_0x7f66becd9060;
L_0x563896abffa0 .cmp/ne 32, L_0x563896aafef0, L_0x7f66becd90a8;
L_0x563896ac00e0 .array/port v0x563896a9b020, L_0x563896ac0180;
L_0x563896ac0180 .concat [ 4 2 0 0], L_0x563896ac0c40, L_0x7f66becd90f0;
L_0x563896ac0360 .functor MUXZ 8, L_0x7f66becd9138, L_0x563896ac00e0, L_0x563896abffa0, C4<>;
L_0x563896ac0530 .concat [ 4 28 0 0], L_0x563896ac0d70, L_0x7f66becd9180;
L_0x563896ac0660 .cmp/ne 32, L_0x563896ac0530, L_0x7f66becd91c8;
L_0x563896ac07a0 .array/port v0x563896a9b020, L_0x563896ac0890;
L_0x563896ac0890 .concat [ 4 2 0 0], L_0x563896ac0d70, L_0x7f66becd9210;
L_0x563896ac0ab0 .functor MUXZ 8, L_0x7f66becd9258, L_0x563896ac07a0, L_0x563896ac0660, C4<>;
S_0x563896a9b440 .scope module, "codificador" "codificador42" 4 67, 6 181 0, S_0x563896a67560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ie1"
    .port_info 1 /INPUT 1 "ie2"
    .port_info 2 /INPUT 1 "ie3"
    .port_info 3 /INPUT 1 "ie4"
    .port_info 4 /OUTPUT 1 "s0"
    .port_info 5 /OUTPUT 1 "s1"
L_0x563896ac2a30 .functor OR 1, v0x563896aaf470_0, L_0x563896ac32b0, C4<0>, C4<0>;
L_0x563896ac2af0 .functor NOT 1, v0x563896aaf3d0_0, C4<0>, C4<0>, C4<0>;
L_0x563896ac2b60 .functor AND 1, L_0x563896ac2a30, L_0x563896ac2af0, C4<1>, C4<1>;
L_0x563896ac2c70 .functor OR 1, v0x563896aaf510_0, L_0x563896ac32b0, C4<0>, C4<0>;
L_0x563896ac2ce0 .functor NOT 1, v0x563896aaf3d0_0, C4<0>, C4<0>, C4<0>;
L_0x563896ac2d50 .functor AND 1, L_0x563896ac2c70, L_0x563896ac2ce0, C4<1>, C4<1>;
v0x563896a9b660_0 .net *"_s0", 0 0, L_0x563896ac2a30;  1 drivers
v0x563896a9b740_0 .net *"_s2", 0 0, L_0x563896ac2af0;  1 drivers
v0x563896a9b820_0 .net *"_s6", 0 0, L_0x563896ac2c70;  1 drivers
v0x563896a9b8e0_0 .net *"_s8", 0 0, L_0x563896ac2ce0;  1 drivers
v0x563896a9b9c0_0 .net "ie1", 0 0, v0x563896aaf3d0_0;  alias, 1 drivers
v0x563896a9bad0_0 .net "ie2", 0 0, v0x563896aaf470_0;  alias, 1 drivers
v0x563896a9bb90_0 .net "ie3", 0 0, v0x563896aaf510_0;  alias, 1 drivers
v0x563896a9bc50_0 .net "ie4", 0 0, L_0x563896ac32b0;  alias, 1 drivers
v0x563896a9bd10_0 .net "s0", 0 0, L_0x563896ac2b60;  alias, 1 drivers
v0x563896a9bdd0_0 .net "s1", 0 0, L_0x563896ac2d50;  alias, 1 drivers
S_0x563896a9bf50 .scope module, "dec_1" "deco24" 4 45, 6 122 0, S_0x563896a67560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s0"
    .port_info 1 /INPUT 1 "s1"
    .port_info 2 /OUTPUT 1 "a"
    .port_info 3 /OUTPUT 1 "b"
    .port_info 4 /OUTPUT 1 "c"
    .port_info 5 /OUTPUT 1 "d"
L_0x563896ac1a50 .functor NOT 1, L_0x563896ac2210, C4<0>, C4<0>, C4<0>;
L_0x563896ac1ac0 .functor NOT 1, L_0x563896ac22b0, C4<0>, C4<0>, C4<0>;
L_0x563896ac1b30 .functor AND 1, L_0x563896ac1a50, L_0x563896ac1ac0, C4<1>, C4<1>;
L_0x563896ac1c90 .functor NOT 1, L_0x563896ac22b0, C4<0>, C4<0>, C4<0>;
L_0x563896ac1d50 .functor AND 1, L_0x563896ac2210, L_0x563896ac1c90, C4<1>, C4<1>;
L_0x563896ac1eb0 .functor NOT 1, L_0x563896ac2210, C4<0>, C4<0>, C4<0>;
L_0x563896ac1f60 .functor AND 1, L_0x563896ac1eb0, L_0x563896ac22b0, C4<1>, C4<1>;
L_0x563896ac2070 .functor AND 1, L_0x563896ac2210, L_0x563896ac22b0, C4<1>, C4<1>;
v0x563896a9c170_0 .net *"_s0", 0 0, L_0x563896ac1a50;  1 drivers
v0x563896a9c270_0 .net *"_s10", 0 0, L_0x563896ac1eb0;  1 drivers
v0x563896a9c350_0 .net *"_s2", 0 0, L_0x563896ac1ac0;  1 drivers
v0x563896a9c410_0 .net *"_s6", 0 0, L_0x563896ac1c90;  1 drivers
v0x563896a9c4f0_0 .net "a", 0 0, L_0x563896ac1b30;  alias, 1 drivers
v0x563896a9c600_0 .net "b", 0 0, L_0x563896ac1d50;  alias, 1 drivers
v0x563896a9c6c0_0 .net "c", 0 0, L_0x563896ac1f60;  alias, 1 drivers
v0x563896a9c780_0 .net "d", 0 0, L_0x563896ac2070;  alias, 1 drivers
v0x563896a9c840_0 .net "s0", 0 0, L_0x563896ac2210;  1 drivers
v0x563896a9c900_0 .net "s1", 0 0, L_0x563896ac22b0;  1 drivers
S_0x563896a9ca80 .scope module, "divisor" "Clock_divider" 4 75, 6 186 0, S_0x563896a67560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock_in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 3 "base"
    .port_info 4 /INPUT 6 "umbral"
    .port_info 5 /OUTPUT 1 "clock_out"
v0x563896a9cd90_0 .net *"_s4", 2 0, L_0x563896ac33b0;  1 drivers
v0x563896a9ce90_0 .net "base", 2 0, L_0x563896ac3450;  1 drivers
v0x563896a9cf70_0 .var "base_th", 8 0;
v0x563896a9d030_0 .net "clock_in", 0 0, v0x563896aaefe0_0;  alias, 1 drivers
v0x563896a9d0d0_0 .var "clock_out", 0 0;
v0x563896a9d1c0_0 .var "counter", 27 0;
v0x563896a9d2a0_0 .var "divisor", 27 0;
v0x563896a9d380_0 .net "enable", 0 0, v0x563896aacaa0_0;  alias, 1 drivers
v0x563896a9d440_0 .net "reset", 0 0, v0x563896aaf9e0_0;  alias, 1 drivers
v0x563896a9d500_0 .var "temp", 5 0;
v0x563896a9d5e0_0 .net "umbral", 5 0, L_0x563896ac3550;  1 drivers
E_0x563896a839b0 .event edge, L_0x563896ac33b0;
E_0x563896a9cd30 .event edge, v0x563896a9d380_0;
L_0x563896ac33b0 .part v0x563896a9cf70_0, 6, 3;
S_0x563896a9d7c0 .scope module, "ffz" "ffd" 4 22, 6 56 0, S_0x563896a67560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x563896a9d980_0 .net "carga", 0 0, v0x563896aacf20_0;  alias, 1 drivers
v0x563896a9da60_0 .net "clk", 0 0, v0x563896aaefe0_0;  alias, 1 drivers
v0x563896a9db70_0 .net "d", 0 0, L_0x563896ac10f0;  alias, 1 drivers
v0x563896a9dc40_0 .var "q", 0 0;
v0x563896a9dce0_0 .net "reset", 0 0, v0x563896aaf9e0_0;  alias, 1 drivers
E_0x563896a83e90 .event posedge, v0x563896a9d440_0, v0x563896a9ac40_0;
S_0x563896a9de40 .scope module, "mem_prog" "memprog" 4 14, 7 3 0, S_0x563896a67560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x563896aafe80 .functor BUFZ 16, L_0x563896aafc90, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x563896a9e080_0 .net *"_s0", 15 0, L_0x563896aafc90;  1 drivers
v0x563896a9e180_0 .net *"_s2", 11 0, L_0x563896aafd50;  1 drivers
L_0x7f66becd9018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563896a9e260_0 .net *"_s5", 1 0, L_0x7f66becd9018;  1 drivers
v0x563896a9e320_0 .net "a", 9 0, v0x563896aa3040_0;  alias, 1 drivers
v0x563896a9e400_0 .net "clk", 0 0, v0x563896aaefe0_0;  alias, 1 drivers
v0x563896a9e4f0 .array "mem", 1023 0, 15 0;
v0x563896a9e5b0_0 .net "rd", 15 0, L_0x563896aafe80;  alias, 1 drivers
L_0x563896aafc90 .array/port v0x563896a9e4f0, L_0x563896aafd50;
L_0x563896aafd50 .concat [ 10 2 0 0], v0x563896aa3040_0, L_0x7f66becd9018;
S_0x563896a9e710 .scope module, "mux_1" "mux2" 4 10, 6 47 0, S_0x563896a67560;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x563896a9e8e0 .param/l "WIDTH" 0 6 47, +C4<00000000000000000000000000001010>;
v0x563896a9e9b0_0 .net "d0", 9 0, L_0x563896aafbf0;  1 drivers
v0x563896a9ea90_0 .net "d1", 9 0, L_0x563896ac1160;  alias, 1 drivers
v0x563896a9eb70_0 .net "s", 0 0, v0x563896aac5f0_0;  alias, 1 drivers
v0x563896a9ec40_0 .net "y", 9 0, L_0x563896aafa80;  alias, 1 drivers
L_0x563896aafa80 .functor MUXZ 10, L_0x563896aafbf0, L_0x563896ac1160, v0x563896aac5f0_0, C4<>;
S_0x563896a9edd0 .scope module, "mux_2" "mux41" 4 18, 6 110 0, S_0x563896a67560;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "c"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "out"
P_0x563896a9cc00 .param/l "WIDTH" 0 6 110, +C4<00000000000000000000000000001000>;
v0x563896a9f160_0 .net "a", 7 0, v0x563896a99790_0;  alias, 1 drivers
v0x563896a9f270_0 .net "b", 7 0, L_0x563896ac0eb0;  1 drivers
v0x563896a9f330_0 .net "c", 7 0, L_0x563896ac1200;  alias, 1 drivers
v0x563896a9f420_0 .net "d", 7 0, v0x563896aa0620_0;  alias, 1 drivers
v0x563896a9f500_0 .var "out", 7 0;
v0x563896a9f610_0 .net "s", 1 0, v0x563896aac6e0_0;  alias, 1 drivers
E_0x563896a9f0d0/0 .event edge, v0x563896a9f610_0, v0x563896a9f420_0, v0x563896a9f330_0, v0x563896a9f270_0;
E_0x563896a9f0d0/1 .event edge, v0x563896a998c0_0;
E_0x563896a9f0d0 .event/or E_0x563896a9f0d0/0, E_0x563896a9f0d0/1;
S_0x563896a9f7d0 .scope module, "mux_3" "mux2" 4 26, 6 47 0, S_0x563896a67560;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x563896a9f9a0 .param/l "WIDTH" 0 6 47, +C4<00000000000000000000000000001010>;
v0x563896a9faa0_0 .net "d0", 9 0, L_0x563896aafa80;  alias, 1 drivers
v0x563896a9fbb0_0 .net "d1", 9 0, v0x563896aa3780_0;  alias, 1 drivers
v0x563896a9fc70_0 .net "s", 0 0, v0x563896aac8c0_0;  alias, 1 drivers
v0x563896a9fd40_0 .net "y", 9 0, L_0x563896ac1300;  alias, 1 drivers
L_0x563896ac1300 .functor MUXZ 10, L_0x563896aafa80, v0x563896aa3780_0, v0x563896aac8c0_0, C4<>;
S_0x563896a9fed0 .scope module, "mux_4" "mux41" 4 33, 6 110 0, S_0x563896a67560;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "c"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "out"
P_0x563896aa00a0 .param/l "WIDTH" 0 6 110, +C4<00000000000000000000000000001000>;
v0x563896aa0270_0 .net "a", 7 0, v0x563896aaf0a0_0;  alias, 1 drivers
v0x563896aa0370_0 .net "b", 7 0, v0x563896aaf160_0;  alias, 1 drivers
v0x563896aa0450_0 .net "c", 7 0, v0x563896aaf200_0;  alias, 1 drivers
v0x563896aa0540_0 .net "d", 7 0, v0x563896aaf2c0_0;  alias, 1 drivers
v0x563896aa0620_0 .var "out", 7 0;
v0x563896aa0730_0 .net "s", 1 0, v0x563896aac9b0_0;  alias, 1 drivers
E_0x563896aa01e0/0 .event edge, v0x563896aa0730_0, v0x563896aa0540_0, v0x563896aa0450_0, v0x563896aa0370_0;
E_0x563896aa01e0/1 .event edge, v0x563896aa0270_0;
E_0x563896aa01e0 .event/or E_0x563896aa01e0/0, E_0x563896aa01e0/1;
S_0x563896aa08f0 .scope module, "mux_5" "mux2" 4 35, 6 47 0, S_0x563896a67560;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x563896aa0ac0 .param/l "WIDTH" 0 6 47, +C4<00000000000000000000000000001000>;
v0x563896aa0bc0_0 .net "d0", 7 0, L_0x563896ac0ab0;  alias, 1 drivers
v0x563896aa0cf0_0 .net "d1", 7 0, L_0x563896ac1860;  1 drivers
v0x563896aa0dd0_0 .net "s", 0 0, v0x563896aac7d0_0;  alias, 1 drivers
v0x563896aa0e70_0 .net "y", 7 0, L_0x563896ac1730;  alias, 1 drivers
L_0x563896ac1730 .functor MUXZ 8, L_0x563896ac0ab0, L_0x563896ac1860, v0x563896aac7d0_0, C4<>;
S_0x563896aa1000 .scope module, "mux_6" "mux2" 4 55, 6 47 0, S_0x563896a67560;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x563896aa11d0 .param/l "WIDTH" 0 6 47, +C4<00000000000000000000000000001010>;
v0x563896aa12a0_0 .net "d0", 9 0, L_0x563896ac1300;  alias, 1 drivers
v0x563896aa13b0_0 .net "d1", 9 0, v0x563896aa1e20_0;  alias, 1 drivers
v0x563896aa1470_0 .net "s", 0 0, L_0x563896ac3010;  alias, 1 drivers
v0x563896aa1540_0 .net "y", 9 0, L_0x563896ac2640;  alias, 1 drivers
L_0x563896ac2640 .functor MUXZ 10, L_0x563896ac1300, v0x563896aa1e20_0, L_0x563896ac3010, C4<>;
S_0x563896aa16d0 .scope module, "mux_7" "mux41" 4 57, 6 110 0, S_0x563896a67560;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /INPUT 10 "c"
    .port_info 3 /INPUT 10 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 10 "out"
P_0x563896aa18a0 .param/l "WIDTH" 0 6 110, +C4<00000000000000000000000000001010>;
v0x563896aa1a70_0 .net "a", 9 0, L_0x563896ac2870;  alias, 1 drivers
v0x563896aa1b70_0 .net "b", 9 0, L_0x563896ac28e0;  alias, 1 drivers
v0x563896aa1c50_0 .net "c", 9 0, L_0x563896ac2950;  alias, 1 drivers
v0x563896aa1d40_0 .net "d", 9 0, L_0x563896ac29c0;  alias, 1 drivers
v0x563896aa1e20_0 .var "out", 9 0;
v0x563896aa1f30_0 .net "s", 1 0, L_0x563896ac2730;  1 drivers
E_0x563896aa19e0/0 .event edge, v0x563896aa1f30_0, v0x563896aa1d40_0, v0x563896aa1c50_0, v0x563896aa1b70_0;
E_0x563896aa19e0/1 .event edge, v0x563896aa1a70_0;
E_0x563896aa19e0 .event/or E_0x563896aa19e0/0, E_0x563896aa19e0/1;
S_0x563896aa20f0 .scope module, "mux_8" "mux41" 4 78, 6 110 0, S_0x563896a67560;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "a"
    .port_info 1 /INPUT 12 "b"
    .port_info 2 /INPUT 12 "c"
    .port_info 3 /INPUT 12 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 12 "out"
P_0x563896aa22c0 .param/l "WIDTH" 0 6 110, +C4<00000000000000000000000000001100>;
v0x563896aa24c0_0 .net "a", 11 0, L_0x563896ac35f0;  1 drivers
v0x563896aa25c0_0 .net "b", 11 0, L_0x563896ac3700;  1 drivers
v0x563896aa26a0_0 .net "c", 11 0, L_0x563896ac37a0;  1 drivers
o0x7f66bed23fc8 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v0x563896aa2790_0 .net "d", 11 0, o0x7f66bed23fc8;  0 drivers
v0x563896aa2870_0 .var "out", 11 0;
v0x563896aa29a0_0 .net "s", 1 0, v0x563896aac550_0;  alias, 1 drivers
E_0x563896aa2430/0 .event edge, v0x563896aa29a0_0, v0x563896aa2790_0, v0x563896aa26a0_0, v0x563896aa25c0_0;
E_0x563896aa2430/1 .event edge, v0x563896aa24c0_0;
E_0x563896aa2430 .event/or E_0x563896aa2430/0, E_0x563896aa2430/1;
S_0x563896aa2b80 .scope module, "pc" "registro" 4 12, 6 36 0, S_0x563896a67560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x563896aa2d50 .param/l "WIDTH" 0 6 36, +C4<00000000000000000000000000001010>;
v0x563896aa2e90_0 .net "clk", 0 0, v0x563896aaefe0_0;  alias, 1 drivers
v0x563896aa2f50_0 .net "d", 9 0, L_0x563896ac2640;  alias, 1 drivers
v0x563896aa3040_0 .var "q", 9 0;
v0x563896aa3140_0 .net "reset", 0 0, v0x563896aaf9e0_0;  alias, 1 drivers
S_0x563896aa3220 .scope module, "pila1" "pila" 4 29, 6 67 0, S_0x563896a67560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "push"
    .port_info 3 /INPUT 1 "pop"
    .port_info 4 /INPUT 10 "inpush"
    .port_info 5 /OUTPUT 10 "outpop"
v0x563896aa3510_0 .net "clk", 0 0, v0x563896aaefe0_0;  alias, 1 drivers
v0x563896aa35d0_0 .net "inpush", 9 0, L_0x563896ac1300;  alias, 1 drivers
v0x563896aa36e0 .array "mem", 7 0, 9 0;
v0x563896aa3780_0 .var "outpop", 9 0;
v0x563896aa3840_0 .net "pop", 0 0, v0x563896aac3c0_0;  alias, 1 drivers
v0x563896aa3930_0 .net "push", 0 0, L_0x563896ac3160;  alias, 1 drivers
v0x563896aa39f0_0 .net "reset", 0 0, v0x563896aaf9e0_0;  alias, 1 drivers
v0x563896aa3a90_0 .var "sp", 2 0;
E_0x563896aa3490/0 .event edge, v0x563896aa3840_0, v0x563896aa3930_0;
E_0x563896aa3490/1 .event posedge, v0x563896a9d440_0;
E_0x563896aa3490 .event/or E_0x563896aa3490/0, E_0x563896aa3490/1;
S_0x563896aa3c70 .scope module, "reg1" "registro_mod" 4 37, 6 129 0, S_0x563896a67560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x563896aa3e40 .param/l "WIDTH" 0 6 129, +C4<00000000000000000000000000001000>;
v0x563896aa3fc0_0 .net "clk", 0 0, L_0x563896ac23a0;  alias, 1 drivers
v0x563896aa40a0_0 .net "d", 7 0, L_0x563896ac1730;  alias, 1 drivers
v0x563896aa4190_0 .var "q", 7 0;
v0x563896aa4260_0 .net "reset", 0 0, v0x563896aaf9e0_0;  alias, 1 drivers
E_0x563896a9eff0/0 .event negedge, v0x563896aa3fc0_0;
E_0x563896a9eff0/1 .event posedge, v0x563896a9d440_0;
E_0x563896a9eff0 .event/or E_0x563896a9eff0/0, E_0x563896a9eff0/1;
S_0x563896aa43b0 .scope module, "reg2" "registro_mod" 4 39, 6 129 0, S_0x563896a67560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x563896aa4530 .param/l "WIDTH" 0 6 129, +C4<00000000000000000000000000001000>;
v0x563896aa46f0_0 .net "clk", 0 0, L_0x563896ac2410;  alias, 1 drivers
v0x563896aa47d0_0 .net "d", 7 0, L_0x563896ac1730;  alias, 1 drivers
v0x563896aa48e0_0 .var "q", 7 0;
v0x563896aa49a0_0 .net "reset", 0 0, v0x563896aaf9e0_0;  alias, 1 drivers
E_0x563896aa4670/0 .event negedge, v0x563896aa46f0_0;
E_0x563896aa4670/1 .event posedge, v0x563896a9d440_0;
E_0x563896aa4670 .event/or E_0x563896aa4670/0, E_0x563896aa4670/1;
S_0x563896aa4af0 .scope module, "reg3" "registro_mod" 4 41, 6 129 0, S_0x563896a67560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x563896aa4cc0 .param/l "WIDTH" 0 6 129, +C4<00000000000000000000000000001000>;
v0x563896aa4e80_0 .net "clk", 0 0, L_0x563896ac2510;  alias, 1 drivers
v0x563896aa4f60_0 .net "d", 7 0, L_0x563896ac1730;  alias, 1 drivers
v0x563896aa5020_0 .var "q", 7 0;
v0x563896aa5110_0 .net "reset", 0 0, v0x563896aaf9e0_0;  alias, 1 drivers
E_0x563896aa4e00/0 .event negedge, v0x563896aa4e80_0;
E_0x563896aa4e00/1 .event posedge, v0x563896a9d440_0;
E_0x563896aa4e00 .event/or E_0x563896aa4e00/0, E_0x563896aa4e00/1;
S_0x563896aa5260 .scope module, "reg4" "registro_mod" 4 43, 6 129 0, S_0x563896a67560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x563896aa5430 .param/l "WIDTH" 0 6 129, +C4<00000000000000000000000000001000>;
v0x563896aa55f0_0 .net "clk", 0 0, L_0x563896ac2580;  alias, 1 drivers
v0x563896aa56d0_0 .net "d", 7 0, L_0x563896ac1730;  alias, 1 drivers
v0x563896aa5790_0 .var "q", 7 0;
v0x563896aa5880_0 .net "reset", 0 0, v0x563896aaf9e0_0;  alias, 1 drivers
E_0x563896aa5570/0 .event negedge, v0x563896aa55f0_0;
E_0x563896aa5570/1 .event posedge, v0x563896a9d440_0;
E_0x563896aa5570 .event/or E_0x563896aa5570/0, E_0x563896aa5570/1;
S_0x563896aa59d0 .scope module, "reg_int_1" "reg_int_1" 4 59, 6 140 0, S_0x563896a67560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x563896ac2870 .functor BUFZ 10, v0x563896aa5b90_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x563896aa5b90_0 .var "reg_dat", 9 0;
v0x563896aa5c90_0 .net "s", 9 0, L_0x563896ac2870;  alias, 1 drivers
S_0x563896aa5d70 .scope module, "reg_int_2" "reg_int_2" 4 61, 6 150 0, S_0x563896a67560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x563896ac28e0 .functor BUFZ 10, v0x563896aa5f60_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x563896aa5f60_0 .var "reg_dat", 9 0;
v0x563896aa6060_0 .net "s", 9 0, L_0x563896ac28e0;  alias, 1 drivers
S_0x563896aa6170 .scope module, "reg_int_3" "reg_int_3" 4 63, 6 161 0, S_0x563896a67560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x563896ac2950 .functor BUFZ 10, v0x563896aa6360_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x563896aa6360_0 .var "reg_dat", 9 0;
v0x563896aa6460_0 .net "s", 9 0, L_0x563896ac2950;  alias, 1 drivers
S_0x563896aa6570 .scope module, "reg_int_4" "reg_int_4" 4 65, 6 171 0, S_0x563896a67560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x563896ac29c0 .functor BUFZ 10, v0x563896aa6760_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x563896aa6760_0 .var "reg_dat", 9 0;
v0x563896aa6860_0 .net "s", 9 0, L_0x563896ac29c0;  alias, 1 drivers
S_0x563896aa6970 .scope module, "regpro1" "regprog" 4 31, 6 95 0, S_0x563896a67560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we4"
    .port_info 2 /INPUT 12 "wra"
    .port_info 3 /INPUT 8 "wd"
    .port_info 4 /OUTPUT 8 "rd"
L_0x563896ac1200 .functor BUFZ 8, L_0x563896ac1550, C4<00000000>, C4<00000000>, C4<00000000>;
v0x563896aa6bf0_0 .net *"_s0", 7 0, L_0x563896ac1550;  1 drivers
v0x563896aa6cd0_0 .net *"_s3", 7 0, L_0x563896ac15f0;  1 drivers
v0x563896aa6db0_0 .net *"_s4", 9 0, L_0x563896ac1690;  1 drivers
L_0x7f66becd92e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563896aa6ea0_0 .net *"_s7", 1 0, L_0x7f66becd92e8;  1 drivers
v0x563896aa6f80_0 .net "clk", 0 0, v0x563896aaefe0_0;  alias, 1 drivers
v0x563896aa7070_0 .net "rd", 7 0, L_0x563896ac1200;  alias, 1 drivers
v0x563896aa7130 .array "regb", 255 0, 7 0;
v0x563896aa71d0_0 .net "wd", 7 0, L_0x563896ac0360;  alias, 1 drivers
v0x563896aa72e0_0 .net "we4", 0 0, v0x563896aacc80_0;  alias, 1 drivers
v0x563896aa7430_0 .net "wra", 11 0, v0x563896aa2870_0;  alias, 1 drivers
L_0x563896ac1550 .array/port v0x563896aa7130, L_0x563896ac1690;
L_0x563896ac15f0 .part v0x563896aa2870_0, 4, 8;
L_0x563896ac1690 .concat [ 8 2 0 0], L_0x563896ac15f0, L_0x7f66becd92e8;
S_0x563896aa75a0 .scope module, "sum1" "sum" 4 24, 6 29 0, S_0x563896a67560;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x563896aa7790_0 .net "a", 9 0, v0x563896aa3040_0;  alias, 1 drivers
L_0x7f66becd92a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x563896aa78c0_0 .net "b", 9 0, L_0x7f66becd92a0;  1 drivers
v0x563896aa79a0_0 .net "y", 9 0, L_0x563896ac1160;  alias, 1 drivers
L_0x563896ac1160 .arith/sum 10, v0x563896aa3040_0, L_0x7f66becd92a0;
S_0x563896aab9f0 .scope module, "uc_1" "uc" 3 10, 8 1 0, S_0x563896a6d430;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "we3"
    .port_info 4 /OUTPUT 1 "wez"
    .port_info 5 /OUTPUT 1 "s_pila"
    .port_info 6 /OUTPUT 1 "push"
    .port_info 7 /OUTPUT 1 "pop"
    .port_info 8 /OUTPUT 1 "we4"
    .port_info 9 /OUTPUT 1 "s_out"
    .port_info 10 /OUTPUT 1 "we5"
    .port_info 11 /OUTPUT 1 "timer_enable"
    .port_info 12 /OUTPUT 2 "s_port"
    .port_info 13 /OUTPUT 2 "s_data"
    .port_info 14 /OUTPUT 2 "s_inm"
    .port_info 15 /OUTPUT 3 "op_alu"
    .port_info 16 /INPUT 1 "ie1"
    .port_info 17 /INPUT 1 "ie2"
    .port_info 18 /INPUT 1 "ie3"
    .port_info 19 /INPUT 1 "ie4"
v0x563896aabe30_0 .net "ie1", 0 0, v0x563896aaf3d0_0;  alias, 1 drivers
v0x563896aabf40_0 .net "ie2", 0 0, v0x563896aaf470_0;  alias, 1 drivers
v0x563896aac050_0 .net "ie3", 0 0, v0x563896aaf510_0;  alias, 1 drivers
v0x563896aac140_0 .net "ie4", 0 0, v0x563896aaf5b0_0;  alias, 1 drivers
v0x563896aac1e0_0 .var "op_alu", 2 0;
v0x563896aac320_0 .net "opcode", 15 0, L_0x563896ac3690;  alias, 1 drivers
v0x563896aac3c0_0 .var "pop", 0 0;
v0x563896aac4b0_0 .var "push", 0 0;
v0x563896aac550_0 .var "s_data", 1 0;
v0x563896aac5f0_0 .var "s_inc", 0 0;
v0x563896aac6e0_0 .var "s_inm", 1 0;
v0x563896aac7d0_0 .var "s_out", 0 0;
v0x563896aac8c0_0 .var "s_pila", 0 0;
v0x563896aac9b0_0 .var "s_port", 1 0;
v0x563896aacaa0_0 .var "timer_enable", 0 0;
v0x563896aacb90_0 .var "we3", 0 0;
v0x563896aacc80_0 .var "we4", 0 0;
v0x563896aace80_0 .var "we5", 0 0;
v0x563896aacf20_0 .var "wez", 0 0;
v0x563896aad010_0 .net "z", 0 0, v0x563896a9dc40_0;  alias, 1 drivers
E_0x563896aabdd0 .event edge, v0x563896aa9640_0;
    .scope S_0x563896aa2b80;
T_0 ;
    %wait E_0x563896a83e90;
    %load/vec4 v0x563896aa3140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x563896aa3040_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x563896aa2f50_0;
    %assign/vec4 v0x563896aa3040_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x563896a9de40;
T_1 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x563896a9e4f0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x563896a99b00;
T_2 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x563896a9b020 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x563896a99b00;
T_3 ;
    %wait E_0x563896a1a5a0;
    %load/vec4 v0x563896a9b280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x563896a9b1a0_0;
    %load/vec4 v0x563896a9b0c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563896a9b020, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x563896a9edd0;
T_4 ;
    %wait E_0x563896a9f0d0;
    %load/vec4 v0x563896a9f610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x563896a9f160_0;
    %assign/vec4 v0x563896a9f500_0, 0;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x563896a9f270_0;
    %assign/vec4 v0x563896a9f500_0, 0;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x563896a9f330_0;
    %assign/vec4 v0x563896a9f500_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x563896a9f420_0;
    %assign/vec4 v0x563896a9f500_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x563896a65f00;
T_5 ;
    %wait E_0x563896a1a330;
    %load/vec4 v0x563896a70ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x563896a99790_0, 0, 8;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x563896a53ba0_0;
    %store/vec4 v0x563896a99790_0, 0, 8;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x563896a53ba0_0;
    %inv;
    %store/vec4 v0x563896a99790_0, 0, 8;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x563896a53ba0_0;
    %load/vec4 v0x563896a53c70_0;
    %add;
    %store/vec4 v0x563896a99790_0, 0, 8;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x563896a53ba0_0;
    %load/vec4 v0x563896a53c70_0;
    %sub;
    %store/vec4 v0x563896a99790_0, 0, 8;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x563896a53ba0_0;
    %load/vec4 v0x563896a53c70_0;
    %and;
    %store/vec4 v0x563896a99790_0, 0, 8;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x563896a53ba0_0;
    %load/vec4 v0x563896a53c70_0;
    %or;
    %store/vec4 v0x563896a99790_0, 0, 8;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x563896a53ba0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x563896a99790_0, 0, 8;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x563896a53c70_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x563896a99790_0, 0, 8;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x563896a9d7c0;
T_6 ;
    %wait E_0x563896a83e90;
    %load/vec4 v0x563896a9dce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563896a9dc40_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x563896a9d980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x563896a9db70_0;
    %assign/vec4 v0x563896a9dc40_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x563896aa3220;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563896aa3a90_0, 0, 3;
    %end;
    .thread T_7;
    .scope S_0x563896aa3220;
T_8 ;
    %wait E_0x563896aa3490;
    %load/vec4 v0x563896aa39f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563896aa3a90_0, 0, 3;
T_8.0 ;
    %load/vec4 v0x563896aa3930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x563896aa35d0_0;
    %load/vec4 v0x563896aa3a90_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x563896aa36e0, 4, 0;
    %load/vec4 v0x563896aa3a90_0;
    %addi 1, 0, 3;
    %store/vec4 v0x563896aa3a90_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x563896aa3780_0, 0, 10;
T_8.2 ;
    %load/vec4 v0x563896aa3840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x563896aa3a90_0;
    %subi 1, 0, 3;
    %store/vec4 v0x563896aa3a90_0, 0, 3;
    %load/vec4 v0x563896aa3a90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x563896aa36e0, 4;
    %store/vec4 v0x563896aa3780_0, 0, 10;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x563896aa6970;
T_9 ;
    %vpi_call 6 101 "$readmemb", "regdata.dat", v0x563896aa7130 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x563896aa6970;
T_10 ;
    %wait E_0x563896a1a5a0;
    %load/vec4 v0x563896aa72e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x563896aa71d0_0;
    %load/vec4 v0x563896aa7430_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563896aa7130, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x563896a9fed0;
T_11 ;
    %wait E_0x563896aa01e0;
    %load/vec4 v0x563896aa0730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x563896aa0270_0;
    %assign/vec4 v0x563896aa0620_0, 0;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x563896aa0370_0;
    %assign/vec4 v0x563896aa0620_0, 0;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x563896aa0450_0;
    %assign/vec4 v0x563896aa0620_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x563896aa0540_0;
    %assign/vec4 v0x563896aa0620_0, 0;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x563896aa3c70;
T_12 ;
    %wait E_0x563896a9eff0;
    %load/vec4 v0x563896aa4260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563896aa4190_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x563896aa40a0_0;
    %assign/vec4 v0x563896aa4190_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x563896aa43b0;
T_13 ;
    %wait E_0x563896aa4670;
    %load/vec4 v0x563896aa49a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563896aa48e0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x563896aa47d0_0;
    %assign/vec4 v0x563896aa48e0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x563896aa4af0;
T_14 ;
    %wait E_0x563896aa4e00;
    %load/vec4 v0x563896aa5110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563896aa5020_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x563896aa4f60_0;
    %assign/vec4 v0x563896aa5020_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x563896aa5260;
T_15 ;
    %wait E_0x563896aa5570;
    %load/vec4 v0x563896aa5880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563896aa5790_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x563896aa56d0_0;
    %assign/vec4 v0x563896aa5790_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x563896aa16d0;
T_16 ;
    %wait E_0x563896aa19e0;
    %load/vec4 v0x563896aa1f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v0x563896aa1a70_0;
    %assign/vec4 v0x563896aa1e20_0, 0;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0x563896aa1b70_0;
    %assign/vec4 v0x563896aa1e20_0, 0;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x563896aa1c50_0;
    %assign/vec4 v0x563896aa1e20_0, 0;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v0x563896aa1d40_0;
    %assign/vec4 v0x563896aa1e20_0, 0;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x563896aa59d0;
T_17 ;
    %pushi/vec4 1019, 0, 10;
    %store/vec4 v0x563896aa5b90_0, 0, 10;
    %end;
    .thread T_17;
    .scope S_0x563896aa5d70;
T_18 ;
    %pushi/vec4 1022, 0, 10;
    %store/vec4 v0x563896aa5f60_0, 0, 10;
    %end;
    .thread T_18;
    .scope S_0x563896aa6170;
T_19 ;
    %pushi/vec4 1021, 0, 10;
    %store/vec4 v0x563896aa6360_0, 0, 10;
    %end;
    .thread T_19;
    .scope S_0x563896aa6570;
T_20 ;
    %pushi/vec4 10, 0, 10;
    %store/vec4 v0x563896aa6760_0, 0, 10;
    %end;
    .thread T_20;
    .scope S_0x563896a9ca80;
T_21 ;
    %wait E_0x563896a9cd30;
    %load/vec4 v0x563896a9d380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x563896a9ce90_0;
    %load/vec4 v0x563896a9d5e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x563896a9cf70_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x563896a9ca80;
T_22 ;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v0x563896a9d1c0_0, 0, 28;
    %end;
    .thread T_22;
    .scope S_0x563896a9ca80;
T_23 ;
    %wait E_0x563896a839b0;
    %load/vec4 v0x563896a9cf70_0;
    %parti/s 3, 6, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %jmp T_23.6;
T_23.0 ;
    %pushi/vec4 20, 0, 28;
    %store/vec4 v0x563896a9d2a0_0, 0, 28;
    %jmp T_23.6;
T_23.1 ;
    %pushi/vec4 200, 0, 28;
    %store/vec4 v0x563896a9d2a0_0, 0, 28;
    %jmp T_23.6;
T_23.2 ;
    %pushi/vec4 2000, 0, 28;
    %store/vec4 v0x563896a9d2a0_0, 0, 28;
    %jmp T_23.6;
T_23.3 ;
    %pushi/vec4 20000, 0, 28;
    %store/vec4 v0x563896a9d2a0_0, 0, 28;
    %jmp T_23.6;
T_23.4 ;
    %pushi/vec4 1200000, 0, 28;
    %store/vec4 v0x563896a9d2a0_0, 0, 28;
    %jmp T_23.6;
T_23.6 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x563896a9ca80;
T_24 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x563896a9d500_0, 0, 6;
    %end;
    .thread T_24;
    .scope S_0x563896a9ca80;
T_25 ;
    %wait E_0x563896a1a5a0;
    %load/vec4 v0x563896a9d1c0_0;
    %pad/u 32;
    %load/vec4 v0x563896a9d2a0_0;
    %pad/u 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %load/vec4 v0x563896a9d500_0;
    %addi 1, 0, 6;
    %store/vec4 v0x563896a9d500_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x563896a9d380_0;
    %and;
    %store/vec4 v0x563896a9d0d0_0, 0, 1;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896a9d0d0_0, 0, 1;
    %load/vec4 v0x563896a9d500_0;
    %store/vec4 v0x563896a9d500_0, 0, 6;
T_25.1 ;
    %load/vec4 v0x563896a9d500_0;
    %load/vec4 v0x563896a9cf70_0;
    %parti/s 6, 0, 2;
    %cmp/e;
    %jmp/0xz  T_25.2, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x563896a9d500_0, 0, 6;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896a9d0d0_0, 0, 1;
T_25.3 ;
    %load/vec4 v0x563896a9d1c0_0;
    %addi 1, 0, 28;
    %assign/vec4 v0x563896a9d1c0_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0x563896aa20f0;
T_26 ;
    %wait E_0x563896aa2430;
    %load/vec4 v0x563896aa29a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %jmp T_26.4;
T_26.0 ;
    %load/vec4 v0x563896aa24c0_0;
    %assign/vec4 v0x563896aa2870_0, 0;
    %jmp T_26.4;
T_26.1 ;
    %load/vec4 v0x563896aa25c0_0;
    %assign/vec4 v0x563896aa2870_0, 0;
    %jmp T_26.4;
T_26.2 ;
    %load/vec4 v0x563896aa26a0_0;
    %assign/vec4 v0x563896aa2870_0, 0;
    %jmp T_26.4;
T_26.3 ;
    %load/vec4 v0x563896aa2790_0;
    %assign/vec4 v0x563896aa2870_0, 0;
    %jmp T_26.4;
T_26.4 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x563896aab9f0;
T_27 ;
    %wait E_0x563896aabdd0;
    %load/vec4 v0x563896aac320_0;
    %parti/s 6, 10, 5;
    %dup/vec4;
    %pushi/vec4 0, 31, 6;
    %cmp/z;
    %jmp/1 T_27.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 3, 6;
    %cmp/z;
    %jmp/1 T_27.1, 4;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/z;
    %jmp/1 T_27.2, 4;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/z;
    %jmp/1 T_27.3, 4;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/z;
    %jmp/1 T_27.4, 4;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/z;
    %jmp/1 T_27.5, 4;
    %dup/vec4;
    %pushi/vec4 52, 0, 6;
    %cmp/z;
    %jmp/1 T_27.6, 4;
    %dup/vec4;
    %pushi/vec4 53, 0, 6;
    %cmp/z;
    %jmp/1 T_27.7, 4;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/z;
    %jmp/1 T_27.8, 4;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/z;
    %jmp/1 T_27.9, 4;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/z;
    %jmp/1 T_27.10, 4;
    %dup/vec4;
    %pushi/vec4 56, 3, 6;
    %cmp/z;
    %jmp/1 T_27.11, 4;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/z;
    %jmp/1 T_27.12, 4;
    %dup/vec4;
    %pushi/vec4 60, 3, 6;
    %cmp/z;
    %jmp/1 T_27.13, 4;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/z;
    %jmp/1 T_27.14, 4;
    %jmp T_27.16;
T_27.0 ;
    %load/vec4 v0x563896aac320_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x563896aac1e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563896aac5f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac6e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac8c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563896aacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aace80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563896aacf20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac9b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac7d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac550_0, 0, 2;
    %jmp T_27.16;
T_27.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563896aac1e0_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x563896aac6e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563896aacb90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563896aac5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aace80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac7d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac9b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacf20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac550_0, 0, 2;
    %jmp T_27.16;
T_27.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aace80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac7d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac9b0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563896aac1e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac6e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac550_0, 0, 2;
    %jmp T_27.16;
T_27.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aace80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac3c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac9b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac6e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac7d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563896aac1e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac550_0, 0, 2;
    %load/vec4 v0x563896aad010_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac5f0_0, 0, 1;
    %jmp T_27.18;
T_27.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563896aac5f0_0, 0, 1;
T_27.18 ;
    %jmp T_27.16;
T_27.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aace80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac8c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac9b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac6e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac7d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563896aac1e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac550_0, 0, 2;
    %load/vec4 v0x563896aad010_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.19, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac5f0_0, 0, 1;
    %jmp T_27.20;
T_27.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563896aac5f0_0, 0, 1;
T_27.20 ;
    %jmp T_27.16;
T_27.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563896aac4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aace80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac8c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac9b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563896aac5f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac6e0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563896aac1e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac550_0, 0, 2;
    %jmp T_27.16;
T_27.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563896aac3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aace80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacf20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563896aac8c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac9b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563896aac5f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac6e0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563896aac1e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac550_0, 0, 2;
    %jmp T_27.16;
T_27.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563896aacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aace80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac8c0_0, 0, 1;
    %load/vec4 v0x563896aac320_0;
    %parti/s 2, 4, 4;
    %store/vec4 v0x563896aac9b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563896aac5f0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x563896aac6e0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563896aac1e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac550_0, 0, 2;
    %jmp T_27.16;
T_27.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacc80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563896aace80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac8c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac9b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563896aac5f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac6e0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563896aac1e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac550_0, 0, 2;
    %jmp T_27.16;
T_27.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacc80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563896aace80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac8c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac9b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563896aac7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563896aac5f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac6e0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563896aac1e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac550_0, 0, 2;
    %jmp T_27.16;
T_27.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aace80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac8c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac9b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563896aac7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563896aac5f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac6e0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563896aac1e0_0, 0, 3;
    %load/vec4 v0x563896aac320_0;
    %parti/s 1, 9, 5;
    %store/vec4 v0x563896aacaa0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac550_0, 0, 2;
    %jmp T_27.16;
T_27.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563896aacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aace80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac8c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac9b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563896aac5f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x563896aac6e0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563896aac1e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac550_0, 0, 2;
    %jmp T_27.16;
T_27.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563896aacb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aace80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac8c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac9b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563896aac5f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x563896aac6e0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563896aac1e0_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x563896aac550_0, 0, 2;
    %jmp T_27.16;
T_27.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563896aac5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacb90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563896aacc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aace80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac8c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac9b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563896aac5f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac6e0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563896aac1e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac550_0, 0, 2;
    %jmp T_27.16;
T_27.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563896aac5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacb90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563896aacc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aace80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aacf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac8c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac9b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aac7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563896aac5f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563896aac6e0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563896aac1e0_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x563896aac550_0, 0, 2;
    %jmp T_27.16;
T_27.16 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x563896a72cb0;
T_28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563896aaefe0_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aaefe0_0, 0, 1;
    %delay 2500000, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_0x563896a72cb0;
T_29 ;
    %vpi_call 2 30 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563896aaf9e0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aaf9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aaf3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aaf470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aaf510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563896aaf5b0_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0x563896a72cb0;
T_30 ;
    %delay 2500000, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x563896aaf0a0_0, 0, 8;
    %delay 2500000, 0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x563896aaf0a0_0, 0, 8;
    %delay 2500000, 0;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x563896aaf0a0_0, 0, 8;
    %delay 2500000, 0;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x563896aaf0a0_0, 0, 8;
    %jmp T_30;
    .thread T_30;
    .scope S_0x563896a72cb0;
T_31 ;
    %delay 891896832, 58;
    %vpi_call 2 59 "$finish" {0 0 0};
    %end;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "uc.v";
