# do nsubburaj_lab2_verilog.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:17:44 on Sep 24,2021
# vlog -work work nsubburaj_lab2_verilog.vo 
# -- Compiling module nsubburaj_lab2_verilog
# 
# Top level modules:
# 	nsubburaj_lab2_verilog
# End time: 20:17:44 on Sep 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:17:44 on Sep 24,2021
# vlog -work work Waveform.vwf.vt 
# -- Compiling module nsubburaj_lab2_verilog_vlg_vec_tst
# 
# Top level modules:
# 	nsubburaj_lab2_verilog_vlg_vec_tst
# End time: 20:17:44 on Sep 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.nsubburaj_lab2_verilog_vlg_vec_tst 
# Start time: 20:17:44 on Sep 24,2021
# Loading work.nsubburaj_lab2_verilog_vlg_vec_tst
# Loading work.nsubburaj_lab2_verilog
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# after#23
# ** Note: $finish    : Waveform.vwf.vt(47)
#    Time: 1 us  Iteration: 0  Instance: /nsubburaj_lab2_verilog_vlg_vec_tst
# End time: 20:17:45 on Sep 24,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
