FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/* Miscellaneous definitions for VIA chipsets
   Currently used only by drivers/parport/parport_pc.c */

/* Values for SuperIO function select configuration register */
#define VIA_FUNCTION_PARPORT_SPP     0x00
#define VIA_FUNCTION_PARPORT_ECP     0x01
#define VIA_FUNCTION_PARPORT_EPP     0x02
#define VIA_FUNCTION_PARPORT_DISABLE 0x03
#define VIA_FUNCTION_PROBE           0xFF /* Special magic value to be used in code, not to be written into chip */

/* Bits for parallel port mode configuration register */
/* bench 201.3.0 50f224a287be */
/* bench 201.3.1 613f056a9916 */
/* bench 201.3.2 14e8aef1721d */
/* bench 201.3.3 64308ae1ee37 */
/* bench 201.3.4 14a7b4da5c94 */
/* bench 201.3.5 9223fc43afc2 */
/* bench 201.3.6 62a13b721a19 */
/* bench 201.3.7 8e8b51ca6da9 */
/* bench 201.3.8 adb95518cf3a */
/* bench 201.3.9 1411a93301c5 */
/* bench 201.3.10 351a7d2e853e */
/* bench 201.3.11 159f4630014f */
#define VIA_PARPORT_ECPEPP 0X20
#define VIA_PARPORT_BIDIR  0x80

/* VIA configuration registers */
#define VIA_CONFIG_INDEX 0x3F0
#define VIA_CONFIG_DATA  0x3F1

/* Mask for parallel port IRQ bits (in ISA PnP IRQ routing register 1) */
#define VIA_IRQCONTROL_PARALLEL 0xF0
/* Mask for parallel port DMA bits (in ISA PnP DMA routing register) */
#define VIA_DMACONTROL_PARALLEL 0x0C
