{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756326191043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756326191057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 27 16:23:10 2025 " "Processing started: Wed Aug 27 16:23:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756326191057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326191057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Harvard -c Harvard " "Command: quartus_map --read_settings_files=on --write_settings_files=off Harvard -c Harvard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326191057 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1756326192372 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1756326192372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/register/register32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/register/register32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register32bit " "Found entity 1: register32bit" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756326207141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/register/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/register/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../Register/pc.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756326207153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/alu/rightshift.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/alu/rightshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 RightShift " "Found entity 1: RightShift" {  } { { "../ALU/RightShift.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/RightShift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756326207165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/alu/or32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/alu/or32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR32Bit " "Found entity 1: OR32Bit" {  } { { "../ALU/OR32Bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/OR32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756326207178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/alu/not32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/alu/not32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOT32Bit " "Found entity 1: NOT32Bit" {  } { { "../ALU/NOT32Bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/NOT32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756326207191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/alu/mux8to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/alu/mux8to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "../ALU/mux8to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/mux8to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756326207203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/alu/mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/alu/mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../ALU/mux2to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756326207216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/alu/leftshift.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/alu/leftshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 LeftShift " "Found entity 1: LeftShift" {  } { { "../ALU/LeftShift.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/LeftShift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756326207228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/alu/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/alu/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../ALU/fulladder.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756326207242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/alu/and32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/alu/and32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND32Bit " "Found entity 1: AND32Bit" {  } { { "../ALU/AND32Bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/AND32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756326207254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/alu/alu32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/alu/alu32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU32Bit " "Found entity 1: ALU32Bit" {  } { { "../ALU/ALU32Bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756326207270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/alu/adder32.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/alu/adder32.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder32 " "Found entity 1: adder32" {  } { { "../ALU/adder32.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/adder32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756326207284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/data_mem/datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/data_mem/datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem " "Found entity 1: DataMem" {  } { { "../Data_Mem/DataMem.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Data_Mem/DataMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756326207297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/reset/reset_circuit.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/reset/reset_circuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_circuit " "Found entity 1: reset_circuit" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756326207311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/controlunit/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/controlunit/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlunit " "Found entity 1: controlunit" {  } { { "../ControlUnit/controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756326207324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/datapathcpu/uze.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/datapathcpu/uze.v" { { "Info" "ISGN_ENTITY_NAME" "1 uze " "Found entity 1: uze" {  } { { "../DataPathCPU/uze.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/uze.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756326207336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/datapathcpu/red.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/datapathcpu/red.v" { { "Info" "ISGN_ENTITY_NAME" "1 red " "Found entity 1: red" {  } { { "../DataPathCPU/red.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/red.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756326207348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/datapathcpu/mux3to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/datapathcpu/mux3to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3to1 " "Found entity 1: mux3to1" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756326207361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/datapathcpu/lze.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/datapathcpu/lze.v" { { "Info" "ISGN_ENTITY_NAME" "1 lze " "Found entity 1: lze" {  } { { "../DataPathCPU/lze.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/lze.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756326207373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/risc-v_cpu/datapathcpu/data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/risc-v_cpu/datapathcpu/data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "../DataPathCPU/data_path.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756326207387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "harvard.v 1 1 " "Found 1 design units, including 1 entities, in source file harvard.v" { { "Info" "ISGN_ENTITY_NAME" "1 harvard " "Found entity 1: harvard" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756326207400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "harvard " "Elaborating entity \"harvard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756326207550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:datapath " "Elaborating entity \"data_path\" for hierarchy \"data_path:datapath\"" {  } { { "harvard.v" "datapath" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756326207619 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_path.v(212) " "Verilog HDL assignment warning at data_path.v(212): truncated value with size 32 to match size of target (8)" {  } { { "../DataPathCPU/data_path.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756326207626 "|harvard|data_path:datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lze data_path:datapath\|lze:lze_A_mux " "Elaborating entity \"lze\" for hierarchy \"data_path:datapath\|lze:lze_A_mux\"" {  } { { "../DataPathCPU/data_path.v" "lze_A_mux" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756326207632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uze data_path:datapath\|uze:uze_ALU " "Elaborating entity \"uze\" for hierarchy \"data_path:datapath\|uze:uze_ALU\"" {  } { { "../DataPathCPU/data_path.v" "uze_ALU" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756326207653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "red data_path:datapath\|red:red_datamemory " "Elaborating entity \"red\" for hierarchy \"data_path:datapath\|red:red_datamemory\"" {  } { { "../DataPathCPU/data_path.v" "red_datamemory" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756326207661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 data_path:datapath\|mux2to1:aMux " "Elaborating entity \"mux2to1\" for hierarchy \"data_path:datapath\|mux2to1:aMux\"" {  } { { "../DataPathCPU/data_path.v" "aMux" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756326207667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3to1 data_path:datapath\|mux3to1:ALUMux2 " "Elaborating entity \"mux3to1\" for hierarchy \"data_path:datapath\|mux3to1:ALUMux2\"" {  } { { "../DataPathCPU/data_path.v" "ALUMux2" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756326207683 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux3to1.v(8) " "Verilog HDL Case Statement warning at mux3to1.v(8): incomplete case statement has no default case item" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1756326207686 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux3to1.v(8) " "Verilog HDL Always Construct warning at mux3to1.v(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1756326207686 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux3to1.v(8) " "Inferred latch for \"out\[0\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207686 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux3to1.v(8) " "Inferred latch for \"out\[1\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207686 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux3to1.v(8) " "Inferred latch for \"out\[2\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207686 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux3to1.v(8) " "Inferred latch for \"out\[3\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207686 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux3to1.v(8) " "Inferred latch for \"out\[4\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207686 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux3to1.v(8) " "Inferred latch for \"out\[5\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207686 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux3to1.v(8) " "Inferred latch for \"out\[6\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207686 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux3to1.v(8) " "Inferred latch for \"out\[7\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207686 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux3to1.v(8) " "Inferred latch for \"out\[8\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207686 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux3to1.v(8) " "Inferred latch for \"out\[9\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207687 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux3to1.v(8) " "Inferred latch for \"out\[10\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207687 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux3to1.v(8) " "Inferred latch for \"out\[11\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207687 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux3to1.v(8) " "Inferred latch for \"out\[12\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207687 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux3to1.v(8) " "Inferred latch for \"out\[13\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207687 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux3to1.v(8) " "Inferred latch for \"out\[14\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207687 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux3to1.v(8) " "Inferred latch for \"out\[15\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207687 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] mux3to1.v(8) " "Inferred latch for \"out\[16\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207687 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] mux3to1.v(8) " "Inferred latch for \"out\[17\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207688 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] mux3to1.v(8) " "Inferred latch for \"out\[18\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207688 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] mux3to1.v(8) " "Inferred latch for \"out\[19\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207688 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] mux3to1.v(8) " "Inferred latch for \"out\[20\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207688 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] mux3to1.v(8) " "Inferred latch for \"out\[21\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207688 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] mux3to1.v(8) " "Inferred latch for \"out\[22\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207688 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] mux3to1.v(8) " "Inferred latch for \"out\[23\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207688 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] mux3to1.v(8) " "Inferred latch for \"out\[24\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207688 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] mux3to1.v(8) " "Inferred latch for \"out\[25\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207688 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] mux3to1.v(8) " "Inferred latch for \"out\[26\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207688 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] mux3to1.v(8) " "Inferred latch for \"out\[27\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207688 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] mux3to1.v(8) " "Inferred latch for \"out\[28\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207688 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] mux3to1.v(8) " "Inferred latch for \"out\[29\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207688 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] mux3to1.v(8) " "Inferred latch for \"out\[30\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207688 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] mux3to1.v(8) " "Inferred latch for \"out\[31\]\" at mux3to1.v(8)" {  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207689 "|harvard|data_path:datapath|mux3to1:ALUMux2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32bit data_path:datapath\|register32bit:reg_A " "Elaborating entity \"register32bit\" for hierarchy \"data_path:datapath\|register32bit:reg_A\"" {  } { { "../DataPathCPU/data_path.v" "reg_A" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756326207700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc data_path:datapath\|pc:PC " "Elaborating entity \"pc\" for hierarchy \"data_path:datapath\|pc:PC\"" {  } { { "../DataPathCPU/data_path.v" "PC" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756326207712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU32Bit data_path:datapath\|ALU32Bit:alu " "Elaborating entity \"ALU32Bit\" for hierarchy \"data_path:datapath\|ALU32Bit:alu\"" {  } { { "../DataPathCPU/data_path.v" "alu" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756326207720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder32 data_path:datapath\|ALU32Bit:alu\|adder32:Adder_32Bit " "Elaborating entity \"adder32\" for hierarchy \"data_path:datapath\|ALU32Bit:alu\|adder32:Adder_32Bit\"" {  } { { "../ALU/ALU32Bit.v" "Adder_32Bit" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756326207727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder data_path:datapath\|ALU32Bit:alu\|adder32:Adder_32Bit\|fulladder:fulladd_stage\[0\].FullAdder32 " "Elaborating entity \"fulladder\" for hierarchy \"data_path:datapath\|ALU32Bit:alu\|adder32:Adder_32Bit\|fulladder:fulladd_stage\[0\].FullAdder32\"" {  } { { "../ALU/adder32.v" "fulladd_stage\[0\].FullAdder32" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/adder32.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756326207734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND32Bit data_path:datapath\|ALU32Bit:alu\|AND32Bit:And_32 " "Elaborating entity \"AND32Bit\" for hierarchy \"data_path:datapath\|ALU32Bit:alu\|AND32Bit:And_32\"" {  } { { "../ALU/ALU32Bit.v" "And_32" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756326207857 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 AND32Bit.v(5) " "Verilog HDL warning at AND32Bit.v(5): actual bit length 32 differs from formal bit length 1" {  } { { "../ALU/AND32Bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/AND32Bit.v" 5 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1756326207859 "|harvard|data_path:datapath|ALU32Bit:alu|AND32Bit:And_32"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "result\[31..1\] AND32Bit.v(3) " "Output port \"result\[31..1\]\" at AND32Bit.v(3) has no driver" {  } { { "../ALU/AND32Bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/AND32Bit.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756326207859 "|harvard|data_path:datapath|ALU32Bit:alu|AND32Bit:And_32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR32Bit data_path:datapath\|ALU32Bit:alu\|OR32Bit:OR_32 " "Elaborating entity \"OR32Bit\" for hierarchy \"data_path:datapath\|ALU32Bit:alu\|OR32Bit:OR_32\"" {  } { { "../ALU/ALU32Bit.v" "OR_32" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756326207864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RightShift data_path:datapath\|ALU32Bit:alu\|RightShift:RS " "Elaborating entity \"RightShift\" for hierarchy \"data_path:datapath\|ALU32Bit:alu\|RightShift:RS\"" {  } { { "../ALU/ALU32Bit.v" "RS" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756326207870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftShift data_path:datapath\|ALU32Bit:alu\|LeftShift:LS " "Elaborating entity \"LeftShift\" for hierarchy \"data_path:datapath\|ALU32Bit:alu\|LeftShift:LS\"" {  } { { "../ALU/ALU32Bit.v" "LS" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756326207877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT32Bit data_path:datapath\|ALU32Bit:alu\|NOT32Bit:NOT_32 " "Elaborating entity \"NOT32Bit\" for hierarchy \"data_path:datapath\|ALU32Bit:alu\|NOT32Bit:NOT_32\"" {  } { { "../ALU/ALU32Bit.v" "NOT_32" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756326207883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 data_path:datapath\|ALU32Bit:alu\|mux8to1:mux1 " "Elaborating entity \"mux8to1\" for hierarchy \"data_path:datapath\|ALU32Bit:alu\|mux8to1:mux1\"" {  } { { "../ALU/ALU32Bit.v" "mux1" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ALU/ALU32Bit.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756326207890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMem data_path:datapath\|DataMem:datamemory " "Elaborating entity \"DataMem\" for hierarchy \"data_path:datapath\|DataMem:datamemory\"" {  } { { "../DataPathCPU/data_path.v" "datamemory" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756326207904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlunit controlunit:control_unit " "Elaborating entity \"controlunit\" for hierarchy \"controlunit:control_unit\"" {  } { { "harvard.v" "control_unit" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756326207916 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ld_IR controlunit.v(52) " "Verilog HDL Always Construct warning at controlunit.v(52): inferring latch(es) for variable \"ld_IR\", which holds its previous value in one or more paths through the always construct" {  } { { "../ControlUnit/controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1756326207919 "|harvard|controlunit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_IR controlunit.v(70) " "Inferred latch for \"ld_IR\" at controlunit.v(70)" {  } { { "../ControlUnit/controlunit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/ControlUnit/controlunit.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326207919 "|harvard|controlunit:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_circuit reset_circuit:resetcpu " "Elaborating entity \"reset_circuit\" for hierarchy \"reset_circuit:resetcpu\"" {  } { { "harvard.v" "resetcpu" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756326207926 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[31\] " "Net \"data_path:datapath\|red_mem_out\[31\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[31\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756326208061 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[30\] " "Net \"data_path:datapath\|red_mem_out\[30\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[30\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756326208061 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[29\] " "Net \"data_path:datapath\|red_mem_out\[29\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[29\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756326208061 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[28\] " "Net \"data_path:datapath\|red_mem_out\[28\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[28\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756326208061 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[27\] " "Net \"data_path:datapath\|red_mem_out\[27\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[27\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756326208061 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[26\] " "Net \"data_path:datapath\|red_mem_out\[26\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[26\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756326208061 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[25\] " "Net \"data_path:datapath\|red_mem_out\[25\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[25\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756326208061 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[24\] " "Net \"data_path:datapath\|red_mem_out\[24\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[24\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756326208061 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[23\] " "Net \"data_path:datapath\|red_mem_out\[23\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[23\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756326208061 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[22\] " "Net \"data_path:datapath\|red_mem_out\[22\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[22\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756326208061 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[21\] " "Net \"data_path:datapath\|red_mem_out\[21\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[21\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756326208061 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[20\] " "Net \"data_path:datapath\|red_mem_out\[20\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[20\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756326208061 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[19\] " "Net \"data_path:datapath\|red_mem_out\[19\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[19\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756326208061 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[18\] " "Net \"data_path:datapath\|red_mem_out\[18\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[18\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756326208061 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[17\] " "Net \"data_path:datapath\|red_mem_out\[17\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[17\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756326208061 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[16\] " "Net \"data_path:datapath\|red_mem_out\[16\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[16\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756326208061 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[15\] " "Net \"data_path:datapath\|red_mem_out\[15\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[15\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756326208061 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[14\] " "Net \"data_path:datapath\|red_mem_out\[14\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[14\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756326208061 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[13\] " "Net \"data_path:datapath\|red_mem_out\[13\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[13\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756326208061 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[12\] " "Net \"data_path:datapath\|red_mem_out\[12\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[12\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756326208061 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[11\] " "Net \"data_path:datapath\|red_mem_out\[11\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[11\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756326208061 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[10\] " "Net \"data_path:datapath\|red_mem_out\[10\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[10\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756326208061 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[9\] " "Net \"data_path:datapath\|red_mem_out\[9\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[9\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756326208061 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_path:datapath\|red_mem_out\[8\] " "Net \"data_path:datapath\|red_mem_out\[8\]\" is missing source, defaulting to GND" {  } { { "../DataPathCPU/data_path.v" "red_mem_out\[8\]" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/data_path.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1756326208061 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1756326208061 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "data_path:datapath\|DataMem:datamemory\|M_rtl_0 " "Inferred dual-clock RAM node \"data_path:datapath\|DataMem:datamemory\|M_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1756326208527 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_path:datapath\|DataMem:datamemory\|M_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_path:datapath\|DataMem:datamemory\|M_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756326208780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756326208780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756326208780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756326208780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756326208780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756326208780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756326208780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756326208780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756326208780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756326208780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756326208780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756326208780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756326208780 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756326208780 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1756326208780 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1756326208780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:datapath\|DataMem:datamemory\|altsyncram:M_rtl_0 " "Elaborated megafunction instantiation \"data_path:datapath\|DataMem:datamemory\|altsyncram:M_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756326208963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:datapath\|DataMem:datamemory\|altsyncram:M_rtl_0 " "Instantiated megafunction \"data_path:datapath\|DataMem:datamemory\|altsyncram:M_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756326208963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756326208963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756326208963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756326208963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756326208963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756326208963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756326208963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756326208963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756326208963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756326208963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756326208963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756326208963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756326208963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756326208963 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756326208963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a3d1 " "Found entity 1: altsyncram_a3d1" {  } { { "db/altsyncram_a3d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/db/altsyncram_a3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756326209085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326209085 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1756326209476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[31\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209493 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[30\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209493 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[29\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209493 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[28\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209493 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[27\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209493 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[26\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209494 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[25\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209494 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[24\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209494 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[23\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209494 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[22\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209494 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[21\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209494 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[20\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209495 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[19\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209495 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[18\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209495 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[17\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209495 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[16\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209495 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[15\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209495 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[14\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209496 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[13\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209496 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[12\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209496 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[11\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209496 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[10\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209496 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[9\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209496 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[8\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209496 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[7\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209497 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[6\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209497 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[5\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209497 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[4\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209497 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[3\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209497 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[2\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209497 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[1\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209497 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:ALUMux2\|out\[0\] " "Latch data_path:datapath\|mux3to1:ALUMux2\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_path:datapath\|register32bit:reg_IR\|Q\[24\] " "Ports D and ENA on the latch are fed by the same signal data_path:datapath\|register32bit:reg_IR\|Q\[24\]" {  } { { "../Register/register32bit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Register/register32bit.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209498 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[0\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209498 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[1\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209498 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[2\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209498 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[3\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209498 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[4\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209498 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[5\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209498 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[6\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209498 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[7\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209499 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[8\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209499 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[9\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209499 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[10\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209499 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[11\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209499 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[12\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209499 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[13\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209499 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[14\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209500 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[15\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209500 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[16\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209500 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[17\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209500 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[18\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209501 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[19\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209501 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[20\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209501 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[21\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209501 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[22\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209501 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[23\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209501 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[24\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209502 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[25\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209502 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[26\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209502 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[27\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209502 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[28\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209502 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[29\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209502 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[30\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209502 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_path:datapath\|mux3to1:DataMux\|out\[31\] " "Latch data_path:datapath\|mux3to1:DataMux\|out\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_circuit:resetcpu\|enable_pd " "Ports D and ENA on the latch are fed by the same signal reset_circuit:resetcpu\|enable_pd" {  } { { "../Reset/reset_circuit.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Reset/reset_circuit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1756326209503 ""}  } { { "../DataPathCPU/mux3to1.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/DataPathCPU/mux3to1.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1756326209503 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "addrout\[0\] GND " "Pin \"addrout\[0\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756326209922 "|harvard|addrout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addrout\[1\] GND " "Pin \"addrout\[1\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756326209922 "|harvard|addrout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[0\] GND " "Pin \"outPC\[0\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756326209922 "|harvard|outPC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[1\] GND " "Pin \"outPC\[1\]\" is stuck at GND" {  } { { "harvard.v" "" { Text "C:/intelFPGA_lite/18.1/RISC-V_CPU/Harvard/harvard.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756326209922 "|harvard|outPC[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1756326209922 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1756326210116 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1756326211818 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756326211818 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "985 " "Implemented 985 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1756326212048 ""} { "Info" "ICUT_CUT_TM_OPINS" "199 " "Implemented 199 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1756326212048 ""} { "Info" "ICUT_CUT_TM_LCELLS" "719 " "Implemented 719 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1756326212048 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1756326212048 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1756326212048 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 167 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 167 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756326212099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 27 16:23:32 2025 " "Processing ended: Wed Aug 27 16:23:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756326212099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756326212099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756326212099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756326212099 ""}
