Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Oct 17 17:51:17 2024
| Host         : falcon running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
| Design       : fpga
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 49
+-----------+----------+-----------------------------------------------------------+------------+
| Rule      | Severity | Description                                               | Violations |
+-----------+----------+-----------------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                              | 4          |
| SYNTH-5   | Warning  | Mapped onto distributed RAM because of timing constraints | 4          |
| SYNTH-16  | Warning  | Address collision                                         | 1          |
| TIMING-18 | Warning  | Missing input or output delay                             | 11         |
| XDCH-2    | Warning  | Same min and max delay values on IO port                  | 29         |
+-----------+----------+-----------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-5#1 Warning
Mapped onto distributed RAM because of timing constraints  
The instance core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#2 Warning
Mapped onto distributed RAM because of timing constraints  
The instance core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#3 Warning
Mapped onto distributed RAM because of timing constraints  
The instance core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_256_383_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#4 Warning
Mapped onto distributed RAM because of timing constraints  
The instance core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_384_511_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-16#1 Warning
Address collision  
Block RAM core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on phy_rx_dv relative to the rising and/or falling clock edge(s) of phy_rx_clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on phy_rx_er relative to the rising and/or falling clock edge(s) of phy_rx_clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on phy_rxd[0] relative to the rising and/or falling clock edge(s) of phy_rx_clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on phy_rxd[1] relative to the rising and/or falling clock edge(s) of phy_rx_clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on phy_rxd[2] relative to the rising and/or falling clock edge(s) of phy_rx_clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on phy_rxd[3] relative to the rising and/or falling clock edge(s) of phy_rx_clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on phy_tx_en relative to the rising and/or falling clock edge(s) of phy_tx_clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on phy_txd[0] relative to the rising and/or falling clock edge(s) of phy_tx_clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on phy_txd[1] relative to the rising and/or falling clock edge(s) of phy_tx_clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on phy_txd[2] relative to the rising and/or falling clock edge(s) of phy_tx_clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on phy_txd[3] relative to the rising and/or falling clock edge(s) of phy_tx_clk.
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'btn[0]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {btn[*]}]
/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc (Line: 49)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'btn[1]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {btn[*]}]
/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc (Line: 49)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'btn[2]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {btn[*]}]
/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc (Line: 49)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'btn[3]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {btn[*]}]
/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc (Line: 49)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'reset_n' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports reset_n]
/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc (Line: 40)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sw[0]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {sw[*]}]
/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc (Line: 58)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sw[1]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {sw[*]}]
/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc (Line: 58)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sw[2]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {sw[*]}]
/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc (Line: 58)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sw[3]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {sw[*]}]
/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc (Line: 58)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'uart_rxd' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports uart_rxd]
/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc (Line: 105)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led0_b' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {led0_r led0_g led0_b led1_r led1_g led1_b led2_r led2_g led2_b led3_r led3_g led3_b led4 led5 led6 led7}]
/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc (Line: 34)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led0_g' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {led0_r led0_g led0_b led1_r led1_g led1_b led2_r led2_g led2_b led3_r led3_g led3_b led4 led5 led6 led7}]
/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc (Line: 34)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led0_r' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {led0_r led0_g led0_b led1_r led1_g led1_b led2_r led2_g led2_b led3_r led3_g led3_b led4 led5 led6 led7}]
/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc (Line: 34)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led1_b' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {led0_r led0_g led0_b led1_r led1_g led1_b led2_r led2_g led2_b led3_r led3_g led3_b led4 led5 led6 led7}]
/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc (Line: 34)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led1_g' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {led0_r led0_g led0_b led1_r led1_g led1_b led2_r led2_g led2_b led3_r led3_g led3_b led4 led5 led6 led7}]
/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc (Line: 34)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led1_r' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {led0_r led0_g led0_b led1_r led1_g led1_b led2_r led2_g led2_b led3_r led3_g led3_b led4 led5 led6 led7}]
/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc (Line: 34)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led2_b' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {led0_r led0_g led0_b led1_r led1_g led1_b led2_r led2_g led2_b led3_r led3_g led3_b led4 led5 led6 led7}]
/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc (Line: 34)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led2_g' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {led0_r led0_g led0_b led1_r led1_g led1_b led2_r led2_g led2_b led3_r led3_g led3_b led4 led5 led6 led7}]
/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc (Line: 34)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led2_r' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {led0_r led0_g led0_b led1_r led1_g led1_b led2_r led2_g led2_b led3_r led3_g led3_b led4 led5 led6 led7}]
/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc (Line: 34)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led3_b' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {led0_r led0_g led0_b led1_r led1_g led1_b led2_r led2_g led2_b led3_r led3_g led3_b led4 led5 led6 led7}]
/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc (Line: 34)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led3_g' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {led0_r led0_g led0_b led1_r led1_g led1_b led2_r led2_g led2_b led3_r led3_g led3_b led4 led5 led6 led7}]
/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc (Line: 34)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led3_r' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {led0_r led0_g led0_b led1_r led1_g led1_b led2_r led2_g led2_b led3_r led3_g led3_b led4 led5 led6 led7}]
/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc (Line: 34)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led4' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {led0_r led0_g led0_b led1_r led1_g led1_b led2_r led2_g led2_b led3_r led3_g led3_b led4 led5 led6 led7}]
/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc (Line: 34)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led5' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {led0_r led0_g led0_b led1_r led1_g led1_b led2_r led2_g led2_b led3_r led3_g led3_b led4 led5 led6 led7}]
/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc (Line: 34)
Related violations: <none>

XDCH-2#25 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led6' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {led0_r led0_g led0_b led1_r led1_g led1_b led2_r led2_g led2_b led3_r led3_g led3_b led4 led5 led6 led7}]
/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc (Line: 34)
Related violations: <none>

XDCH-2#26 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led7' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {led0_r led0_g led0_b led1_r led1_g led1_b led2_r led2_g led2_b led3_r led3_g led3_b led4 led5 led6 led7}]
/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc (Line: 34)
Related violations: <none>

XDCH-2#27 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'phy_ref_clk' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {phy_ref_clk phy_reset_n}]
/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc (Line: 132)
Related violations: <none>

XDCH-2#28 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'phy_reset_n' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {phy_ref_clk phy_reset_n}]
/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc (Line: 132)
Related violations: <none>

XDCH-2#29 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'uart_txd' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports uart_txd]
/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc (Line: 103)
Related violations: <none>


