module compare (
    input z,
    input v,
    input n,
    input alufn_signal[6],
    output out[16]
  ) {

  sig nxorv;
  
  always {
    nxorv = n ^ v;
    
    case (alufn_signal[2:1]) {
      default: out = 0;
      b01: out = z;
      b10: out = nxorv;
      b11: out = z | nxorv;
  }
}
