module flipflop #(
  parameter WIDTH = 8
  ) (
  input  logic             clk,
  input  logic             reset,
  input  logic             ST,
  input  logic [WIDTH-1:0] d,
  output logic [WIDTH-1:0] q
);

  always_ff @(posedge clk or posedge reset) begin
    if (reset)
      q <= 0;
    else if (ST)
      q <= q;
    else
      q <= d;
  end

endmodule
