[INF:CM0023] Creating log file ../../build/regression/PortByName/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[WRN:PA0205] dut.sv:12:1: No timescale set for "ibex_id_stage".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:12:1: Compile module "work@ibex_id_stage".

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/PortByName/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/PortByName/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/PortByName/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@ibex_id_stage (work@ibex_id_stage), file:dut.sv, line:12:1, endln:20:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@ibex_id_stage
  |vpiDefName:work@ibex_id_stage
  |vpiNet:
  \_logic_net: (work@ibex_id_stage.first), line:13:39, endln:13:44
    |vpiParent:
    \_module: work@ibex_id_stage (work@ibex_id_stage), file:dut.sv, line:12:1, endln:20:10
    |vpiName:first
    |vpiFullName:work@ibex_id_stage.first
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@ibex_id_stage.second), line:14:39, endln:14:45
    |vpiParent:
    \_module: work@ibex_id_stage (work@ibex_id_stage), file:dut.sv, line:12:1, endln:20:10
    |vpiName:second
    |vpiFullName:work@ibex_id_stage.second
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@ibex_id_stage.third), line:15:39, endln:15:44
    |vpiParent:
    \_module: work@ibex_id_stage (work@ibex_id_stage), file:dut.sv, line:12:1, endln:20:10
    |vpiName:third
    |vpiFullName:work@ibex_id_stage.third
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@ibex_id_stage.fourth), line:17:16, endln:17:22
    |vpiParent:
    \_module: work@ibex_id_stage (work@ibex_id_stage), file:dut.sv, line:12:1, endln:20:10
    |vpiName:fourth
    |vpiFullName:work@ibex_id_stage.fourth
    |vpiNetType:36
  |vpiPort:
  \_port: (first), line:13:39, endln:13:44
    |vpiParent:
    \_module: work@ibex_id_stage (work@ibex_id_stage), file:dut.sv, line:12:1, endln:20:10
    |vpiName:first
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@ibex_id_stage.first), line:13:39, endln:13:44
  |vpiPort:
  \_port: (second), line:14:39, endln:14:45
    |vpiParent:
    \_module: work@ibex_id_stage (work@ibex_id_stage), file:dut.sv, line:12:1, endln:20:10
    |vpiName:second
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@ibex_id_stage.second), line:14:39, endln:14:45
  |vpiPort:
  \_port: (third), line:15:39, endln:15:44
    |vpiParent:
    \_module: work@ibex_id_stage (work@ibex_id_stage), file:dut.sv, line:12:1, endln:20:10
    |vpiName:third
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@ibex_id_stage.third), line:15:39, endln:15:44
  |vpiContAssign:
  \_cont_assign: , line:18:10, endln:18:24
    |vpiParent:
    \_module: work@ibex_id_stage (work@ibex_id_stage), file:dut.sv, line:12:1, endln:20:10
    |vpiRhs:
    \_ref_obj: (work@ibex_id_stage.fourth), line:18:18, endln:18:24
      |vpiParent:
      \_cont_assign: , line:18:10, endln:18:24
      |vpiName:fourth
      |vpiFullName:work@ibex_id_stage.fourth
      |vpiActual:
      \_array_var: (work@top.id_stage_i.fourth), line:17:16, endln:17:25
        |vpiParent:
        \_module: work@ibex_id_stage (work@top.id_stage_i), file:dut.sv, line:5:3, endln:9:5
        |vpiSize:2
        |vpiName:fourth
        |vpiFullName:work@top.id_stage_i.fourth
        |vpiRandType:1
        |vpiVisibility:1
        |vpiArrayType:1
        |vpiRange:
        \_range: , line:17:23, endln:17:24
          |vpiLeftRange:
          \_constant: , line:17:23, endln:17:24
            |vpiParent:
            \_range: , line:17:23, endln:17:24
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiRightRange:
          \_operation: 
            |vpiParent:
            \_range: , line:17:23, endln:17:24
            |vpiOpType:11
            |vpiOperand:
            \_constant: , line:17:23, endln:17:24
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
            |vpiOperand:
            \_constant: 
              |vpiSize:64
              |INT:1
              |vpiConstType:7
        |vpiReg:
        \_logic_var: (work@top.id_stage_i.fourth), line:17:16, endln:17:22
          |vpiParent:
          \_array_var: (work@top.id_stage_i.fourth), line:17:16, endln:17:25
          |vpiTypespec:
          \_logic_typespec: , line:17:3, endln:17:8
            |vpiRange:
            \_range: , line:17:10, endln:17:14
              |vpiLeftRange:
              \_constant: , line:17:10, endln:17:12
                |vpiParent:
                \_range: , line:17:10, endln:17:14
                |vpiDecompile:33
                |vpiSize:64
                |UINT:33
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:17:13, endln:17:14
                |vpiParent:
                \_range: , line:17:10, endln:17:14
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
          |vpiFullName:work@top.id_stage_i.fourth
          |vpiRange:
          \_range: , line:17:10, endln:17:14
            |vpiLeftRange:
            \_constant: , line:17:10, endln:17:12
              |vpiParent:
              \_range: , line:17:10, endln:17:14
              |vpiDecompile:33
              |vpiSize:64
              |UINT:33
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:17:13, endln:17:14
              |vpiParent:
              \_range: , line:17:10, endln:17:14
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@ibex_id_stage.third), line:18:10, endln:18:15
      |vpiParent:
      \_cont_assign: , line:18:10, endln:18:24
      |vpiName:third
      |vpiFullName:work@ibex_id_stage.third
      |vpiActual:
      \_array_net: (work@top.id_stage_i.third), line:15:39, endln:15:44
        |vpiParent:
        \_module: work@ibex_id_stage (work@top.id_stage_i), file:dut.sv, line:5:3, endln:9:5
        |vpiSize:2
        |vpiName:third
        |vpiFullName:work@top.id_stage_i.third
        |vpiRange:
        \_range: , line:15:45, endln:15:46
          |vpiLeftRange:
          \_constant: , line:15:45, endln:15:46
            |vpiParent:
            \_range: , line:15:45, endln:15:46
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiRightRange:
          \_operation: 
            |vpiParent:
            \_range: , line:15:45, endln:15:46
            |vpiOpType:11
            |vpiOperand:
            \_constant: , line:15:45, endln:15:46
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
            |vpiOperand:
            \_constant: 
              |vpiSize:64
              |INT:1
              |vpiConstType:7
        |vpiNet:
        \_logic_net: (work@top.id_stage_i.third), line:15:39, endln:15:44
          |vpiParent:
          \_array_net: (work@top.id_stage_i.third), line:15:39, endln:15:44
          |vpiTypespec:
          \_logic_typespec: , line:15:12, endln:15:17
            |vpiRange:
            \_range: , line:15:19, endln:15:23
              |vpiLeftRange:
              \_constant: , line:15:19, endln:15:21
                |vpiParent:
                \_range: , line:15:19, endln:15:23
                |vpiDecompile:33
                |vpiSize:64
                |UINT:33
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:15:22, endln:15:23
                |vpiParent:
                \_range: , line:15:19, endln:15:23
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
          |vpiFullName:work@top.id_stage_i.third
          |vpiNetType:36
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:11:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.top_second), line:2:16, endln:2:26
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:11:10
    |vpiName:top_second
    |vpiFullName:work@top.top_second
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.top_third), line:3:16, endln:3:25
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:11:10
    |vpiName:top_third
    |vpiFullName:work@top.top_third
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.top_first), line:4:16, endln:4:25
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:11:10
    |vpiName:top_first
    |vpiFullName:work@top.top_first
    |vpiNetType:36
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:11:10
  |vpiName:work@top
  |vpiVariables:
  \_array_var: (work@top.top_second), line:2:16, endln:2:29
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:11:10
    |vpiSize:2
    |vpiName:top_second
    |vpiFullName:work@top.top_second
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:1
    |vpiRange:
    \_range: , line:2:27, endln:2:28
      |vpiLeftRange:
      \_constant: , line:2:27, endln:2:28
        |vpiParent:
        \_range: , line:2:27, endln:2:28
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_operation: 
        |vpiParent:
        \_range: , line:2:27, endln:2:28
        |vpiOpType:11
        |vpiOperand:
        \_constant: , line:2:27, endln:2:28
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_constant: 
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiReg:
    \_logic_var: (work@top.top_second), line:2:16, endln:2:26
      |vpiParent:
      \_array_var: (work@top.top_second), line:2:16, endln:2:29
      |vpiTypespec:
      \_logic_typespec: , line:2:3, endln:2:8
        |vpiRange:
        \_range: , line:2:10, endln:2:14
          |vpiLeftRange:
          \_constant: , line:2:10, endln:2:12
            |vpiParent:
            \_range: , line:2:10, endln:2:14
            |vpiDecompile:33
            |vpiSize:64
            |UINT:33
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:2:13, endln:2:14
            |vpiParent:
            \_range: , line:2:10, endln:2:14
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiFullName:work@top.top_second
      |vpiRange:
      \_range: , line:2:10, endln:2:14
        |vpiLeftRange:
        \_constant: , line:2:10, endln:2:12
          |vpiParent:
          \_range: , line:2:10, endln:2:14
          |vpiDecompile:33
          |vpiSize:64
          |UINT:33
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:13, endln:2:14
          |vpiParent:
          \_range: , line:2:10, endln:2:14
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiVariables:
  \_array_var: (work@top.top_third), line:3:16, endln:3:28
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:11:10
    |vpiSize:2
    |vpiName:top_third
    |vpiFullName:work@top.top_third
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:1
    |vpiRange:
    \_range: , line:3:26, endln:3:27
      |vpiLeftRange:
      \_constant: , line:3:26, endln:3:27
        |vpiParent:
        \_range: , line:3:26, endln:3:27
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_operation: 
        |vpiParent:
        \_range: , line:3:26, endln:3:27
        |vpiOpType:11
        |vpiOperand:
        \_constant: , line:3:26, endln:3:27
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_constant: 
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiReg:
    \_logic_var: (work@top.top_third), line:3:16, endln:3:25
      |vpiParent:
      \_array_var: (work@top.top_third), line:3:16, endln:3:28
      |vpiTypespec:
      \_logic_typespec: , line:3:3, endln:3:8
        |vpiRange:
        \_range: , line:3:10, endln:3:14
          |vpiLeftRange:
          \_constant: , line:3:10, endln:3:12
            |vpiParent:
            \_range: , line:3:10, endln:3:14
            |vpiDecompile:33
            |vpiSize:64
            |UINT:33
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:3:13, endln:3:14
            |vpiParent:
            \_range: , line:3:10, endln:3:14
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiFullName:work@top.top_third
      |vpiRange:
      \_range: , line:3:10, endln:3:14
        |vpiLeftRange:
        \_constant: , line:3:10, endln:3:12
          |vpiParent:
          \_range: , line:3:10, endln:3:14
          |vpiDecompile:33
          |vpiSize:64
          |UINT:33
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:13, endln:3:14
          |vpiParent:
          \_range: , line:3:10, endln:3:14
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiVariables:
  \_logic_var: (work@top.top_first), line:4:16, endln:4:25
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_logic_typespec: , line:4:3, endln:4:8
      |vpiRange:
      \_range: , line:4:10, endln:4:13
        |vpiLeftRange:
        \_constant: , line:4:10, endln:4:11
          |vpiParent:
          \_range: , line:4:10, endln:4:13
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:4:12, endln:4:13
          |vpiParent:
          \_range: , line:4:10, endln:4:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:top_first
    |vpiFullName:work@top.top_first
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:4:10, endln:4:13
      |vpiLeftRange:
      \_constant: , line:4:10, endln:4:11
        |vpiParent:
        \_range: , line:4:10, endln:4:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:4:12, endln:4:13
        |vpiParent:
        \_range: , line:4:10, endln:4:13
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module: work@ibex_id_stage (work@top.id_stage_i), file:dut.sv, line:5:3, endln:9:5
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:11:10
    |vpiName:id_stage_i
    |vpiFullName:work@top.id_stage_i
    |vpiVariables:
    \_array_var: (work@top.id_stage_i.fourth), line:17:16, endln:17:25
    |vpiDefName:work@ibex_id_stage
    |vpiDefFile:dut.sv
    |vpiDefLineNo:12
    |vpiNet:
    \_logic_net: (work@top.id_stage_i.first), line:13:39, endln:13:44
      |vpiParent:
      \_module: work@ibex_id_stage (work@top.id_stage_i), file:dut.sv, line:5:3, endln:9:5
      |vpiTypespec:
      \_logic_typespec: , line:13:12, endln:13:17
        |vpiRange:
        \_range: , line:13:19, endln:13:22
          |vpiLeftRange:
          \_constant: , line:13:19, endln:13:20
            |vpiParent:
            \_range: , line:13:19, endln:13:22
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:13:21, endln:13:22
            |vpiParent:
            \_range: , line:13:19, endln:13:22
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:first
      |vpiFullName:work@top.id_stage_i.first
      |vpiNetType:36
    |vpiArrayNet:
    \_array_net: (work@top.id_stage_i.second), line:14:39, endln:14:45
      |vpiParent:
      \_module: work@ibex_id_stage (work@top.id_stage_i), file:dut.sv, line:5:3, endln:9:5
      |vpiSize:2
      |vpiName:second
      |vpiFullName:work@top.id_stage_i.second
      |vpiRange:
      \_range: , line:14:46, endln:14:47
        |vpiLeftRange:
        \_constant: , line:14:46, endln:14:47
          |vpiParent:
          \_range: , line:14:46, endln:14:47
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: 
          |vpiParent:
          \_range: , line:14:46, endln:14:47
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:14:46, endln:14:47
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiNet:
      \_logic_net: (work@top.id_stage_i.second), line:14:39, endln:14:45
        |vpiParent:
        \_array_net: (work@top.id_stage_i.second), line:14:39, endln:14:45
        |vpiTypespec:
        \_logic_typespec: , line:14:12, endln:14:17
          |vpiRange:
          \_range: , line:14:19, endln:14:23
            |vpiLeftRange:
            \_constant: , line:14:19, endln:14:21
              |vpiParent:
              \_range: , line:14:19, endln:14:23
              |vpiDecompile:33
              |vpiSize:64
              |UINT:33
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:14:22, endln:14:23
              |vpiParent:
              \_range: , line:14:19, endln:14:23
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiFullName:work@top.id_stage_i.second
        |vpiNetType:36
    |vpiArrayNet:
    \_array_net: (work@top.id_stage_i.third), line:15:39, endln:15:44
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:11:10
    |vpiPort:
    \_port: (first), line:13:39, endln:13:44
      |vpiParent:
      \_module: work@ibex_id_stage (work@top.id_stage_i), file:dut.sv, line:5:3, endln:9:5
      |vpiName:first
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@top.top_first), line:7:29, endln:7:38
        |vpiParent:
        \_port: (first), line:13:39, endln:13:44
        |vpiName:top_first
        |vpiFullName:work@top.top_first
        |vpiActual:
        \_logic_var: (work@top.top_first), line:4:16, endln:4:25
      |vpiLowConn:
      \_ref_obj: (work@top.id_stage_i.first), line:7:8, endln:7:13
        |vpiParent:
        \_port: (first), line:13:39, endln:13:44
        |vpiName:first
        |vpiFullName:work@top.id_stage_i.first
        |vpiActual:
        \_logic_net: (work@top.id_stage_i.first), line:13:39, endln:13:44
      |vpiTypedef:
      \_logic_typespec: , line:13:12, endln:13:17
        |vpiRange:
        \_range: , line:13:19, endln:13:22
          |vpiParent:
          \_port: (first), line:13:39, endln:13:44
          |vpiLeftRange:
          \_constant: , line:13:19, endln:13:20
            |vpiParent:
            \_range: , line:13:19, endln:13:22
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:13:21, endln:13:22
            |vpiParent:
            \_range: , line:13:19, endln:13:22
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiInstance:
      \_module: work@ibex_id_stage (work@top.id_stage_i), file:dut.sv, line:5:3, endln:9:5
    |vpiPort:
    \_port: (second), line:14:39, endln:14:45
      |vpiParent:
      \_module: work@ibex_id_stage (work@top.id_stage_i), file:dut.sv, line:5:3, endln:9:5
      |vpiName:second
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@top.top_second), line:8:29, endln:8:39
        |vpiParent:
        \_port: (second), line:14:39, endln:14:45
        |vpiName:top_second
        |vpiFullName:work@top.top_second
        |vpiActual:
        \_array_var: (work@top.top_second), line:2:16, endln:2:29
      |vpiLowConn:
      \_ref_obj: (work@top.id_stage_i.second), line:8:8, endln:8:14
        |vpiParent:
        \_port: (second), line:14:39, endln:14:45
        |vpiName:second
        |vpiFullName:work@top.id_stage_i.second
        |vpiActual:
        \_array_net: (work@top.id_stage_i.second), line:14:39, endln:14:45
      |vpiTypedef:
      \_logic_typespec: , line:14:12, endln:14:17
        |vpiRange:
        \_range: , line:14:19, endln:14:23
          |vpiParent:
          \_port: (second), line:14:39, endln:14:45
          |vpiLeftRange:
          \_constant: , line:14:19, endln:14:21
            |vpiParent:
            \_range: , line:14:19, endln:14:23
            |vpiDecompile:33
            |vpiSize:64
            |UINT:33
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:14:22, endln:14:23
            |vpiParent:
            \_range: , line:14:19, endln:14:23
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiInstance:
      \_module: work@ibex_id_stage (work@top.id_stage_i), file:dut.sv, line:5:3, endln:9:5
    |vpiPort:
    \_port: (third), line:15:39, endln:15:44
      |vpiParent:
      \_module: work@ibex_id_stage (work@top.id_stage_i), file:dut.sv, line:5:3, endln:9:5
      |vpiName:third
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@top.top_third), line:6:29, endln:6:38
        |vpiParent:
        \_port: (third), line:15:39, endln:15:44
        |vpiName:top_third
        |vpiFullName:work@top.top_third
        |vpiActual:
        \_array_var: (work@top.top_third), line:3:16, endln:3:28
      |vpiLowConn:
      \_ref_obj: (work@top.id_stage_i.third), line:6:8, endln:6:13
        |vpiParent:
        \_port: (third), line:15:39, endln:15:44
        |vpiName:third
        |vpiFullName:work@top.id_stage_i.third
        |vpiActual:
        \_array_net: (work@top.id_stage_i.third), line:15:39, endln:15:44
      |vpiTypedef:
      \_logic_typespec: , line:15:12, endln:15:17
        |vpiRange:
        \_range: , line:15:19, endln:15:23
          |vpiParent:
          \_port: (third), line:15:39, endln:15:44
          |vpiLeftRange:
          \_constant: , line:15:19, endln:15:21
            |vpiParent:
            \_range: , line:15:19, endln:15:23
            |vpiDecompile:33
            |vpiSize:64
            |UINT:33
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:15:22, endln:15:23
            |vpiParent:
            \_range: , line:15:19, endln:15:23
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiInstance:
      \_module: work@ibex_id_stage (work@top.id_stage_i), file:dut.sv, line:5:3, endln:9:5
    |vpiContAssign:
    \_cont_assign: , line:18:10, endln:18:24
      |vpiParent:
      \_module: work@ibex_id_stage (work@top.id_stage_i), file:dut.sv, line:5:3, endln:9:5
      |vpiRhs:
      \_ref_obj: (work@top.id_stage_i.fourth), line:18:18, endln:18:24
        |vpiParent:
        \_cont_assign: , line:18:10, endln:18:24
        |vpiName:fourth
        |vpiFullName:work@top.id_stage_i.fourth
        |vpiActual:
        \_array_var: (work@top.id_stage_i.fourth), line:17:16, endln:17:25
      |vpiLhs:
      \_ref_obj: (work@top.id_stage_i.third), line:18:10, endln:18:15
        |vpiParent:
        \_cont_assign: , line:18:10, endln:18:24
        |vpiName:third
        |vpiFullName:work@top.id_stage_i.third
        |vpiActual:
        \_array_net: (work@top.id_stage_i.third), line:15:39, endln:15:44
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/PortByName/dut.sv | ${SURELOG_DIR}/build/regression/PortByName/roundtrip/dut_000.sv | 7 | 20 | 

