Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Mon Nov 15 20:37:18 2021
| Host         : ylxiao-OptiPlex-7050 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -pblocks p_3
| Design       : pfm_top_wrapper
| Device       : xczu3egsbva484-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Pblock Summary
2. Clock Region Statistics
3. CLB Logic
3.1 Summary of Registers by Type
4. CLB Logic Distribution
5. BLOCKRAM
6. ARITHMETIC
7. I/O
8. CLOCK
9. ADVANCED
10. CONFIGURATION
11. Primitives
12. Black Boxes
13. Instantiated Netlists

1. Pblock Summary
-----------------

+-------+--------+-------+-------------------+-----------------+----------------+
| Index | Parent | Child | EXCLUDE_PLACEMENT | CONTAIN_ROUTING | SLR(s) Covered |
+-------+--------+-------+-------------------+-----------------+----------------+
| 1     |    p_3 |       |                 1 |               1 |           SLR0 |
+-------+--------+-------+-------------------+-----------------+----------------+


2. Clock Region Statistics
--------------------------

+-------------+--------------------+
| CLOCKREGION | Pblock Sites in CR |
+-------------+--------------------+
| X0Y2        |             43.16% |
| X1Y2        |             56.84% |
+-------------+--------------------+


3. CLB Logic
------------

+-------------------------+--------+-------+--------------+------+-------+------------+-----------+-------+
|        Site Type        | Parent | Child | Non-Assigned | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+--------+-------+--------------+------+-------+------------+-----------+-------+
| CLB LUTs                |      0 |     0 |            0 |    0 |     0 |        256 |     15104 |  0.00 |
|   LUT as Logic          |      0 |     0 |            0 |    0 |     0 |        256 |     15104 |  0.00 |
|   LUT as Memory         |      0 |     0 |            0 |    0 |     0 |        104 |      6136 |  0.00 |
| CLB Registers           |     49 |     0 |            0 |   49 |     0 |          0 |     30720 |  0.16 |
|   Register as Flip Flop |     49 |     0 |            0 |   49 |     0 |          0 |     30720 |  0.16 |
|   Register as Latch     |      0 |     0 |            0 |    0 |     0 |          0 |     30720 |  0.00 |
| CARRY8                  |      0 |     0 |            0 |    0 |     0 |         32 |      1888 |  0.00 |
| F7 Muxes                |      0 |     0 |            0 |    0 |     0 |        128 |      7552 |  0.00 |
| F8 Muxes                |      0 |     0 |            0 |    0 |     0 |         64 |      3776 |  0.00 |
| F9 Muxes                |      0 |     0 |            0 |    0 |     0 |         32 |      1888 |  0.00 |
+-------------------------+--------+-------+--------------+------+-------+------------+-----------+-------+


3.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 49    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


4. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+-------+--------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Parent | Child | Non-Assigned | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+--------+-------+--------------+------+-------+------------+-----------+-------+
| CLB                                        |     39 |     0 |            0 |   39 |     0 |         32 |      1888 |  2.07 |
|   CLBL                                     |     22 |     0 |            0 |   22 |     0 |            |           |       |
|   CLBM                                     |     17 |     0 |            0 |   17 |     0 |            |           |       |
| LUT as Logic                               |      0 |     0 |            0 |    0 |     0 |        256 |     15104 |  0.00 |
| LUT as Memory                              |      0 |     0 |            0 |    0 |     0 |        104 |      6136 |  0.00 |
|   LUT as Distributed RAM                   |      0 |     0 |            0 |    0 |     0 |            |           |       |
|   LUT as Shift Register                    |      0 |     0 |            0 |    0 |     0 |            |           |       |
| CLB Registers                              |     49 |     0 |            0 |   49 |     0 |          0 |     30720 |  0.16 |
|   Register driven from within the CLB      |      0 |     0 |            0 |    0 |       |            |           |       |
|   Register driven from outside the CLB     |     49 |     0 |            0 |   49 |       |            |           |       |
|     LUT in front of the register is unused |     49 |     0 |            0 |   49 |       |            |           |       |
|     LUT in front of the register is used   |      0 |     0 |            0 |    0 |       |            |           |       |
| Unique Control Sets                        |      1 |     0 |            0 |    1 |       |         64 |      3776 |  0.03 |
+--------------------------------------------+--------+-------+--------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


5. BLOCKRAM
-----------

+----------------+--------+-------+--------------+------+-------+------------+-----------+-------+
|    Site Type   | Parent | Child | Non-Assigned | Used | Fixed | Prohibited | Available | Util% |
+----------------+--------+-------+--------------+------+-------+------------+-----------+-------+
| Block RAM Tile |      0 |     0 |            0 |    0 |     0 |          0 |        48 |  0.00 |
|   RAMB36/FIFO* |      0 |     0 |            0 |    0 |     0 |          0 |        48 |  0.00 |
|   RAMB18       |      0 |     0 |            0 |    0 |     0 |          0 |        96 |  0.00 |
+----------------+--------+-------+--------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


6. ARITHMETIC
-------------

+-----------+--------+-------+--------------+------+-------+------------+-----------+-------+
| Site Type | Parent | Child | Non-Assigned | Used | Fixed | Prohibited | Available | Util% |
+-----------+--------+-------+--------------+------+-------+------------+-----------+-------+
| DSPs      |      0 |     0 |            0 |    0 |     0 |          0 |        96 |  0.00 |
+-----------+--------+-------+--------------+------+-------+------------+-----------+-------+


7. I/O
------

+-----------+--------+-------+--------------+------+-------+------------+-----------+-------+
| Site Type | Parent | Child | Non-Assigned | Used | Fixed | Prohibited | Available | Util% |
+-----------+--------+-------+--------------+------+-------+------------+-----------+-------+


8. CLOCK
--------

+-----------+--------+-------+--------------+------+-------+------------+-----------+-------+
| Site Type | Parent | Child | Non-Assigned | Used | Fixed | Prohibited | Available | Util% |
+-----------+--------+-------+--------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


9. ADVANCED
-----------

+-----------+--------+-------+--------------+------+-------+------------+-----------+-------+
| Site Type | Parent | Child | Non-Assigned | Used | Fixed | Prohibited | Available | Util% |
+-----------+--------+-------+--------------+------+-------+------------+-----------+-------+


10. CONFIGURATION
-----------------

+-----------+--------+-------+--------------+------+-------+------------+-----------+-------+
| Site Type | Parent | Child | Non-Assigned | Used | Fixed | Prohibited | Available | Util% |
+-----------+--------+-------+--------------+------+-------+------------+-----------+-------+


11. Primitives
--------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |   49 |            Register |
+----------+------+---------------------+


12. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


13. Instantiated Netlists
-------------------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| page                               |    2 |
| pfm_top_zynq_ultra_ps_e_0_0        |    1 |
| pfm_top_xbar_1                     |    1 |
| pfm_top_xbar_0                     |    1 |
| pfm_top_regslice_ddrmem_3_0        |    1 |
| pfm_top_regslice_ddrmem_2_0        |    1 |
| pfm_top_regslice_data_periph_1_0   |    1 |
| pfm_top_regslice_control_userpf_0  |    1 |
| pfm_top_psreset_regslice_data_pr_0 |    1 |
| pfm_top_psreset_regslice_ctrl_pr_0 |    1 |
| pfm_top_psreset_ctrlclk_0          |    1 |
| pfm_top_gate_pr_0                  |    1 |
| pfm_top_debug_bridge_xvc_0         |    1 |
| pfm_top_clkwiz_sysclks_0           |    1 |
| pfm_top_axi_vip_data_m00_axi_1_0   |    1 |
| pfm_top_axi_vip_2_0                |    1 |
| pfm_top_axi_vip_1_0                |    1 |
| pfm_top_axi_vip_0_0                |    1 |
| pfm_top_axi_register_slice_1_0     |    1 |
| pfm_top_axi_register_slice_0_0     |    1 |
| pfm_top_axi_intc_0_0               |    1 |
| pfm_top_auto_pc_0                  |    1 |
| pfm_dynamic                        |    1 |
| bd_204d_bsip_0                     |    1 |
| bd_204d_bs_switch_2                |    1 |
| bd_204d_bs_switch_1_0              |    1 |
| bd_204d_bs_mux_0                   |    1 |
| bd_204d_axi_jtag_0                 |    1 |
+------------------------------------+------+


