,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/JulianKemmerer/PipelineC-Graphics.git,2021-11-09 23:34:23+00:00,Graphics demos,9,JulianKemmerer/PipelineC-Graphics,426420528,Verilog,PipelineC-Graphics,5515,91,2024-04-09 16:53:34+00:00,[],None
1,https://github.com/FPGADude/Digital-Design.git,2021-11-01 17:02:25+00:00,Verilog HDL files,39,FPGADude/Digital-Design,423547971,Verilog,Digital-Design,62234,65,2024-04-12 18:16:22+00:00,[],https://api.github.com/licenses/gpl-3.0
2,https://github.com/mopfel-winrux/NockPU.git,2021-10-29 20:17:52+00:00,Quartus project file for NockPU,2,mopfel-winrux/NockPU,422702660,Verilog,NockPU,1222,32,2024-03-23 05:53:38+00:00,[],None
3,https://github.com/mikeroyal/CPLD-Guide.git,2021-11-08 22:51:55+00:00,Complex Programmable Logic Device (CPLD) Guide,1,mikeroyal/CPLD-Guide,426018727,Verilog,CPLD-Guide,137,26,2024-03-22 00:29:21+00:00,"['cpld', 'logic-circuit', 'logicgates', 'integrated-circuits', 'circuits', 'fpga', 'hardware', 'verilog', 'awesome', 'awesome-list', 'awesome-resources', 'awesome-resource', 'hardware-designs', 'resources']",None
4,https://github.com/terriblefire/tf1230.git,2021-10-30 08:40:31+00:00,Terriblefire TF1230 ,9,terriblefire/tf1230,422827975,Verilog,tf1230,160,22,2024-04-05 18:07:46+00:00,[],
5,https://github.com/NAOSI-DLUT/DLUT_IC_Courses.git,2021-10-24 05:46:42+00:00,大连理工大学集成电路学院本科课程指南,12,NAOSI-DLUT/DLUT_IC_Courses,420598598,Verilog,DLUT_IC_Courses,4093487,22,2024-04-09 13:48:16+00:00,[],None
6,https://github.com/ultraembedded/core_enet.git,2021-10-31 17:36:22+00:00,Ethernet MAC 10/100 Mbps,5,ultraembedded/core_enet,423216890,Verilog,core_enet,18,21,2023-11-21 14:34:10+00:00,[],https://api.github.com/licenses/apache-2.0
7,https://github.com/kemalderya/pqc-param-ntt.git,2021-11-05 11:09:50+00:00,,4,kemalderya/pqc-param-ntt,424919673,Verilog,pqc-param-ntt,263,16,2024-03-13 07:42:55+00:00,[],None
8,https://github.com/tomverbeure/intel_jtag_primitive_blog.git,2021-10-31 06:19:43+00:00,How to use the Intel JTAG primitive without using virtual JTAG,5,tomverbeure/intel_jtag_primitive_blog,423070038,Verilog,intel_jtag_primitive_blog,4,15,2024-02-02 06:14:36+00:00,[],https://api.github.com/licenses/mit
9,https://github.com/JackHCC/Digital-Integrated-Circuit-Design.git,2021-10-31 04:43:14+00:00,北京大学数字集成电路设计课程作业—FPGA设计【Assignment of digital integrated circuit design course of Peking University】,3,JackHCC/Digital-Integrated-Circuit-Design,423054485,Verilog,Digital-Integrated-Circuit-Design,6165,15,2024-02-17 04:33:20+00:00,"['fpga', 'intergrated-circuts-ii', 'homework-assignments']",None
10,https://github.com/AngeloJacobo/ULX3S_FPGA_Sobel_Edge_Detection_OV7670.git,2021-11-02 01:19:41+00:00,Verilog design files and Icestudio file for Sobel Edge Detection with OV7670 camera using ULX3S FPGA Board,2,AngeloJacobo/ULX3S_FPGA_Sobel_Edge_Detection_OV7670,423667690,Verilog,ULX3S_FPGA_Sobel_Edge_Detection_OV7670,333,14,2024-02-12 23:11:37+00:00,"['verilog', 'icestudio', 'ov7670', 'camera', 'sobel-edge-detector', 'sobel', 'pipelined', 'ulx3s']",https://api.github.com/licenses/mit
11,https://github.com/AngeloJacobo/ULX3S_FPGA_Camera_Streaming.git,2021-10-28 09:16:14+00:00,Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board,1,AngeloJacobo/ULX3S_FPGA_Camera_Streaming,422139337,Verilog,ULX3S_FPGA_Camera_Streaming,250,13,2024-01-19 12:03:38+00:00,"['verilog', 'ov7670', 'ulx3s', 'open-source-fpgas', 'camera', 'icestudio']",https://api.github.com/licenses/mit
12,https://github.com/timot3/ECE385-Ethernet.git,2021-11-01 01:50:49+00:00,ECE 385 Final Project -- Ethernet on MAX10 DE10-Lite FPGA and Nios II soft processor,0,timot3/ECE385-Ethernet,423306331,Verilog,ECE385-Ethernet,37080,12,2023-10-08 22:37:48+00:00,"['nios2', 'nios-ii', 'ethernet-shield', 'ethernet', 'fpga', 'de10-lite']",None
13,https://github.com/Milo-F/8051mcu_core.git,2021-10-28 05:21:27+00:00,基于8051指令集的mcu设计,0,Milo-F/8051mcu_core,422074636,Verilog,8051mcu_core,12961,11,2024-02-27 08:42:49+00:00,[],None
14,https://github.com/lenzencoders/BISS-C.git,2021-10-31 16:46:34+00:00,LENZ Encoders BiSS C descriptions and samples ,2,lenzencoders/BISS-C,423205045,Verilog,BISS-C,129938,9,2024-04-10 14:34:57+00:00,[],https://api.github.com/licenses/mit
15,https://github.com/Wang-Yingjie1/zju-isee.git,2021-11-09 06:39:20+00:00,浙江大学信电学院部分课程,1,Wang-Yingjie1/zju-isee,426118903,Verilog,zju-isee,8730,9,2024-03-09 03:44:31+00:00,[],None
16,https://github.com/lsils/SCE-benchmarks.git,2021-11-08 22:41:18+00:00,Optimization results for superconducting electronic (SCE) circuits,1,lsils/SCE-benchmarks,426016479,Verilog,SCE-benchmarks,4833,8,2023-09-20 05:21:58+00:00,[],https://api.github.com/licenses/mit
17,https://github.com/avlakshmy/power-side-channel-analysis.git,2021-10-24 11:57:57+00:00,"This repository describes two frameworks which can be used for pre-Silicon power side-channel analysis of digital circuit designs (i.e., at the RTL or gate-level netlist stage): PLAN (Power attack Leakage ANalyzer) and FORTIFY.",2,avlakshmy/power-side-channel-analysis,420671157,Verilog,power-side-channel-analysis,2643,7,2023-08-11 12:34:31+00:00,[],https://api.github.com/licenses/bsd-3-clause
18,https://github.com/Sakits/CPU_Shieru.git,2021-10-31 17:15:28+00:00,SJTU ACM Class Architecture 2021 Assignment,1,Sakits/CPU_Shieru,423211934,Verilog,CPU_Shieru,4313,7,2024-01-02 22:23:10+00:00,[],None
19,https://github.com/ruanjiancheng/taximeter.git,2021-11-02 09:46:16+00:00,上海大学 硬件大作业 出租车计价器,0,ruanjiancheng/taximeter,423785998,Verilog,taximeter,636,7,2023-06-25 03:03:17+00:00,[],https://api.github.com/licenses/mit
20,https://github.com/IEEE-NITK/VLSI_design-of-RISC.git,2021-11-09 04:29:59+00:00,IEEE Executive project for the year 2021-2022,2,IEEE-NITK/VLSI_design-of-RISC,426090863,Verilog,VLSI_design-of-RISC,42,7,2024-02-21 13:53:48+00:00,[],None
21,https://github.com/Terraonion-dev/SHSD3_NES.git,2021-11-03 20:48:41+00:00,Super HD System 3 NES Core,0,Terraonion-dev/SHSD3_NES,424376038,Verilog,SHSD3_NES,231,7,2024-04-09 01:32:36+00:00,[],https://api.github.com/licenses/gpl-3.0
22,https://github.com/aap/fpga-vt.git,2021-11-08 11:47:19+00:00,A video terminal on an FPGA,0,aap/fpga-vt,425816165,Verilog,fpga-vt,65,7,2023-02-07 22:54:46+00:00,[],https://api.github.com/licenses/mit
23,https://github.com/borti4938/n64rgb_fw.git,2021-10-31 21:15:37+00:00,,2,borti4938/n64rgb_fw,423262203,Verilog,n64rgb_fw,322,7,2024-01-04 00:01:09+00:00,[],https://api.github.com/licenses/gpl-3.0
24,https://github.com/AzharRISC-V/p1_2021ysyx.git,2021-10-28 00:35:03+00:00,yi sheng yi xin project,0,AzharRISC-V/p1_2021ysyx,422015381,,p1_2021ysyx,209134,7,2024-04-08 15:41:48+00:00,[],None
25,https://github.com/JosephQiu21/LoongArchCPU.git,2021-11-03 15:08:28+00:00,A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.,1,JosephQiu21/LoongArchCPU,424271897,Verilog,LoongArchCPU,171,6,2024-03-21 13:33:15+00:00,[],None
26,https://github.com/xtrinch/fpga-bitcoin-miner.git,2021-10-23 20:40:54+00:00,FPGA bitcoin miner for the Lattice ECP5 evaluation board.,1,xtrinch/fpga-bitcoin-miner,420518472,Verilog,fpga-bitcoin-miner,3202,6,2023-10-11 10:05:27+00:00,"['bitcoin-mining', 'fpga', 'ecp5', 'bitcoin']",https://api.github.com/licenses/mit
27,https://github.com/secworks/figaro.git,2021-11-01 09:40:41+00:00,Implementation of the FiGaRO TRNG for FPGAs,1,secworks/figaro,423410371,Verilog,figaro,55,6,2024-02-27 00:42:08+00:00,[],https://api.github.com/licenses/bsd-2-clause
28,https://github.com/siva12a/caravel_peripheral_extender.git,2021-10-28 11:33:01+00:00,"A collection of Peripherals like I2C, SPI, QSPI, JTAG, UART, PWM GPIO, TIMER, WS281B led controller connected to the Caravel SoC via the wishbone Bus.",1,siva12a/caravel_peripheral_extender,422178762,Verilog,caravel_peripheral_extender,77559,5,2023-06-26 21:44:12+00:00,[],https://api.github.com/licenses/apache-2.0
29,https://github.com/chinese-ic-jun/E203.git,2021-11-02 09:36:44+00:00,代码注释,3,chinese-ic-jun/E203,423783006,Verilog,E203,44043,5,2023-10-23 13:49:13+00:00,[],https://api.github.com/licenses/apache-2.0
30,https://github.com/Princepk13/AHB-to-APB-bridge-RTL-design-using-Verilog-HDL.git,2021-10-26 10:31:16+00:00,,1,Princepk13/AHB-to-APB-bridge-RTL-design-using-Verilog-HDL,421380233,Verilog,AHB-to-APB-bridge-RTL-design-using-Verilog-HDL,348,5,2024-03-25 19:00:50+00:00,[],None
31,https://github.com/EmJunaid/RISC-V-32I-5-stage-Pipeline-Processor.git,2021-11-05 04:21:38+00:00,5 stage pipeline implementation of RISC-V 32I Processor.,1,EmJunaid/RISC-V-32I-5-stage-Pipeline-Processor,424826327,Verilog,RISC-V-32I-5-stage-Pipeline-Processor,70,5,2024-02-29 03:31:49+00:00,[],None
32,https://github.com/akshatjoshi2001/Harris-Corner-Detection-on-hardware.git,2021-10-29 12:56:31+00:00,Harris corner detection on hardware,0,akshatjoshi2001/Harris-Corner-Detection-on-hardware,422575698,Verilog,Harris-Corner-Detection-on-hardware,47110,4,2023-10-08 13:47:30+00:00,[],None
33,https://github.com/timschuerewegen/tang-nano-4k.git,2021-10-27 15:04:17+00:00,Tang Nano 4K,0,timschuerewegen/tang-nano-4k,421864408,Verilog,tang-nano-4k,81,4,2022-04-03 20:05:36+00:00,[],None
34,https://github.com/shrutiprakashgupta/AMBA-APB-Slave-Memory-Block.git,2021-10-24 09:18:55+00:00,RTL Implementation of AMBA APB Protocol,0,shrutiprakashgupta/AMBA-APB-Slave-Memory-Block,420638018,Verilog,AMBA-APB-Slave-Memory-Block,1539,4,2023-07-30 03:23:51+00:00,[],None
35,https://github.com/siriusBl4ck/AES-Accelerator.git,2021-11-06 08:35:47+00:00,"A hardware accelerator for AES encryption, decryption, key expansion providing a significant speedup compared to pure C implementation when interfaced with PicoRV32",0,siriusBl4ck/AES-Accelerator,425194399,Verilog,AES-Accelerator,12032,4,2022-05-23 15:28:32+00:00,[],None
36,https://github.com/OmarAmer01/VP_Harvard_MIPS.git,2021-10-23 21:22:29+00:00,A 32-bit microprocessor with 42 instructions (including multiplication and division) and 8 X 32 registers and 2048 X 32 Ram with shared stack. An assembler is also available to write programs on the microprocessor using 8086-like assembly.,1,OmarAmer01/VP_Harvard_MIPS,420525954,Verilog,VP_Harvard_MIPS,35518,4,2024-01-15 05:14:14+00:00,"['vlsi', 'verilog', 'mips', 'computer-architecture', 'single-cycle-processor', 'modelsim']",None
37,https://github.com/siva12a/ipcores.git,2021-11-02 15:20:28+00:00,A collection of IP's in verilog and chisel for ASIC/FPGA applications,1,siva12a/ipcores,423895332,Verilog,ipcores,571,4,2023-01-10 02:53:30+00:00,[],None
38,https://github.com/alex-nguyen18/SoCLab3.git,2021-10-25 16:04:30+00:00,GEMM function + testbench,0,alex-nguyen18/SoCLab3,421093204,Verilog,SoCLab3,567,3,2023-12-27 06:20:16+00:00,[],None
39,https://github.com/theatomb/Elpis-Light-MPW3.git,2021-10-29 16:51:54+00:00,,1,theatomb/Elpis-Light-MPW3,422650017,Verilog,Elpis-Light-MPW3,1328166,3,2023-06-28 17:22:41+00:00,[],https://api.github.com/licenses/bsd-3-clause
40,https://github.com/borti4938/n64adv_fw.git,2021-10-31 09:45:14+00:00,,2,borti4938/n64adv_fw,423107324,Verilog,n64adv_fw,6948,3,2023-10-10 17:26:18+00:00,[],https://api.github.com/licenses/gpl-3.0
41,https://github.com/mbelissary1/OoO_SC.git,2021-11-04 19:21:34+00:00,Out-of-Order Superscalar Processor for ECE 552,1,mbelissary1/OoO_SC,424713866,Verilog,OoO_SC,40036,3,2022-11-15 10:53:34+00:00,[],None
42,https://github.com/nobodymx/CPU-design-verilog-FPGA.git,2021-11-02 03:19:20+00:00,Design and implement a CPU with verilog on FPGA,0,nobodymx/CPU-design-verilog-FPGA,423693009,Verilog,CPU-design-verilog-FPGA,3127,3,2022-10-11 01:27:27+00:00,"['software-engineering', 'software-development', 'software-architecture']",https://api.github.com/licenses/mit
43,https://github.com/YangZiyi121/GoldMiner_Verilog_VGA.git,2021-11-02 17:32:45+00:00,CS294O,1,YangZiyi121/GoldMiner_Verilog_VGA,423939251,Verilog,GoldMiner_Verilog_VGA,21078,3,2023-05-30 18:18:55+00:00,[],None
44,https://github.com/royenheart/DigitalLogic.git,2021-10-30 08:37:11+00:00,数字逻辑作业,0,royenheart/DigitalLogic,422827341,Verilog,DigitalLogic,295402,3,2023-01-13 04:00:57+00:00,"['fpga', 'verilog']",None
45,https://github.com/huaixil/ILA_CCP.git,2021-10-27 15:17:36+00:00,OpenPiton Cache Coherence Protocol Verification,0,huaixil/ILA_CCP,421869209,Verilog,ILA_CCP,128,3,2022-06-14 10:02:49+00:00,[],None
46,https://github.com/Shroubovak/FPGA_Modbus_RTU.git,2021-11-04 18:06:01+00:00,,1,Shroubovak/FPGA_Modbus_RTU,424692894,Verilog,FPGA_Modbus_RTU,548,3,2023-12-13 11:25:42+00:00,[],None
47,https://github.com/cn-jacklc/SnowV-RTL-.git,2021-10-26 08:45:12+00:00,This is a SnowV algorithm RTL implement,0,cn-jacklc/SnowV-RTL-,421348149,Verilog,SnowV-RTL-,26,3,2024-04-11 00:19:57+00:00,[],None
48,https://github.com/jmaselbas/risk.v.git,2021-11-06 17:14:39+00:00,,2,jmaselbas/risk.v,425302892,Verilog,risk.v,98,3,2024-02-02 17:54:30+00:00,[],None
49,https://github.com/Obijuan/FemtoRV-learn.git,2021-11-03 18:05:10+00:00,"Learning about the FemtoRV processor, by Bruno Levy",0,Obijuan/FemtoRV-learn,424330917,Verilog,FemtoRV-learn,529,3,2023-12-05 11:21:33+00:00,[],https://api.github.com/licenses/gpl-2.0
50,https://github.com/EdwinTsai1231/DigitalSystem.git,2021-10-28 02:49:20+00:00,,2,EdwinTsai1231/DigitalSystem,422043443,Verilog,DigitalSystem,1184,2,2023-05-20 15:43:37+00:00,[],None
51,https://github.com/SukhmeetSingh2002/Ecryption-Decryption-System.git,2021-10-24 13:54:47+00:00,Encryption Decryption System using Linear Feedback Shift Register,3,SukhmeetSingh2002/Ecryption-Decryption-System,420698784,Verilog,Ecryption-Decryption-System,399,2,2023-12-06 11:28:49+00:00,"['encryption-decryption', 'linear-feedback-shift-register', 'random-number-generator', 'verilog-project', 'password-generator', 'hacktoberfest', 'hacktoberfest2022']",None
52,https://github.com/robinsonb5/SDRAMStressTest.git,2021-10-30 13:00:35+00:00,Uses the SDRAM controller from TurboGrafx16 to give an SDRAM chip a heavy workout.,4,robinsonb5/SDRAMStressTest,422882113,Verilog,SDRAMStressTest,118,2,2022-10-26 07:39:40+00:00,[],https://api.github.com/licenses/gpl-3.0
53,https://github.com/0xtaruhi/PlaneWar.git,2021-11-01 09:48:13+00:00,,0,0xtaruhi/PlaneWar,423412549,Verilog,PlaneWar,13184,2,2023-05-26 13:52:59+00:00,[],https://api.github.com/licenses/mit
54,https://github.com/pbing/CORDIC_BSV.git,2021-11-01 19:57:46+00:00,Synthesizeable CORDIC processor in Bluespec SystemVerilog (BSV),0,pbing/CORDIC_BSV,423598865,Verilog,CORDIC_BSV,134,2,2023-06-24 08:41:29+00:00,[],None
55,https://github.com/Leon-Parepko/FPGA-CoProcessor.git,2021-11-07 11:06:56+00:00,Tensor coprocessor (accelerator) on an FPGA.,0,Leon-Parepko/FPGA-CoProcessor,425480304,Verilog,FPGA-CoProcessor,8930,2,2023-02-08 17:25:46+00:00,[],None
56,https://github.com/Jfecoren/PCIe_transaction_layer.git,2021-10-28 00:52:27+00:00,PCI Express Transaction Layer. College Project,0,Jfecoren/PCIe_transaction_layer,422018712,Verilog,PCIe_transaction_layer,740,2,2024-03-08 14:35:58+00:00,[],None
57,https://github.com/ayandeephazra/Computer_Architecture_and_Verilog.git,2021-11-07 21:24:51+00:00,Compilation of my Computer Architrcture and Verilog Courses at UW. Documentation for the code included in the individual directories.,0,ayandeephazra/Computer_Architecture_and_Verilog,425619489,Verilog,Computer_Architecture_and_Verilog,60044,2,2023-11-05 03:41:31+00:00,"['comp', 'comparch', 'fpga', 'verilog']",https://api.github.com/licenses/mit
58,https://github.com/hydra-genetics/qc.git,2021-11-02 14:09:53+00:00,Collection of rules performing QC and generating reports.,1,hydra-genetics/qc,423869364,Verilog,qc,15422,2,2023-10-20 10:06:32+00:00,[],https://api.github.com/licenses/gpl-3.0
59,https://github.com/parmAshu/spi-io-expander.git,2021-11-05 18:39:19+00:00,THIS REPOSITORY CONTAINS DESIGN FILES FOR SPI TO 32 DIGITAL IO EXPANSION MODULE,0,parmAshu/spi-io-expander,425050452,Verilog,spi-io-expander,64,2,2024-04-05 15:13:00+00:00,"['vlsi-design', 'rtl', 'digital-electronics', 'verilog-hdl']",None
60,https://github.com/deepsita/ApproximateMultiplier_MPW3.git,2021-10-29 11:12:49+00:00,,0,deepsita/ApproximateMultiplier_MPW3,422545355,Verilog,ApproximateMultiplier_MPW3,29675,2,2023-07-13 16:08:20+00:00,[],https://api.github.com/licenses/apache-2.0
61,https://github.com/Shivamsharma27/MIPS_32_Verilog_Implementation.git,2021-10-30 14:03:24+00:00,This repository contains all  the modules and test benches related to our work on implementation of RISC V processor.,1,Shivamsharma27/MIPS_32_Verilog_Implementation,422897442,Verilog,MIPS_32_Verilog_Implementation,139,2,2022-01-10 14:42:18+00:00,[],None
62,https://github.com/Manuel-Sphe/EEE_WP6.git,2021-11-01 19:28:07+00:00,,0,Manuel-Sphe/EEE_WP6,423590717,Verilog,EEE_WP6,4,2,2023-04-11 15:41:40+00:00,[],None
63,https://github.com/grantnedwards/CNN_Project_ASIC.git,2021-10-31 05:05:18+00:00,,0,grantnedwards/CNN_Project_ASIC,423057975,Verilog,CNN_Project_ASIC,1116,2,2022-11-09 16:03:03+00:00,[],None
64,https://github.com/asinghani/crypto-accelerator-chip-v2.git,2021-10-26 00:11:49+00:00,,0,asinghani/crypto-accelerator-chip-v2,421223411,Verilog,crypto-accelerator-chip-v2,353887,2,2022-09-08 14:10:51+00:00,[],https://api.github.com/licenses/apache-2.0
65,https://github.com/robertstar/SPLL.git,2021-10-25 11:05:23+00:00,Simple PLL,0,robertstar/SPLL,420988527,Verilog,SPLL,3,2,2023-05-29 13:12:47+00:00,[],None
66,https://github.com/RTimothyEdwards/striVe_sky130.git,2021-10-27 19:01:59+00:00,The striVe chip (test vehicle for sky130) picoRV32 implementation,3,RTimothyEdwards/striVe_sky130,421940797,Verilog,striVe_sky130,141894,2,2022-05-24 13:06:16+00:00,[],None
67,https://github.com/ameetgohil/mpw3-nco.git,2021-10-31 22:04:04+00:00,NCO on mpw3 (group submission),1,ameetgohil/mpw3-nco,423270459,Verilog,mpw3-nco,6277,2,2023-04-07 12:36:38+00:00,[],https://api.github.com/licenses/apache-2.0
68,https://github.com/FilipeGomesMelo/HardwareProject.git,2021-11-06 16:57:22+00:00,,0,FilipeGomesMelo/HardwareProject,425298937,Verilog,HardwareProject,119,2,2023-10-18 18:51:39+00:00,[],None
69,https://github.com/shadowcode-io/picorv32-vivado-ip.git,2021-11-02 13:08:59+00:00,PicoRV32 packaged to use in Vivado IP Integrator,0,shadowcode-io/picorv32-vivado-ip,423847786,Verilog,picorv32-vivado-ip,29,2,2022-11-01 03:21:23+00:00,[],None
70,https://github.com/brsf11/e902SoC.git,2021-11-01 14:39:03+00:00,a course design work implemented with xuantie opene902,1,brsf11/e902SoC,423499826,Verilog,e902SoC,784,2,2022-02-27 04:54:24+00:00,[],None
71,https://github.com/JiaxuanCai/Digital_Logic_Homeworks-Labs.git,2021-11-09 03:03:37+00:00,Fall 2019-2020 Digital Logic course homeworks and labs -- Chongqing University. Include my source codes and lab reports.,0,JiaxuanCai/Digital_Logic_Homeworks-Labs,426072575,Verilog,Digital_Logic_Homeworks-Labs,6478,2,2021-12-08 06:36:25+00:00,[],https://api.github.com/licenses/gpl-3.0
72,https://github.com/lhrodovalho/sscs-pico-afe-vco-vga.git,2021-11-02 13:26:31+00:00,,1,lhrodovalho/sscs-pico-afe-vco-vga,423854099,Verilog,sscs-pico-afe-vco-vga,11581,2,2023-11-09 16:01:44+00:00,[],https://api.github.com/licenses/apache-2.0
73,https://github.com/Nicholas1812216/fixed_point_goldschmidt_division.git,2021-11-07 00:17:58+00:00,A parametrizable verilog implementation of the Goldschmidt division algorithm.,0,Nicholas1812216/fixed_point_goldschmidt_division,425377799,Verilog,fixed_point_goldschmidt_division,2850,2,2022-08-24 21:47:14+00:00,[],None
74,https://github.com/TheRandomWalk/FPGA-Lorenz-Attractor.git,2021-10-26 04:18:07+00:00,,0,TheRandomWalk/FPGA-Lorenz-Attractor,421276731,Verilog,FPGA-Lorenz-Attractor,6,2,2023-11-23 19:45:49+00:00,[],None
75,https://github.com/tapegun/VGA-Text-Mode-Controller-with-Avalon-MM-Interface.git,2021-10-27 01:09:17+00:00,,0,tapegun/VGA-Text-Mode-Controller-with-Avalon-MM-Interface,421633866,Verilog,VGA-Text-Mode-Controller-with-Avalon-MM-Interface,888,2,2024-02-05 06:14:58+00:00,[],None
76,https://github.com/WENTYANG/ECE_550_MIPS_processor.git,2021-10-27 01:11:58+00:00,,0,WENTYANG/ECE_550_MIPS_processor,421634434,Verilog,ECE_550_MIPS_processor,211,2,2022-12-02 04:17:13+00:00,[],None
77,https://github.com/lnis-uofu/tsmc_template.git,2021-11-09 18:21:31+00:00,,1,lnis-uofu/tsmc_template,426339484,Verilog,tsmc_template,118,2,2023-08-10 15:16:55+00:00,[],None
78,https://github.com/Shaanukstar123/IAC-Lab.git,2021-11-05 13:16:51+00:00,,1,Shaanukstar123/IAC-Lab,424954355,Verilog,IAC-Lab,332,1,2023-11-11 02:30:33+00:00,[],None
79,https://github.com/ahmaddroobi99/computer_Architecture_Project_Piplined-_CPU_2021.git,2021-10-24 07:26:34+00:00,"Multi-cycle datapath CPU ,ALU,PIPElINED",0,ahmaddroobi99/computer_Architecture_Project_Piplined-_CPU_2021,420615988,Verilog,computer_Architecture_Project_Piplined-_CPU_2021,167,1,2021-11-30 09:36:04+00:00,[],None
80,https://github.com/UCAS-schoolwork/2021-UCAS-CA-EXP.git,2021-10-29 16:22:25+00:00,A simple MIPS 6-stage static pipeline CPU including a multiplier and a divider. ,0,UCAS-schoolwork/2021-UCAS-CA-EXP,422641854,Verilog,2021-UCAS-CA-EXP,32,1,2022-06-18 15:27:53+00:00,[],None
81,https://github.com/jukkanghost2/tp3-mips.git,2021-11-09 19:35:36+00:00,Trabajo Practico MIPS,1,jukkanghost2/tp3-mips,426361528,Verilog,tp3-mips,1726,1,2021-12-14 21:42:13+00:00,[],None
82,https://github.com/upadhayush/PCI-Bus-Arbiter.git,2021-10-31 20:53:19+00:00,Verilog implementation of a PCI Bus Arbiter for arbitrating four processors ,0,upadhayush/PCI-Bus-Arbiter,423258095,Verilog,PCI-Bus-Arbiter,2,1,2023-05-17 06:08:54+00:00,[],None
83,https://github.com/DRbean264/Processor.git,2021-10-26 02:26:13+00:00,ECE550 project4 - single cycle processor,0,DRbean264/Processor,421252051,Verilog,Processor,1706,1,2021-12-22 18:59:23+00:00,[],None
84,https://github.com/comgeek/ECE_150_Project.git,2021-11-05 04:55:30+00:00,,0,comgeek/ECE_150_Project,424831945,Verilog,ECE_150_Project,104038,1,2021-11-09 23:03:57+00:00,[],None
85,https://github.com/bluewww/openc906.git,2021-11-09 17:04:46+00:00,OpenXuantie - OpenC906 Core ,0,bluewww/openc906,426316190,Verilog,openc906,5635,1,2021-11-17 11:03:35+00:00,[],https://api.github.com/licenses/apache-2.0
86,https://github.com/os-fpga/yosys_verific_rs.git,2021-10-28 19:02:02+00:00,Yosys  + (Optional) Verific Integration,5,os-fpga/yosys_verific_rs,422323690,Verilog,yosys_verific_rs,92241,1,2024-02-24 10:57:26+00:00,['sw'],
87,https://github.com/htfab/treepram.git,2021-10-24 15:46:35+00:00,Implements a version of the parallel random-access machine used in theoretical computer science courses with a memory sharing model based on a binary tree of processor cores.,0,htfab/treepram,420726213,Verilog,treepram,2226469,1,2021-12-05 19:47:37+00:00,[],https://api.github.com/licenses/mit
88,https://github.com/Jashshor/2ASK.git,2021-10-28 12:51:13+00:00,生成2ASK序列,0,Jashshor/2ASK,422202635,Verilog,2ASK,17587,1,2021-11-24 11:22:50+00:00,[],None
89,https://github.com/SultanShadow/SSCS-2021-Pakistan.git,2021-11-02 12:03:21+00:00,This submission is a merger of the following SSCS PICO projects:  https://efabless.com/projects/298  https://efabless.com/projects/303  https://efabless.com/projects/306,0,SultanShadow/SSCS-2021-Pakistan,423827267,Verilog,SSCS-2021-Pakistan,304620,1,2022-04-13 23:50:28+00:00,[],https://api.github.com/licenses/apache-2.0
90,https://github.com/jiru1997/Cardinal-Processor.git,2021-10-29 05:50:34+00:00,Cardinal Processor,0,jiru1997/Cardinal-Processor,422456554,Verilog,Cardinal-Processor,702,1,2024-03-22 10:35:29+00:00,[],None
91,https://github.com/r-medina/or-sample-swerv.git,2021-10-26 01:56:35+00:00,sample openroad workflow,0,r-medina/or-sample-swerv,421245445,Verilog,or-sample-swerv,1132,1,2022-08-17 13:57:02+00:00,[],None
92,https://github.com/mattvenn/wrapped_tpm2137.git,2021-10-25 08:50:37+00:00,,0,mattvenn/wrapped_tpm2137,420946711,Verilog,wrapped_tpm2137,914,1,2022-03-17 00:19:06+00:00,[],https://api.github.com/licenses/apache-2.0
93,https://github.com/David-Kaufman/Verilog-Stepper-Motor.git,2021-11-06 09:36:20+00:00,A Verilog program to control a stepper motor using Altera Cyclone 2 FPGA,0,David-Kaufman/Verilog-Stepper-Motor,425205387,Verilog,Verilog-Stepper-Motor,1256,1,2023-07-19 00:37:04+00:00,[],None
94,https://github.com/BryanOrabutt/ese461_pro.git,2021-11-02 03:02:24+00:00,Machine Learning Accelerator project for ESE 461,0,BryanOrabutt/ese461_pro,423689405,Verilog,ese461_pro,13474,1,2023-07-04 21:39:23+00:00,[],None
95,https://github.com/aryaphalke2003/Basys3_Alarm_Clock.git,2021-10-24 11:58:17+00:00,,0,aryaphalke2003/Basys3_Alarm_Clock,420671236,Verilog,Basys3_Alarm_Clock,17,1,2023-09-22 13:33:00+00:00,[],None
96,https://github.com/jiru1997/Cardinal_router.git,2021-10-29 16:29:29+00:00,Cardinal_router,0,jiru1997/Cardinal_router,422643771,Verilog,Cardinal_router,287,1,2024-03-22 10:35:12+00:00,"['router', 'verilog', 'simvision']",None
97,https://github.com/dhayalakumarm/Fixed2Float_MPW3.git,2021-10-28 09:40:28+00:00,This project is the fixed point to floating point converter targetted for any DSP operations. ,1,dhayalakumarm/Fixed2Float_MPW3,422146575,Verilog,Fixed2Float_MPW3,27145,1,2022-04-13 23:56:07+00:00,[],https://api.github.com/licenses/apache-2.0
98,https://github.com/GWFrank/CA-2021.git,2021-10-27 14:23:03+00:00,"Homework and notes for ""Computer Architecture"" (CSIE 3340) at NTU in 2021 fall",0,GWFrank/CA-2021,421849527,Verilog,CA-2021,42259,1,2022-10-30 14:30:16+00:00,[],None
99,https://github.com/albertfan1120/DC_LAB_NTU_2020Fall.git,2021-11-01 12:51:49+00:00,,0,albertfan1120/DC_LAB_NTU_2020Fall,423463499,Verilog,DC_LAB_NTU_2020Fall,51738,1,2023-08-29 09:58:51+00:00,[],None
100,https://github.com/aozgaa/riscv.git,2021-11-06 22:02:34+00:00,,0,aozgaa/riscv,425357922,Verilog,riscv,6,1,2021-11-10 08:40:14+00:00,[],None
101,https://github.com/Mustafa-abdelhamid/FPU-GP.git,2021-10-25 18:54:49+00:00,This repository will contain all related GP related content  to help being organized ,3,Mustafa-abdelhamid/FPU-GP,421148420,Verilog,FPU-GP,7267,1,2022-07-14 18:11:28+00:00,[],None
102,https://github.com/gsriharsha29/Implementing-Folded-Architecture-of-IIR-filter.git,2021-11-05 11:31:01+00:00,Verilog code for folded architecture of IIR filter (y[n]=ay[n-3]+by[n-5]+x[n]) and verifying the outputs for different inputs,0,gsriharsha29/Implementing-Folded-Architecture-of-IIR-filter,424925185,Verilog,Implementing-Folded-Architecture-of-IIR-filter,45,1,2023-02-03 09:11:58+00:00,[],None
103,https://github.com/odypapadakis/Thesis_HDL.git,2021-11-08 14:07:39+00:00,Implementation of a multicore system based on the MIPS32 processor,0,odypapadakis/Thesis_HDL,425862209,Verilog,Thesis_HDL,1278,1,2023-01-28 15:12:08+00:00,[],None
104,https://github.com/mattvenn/wrapped_ws2812.git,2021-10-26 15:31:01+00:00,,0,mattvenn/wrapped_ws2812,421481661,Verilog,wrapped_ws2812,741,1,2022-03-17 00:19:05+00:00,[],https://api.github.com/licenses/apache-2.0
105,https://github.com/mehnadnerd/socdesign.git,2021-10-30 02:27:06+00:00,,0,mehnadnerd/socdesign,422763806,Verilog,socdesign,52,1,2021-12-11 10:06:16+00:00,[],None
106,https://github.com/chamikasudusinghe/alpha_matting_pointcloud_fpga.git,2021-10-24 17:36:55+00:00,"Point clouds represent data points of 3D objects in space. Generating an alpha matte for a camera perspective is an initial step of the 3D reconstruction of an object. Although there are various techniques to generate alpha mattes, one of the main issues is the time consumption due to having a large number of points in a 3D object. Hence utilizing an FPGA to do the required computation for alpha matte generation will drastically reduce the time consumed. In this project, we will compute the 2D points of the camera perspectives of a 3D point cloud. It will significantly improve the speed of the process of 3D reconstruction.",2,chamikasudusinghe/alpha_matting_pointcloud_fpga,420751792,Verilog,alpha_matting_pointcloud_fpga,86903,1,2022-05-04 02:58:17+00:00,[],None
107,https://github.com/UsamaAyub-EE/Single-Cycle-RISC-V-Processor-with-5-stage-pipeline.git,2021-11-03 17:14:19+00:00,Single cycle RISC-V processor with four stage pipeline without hazard control unit,0,UsamaAyub-EE/Single-Cycle-RISC-V-Processor-with-5-stage-pipeline,424315481,Verilog,Single-Cycle-RISC-V-Processor-with-5-stage-pipeline,17,1,2021-12-14 08:49:18+00:00,[],None
108,https://github.com/Nalinkumar2002/caravel_vco_tapeout_mpw3.git,2021-10-24 05:55:29+00:00,,0,Nalinkumar2002/caravel_vco_tapeout_mpw3,420599899,Verilog,caravel_vco_tapeout_mpw3,8019,1,2022-07-16 14:50:48+00:00,[],https://api.github.com/licenses/apache-2.0
109,https://github.com/ogg1e/tf1230.git,2021-10-30 11:45:29+00:00,Terriblefire TF1230 ,9,ogg1e/tf1230,422865704,,tf1230,158,1,2021-12-26 08:37:30+00:00,[],
110,https://github.com/dineshannayya/vlsi_labs.git,2021-10-27 03:24:35+00:00,Sample test case for vlsi labs,1,dineshannayya/vlsi_labs,421663164,Verilog,vlsi_labs,87060,1,2023-02-06 03:38:37+00:00,[],https://api.github.com/licenses/apache-2.0
111,https://github.com/hrishi3402/Configurable_Logic_and_Processor_Design.git,2021-10-30 07:15:27+00:00,Designing Different Digital Circuits using Quartus Prime and Modelsim ,0,hrishi3402/Configurable_Logic_and_Processor_Design,422811611,Verilog,Configurable_Logic_and_Processor_Design,89,1,2023-10-12 09:53:45+00:00,[],None
112,https://github.com/amanuel15/FPGA_Assignments.git,2021-10-30 12:11:59+00:00,Verilog FPGA assignments,0,amanuel15/FPGA_Assignments,422871312,Verilog,FPGA_Assignments,1753,1,2022-05-23 03:47:38+00:00,[],None
113,https://github.com/n24bass/TangPriMER_DaliClock.git,2021-11-07 07:25:23+00:00,The 80s Dali Clock for the Tang PriMER,0,n24bass/TangPriMER_DaliClock,425439440,Verilog,TangPriMER_DaliClock,17,1,2023-06-27 02:48:30+00:00,[],None
114,https://github.com/KarthikeyanCode/VerilogProjects.git,2021-10-27 14:55:54+00:00,"This includes Combinational, Sequential Circuits, Finite State Machines and Memory Circuits.",0,KarthikeyanCode/VerilogProjects,421861339,Verilog,VerilogProjects,288,1,2022-11-02 07:46:21+00:00,[],None
115,https://github.com/bigdot123456/sort16Max.git,2021-10-29 02:48:03+00:00,sort 16 value with verilog,0,bigdot123456/sort16Max,422421961,Verilog,sort16Max,21,1,2022-06-04 21:06:27+00:00,[],https://api.github.com/licenses/apache-2.0
116,https://github.com/Charaan27/caravel_dcp_tapeout.git,2021-10-28 13:24:19+00:00,Dickson Charge Pump - tapeout - efabless - MPW3 - sky130,0,Charaan27/caravel_dcp_tapeout,422213872,Verilog,caravel_dcp_tapeout,2922,1,2022-03-18 06:21:11+00:00,[],https://api.github.com/licenses/apache-2.0
117,https://github.com/chenshushi/CNN_ON_FPGA_RTL.git,2021-11-02 15:21:27+00:00,,0,chenshushi/CNN_ON_FPGA_RTL,423895671,Verilog,CNN_ON_FPGA_RTL,7,1,2022-03-02 03:25:51+00:00,[],None
118,https://github.com/tsarquis88/Eclypse-Z7_ADC-DAC.git,2021-11-05 23:05:57+00:00,Verilog-pure example design of ADC1411 and DAC1411 on Eclypse Z7 FPGA,0,tsarquis88/Eclypse-Z7_ADC-DAC,425106492,Verilog,Eclypse-Z7_ADC-DAC,27,1,2021-12-07 13:47:37+00:00,[],https://api.github.com/licenses/gpl-3.0
119,https://github.com/bluewww/opene906.git,2021-11-09 15:40:53+00:00,OpenXuantie - OpenE906 Core ,0,bluewww/opene906,426286934,Verilog,opene906,4637,1,2021-11-17 11:03:35+00:00,[],https://api.github.com/licenses/apache-2.0
120,https://github.com/hhn17/Single-Cycle-Datapath.git,2021-11-04 09:14:16+00:00,,0,hhn17/Single-Cycle-Datapath,424534178,Verilog,Single-Cycle-Datapath,18,1,2024-03-25 09:50:38+00:00,[],None
121,https://github.com/Sanyamwalia147/CS-203Lab5-Project.git,2021-10-24 06:54:29+00:00,,0,Sanyamwalia147/CS-203Lab5-Project,420610264,Verilog,CS-203Lab5-Project,63,1,2022-07-21 06:42:19+00:00,[],None
122,https://github.com/amanuel15/digital_logic_design.git,2021-10-30 13:28:06+00:00,Digital logic design simple verilog codes,0,amanuel15/digital_logic_design,422888772,Verilog,digital_logic_design,2,1,2022-05-23 03:47:24+00:00,"['verilog', 'digital-design']",None
123,https://github.com/jiru1997/Cardinal_NIC.git,2021-10-29 16:06:43+00:00,Cardinal_NIC,0,jiru1997/Cardinal_NIC,422637178,Verilog,Cardinal_NIC,31,1,2024-03-22 10:35:28+00:00,[],None
124,https://github.com/david-shmailov/Digital-Design-and-Logic-Synthesis_project.git,2021-11-05 12:37:55+00:00,Digital Design and Logic Synthesis course final project,0,david-shmailov/Digital-Design-and-Logic-Synthesis_project,424943265,Verilog,Digital-Design-and-Logic-Synthesis_project,190,1,2022-04-30 21:31:30+00:00,[],None
125,https://github.com/Centric205/ARM-CPU-Simulation.git,2021-11-09 02:00:16+00:00,"Simulation of multi-stage, multi-instruction data path pipelines based on ARM LEG V8 CPU Architecture",0,Centric205/ARM-CPU-Simulation,426058216,,ARM-CPU-Simulation,27,1,2023-10-10 03:28:43+00:00,[],None
126,https://github.com/shrutiprakashgupta/Basys3-gpio.git,2021-10-24 09:24:36+00:00,UART Configuration RTL for Basys3 to communicate with PC,0,shrutiprakashgupta/Basys3-gpio,420639131,Verilog,Basys3-gpio,487,1,2023-06-23 09:26:23+00:00,[],None
127,https://github.com/Youssef-Agiza/RISC-V-Verilog-Processor.git,2021-10-29 09:41:57+00:00,A Central Processing Unit Implementation for RISC-V language  using Verilog ,0,Youssef-Agiza/RISC-V-Verilog-Processor,422520341,Verilog,RISC-V-Verilog-Processor,15214,1,2022-01-31 18:44:13+00:00,[],None
128,https://github.com/Mohammad-Hossein-Ataie/DLD_LAB.git,2021-10-28 19:13:49+00:00,,0,Mohammad-Hossein-Ataie/DLD_LAB,422327100,Verilog,DLD_LAB,17220,1,2021-11-08 11:35:09+00:00,[],None
129,https://github.com/jara1998/voice-control-flappy-bird.git,2021-10-27 20:49:41+00:00,,0,jara1998/voice-control-flappy-bird,421969675,Verilog,voice-control-flappy-bird,1733,1,2022-01-26 15:31:43+00:00,[],None
130,https://github.com/HARISNAWAZ06/DSD-FALL-2021.git,2021-10-26 07:56:29+00:00,,1,HARISNAWAZ06/DSD-FALL-2021,421332585,Verilog,DSD-FALL-2021,139,1,2021-12-14 10:51:05+00:00,[],None
131,https://github.com/vophungquang/SoC_SPI.git,2021-10-26 16:16:10+00:00,,0,vophungquang/SoC_SPI,421497602,Verilog,SoC_SPI,15438,1,2021-12-18 15:52:45+00:00,[],None
132,https://github.com/astuaTEC/Proyecto-Taller-Diseno-Digital.git,2021-10-28 22:05:52+00:00,Repositorio para el proyecto del curso Taller de Diseño Digital del TEC,0,astuaTEC/Proyecto-Taller-Diseno-Digital,422368288,Verilog,Proyecto-Taller-Diseno-Digital,22389,1,2023-06-09 02:20:23+00:00,[],None
133,https://github.com/immoro/CPE.git,2021-11-03 07:37:22+00:00,Code sharing for communication principle experiment,0,immoro/CPE,424131148,Verilog,CPE,8,1,2021-11-03 08:22:30+00:00,[],None
134,https://github.com/zhuwei2000/verilog.git,2021-10-29 13:47:29+00:00,Just some practice verilog code,0,zhuwei2000/verilog,422591829,Verilog,verilog,6,1,2022-11-06 09:42:14+00:00,[],None
135,https://github.com/kathalsol/Proyecto2-Digitales2.git,2021-11-07 01:42:22+00:00,,1,kathalsol/Proyecto2-Digitales2,425388911,Verilog,Proyecto2-Digitales2,4404,1,2021-11-27 05:32:40+00:00,[],None
136,https://github.com/0xArt/Complex_Sinusoid_DDFS_Verilog.git,2021-10-30 18:01:47+00:00,,1,0xArt/Complex_Sinusoid_DDFS_Verilog,422955011,Verilog,Complex_Sinusoid_DDFS_Verilog,76,1,2022-04-11 19:18:53+00:00,[],https://api.github.com/licenses/gpl-3.0
137,https://github.com/sray0309/RISC-V-Processor-design.git,2021-10-30 00:22:32+00:00,Based on YSYX OSCPU framework,1,sray0309/RISC-V-Processor-design,422745413,Verilog,RISC-V-Processor-design,4627,1,2022-10-21 06:54:39+00:00,[],None
138,https://github.com/nkosinathintuli/eee3096s-prac-06-a-simpleCPU.git,2021-10-28 18:40:41+00:00,,0,nkosinathintuli/eee3096s-prac-06-a-simpleCPU,422317798,Verilog,eee3096s-prac-06-a-simpleCPU,7,1,2021-11-02 13:15:39+00:00,[],https://api.github.com/licenses/mit
139,https://github.com/ThomasQY/RISC-V_pipelined_cpu.git,2021-10-27 22:06:52+00:00,,0,ThomasQY/RISC-V_pipelined_cpu,421987110,Verilog,RISC-V_pipelined_cpu,1191,1,2023-02-11 20:26:23+00:00,[],None
140,https://github.com/LinKuangYen/IC_LAB_2021.git,2021-10-25 16:38:41+00:00,NYCU IC_LAB,0,LinKuangYen/IC_LAB_2021,421105031,Verilog,IC_LAB_2021,4941,1,2021-12-14 08:02:36+00:00,[],None
141,https://github.com/bluewww/openc910.git,2021-11-09 18:11:11+00:00,OpenXuantie - OpenC910 Core ,2,bluewww/openc910,426336422,Verilog,openc910,7613,1,2022-02-16 12:01:36+00:00,[],https://api.github.com/licenses/apache-2.0
142,https://github.com/michael-cummins/mini-ALU.git,2021-11-08 12:23:49+00:00,Minature ALU that performs different arithmetic operations on two 6 bit numbers for each three bit fxn number.,0,michael-cummins/mini-ALU,425827187,Verilog,mini-ALU,2674,1,2021-11-14 13:56:28+00:00,[],None
143,https://github.com/boilerplate-language/boilerplate-verilog.git,2021-11-06 04:45:32+00:00,Template for verilog,0,boilerplate-language/boilerplate-verilog,425157602,Verilog,boilerplate-verilog,397,1,2023-12-20 01:24:19+00:00,"['fpga', 'verilog', 'boilerplate', 'template']",https://api.github.com/licenses/mit
144,https://github.com/Qinghao-Li/EECS150-fa21_team12.git,2021-10-23 22:20:03+00:00,,0,Qinghao-Li/EECS150-fa21_team12,420534987,Verilog,EECS150-fa21_team12,414,0,2021-10-23 22:37:31+00:00,[],None
145,https://github.com/jfrimmel/ice40-env.git,2021-10-25 08:41:33+00:00,Collection of open source FPGA development tools forming an development environment for ice40 FPGA,0,jfrimmel/ice40-env,420943754,Verilog,ice40-env,4,0,2021-12-14 07:27:08+00:00,"['ice40', 'tinyfpga-bx', 'tinyfpga', 'fpga', 'development-environment']",None
146,https://github.com/shrutiprakashgupta/Pipelined-ALU.git,2021-10-24 08:58:22+00:00,Pipelined ALU RTL Implementation based on ARM7 ISA,1,shrutiprakashgupta/Pipelined-ALU,420633753,Verilog,Pipelined-ALU,637,0,2021-10-24 08:59:17+00:00,[],None
147,https://github.com/Chubbyman2/ECE253-Labs.git,2021-10-23 01:20:02+00:00,We learned Verilog in ECE253 through a series of labs. Included here are the lab guides and our submissions for each. Shoutout to Parth Dua for being my partner.,0,Chubbyman2/ECE253-Labs,420283938,Verilog,ECE253-Labs,7281,0,2021-12-21 04:05:55+00:00,[],None
148,https://github.com/MaxMorning/MIPS31Pipeline.git,2021-11-02 13:22:37+00:00,A MIPS pipeline processor support 31 instructions,0,MaxMorning/MIPS31Pipeline,423852699,Verilog,MIPS31Pipeline,46,0,2022-06-04 07:32:25+00:00,[],https://api.github.com/licenses/mit
149,https://github.com/EmJunaid/Risc-V-32I-Single-Cycle-Processor.git,2021-11-01 12:12:53+00:00,"Implementation of RiscV single cycle architecture consisting of six base instructions (R, I, B, S, J, U). ",2,EmJunaid/Risc-V-32I-Single-Cycle-Processor,423452442,Verilog,Risc-V-32I-Single-Cycle-Processor,43,0,2021-12-30 16:21:21+00:00,[],None
150,https://github.com/TonyJekyll/SortingModule.git,2021-10-25 18:52:44+00:00,,0,TonyJekyll/SortingModule,421147797,Verilog,SortingModule,176,0,2021-10-25 19:00:58+00:00,[],None
151,https://github.com/kingofcourier/verilogforsequtiallock.git,2021-10-29 06:19:07+00:00,design of a sequential sensitive lock with its testbench,0,kingofcourier/verilogforsequtiallock,422463035,Verilog,verilogforsequtiallock,3,0,2021-10-29 06:23:02+00:00,[],None
152,https://github.com/nuthanre/2-1-multiplexer.git,2021-10-29 17:11:58+00:00,Mux is implemented using bufif1 and bufif0,0,nuthanre/2-1-multiplexer,422655741,Verilog,2-1-multiplexer,2,0,2021-10-29 17:15:48+00:00,[],None
153,https://github.com/pooyaaf/University_Projects.git,2021-10-28 06:15:44+00:00,,0,pooyaaf/University_Projects,422086962,Verilog,University_Projects,9,0,2021-10-28 12:23:05+00:00,[],None
154,https://github.com/Weedmastercrucifer/FPGA_LAB.git,2021-10-29 09:14:58+00:00,Problems solved in EEE F348 FPGA System Design Lab,0,Weedmastercrucifer/FPGA_LAB,422512682,Verilog,FPGA_LAB,15,0,2022-01-19 16:13:27+00:00,[],None
155,https://github.com/quintana0004/combinational_logic.git,2021-10-29 04:17:07+00:00,"This is a combinational logic implemented with Verilog using Vivado, this is a challenge from a course of EDX called Introduction to hardware Design by the University of Galileo. ",0,quintana0004/combinational_logic,422439601,Verilog,combinational_logic,9,0,2021-10-29 04:52:04+00:00,[],None
156,https://github.com/AlmazShai/Snake_game_FPGA.git,2021-10-30 10:42:25+00:00,,0,AlmazShai/Snake_game_FPGA,422852654,Verilog,Snake_game_FPGA,4959,0,2021-12-12 15:52:35+00:00,[],None
157,https://github.com/feistjo/CE361Processor.git,2021-11-09 18:21:06+00:00,,1,feistjo/CE361Processor,426339346,Verilog,CE361Processor,12462,0,2021-12-08 05:57:05+00:00,[],None
158,https://github.com/tengopataraia123/Verilog.git,2021-11-04 07:57:58+00:00,,0,tengopataraia123/Verilog,424514042,Verilog,Verilog,52831,0,2021-12-17 19:10:30+00:00,[],None
159,https://github.com/SangTruongTan/RISCV_PIPELINE.git,2021-11-05 03:42:26+00:00,,1,SangTruongTan/RISCV_PIPELINE,424818955,Verilog,RISCV_PIPELINE,6170,0,2021-11-08 16:38:55+00:00,[],None
160,https://github.com/Yondela/EEE3096S_prac_06.git,2021-11-01 17:33:41+00:00,,0,Yondela/EEE3096S_prac_06,423557619,Verilog,EEE3096S_prac_06,1,0,2021-11-02 11:07:22+00:00,[],None
161,https://github.com/CarlosChen1126/110-1_ICDesign.git,2021-11-01 11:38:23+00:00,,0,CarlosChen1126/110-1_ICDesign,423442730,Verilog,110-1_ICDesign,18935,0,2021-12-30 18:39:21+00:00,[],None
162,https://github.com/lohith261201/DDCO-PROJECT-CONSTRUCT-A-CIRCUIT-TO-FIND-NUMBER-OF-1S-USING-VERILOG.git,2021-11-07 09:39:16+00:00,This project contains the source code and the test bench for building a circuit that finds number of 1's using verilog.,0,lohith261201/DDCO-PROJECT-CONSTRUCT-A-CIRCUIT-TO-FIND-NUMBER-OF-1S-USING-VERILOG,425463217,Verilog,DDCO-PROJECT-CONSTRUCT-A-CIRCUIT-TO-FIND-NUMBER-OF-1S-USING-VERILOG,2,0,2021-11-07 09:40:40+00:00,[],None
163,https://github.com/jyk2498/SDS_AE.git,2021-11-07 11:41:44+00:00,AES using verilog,0,jyk2498/SDS_AE,425487434,Verilog,SDS_AE,25,0,2021-11-18 17:03:30+00:00,[],None
164,https://github.com/mfkiwl/RISCV_Processor-1.git,2021-11-06 16:23:47+00:00,,1,mfkiwl/RISCV_Processor-1,425291536,,RISCV_Processor-1,1789,0,2021-11-21 06:43:37+00:00,[],None
165,https://github.com/vipvivek15/CPU-Pipeline.git,2021-11-04 23:21:38+00:00,Designing CPU Pipeline from scratch using Verilog,0,vipvivek15/CPU-Pipeline,424767838,Verilog,CPU-Pipeline,10,0,2021-11-04 23:22:34+00:00,[],None
166,https://github.com/MuhammedAbdalla/EC311-Final-Project.git,2021-11-03 17:10:01+00:00,Contains the .v project file to load onto your HDL software,1,MuhammedAbdalla/EC311-Final-Project,424314069,Verilog,EC311-Final-Project,964,0,2023-02-14 16:36:37+00:00,"['fpga', 'verilog', 'game', 'hdl', 'modular']",None
167,https://github.com/monicakarine/Verilog-primeiros-passos.git,2021-11-04 19:47:42+00:00,Some simple verilog programs,0,monicakarine/Verilog-primeiros-passos,424720857,Verilog,Verilog-primeiros-passos,2,0,2021-11-04 19:47:47+00:00,[],None
168,https://github.com/ejohnson9912/287Project.git,2021-11-08 23:44:54+00:00,Erik Johnson & Rob Lytton ECE 287 Final Project,1,ejohnson9912/287Project,426029503,Verilog,287Project,56610,0,2021-12-12 00:44:50+00:00,[],https://api.github.com/licenses/gpl-3.0
169,https://github.com/ShaanGondalia/GuitarHero.git,2021-11-09 22:07:25+00:00,ECE 350 Final Project,0,ShaanGondalia/GuitarHero,426401343,Verilog,GuitarHero,3905,0,2022-04-19 14:43:13+00:00,[],None
170,https://github.com/QEDady/Digital-Clock.git,2021-11-05 09:16:01+00:00,A simple digital clock showing minutes and seconds implemented with modularity in mind using Verilog,0,QEDady/Digital-Clock,424889422,Verilog,Digital-Clock,5,0,2021-11-05 13:44:47+00:00,[],None
171,https://github.com/imm-a/smallPosit_modular.git,2021-11-03 16:51:05+00:00,A modularized and approximated version of smallPosit HDL in Scala and CHISEL,0,imm-a/smallPosit_modular,424308070,Verilog,smallPosit_modular,1260,0,2023-03-31 03:21:02+00:00,[],https://api.github.com/licenses/bsd-3-clause
172,https://github.com/Abhijith-TR/Image-Processing.git,2021-10-24 12:29:39+00:00,Image Processing in Verilog,0,Abhijith-TR/Image-Processing,420678357,Verilog,Image-Processing,11971,0,2022-04-24 08:32:44+00:00,[],None
173,https://github.com/tortuenoire5408/VT_RNG_model.git,2021-10-24 12:51:11+00:00,,0,tortuenoire5408/VT_RNG_model,420683368,Verilog,VT_RNG_model,175,0,2021-10-24 14:29:23+00:00,[],None
174,https://github.com/jatin1322/Smart-carparking-system-using-verilog.git,2021-10-24 11:23:10+00:00,,2,jatin1322/Smart-carparking-system-using-verilog,420663747,Verilog,Smart-carparking-system-using-verilog,1855,0,2021-12-04 05:52:22+00:00,[],None
175,https://github.com/AshishVirdi/CS203-PROJECT.git,2021-10-24 12:58:56+00:00,Image processing using ICARUS Verilog(VHDL) ,0,AshishVirdi/CS203-PROJECT,420685066,Verilog,CS203-PROJECT,454,0,2022-07-04 08:05:37+00:00,[],None
176,https://github.com/VibhavGoriya/Cs203-Project.git,2021-10-24 13:44:26+00:00,,0,VibhavGoriya/Cs203-Project,420696192,Verilog,Cs203-Project,695,0,2022-07-26 06:44:44+00:00,[],None
177,https://github.com/YueHu123/handshake.git,2021-11-01 07:40:51+00:00,,0,YueHu123/handshake,423377641,Verilog,handshake,104,0,2021-11-01 11:59:29+00:00,[],None
178,https://github.com/tongza331/CPE223RC-Lab-ALU.git,2021-11-01 10:25:21+00:00,Lab เป็นส่วนหนึ่งของรายวิชา CPE223 KMUTT-RC ,0,tongza331/CPE223RC-Lab-ALU,423422824,Verilog,CPE223RC-Lab-ALU,13,0,2023-04-06 07:49:24+00:00,[],None
179,https://github.com/oliviawu77/dotProduct.git,2021-10-31 07:15:55+00:00,,0,oliviawu77/dotProduct,423079789,Verilog,dotProduct,38,0,2021-11-04 12:47:08+00:00,[],None
180,https://github.com/TheACE01/Proyecto_DL.git,2021-11-02 00:42:49+00:00,,0,TheACE01/Proyecto_DL,423660317,Verilog,Proyecto_DL,107,0,2021-11-16 04:19:47+00:00,[],None
181,https://github.com/matlalijr/prac-6.git,2021-11-01 21:27:02+00:00,,0,matlalijr/prac-6,423621051,Verilog,prac-6,9,0,2021-11-01 21:29:35+00:00,[],None
182,https://github.com/BerZaa/verilog_class.git,2021-10-25 14:51:41+00:00,,0,BerZaa/verilog_class,421066823,Verilog,verilog_class,4,0,2021-10-25 14:51:47+00:00,[],None
183,https://github.com/JyotiDhiman3/Smart-Car-Parking-System.git,2021-10-24 09:57:34+00:00,,0,JyotiDhiman3/Smart-Car-Parking-System,420645968,Verilog,Smart-Car-Parking-System,70,0,2022-07-04 10:17:01+00:00,[],None
184,https://github.com/khan-shahnawaz/ImageProcessing.git,2021-10-24 14:34:12+00:00,Implementation of some well known Image processing algorithms in verilog,2,khan-shahnawaz/ImageProcessing,420708667,Verilog,ImageProcessing,23550,0,2023-08-17 08:40:32+00:00,"['image-processing', 'verilog', 'python', 'rtl']",None
185,https://github.com/MiSTer-devel/Arcadia_MiSTer.git,2021-10-26 19:24:02+00:00,Emerson Arcadia 2001 core,1,MiSTer-devel/Arcadia_MiSTer,421556978,Verilog,Arcadia_MiSTer,843,0,2021-10-26 19:30:50+00:00,[],https://api.github.com/licenses/gpl-2.0
186,https://github.com/githubwqh/test01.git,2021-10-29 02:15:51+00:00,This is a test,0,githubwqh/test01,422415025,Verilog,test01,17,0,2021-10-29 02:44:30+00:00,[],https://api.github.com/licenses/gpl-3.0
187,https://github.com/Ag22EE/Single-Core-processor.git,2021-10-28 19:49:54+00:00,"logic modules written in Verilog The modules/files in this repository are not to be used for academic purposes. Using or copying these files with the intent of submission for an assignment is against the Aggie Honor Code. Copying work can result in suspension or expulsion. ""On my honor, as an Aggie, I have neither given nor received unauthorized aid on this academic work.""  This is public repository, meaning if you were able to find it, so can school officials. If you are suspected of copying files from this repo then you can be subject to provide evidence that your submission was your own work.  Texas A&M University students are responsible for authenticating all work submitted to an instructor. If asked, students must be able to produce proof that the item submitted is indeed the work of that student. Students must keep appropriate records at all times. The inability to authenticate one’s work, should the instructor request it, is sufficient grounds to initiate an academic dishonesty case.",0,Ag22EE/Single-Core-processor,422336642,Verilog,Single-Core-processor,10,0,2021-10-28 19:58:16+00:00,[],None
188,https://github.com/tsedlmeier/sinwave-generator.git,2021-11-04 10:51:55+00:00,FPGA Mudulated Sinewave Generator using LUT ,0,tsedlmeier/sinwave-generator,424560674,Verilog,sinwave-generator,2797,0,2021-11-04 11:28:07+00:00,[],None
189,https://github.com/ba144220/smith-waterman.git,2021-11-04 11:22:21+00:00,,0,ba144220/smith-waterman,424568531,Verilog,smith-waterman,12188,0,2021-11-04 11:51:43+00:00,[],None
190,https://github.com/SamMahara/Prac6_Files.git,2021-11-06 15:06:17+00:00,,0,SamMahara/Prac6_Files,425273509,Verilog,Prac6_Files,9,0,2021-11-06 15:19:25+00:00,[],None
191,https://github.com/jdgg98/Proyecto_Verilog.git,2021-11-06 04:24:19+00:00,Este es el repositorio del proyecto final del curso IE0323 Circuitos Digitales I,0,jdgg98/Proyecto_Verilog,425154680,Verilog,Proyecto_Verilog,19,0,2021-11-06 04:32:54+00:00,[],None
192,https://github.com/UmeshDeshmukh/AHD_RV32I.git,2021-11-06 17:00:11+00:00,RISC-V rv32i processor ,0,UmeshDeshmukh/AHD_RV32I,425299576,Verilog,AHD_RV32I,7179,0,2022-03-01 20:14:51+00:00,[],None
193,https://github.com/JD-14/RISC_machine.git,2021-11-05 02:42:36+00:00, Design and Synthesis of a RISC Stored-Program Machine,0,JD-14/RISC_machine,424807301,Verilog,RISC_machine,18,0,2021-11-24 20:36:14+00:00,[],None
194,https://github.com/adithya-m08/DDCO-Project.git,2021-11-07 14:45:30+00:00,,0,adithya-m08/DDCO-Project,425529986,Verilog,DDCO-Project,83,0,2021-11-21 12:57:00+00:00,[],None
195,https://github.com/73jn/SoC-quartus.git,2021-11-06 13:53:47+00:00,,0,73jn/SoC-quartus,425256702,Verilog,SoC-quartus,109626,0,2021-11-10 14:05:24+00:00,[],None
196,https://github.com/amiq-eda/example-projects-uvm_ref_flow_1.1.git,2021-11-05 10:00:50+00:00,,1,amiq-eda/example-projects-uvm_ref_flow_1.1,424901715,Verilog,example-projects-uvm_ref_flow_1.1,4386,0,2021-11-05 10:09:16+00:00,[],
197,https://github.com/flagchess/4-bit-full-adder.git,2021-11-02 02:53:48+00:00,,0,flagchess/4-bit-full-adder,423687543,Verilog,4-bit-full-adder,4,0,2021-11-02 02:57:31+00:00,[],None
198,https://github.com/annavanheusden/computerArchitecture_assignments.git,2021-11-02 11:02:23+00:00,Assignments on ARMv8 for course Computer Architecture: single cycle and pipelined in Verilog,0,annavanheusden/computerArchitecture_assignments,423809266,Verilog,computerArchitecture_assignments,207,0,2021-11-02 11:06:57+00:00,[],None
199,https://github.com/mohammedabdulhaq/M-project.git,2021-10-30 05:01:20+00:00,,0,mohammedabdulhaq/M-project,422788212,Verilog,M-project,2302,0,2021-11-13 15:44:26+00:00,[],None
200,https://github.com/nllmdwks/Vivado_Code.git,2021-10-27 12:59:47+00:00,数字逻辑与系统设计代码,0,nllmdwks/Vivado_Code,421819621,,Vivado_Code,16039,0,2021-10-27 12:59:48+00:00,[],None
201,https://github.com/gusah009/Logic-circuit-and-design.git,2021-10-27 10:13:03+00:00,학부 논리회로 및 설계 실험,0,gusah009/Logic-circuit-and-design,421768991,Verilog,Logic-circuit-and-design,49316,0,2021-12-22 08:56:37+00:00,[],None
202,https://github.com/sabelosiba/EEEPrac06.git,2021-11-03 22:14:37+00:00,practical 6 EEE content,0,sabelosiba/EEEPrac06,424396025,Verilog,EEEPrac06,10,0,2021-11-03 22:35:08+00:00,[],None
203,https://github.com/NicolasPR-BR/hdlbitsSolutions.git,2021-10-24 23:27:44+00:00,My solutions to HDLBits — Verilog Practice,0,NicolasPR-BR/hdlbitsSolutions,420819839,Verilog,hdlbitsSolutions,7,0,2023-09-08 21:56:32+00:00,"['verilog-hdl', 'fpga', 'hdlbits', 'hdl', 'hardware-description-language']",https://api.github.com/licenses/unlicense
204,https://github.com/Nedjabat/CPEN-211-Git.git,2021-10-27 07:03:53+00:00,cpen 211 labs,0,Nedjabat/CPEN-211-Git,421711381,Verilog,CPEN-211-Git,10985,0,2021-12-03 16:58:06+00:00,[],None
205,https://github.com/gurcangul/Ceng311-Assignments.git,2021-10-28 18:39:56+00:00,Ceng 311 Assignments ,0,gurcangul/Ceng311-Assignments,422317604,Verilog,Ceng311-Assignments,3421,0,2022-05-31 08:07:10+00:00,[],None
206,https://github.com/wnoyan/Digital-System-Design-Lab-Works.git,2021-10-31 17:36:08+00:00,"Arithmetic Unit, Arithmetic Logic Unit and Data Transferring using Tri-state Buffer register have been implemented using flip-flops and gates in Logisim.",1,wnoyan/Digital-System-Design-Lab-Works,423216833,Verilog,Digital-System-Design-Lab-Works,17667,0,2021-12-14 11:26:25+00:00,"['logisim', 'logisim-computer', 'logisim-alu', 'verilog', 'digital-system-design']",https://api.github.com/licenses/mit
207,https://github.com/shrutiprakashgupta/Floating-Point-Adder.git,2021-10-24 09:23:16+00:00,RTL Implementation of Floating Point Adder and Verification with System Verilog,1,shrutiprakashgupta/Floating-Point-Adder,420638870,Verilog,Floating-Point-Adder,97,0,2021-10-24 09:23:54+00:00,[],None
208,https://github.com/brandenap1/SPIMasterVerilog.git,2021-10-28 16:16:55+00:00,Master module for SPI Interface communication ,0,brandenap1/SPIMasterVerilog,422273670,Verilog,SPIMasterVerilog,2,0,2021-10-28 16:38:39+00:00,[],None
209,https://github.com/SawMl/Verilog-Lab2.git,2021-10-28 01:07:34+00:00,CECS 341 Verilog,0,SawMl/Verilog-Lab2,422021804,Verilog,Verilog-Lab2,924,0,2021-11-04 20:44:59+00:00,[],None
210,https://github.com/t-c-huang/verilog-lab.git,2021-10-28 01:53:11+00:00,NCKU CSIE Verilog lab,0,t-c-huang/verilog-lab,422031367,Verilog,verilog-lab,21783,0,2021-12-01 14:14:19+00:00,[],None
211,https://github.com/RonnyZF/DFX.git,2021-11-09 17:00:37+00:00,,0,RonnyZF/DFX,426314881,Verilog,DFX,14805,0,2021-12-13 16:12:23+00:00,[],None
212,https://github.com/BeratAsrin/Motor-Speed-Controller-According-to-the-Temperature-with-FPGA.git,2021-11-07 12:55:22+00:00,,0,BeratAsrin/Motor-Speed-Controller-According-to-the-Temperature-with-FPGA,425503101,Verilog,Motor-Speed-Controller-According-to-the-Temperature-with-FPGA,6793,0,2021-11-07 13:20:32+00:00,[],None
213,https://github.com/sunbanett40/SystemVerilog-Programming-II.git,2021-11-04 19:29:56+00:00,Second year SystemVerilog,0,sunbanett40/SystemVerilog-Programming-II,424716076,Verilog,SystemVerilog-Programming-II,39842,0,2021-11-15 15:46:56+00:00,[],None
214,https://github.com/Gangapgr/akhila.git,2021-10-27 06:51:55+00:00,ag,0,Gangapgr/akhila,421708076,Verilog,akhila,0,0,2021-10-30 07:53:04+00:00,[],None
215,https://github.com/UsamaMinhaj/RISC-V-Architecture.git,2021-11-07 09:54:21+00:00,,0,UsamaMinhaj/RISC-V-Architecture,425454812,Verilog,RISC-V-Architecture,5,0,2022-12-16 14:38:37+00:00,[],None
216,https://github.com/een212020/Sensor_and_Adaptation_Units.git,2021-11-03 14:45:27+00:00,,0,een212020/Sensor_and_Adaptation_Units,424262973,Verilog,Sensor_and_Adaptation_Units,1095,0,2021-11-03 17:06:47+00:00,[],None
217,https://github.com/Adobe94/HDLBits.git,2021-10-25 14:04:03+00:00,The answer of HDLBits,0,Adobe94/HDLBits,421048855,Verilog,HDLBits,27,0,2021-11-29 15:21:42+00:00,[],https://api.github.com/licenses/mit
218,https://github.com/alanswx/GaryII.git,2021-10-25 20:15:16+00:00,,0,alanswx/GaryII,421171505,Verilog,GaryII,270,0,2021-10-26 23:26:25+00:00,[],None
219,https://github.com/christina-chang-tw/2nd-year-lab.git,2021-11-02 15:57:26+00:00,This repository contains the my lab works,0,christina-chang-tw/2nd-year-lab,423908468,Verilog,2nd-year-lab,1275,0,2021-12-14 16:27:30+00:00,[],None
220,https://github.com/KimiaMontazeri/CE201-LC-Lab.git,2021-10-23 15:38:13+00:00,Logic Circuit Laboratory ,0,KimiaMontazeri/CE201-LC-Lab,420452622,Verilog,CE201-LC-Lab,7331,0,2024-01-05 10:10:38+00:00,"['logic-circuit', 'verilog']",None
221,https://github.com/RAYogeshwaran/verilogProject.git,2021-10-31 18:21:34+00:00,,0,RAYogeshwaran/verilogProject,423227596,Verilog,verilogProject,23,0,2021-10-31 18:29:30+00:00,[],None
222,https://github.com/wennitao/RISCV-CPU.git,2021-10-31 08:41:25+00:00,A RISCV CPU implemented in Tomasulo’s Algorithm that can run on FPGA.,0,wennitao/RISCV-CPU,423095228,Verilog,RISCV-CPU,6324,0,2023-04-06 04:30:08+00:00,[],None
223,https://github.com/pooyaaf/Computer_Arithmatic.git,2021-10-28 16:54:27+00:00,Fall 2021,0,pooyaaf/Computer_Arithmatic,422285949,Verilog,Computer_Arithmatic,6035,0,2022-04-05 12:34:13+00:00,[],None
224,https://github.com/Sasanka-GRS/Verilog-Logic-Gates-Code-TestBench.git,2021-10-26 20:30:23+00:00,,0,Sasanka-GRS/Verilog-Logic-Gates-Code-TestBench,421575052,Verilog,Verilog-Logic-Gates-Code-TestBench,515,0,2022-08-05 13:08:30+00:00,[],None
225,https://github.com/SanjaySivalingam/FPGA-to-FPGA_communication_using_USB_2.0_protocol.git,2021-10-25 16:14:20+00:00,,0,SanjaySivalingam/FPGA-to-FPGA_communication_using_USB_2.0_protocol,421096754,Verilog,FPGA-to-FPGA_communication_using_USB_2.0_protocol,18,0,2022-08-24 06:37:50+00:00,[],None
226,https://github.com/rohitkinha/Smart_Car_Parking_System.git,2021-10-24 09:17:56+00:00,,0,rohitkinha/Smart_Car_Parking_System,420637849,Verilog,Smart_Car_Parking_System,474,0,2022-07-04 10:12:32+00:00,[],None
227,https://github.com/shrutiprakashgupta/UART-SOC.git,2021-10-24 09:02:22+00:00,RTL Implementation of UART Protocol ,1,shrutiprakashgupta/UART-SOC,420634578,Verilog,UART-SOC,346,0,2021-10-24 09:03:15+00:00,[],None
228,https://github.com/MiSTer-devel/Arcade-Finalizer_MiSTer.git,2021-10-25 16:49:20+00:00,Finalizer - Super Transformation for MiSTer,3,MiSTer-devel/Arcade-Finalizer_MiSTer,421108501,Verilog,Arcade-Finalizer_MiSTer,3636,0,2022-01-01 05:57:15+00:00,[],None
229,https://github.com/iWasHere1314/ysyx_dev.git,2021-10-27 13:22:49+00:00,,0,iWasHere1314/ysyx_dev,421827588,Verilog,ysyx_dev,3756,0,2021-10-30 05:26:45+00:00,[],None
230,https://github.com/jsunku/eclypsez7.git,2021-10-27 13:47:54+00:00,Eclypse-z7 board projects,0,jsunku/eclypsez7,421836742,,eclypsez7,323,0,2022-11-11 16:30:02+00:00,[],None
231,https://github.com/twyayaya/en_s_de_proj.git,2021-10-25 14:33:35+00:00,,0,twyayaya/en_s_de_proj,421060123,Verilog,en_s_de_proj,5137,0,2021-12-08 16:03:16+00:00,[],None
232,https://github.com/JFrancoCompE/CECS-460---System-on-Programmable-Chip-Design.git,2021-10-26 03:12:54+00:00,,0,JFrancoCompE/CECS-460---System-on-Programmable-Chip-Design,421262786,Verilog,CECS-460---System-on-Programmable-Chip-Design,2615,0,2021-10-26 04:06:57+00:00,[],None
233,https://github.com/muhan-alan-li/circuit-design-with-verilog.git,2021-10-23 23:16:01+00:00,Collection of lab files created over the course of a semester for my hardware course at UBC,0,muhan-alan-li/circuit-design-with-verilog,420543205,Verilog,circuit-design-with-verilog,629,0,2022-01-25 20:32:09+00:00,[],None
234,https://github.com/cody598/GSensor-Tetris.git,2021-10-25 05:17:34+00:00,Original Tetris Game With a Twist - Using an Accelerometer,1,cody598/GSensor-Tetris,420887623,Verilog,GSensor-Tetris,106435,0,2021-12-13 16:25:58+00:00,[],None
235,https://github.com/JustinElGG/2021_DIC.git,2021-11-03 11:55:53+00:00,,0,JustinElGG/2021_DIC,424204468,Verilog,2021_DIC,5839,0,2021-11-03 12:00:37+00:00,[],None
236,https://github.com/oneonlee/Verilog.git,2021-11-03 14:56:51+00:00,🎛️ Verilog Projects,0,oneonlee/Verilog,424267516,Verilog,Verilog,289,0,2022-12-11 12:21:12+00:00,[],None
237,https://github.com/D3r3k23/iVerilogTemplate.git,2021-11-05 07:57:10+00:00,"Icarus Verilog, GTKWave",0,D3r3k23/iVerilogTemplate,424868697,Verilog,iVerilogTemplate,6,0,2023-10-12 13:10:35+00:00,"['verilog', 'iverilog']",None
238,https://github.com/pccql/projeto-infraHard.git,2021-11-08 21:44:46+00:00,,0,pccql/projeto-infraHard,426003434,Verilog,projeto-infraHard,2079,0,2021-11-27 03:06:39+00:00,[],None
239,https://github.com/ghxu-1017/axi_stream.git,2021-11-07 10:20:27+00:00,interview item,0,ghxu-1017/axi_stream,425471265,Verilog,axi_stream,3251,0,2021-11-07 17:09:39+00:00,[],None
240,https://github.com/Nishaan-Sewnath/EEE3095SPrac6.git,2021-11-01 18:53:20+00:00,,0,Nishaan-Sewnath/EEE3095SPrac6,423581010,Verilog,EEE3095SPrac6,19,0,2021-11-05 18:56:35+00:00,[],None
241,https://github.com/cam-br0wn/alu.git,2021-11-06 20:14:40+00:00,Verilog ALU project,0,cam-br0wn/alu,425339290,Verilog,alu,12,0,2021-11-07 05:00:39+00:00,[],None
242,https://github.com/Jarrett0326/MAIN_PROJECT.git,2021-11-02 17:26:13+00:00,,0,Jarrett0326/MAIN_PROJECT,423937225,Verilog,MAIN_PROJECT,8,0,2021-11-21 08:14:03+00:00,[],None
243,https://github.com/jacob-02/Eyantra.git,2021-11-04 16:35:40+00:00,,0,jacob-02/Eyantra,424666601,Verilog,Eyantra,3250,0,2021-11-13 17:41:57+00:00,[],None
244,https://github.com/Gabrielgr01/Transmisor-Codigo-Morse.git,2021-11-01 20:17:39+00:00,Transmisor de mensajes en código Morse.,0,Gabrielgr01/Transmisor-Codigo-Morse,423604196,Verilog,Transmisor-Codigo-Morse,2853,0,2021-11-22 00:41:48+00:00,[],None
245,https://github.com/ee-ortiz/Proyecto_SED.git,2021-10-27 15:09:28+00:00,,0,ee-ortiz/Proyecto_SED,421866247,Verilog,Proyecto_SED,63877,0,2021-11-10 21:59:31+00:00,[],None
246,https://github.com/Vaishnavi1627/Lowtohighspeed-data-transfer-with-memories.git,2021-10-28 05:52:21+00:00,,0,Vaishnavi1627/Lowtohighspeed-data-transfer-with-memories,422081221,Verilog,Lowtohighspeed-data-transfer-with-memories,5,0,2021-10-28 05:55:32+00:00,[],None
247,https://github.com/Amank2854/Vending-Machine.git,2021-10-23 06:10:09+00:00,The following project aims at simulating the functioning of a Vending Machine using Verilog HDL and the Finite State Machine model.,0,Amank2854/Vending-Machine,420329924,Verilog,Vending-Machine,348,0,2021-12-06 16:59:08+00:00,[],None
248,https://github.com/saurabhsls/Sequencial-Mulitplier---verilog.git,2021-10-23 05:59:20+00:00,,0,saurabhsls/Sequencial-Mulitplier---verilog,420327880,Verilog,Sequencial-Mulitplier---verilog,7,0,2021-10-23 06:00:08+00:00,[],None
249,https://github.com/efraintg13/Lab9-14_ECE369.git,2021-10-23 22:41:09+00:00,,0,efraintg13/Lab9-14_ECE369,420538233,,Lab9-14_ECE369,19,0,2021-12-05 17:58:40+00:00,[],None
250,https://github.com/marenra3/EENG2131.git,2021-11-03 17:07:35+00:00,digital systems,0,marenra3/EENG2131,424313286,Verilog,EENG2131,23,0,2021-12-22 05:56:05+00:00,[],None
251,https://github.com/unal-edigital1-lab/lab00-disuarezr.git,2021-11-02 18:08:01+00:00,lab00-disuarezr created by GitHub Classroom,0,unal-edigital1-lab/lab00-disuarezr,423949613,Verilog,lab00-disuarezr,67044,0,2021-11-02 18:08:08+00:00,[],https://api.github.com/licenses/gpl-3.0
252,https://github.com/SachiniW/RISC-V_Processor.git,2021-10-30 07:57:13+00:00,RV32I Core - Microarchitecture Evaluation for RV32I base ISA,0,SachiniW/RISC-V_Processor,422819495,Verilog,RISC-V_Processor,11587,0,2022-02-09 16:34:49+00:00,[],None
253,https://github.com/kmnsys/RISC-V-32-bit-CPU.git,2021-11-07 13:06:46+00:00,,0,kmnsys/RISC-V-32-bit-CPU,425505676,Verilog,RISC-V-32-bit-CPU,3437,0,2021-11-07 13:49:09+00:00,[],None
254,https://github.com/Sebastianzvla/BCD.git,2021-10-28 18:32:42+00:00,,0,Sebastianzvla/BCD,422315536,Verilog,BCD,0,0,2021-10-28 18:35:05+00:00,[],None
255,https://github.com/RVVeliscu/Carry-lookahead-adder.git,2021-10-28 18:53:21+00:00,16-bit carry-lookahead adder implemented using Verilog HDL,0,RVVeliscu/Carry-lookahead-adder,422321334,Verilog,Carry-lookahead-adder,62,0,2021-10-28 18:55:05+00:00,[],None
256,https://github.com/Ch-harsha/BE-Project.git,2021-11-03 13:40:51+00:00,,0,Ch-harsha/BE-Project,424238983,Verilog,BE-Project,2898,0,2021-11-14 09:04:55+00:00,[],None
257,https://github.com/payalmohapatra/ALU-Design-using-structural-verilog.git,2021-11-03 00:17:35+00:00,CE-361 :: Computer Architecture Project ,0,payalmohapatra/ALU-Design-using-structural-verilog,424038900,Verilog,ALU-Design-using-structural-verilog,119,0,2022-01-30 01:06:06+00:00,[],None
258,https://github.com/Araav7/Digital-Design.git,2021-11-05 06:53:18+00:00,FPGA design project: Real time audio visualizer ,0,Araav7/Digital-Design,424854587,Verilog,Digital-Design,28,0,2021-11-05 06:58:41+00:00,[],None
259,https://github.com/xzy3/electronic-geartrain.git,2021-10-23 19:13:46+00:00,,0,xzy3/electronic-geartrain,420501560,Verilog,electronic-geartrain,51,0,2021-11-08 15:24:18+00:00,[],https://api.github.com/licenses/bsd-2-clause
260,https://github.com/Parth-Jain-2002/CS203_Project_SmartHome_Automation.git,2021-10-24 15:36:02+00:00,,0,Parth-Jain-2002/CS203_Project_SmartHome_Automation,420723695,Verilog,CS203_Project_SmartHome_Automation,38,0,2022-03-01 14:09:02+00:00,[],None
261,https://github.com/lashicr7/CS203-proj.git,2021-10-24 13:58:12+00:00,,0,lashicr7/CS203-proj,420699636,Verilog,CS203-proj,18,0,2022-05-20 13:50:21+00:00,[],None
262,https://github.com/CrypticMessenger/Encryption-Decryption-using-MM.git,2021-10-24 03:34:56+00:00,"modelled encryption-decryption module using verilog. Given a text file, it can be encrypted using encryptor and can be decrypted later using decryptor.",1,CrypticMessenger/Encryption-Decryption-using-MM,420578571,Verilog,Encryption-Decryption-using-MM,505,0,2022-11-29 06:58:27+00:00,"['cryptography', 'encryption-decryption', 'logic-design', 'verilog']",None
263,https://github.com/tortuenoire5408/CellBased2015_final.git,2021-10-26 08:50:11+00:00,,0,tortuenoire5408/CellBased2015_final,421349786,Verilog,CellBased2015_final,45441,0,2021-10-30 15:11:44+00:00,[],None
264,https://github.com/sahar-mhd/single-cycle.git,2021-10-31 19:03:59+00:00,,0,sahar-mhd/single-cycle,423236819,Verilog,single-cycle,6,0,2021-10-31 19:22:16+00:00,[],None
265,https://github.com/thuhongxiaomi/SHA-256-Verilog-HDL.git,2021-10-31 11:40:35+00:00,"SHA-2 (Secure Hash Algorithm 2), of which SHA-256 is a part, is one of the most popular hashing algorithms out there.",0,thuhongxiaomi/SHA-256-Verilog-HDL,423131174,,SHA-256-Verilog-HDL,13,0,2021-10-31 11:40:36+00:00,[],None
266,https://github.com/ateff000/simple_uart.git,2021-10-27 15:26:42+00:00,,0,ateff000/simple_uart,421872524,Verilog,simple_uart,6,0,2021-11-09 07:24:25+00:00,[],None
267,https://github.com/saberebrn/computer-arch-lab.git,2021-11-01 14:24:41+00:00,,0,saberebrn/computer-arch-lab,423494612,Verilog,computer-arch-lab,37,0,2021-11-01 14:37:50+00:00,[],None
268,https://github.com/DeKezster7/EEEPrac6.git,2021-11-01 18:42:24+00:00,,0,DeKezster7/EEEPrac6,423577761,Verilog,EEEPrac6,11,0,2021-11-03 21:06:49+00:00,[],None
269,https://github.com/charvibannur/4-bit-register-verilog.git,2021-11-02 09:15:58+00:00,"Designed and implemented a four-bit Register with Four D flip–flops and Four 4 × 1 Multiplexers with mode selection inputs s1 and s0. The Register operates according to the values of select lines, if s1s0=00, no change, s1s0=01 complement output, s1s0=10, shift the bits to the right, &amp; s1s0=11, shift the bits to left.",0,charvibannur/4-bit-register-verilog,423776725,Verilog,4-bit-register-verilog,137,0,2021-11-08 07:05:55+00:00,[],None
270,https://github.com/aenache99/ASC_Mihai.git,2021-11-02 10:29:34+00:00,Laboratorul de ASC,0,aenache99/ASC_Mihai,423799324,Verilog,ASC_Mihai,157,0,2021-12-13 20:32:12+00:00,[],None
271,https://github.com/AkhonaMsubo/Practicle-6.git,2021-11-01 20:07:56+00:00,,0,AkhonaMsubo/Practicle-6,423601578,Verilog,Practicle-6,3,0,2021-11-01 20:13:05+00:00,[],None
272,https://github.com/amonbon/Digitales_II.git,2021-11-02 01:55:44+00:00,Repositorio con todos los proyectos del curso Circuitos Digitales 2 de la UCR. ,2,amonbon/Digitales_II,423675105,Verilog,Digitales_II,13957,0,2021-12-24 15:31:20+00:00,[],None
273,https://github.com/Ivansquark/risc5.git,2021-11-04 17:32:32+00:00,,0,Ivansquark/risc5,424683328,Verilog,risc5,2413,0,2021-11-05 19:55:42+00:00,[],None
274,https://github.com/henanaaz/BTech-Project.git,2021-11-05 08:41:36+00:00,Academic Project for B.Tech. ECE ,0,henanaaz/BTech-Project,424880295,Verilog,BTech-Project,6,0,2022-10-16 17:15:53+00:00,[],None
275,https://github.com/KevinChenWu/Proyect-1-Digital-2.git,2021-11-07 14:45:19+00:00,"Proyect 1: PHY layer design of PCIe interface, IE-0523 Digital Circuits 2, University of Costa Rica",0,KevinChenWu/Proyect-1-Digital-2,425529933,Verilog,Proyect-1-Digital-2,1585,0,2021-11-08 02:45:38+00:00,[],https://api.github.com/licenses/gpl-3.0
276,https://github.com/hclll/ca1101.git,2021-11-08 09:21:01+00:00,,0,hclll/ca1101,425771782,Verilog,ca1101,7373,0,2022-04-19 10:44:57+00:00,[],None
277,https://github.com/trinhgiahuy/verilogLanguageApplication.git,2021-11-04 20:31:01+00:00,,0,trinhgiahuy/verilogLanguageApplication,424731998,Verilog,verilogLanguageApplication,29,0,2022-01-01 17:54:50+00:00,[],None
278,https://github.com/mukhatarsheik/bemajorproject.git,2021-11-05 04:18:10+00:00,vlsi based project,0,mukhatarsheik/bemajorproject,424825740,Verilog,bemajorproject,2324,0,2021-11-14 08:57:01+00:00,[],None
279,https://github.com/HashemKhaled/RISC-V_Processor_HB.git,2021-10-30 18:50:04+00:00,"A pipelined implementation for a RISC-V processor, implemented as project 1 for computer architecture class.",0,HashemKhaled/RISC-V_Processor_HB,422965203,Verilog,RISC-V_Processor_HB,1889,0,2021-11-21 20:49:31+00:00,[],None
280,https://github.com/chkim1103/ksa-.git,2021-11-08 09:48:11+00:00,,0,chkim1103/ksa-,425780265,Verilog,ksa-,10,0,2021-11-08 09:59:24+00:00,[],None
281,https://github.com/stineje/osu-toy-sram.git,2021-11-05 19:33:50+00:00,,0,stineje/osu-toy-sram,425063934,Verilog,osu-toy-sram,197686,0,2022-09-09 17:55:09+00:00,[],https://api.github.com/licenses/apache-2.0
282,https://github.com/KyleNguyen711/EE178-LAB_1.git,2021-10-25 04:19:16+00:00,,0,KyleNguyen711/EE178-LAB_1,420875875,Verilog,EE178-LAB_1,998,0,2021-10-25 04:39:28+00:00,[],None
283,https://github.com/HiSandeep/project1.git,2021-10-27 07:35:53+00:00,explaination purpose,0,HiSandeep/project1,421720968,Verilog,project1,3,0,2021-10-27 07:48:30+00:00,[],None
284,https://github.com/manuelaandrade/EletronicaDigital.git,2021-10-25 06:28:14+00:00,Atividades referentes a disciplina de Eletrônica Digital no semestre letivo de 2021.1 - UFPE,0,manuelaandrade/EletronicaDigital,420903385,Verilog,EletronicaDigital,7089,0,2021-10-25 17:41:23+00:00,[],None
285,https://github.com/juliandalfonso/mips-cpu.git,2021-10-23 23:29:57+00:00,CPU construido en verilog y VHDL para la materia de arquitectura de computadores,0,juliandalfonso/mips-cpu,420545025,Verilog,mips-cpu,19251,0,2021-10-23 23:33:31+00:00,[],None
286,https://github.com/JanmeetIITrpr/RSA-Cryptography-using-Verilog.git,2021-10-24 17:45:19+00:00,,0,JanmeetIITrpr/RSA-Cryptography-using-Verilog,420753625,Verilog,RSA-Cryptography-using-Verilog,1012,0,2022-07-04 16:59:37+00:00,[],None
287,https://github.com/wcy-0312/verilog_lab.git,2021-10-28 03:32:30+00:00,,1,wcy-0312/verilog_lab,422052793,Verilog,verilog_lab,69,0,2022-01-08 07:38:04+00:00,[],None
288,https://github.com/aaryaapg/Verilog-HDL-Projects.git,2021-10-26 09:51:00+00:00,Icarus Verilog + GTKWave,0,aaryaapg/Verilog-HDL-Projects,421368450,Verilog,Verilog-HDL-Projects,15,0,2021-10-28 15:59:14+00:00,[],None
289,https://github.com/nuthanre/Verilog-code---gates.git,2021-10-29 16:50:24+00:00,,0,nuthanre/Verilog-code---gates,422649594,Verilog,Verilog-code---gates,6,0,2021-10-29 17:03:42+00:00,[],None
290,https://github.com/wasdfre/3-8-adder-and-digital-.git,2021-10-31 11:27:56+00:00,3-8译码器实现全加器以及 7端数码管的译码器,0,wasdfre/3-8-adder-and-digital-,423128473,Verilog,3-8-adder-and-digital-,12,0,2021-12-30 18:47:25+00:00,[],None
291,https://github.com/1z2s3e4v/CVSD-2021.git,2021-11-04 08:28:41+00:00,,1,1z2s3e4v/CVSD-2021,424521801,Verilog,CVSD-2021,102765,0,2022-01-06 15:18:26+00:00,[],None
292,https://github.com/Guyutongxue/Design_of_Digital_Logic.git,2021-11-02 09:32:09+00:00,,0,Guyutongxue/Design_of_Digital_Logic,423781672,Verilog,Design_of_Digital_Logic,11292,0,2023-07-25 02:49:48+00:00,"['homework', 'pku']",None
293,https://github.com/mrcromulent/Reaction_Timer.git,2021-11-02 03:56:19+00:00,A reaction timer program implemented in Verlilog to be run on a Basys3,0,mrcromulent/Reaction_Timer,423700374,Verilog,Reaction_Timer,12,0,2021-11-10 03:39:13+00:00,[],None
294,https://github.com/omiya2106/SSCS_PICO_chip5.git,2021-11-02 16:45:54+00:00,,0,omiya2106/SSCS_PICO_chip5,423924606,Verilog,SSCS_PICO_chip5,28358,0,2021-11-25 16:21:52+00:00,[],https://api.github.com/licenses/apache-2.0
295,https://github.com/HALxmont/SonarOnChipOK.git,2021-11-08 19:25:58+00:00,,1,HALxmont/SonarOnChipOK,425966734,Verilog,SonarOnChipOK,15261,0,2021-11-08 19:57:50+00:00,[],https://api.github.com/licenses/apache-2.0
296,https://github.com/bluelove8939/Image-Processing-with-Verilog.git,2021-11-09 15:43:45+00:00,Image Processing with Verilog,0,bluelove8939/Image-Processing-with-Verilog,426287943,Verilog,Image-Processing-with-Verilog,4,0,2021-11-09 15:44:16+00:00,[],None
297,https://github.com/Dualock/Proyecto2_Digitales.git,2021-11-09 07:16:22+00:00,,0,Dualock/Proyecto2_Digitales,426128223,Verilog,Proyecto2_Digitales,4485,0,2021-12-07 08:50:53+00:00,[],None
298,https://github.com/AndreasBakke/DIC-project.git,2021-11-06 15:12:45+00:00,Verilog and Spice models of 2021 DIC project,0,AndreasBakke/DIC-project,425275068,Verilog,DIC-project,1174,0,2022-11-09 15:32:58+00:00,[],None
299,https://github.com/emlie/dic_h21.git,2021-11-08 15:32:56+00:00,Design of Integrated Circuits | H21 Group Project,1,emlie/dic_h21,425893367,Verilog,dic_h21,43,0,2021-11-19 05:08:01+00:00,[],None
300,https://github.com/seemown666/Practical_6_NDLSIM016_NPLSHA003.git,2021-11-03 19:50:44+00:00," CU with the storeR functionality restored, an extension to the provided testbench that adds a second loadR instruction",0,seemown666/Practical_6_NDLSIM016_NPLSHA003,424360393,Verilog,Practical_6_NDLSIM016_NPLSHA003,2,0,2021-11-03 21:45:23+00:00,[],None
301,https://github.com/AVeguilla/ENG2131-LAB.git,2021-11-03 17:08:16+00:00,EENG2131-Lab repository for all of my lab projects.,0,AVeguilla/ENG2131-LAB,424313507,Verilog,ENG2131-LAB,22142,0,2021-12-15 18:48:44+00:00,[],None
302,https://github.com/josdik/verilog_div.git,2021-11-02 14:53:40+00:00,A very shitty verilog unsigned divider,0,josdik/verilog_div,423885486,Verilog,verilog_div,4,0,2021-11-03 03:06:08+00:00,[],None
303,https://github.com/hajrezvan/logic_lab.git,2021-11-07 06:11:55+00:00,VHDL codes for logic laboratory ,0,hajrezvan/logic_lab,425427469,Verilog,logic_lab,2,0,2021-11-14 05:49:32+00:00,[],None
304,https://github.com/Hola39e/MIPS_Multi_Implementation.git,2021-11-06 06:43:16+00:00,MIPS Single Cycle/Multi Cyle/5-Stage Pipeline Verilog Implementation,0,Hola39e/MIPS_Multi_Implementation,425175279,Verilog,MIPS_Multi_Implementation,54,0,2021-11-06 10:56:39+00:00,[],https://api.github.com/licenses/mit
305,https://github.com/jschramk/ece554_final_project.git,2021-11-02 20:59:48+00:00,Coding! at the Disco's Magnum Opus,0,jschramk/ece554_final_project,423997286,Verilog,ece554_final_project,145963,0,2021-12-18 05:30:19+00:00,[],None
306,https://github.com/alexandre-roque/NriscMonocycleProcessor.git,2021-11-03 15:07:02+00:00,Esse foi um trabalho feito durante a disciplina de Arquitetura de Organização de Software. O objetivo era criar um processador monociclo na linguagem Verilog que interpretasse instruções em binário. ,0,alexandre-roque/NriscMonocycleProcessor,424271361,Verilog,NriscMonocycleProcessor,1548,0,2021-11-17 22:04:31+00:00,[],None
307,https://github.com/BlindQlouder/nextpnr-pcsclkdiv-issue.git,2021-11-09 18:41:19+00:00,,0,BlindQlouder/nextpnr-pcsclkdiv-issue,426346009,Verilog,nextpnr-pcsclkdiv-issue,52,0,2021-11-09 18:47:16+00:00,[],None
308,https://github.com/Ramsesuct/EEE3096S-PRAC-6.git,2021-11-04 20:50:15+00:00,,0,Ramsesuct/EEE3096S-PRAC-6,424736426,Verilog,EEE3096S-PRAC-6,8,0,2021-11-04 20:58:14+00:00,[],https://api.github.com/licenses/mit
309,https://github.com/Daniel-Vindio/Arty-A7-35T.git,2021-11-09 10:23:42+00:00,Some useful custom IP to use on your Arty A7.,0,Daniel-Vindio/Arty-A7-35T,426183490,Verilog,Arty-A7-35T,86,0,2023-02-12 10:17:21+00:00,[],https://api.github.com/licenses/gpl-3.0
310,https://github.com/Vaishnavi1627/LOW2HIGHspeeddatatransfer.git,2021-10-27 06:03:57+00:00,,0,Vaishnavi1627/LOW2HIGHspeeddatatransfer,421695712,Verilog,LOW2HIGHspeeddatatransfer,2,0,2021-10-27 11:33:55+00:00,[],None
311,https://github.com/JFrancoCompE/CECS361-Digital-Design-Techniques-and-Verification.git,2021-10-26 04:31:06+00:00,,0,JFrancoCompE/CECS361-Digital-Design-Techniques-and-Verification,421279581,Verilog,CECS361-Digital-Design-Techniques-and-Verification,18,0,2021-10-26 04:55:25+00:00,[],None
312,https://github.com/harry878710/Image_Processing-Display_Controller_CVSDproject.git,2021-10-27 19:17:08+00:00,,0,harry878710/Image_Processing-Display_Controller_CVSDproject,421945157,Verilog,Image_Processing-Display_Controller_CVSDproject,3353,0,2021-10-27 19:20:08+00:00,[],None
313,https://github.com/TangentSplash/DSDL3.git,2021-10-27 18:09:03+00:00,Digital System Design Lab 3,0,TangentSplash/DSDL3,421925281,Verilog,DSDL3,10,0,2021-11-05 18:24:47+00:00,[],None
314,https://github.com/ZolileMdingi/Prac_6.git,2021-11-01 14:43:42+00:00,,0,ZolileMdingi/Prac_6,423501389,Verilog,Prac_6,495,0,2021-11-22 07:45:45+00:00,[],None
315,https://github.com/RezaQavi-Git/CA-LAB1400.git,2021-10-31 07:43:55+00:00,An ARM processor,0,RezaQavi-Git/CA-LAB1400,423084779,Verilog,CA-LAB1400,35,0,2023-04-04 21:26:03+00:00,[],None
316,https://github.com/timewh/i2c_master.git,2021-10-30 09:53:07+00:00,,0,timewh/i2c_master,422842365,Verilog,i2c_master,219,0,2021-10-30 10:00:55+00:00,[],None
317,https://github.com/cata-upt/faculty.git,2021-10-28 13:24:12+00:00,,0,cata-upt/faculty,422213831,Verilog,faculty,8023,0,2021-10-28 14:10:28+00:00,[],None
318,https://github.com/HugoAhoy/FPGA.git,2021-11-09 07:29:28+00:00, Midterm coursework of Embedded Systems Architecture,0,HugoAhoy/FPGA,426131678,Verilog,FPGA,72,0,2022-01-10 13:43:10+00:00,[],None
319,https://github.com/khanghuypy2000/floatingpoint.git,2021-11-03 04:18:40+00:00,,0,khanghuypy2000/floatingpoint,424089617,Verilog,floatingpoint,166,0,2021-12-07 11:22:11+00:00,[],None
320,https://github.com/rejunity/zero-to-asic.git,2021-11-04 18:45:26+00:00,My workspace for Zero to ASIC course by Matt Venn,1,rejunity/zero-to-asic,424703935,Verilog,zero-to-asic,523,0,2021-11-23 13:11:17+00:00,[],None
321,https://github.com/Jams1001/Proyecto_II_Digitales_II.git,2021-11-01 14:39:11+00:00,,0,Jams1001/Proyecto_II_Digitales_II,423499883,Verilog,Proyecto_II_Digitales_II,19190,0,2021-12-01 08:24:59+00:00,[],None
322,https://github.com/symmetryyyyy/fpu.git,2021-10-30 16:37:47+00:00,,0,symmetryyyyy/fpu,422935715,Verilog,fpu,595,0,2021-10-30 16:44:24+00:00,[],None
323,https://github.com/TorchTheo/Digital-Circuits-Experiment.git,2021-10-31 05:34:29+00:00,,0,TorchTheo/Digital-Circuits-Experiment,423062559,Verilog,Digital-Circuits-Experiment,72602,0,2021-12-24 03:19:38+00:00,[],None
324,https://github.com/NasihNazeem/Digital-Multimeter-Distance-Sensor.git,2021-10-30 04:48:07+00:00,,0,NasihNazeem/Digital-Multimeter-Distance-Sensor,422786144,Verilog,Digital-Multimeter-Distance-Sensor,144275,0,2022-09-02 00:14:15+00:00,[],None
325,https://github.com/Eriosies/Tangnano-ASCII2Morse.git,2021-11-03 10:33:37+00:00,,0,Eriosies/Tangnano-ASCII2Morse,424181172,Verilog,Tangnano-ASCII2Morse,282,0,2021-11-03 12:25:17+00:00,[],None
326,https://github.com/miyo/bram_init_test.git,2021-11-06 07:39:47+00:00,,0,miyo/bram_init_test,425184613,Verilog,bram_init_test,13,0,2021-11-06 09:14:09+00:00,[],None
327,https://github.com/David-Kaufman/Verilog-Simple-MultiCycle-Processor.git,2021-11-06 09:58:17+00:00,A Verilog program to simulate a simple multicycle processor using the Altera Cyclone 2 FPGA,0,David-Kaufman/Verilog-Simple-MultiCycle-Processor,425209353,Verilog,Verilog-Simple-MultiCycle-Processor,694,0,2021-11-06 09:59:00+00:00,[],None
328,https://github.com/ara1075/Fruit-80-Cipher-Implementation.git,2021-10-24 17:40:11+00:00,Implementation of Fruit-80 cipher using Xilinx ISE and Synopsis Design Compiler,0,ara1075/Fruit-80-Cipher-Implementation,420752482,Verilog,Fruit-80-Cipher-Implementation,2,0,2021-10-24 17:59:18+00:00,[],None
329,https://github.com/Adireign/Image_processing.git,2021-10-24 14:09:49+00:00,,0,Adireign/Image_processing,420702654,Verilog,Image_processing,4898,0,2021-12-02 11:17:53+00:00,[],None
330,https://github.com/usk83/4bits_multiplier.git,2021-10-25 00:51:49+00:00,,0,usk83/4bits_multiplier,420833770,Verilog,4bits_multiplier,1,0,2021-10-25 18:49:29+00:00,[],None
331,https://github.com/jacobkearin/verilog_automated_TestBench.git,2021-10-27 19:56:27+00:00,example of automated testbench using raw txt file as simulation test vectors,0,jacobkearin/verilog_automated_TestBench,421955749,Verilog,verilog_automated_TestBench,13,0,2021-11-03 22:23:24+00:00,[],None
332,https://github.com/SouthernPark/ECE_550_full_processor.git,2021-10-28 18:21:34+00:00,,0,SouthernPark/ECE_550_full_processor,422312427,Verilog,ECE_550_full_processor,196,0,2021-11-18 22:39:27+00:00,[],None
333,https://github.com/fhideous/axi_buf_reg_verification.git,2021-10-28 21:01:33+00:00,,0,fhideous/axi_buf_reg_verification,422354471,Verilog,axi_buf_reg_verification,1,0,2021-10-28 21:04:40+00:00,[],None
334,https://github.com/220usamaahmed/LittleComputer.git,2021-10-27 23:41:55+00:00,A computer built from scratch.,0,220usamaahmed/LittleComputer,422005379,Verilog,LittleComputer,595,0,2022-12-25 08:30:13+00:00,[],None
335,https://github.com/AhmedSaidYuksek/islemci.git,2021-10-30 09:28:49+00:00,,0,AhmedSaidYuksek/islemci,422837673,Verilog,islemci,2,0,2021-10-30 09:29:51+00:00,[],None
336,https://github.com/mrapi00/Simon_Game_Project.git,2021-11-01 05:20:31+00:00,"A datapath and control circuit for a two-player version of Simon, a popular electronic toy designed to test the memory of its players, programmed in Verilog.",0,mrapi00/Simon_Game_Project,423346431,Verilog,Simon_Game_Project,175,0,2021-11-27 17:40:14+00:00,[],None
337,https://github.com/arul2810/RISC-V.git,2021-11-07 14:16:38+00:00,RISC-V Processor,0,arul2810/RISC-V,425522617,Verilog,RISC-V,97,0,2021-11-07 14:46:08+00:00,[],https://api.github.com/licenses/mit
338,https://github.com/buddeiw/ece287fa21_finalproj.git,2021-11-07 17:43:45+00:00,,1,buddeiw/ece287fa21_finalproj,425573648,Verilog,ece287fa21_finalproj,13216,0,2021-12-12 00:58:30+00:00,[],https://api.github.com/licenses/mit
339,https://github.com/krissch97/IC-project.git,2021-11-06 17:34:02+00:00,,0,krissch97/IC-project,425307109,Verilog,IC-project,17493,0,2021-11-18 22:58:52+00:00,[],None
340,https://github.com/ayushiP27/CS203_Lab_5.git,2021-10-26 16:43:31+00:00,This is our project for the course CS203 - Digital Logic Design. ,0,ayushiP27/CS203_Lab_5,421506767,Verilog,CS203_Lab_5,54,0,2023-11-30 13:31:32+00:00,[],None
341,https://github.com/ahmednofal/caravel_jacaranda-8.git,2021-11-08 17:17:18+00:00,,0,ahmednofal/caravel_jacaranda-8,425928416,Verilog,caravel_jacaranda-8,163330,0,2022-01-11 01:16:36+00:00,[],https://api.github.com/licenses/apache-2.0
342,https://github.com/zhanghongce/ILA_AES.git,2021-10-25 12:53:16+00:00,,0,zhanghongce/ILA_AES,421022627,Verilog,ILA_AES,54,0,2021-11-15 06:49:23+00:00,[],None
343,https://github.com/dariosol/L0Tribe.git,2021-10-28 15:50:24+00:00,,0,dariosol/L0Tribe,422264744,Verilog,L0Tribe,443610,0,2021-10-28 15:56:31+00:00,[],None
344,https://github.com/Kon-Leventos/OpenRoadTest.git,2021-10-28 13:03:12+00:00,A test Verilog design for the OpenRoad tool.,0,Kon-Leventos/OpenRoadTest,422206613,Verilog,OpenRoadTest,638,0,2021-11-03 11:13:15+00:00,[],None
345,https://github.com/alerntrk/VerilogHDL.git,2021-10-27 12:00:23+00:00,,0,alerntrk/VerilogHDL,421799694,Verilog,VerilogHDL,22,0,2021-11-05 20:47:00+00:00,[],None
346,https://github.com/teodorapomenea/ram68x8_verilog.git,2021-10-27 12:37:42+00:00,,0,teodorapomenea/ram68x8_verilog,421812253,Verilog,ram68x8_verilog,38,0,2021-10-27 12:37:59+00:00,[],None
347,https://github.com/tharunj30/booths-mulriplication.git,2021-10-28 18:02:39+00:00,,0,tharunj30/booths-mulriplication,422306818,Verilog,booths-mulriplication,148,0,2021-10-28 18:04:04+00:00,[],None
348,https://github.com/nuthanre/Multiplexer2-1.git,2021-10-29 17:05:15+00:00,,0,nuthanre/Multiplexer2-1,422653843,Verilog,Multiplexer2-1,2,0,2021-10-29 17:10:45+00:00,[],None
349,https://github.com/syedmuzammil037/BE_Project.git,2021-10-30 05:02:03+00:00,,1,syedmuzammil037/BE_Project,422788321,Verilog,BE_Project,2882,0,2021-11-14 10:48:22+00:00,[],None
350,https://github.com/Mokoghost/BUAA_CO.git,2021-10-26 14:07:11+00:00,"It is a five-stage pipeline CPU based on MIPS, which is the project of BUAA's Computer Organization 2019.",0,Mokoghost/BUAA_CO,421450529,Verilog,BUAA_CO,36,0,2021-10-26 14:33:28+00:00,[],https://api.github.com/licenses/mit
351,https://github.com/mittal-prashant/Door-Lock.git,2021-10-24 06:34:29+00:00,Door Lock(Verilog),0,mittal-prashant/Door-Lock,420606729,Verilog,Door-Lock,6969,0,2021-12-03 17:07:24+00:00,[],None
352,https://github.com/rohan2094/CS-203-Project.git,2021-10-24 06:02:52+00:00,Digital Logic Design,0,rohan2094/CS-203-Project,420601126,Verilog,CS-203-Project,4018,0,2022-06-01 05:26:36+00:00,[],None
353,https://github.com/shrutiprakashgupta/DLX-Processor.git,2021-10-24 09:26:07+00:00,DLX Processor RTL and Python Simulator,1,shrutiprakashgupta/DLX-Processor,420639474,Verilog,DLX-Processor,1664,0,2021-11-24 09:24:18+00:00,[],None
354,https://github.com/Nireekshadrai/4-bit-register-verilog.git,2021-11-02 08:41:41+00:00,,2,Nireekshadrai/4-bit-register-verilog,423766282,Verilog,4-bit-register-verilog,141,0,2022-09-17 14:07:27+00:00,[],None
355,https://github.com/SouravPall/CSE-458-Lab-Final.git,2021-10-30 09:38:07+00:00,,0,SouravPall/CSE-458-Lab-Final,422839517,Verilog,CSE-458-Lab-Final,195,0,2021-10-30 09:42:41+00:00,[],None
356,https://github.com/mpbtruong/CME495.git,2021-11-03 18:23:18+00:00,GPS Frequency Reference Recovery with Long Term Holdover,1,mpbtruong/CME495,424336297,Verilog,CME495,131639,0,2022-03-18 02:43:40+00:00,[],None
357,https://github.com/Alterfoxy/DE0Experiments.git,2021-11-06 05:43:53+00:00,Эксперименты с разными кусками кода,0,Alterfoxy/DE0Experiments,425166201,Verilog,DE0Experiments,62,0,2021-11-06 14:37:09+00:00,[],https://api.github.com/licenses/mit
358,https://github.com/josdik/verilog_umult.git,2021-11-03 03:02:33+00:00,simple unsigned multiplier in verilog,0,josdik/verilog_umult,424074364,Verilog,verilog_umult,3,0,2021-11-03 03:05:15+00:00,[],None
359,https://github.com/zhanghongce/ILA_Ridecore.git,2021-11-05 05:07:24+00:00,,0,zhanghongce/ILA_Ridecore,424834207,Verilog,ILA_Ridecore,2424,0,2021-11-15 06:51:02+00:00,[],None
360,https://github.com/khyamling/Multi_core_vexriscv_on_DE1_SoC.git,2021-11-03 17:02:42+00:00,Design of multi-core riscv architecture on  DE1 SoC board,1,khyamling/Multi_core_vexriscv_on_DE1_SoC,424311827,Verilog,Multi_core_vexriscv_on_DE1_SoC,194099,0,2021-11-03 17:09:49+00:00,[],None
361,https://github.com/hamzahassan-dot/i2c.git,2021-11-04 06:36:39+00:00,,0,hamzahassan-dot/i2c,424495526,Verilog,i2c,894,0,2021-11-06 04:37:49+00:00,[],None
362,https://github.com/khyamling/Source_code_vexriscv_with_custom_interface.git,2021-11-03 14:04:26+00:00,Source_Vexriscv_with_custom_interface,0,khyamling/Source_code_vexriscv_with_custom_interface,424247982,Verilog,Source_code_vexriscv_with_custom_interface,192191,0,2022-01-11 10:55:47+00:00,[],None
363,https://github.com/MarziehLenjani/PatriciaRTL.git,2021-11-04 03:06:21+00:00,,0,MarziehLenjani/PatriciaRTL,424455742,Verilog,PatriciaRTL,2,0,2021-11-04 03:10:08+00:00,[],None
364,https://github.com/PE-611/1-_Frame_reg_system.git,2021-11-01 13:17:22+00:00,,0,PE-611/1-_Frame_reg_system,423471500,Verilog,1-_Frame_reg_system,14114,0,2021-12-14 13:10:44+00:00,[],None
365,https://github.com/livesteps/VERILOG_MODELS.git,2021-11-01 15:10:51+00:00,Verilog simulation models,0,livesteps/VERILOG_MODELS,423510918,Verilog,VERILOG_MODELS,19,0,2021-11-01 15:38:22+00:00,['simulation'],https://api.github.com/licenses/gpl-3.0
366,https://github.com/erickjmz/proyect_2_digitales.git,2021-11-07 02:58:50+00:00,,0,erickjmz/proyect_2_digitales,425399367,Verilog,proyect_2_digitales,5838,0,2021-11-27 07:11:11+00:00,[],None
367,https://github.com/kiefer-daniel/MIPS-verilog.git,2021-11-07 02:09:02+00:00,Implementation of a MIPS 5-stage pipeline processor in Verilog,0,kiefer-daniel/MIPS-verilog,425392552,Verilog,MIPS-verilog,13,0,2021-11-14 08:21:18+00:00,[],None
368,https://github.com/AshishAlok/CS203-Project.git,2021-11-07 19:13:04+00:00,,0,AshishAlok/CS203-Project,425593470,,CS203-Project,148,0,2022-04-12 06:02:13+00:00,[],None
369,https://github.com/iDPro-github/openMpwGpioCtrl.git,2021-10-26 10:33:17+00:00,GPIO-Control for openMPW Caravel Project,0,iDPro-github/openMpwGpioCtrl,421380819,Verilog,openMpwGpioCtrl,55137,0,2022-01-11 00:22:48+00:00,[],https://api.github.com/licenses/apache-2.0
370,https://github.com/prathamkundan/CS203_Project_2020CSB1106_2020CSB1114.git,2021-10-24 05:20:14+00:00,,0,prathamkundan/CS203_Project_2020CSB1106_2020CSB1114,420594369,Verilog,CS203_Project_2020CSB1106_2020CSB1114,38,0,2021-12-07 14:36:51+00:00,[],None
371,https://github.com/MahmouodMagdi/UART-Communication-Protocol-using-Spartan-6-Xilinx-FPGA.git,2021-11-03 22:14:44+00:00,,0,MahmouodMagdi/UART-Communication-Protocol-using-Spartan-6-Xilinx-FPGA,424396039,Verilog,UART-Communication-Protocol-using-Spartan-6-Xilinx-FPGA,527,0,2021-11-03 22:42:15+00:00,[],None
372,https://github.com/yanxu97/structural_alu.git,2021-11-04 03:29:41+00:00,,0,yanxu97/structural_alu,424460391,Verilog,structural_alu,639,0,2021-11-04 04:43:22+00:00,[],None
373,https://github.com/mc1017/Lab_Team10_Assessment.git,2021-11-08 14:18:17+00:00,,0,mc1017/Lab_Team10_Assessment,425866181,Verilog,Lab_Team10_Assessment,212,0,2021-11-12 17:28:59+00:00,[],None
374,https://github.com/gbalaratnaswamy/Binary_Multiplier_Algorithm.git,2021-11-06 11:23:19+00:00,Contains implementation of Binary Multiplier in verilog,0,gbalaratnaswamy/Binary_Multiplier_Algorithm,425225597,Verilog,Binary_Multiplier_Algorithm,12171,0,2021-12-12 15:28:04+00:00,"['verilog', 'multiplier', 'booth-multiplier', 'wallace-tree-multiplier']",None
375,https://github.com/arpadav/ece564_proj1.git,2021-11-07 23:32:05+00:00,,0,arpadav/ece564_proj1,425641464,Verilog,ece564_proj1,303,0,2021-11-22 15:47:25+00:00,[],None
376,https://github.com/Sanjanareddy4/CS203_Project.git,2021-10-24 13:00:35+00:00,,0,Sanjanareddy4/CS203_Project,420685435,Verilog,CS203_Project,87,0,2022-06-30 07:51:56+00:00,[],None
377,https://github.com/KyleNguyen711/EE178_LAB_4.git,2021-10-25 04:38:56+00:00,,0,KyleNguyen711/EE178_LAB_4,420879626,Verilog,EE178_LAB_4,251,0,2021-10-25 04:40:27+00:00,[],None
378,https://github.com/KHermanUBB/SonarOnChip-OR.git,2021-10-27 18:52:00+00:00,,1,KHermanUBB/SonarOnChip-OR,421937991,Verilog,SonarOnChip-OR,3212,0,2021-10-27 19:07:18+00:00,[],None
379,https://github.com/stellaw1/Lab3-ipod-assembly.git,2021-10-23 22:30:00+00:00,,0,stellaw1/Lab3-ipod-assembly,420536587,Verilog,Lab3-ipod-assembly,34,0,2022-03-17 23:46:38+00:00,[],None
380,https://github.com/TheRandomWalk/FPGA-FM-Audio-Transmitter.git,2021-10-24 07:16:20+00:00,,0,TheRandomWalk/FPGA-FM-Audio-Transmitter,420614208,Verilog,FPGA-FM-Audio-Transmitter,65306,0,2021-10-24 20:38:05+00:00,[],None
381,https://github.com/luophoe/chisel-test-projects.git,2021-10-26 05:59:19+00:00,Chisel research,0,luophoe/chisel-test-projects,421299126,Verilog,chisel-test-projects,257,0,2021-11-17 09:28:27+00:00,[],None
382,https://github.com/hi-power/Project.git,2021-10-26 03:24:27+00:00,,2,hi-power/Project,421265244,Verilog,Project,3238,0,2021-10-26 03:47:55+00:00,[],None
383,https://github.com/zhanghongce/ILA_Flute.git,2021-10-25 13:06:06+00:00,,0,zhanghongce/ILA_Flute,421027342,Verilog,ILA_Flute,430,0,2021-11-15 06:49:51+00:00,[],None
384,https://github.com/zhanghongce/ILA_Piccolo.git,2021-10-25 12:29:29+00:00,ILA modeling and verification of Piccolo RV32IU,0,zhanghongce/ILA_Piccolo,421014897,Verilog,ILA_Piccolo,89,0,2021-12-13 11:29:16+00:00,[],None
385,https://github.com/Electronics-Creed/ALU.git,2021-11-01 06:34:29+00:00,,0,Electronics-Creed/ALU,423361395,Verilog,ALU,11388,0,2021-11-01 07:43:55+00:00,[],None
386,https://github.com/PengJoy1106/Anlogic_FPGA-study.git,2021-11-01 12:43:47+00:00,第五届全国大学生创新设计大赛作品部分代码,0,PengJoy1106/Anlogic_FPGA-study,423461207,Verilog,Anlogic_FPGA-study,9,0,2021-11-01 12:59:51+00:00,[],None
387,https://github.com/khumodiatla/Prac6_MTLKHU004_MKNSIB003.git,2021-11-01 15:30:25+00:00,,0,khumodiatla/Prac6_MTLKHU004_MKNSIB003,423517749,Verilog,Prac6_MTLKHU004_MKNSIB003,6,0,2021-11-01 15:33:37+00:00,[],None
388,https://github.com/AndraDediu98/dsd.git,2021-11-01 18:13:02+00:00,,0,AndraDediu98/dsd,423569386,Verilog,dsd,25,0,2022-01-09 19:13:08+00:00,[],None
389,https://github.com/zbigos/FPGA-tetris.git,2021-10-29 16:45:29+00:00,TETRIS on FPGA,0,zbigos/FPGA-tetris,422648212,Verilog,FPGA-tetris,3233,0,2021-10-29 21:13:06+00:00,[],None
390,https://github.com/sachigarg17/Aakash_Sachi_Vaishnav_project2.git,2021-10-29 14:37:32+00:00,,0,sachigarg17/Aakash_Sachi_Vaishnav_project2,422608816,Verilog,Aakash_Sachi_Vaishnav_project2,11,0,2022-06-21 10:48:03+00:00,[],None
391,https://github.com/een212020/Display_Timer.git,2021-10-28 18:35:57+00:00,,0,een212020/Display_Timer,422316430,Verilog,Display_Timer,573,0,2021-10-28 18:37:16+00:00,[],None
392,https://github.com/dannychen099/Neural_Processor.git,2021-11-05 20:57:55+00:00,Neural Network Processor - Digit Classifier,0,dannychen099/Neural_Processor,425082522,Verilog,Neural_Processor,9123,0,2021-12-27 23:04:12+00:00,[],None
393,https://github.com/pepper99/HW-SYN-LAB.git,2021-11-02 18:35:50+00:00,Collection of Verilog codes for 6 lab assignments in 2021/1 2110363 Hardware Synthesis Laboratory Course.,0,pepper99/HW-SYN-LAB,423958267,Verilog,HW-SYN-LAB,50,0,2021-11-02 18:43:22+00:00,"['verilog', 'verilog-hdl', 'xilinx-vivado', 'basys3', 'uart']",https://api.github.com/licenses/mit
394,https://github.com/ssysm/cmpen270_design_project_2.git,2021-11-03 03:26:17+00:00,,0,ssysm/cmpen270_design_project_2,424079549,Verilog,cmpen270_design_project_2,14,0,2021-11-03 03:27:10+00:00,[],None
395,https://github.com/JHSegura/3300_Traffic_Light_Verilog.git,2021-10-30 02:22:59+00:00,Traffic light project made to be implemented on a FPGA written in Verilog using the Vivado software,0,JHSegura/3300_Traffic_Light_Verilog,422763126,Verilog,3300_Traffic_Light_Verilog,10,0,2021-10-30 02:33:03+00:00,[],None
396,https://github.com/jvjacq/Verilog-CPU.git,2021-10-30 11:09:24+00:00,EEE3095S Practical 6,0,jvjacq/Verilog-CPU,422858192,Verilog,Verilog-CPU,8,0,2021-10-30 13:02:29+00:00,[],None
397,https://github.com/utotsubasa/lec-microprocessor.git,2021-11-03 12:13:18+00:00,,0,utotsubasa/lec-microprocessor,424210109,Verilog,lec-microprocessor,55,0,2021-11-13 17:21:49+00:00,[],None
398,https://github.com/DmitryZlobec/DigitalDesign.git,2021-11-03 07:53:09+00:00,,0,DmitryZlobec/DigitalDesign,424135161,Verilog,DigitalDesign,2907,0,2021-11-03 08:03:31+00:00,[],None
399,https://github.com/KHermanUBB/CaravelRV-projectII.git,2021-10-30 22:48:33+00:00,,0,KHermanUBB/CaravelRV-projectII,423006272,Verilog,CaravelRV-projectII,45858,0,2022-01-11 01:15:42+00:00,[],https://api.github.com/licenses/apache-2.0
400,https://github.com/Runbang/VerilogCode.git,2021-11-02 04:36:41+00:00,,0,Runbang/VerilogCode,423707970,Verilog,VerilogCode,15,0,2021-12-13 06:05:14+00:00,[],None
401,https://github.com/nnguyen219/9-Bit-ISA.git,2021-11-02 07:49:03+00:00,,0,nnguyen219/9-Bit-ISA,423750676,Verilog,9-Bit-ISA,578,0,2021-12-02 00:55:57+00:00,[],None
402,https://github.com/RafaelAmauri/Arquitetura-de-Computadores-1.git,2021-11-03 16:07:47+00:00,Meus arquivos para a matéria Arquitetura de Computadores 1 (AC1) na PUC Minas com o professor Theldo Cruz Franqueira.,0,RafaelAmauri/Arquitetura-de-Computadores-1,424292861,Verilog,Arquitetura-de-Computadores-1,4347,0,2022-06-02 03:11:48+00:00,[],https://api.github.com/licenses/mit
403,https://github.com/zmaqutu/simple-verilog-cpu.git,2021-11-01 21:30:47+00:00,,0,zmaqutu/simple-verilog-cpu,423621883,Verilog,simple-verilog-cpu,174,0,2021-11-01 21:31:17+00:00,[],None
404,https://github.com/YellowFlash26/Prac6.git,2021-11-01 19:58:06+00:00,Prac 6 git repo for EEE3095S,0,YellowFlash26/Prac6,423598954,Verilog,Prac6,17,0,2021-11-05 18:29:48+00:00,[],None
405,https://github.com/joshuanieh/CPU.git,2021-11-07 06:45:27+00:00,,0,joshuanieh/CPU,425432765,Verilog,CPU,174,0,2021-12-30 05:19:41+00:00,[],None
406,https://github.com/Memmedud/TFE4152-Project.git,2021-11-04 09:12:32+00:00,This repo contains the code for a simple 2x2 digital pixel array simulated in SPICE. Digital circuits is made in SystemVerilog.,0,Memmedud/TFE4152-Project,424533743,Verilog,TFE4152-Project,259,0,2021-11-19 09:18:45+00:00,[],None
407,https://github.com/MarciMilligan/de10-lite-sequential-taillights.git,2021-11-05 00:42:57+00:00,Project emulating the behavior of the 1965 Ford Thunderbird's sequential taillights using the Terasic DE10-Lite FPGA,0,MarciMilligan/de10-lite-sequential-taillights,424783948,Verilog,de10-lite-sequential-taillights,146,0,2021-11-05 01:09:38+00:00,[],None
408,https://github.com/anishmk1/Unpipelined-MIPS-Processor.git,2021-10-26 04:41:21+00:00,Introduction to Computer Architecture @ UW-Madison,0,anishmk1/Unpipelined-MIPS-Processor,421281661,Verilog,Unpipelined-MIPS-Processor,1756,0,2021-11-08 14:39:35+00:00,[],None
409,https://github.com/pato98115/arqui-uart.git,2021-10-23 20:51:45+00:00,"Arquitectura de computadoras, TP2, Implementacion de un modulo UART en Verilog",0,pato98115/arqui-uart,420520456,Verilog,arqui-uart,74,0,2021-11-25 23:45:21+00:00,[],None
410,https://github.com/MaybelleCastro/Proyecto1_Digitales_II.git,2021-10-24 02:41:17+00:00,,0,MaybelleCastro/Proyecto1_Digitales_II,420570594,Verilog,Proyecto1_Digitales_II,4273,0,2021-10-24 04:01:57+00:00,[],None
411,https://github.com/RuchikaSharma-8/CS203-Project.git,2021-10-24 03:41:00+00:00,,1,RuchikaSharma-8/CS203-Project,420579426,Verilog,CS203-Project,32,0,2022-04-11 18:04:36+00:00,[],None
412,https://github.com/Vijaydwivedi10/CS203_project.git,2021-10-24 17:30:05+00:00,,0,Vijaydwivedi10/CS203_project,420750321,Verilog,CS203_project,871,0,2023-09-30 11:26:38+00:00,[],None
413,https://github.com/GusseGnu/Computer_Systems_Assignment_2.git,2021-10-27 12:42:24+00:00,,0,GusseGnu/Computer_Systems_Assignment_2,421813737,Verilog,Computer_Systems_Assignment_2,135609,0,2021-11-16 18:21:36+00:00,[],None
414,https://github.com/gabrieledagostino-sch/Verilog.git,2021-10-27 09:13:51+00:00,Verilog exercises done in uni,0,gabrieledagostino-sch/Verilog,421751039,Verilog,Verilog,11,0,2021-10-27 09:21:13+00:00,[],None
415,https://github.com/nguyenvietthi/TKS_20211.git,2021-10-29 15:07:55+00:00,implement CNN in FPGA,0,nguyenvietthi/TKS_20211,422619035,Verilog,TKS_20211,52706,0,2023-01-29 15:05:00+00:00,[],None
416,https://github.com/MEXINATOR/prac6.git,2021-11-05 10:29:12+00:00,EEE prac6 part1,0,MEXINATOR/prac6,424909178,Verilog,prac6,4,0,2021-11-05 10:36:07+00:00,[],None
417,https://github.com/nicoladilillo/Lab-testing_and_fault_tolerance.git,2021-10-23 09:07:31+00:00,Lab of testing and fault tolerance,0,nicoladilillo/Lab-testing_and_fault_tolerance,420364548,Verilog,Lab-testing_and_fault_tolerance,46250,0,2021-11-17 13:06:19+00:00,[],None
418,https://github.com/thejpster/zube_submission.git,2021-10-24 13:45:58+00:00,zero2asic submission repo for Zube.,1,thejpster/zube_submission,420696605,Verilog,zube_submission,3142,0,2021-11-20 20:41:02+00:00,[],https://api.github.com/licenses/apache-2.0
419,https://github.com/akshat1712/CS203-Project_2020CSB1068_2020CSB1112.git,2021-10-23 16:03:48+00:00,Project of CS203 ,1,akshat1712/CS203-Project_2020CSB1068_2020CSB1112,420458711,Verilog,CS203-Project_2020CSB1068_2020CSB1112,13476,0,2021-12-13 10:18:34+00:00,[],None
420,https://github.com/subham-71/Pipelined-processor-32bit.git,2021-10-24 06:07:39+00:00, Implementation of a simple 32-bit processor that supports basic arithmetic and logical operations and is able to store and fetch data efficiently from a bank of registers with the help of a pipelined 5 stage instruction execution cycle.,0,subham-71/Pipelined-processor-32bit,420602000,Verilog,Pipelined-processor-32bit,38,0,2022-05-30 19:56:27+00:00,[],None
421,https://github.com/aeracledes/modelsim.git,2021-10-24 16:51:57+00:00,,0,aeracledes/modelsim,420741585,Verilog,modelsim,9230,0,2022-01-30 08:41:30+00:00,[],None
422,https://github.com/3BlackRabbit/HandShake1024.git,2021-10-24 07:57:15+00:00,寄存器打拍 握手协议,0,3BlackRabbit/HandShake1024,420621742,Verilog,HandShake1024,89,0,2021-10-24 08:04:13+00:00,[],None
423,https://github.com/PratikPuri/Floating-point-processor-ALU.git,2021-11-04 16:11:52+00:00,,0,PratikPuri/Floating-point-processor-ALU,424659270,Verilog,Floating-point-processor-ALU,1519,0,2021-11-04 16:18:06+00:00,[],None
424,https://github.com/prova-anika-216474306/EECS3201-Digital-Logic-Design.git,2021-11-07 04:53:03+00:00,,0,prova-anika-216474306/EECS3201-Digital-Logic-Design,425415606,Verilog,EECS3201-Digital-Logic-Design,72292,0,2023-01-14 02:50:45+00:00,[],None
425,https://github.com/JashwanthAdama/Router-1x3.git,2021-11-02 14:08:16+00:00,,0,JashwanthAdama/Router-1x3,423868805,Verilog,Router-1x3,2283,0,2021-11-02 16:32:59+00:00,[],None
426,https://github.com/MurrayLF/EC311_FinalProject.git,2021-11-04 15:04:26+00:00,Verilog for programming Nexys-A7 FPGA,0,MurrayLF/EC311_FinalProject,424637498,Verilog,EC311_FinalProject,136,0,2021-12-07 17:52:23+00:00,[],None
427,https://github.com/Mziiii/RISCV-CPU.git,2021-10-28 23:27:21+00:00,,0,Mziiii/RISCV-CPU,422383371,Verilog,RISCV-CPU,4770,0,2023-01-24 06:11:04+00:00,[],None
428,https://github.com/I-am-VarunM/Verilog_FPGA_practive.git,2021-10-27 12:36:45+00:00,,0,I-am-VarunM/Verilog_FPGA_practive,421811922,Verilog,Verilog_FPGA_practive,2,0,2021-10-28 03:28:25+00:00,[],None
429,https://github.com/dunnywei/FPGA_Lecture.git,2021-11-06 17:40:48+00:00,FPGA related,0,dunnywei/FPGA_Lecture,425308566,Verilog,FPGA_Lecture,23,0,2022-02-04 17:31:50+00:00,[],https://api.github.com/licenses/gpl-3.0
430,https://github.com/khaleel5793/BE-Major-Project.git,2021-11-05 14:41:06+00:00,,0,khaleel5793/BE-Major-Project,424980683,Verilog,BE-Major-Project,2855,0,2021-11-05 19:31:05+00:00,[],None
431,https://github.com/Montayang/CPU2021.git,2021-11-01 02:57:09+00:00,,0,Montayang/CPU2021,423319222,Verilog,CPU2021,10226,0,2023-02-20 07:54:38+00:00,[],None
432,https://github.com/BBScholar/ECSE301_Verilog.git,2021-10-29 16:18:40+00:00,,0,BBScholar/ECSE301_Verilog,422640728,Verilog,ECSE301_Verilog,1,0,2021-11-01 17:55:56+00:00,[],None
433,https://github.com/Gabrielgr01/Contador-Pulsos.git,2021-11-01 20:14:19+00:00,,0,Gabrielgr01/Contador-Pulsos,423603241,Verilog,Contador-Pulsos,1444,0,2021-11-22 00:11:31+00:00,[],None
434,https://github.com/Z-Rubin/Prac6_WLSMEG005_RBNZAC001.git,2021-11-01 19:28:31+00:00,,0,Z-Rubin/Prac6_WLSMEG005_RBNZAC001,423590840,Verilog,Prac6_WLSMEG005_RBNZAC001,12,0,2021-11-01 20:38:04+00:00,[],None
435,https://github.com/Samakande/Prac6.git,2021-11-01 21:27:48+00:00,,0,Samakande/Prac6,423621214,Verilog,Prac6,4,0,2021-11-01 21:36:21+00:00,[],None
436,https://github.com/DECAfpga/Next186.git,2021-11-01 22:38:17+00:00,Next186 core,1,DECAfpga/Next186,423636511,Verilog,Next186,4809,0,2022-07-14 19:39:30+00:00,"['fpga', 'computers', 'cape']",None
437,https://github.com/rahman37/B.E._MajorProject.git,2021-10-30 05:01:20+00:00,,0,rahman37/B.E._MajorProject,422788215,Verilog,B.E._MajorProject,14906,0,2023-05-18 16:43:10+00:00,[],None
438,https://github.com/lucmaxwell/ECE2220-Final-Project.git,2021-10-29 05:05:10+00:00,,0,lucmaxwell/ECE2220-Final-Project,422447942,Verilog,ECE2220-Final-Project,9663,0,2021-11-30 00:32:11+00:00,[],https://api.github.com/licenses/mit
439,https://github.com/SykpeWookal/rpu.git,2021-10-29 04:31:17+00:00,,0,SykpeWookal/rpu,422442066,Verilog,rpu,56,0,2021-10-29 08:11:10+00:00,[],None
440,https://github.com/lorenzocarrano/ISAL2.git,2021-11-02 07:36:13+00:00,,0,lorenzocarrano/ISAL2,423747276,Verilog,ISAL2,1453,0,2021-11-23 08:13:30+00:00,[],None
441,https://github.com/tortuenoire5408/CellBased2013_final.git,2021-10-25 01:19:20+00:00,,0,tortuenoire5408/CellBased2013_final,420838870,Verilog,CellBased2013_final,4536,0,2021-10-30 22:29:23+00:00,[],None
442,https://github.com/KyleNguyen711/EE178_LAB_3.git,2021-10-25 04:35:46+00:00,,0,KyleNguyen711/EE178_LAB_3,420879022,Verilog,EE178_LAB_3,1012,0,2021-10-25 04:36:59+00:00,[],None
443,https://github.com/RndMnkIII/Verilog_simulations.git,2021-10-25 16:44:28+00:00,,0,RndMnkIII/Verilog_simulations,421106885,Verilog,Verilog_simulations,7430,0,2021-10-26 16:35:09+00:00,[],None
444,https://github.com/dirkmo/computer.git,2021-11-01 06:00:00+00:00,,0,dirkmo/computer,423353848,Verilog,computer,21,0,2021-11-06 05:40:47+00:00,[],None
445,https://github.com/yadukrishnanaj/yosys.git,2021-11-01 09:08:08+00:00,,0,yadukrishnanaj/yosys,423401236,Verilog,yosys,1225,0,2021-11-01 09:36:17+00:00,[],None
446,https://github.com/irinatica/dvt-vscode-uvm_ref_flow_1.1.git,2021-11-01 11:04:49+00:00,,0,irinatica/dvt-vscode-uvm_ref_flow_1.1,423433479,Verilog,dvt-vscode-uvm_ref_flow_1.1,4316,0,2021-12-22 11:15:37+00:00,[],None
447,https://github.com/up-ls/test.git,2021-11-02 02:46:52+00:00,This is a test.,0,up-ls/test,423686025,Verilog,test,15,0,2021-11-02 02:48:39+00:00,[],https://api.github.com/licenses/agpl-3.0
448,https://github.com/okoge-kaz/Switching-Circuit-Theory.git,2021-11-04 05:41:05+00:00,2021-3Q 論理回路理論 (Tokyo Tech),0,okoge-kaz/Switching-Circuit-Theory,424484408,Verilog,Switching-Circuit-Theory,12,0,2022-01-23 01:27:05+00:00,['tokyotech-class'],None
449,https://github.com/LoesterFranco/CG3207_lab_2.git,2021-11-05 01:55:54+00:00,,1,LoesterFranco/CG3207_lab_2,424797744,,CG3207_lab_2,132,0,2021-11-05 01:55:55+00:00,[],None
450,https://github.com/njjt/ECE385_Final_Project.git,2021-11-09 20:22:55+00:00,,0,njjt/ECE385_Final_Project,426375151,Verilog,ECE385_Final_Project,10519,0,2021-12-10 22:16:15+00:00,[],None
451,https://github.com/fjalvingh/cycloneivpong.git,2021-11-07 17:10:17+00:00,Learning verilog by writing Pong using Quartus on a Cyclone IV Board (http://piswords.com/ep4ce6e.html),0,fjalvingh/cycloneivpong,425565797,Verilog,cycloneivpong,155,0,2021-11-07 17:49:15+00:00,[],None
452,https://github.com/tortuenoire5408/VT_RNG.git,2021-10-24 13:15:14+00:00,,0,tortuenoire5408/VT_RNG,420689109,Verilog,VT_RNG,285,0,2021-10-24 14:24:03+00:00,[],None
453,https://github.com/imgmz29/Processor-Checkpoint4.git,2021-10-25 04:42:35+00:00,,0,imgmz29/Processor-Checkpoint4,420880341,Verilog,Processor-Checkpoint4,39,0,2021-10-27 05:11:49+00:00,[],None
454,https://github.com/adatiaaman/Parking-System.git,2021-10-23 16:53:26+00:00,,0,adatiaaman/Parking-System,420470618,Verilog,Parking-System,249,0,2021-12-06 16:51:21+00:00,[],None
455,https://github.com/louis8ok1/ICC2021_HW.git,2021-10-28 14:54:12+00:00,,0,louis8ok1/ICC2021_HW,422245718,Verilog,ICC2021_HW,10,0,2023-07-06 07:26:14+00:00,[],None
456,https://github.com/Sebastianzvla/FF_JK.git,2021-10-28 18:38:05+00:00,,0,Sebastianzvla/FF_JK,422317068,Verilog,FF_JK,0,0,2021-10-28 18:38:30+00:00,[],None
457,https://github.com/JustAnotherJoey/riscv-processor-verilog.git,2021-10-30 04:00:54+00:00,"A RISC-V processor with pipelining, hazard control, forwarding, and exception control",0,JustAnotherJoey/riscv-processor-verilog,422778678,Verilog,riscv-processor-verilog,2284,0,2021-11-13 00:42:57+00:00,[],None
458,https://github.com/reputation0809/VLSI_2021-hw1.git,2021-10-28 09:04:35+00:00,,0,reputation0809/VLSI_2021-hw1,422135680,Verilog,VLSI_2021-hw1,917,0,2021-10-29 03:37:59+00:00,[],None
459,https://github.com/water35613/FPGA1108.git,2021-11-07 15:29:26+00:00,,0,water35613/FPGA1108,425541200,Verilog,FPGA1108,1,0,2021-11-07 15:31:17+00:00,[],None
460,https://github.com/mzablock/flipInvImage.git,2021-10-27 16:38:14+00:00,,0,mzablock/flipInvImage,421896543,Verilog,flipInvImage,2902,0,2021-11-01 23:30:52+00:00,[],None
461,https://github.com/Sebastianzvla/ALU_Banderas_Verilog.git,2021-10-28 18:39:54+00:00,,0,Sebastianzvla/ALU_Banderas_Verilog,422317596,Verilog,ALU_Banderas_Verilog,1,0,2023-11-17 17:49:19+00:00,[],None
462,https://github.com/Karthikeyan564/Tester_analog.git,2021-10-28 20:54:48+00:00,,0,Karthikeyan564/Tester_analog,422352922,Verilog,Tester_analog,2901,0,2022-01-11 00:32:08+00:00,[],https://api.github.com/licenses/apache-2.0
463,https://github.com/hiiask/vsd_rtl.git,2021-10-26 15:38:24+00:00,This repo contains the detail of labs and designs implemented and simulated during the 5 day workshop at VSD,0,hiiask/vsd_rtl,421484418,Verilog,vsd_rtl,12319,0,2022-03-18 09:04:20+00:00,"['verilog', 'fpga', 'simulation', 'open-source', 'digital-design', 'verification']",None
464,https://github.com/au-chrismor/feduc-8.git,2021-10-25 10:28:18+00:00,"Implementing the Electronics Australia ""EDUC-8"" Microcomputer in an FPGA",0,au-chrismor/feduc-8,420977926,Verilog,feduc-8,22,0,2021-10-25 23:30:19+00:00,[],
465,https://github.com/KyleNguyen711/EE178_LAB_2.git,2021-10-25 04:32:45+00:00,,0,KyleNguyen711/EE178_LAB_2,420878484,Verilog,EE178_LAB_2,288,0,2021-10-25 04:34:24+00:00,[],None
466,https://github.com/aditi15901/24-Hours-Alarm-Clock-on-FPGA.git,2021-10-24 16:22:09+00:00,CS203-Project,2,aditi15901/24-Hours-Alarm-Clock-on-FPGA,420734591,Verilog,24-Hours-Alarm-Clock-on-FPGA,1856,0,2022-05-11 09:33:35+00:00,[],None
467,https://github.com/c36957336/UART.git,2021-10-25 07:18:40+00:00,my UART writen for verilog,0,c36957336/UART,420917634,Verilog,UART,5,0,2021-10-25 07:21:01+00:00,[],None
468,https://github.com/FyTem/OrdersManager.git,2021-10-28 08:48:16+00:00,,0,FyTem/OrdersManager,422130754,Verilog,OrdersManager,0,0,2021-10-28 11:16:26+00:00,[],None
469,https://github.com/RVVeliscu/Vending-Machine-in-Verilog.git,2021-10-28 18:41:05+00:00,Implements a finite state machine in the form of a vending machine using Verilog HDL,0,RVVeliscu/Vending-Machine-in-Verilog,422317931,Verilog,Vending-Machine-in-Verilog,8,0,2021-10-28 18:43:08+00:00,[],None
470,https://github.com/KingJulian99/EEE_Last_Prac.git,2021-10-29 10:06:45+00:00,,0,KingJulian99/EEE_Last_Prac,422527309,Verilog,EEE_Last_Prac,374,0,2021-11-05 21:53:42+00:00,[],None
471,https://github.com/AndrewJones-PSU/ReisenCore-RISC-V-Processor.git,2021-10-30 23:38:59+00:00,A simple RISC-V processor implementation targeted for the Mimas A7 Development Board,0,AndrewJones-PSU/ReisenCore-RISC-V-Processor,423012938,Verilog,ReisenCore-RISC-V-Processor,20,0,2021-10-31 00:59:57+00:00,['risc-v'],https://api.github.com/licenses/mit
472,https://github.com/rupal13g/4-bit-ripple-counter.git,2021-10-31 15:46:28+00:00,This repository contains Verilog design and test bench for 4-bit ripple carry counter,0,rupal13g/4-bit-ripple-counter,423190077,Verilog,4-bit-ripple-counter,2,0,2021-10-31 15:48:37+00:00,[],None
473,https://github.com/saripudisuryavamsi/8-bit-microprocessor.git,2021-10-31 01:32:18+00:00,,0,saripudisuryavamsi/8-bit-microprocessor,423027317,Verilog,8-bit-microprocessor,1157,0,2021-10-31 01:35:20+00:00,[],None
474,https://github.com/likewise/hardware.git,2021-11-05 14:01:25+00:00,,0,likewise/hardware,424968029,,hardware,44,0,2022-04-16 02:56:47+00:00,[],None
475,https://github.com/kenny7992721/goodhome.git,2021-11-01 16:26:37+00:00,,0,kenny7992721/goodhome,423536533,Verilog,goodhome,809,0,2021-11-01 17:02:44+00:00,[],None
476,https://github.com/manish257/RISC-V-Single-Cycle.git,2021-11-01 16:36:55+00:00,,0,manish257/RISC-V-Single-Cycle,423539813,Verilog,RISC-V-Single-Cycle,399,0,2021-11-01 16:46:13+00:00,[],https://api.github.com/licenses/apache-2.0
477,https://github.com/MoYuFeiZhai/Studienarbeit.git,2021-11-02 19:19:35+00:00,,0,MoYuFeiZhai/Studienarbeit,423970850,Verilog,Studienarbeit,152785,0,2023-10-18 15:05:50+00:00,[],None
478,https://github.com/jingkaih/DC-template.git,2021-11-01 08:01:41+00:00,synopsys,0,jingkaih/DC-template,423383188,Verilog,DC-template,6265,0,2021-11-18 20:31:12+00:00,[],None
479,https://github.com/ReeceBank/EEE3096S_Prac6_Part1_CPU.git,2021-11-01 13:44:53+00:00,Part 1 of practial 6 for EEE3096S - Simulating a CPU,0,ReeceBank/EEE3096S_Prac6_Part1_CPU,423480672,Verilog,EEE3096S_Prac6_Part1_CPU,15,0,2021-11-06 22:32:18+00:00,[],None
480,https://github.com/gogog123/logic-design-final-project.git,2021-11-07 03:06:51+00:00,2017년 1학기 논리설계 최종 플젝,0,gogog123/logic-design-final-project,425400561,,logic-design-final-project,140,0,2021-11-07 03:06:51+00:00,[],None
481,https://github.com/billiamchung/Verilog-Alarm-Clock.git,2021-11-07 22:12:17+00:00,,0,billiamchung/Verilog-Alarm-Clock,425628312,Verilog,Verilog-Alarm-Clock,31,0,2021-11-07 22:28:09+00:00,[],None
482,https://github.com/kalyani2119/Switch-level-modeling.git,2021-11-09 22:52:25+00:00,To design circuits using verilog HDL in switch level modeling type.,0,kalyani2119/Switch-level-modeling,426412091,Verilog,Switch-level-modeling,2,0,2021-11-17 16:45:47+00:00,[],None
483,https://github.com/chengyih001/simple_RISCV_CPU.git,2021-11-03 16:55:35+00:00,,0,chengyih001/simple_RISCV_CPU,424309520,Verilog,simple_RISCV_CPU,25,0,2021-11-03 16:58:41+00:00,[],None
484,https://github.com/MonteJuanppy/Proyecto_2-Digitales-II.git,2021-11-06 00:55:10+00:00,En este repositorio se trabajará el proyecto  2 del curso Circuitos Digitales II,1,MonteJuanppy/Proyecto_2-Digitales-II,425123189,Verilog,Proyecto_2-Digitales-II,2972,0,2021-12-14 02:13:21+00:00,[],None
485,https://github.com/zaqc/stick2.git,2021-11-06 11:06:16+00:00,,0,zaqc/stick2,425222285,Verilog,stick2,251,0,2021-12-02 13:09:53+00:00,[],None
486,https://github.com/mohammedabdulhaq/gitcommands.git,2021-11-07 14:44:24+00:00,,0,mohammedabdulhaq/gitcommands,425529723,Verilog,gitcommands,2250,0,2021-11-07 15:00:57+00:00,[],None
487,https://github.com/mmdjiji/verilog-modules.git,2021-11-07 01:41:36+00:00,Verilog Modules,0,mmdjiji/verilog-modules,425388815,Verilog,verilog-modules,3,0,2022-05-21 09:54:29+00:00,[],None
488,https://github.com/AlexxCabrera/32-bit-MIPS-processor---Embedded-Systems.git,2021-11-01 06:52:27+00:00,,0,AlexxCabrera/32-bit-MIPS-processor---Embedded-Systems,423365558,Verilog,32-bit-MIPS-processor---Embedded-Systems,154,0,2022-05-10 22:23:09+00:00,[],None
489,https://github.com/MajidPouramini/ARM.git,2021-11-01 07:33:59+00:00,ARM Implementation Using Verilog Modeling Language and ModelSim Simulator,0,MajidPouramini/ARM,423375867,Verilog,ARM,192,0,2022-04-01 06:36:18+00:00,[],None
490,https://github.com/WEI-1228/cpu_risc-v.git,2021-10-30 12:57:02+00:00,,0,WEI-1228/cpu_risc-v,422881330,Verilog,cpu_risc-v,11025,0,2021-10-30 13:01:02+00:00,[],None
491,https://github.com/kalyani2119/Data-flow-modeling.git,2021-10-27 03:44:23+00:00,A Verilog HDL code snippets using data flow modeling type,1,kalyani2119/Data-flow-modeling,421667242,Verilog,Data-flow-modeling,19,0,2021-11-13 05:47:30+00:00,[],None
492,https://github.com/youlingforever0328/FPGA.git,2021-10-27 07:15:28+00:00,FPGA-project(Course Study),0,youlingforever0328/FPGA,421714844,Verilog,FPGA,234,0,2021-10-27 07:27:01+00:00,[],None
493,https://github.com/nk-vo/CPEN211-RISC-Machine.git,2021-10-23 01:13:35+00:00,,0,nk-vo/CPEN211-RISC-Machine,420283104,Verilog,CPEN211-RISC-Machine,63800,0,2022-04-19 03:32:38+00:00,[],None
494,https://github.com/Shroubovak/FPGA_LCD_Control.git,2021-10-23 18:34:41+00:00,,0,Shroubovak/FPGA_LCD_Control,420493350,Verilog,FPGA_LCD_Control,1013,0,2021-11-30 16:47:55+00:00,[],None
495,https://github.com/hrishi3402/HDLBits-Solutions.git,2021-10-30 06:28:34+00:00,Solutions in verilog for practice problems,0,hrishi3402/HDLBits-Solutions,422802901,Verilog,HDLBits-Solutions,45,0,2021-11-02 12:03:28+00:00,[],None
496,https://github.com/jtx1221/ELEC-3500.git,2021-10-27 18:42:35+00:00,Digital Electronics,0,jtx1221/ELEC-3500,421935245,Verilog,ELEC-3500,24,0,2021-10-27 19:15:47+00:00,[],None
497,https://github.com/ericxlima/chip-comparator.git,2021-10-28 01:54:38+00:00,A 4-bit magnitude cascade comparator chip,0,ericxlima/chip-comparator,422031675,Verilog,chip-comparator,293,0,2021-11-19 03:01:31+00:00,[],None
498,https://github.com/AndrewJones-PSU/Mimas-A7-Clock.git,2021-10-30 23:51:01+00:00,Implementation of a simple 24 hour clock onto the Mimas A7 Revision V3.0 Devboard using the board's integrated 7 segment display,0,AndrewJones-PSU/Mimas-A7-Clock,423014416,Verilog,Mimas-A7-Clock,9,0,2021-10-30 23:52:04+00:00,[],https://api.github.com/licenses/mit
499,https://github.com/dsjsgk/CPU.git,2021-11-02 10:54:10+00:00,,0,dsjsgk/CPU,423806772,Verilog,CPU,7775,0,2022-02-17 07:53:01+00:00,[],None
500,https://github.com/Mihlali-Sifuba/Work-Package6.git,2021-11-02 13:36:29+00:00,EEE3096S practical 6 files,0,Mihlali-Sifuba/Work-Package6,423857561,Verilog,Work-Package6,2,0,2021-11-02 13:46:22+00:00,[],None
501,https://github.com/Teipe/DIK-project.git,2021-10-28 11:10:02+00:00,,0,Teipe/DIK-project,422172189,Verilog,DIK-project,1974,0,2021-11-18 18:10:40+00:00,[],None
502,https://github.com/KyleNguyen711/EE178_LAB_5.git,2021-10-25 04:41:32+00:00,,0,KyleNguyen711/EE178_LAB_5,420880142,Verilog,EE178_LAB_5,2033,0,2021-10-25 04:42:29+00:00,[],None
503,https://github.com/alxcode-x/Projects_HDL.git,2021-10-26 01:01:06+00:00,Digital system design projects.,0,alxcode-x/Projects_HDL,421233696,Verilog,Projects_HDL,9772,0,2021-11-13 00:33:04+00:00,[],None
504,https://github.com/shrutiprakashgupta/ASYN-Dual-Port-RAM.git,2021-10-24 09:21:56+00:00,RTL Implementation of Dual Port RAM and verification with System Verilog,1,shrutiprakashgupta/ASYN-Dual-Port-RAM,420638595,Verilog,ASYN-Dual-Port-RAM,82,0,2021-10-24 09:22:30+00:00,[],None
505,https://github.com/michaelescue/ece560project.git,2021-11-08 22:49:18+00:00,Fall2021 ECE560 ABV Project using darkriscv,0,michaelescue/ece560project,426018168,Verilog,ece560project,2810,0,2021-12-05 06:50:57+00:00,[],https://api.github.com/licenses/bsd-3-clause
506,https://github.com/bbleaptrot/6710-Final-Project-RISCV.git,2021-11-08 20:07:59+00:00,,0,bbleaptrot/6710-Final-Project-RISCV,425978342,Verilog,6710-Final-Project-RISCV,64,0,2021-11-12 20:28:07+00:00,[],None
507,https://github.com/umutesa/prac6.git,2021-11-03 20:11:25+00:00,Repository for prac 6,0,umutesa/prac6,424366212,Verilog,prac6,48,0,2021-11-03 20:30:50+00:00,[],https://api.github.com/licenses/gpl-3.0
508,https://github.com/larrychen20011120/Verilog.git,2021-11-03 06:11:22+00:00,,0,larrychen20011120/Verilog,424110779,Verilog,Verilog,1679,0,2022-01-08 04:33:43+00:00,[],None
509,https://github.com/Reposave/Prac6-Part1.git,2021-11-06 10:42:38+00:00,,0,Reposave/Prac6-Part1,425217849,Verilog,Prac6-Part1,4,0,2021-11-06 10:49:24+00:00,[],None
510,https://github.com/lhn1703/verilog_string_hash_transmission.git,2021-11-05 19:31:25+00:00,ECE 106 final project,0,lhn1703/verilog_string_hash_transmission,425063349,Verilog,verilog_string_hash_transmission,778,0,2021-11-29 07:08:18+00:00,[],https://api.github.com/licenses/mit
511,https://github.com/gyaanantia/single_cycle_proc.git,2021-11-05 20:23:58+00:00,,0,gyaanantia/single_cycle_proc,425075278,Verilog,single_cycle_proc,22729,0,2023-02-13 17:13:11+00:00,[],None
512,https://github.com/bet20ICL/IAC_Exercises.git,2021-11-08 13:13:03+00:00,Exercises for IAC lab assessment,1,bet20ICL/IAC_Exercises,425843184,Verilog,IAC_Exercises,249,0,2021-11-12 01:23:31+00:00,[],None
513,https://github.com/SupreethRao99/DSD-Verilog.git,2021-11-08 13:49:37+00:00,Lab programs for Digital System Design using Verilog HDL ,0,SupreethRao99/DSD-Verilog,425855877,Verilog,DSD-Verilog,17,0,2021-11-08 13:55:10+00:00,[],https://api.github.com/licenses/agpl-3.0
514,https://github.com/hugenpwe17/eda_course_2021_2022_1.git,2021-11-07 13:25:36+00:00,,0,hugenpwe17/eda_course_2021_2022_1,425510128,Verilog,eda_course_2021_2022_1,24083,0,2022-04-15 07:18:32+00:00,[],None
