#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri May  2 20:56:30 2025
# Process ID         : 15952
# Current directory  : C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1
# Command line       : vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file           : C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/design_1_wrapper.vds
# Journal file       : C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1\vivado.jou
# Running On         : AngelPC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) Ultra 7 265KF
# CPU Frequency      : 3878 MHz
# CPU Physical cores : 20
# CPU Logical cores  : 20
# Host memory        : 34042 MB
# Swap memory        : 2147 MB
# Total Virtual      : 36190 MB
# Available Virtual  : 13027 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Angel/Desktop/hil/amc/fpga/ip_amc'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Angel/Desktop/hil/ips/comparator'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Angel/Desktop/hil/pfc3ph/ips/sine_gen2/sine_gen'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Angel/Desktop/hil/pfc3ph/matlab/sim/hdl_prj2/hdlsrc'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Angel/Desktop/hil/ips/MCP_DRIVER'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5578] Found utility IPs instantiated in block design C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.srcs/sources_1/bd/design_1/design_1.bd which have equivalent inline hdl with improved performance and reduced diskspace.
It is recommended to migrate these utility IPs to inline hdl  using the command upgrade_project -migrate_to_inline_hdl.  The utility IPs may be deprecated in future releases.
More information on inline hdl is available in UG994. 
Command: synth_design -top design_1_wrapper -part xc7s25csga225-1 -directive PerformanceOptimized -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21864
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1159.184 ; gain = 464.902
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_MCP_DRIVER_0_0' [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_MCP_DRIVER_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_MCP_DRIVER_0_0' (0#1) [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_MCP_DRIVER_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ce_out' of module 'design_1_MCP_DRIVER_0_0' is unconnected for instance 'MCP_DRIVER_0' [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:115]
WARNING: [Synth 8-7023] instance 'MCP_DRIVER_0' of module 'design_1_MCP_DRIVER_0_0' has 18 connections declared, but only 17 given [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:115]
INFO: [Synth 8-6157] synthesizing module 'design_1_PFC3PH_0_0' [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_PFC3PH_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_PFC3PH_0_0' (0#1) [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_PFC3PH_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ce_out' of module 'design_1_PFC3PH_0_0' is unconnected for instance 'PFC3PH_0' [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:133]
WARNING: [Synth 8-7023] instance 'PFC3PH_0' of module 'design_1_PFC3PH_0_0' has 22 connections declared, but only 21 given [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:133]
INFO: [Synth 8-6157] synthesizing module 'design_1_amc_simulator_0_0' [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_amc_simulator_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_amc_simulator_0_0' (0#1) [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_amc_simulator_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ce_out' of module 'design_1_amc_simulator_0_0' is unconnected for instance 'amc_simulator_0' [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:155]
WARNING: [Synth 8-7023] instance 'amc_simulator_0' of module 'design_1_amc_simulator_0_0' has 6 connections declared, but only 5 given [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:155]
INFO: [Synth 8-6157] synthesizing module 'design_1_amc_simulator_0_1' [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_amc_simulator_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_amc_simulator_0_1' (0#1) [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_amc_simulator_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'ce_out' of module 'design_1_amc_simulator_0_1' is unconnected for instance 'amc_simulator_1' [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:161]
WARNING: [Synth 8-7023] instance 'amc_simulator_1' of module 'design_1_amc_simulator_0_1' has 6 connections declared, but only 5 given [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:161]
INFO: [Synth 8-6157] synthesizing module 'design_1_amc_simulator_1_0' [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_amc_simulator_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_amc_simulator_1_0' (0#1) [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_amc_simulator_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ce_out' of module 'design_1_amc_simulator_1_0' is unconnected for instance 'amc_simulator_2' [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:167]
WARNING: [Synth 8-7023] instance 'amc_simulator_2' of module 'design_1_amc_simulator_1_0' has 6 connections declared, but only 5 given [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:167]
INFO: [Synth 8-6157] synthesizing module 'design_1_c_addsub_0_0' [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_c_addsub_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_c_addsub_0_0' (0#1) [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_c_addsub_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_c_addsub_0_1' [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_c_addsub_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_c_addsub_0_1' (0#1) [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_c_addsub_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_c_addsub_1_0' [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_c_addsub_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_c_addsub_1_0' (0#1) [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_c_addsub_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_c_addsub_2_0' [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_c_addsub_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_c_addsub_2_0' (0#1) [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_c_addsub_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_c_addsub_3_0' [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_c_addsub_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_c_addsub_3_0' (0#1) [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_c_addsub_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_c_addsub_4_0' [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_c_addsub_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_c_addsub_4_0' (0#1) [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_c_addsub_4_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (0#1) [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_cero_0_1' [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_cero_0_1/synth/design_1_cero_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant__parameterized0' [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant__parameterized0' (0#1) [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cero_0_1' (0#1) [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_cero_0_1/synth/design_1_cero_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_cero_2_0' [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_cero_2_0/synth/design_1_cero_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant__parameterized1' [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant__parameterized1' (0#1) [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cero_2_0' (0#1) [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_cero_2_0/synth/design_1_cero_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_15' [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_clk_wiz_15_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_15' (0#1) [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_clk_wiz_15_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_compar_tc_0_0' [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_compar_tc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_compar_tc_0_0' (0#1) [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_compar_tc_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_compar_tc_0_1' [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_compar_tc_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_compar_tc_0_1' (0#1) [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_compar_tc_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_compar_tc_0_2' [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_compar_tc_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_compar_tc_0_2' (0#1) [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_compar_tc_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_compar_tc_0_3' [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_compar_tc_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_compar_tc_0_3' (0#1) [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_compar_tc_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_compar_tc_0_4' [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_compar_tc_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_compar_tc_0_4' (0#1) [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_compar_tc_0_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_compar_tc_0_5' [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_compar_tc_0_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_compar_tc_0_5' (0#1) [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_compar_tc_0_5_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:246]
INFO: [Synth 8-6157] synthesizing module 'design_1_ila_0_0' [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ila_0_0' (0#1) [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_ila_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'design_1_ila_0_0' is unconnected for instance 'ila_0' [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:246]
WARNING: [Synth 8-7023] instance 'ila_0' of module 'design_1_ila_0_0' has 6 connections declared, but only 5 given [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:246]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_clk_wiz_1_6M_2' [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_rst_clk_wiz_1_6M_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_clk_wiz_1_6M_2' (0#1) [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_rst_clk_wiz_1_6M_2_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_clk_wiz_1_6M_2' is unconnected for instance 'rst_clk_wiz_1_6M1' [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:252]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_clk_wiz_1_6M_2' is unconnected for instance 'rst_clk_wiz_1_6M1' [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:252]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_clk_wiz_1_6M_2' is unconnected for instance 'rst_clk_wiz_1_6M1' [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:252]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'design_1_rst_clk_wiz_1_6M_2' is unconnected for instance 'rst_clk_wiz_1_6M1' [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:252]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_6M1' of module 'design_1_rst_clk_wiz_1_6M_2' has 10 connections declared, but only 6 given [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:252]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_clk_wiz_1_6M1_0' [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_rst_clk_wiz_1_6M1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_clk_wiz_1_6M1_0' (0#1) [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_rst_clk_wiz_1_6M1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_clk_wiz_1_6M1_0' is unconnected for instance 'rst_clk_wiz_1_6M2' [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:259]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_clk_wiz_1_6M1_0' is unconnected for instance 'rst_clk_wiz_1_6M2' [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:259]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_clk_wiz_1_6M1_0' is unconnected for instance 'rst_clk_wiz_1_6M2' [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:259]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'design_1_rst_clk_wiz_1_6M1_0' is unconnected for instance 'rst_clk_wiz_1_6M2' [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:259]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_6M2' of module 'design_1_rst_clk_wiz_1_6M1_0' has 10 connections declared, but only 6 given [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:259]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_clk_wiz_1_6M2_0' [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_rst_clk_wiz_1_6M2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_clk_wiz_1_6M2_0' (0#1) [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_rst_clk_wiz_1_6M2_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_clk_wiz_1_6M2_0' is unconnected for instance 'rst_clk_wiz_1_6M3' [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:266]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_clk_wiz_1_6M2_0' is unconnected for instance 'rst_clk_wiz_1_6M3' [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:266]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_clk_wiz_1_6M2_0' is unconnected for instance 'rst_clk_wiz_1_6M3' [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:266]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'design_1_rst_clk_wiz_1_6M2_0' is unconnected for instance 'rst_clk_wiz_1_6M3' [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:266]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_6M3' of module 'design_1_rst_clk_wiz_1_6M2_0' has 10 connections declared, but only 6 given [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:266]
INFO: [Synth 8-6157] synthesizing module 'design_1_sine_3ph_0_0' [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_sine_3ph_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_sine_3ph_0_0' (0#1) [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_sine_3ph_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ce_out' of module 'design_1_sine_3ph_0_0' is unconnected for instance 'sine_3ph_0' [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:273]
WARNING: [Synth 8-7023] instance 'sine_3ph_0' of module 'design_1_sine_3ph_0_0' has 7 connections declared, but only 6 given [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:273]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_0_0' [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_0_0' (0#1) [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_0_1' [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_util_vector_logic_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_0_1' (0#1) [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_util_vector_logic_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_0_2' [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_util_vector_logic_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_0_2' (0#1) [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_util_vector_logic_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_0_3' [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_util_vector_logic_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_0_3' (0#1) [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_util_vector_logic_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_3_0' [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_util_vector_logic_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_3_0' (0#1) [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_util_vector_logic_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_vio_0_0' [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_vio_0_0' (0#1) [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/.Xil/Vivado-15952-AngelPC/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:300]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PFC3PH_0'. This will prevent further optimization [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:133]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:246]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'amc_simulator_0'. This will prevent further optimization [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:155]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'MCP_DRIVER_0'. This will prevent further optimization [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:115]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'compar_tc_5'. This will prevent further optimization [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:242]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'compar_tc_4'. This will prevent further optimization [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:238]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'compar_tc_1'. This will prevent further optimization [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:226]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'compar_tc_0'. This will prevent further optimization [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:222]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'amc_simulator_1'. This will prevent further optimization [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:161]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'compar_tc_3'. This will prevent further optimization [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:234]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'compar_tc_2'. This will prevent further optimization [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:230]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'amc_simulator_2'. This will prevent further optimization [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:167]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'c_addsub_0'. This will prevent further optimization [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:173]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'design_1_i'. This will prevent further optimization [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:73]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'c_addsub_5'. This will prevent further optimization [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:203]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'c_addsub_4'. This will prevent further optimization [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:197]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'c_addsub_3'. This will prevent further optimization [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:191]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'c_addsub_2'. This will prevent further optimization [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:185]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'c_addsub_1'. This will prevent further optimization [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/synth/design_1.v:179]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1269.359 ; gain = 575.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1269.359 ; gain = 575.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1269.359 ; gain = 575.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1269.359 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_15/design_1_clk_wiz_15/design_1_clk_wiz_15_in_context.xdc] for cell 'design_1_i/clk_wiz'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_15/design_1_clk_wiz_15/design_1_clk_wiz_15_in_context.xdc] for cell 'design_1_i/clk_wiz'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M_2/design_1_rst_clk_wiz_1_6M_2/design_1_rst_clk_wiz_1_6M_2_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_6M1'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M_2/design_1_rst_clk_wiz_1_6M_2/design_1_rst_clk_wiz_1_6M_2_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_6M1'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_amc_simulator_0_0/design_1_amc_simulator_0_0/design_1_amc_simulator_1_0_in_context.xdc] for cell 'design_1_i/amc_simulator_0'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_amc_simulator_0_0/design_1_amc_simulator_0_0/design_1_amc_simulator_1_0_in_context.xdc] for cell 'design_1_i/amc_simulator_0'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_PFC3PH_0_0/design_1_PFC3PH_0_0/design_1_PFC3PH_0_0_in_context.xdc] for cell 'design_1_i/PFC3PH_0'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_PFC3PH_0_0/design_1_PFC3PH_0_0/design_1_PFC3PH_0_0_in_context.xdc] for cell 'design_1_i/PFC3PH_0'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_MCP_DRIVER_0_0/design_1_MCP_DRIVER_0_0/design_1_MCP_DRIVER_0_0_in_context.xdc] for cell 'design_1_i/MCP_DRIVER_0'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_MCP_DRIVER_0_0/design_1_MCP_DRIVER_0_0/design_1_MCP_DRIVER_0_0_in_context.xdc] for cell 'design_1_i/MCP_DRIVER_0'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_amc_simulator_0_1/design_1_amc_simulator_0_1/design_1_amc_simulator_1_0_in_context.xdc] for cell 'design_1_i/amc_simulator_1'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_amc_simulator_0_1/design_1_amc_simulator_0_1/design_1_amc_simulator_1_0_in_context.xdc] for cell 'design_1_i/amc_simulator_1'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_amc_simulator_1_0/design_1_amc_simulator_1_0/design_1_amc_simulator_1_0_in_context.xdc] for cell 'design_1_i/amc_simulator_2'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_amc_simulator_1_0/design_1_amc_simulator_1_0/design_1_amc_simulator_1_0_in_context.xdc] for cell 'design_1_i/amc_simulator_2'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_sine_3ph_0_0/design_1_sine_3ph_0_0/design_1_sine_3ph_0_0_in_context.xdc] for cell 'design_1_i/sine_3ph_0'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_sine_3ph_0_0/design_1_sine_3ph_0_0/design_1_sine_3ph_0_0_in_context.xdc] for cell 'design_1_i/sine_3ph_0'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0/design_1_vio_0_0_in_context.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0/design_1_vio_0_0_in_context.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M1_0/design_1_rst_clk_wiz_1_6M1_0/design_1_rst_clk_wiz_1_6M1_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_6M2'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M1_0/design_1_rst_clk_wiz_1_6M1_0/design_1_rst_clk_wiz_1_6M1_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_6M2'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_c_addsub_0_0/design_1_c_addsub_0_0/design_1_c_addsub_0_0_in_context.xdc] for cell 'design_1_i/c_addsub_0'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_c_addsub_0_0/design_1_c_addsub_0_0/design_1_c_addsub_0_0_in_context.xdc] for cell 'design_1_i/c_addsub_0'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_c_addsub_0_1/design_1_c_addsub_0_1/design_1_c_addsub_0_0_in_context.xdc] for cell 'design_1_i/c_addsub_1'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_c_addsub_0_1/design_1_c_addsub_0_1/design_1_c_addsub_0_0_in_context.xdc] for cell 'design_1_i/c_addsub_1'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_c_addsub_1_0/design_1_c_addsub_1_0/design_1_c_addsub_0_0_in_context.xdc] for cell 'design_1_i/c_addsub_2'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_c_addsub_1_0/design_1_c_addsub_1_0/design_1_c_addsub_0_0_in_context.xdc] for cell 'design_1_i/c_addsub_2'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_c_addsub_2_0/design_1_c_addsub_2_0/design_1_c_addsub_0_0_in_context.xdc] for cell 'design_1_i/c_addsub_3'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_c_addsub_2_0/design_1_c_addsub_2_0/design_1_c_addsub_0_0_in_context.xdc] for cell 'design_1_i/c_addsub_3'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_c_addsub_3_0/design_1_c_addsub_3_0/design_1_c_addsub_0_0_in_context.xdc] for cell 'design_1_i/c_addsub_4'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_c_addsub_3_0/design_1_c_addsub_3_0/design_1_c_addsub_0_0_in_context.xdc] for cell 'design_1_i/c_addsub_4'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_c_addsub_4_0/design_1_c_addsub_4_0/design_1_c_addsub_0_0_in_context.xdc] for cell 'design_1_i/c_addsub_5'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_c_addsub_4_0/design_1_c_addsub_4_0/design_1_c_addsub_0_0_in_context.xdc] for cell 'design_1_i/c_addsub_5'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_compar_tc_0_0/design_1_compar_tc_0_0/design_1_compar_tc_0_0_in_context.xdc] for cell 'design_1_i/compar_tc_0'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_compar_tc_0_0/design_1_compar_tc_0_0/design_1_compar_tc_0_0_in_context.xdc] for cell 'design_1_i/compar_tc_0'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M2_0/design_1_rst_clk_wiz_1_6M2_0/design_1_rst_clk_wiz_1_6M2_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_6M3'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M2_0/design_1_rst_clk_wiz_1_6M2_0/design_1_rst_clk_wiz_1_6M2_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_6M3'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_compar_tc_0_1/design_1_compar_tc_0_1/design_1_compar_tc_0_1_in_context.xdc] for cell 'design_1_i/compar_tc_1'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_compar_tc_0_1/design_1_compar_tc_0_1/design_1_compar_tc_0_1_in_context.xdc] for cell 'design_1_i/compar_tc_1'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_0'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_0'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_compar_tc_0_2/design_1_compar_tc_0_2/design_1_compar_tc_0_2_in_context.xdc] for cell 'design_1_i/compar_tc_2'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_compar_tc_0_2/design_1_compar_tc_0_2/design_1_compar_tc_0_2_in_context.xdc] for cell 'design_1_i/compar_tc_2'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_compar_tc_0_3/design_1_compar_tc_0_3/design_1_compar_tc_0_3_in_context.xdc] for cell 'design_1_i/compar_tc_3'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_compar_tc_0_3/design_1_compar_tc_0_3/design_1_compar_tc_0_3_in_context.xdc] for cell 'design_1_i/compar_tc_3'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_compar_tc_0_4/design_1_compar_tc_0_4/design_1_compar_tc_0_4_in_context.xdc] for cell 'design_1_i/compar_tc_4'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_compar_tc_0_4/design_1_compar_tc_0_4/design_1_compar_tc_0_4_in_context.xdc] for cell 'design_1_i/compar_tc_4'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_compar_tc_0_5/design_1_compar_tc_0_5/design_1_compar_tc_0_5_in_context.xdc] for cell 'design_1_i/compar_tc_5'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_compar_tc_0_5/design_1_compar_tc_0_5/design_1_compar_tc_0_5_in_context.xdc] for cell 'design_1_i/compar_tc_5'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_1/design_1_util_vector_logic_0_1/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_1'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_1/design_1_util_vector_logic_0_1/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_1'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_2/design_1_util_vector_logic_0_2/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_2'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_2/design_1_util_vector_logic_0_2/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_2'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_3/design_1_util_vector_logic_0_3/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_3'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_3/design_1_util_vector_logic_0_3/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_3'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_0/design_1_util_vector_logic_3_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_4'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_0/design_1_util_vector_logic_3_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_4'
Parsing XDC File [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.srcs/constrs_1/imports/fpga/Cmod-S7-25-Master.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_design_1_clk_wiz_15' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.srcs/constrs_1/imports/fpga/Cmod-S7-25-Master.xdc:107]
Finished Parsing XDC File [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.srcs/constrs_1/imports/fpga/Cmod-S7-25-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.srcs/constrs_1/imports/fpga/Cmod-S7-25-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1269.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1269.359 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1269.359 ; gain = 575.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1269.359 ; gain = 575.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_15/design_1_clk_wiz_15/design_1_clk_wiz_15_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_15/design_1_clk_wiz_15/design_1_clk_wiz_15_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_clk_wiz_1_6M1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/amc_simulator_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/PFC3PH_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/MCP_DRIVER_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/amc_simulator_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/amc_simulator_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/sine_3ph_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/vio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_clk_wiz_1_6M2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/c_addsub_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/cero_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/c_addsub_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/c_addsub_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/c_addsub_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/c_addsub_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/c_addsub_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/compar_tc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/cero_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_clk_wiz_1_6M3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/compar_tc_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/cero_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/util_vector_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/compar_tc_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/compar_tc_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/compar_tc_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/compar_tc_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/util_vector_logic_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/util_vector_logic_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/util_vector_logic_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/util_vector_logic_4. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1269.359 ; gain = 575.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1269.359 ; gain = 575.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1278.500 ; gain = 584.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1445.848 ; gain = 751.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1445.922 ; gain = 751.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1456.031 ; gain = 761.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1672.516 ; gain = 978.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1672.516 ; gain = 978.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1672.516 ; gain = 978.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1672.516 ; gain = 978.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1672.516 ; gain = 978.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1672.516 ; gain = 978.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |design_1_MCP_DRIVER_0_0        |         1|
|2     |design_1_PFC3PH_0_0            |         1|
|3     |design_1_amc_simulator_0_0     |         1|
|4     |design_1_amc_simulator_0_1     |         1|
|5     |design_1_amc_simulator_1_0     |         1|
|6     |design_1_c_addsub_0_0          |         1|
|7     |design_1_c_addsub_0_1          |         1|
|8     |design_1_c_addsub_1_0          |         1|
|9     |design_1_c_addsub_2_0          |         1|
|10    |design_1_c_addsub_3_0          |         1|
|11    |design_1_c_addsub_4_0          |         1|
|12    |design_1_clk_wiz_15            |         1|
|13    |design_1_compar_tc_0_0         |         1|
|14    |design_1_compar_tc_0_1         |         1|
|15    |design_1_compar_tc_0_2         |         1|
|16    |design_1_compar_tc_0_3         |         1|
|17    |design_1_compar_tc_0_4         |         1|
|18    |design_1_compar_tc_0_5         |         1|
|19    |design_1_ila_0_0               |         1|
|20    |design_1_rst_clk_wiz_1_6M_2    |         1|
|21    |design_1_rst_clk_wiz_1_6M1_0   |         1|
|22    |design_1_rst_clk_wiz_1_6M2_0   |         1|
|23    |design_1_sine_3ph_0_0          |         1|
|24    |design_1_util_vector_logic_0_0 |         1|
|25    |design_1_util_vector_logic_0_1 |         1|
|26    |design_1_util_vector_logic_0_2 |         1|
|27    |design_1_util_vector_logic_0_3 |         1|
|28    |design_1_util_vector_logic_3_0 |         1|
|29    |design_1_vio_0_0               |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |design_1_MCP_DRIVER_0        |     1|
|2     |design_1_PFC3PH_0            |     1|
|3     |design_1_amc_simulator_0     |     2|
|5     |design_1_amc_simulator_1     |     1|
|6     |design_1_c_addsub_0          |     2|
|8     |design_1_c_addsub_1          |     1|
|9     |design_1_c_addsub_2          |     1|
|10    |design_1_c_addsub_3          |     1|
|11    |design_1_c_addsub_4          |     1|
|12    |design_1_clk_wiz             |     1|
|13    |design_1_compar_tc_0         |     6|
|19    |design_1_ila_0               |     1|
|20    |design_1_rst_clk_wiz_1_6M1   |     1|
|21    |design_1_rst_clk_wiz_1_6M2   |     1|
|22    |design_1_rst_clk_wiz_1_6M    |     1|
|23    |design_1_sine_3ph_0          |     1|
|24    |design_1_util_vector_logic_0 |     4|
|28    |design_1_util_vector_logic_3 |     1|
|29    |design_1_vio_0               |     1|
|30    |IBUF                         |     9|
|31    |OBUF                         |     9|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1672.516 ; gain = 978.234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1672.516 ; gain = 978.234
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1672.516 ; gain = 978.234
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1681.695 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1685.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b3aaa36c
INFO: [Common 17-83] Releasing license: Synthesis
116 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1685.320 ; gain = 1147.258
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1685.320 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  2 20:56:56 2025...
