Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b595671580c74984aa60539da8ab5d52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_behav xil_defaultlib.tb_riscv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.mux1_pi
Compiling module xil_defaultlib.mux2_pi
Compiling module xil_defaultlib.alu_pi
Compiling module xil_defaultlib.pcounter_pi
Compiling module xil_defaultlib.regfile_pi
Compiling module xil_defaultlib.control_pi
Compiling module xil_defaultlib.imm1_pi
Compiling module xil_defaultlib.imm2_pi
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.forward_pi
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.reg_id_ex
Compiling module xil_defaultlib.reg_ex_mem
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.hazard_pi
Compiling module xil_defaultlib.riscv_pi
Compiling module xil_defaultlib.tb_riscv
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_behav
