 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Warning: time.si_enable_analysis is on, it could increase the runtime and memory usage. 
****************************************
Report : clock qor
        -type summary
Design : ORCA_TOP
Version: Q-2019.12-SP4
Date   : Sun May 28 15:28:24 2023
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================
==== Summary Reporting for Corner Cmax ====
===========================================

================================================== Summary Table for Corner Cmax ===================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func_worst
SDRAM_CLK                               M,D      2860     12       93    428.74    455.43      1.19      0.23         0         1
 SD_DDR_CLK                               G         0      0        0      0.00      0.00        --        --         0         0
 SD_DDR_CLKn                              G         0      0        0      0.00      0.00        --        --         0         0
SYS_2x_CLK                              M,D      1928     13      115    509.56    650.10      1.45      0.33         0         0
 SYS_CLK                                  G      1724      9       77    372.58    402.06      1.07      0.11         0         0
PCI_CLK                                 M,D       394     12       29    104.20    118.94      0.99      0.05         0         0
### Mode: test, Scenario: test_worst
ate_clk                                 M,D      5162     11      217    985.06   1158.39      1.21      0.21         0         1
SDRAM_CLK                               M,D      2860     12       93    428.74    455.43      1.19      0.23         0         1
 SD_DDR_CLK                               G         0      0        0      0.00      0.00        --        --         0         0
 SD_DDR_CLKn                              G         0      0        0      0.00      0.00        --        --         0         0
SYS_2x_CLK                              M,D      1928     13      115    509.56    650.10      1.45      0.33         0         0
 SYS_CLK                                  G      1724      9       77    372.58    402.06      1.07      0.11         0         0
PCI_CLK                                 M,D       394     12       29    104.20    118.94      0.99      0.05         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                       5194     13      260   1095.11   1302.49      1.45      0.33         0         1


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
===========================================
==== Summary Reporting for Corner Cmin ====
===========================================

================================================== Summary Table for Corner Cmin ===================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func_best
SDRAM_CLK                               M,D      2860     12       93    428.74    455.43      0.25      0.05         0         1
 SD_DDR_CLK                               G         0      0        0      0.00      0.00        --        --         0         0
 SD_DDR_CLKn                              G         0      0        0      0.00      0.00        --        --         0         0
SYS_2x_CLK                              M,D      1928     13      115    509.56    650.10      0.32      0.11         0         0
 SYS_CLK                                  G      1724      9       77    372.58    402.06      0.24      0.05         0         0
PCI_CLK                                 M,D       394     12       29    104.20    118.94      0.21      0.02         0         0
### Mode: test, Scenario: test_best
ate_clk                                 M,D      5162     11      217    985.06   1158.39      0.28      0.10         0         1
SDRAM_CLK                               M,D      2860     12       93    428.74    455.43      0.25      0.05         0         1
 SD_DDR_CLK                               G         0      0        0      0.00      0.00        --        --         0         0
 SD_DDR_CLKn                              G         0      0        0      0.00      0.00        --        --         0         0
SYS_2x_CLK                              M,D      1928     13      115    509.56    650.10      0.32      0.11         0         0
 SYS_CLK                                  G      1724      9       77    372.58    402.06      0.24      0.05         0         0
PCI_CLK                                 M,D       394     12       29    104.20    118.94      0.21      0.02         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                       5194     13      260   1095.11   1302.49      0.32      0.11         0         1


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
1
