

================================================================
== Vivado HLS Report for 'foo_foo_user'
================================================================
* Date:           Fri Feb  3 10:31:24 2017

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        my_project0
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  391|  391|  391|  391|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- alg_0        |  390|  390|        78|          -|          -|     5|    no    |
        | + loop_block  |   35|   35|         7|          -|          -|     5|    no    |
        | + loop_x_in   |   40|   40|         8|          -|          -|     5|    no    |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     15|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      2|     205|    390|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    184|
|Register         |        -|      -|     198|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|     403|    589|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |               Instance              |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |foo_fadd_32ns_32ns_32_5_full_dsp_U1  |foo_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                                |                                  |        0|      2|  205|  390|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_136_p2        |     +    |      0|  0|   3|           3|           1|
    |i_block_1_fu_153_p2  |     +    |      0|  0|   3|           3|           1|
    |i_x_in_1_fu_170_p2   |     +    |      0|  0|   3|           3|           1|
    |exitcond1_fu_147_p2  |   icmp   |      0|  0|   2|           3|           3|
    |exitcond2_fu_130_p2  |   icmp   |      0|  0|   2|           3|           3|
    |exitcond_fu_164_p2   |   icmp   |      0|  0|   2|           3|           3|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  15|          18|          12|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  15|         18|    1|         18|
    |grp_fu_124_p0      |  32|          3|   32|         96|
    |grp_fu_124_p1      |  32|          3|   32|         96|
    |i_block_reg_91     |   3|          2|    3|          6|
    |i_reg_67           |   3|          2|    3|          6|
    |i_x_in_reg_113     |   3|          2|    3|          6|
    |storemerge_reg_78  |  32|          2|   32|         64|
    |tmp_4_reg_102      |  32|          2|   32|         64|
    |y_out_out_int_d0   |  32|          3|   32|         96|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 184|         37|  170|        452|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  17|   0|   17|          0|
    |block_in_int_load_reg_207   |  32|   0|   32|          0|
    |i_1_reg_184                 |   3|   0|    3|          0|
    |i_block_1_reg_197           |   3|   0|    3|          0|
    |i_block_reg_91              |   3|   0|    3|          0|
    |i_reg_67                    |   3|   0|    3|          0|
    |i_x_in_1_reg_220            |   3|   0|    3|          0|
    |i_x_in_reg_113              |   3|   0|    3|          0|
    |storemerge_reg_78           |  32|   0|   32|          0|
    |tmp_4_reg_102               |  32|   0|   32|          0|
    |tmp_6_reg_235               |  32|   0|   32|          0|
    |x_in_in_int_load_reg_230    |  32|   0|   32|          0|
    |y_out_out_int_addr_reg_189  |   3|   0|    3|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 198|   0|  198|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |  foo_foo_user | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |  foo_foo_user | return value |
|ap_start                |  in |    1| ap_ctrl_hs |  foo_foo_user | return value |
|ap_done                 | out |    1| ap_ctrl_hs |  foo_foo_user | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |  foo_foo_user | return value |
|ap_ready                | out |    1| ap_ctrl_hs |  foo_foo_user | return value |
|block_in_int_address0   | out |    3|  ap_memory |  block_in_int |     array    |
|block_in_int_ce0        | out |    1|  ap_memory |  block_in_int |     array    |
|block_in_int_q0         |  in |   32|  ap_memory |  block_in_int |     array    |
|x_in_in_int_address0    | out |    3|  ap_memory |  x_in_in_int  |     array    |
|x_in_in_int_ce0         | out |    1|  ap_memory |  x_in_in_int  |     array    |
|x_in_in_int_q0          |  in |   32|  ap_memory |  x_in_in_int  |     array    |
|y_out_out_int_address0  | out |    3|  ap_memory | y_out_out_int |     array    |
|y_out_out_int_ce0       | out |    1|  ap_memory | y_out_out_int |     array    |
|y_out_out_int_we0       | out |    1|  ap_memory | y_out_out_int |     array    |
|y_out_out_int_d0        | out |   32|  ap_memory | y_out_out_int |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

