Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 656bf7a34e8e40ac91df4d91def8de72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ImgProc_behav xil_defaultlib.tb_ImgProc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'R' [C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sources_1/new/mul.v:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PP
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.Arraymul_eight_four
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.cla_sixteen
Compiling module xil_defaultlib.array_combine_88
Compiling module xil_defaultlib.ImgProc_mult_test
Compiling module xil_defaultlib.tb_ImgProc
WARNING: [XSIM 43-3373] "C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sim_1/new/tb_mul.v" Line 56. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/Dilli/Documents/FPGA/approx_mul/approx_mul.srcs/sim_1/new/tb_mul.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ImgProc_behav
