Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr 17 12:22:38 2025
| Host         : LAPTOP-1361CJA3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file keyboard_timing_summary_routed.rpt -pb keyboard_timing_summary_routed.pb -rpx keyboard_timing_summary_routed.rpx -warn_on_violation
| Design       : keyboard
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     82          
TIMING-20  Warning           Non-clocked latch               11          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (303)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (220)
5. checking no_input_delay (3)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (303)
--------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: A_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: A_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: A_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: B_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: B_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: B_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: C_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: C_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: C_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: D1/out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: D_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: D_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: D_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: E_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: E_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: E_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: F_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: F_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: F_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: G_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: G_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: G_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: H_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: H_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: H_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: S1/display_anode_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: S1/display_anode_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: S1/display_anode_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: flag_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: shift_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: shift_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: shift_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: shift_reg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: shift_reg_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: shift_reg_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: shift_reg_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: shift_reg_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (220)
--------------------------------------------------
 There are 220 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  244          inf        0.000                      0                  244           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           244 Endpoints
Min Delay           244 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S1/display_anode_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.298ns  (logic 3.845ns (46.336%)  route 4.453ns (53.664%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE                         0.000     0.000 r  S1/display_anode_reg[0]/C
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.361     0.361 r  S1/display_anode_reg[0]/Q
                         net (fo=19, routed)          0.636     0.997    S1/display_anode_reg_n_0_[0]
    SLICE_X1Y73          LUT3 (Prop_lut3_I2_O)        0.201     1.198 r  S1/anode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.817     5.015    anode_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.283     8.298 r  anode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.298    anode[6]
    K2                                                                r  anode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            flag
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.573ns  (logic 3.688ns (48.696%)  route 3.885ns (51.304%))
  Logic Levels:           3  (BUFG=1 FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDCE                         0.000     0.000 r  flag_reg/C
    SLICE_X2Y71          FDCE (Prop_fdce_C_Q)         0.364     0.364 r  flag_reg/Q
                         net (fo=2, routed)           1.675     2.039    flag_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.181     2.220 r  flag_OBUF_BUFG_inst/O
                         net (fo=36, routed)          2.210     4.430    flag_OBUF_BUFG
    H17                  OBUF (Prop_obuf_I_O)         3.143     7.573 r  flag_OBUF_inst/O
                         net (fo=0)                   0.000     7.573    flag
    H17                                                               r  flag (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/display_anode_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.356ns  (logic 3.907ns (61.468%)  route 2.449ns (38.532%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE                         0.000     0.000 r  S1/display_anode_reg[0]/C
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.361     0.361 r  S1/display_anode_reg[0]/Q
                         net (fo=19, routed)          0.635     0.996    S1/display_anode_reg_n_0_[0]
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.199     1.195 r  S1/anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.814     3.009    anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.347     6.356 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.356    anode[2]
    T9                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/display_anode_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.286ns  (logic 3.700ns (58.867%)  route 2.586ns (41.133%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE                         0.000     0.000 r  S1/display_anode_reg[2]/C
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.313     0.313 r  S1/display_anode_reg[2]/Q
                         net (fo=13, routed)          0.509     0.822    S1/display_anode_reg_n_0_[2]
    SLICE_X0Y73          LUT3 (Prop_lut3_I2_O)        0.213     1.035 r  S1/anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.076     3.112    anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.174     6.286 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.286    anode[3]
    J14                                                               r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/display_anode_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.231ns  (logic 3.718ns (59.668%)  route 2.513ns (40.332%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE                         0.000     0.000 r  S1/display_anode_reg[0]/C
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.361     0.361 f  S1/display_anode_reg[0]/Q
                         net (fo=19, routed)          0.635     0.996    S1/display_anode_reg_n_0_[0]
    SLICE_X1Y73          LUT3 (Prop_lut3_I2_O)        0.199     1.195 r  S1/anode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.879     3.073    anode_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.158     6.231 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.231    anode[1]
    J18                                                               r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/display_anode_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.221ns  (logic 3.718ns (59.763%)  route 2.503ns (40.237%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE                         0.000     0.000 r  S1/display_anode_reg[0]/C
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.361     0.361 r  S1/display_anode_reg[0]/Q
                         net (fo=19, routed)          0.635     0.996    S1/display_anode_reg_n_0_[0]
    SLICE_X1Y73          LUT3 (Prop_lut3_I2_O)        0.199     1.195 r  S1/anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.869     3.063    anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.158     6.221 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.221    anode[0]
    J17                                                               r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/display_anode_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anode[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.217ns  (logic 3.878ns (62.371%)  route 2.339ns (37.629%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE                         0.000     0.000 r  S1/display_anode_reg[0]/C
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.361     0.361 f  S1/display_anode_reg[0]/Q
                         net (fo=19, routed)          0.635     0.996    S1/display_anode_reg_n_0_[0]
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.199     1.195 r  S1/anode_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.705     2.899    anode_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.318     6.217 r  anode_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.217    anode[7]
    U13                                                               r  anode[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_in
                            (input port)
  Destination:            D2/out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.117ns  (logic 1.539ns (25.161%)  route 4.578ns (74.839%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  ps2_in (IN)
                         net (fo=0)                   0.000     0.000    ps2_in
    B2                   IBUF (Prop_ibuf_I_O)         1.341     1.341 r  ps2_in_IBUF_inst/O
                         net (fo=10, routed)          3.751     5.092    D2/ps2_in_IBUF
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.097     5.189 r  D2/out_i_2__0/O
                         net (fo=1, routed)           0.488     5.677    D2/out_i_2__0_n_0
    SLICE_X1Y86          LUT3 (Prop_lut3_I1_O)        0.101     5.778 r  D2/out_i_1__0/O
                         net (fo=1, routed)           0.339     6.117    D2/out_i_1__0_n_0
    SLICE_X1Y85          FDCE                                         r  D2/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/segment_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.884ns  (logic 3.590ns (61.010%)  route 2.294ns (38.990%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          LDCE                         0.000     0.000 r  S1/segment_reg[3]/G
    SLICE_X0Y72          LDCE (EnToQ_ldce_G_Q)        0.417     0.417 r  S1/segment_reg[3]/Q
                         net (fo=1, routed)           2.294     2.711    segment_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.173     5.884 r  segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.884    segment[3]
    K13                                                               r  segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/display_anode_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.873ns  (logic 3.840ns (65.386%)  route 2.033ns (34.614%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE                         0.000     0.000 r  S1/display_anode_reg[2]/C
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.313     0.313 f  S1/display_anode_reg[2]/Q
                         net (fo=13, routed)          0.509     0.822    S1/display_anode_reg_n_0_[2]
    SLICE_X0Y73          LUT3 (Prop_lut3_I2_O)        0.213     1.035 r  S1/anode_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.524     2.559    anode_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.314     5.873 r  anode_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.873    anode[4]
    P14                                                               r  anode[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 E_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            F_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.631%)  route 0.117ns (45.369%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDCE                         0.000     0.000 r  E_reg[1]/C
    SLICE_X3Y73          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  E_reg[1]/Q
                         net (fo=2, routed)           0.117     0.258    E[1]
    SLICE_X3Y73          FDCE                                         r  F_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 E_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            F_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.631%)  route 0.117ns (45.369%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE                         0.000     0.000 r  E_reg[3]/C
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  E_reg[3]/Q
                         net (fo=2, routed)           0.117     0.258    E[3]
    SLICE_X1Y72          FDCE                                         r  F_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2/counter_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D2/counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.186ns (69.481%)  route 0.082ns (30.519%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE                         0.000     0.000 r  D2/counter_reg[4]/C
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  D2/counter_reg[4]/Q
                         net (fo=4, routed)           0.082     0.223    D2/counter_reg_n_0_[4]
    SLICE_X1Y86          LUT6 (Prop_lut6_I2_O)        0.045     0.268 r  D2/counter[5]_i_2__0/O
                         net (fo=1, routed)           0.000     0.268    D2/counter[5]_i_2__0_n_0
    SLICE_X1Y86          FDCE                                         r  D2/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            A_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.158ns (57.409%)  route 0.117ns (42.591%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          LDCE                         0.000     0.000 r  digit_reg[0]/G
    SLICE_X0Y70          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  digit_reg[0]/Q
                         net (fo=1, routed)           0.117     0.275    digit[0]
    SLICE_X0Y71          FDCE                                         r  A_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.164ns (58.866%)  route 0.115ns (41.134%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE                         0.000     0.000 r  A_reg[2]/C
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  A_reg[2]/Q
                         net (fo=2, routed)           0.115     0.279    A_reg_n_0_[2]
    SLICE_X2Y72          FDCE                                         r  B_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            C_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.633%)  route 0.121ns (42.367%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE                         0.000     0.000 r  B_reg[3]/C
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B_reg[3]/Q
                         net (fo=2, routed)           0.121     0.285    B[3]
    SLICE_X2Y72          FDCE                                         r  C_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            C_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.550%)  route 0.121ns (42.450%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE                         0.000     0.000 r  B_reg[2]/C
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B_reg[2]/Q
                         net (fo=2, routed)           0.121     0.285    B[2]
    SLICE_X2Y72          FDCE                                         r  C_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            refresh_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.227ns (75.590%)  route 0.073ns (24.410%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE                         0.000     0.000 r  refresh_count_reg[2]/C
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  refresh_count_reg[2]/Q
                         net (fo=4, routed)           0.073     0.201    refresh_count[2]
    SLICE_X3Y71          LUT3 (Prop_lut3_I0_O)        0.099     0.300 r  refresh_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.300    refresh_count[0]_i_1_n_0
    SLICE_X3Y71          FDCE                                         r  refresh_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            H_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.128ns (42.033%)  route 0.177ns (57.967%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDCE                         0.000     0.000 r  G_reg[1]/C
    SLICE_X3Y73          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  G_reg[1]/Q
                         net (fo=2, routed)           0.177     0.305    G[1]
    SLICE_X3Y73          FDCE                                         r  H_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            H_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.128ns (41.758%)  route 0.179ns (58.242%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDCE                         0.000     0.000 r  G_reg[2]/C
    SLICE_X3Y72          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  G_reg[2]/Q
                         net (fo=2, routed)           0.179     0.307    G[2]
    SLICE_X3Y72          FDCE                                         r  H_reg[2]/D
  -------------------------------------------------------------------    -------------------





