<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2024.01.04.12:22:40"
 outputDirectory="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Agilex"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="AGFB014R24B2E2V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PCS_REF_CLK_CLOCK_CONNECTION_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PCS_REF_CLK_CLOCK_CONNECTION_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PCS_REF_CLK_CLOCK_CONNECTION_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CONTROL_PORT_CLOCK_CONNECTION_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CONTROL_PORT_CLOCK_CONNECTION_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CONTROL_PORT_CLOCK_CONNECTION_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="pcs_ref_clk_clock_connection" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="ref_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="control_port_clock_connection" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset_connection" kind="reset" start="0">
   <property name="associatedClock" value="control_port_clock_connection" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="control_port" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="64" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="control_port_clock_connection" />
   <property name="associatedReset" value="reset_connection" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="1" />
   <property name="writeWaitTime" value="1" />
   <port name="reg_addr" direction="input" role="address" width="5" />
   <port name="reg_data_out" direction="output" role="readdata" width="16" />
   <port name="reg_rd" direction="input" role="read" width="1" />
   <port name="reg_data_in" direction="input" role="writedata" width="16" />
   <port name="reg_wr" direction="input" role="write" width="1" />
   <port name="reg_busy" direction="output" role="waitrequest" width="1" />
  </interface>
  <interface name="clock_enable_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="tx_clkena" direction="output" role="tx_clkena" width="1" />
   <port name="rx_clkena" direction="output" role="rx_clkena" width="1" />
  </interface>
  <interface name="gmii_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="gmii_rx_dv" direction="output" role="gmii_rx_dv" width="1" />
   <port name="gmii_rx_d" direction="output" role="gmii_rx_d" width="8" />
   <port name="gmii_rx_err" direction="output" role="gmii_rx_err" width="1" />
   <port name="gmii_tx_en" direction="input" role="gmii_tx_en" width="1" />
   <port name="gmii_tx_d" direction="input" role="gmii_tx_d" width="8" />
   <port name="gmii_tx_err" direction="input" role="gmii_tx_err" width="1" />
  </interface>
  <interface name="mii_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="mii_rx_dv" direction="output" role="mii_rx_dv" width="1" />
   <port name="mii_rx_d" direction="output" role="mii_rx_d" width="4" />
   <port name="mii_rx_err" direction="output" role="mii_rx_err" width="1" />
   <port name="mii_tx_en" direction="input" role="mii_tx_en" width="1" />
   <port name="mii_tx_d" direction="input" role="mii_tx_d" width="4" />
   <port name="mii_tx_err" direction="input" role="mii_tx_err" width="1" />
   <port name="mii_col" direction="output" role="mii_col" width="1" />
   <port name="mii_crs" direction="output" role="mii_crs" width="1" />
  </interface>
  <interface name="sgmii_status_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="set_10" direction="output" role="set_10" width="1" />
   <port name="set_1000" direction="output" role="set_1000" width="1" />
   <port name="set_100" direction="output" role="set_100" width="1" />
   <port name="hd_ena" direction="output" role="hd_ena" width="1" />
  </interface>
  <interface name="pcs_transmit_clock_connection" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="0" />
   <property name="clockRateKnown" value="false" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="tx_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="pcs_receive_clock_connection" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="0" />
   <property name="clockRateKnown" value="false" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="rx_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="pcs_transmit_reset_connection" kind="reset" start="0">
   <property name="associatedClock" value="pcs_transmit_clock_connection" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset_tx_clk" direction="input" role="reset" width="1" />
  </interface>
  <interface name="pcs_receive_reset_connection" kind="reset" start="0">
   <property name="associatedClock" value="pcs_receive_clock_connection" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset_rx_clk" direction="input" role="reset" width="1" />
  </interface>
  <interface name="status_led_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="led_crs" direction="output" role="crs" width="1" />
   <port name="led_link" direction="output" role="link" width="1" />
   <port name="led_panel_link" direction="output" role="panel_link" width="1" />
   <port name="led_col" direction="output" role="col" width="1" />
   <port name="led_an" direction="output" role="an" width="1" />
   <port name="led_char_err" direction="output" role="char_err" width="1" />
   <port name="led_disp_err" direction="output" role="disp_err" width="1" />
  </interface>
  <interface name="serdes_control_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="rx_recovclkout" direction="output" role="export" width="1" />
  </interface>
  <interface name="lvds_tx_pll_locked" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="lvds_tx_pll_locked" direction="output" role="export" width="1" />
  </interface>
  <interface name="serial_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="rxp" direction="input" role="rxp_0" width="1" />
   <port name="rxn" direction="input" role="rxn_0" width="1" />
   <port name="txp" direction="output" role="txp_0" width="1" />
   <port name="txn" direction="output" role="txn_0" width="1" />
  </interface>
 </perimeter>
 <entity kind="eth_tse_0" version="1.0" name="eth_tse_0">
  <parameter name="AUTO_CONTROL_PORT_CLOCK_CONNECTION_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CONTROL_PORT_CLOCK_CONNECTION_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CONTROL_PORT_CLOCK_CONNECTION_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_PCS_REF_CLK_CLOCK_CONNECTION_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_PCS_REF_CLK_CLOCK_CONNECTION_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_PCS_REF_CLK_CLOCK_CONNECTION_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/synth/eth_tse_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/synth/eth_tse_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/ethernet/altera_eth_tse/altera_eth_tse_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs_pma_nf_lvds/altera_eth_tse_pcs_pma_nf_lvds_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/ethernet/tse_ucores/altera_eth_tse_ag_lvds_terminator/altera_eth_tse_ag_lvds_terminator_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/altera_iopll/top/altera_iopll_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/altera_lvds/top/altera_lvds_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/guava-30.1-jre.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcdocument.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/miglayout-swing-5.2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-text-1.10.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jline-3.11.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jfreechart-1.5.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jcommon-1.0.24.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/stax-ex.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/docking-frames-common.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/docking-frames-core.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/rngom.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.intel.shared.test.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/codemodel.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-lang3-3.9.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/istack-commons-tools.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-jxc.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.privateinterfaces.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.intel.shared.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/FastInfoset.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/relaxng-datatype.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/xsom.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/istack-commons-runtime.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/dtd-parser.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/javax.activation-api.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-runtime.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/failureaccess-1.0.1.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-api.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-xjc.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/txw2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/antlr-4.7.2-complete.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-collections4-4.3.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/altera_lvds/intel_lvds_core10/intel_lvds_core10_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/guava-30.1-jre.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcdocument.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/miglayout-swing-5.2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-text-1.10.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jline-3.11.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jfreechart-1.5.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jcommon-1.0.24.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/stax-ex.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/docking-frames-common.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/docking-frames-core.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/rngom.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.intel.shared.test.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/codemodel.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-lang3-3.9.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/istack-commons-tools.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-jxc.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.privateinterfaces.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.intel.shared.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/FastInfoset.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/relaxng-datatype.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/xsom.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/istack-commons-runtime.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/dtd-parser.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/javax.activation-api.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-runtime.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/failureaccess-1.0.1.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-api.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-xjc.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/txw2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/antlr-4.7.2-complete.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-collections4-4.3.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/altera_lvds/top/altera_lvds_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/guava-30.1-jre.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcdocument.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/miglayout-swing-5.2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-text-1.10.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jline-3.11.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jfreechart-1.5.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jcommon-1.0.24.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/stax-ex.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/docking-frames-common.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/docking-frames-core.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/rngom.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.intel.shared.test.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/codemodel.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-lang3-3.9.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/istack-commons-tools.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-jxc.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.privateinterfaces.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.intel.shared.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/FastInfoset.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/relaxng-datatype.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/xsom.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/istack-commons-runtime.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/dtd-parser.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/javax.activation-api.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-runtime.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/failureaccess-1.0.1.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-api.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-xjc.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/txw2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/antlr-4.7.2-complete.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-collections4-4.3.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/altera_lvds/intel_lvds_core10/intel_lvds_core10_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/guava-30.1-jre.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcdocument.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/miglayout-swing-5.2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-text-1.10.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jline-3.11.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jfreechart-1.5.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jcommon-1.0.24.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/stax-ex.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/docking-frames-common.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/docking-frames-core.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/rngom.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.intel.shared.test.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/codemodel.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-lang3-3.9.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/istack-commons-tools.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-jxc.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.privateinterfaces.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.intel.shared.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/FastInfoset.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/relaxng-datatype.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/xsom.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/istack-commons-runtime.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/dtd-parser.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/javax.activation-api.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-runtime.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/failureaccess-1.0.1.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-api.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-xjc.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/txw2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/antlr-4.7.2-complete.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-collections4-4.3.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.hdlcomponent.jar" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="eth_tse_0">"Generating: eth_tse_0"</message>
   <message level="Info" culprit="eth_tse_0">"Generating: eth_tse_0_altera_eth_tse_2110_rbegixy"</message>
   <message level="Info" culprit="eth_tse_0">"Generating: altera_eth_tse_pcs_pma_nf_lvds"</message>
   <message level="Info" culprit="eth_tse_0">"Generating: altera_eth_tse_ag_lvds_terminator"</message>
   <message level="Info" culprit="eth_tse_0">"Generating: eth_tse_0_altera_iopll_1931_c6qpzfa"</message>
   <message level="Info" culprit="eth_tse_0">"Generating: eth_tse_0_altera_lvds_2001_f6avgwq"</message>
   <message level="Info" culprit="eth_tse_0">"Generating: eth_tse_0_intel_lvds_core10_191_vvutosq"</message>
   <message level="Info" culprit="eth_tse_0">"Generating: eth_tse_0_altera_lvds_2001_2asfj3i"</message>
   <message level="Info" culprit="eth_tse_0">"Generating: eth_tse_0_intel_lvds_core10_191_4tqn4ji"</message>
  </messages>
 </entity>
 <entity
   kind="altera_eth_tse"
   version="21.1.0"
   name="eth_tse_0_altera_eth_tse_2110_rbegixy">
  <parameter name="rf_p1_min_b" value="999" />
  <parameter name="rf_p1_min_a" value="999" />
  <parameter name="enable_clk_sharing" value="false" />
  <parameter name="enable_adpt_multi_recipe" value="1" />
  <parameter name="mdio_clk_div" value="40" />
  <parameter name="EXAMPLE_DESIGN_VARIANT" value="0" />
  <parameter name="starting_channel_number" value="0" />
  <parameter name="enable_mac_flow_ctrl" value="false" />
  <parameter name="enable_ecc" value="false" />
  <parameter name="enable_magic_detect" value="true" />
  <parameter name="XCVR_TILE" value="htile" />
  <parameter name="rf_b1_ada_b" value="adaptable" />
  <parameter name="rf_b1_ada_a" value="adaptable" />
  <parameter name="phyip_en_synce_support" value="false" />
  <parameter name="ND_XCVR_SET_USER_IDENTIFIER" value="0" />
  <parameter name="adpt_param_vals4_b" value="" />
  <parameter name="adpt_param_vals4_a" value="" />
  <parameter name="rf_b0t_b" value="999" />
  <parameter name="rf_b0t_a" value="999" />
  <parameter name="reduced_interface_ena" value="false" />
  <parameter name="isUsePCS_2xTBI" value="false" />
  <parameter name="rf_a_a" value="999" />
  <parameter name="deviceFamily" value="AGILEX" />
  <parameter name="rf_a_b" value="999" />
  <parameter name="deviceDieList" value="HSSI_WHR,HSSI_CRETE3,MAIN_FM6" />
  <parameter name="core_version" value="5377" />
  <parameter name="useMDIO" value="false" />
  <parameter name="mbit_only" value="false" />
  <parameter name="adpt_param_vals0_b" value="" />
  <parameter name="adpt_param_vals0_a" value="" />
  <parameter name="adpt_param_vals7" value="" />
  <parameter name="enable_use_internal_fifo" value="true" />
  <parameter name="adpt_param_vals6" value="" />
  <parameter name="adpt_param_vals5" value="" />
  <parameter name="adpt_param_vals4" value="" />
  <parameter name="enable_hidden_features" value="false" />
  <parameter name="ctle_hf_val_a" value="999" />
  <parameter
     name="adpt_params"
     value="ctle_lf_val_a,ctle_lf_val_ada_a,ctle_lf_min_a,ctle_lf_max_a,ctle_hf_val_a,ctle_hf_val_ada_a,ctle_hf_min_a,ctle_hf_max_a,rf_p2_val_a,rf_p2_val_ada_a,rf_p2_min_a,rf_p2_max_a,rf_p1_val_a,rf_p1_val_ada_a,rf_p1_min_a,rf_p1_max_a,rf_reserved0_a,rf_p0_val_a,rf_p0_val_ada_a,rf_reserved1_a,rf_b0t_a,ctle_gs1_val_a,ctle_gs2_val_a,rf_b1_a,rf_b1_ada_a,rf_b0_a,rf_b0_ada_a,rf_a_a,ctle_lf_val_b,ctle_lf_val_ada_b,ctle_lf_min_b,ctle_lf_max_b,ctle_hf_val_b,ctle_hf_val_ada_b,ctle_hf_min_b,ctle_hf_max_b,rf_p2_val_b,rf_p2_val_ada_b,rf_p2_min_b,rf_p2_max_b,rf_p1_val_b,rf_p1_val_ada_b,rf_p1_min_b,rf_p1_max_b,rf_reserved0_b,rf_p0_val_b,rf_p0_val_ada_b,rf_reserved1_b,rf_b0t_b,ctle_gs1_val_b,ctle_gs2_val_b,rf_b1_b,rf_b1_ada_b,rf_b0_b,rf_b0_ada_b,rf_a_b" />
  <parameter name="stat_cnt_ena" value="true" />
  <parameter name="nf_lvds_iopll_num_channels" value="4" />
  <parameter name="GEN_SIM" value="0" />
  <parameter name="core_variation" value="PCS_ONLY" />
  <parameter name="enable_sup_addr" value="false" />
  <parameter name="ctle_lf_val_a" value="999" />
  <parameter name="ctle_hf_val_b" value="999" />
  <parameter name="ctle_lf_val_b" value="999" />
  <parameter name="adpt_param_vals3" value="" />
  <parameter name="data_clocking_mode" value="xcvr" />
  <parameter name="adpt_param_vals2" value="" />
  <parameter name="ctle_lf_val_ada_a" value="adaptable" />
  <parameter name="ctle_hf_max_a" value="999" />
  <parameter name="ctle_lf_max_b" value="999" />
  <parameter name="adpt_param_vals1" value="" />
  <parameter name="ctle_lf_max_a" value="999" />
  <parameter name="ctle_lf_val_ada_b" value="adaptable" />
  <parameter name="ctle_hf_max_b" value="999" />
  <parameter name="adpt_param_vals0" value="" />
  <parameter name="avmm2_enable_tse" value="false" />
  <parameter name="phyip_pma_bonding_mode" value="x1" />
  <parameter name="isUseMAC" value="false" />
  <parameter name="XCVR_SET_CAPABILITY_REG_ENABLE" value="0" />
  <parameter name="eg_fifo" value="2048" />
  <parameter name="enable_system_pll" value="false" />
  <parameter name="enable_mac_vlan" value="false" />
  <parameter
     name="adpt_params_b"
     value="ctle_lf_val_b,ctle_lf_val_ada_b,ctle_lf_min_b,ctle_lf_max_b,ctle_hf_val_b,ctle_hf_val_ada_b,ctle_hf_min_b,ctle_hf_max_b,rf_p2_val_b,rf_p2_val_ada_b,rf_p2_min_b,rf_p2_max_b,rf_p1_val_b,rf_p1_val_ada_b,rf_p1_min_b,rf_p1_max_b,rf_reserved0_b,rf_p0_val_b,rf_p0_val_ada_b,rf_reserved1_b,rf_b0t_b,ctle_gs1_val_b,ctle_gs2_val_b,rf_b1_b,rf_b1_ada_b,rf_b0_b,rf_b0_ada_b,rf_a_b" />
  <parameter
     name="adpt_params_a"
     value="ctle_lf_val_a,ctle_lf_val_ada_a,ctle_lf_min_a,ctle_lf_max_a,ctle_hf_val_a,ctle_hf_val_ada_a,ctle_hf_min_a,ctle_hf_max_a,rf_p2_val_a,rf_p2_val_ada_a,rf_p2_min_a,rf_p2_max_a,rf_p1_val_a,rf_p1_val_ada_a,rf_p1_min_a,rf_p1_max_a,rf_reserved0_a,rf_p0_val_a,rf_p0_val_ada_a,rf_reserved1_a,rf_b0t_a,ctle_gs1_val_a,ctle_gs2_val_a,rf_b1_a,rf_b1_ada_a,rf_b0_a,rf_b0_ada_a,rf_a_a" />
  <parameter name="HDL_FORMAT" value="1" />
  <parameter name="ing_addr" value="11" />
  <parameter name="rf_b0_b" value="999" />
  <parameter name="adpt_param_vals1_b" value="" />
  <parameter name="adpt_param_vals5_a" value="" />
  <parameter name="XCVR_RCFG_JTAG_ENABLE" value="0" />
  <parameter name="adpt_param_vals5_b" value="" />
  <parameter name="rf_b0_a" value="999" />
  <parameter name="l_rf_frz_b" value="999" />
  <parameter name="l_rf_frz_a" value="999" />
  <parameter name="enable_sgmii" value="true" />
  <parameter name="eg_addr" value="11" />
  <parameter name="tstamp_fp_width" value="4" />
  <parameter name="ctle_gs1_val_b" value="999" />
  <parameter name="adpt_param_vals1_a" value="" />
  <parameter name="enable_gmii_loopback" value="false" />
  <parameter name="ctle_gs1_val_a" value="999" />
  <parameter name="rf_p2_max_b" value="999" />
  <parameter name="enable_padding" value="false" />
  <parameter name="rf_p2_max_a" value="999" />
  <parameter name="ctle_hf_val_ada_b" value="adaptable" />
  <parameter name="ctle_hf_val_ada_a" value="adaptable" />
  <parameter name="rf_p2_val_a" value="999" />
  <parameter name="cal_recipe_sel" value="NRZ_28Gbps_VSR" />
  <parameter name="rf_p2_val_b" value="999" />
  <parameter name="enable_shift16" value="true" />
  <parameter name="System_PLL_Frequency" value="805.664062" />
  <parameter name="ing_fifo" value="2048" />
  <parameter name="XCVR_SET_USER_IDENTIFIER" value="0" />
  <parameter name="rf_p1_val_ada_b" value="adaptable" />
  <parameter name="enable_ptp_1step" value="false" />
  <parameter name="phy_identifier" value="0" />
  <parameter name="rf_reserved0_b" value="999" />
  <parameter name="gbit_only" value="false" />
  <parameter name="l_ctle_frz_a" value="999" />
  <parameter name="l_ctle_frz_b" value="999" />
  <parameter name="adpt_recipe_cnt" value="1" />
  <parameter name="adpt_recipe_select" value="0" />
  <parameter name="synchronizer_depth" value="3" />
  <parameter name="use_misc_ports" value="true" />
  <parameter name="XCVR_SET_CSR_SOFT_LOGIC_ENABLE" value="0" />
  <parameter name="ND_XCVR_SET_CAPABILITY_REG_ENABLE" value="0" />
  <parameter name="enable_hd_logic" value="true" />
  <parameter name="rf_p1_val_ada_a" value="adaptable" />
  <parameter name="ena_hash" value="false" />
  <parameter name="phyip_pll_base_data_rate" value="1250 Mbps" />
  <parameter name="ctle_hf_min_a" value="999" />
  <parameter name="rf_b1_a" value="999" />
  <parameter name="adpt_param_vals2_b" value="" />
  <parameter name="ctle_hf_min_b" value="999" />
  <parameter name="rf_b1_b" value="999" />
  <parameter name="adpt_param_vals2_a" value="" />
  <parameter name="nf_phyip_rcfg_enable" value="false" />
  <parameter name="adpt_param_vals6_b" value="" />
  <parameter name="adpt_param_vals6_a" value="" />
  <parameter name="rf_p2_val_ada_b" value="adaptable" />
  <parameter name="rf_p2_val_ada_a" value="adaptable" />
  <parameter name="ctle_lf_min_b" value="999" />
  <parameter name="DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="ctle_lf_min_a" value="999" />
  <parameter name="rf_p1_max_b" value="999" />
  <parameter name="rf_p1_max_a" value="999" />
  <parameter name="rf_p1_val_b" value="999" />
  <parameter name="rf_p1_val_a" value="999" />
  <parameter name="XCVR_SET_PRBS_SOFT_LOGIC_ENABLE" value="0" />
  <parameter name="ftile_phyip_rcfg_enable" value="false" />
  <parameter name="ctle_gs2_val_a" value="999" />
  <parameter name="rf_reserved0_a" value="999" />
  <parameter name="ctle_gs2_val_b" value="999" />
  <parameter name="rf_b0_ada_a" value="adaptable" />
  <parameter name="rf_b0_ada_b" value="adaptable" />
  <parameter name="enable_ena" value="32" />
  <parameter name="rf_p0_val_b" value="999" />
  <parameter name="ifGMII" value="MII_GMII" />
  <parameter name="use_mac_clken" value="false" />
  <parameter name="s10_xcvr_ip_name" value="" />
  <parameter name="adpt_recipe_data2" value="" />
  <parameter name="adpt_recipe_data1" value="" />
  <parameter name="max_channels" value="1" />
  <parameter name="rf_reserved1_a" value="999" />
  <parameter name="adpt_recipe_data0" value="" />
  <parameter name="nd_phyip_rcfg_enable" value="false" />
  <parameter name="rf_reserved1_b" value="999" />
  <parameter name="phyip_pll_type" value="CMU" />
  <parameter name="ND_XCVR_RCFG_JTAG_ENABLE" value="0" />
  <parameter name="ext_stat_cnt_ena" value="false" />
  <parameter name="adpt_recipe_data7" value="" />
  <parameter name="adpt_recipe_data6" value="" />
  <parameter name="adpt_recipe_data5" value="" />
  <parameter name="adpt_recipe_data4" value="" />
  <parameter name="adpt_recipe_data3" value="" />
  <parameter name="rf_p0_val_a" value="999" />
  <parameter name="deviceFamilyName" value="Agilex" />
  <parameter name="enable_alt_reconfig" value="false" />
  <parameter
     name="adpt_param_labels_b"
     value="GAINLF,GAINLF Fix/Adaptable,CTLE LF Min,CTLE LF Max,GAINHF,GAINHF Fix/Adaptable,CTLE HF Min,CTLE HF Max,RF_P2,RF_P2 Fix/Adaptable,RF_P2_MIN,RF_P2_MAX,RF_P1,RF_P1 Fix/Adaptable,RF_P1_MIN,RF_P1_MAX,Reserved 0,RF_P0,RF_P0 Fix/Adaptable,Reserved 1,RF_B0T,GS1,GS2,RF_B1,RF_B1 Fix/Adaptable,RF_B0,RF_B0 Fix/Adaptable,RF_A" />
  <parameter name="enable_timestamping" value="false" />
  <parameter name="adpt_multi_enable" value="1" />
  <parameter name="reduced_control" value="false" />
  <parameter name="enable_pma_adpt_disp" value="0" />
  <parameter
     name="adpt_param_labels_a"
     value="GAINLF,GAINLF Fix/Adaptable,CTLE LF Min,CTLE LF Max,GAINHF,GAINHF Fix/Adaptable,CTLE HF Min,CTLE HF Max,RF_P2,RF_P2 Fix/Adaptable,RF_P2_MIN,RF_P2_MAX,RF_P1,RF_P1 Fix/Adaptable,RF_P1_MIN,RF_P1_MAX,Reserved 0,RF_P0,RF_P0 Fix/Adaptable,Reserved 1,RF_B0T,GS1,GS2,RF_B1,RF_B1 Fix/Adaptable,RF_B0,RF_B0 Fix/Adaptable,RF_A" />
  <parameter name="rf_p0_val_ada_a" value="adaptable" />
  <parameter name="adpt_param_vals3_a" value="" />
  <parameter name="l_av1_enable_tse" value="false" />
  <parameter name="rf_p0_val_ada_b" value="adaptable" />
  <parameter name="adpt_param_vals3_b" value="" />
  <parameter name="export_pwrdn" value="false" />
  <parameter name="adpt_param_vals7_a" value="" />
  <parameter name="GEN_SYNTH" value="0" />
  <parameter name="DEV_BOARD" value="0" />
  <parameter name="part_trait_bd" value="FM6REVB" />
  <parameter name="adpt_param_vals7_b" value="" />
  <parameter name="rcp_load_enable" value="0" />
  <parameter name="rf_p2_min_a" value="999" />
  <parameter name="rf_p2_min_b" value="999" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="dev_version" value="5377" />
  <parameter name="transceiver_type" value="LVDS_IO" />
  <parameter name="isUsePCS" value="true" />
  <parameter name="enable_lgth_check" value="false" />
  <parameter name="enable_deterministic_latency" value="false" />
  <parameter name="ND_XCVR_SET_CSR_SOFT_LOGIC_ENABLE" value="0" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_2110/synth/eth_tse_0_altera_eth_tse_2110_rbegixy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_2110/synth/eth_tse_0_altera_eth_tse_2110_rbegixy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/ethernet/altera_eth_tse/altera_eth_tse_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs_pma_nf_lvds/altera_eth_tse_pcs_pma_nf_lvds_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/ethernet/tse_ucores/altera_eth_tse_ag_lvds_terminator/altera_eth_tse_ag_lvds_terminator_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/altera_iopll/top/altera_iopll_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/altera_lvds/top/altera_lvds_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/guava-30.1-jre.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcdocument.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/miglayout-swing-5.2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-text-1.10.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jline-3.11.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jfreechart-1.5.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jcommon-1.0.24.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/stax-ex.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/docking-frames-common.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/docking-frames-core.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/rngom.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.intel.shared.test.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/codemodel.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-lang3-3.9.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/istack-commons-tools.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-jxc.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.privateinterfaces.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.intel.shared.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/FastInfoset.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/relaxng-datatype.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/xsom.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/istack-commons-runtime.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/dtd-parser.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/javax.activation-api.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-runtime.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/failureaccess-1.0.1.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-api.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-xjc.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/txw2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/antlr-4.7.2-complete.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-collections4-4.3.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/altera_lvds/intel_lvds_core10/intel_lvds_core10_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/guava-30.1-jre.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcdocument.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/miglayout-swing-5.2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-text-1.10.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jline-3.11.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jfreechart-1.5.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jcommon-1.0.24.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/stax-ex.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/docking-frames-common.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/docking-frames-core.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/rngom.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.intel.shared.test.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/codemodel.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-lang3-3.9.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/istack-commons-tools.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-jxc.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.privateinterfaces.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.intel.shared.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/FastInfoset.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/relaxng-datatype.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/xsom.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/istack-commons-runtime.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/dtd-parser.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/javax.activation-api.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-runtime.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/failureaccess-1.0.1.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-api.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-xjc.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/txw2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/antlr-4.7.2-complete.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-collections4-4.3.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/altera_lvds/top/altera_lvds_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/guava-30.1-jre.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcdocument.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/miglayout-swing-5.2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-text-1.10.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jline-3.11.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jfreechart-1.5.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jcommon-1.0.24.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/stax-ex.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/docking-frames-common.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/docking-frames-core.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/rngom.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.intel.shared.test.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/codemodel.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-lang3-3.9.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/istack-commons-tools.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-jxc.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.privateinterfaces.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.intel.shared.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/FastInfoset.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/relaxng-datatype.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/xsom.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/istack-commons-runtime.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/dtd-parser.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/javax.activation-api.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-runtime.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/failureaccess-1.0.1.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-api.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-xjc.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/txw2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/antlr-4.7.2-complete.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-collections4-4.3.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/altera_lvds/intel_lvds_core10/intel_lvds_core10_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/guava-30.1-jre.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcdocument.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/miglayout-swing-5.2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-text-1.10.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jline-3.11.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jfreechart-1.5.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jcommon-1.0.24.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/stax-ex.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/docking-frames-common.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/docking-frames-core.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/rngom.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.intel.shared.test.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/codemodel.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-lang3-3.9.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/istack-commons-tools.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-jxc.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.privateinterfaces.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.intel.shared.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/FastInfoset.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/relaxng-datatype.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/xsom.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/istack-commons-runtime.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/dtd-parser.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/javax.activation-api.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-runtime.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/failureaccess-1.0.1.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-api.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-xjc.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/txw2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/antlr-4.7.2-complete.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-collections4-4.3.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.hdlcomponent.jar" />
  </childSourceFiles>
  <instantiator instantiator="eth_tse_0" as="altera_eth_tse_inst" />
  <messages>
   <message level="Info" culprit="eth_tse_0">"Generating: eth_tse_0_altera_eth_tse_2110_rbegixy"</message>
   <message level="Info" culprit="eth_tse_0">"Generating: altera_eth_tse_pcs_pma_nf_lvds"</message>
   <message level="Info" culprit="eth_tse_0">"Generating: altera_eth_tse_ag_lvds_terminator"</message>
   <message level="Info" culprit="eth_tse_0">"Generating: eth_tse_0_altera_iopll_1931_c6qpzfa"</message>
   <message level="Info" culprit="eth_tse_0">"Generating: eth_tse_0_altera_lvds_2001_f6avgwq"</message>
   <message level="Info" culprit="eth_tse_0">"Generating: eth_tse_0_intel_lvds_core10_191_vvutosq"</message>
   <message level="Info" culprit="eth_tse_0">"Generating: eth_tse_0_altera_lvds_2001_2asfj3i"</message>
   <message level="Info" culprit="eth_tse_0">"Generating: eth_tse_0_intel_lvds_core10_191_4tqn4ji"</message>
  </messages>
 </entity>
 <entity
   kind="altera_eth_tse_pcs_pma_nf_lvds"
   version="19.5.0"
   name="altera_eth_tse_pcs_pma_nf_lvds">
  <parameter name="enable_use_internal_fifo" value="true" />
  <parameter name="ENABLE_TIMESTAMPING" value="false" />
  <parameter name="connect_to_mac" value="false" />
  <parameter name="DEV_VERSION" value="5377" />
  <parameter name="DEVICE_FAMILY" value="AGILEX" />
  <parameter name="ENABLE_CLK_SHARING" value="false" />
  <parameter name="SYNCHRONIZER_DEPTH" value="3" />
  <parameter name="PHY_IDENTIFIER" value="0" />
  <parameter name="ENABLE_ECC" value="false" />
  <parameter name="ENABLE_SGMII" value="true" />
  <parameter name="enable_hd_logic" value="true" />
  <parameter name="ENABLE_REV_LOOPBACK" value="false" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_eth_tse_pcs_pma_nf_lvds.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_align_sync.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_dec10b8b.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_dec_func.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_enc8b10b.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_top_autoneg.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_carrier_sense.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_sgmii_clk_div.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_sgmii_clk_enable.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_rx_encapsulation.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_tx_encapsulation.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_rx_encapsulation_strx_gx.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_pcs_control.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_pcs_host_control.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_mdio_reg.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_mii_rx_if_pcs.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_mii_tx_if_pcs.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_rx_sync.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_sgmii_clk_cntl.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_colision_detect.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_rx_converter.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_rx_fifo_rd.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_top_rx_converter.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_top_sgmii.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_top_sgmii_strx_gx.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_top_tx_converter.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_tx_converter.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_top_1000_base_x.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_top_1000_base_x_strx_gx.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_top_pcs.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_top_pcs_strx_gx.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_top_rx.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_top_tx.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_lvds_reset_sequencer.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_lvds_reverse_loopback.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_pma_lvds_rx_av.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_pma_lvds_rx.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_pma_lvds_tx.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_eth_tse_std_synchronizer.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_eth_tse_std_synchronizer_bundle.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_eth_tse_ptp_std_synchronizer.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_false_path_marker.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_clock_crosser.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_a_fifo_13.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_a_fifo_24.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_a_fifo_34.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_a_fifo_opt_1246.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_a_fifo_opt_14_44.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_a_fifo_opt_36_10.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_gray_cnt.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_sdpm_altsyncram.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_altsyncram_dpm_fifo.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_bin_cnt.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ph_calculator.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_sdpm_gen.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_dec_x10.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_enc_x10.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_enc_x10_wrapper.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_dec_x14.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_enc_x14.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_enc_x14_wrapper.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_dec_x2.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_enc_x2.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_enc_x2_wrapper.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_dec_x23.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_enc_x23.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_enc_x23_wrapper.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_dec_x36.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_enc_x36.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_enc_x36_wrapper.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_dec_x40.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_enc_x40.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_enc_x40_wrapper.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_dec_x30.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_enc_x30.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_enc_x30_wrapper.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_status_crosser.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_top_1000_base_x.ocp"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_top_1000_base_x_strx_gx.ocp"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_eth_tse_pcs_pma_nf_lvds.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_eth_tse_pcs_pma_nf_lvds.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_align_sync.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_dec10b8b.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_dec_func.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_enc8b10b.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_top_autoneg.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_carrier_sense.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_sgmii_clk_div.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_sgmii_clk_enable.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_rx_encapsulation.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_tx_encapsulation.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_rx_encapsulation_strx_gx.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_pcs_control.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_pcs_host_control.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_mdio_reg.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_mii_rx_if_pcs.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_mii_tx_if_pcs.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_rx_sync.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_sgmii_clk_cntl.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_colision_detect.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_rx_converter.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_rx_fifo_rd.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_top_rx_converter.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_top_sgmii.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_top_sgmii_strx_gx.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_top_tx_converter.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_tx_converter.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_top_1000_base_x.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_top_1000_base_x_strx_gx.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_top_pcs.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_top_pcs_strx_gx.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_top_rx.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_top_tx.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_lvds_reset_sequencer.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_lvds_reverse_loopback.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_pma_lvds_rx_av.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_pma_lvds_rx.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_pma_lvds_tx.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_eth_tse_std_synchronizer.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_eth_tse_std_synchronizer_bundle.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_eth_tse_ptp_std_synchronizer.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_false_path_marker.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_clock_crosser.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_a_fifo_13.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_a_fifo_24.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_a_fifo_34.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_a_fifo_opt_1246.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_a_fifo_opt_14_44.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_a_fifo_opt_36_10.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_gray_cnt.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_sdpm_altsyncram.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_altsyncram_dpm_fifo.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_bin_cnt.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ph_calculator.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_sdpm_gen.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_dec_x10.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_enc_x10.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_enc_x10_wrapper.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_dec_x14.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_enc_x14.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_enc_x14_wrapper.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_dec_x2.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_enc_x2.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_enc_x2_wrapper.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_dec_x23.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_enc_x23.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_enc_x23_wrapper.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_dec_x36.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_enc_x36.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_enc_x36_wrapper.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_dec_x40.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_enc_x40.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_enc_x40_wrapper.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_dec_x30.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_enc_x30.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_enc_x30_wrapper.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_ecc_status_crosser.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_top_1000_base_x.ocp"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_tse_top_1000_base_x_strx_gx.ocp"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1950/synth/altera_eth_tse_pcs_pma_nf_lvds.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs_pma_nf_lvds/altera_eth_tse_pcs_pma_nf_lvds_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth_tse_0_altera_eth_tse_2110_rbegixy" as="i_tse_pcs_0" />
  <messages>
   <message level="Info" culprit="eth_tse_0">"Generating: altera_eth_tse_pcs_pma_nf_lvds"</message>
  </messages>
 </entity>
 <entity
   kind="altera_eth_tse_ag_lvds_terminator"
   version="19.5.0"
   name="altera_eth_tse_ag_lvds_terminator">
  <parameter name="DEVICE_FAMILY" value="AGILEX" />
  <parameter name="SYNCHRONIZER_DEPTH" value="3" />
  <parameter name="NUM_CHANNELS" value="1" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_ag_lvds_terminator_1950/synth/altera_eth_tse_std_synchronizer.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_ag_lvds_terminator_1950/synth/altera_eth_tse_ag_lvds_terminator.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_ag_lvds_terminator_1950/synth/altera_tse_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_ag_lvds_terminator_1950/synth/altera_tse_lvds_tx_clockcomp_fifo.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_ag_lvds_terminator_1950/synth/altera_tse_async_fifo_fpga.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_ag_lvds_terminator_1950/synth/altera_tse_nf_lvds_channel_reset_sequencer.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_ag_lvds_terminator_1950/synth/altera_tse_nf_lvds_common_reset_sequencer.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_ag_lvds_terminator_1950/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_ag_lvds_terminator_1950/synth/altera_eth_tse_ag_lvds_terminator.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_ag_lvds_terminator_1950/synth/altera_eth_tse_std_synchronizer.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_ag_lvds_terminator_1950/synth/altera_eth_tse_ag_lvds_terminator.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_ag_lvds_terminator_1950/synth/altera_tse_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_ag_lvds_terminator_1950/synth/altera_tse_lvds_tx_clockcomp_fifo.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_ag_lvds_terminator_1950/synth/altera_tse_async_fifo_fpga.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_ag_lvds_terminator_1950/synth/altera_tse_nf_lvds_channel_reset_sequencer.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_ag_lvds_terminator_1950/synth/altera_tse_nf_lvds_common_reset_sequencer.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_ag_lvds_terminator_1950/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_eth_tse_ag_lvds_terminator_1950/synth/altera_eth_tse_ag_lvds_terminator.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/ethernet/tse_ucores/altera_eth_tse_ag_lvds_terminator/altera_eth_tse_ag_lvds_terminator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="eth_tse_0_altera_eth_tse_2110_rbegixy"
     as="i_lvdsio_terminator_0" />
  <messages>
   <message level="Info" culprit="eth_tse_0">"Generating: altera_eth_tse_ag_lvds_terminator"</message>
  </messages>
 </entity>
 <entity
   kind="altera_iopll"
   version="19.3.1"
   name="eth_tse_0_altera_iopll_1931_c6qpzfa">
  <parameter name="set_phase" value="SET_PHASE_NUM_SHIFTS" />
  <parameter name="hp_actual_phase_shift_fp5" value="0.0" />
  <parameter name="hp_actual_phase_shift_fp6" value="0.0" />
  <parameter name="hp_actual_phase_shift_fp7" value="0.0" />
  <parameter name="hp_actual_phase_shift_fp8" value="0.0" />
  <parameter name="hp_actual_phase_shift_fp9" value="0.0" />
  <parameter name="gui_pll_cascading_mode" value="adjpllin" />
  <parameter name="hp_actual_phase_shift_fp0" value="400.0" />
  <parameter name="hp_actual_phase_shift_fp1" value="7200.0" />
  <parameter name="hp_actual_phase_shift_fp2" value="400.0" />
  <parameter name="out_clk_0_phase_ps" value="1000000000" />
  <parameter name="hp_actual_phase_shift_fp3" value="7200.0" />
  <parameter name="hp_actual_phase_shift_fp4" value="400.0" />
  <parameter name="pll_fbclk_mux_2" value="pll_fbclk_mux_2_m_cnt" />
  <parameter name="pll_fbclk_mux_1" value="pll_fbclk_mux_1_glb" />
  <parameter name="gui_vco_frequency" value="600.0" />
  <parameter name="out_clk_5_phase_ps" value="1000000000" />
  <parameter name="gui_ps_units10" value="ps" />
  <parameter name="gui_ps_units11" value="ps" />
  <parameter name="gui_ps_units16" value="ps" />
  <parameter name="gui_ps_units17" value="ps" />
  <parameter name="gui_ps_units12" value="ps" />
  <parameter name="gui_ps_units13" value="ps" />
  <parameter name="gui_ps_units14" value="ps" />
  <parameter name="gui_ps_units15" value="ps" />
  <parameter name="gui_mif_gen_options" value="Generate New MIF File" />
  <parameter name="c_cnt_prst6" value="1" />
  <parameter name="divide_factor7" value="1" />
  <parameter name="c_cnt_prst5" value="1" />
  <parameter name="divide_factor8" value="1" />
  <parameter name="c_cnt_prst8" value="1" />
  <parameter name="divide_factor5" value="1" />
  <parameter name="c_cnt_prst7" value="1" />
  <parameter name="divide_factor6" value="1" />
  <parameter name="c_cnt_prst9" value="1" />
  <parameter name="pll_extclk_0_cnt_src" value="pll_extclk_cnt_src_vss" />
  <parameter name="c_cnt_in_src9" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="c_cnt_in_src8" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_actual_output_clock_frequency_range10" value="100.0" />
  <parameter name="c_cnt_in_src5" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_duty_cycle9" value="50.0" />
  <parameter name="c_cnt_in_src4" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="c_cnt_in_src7" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="c_cnt_in_src6" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_actual_output_clock_frequency_range16" value="100.0" />
  <parameter name="gui_duty_cycle6" value="50.0" />
  <parameter name="c_cnt_in_src1" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_actual_output_clock_frequency_range15" value="100.0" />
  <parameter name="gui_duty_cycle5" value="50.0" />
  <parameter name="c_cnt_in_src0" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_duty_cycle8" value="50.0" />
  <parameter name="c_cnt_in_src3" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_actual_output_clock_frequency_range17" value="100.0" />
  <parameter name="gui_duty_cycle7" value="50.0" />
  <parameter name="base_address" value="0" />
  <parameter name="c_cnt_in_src2" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_en_adv_params" value="false" />
  <parameter name="gui_actual_output_clock_frequency_range12" value="100.0" />
  <parameter name="gui_duty_cycle2" value="50.0" />
  <parameter name="gui_actual_output_clock_frequency_range11" value="100.0" />
  <parameter name="gui_duty_cycle1" value="10.0" />
  <parameter name="gui_actual_output_clock_frequency_range14" value="100.0" />
  <parameter name="gui_duty_cycle4" value="50.0" />
  <parameter name="gui_actual_output_clock_frequency_range13" value="100.0" />
  <parameter name="gui_duty_cycle3" value="10.0" />
  <parameter name="out_clk_1_freq" value="1000000000" />
  <parameter name="gui_duty_cycle0" value="50.0" />
  <parameter name="ref_clk_1_freq" value="100000000" />
  <parameter name="out_clk_6_core_en" value="true" />
  <parameter name="duty_cycle12" value="50" />
  <parameter name="duty_cycle13" value="50" />
  <parameter name="duty_cycle10" value="50" />
  <parameter name="duty_cycle11" value="50" />
  <parameter name="duty_cycle16" value="50" />
  <parameter name="duty_cycle17" value="50" />
  <parameter name="duty_cycle14" value="50" />
  <parameter name="duty_cycle15" value="50" />
  <parameter name="gui_device_speed_grade" value="2" />
  <parameter name="gui_dps_num" value="1" />
  <parameter name="system_part_trait_speed_grade" value="2" />
  <parameter name="gui_pll_m_cnt_in_src" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_phase_shift15" value="0.0" />
  <parameter name="gui_phase_shift16" value="0.0" />
  <parameter name="gui_phase_shift13" value="0.0" />
  <parameter name="gui_phase_shift14" value="0.0" />
  <parameter name="gui_phase_shift11" value="0.0" />
  <parameter name="gui_phase_shift12" value="0.0" />
  <parameter name="pll_fractional_cout" value="1" />
  <parameter name="gui_phase_shift10" value="0.0" />
  <parameter name="gui_actual_output_clock_frequency17" value="100.0" />
  <parameter name="gui_actual_duty_cycle0" value="50.0" />
  <parameter name="gui_actual_duty_cycle1" value="10.0" />
  <parameter name="gui_actual_duty_cycle6" value="50.0" />
  <parameter name="gui_actual_duty_cycle7" value="50.0" />
  <parameter name="gui_actual_duty_cycle8" value="50.0" />
  <parameter name="out_clk_5_phase_shifts" value="0" />
  <parameter name="gui_actual_duty_cycle9" value="50.0" />
  <parameter name="gui_actual_duty_cycle2" value="50.0" />
  <parameter name="gui_actual_duty_cycle3" value="10.0" />
  <parameter name="gui_actual_duty_cycle4" value="50.0" />
  <parameter name="gui_actual_duty_cycle5" value="50.0" />
  <parameter name="pll_manu_clk_sw_en" value="false" />
  <parameter name="gui_actual_output_clock_frequency12" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency11" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency10" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency16" value="100.0" />
  <parameter name="out_clk_3_core_en" value="true" />
  <parameter name="gui_actual_output_clock_frequency15" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency14" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency13" value="100.0" />
  <parameter name="lock_mode" value="low_lock_time" />
  <parameter name="gui_phase_shift17" value="0.0" />
  <parameter name="out_clk_4_c_div" value="1" />
  <parameter name="c_cnt_prst0" value="1" />
  <parameter name="c_cnt_prst2" value="1" />
  <parameter name="c_cnt_prst1" value="10" />
  <parameter name="protocol_mode" value="PROTOCOL_MODE_BASIC" />
  <parameter name="c_cnt_prst4" value="1" />
  <parameter name="c_cnt_prst3" value="10" />
  <parameter name="gui_enable_upstream_out_clk" value="false" />
  <parameter name="phase_shift12" value="0 ps" />
  <parameter name="phase_shift11" value="0 ps" />
  <parameter name="n_cnt_lo_div" value="256" />
  <parameter name="phase_shift10" value="0 ps" />
  <parameter name="gui_operation_mode" value="direct" />
  <parameter name="out_clk_4_phase_shifts" value="0" />
  <parameter name="ref_clk_n_div" value="1" />
  <parameter name="out_clk_0_core_en" value="true" />
  <parameter name="gui_skip_sdc_generation" value="false" />
  <parameter name="gui_clock_to_compensate" value="0" />
  <parameter name="phase_shift17" value="0 ps" />
  <parameter name="phase_shift16" value="0 ps" />
  <parameter name="phase_shift15" value="0 ps" />
  <parameter name="phase_shift14" value="0 ps" />
  <parameter name="phase_shift13" value="0 ps" />
  <parameter name="gui_enable_cascade_in" value="false" />
  <parameter name="gui_ps_units7" value="ps" />
  <parameter name="gui_pll_freqcal_en" value="true" />
  <parameter name="gui_ps_units8" value="ps" />
  <parameter name="gui_ps_units9" value="ps" />
  <parameter name="fb_clk_m_div" value="0" />
  <parameter name="gui_reference_clock_frequency_ps" value="10000.0" />
  <parameter name="duty_cycle9" value="50" />
  <parameter name="gui_pll_bandwidth_preset" value="High" />
  <parameter name="duty_cycle7" value="50" />
  <parameter name="out_clk_3_phase_shifts" value="0" />
  <parameter name="duty_cycle8" value="50" />
  <parameter name="duty_cycle5" value="50" />
  <parameter name="duty_cycle6" value="50" />
  <parameter name="duty_cycle3" value="10" />
  <parameter name="duty_cycle4" value="50" />
  <parameter name="clock_to_compensate" value="1" />
  <parameter name="duty_cycle1" value="10" />
  <parameter name="duty_cycle2" value="50" />
  <parameter name="duty_cycle0" value="50" />
  <parameter name="gui_actual_phase_shift9" value="0.0" />
  <parameter name="gui_actual_phase_shift8" value="0.0" />
  <parameter name="gui_actual_phase_shift7" value="0.0" />
  <parameter name="gui_actual_phase_shift6" value="0.0" />
  <parameter name="gui_actual_phase_shift5" value="0.0" />
  <parameter name="gui_actual_phase_shift4" value="400.0" />
  <parameter name="gui_actual_phase_shift3" value="7200.0" />
  <parameter name="gui_actual_phase_shift2" value="400.0" />
  <parameter name="gui_actual_phase_shift1" value="7200.0" />
  <parameter name="gui_ps_units3" value="ps" />
  <parameter name="gui_ps_units4" value="ps" />
  <parameter name="gui_ps_units5" value="ps" />
  <parameter name="cal_code_hex_file" value="iossm.hex" />
  <parameter name="gui_ps_units6" value="ps" />
  <parameter name="gui_ps_units0" value="ps" />
  <parameter name="gui_ps_units1" value="ps" />
  <parameter name="gui_ps_units2" value="ps" />
  <parameter name="gui_actual_output_clock_frequency5" value="100.0" />
  <parameter name="use_core_refclk" value="false" />
  <parameter name="gui_actual_output_clock_frequency4" value="125.0" />
  <parameter name="gui_use_locked" value="true" />
  <parameter name="gui_actual_output_clock_frequency3" value="125.0" />
  <parameter name="gui_actual_output_clock_frequency2" value="1250.0" />
  <parameter name="gui_actual_output_clock_frequency9" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency8" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency7" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency6" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency1" value="125.0" />
  <parameter name="gui_actual_output_clock_frequency0" value="1250.0" />
  <parameter name="gui_actual_phase_shift0" value="400.0" />
  <parameter name="gui_actual_phase_shift_deg_range12" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg_range11" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg_range10" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg_range17" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg_range16" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg_range15" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg_range14" value="0.0" />
  <parameter name="gui_active_clk" value="false" />
  <parameter name="gui_actual_phase_shift_deg_range13" value="0.0" />
  <parameter
     name="out_clk_external_1_source"
     value="OUT_CLK_EXTERNAL_1_SOURCE_UNUSED" />
  <parameter name="vco_clk_freq" value="1000000000" />
  <parameter name="gui_use_logical" value="false" />
  <parameter name="gui_phase_shift0" value="400.0" />
  <parameter name="gui_phase_shift1" value="7200.0" />
  <parameter name="gui_phase_shift2" value="400.0" />
  <parameter name="gui_phase_shift3" value="7200.0" />
  <parameter name="gui_phase_shift4" value="400.0" />
  <parameter name="gui_phase_shift5" value="0.0" />
  <parameter name="gui_phase_shift6" value="0.0" />
  <parameter name="gui_phase_shift7" value="0.0" />
  <parameter name="gui_phase_shift8" value="0.0" />
  <parameter name="out_clk_3_phase_ps" value="1000000000" />
  <parameter name="gui_phase_shift9" value="0.0" />
  <parameter name="out_clk_2_delay" value="0" />
  <parameter name="cal_error" value="cal_clean" />
  <parameter name="out_clk_periph_0_delay" value="0" />
  <parameter name="gui_output_clock_frequency_ps0" value="10000.0" />
  <parameter name="divide_factor0" value="1" />
  <parameter name="gui_cal_converge" value="false" />
  <parameter name="divide_factor3" value="1" />
  <parameter name="divide_factor4" value="1" />
  <parameter name="divide_factor1" value="1" />
  <parameter name="divide_factor2" value="1" />
  <parameter name="out_clk_2_phase_shifts" value="0" />
  <parameter name="pll_m_cnt" value="1" />
  <parameter name="out_clk_4_delay" value="0" />
  <parameter name="parameter_table_hex_file" value="seq_params_sim.hex" />
  <parameter name="gui_device_iobank_rev" value="IO96A_REVB2" />
  <parameter name="gui_number_of_clocks" value="5" />
  <parameter name="out_clk_3_delay" value="0" />
  <parameter name="gui_cascade_outclk_index" value="0" />
  <parameter name="gui_c_cnt_in_src8" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_c_cnt_in_src4" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_c_cnt_in_src5" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_c_cnt_in_src6" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_c_cnt_in_src7" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_c_cnt_in_src0" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_c_cnt_in_src1" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_c_cnt_in_src2" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_c_cnt_in_src3" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="out_clk_periph_1_delay" value="0" />
  <parameter name="multiply_factor" value="10" />
  <parameter name="out_clk_0_c_div" value="1" />
  <parameter name="gui_prot_mode" value="UNUSED" />
  <parameter name="gui_device_family" value="Agilex" />
  <parameter name="n_cnt_bypass_en" value="true" />
  <parameter name="gui_fixed_vco_frequency" value="1250.0" />
  <parameter name="gui_divide_factor_c14" value="6" />
  <parameter name="gui_divide_factor_c15" value="6" />
  <parameter name="gui_divide_factor_c16" value="6" />
  <parameter name="m_cnt_odd_div_duty_en" value="false" />
  <parameter name="gui_divide_factor_c17" value="6" />
  <parameter name="hp_parameter_update_message" value="" />
  <parameter name="gui_divide_factor_c10" value="6" />
  <parameter name="gui_divide_factor_c11" value="6" />
  <parameter name="gui_divide_factor_c12" value="6" />
  <parameter name="gui_divide_factor_c13" value="6" />
  <parameter name="out_clk_5_c_div" value="1" />
  <parameter name="hp_actual_duty_cycle_fp17" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp14" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp13" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp16" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp15" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp10" value="50.0" />
  <parameter name="gui_enable_output_counter_cascading" value="false" />
  <parameter name="hp_actual_duty_cycle_fp12" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp11" value="50.0" />
  <parameter name="hp_actual_output_clock_frequency_fp7" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp6" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp9" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp8" value="100.0" />
  <parameter name="gui_refclk_switch" value="false" />
  <parameter name="hp_actual_output_clock_frequency_fp3" value="125.0" />
  <parameter name="hp_actual_output_clock_frequency_fp2" value="1250.0" />
  <parameter name="hp_actual_output_clock_frequency_fp5" value="100.0" />
  <parameter name="gui_pll_cal_done" value="false" />
  <parameter name="hp_actual_output_clock_frequency_fp4" value="125.0" />
  <parameter name="hp_actual_output_clock_frequency_fp1" value="125.0" />
  <parameter name="hp_actual_output_clock_frequency_fp0" value="1250.0" />
  <parameter name="pll_defer_cal_user_mode" value="true" />
  <parameter
     name="gui_actual_output_clock_frequency_range4"
     value="96.153846,104.166667,113.636364,125.0,138.888889,156.25" />
  <parameter name="gui_actual_output_clock_frequency_range5" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency_range6" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency_range7" value="100.0" />
  <parameter
     name="gui_actual_output_clock_frequency_range0"
     value="208.333333,250.0,312.5,416.666667,625.0,1250.0" />
  <parameter
     name="gui_actual_output_clock_frequency_range1"
     value="96.153846,104.166667,113.636364,125.0,138.888889,156.25" />
  <parameter
     name="gui_actual_output_clock_frequency_range2"
     value="208.333333,250.0,312.5,416.666667,625.0,1250.0" />
  <parameter
     name="gui_actual_output_clock_frequency_range3"
     value="96.153846,104.166667,113.636364,125.0,138.888889,156.25" />
  <parameter name="gui_actual_output_clock_frequency_range8" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency_range9" value="100.0" />
  <parameter name="reference_clock_frequency" value="125.0 MHz" />
  <parameter name="gui_en_extclkout_ports" value="false" />
  <parameter name="mifTable_values" value="" />
  <parameter name="out_clk_1_phase_shifts" value="0" />
  <parameter name="out_clk_2_c_div" value="1" />
  <parameter name="m_cnt_hi_div" value="5" />
  <parameter name="n_cnt_odd_div_duty_en" value="false" />
  <parameter name="out_clk_3_c_div" value="1" />
  <parameter name="out_clk_5_dutycycle_den" value="2" />
  <parameter name="gui_output_clock_frequency_ps14" value="10000.0" />
  <parameter name="gui_en_dps_ports" value="false" />
  <parameter name="gui_output_clock_frequency_ps15" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps16" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps17" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps10" value="10000.0" />
  <parameter name="system_info_device_family" value="Agilex" />
  <parameter name="gui_output_clock_frequency_ps11" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps12" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps13" value="10000.0" />
  <parameter name="eff_m_cnt" value="1" />
  <parameter name="gui_extclkout_1_source" value="C0" />
  <parameter name="pll_auto_clk_sw_en" value="false" />
  <parameter name="pll_subtype" value="General" />
  <parameter name="gui_phase_shift_deg10" value="0.0" />
  <parameter name="gui_phase_shift_deg11" value="0.0" />
  <parameter name="gui_phase_shift_deg12" value="0.0" />
  <parameter name="gui_phase_shift_deg13" value="0.0" />
  <parameter name="gui_phase_shift_deg14" value="0.0" />
  <parameter name="gui_phase_shift_deg15" value="0.0" />
  <parameter name="gui_phase_shift_deg16" value="0.0" />
  <parameter name="gui_phase_shift_deg17" value="0.0" />
  <parameter name="set_fractional" value="SET_FRACTIONAL_FRACTION" />
  <parameter name="pll_lock_fltr_cfg" value="100" />
  <parameter name="c_cnt_odd_div_duty_en0" value="false" />
  <parameter name="pll_freqcal_req_flag" value="true" />
  <parameter name="c_cnt_odd_div_duty_en1" value="false" />
  <parameter name="gui_use_coreclk" value="false" />
  <parameter name="gui_include_iossm" value="false" />
  <parameter name="c_cnt_odd_div_duty_en2" value="false" />
  <parameter name="c_cnt_odd_div_duty_en3" value="false" />
  <parameter name="c_cnt_odd_div_duty_en4" value="false" />
  <parameter name="gui_dsm_out_sel" value="1st_order" />
  <parameter name="c_cnt_odd_div_duty_en5" value="false" />
  <parameter name="pll_unlock_fltr_cfg" value="2" />
  <parameter name="c_cnt_odd_div_duty_en6" value="false" />
  <parameter name="c_cnt_odd_div_duty_en7" value="false" />
  <parameter name="c_cnt_odd_div_duty_en8" value="false" />
  <parameter name="gui_cal_code_hex_file" value="iossm.hex" />
  <parameter name="c_cnt_odd_div_duty_en9" value="false" />
  <parameter name="pll_pfd_frequency" value="125.0 MHz" />
  <parameter name="c_cnt_prst13" value="1" />
  <parameter name="pfd_clk_freq" value="100000000" />
  <parameter name="c_cnt_prst12" value="1" />
  <parameter name="out_clk_periph_1_en" value="true" />
  <parameter name="c_cnt_prst11" value="1" />
  <parameter name="c_cnt_prst10" value="1" />
  <parameter name="gui_pll_type" value="S10_Simple" />
  <parameter name="c_cnt_prst17" value="1" />
  <parameter name="c_cnt_prst16" value="1" />
  <parameter name="out_clk_2_freq" value="1000000000" />
  <parameter name="c_cnt_prst15" value="1" />
  <parameter name="c_cnt_prst14" value="1" />
  <parameter name="gui_pll_vco_freq_band_0" value="pll_freq_clk0_band18" />
  <parameter name="gui_pll_vco_freq_band_1" value="pll_freq_clk1_band18" />
  <parameter name="pll_vco_freq_band_1" value="pll_freq_clk1_band18" />
  <parameter name="ref_clk_0_freq" value="100000000" />
  <parameter name="pll_vco_freq_band_0" value="pll_freq_clk0_band18" />
  <parameter
     name="parameterTable_values"
     value="10,1,1250.0 MHz,1,10,1,10,10,1,1,1,1,false,5,5,false,false,256,256,false,true,256,1,256,1,5,256,256,256,256,256,9,256,9,5,256,256,256,256,false,false,false,false,false,false,false,false,false,true,false,true,false,false,true,true,true,true,1,10,1,10,1,1,1,1,1,4,0,4,0,4,0,0,0,0,pll_cp_setting11,pll_bw_res_setting2" />
  <parameter name="gui_duty_cycle11" value="50.0" />
  <parameter name="gui_duty_cycle10" value="50.0" />
  <parameter name="gui_duty_cycle13" value="50.0" />
  <parameter name="gui_duty_cycle12" value="50.0" />
  <parameter name="gui_duty_cycle15" value="50.0" />
  <parameter name="gui_dps_dir" value="Positive" />
  <parameter name="gui_duty_cycle14" value="50.0" />
  <parameter name="gui_duty_cycle17" value="50.0" />
  <parameter name="gui_duty_cycle16" value="50.0" />
  <parameter name="gui_actual_phase_shift16" value="0.0" />
  <parameter name="out_clk_2_core_en" value="true" />
  <parameter name="hp_actual_duty_cycle_fp0" value="50.0" />
  <parameter name="gui_actual_phase_shift17" value="0.0" />
  <parameter name="include_iossm" value="false" />
  <parameter name="hp_actual_duty_cycle_fp1" value="10.0" />
  <parameter name="gui_actual_phase_shift14" value="0.0" />
  <parameter name="gui_actual_phase_shift15" value="0.0" />
  <parameter name="gui_actual_phase_shift12" value="0.0" />
  <parameter name="gui_enable_mif_dps" value="false" />
  <parameter name="gui_actual_phase_shift13" value="0.0" />
  <parameter name="gui_actual_phase_shift10" value="0.0" />
  <parameter name="gui_actual_phase_shift11" value="0.0" />
  <parameter name="hp_actual_duty_cycle_fp8" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp9" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp6" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp7" value="50.0" />
  <parameter name="gui_refclk_might_change" value="false" />
  <parameter name="hp_actual_duty_cycle_fp4" value="50.0" />
  <parameter name="pll_extclk_1_cnt_src" value="pll_extclk_cnt_src_vss" />
  <parameter name="hp_actual_duty_cycle_fp5" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp2" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp3" value="10.0" />
  <parameter name="out_clk_5_freq" value="1000000000" />
  <parameter name="out_clk_5_dutycycle_num" value="1" />
  <parameter name="hp_previous_num_clocks" value="1" />
  <parameter name="phase_shift1" value="7200 ps" />
  <parameter name="phase_shift0" value="400 ps" />
  <parameter name="phase_shift3" value="7200 ps" />
  <parameter name="phase_shift2" value="400 ps" />
  <parameter name="phase_shift5" value="0 ps" />
  <parameter name="phase_shift4" value="400 ps" />
  <parameter name="phase_shift7" value="0 ps" />
  <parameter name="cascade_mode" value="CASCADE_MODE_STANDALONE" />
  <parameter name="phase_shift6" value="0 ps" />
  <parameter name="phase_shift9" value="0 ps" />
  <parameter name="phase_shift8" value="0 ps" />
  <parameter name="out_clk_3_dutycycle_num" value="1" />
  <parameter name="gui_actual_duty_cycle_range2" value="50.0" />
  <parameter
     name="gui_actual_duty_cycle_range3"
     value="5.0,10.0,15.0,20.0,25.0,30.0" />
  <parameter name="gui_actual_duty_cycle_range0" value="50.0" />
  <parameter
     name="gui_actual_duty_cycle_range1"
     value="5.0,10.0,15.0,20.0,25.0,30.0" />
  <parameter name="hp_qsys_scripting_mode" value="true" />
  <parameter name="gui_actual_duty_cycle_range6" value="50.0" />
  <parameter name="gui_actual_duty_cycle_range7" value="50.0" />
  <parameter
     name="gui_actual_duty_cycle_range4"
     value="35.0,40.0,45.0,50.0,55.0,60.0" />
  <parameter name="gui_switchover_delay" value="0" />
  <parameter name="gui_actual_duty_cycle_range5" value="50.0" />
  <parameter name="gui_clock_name_string9" value="outclk9" />
  <parameter name="gui_clock_name_string8" value="outclk8" />
  <parameter name="gui_actual_duty_cycle_range8" value="50.0" />
  <parameter name="gui_actual_duty_cycle_range9" value="50.0" />
  <parameter name="gui_clock_name_string1" value="outclk1" />
  <parameter name="gui_clock_name_string0" value="outclk0" />
  <parameter name="out_clk_6_phase_shifts" value="0" />
  <parameter name="gui_clock_name_string3" value="outclk3" />
  <parameter name="gui_clock_name_string2" value="outclk2" />
  <parameter name="gui_clock_name_string5" value="outclk5" />
  <parameter name="gui_clock_name_string4" value="outclk4" />
  <parameter name="gui_clock_name_string7" value="outclk7" />
  <parameter name="gui_clock_name_string6" value="outclk6" />
  <parameter name="gui_cascade_counter8" value="false" />
  <parameter name="gui_cascade_counter7" value="false" />
  <parameter name="gui_cascade_counter6" value="false" />
  <parameter name="gui_cascade_counter5" value="false" />
  <parameter name="gui_cascade_counter9" value="false" />
  <parameter name="c_cnt_odd_div_duty_en17" value="false" />
  <parameter name="gui_cascade_counter0" value="false" />
  <parameter name="c_cnt_odd_div_duty_en16" value="false" />
  <parameter name="c_cnt_odd_div_duty_en15" value="false" />
  <parameter name="c_cnt_odd_div_duty_en14" value="false" />
  <parameter name="c_cnt_odd_div_duty_en13" value="false" />
  <parameter name="gui_cascade_counter4" value="false" />
  <parameter name="c_cnt_odd_div_duty_en12" value="false" />
  <parameter name="gui_cascade_counter3" value="false" />
  <parameter name="c_cnt_odd_div_duty_en11" value="false" />
  <parameter name="gui_cascade_counter2" value="false" />
  <parameter name="c_cnt_odd_div_duty_en10" value="false" />
  <parameter name="gui_cascade_counter1" value="false" />
  <parameter name="c_cnt_bypass_en6" value="true" />
  <parameter name="c_cnt_bypass_en7" value="true" />
  <parameter name="c_cnt_bypass_en8" value="true" />
  <parameter name="c_cnt_bypass_en9" value="true" />
  <parameter name="gui_fractional_cout" value="32" />
  <parameter name="c_cnt_bypass_en0" value="true" />
  <parameter name="c_cnt_bypass_en1" value="false" />
  <parameter name="c_cnt_bypass_en2" value="true" />
  <parameter name="out_clk_1_dutycycle_num" value="1" />
  <parameter name="gui_reference_clock_frequency" value="125.0" />
  <parameter name="c_cnt_bypass_en3" value="false" />
  <parameter name="c_cnt_bypass_en4" value="false" />
  <parameter name="c_cnt_bypass_en5" value="true" />
  <parameter name="gui_clock_name_string12" value="outclk12" />
  <parameter name="gui_clock_name_string11" value="outclk11" />
  <parameter name="c_cnt_bypass_en17" value="true" />
  <parameter name="gui_clock_name_string14" value="outclk14" />
  <parameter name="gui_clock_name_string13" value="outclk13" />
  <parameter name="gui_clock_name_string16" value="outclk16" />
  <parameter name="c_cnt_bypass_en14" value="true" />
  <parameter name="gui_clock_name_string15" value="outclk15" />
  <parameter name="c_cnt_bypass_en13" value="true" />
  <parameter name="c_cnt_bypass_en16" value="true" />
  <parameter name="gui_clock_name_string17" value="outclk17" />
  <parameter name="c_cnt_bypass_en15" value="true" />
  <parameter name="gui_actual_phase_shift_deg4" value="18.0" />
  <parameter name="c_cnt_bypass_en10" value="true" />
  <parameter name="gui_actual_phase_shift_deg5" value="0.0" />
  <parameter name="prot_mode" value="BASIC" />
  <parameter name="gui_actual_phase_shift_deg6" value="0.0" />
  <parameter name="c_cnt_bypass_en12" value="true" />
  <parameter name="gui_actual_phase_shift_deg7" value="0.0" />
  <parameter name="c_cnt_bypass_en11" value="true" />
  <parameter name="gui_actual_phase_shift_deg0" value="180.0" />
  <parameter name="gui_actual_phase_shift_deg1" value="324.0" />
  <parameter name="gui_clock_name_string10" value="outclk10" />
  <parameter name="gui_actual_phase_shift_deg2" value="180.0" />
  <parameter name="gui_actual_phase_shift_deg3" value="324.0" />
  <parameter name="gui_parameter_table_hex_file" value="seq_params_sim.hex" />
  <parameter name="gui_new_mif_file_path" value="~/pll.mif" />
  <parameter name="gui_en_periphery_ports" value="false" />
  <parameter name="out_clk_2_dutycycle_den" value="2" />
  <parameter name="out_clk_4_dutycycle_num" value="1" />
  <parameter name="hp_actual_output_clock_frequency_fp17" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp16" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp15" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp14" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp13" value="100.0" />
  <parameter name="gui_actual_phase_shift_deg8" value="0.0" />
  <parameter name="hp_actual_output_clock_frequency_fp12" value="100.0" />
  <parameter name="gui_actual_phase_shift_deg9" value="0.0" />
  <parameter name="hp_actual_output_clock_frequency_fp11" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp10" value="100.0" />
  <parameter name="ref_clk_delay" value="0" />
  <parameter
     name="out_clk_external_0_source"
     value="OUT_CLK_EXTERNAL_0_SOURCE_UNUSED" />
  <parameter name="gui_use_NDFB_modes" value="false" />
  <parameter name="gui_lock_setting" value="Low Lock Time" />
  <parameter name="gui_dps_cntr" value="C0" />
  <parameter name="pll_vcoph_div" value="1" />
  <parameter name="set_freq" value="SET_FREQ_DIVISION" />
  <parameter name="gui_actual_phase_shift_range6" value="0.0" />
  <parameter name="gui_actual_phase_shift_range5" value="0.0" />
  <parameter name="out_clk_6_c_div" value="1" />
  <parameter
     name="gui_actual_phase_shift_range4"
     value="100.0,200.0,300.0,400.0,500.0,600.0" />
  <parameter
     name="gui_actual_phase_shift_range3"
     value="6900.0,7000.0,7100.0,7200.0,7300.0,7400.0" />
  <parameter
     name="gui_actual_phase_shift_range2"
     value="100.0,200.0,300.0,400.0,500.0,600.0" />
  <parameter name="gui_feedback_clock" value="Global Clock" />
  <parameter
     name="gui_actual_phase_shift_range1"
     value="6900.0,7000.0,7100.0,7200.0,7300.0,7400.0" />
  <parameter
     name="gui_actual_phase_shift_range0"
     value="100.0,200.0,300.0,400.0,500.0,600.0" />
  <parameter name="gui_mif_config_name" value="unnamed" />
  <parameter name="gui_actual_phase_shift_range9" value="0.0" />
  <parameter name="gui_actual_phase_shift_range8" value="0.0" />
  <parameter name="gui_actual_phase_shift_range7" value="0.0" />
  <parameter name="compensation_clk_source" value="COMPENSATION_CLK_SOURCE_UNUSED" />
  <parameter name="out_clk_1_dutycycle_den" value="2" />
  <parameter name="hp_number_of_family_allowable_clocks" value="9" />
  <parameter name="out_clk_4_freq" value="1000000000" />
  <parameter name="gui_fix_vco_frequency" value="true" />
  <parameter name="system_part_trait_iobank_rev" value="IO96A_REVB2" />
  <parameter name="system_info_device_speed_grade" value="2" />
  <parameter name="gui_debug_mode" value="false" />
  <parameter name="out_clk_1_c_div" value="1" />
  <parameter name="out_clk_4_phase_ps" value="1000000000" />
  <parameter name="gui_location_type" value="I/O Bank" />
  <parameter name="out_clk_3_dutycycle_den" value="2" />
  <parameter
     name="out_clk_cascading_source"
     value="OUT_CLK_CASCADING_SOURCE_UNUSED" />
  <parameter name="gui_device_component" value="AGFB014R24B2E2V" />
  <parameter name="gui_pll_auto_reset" value="false" />
  <parameter name="gui_divide_factor_c4" value="6" />
  <parameter name="gui_divide_factor_c3" value="6" />
  <parameter name="gui_divide_factor_c2" value="6" />
  <parameter name="gui_divide_factor_c1" value="6" />
  <parameter name="gui_divide_factor_c0" value="6" />
  <parameter name="gui_frac_multiply_factor" value="1" />
  <parameter name="out_clk_4_dutycycle_den" value="2" />
  <parameter name="iossm_nios_sim_clk_period_ps" value="1333" />
  <parameter name="gui_clock_name_global" value="false" />
  <parameter name="system_info_device_iobank_rev" value="" />
  <parameter name="gui_divide_factor_c9" value="6" />
  <parameter name="pll_clk_sw_dly" value="0" />
  <parameter name="gui_divide_factor_c8" value="6" />
  <parameter name="gui_divide_factor_c7" value="6" />
  <parameter name="gui_divide_factor_c6" value="6" />
  <parameter name="gui_divide_factor_c5" value="6" />
  <parameter name="gui_refclk1_frequency" value="100.0" />
  <parameter name="gui_pll_mode" value="Integer-N PLL" />
  <parameter name="out_clk_1_phase_ps" value="1000000000" />
  <parameter name="pll_tclk_mux_en" value="false" />
  <parameter name="pll_slf_rst" value="false" />
  <parameter name="out_clk_5_core_en" value="true" />
  <parameter name="clock_name_global" value="false" />
  <parameter name="m_cnt_lo_div" value="5" />
  <parameter name="out_clk_1_delay" value="0" />
  <parameter name="pll_m_cnt_basic" value="1" />
  <parameter name="pll_clk_loss_sw_en" value="false" />
  <parameter name="gui_phout_division" value="1" />
  <parameter name="merging_permitted" value="false" />
  <parameter name="gui_actual_duty_cycle_range15" value="50.0" />
  <parameter name="gui_actual_duty_cycle_range16" value="50.0" />
  <parameter name="gui_actual_duty_cycle_range17" value="50.0" />
  <parameter name="gui_en_reconf" value="false" />
  <parameter name="gui_actual_duty_cycle_range11" value="50.0" />
  <parameter name="gui_actual_duty_cycle_range12" value="50.0" />
  <parameter name="gui_actual_duty_cycle_range13" value="50.0" />
  <parameter name="gui_actual_duty_cycle_range14" value="50.0" />
  <parameter name="pll_type" value="TOP_BOTTOM" />
  <parameter name="gui_actual_duty_cycle_range10" value="50.0" />
  <parameter name="pll_cal_done" value="false" />
  <parameter name="pll_output_clk_frequency" value="1250.0 MHz" />
  <parameter name="out_clk_6_delay" value="0" />
  <parameter name="fb_clk_delay" value="0" />
  <parameter name="out_clk_0_delay" value="0" />
  <parameter name="c_cnt_lo_div14" value="1" />
  <parameter name="c_cnt_lo_div15" value="1" />
  <parameter name="c_cnt_lo_div12" value="1" />
  <parameter name="c_cnt_lo_div13" value="1" />
  <parameter name="c_cnt_lo_div16" value="1" />
  <parameter name="c_cnt_lo_div17" value="1" />
  <parameter name="c_cnt_lo_div10" value="1" />
  <parameter name="c_cnt_lo_div11" value="1" />
  <parameter name="pll_fractional_division" value="1" />
  <parameter name="gui_cascade_counter15" value="false" />
  <parameter name="gui_cascade_counter14" value="false" />
  <parameter name="gui_cascade_counter17" value="false" />
  <parameter name="gui_cascade_counter16" value="false" />
  <parameter name="fractional_vco_multiplier" value="false" />
  <parameter name="gui_phase_shift_deg0" value="0.0" />
  <parameter name="gui_phase_shift_deg7" value="0.0" />
  <parameter name="gui_phase_shift_deg8" value="0.0" />
  <parameter name="gui_phase_shift_deg5" value="0.0" />
  <parameter name="out_clk_5_delay" value="0" />
  <parameter name="gui_phase_shift_deg6" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg10" value="0.0" />
  <parameter name="gui_phase_shift_deg3" value="0.0" />
  <parameter name="gui_phase_shift_deg4" value="0.0" />
  <parameter name="gui_phase_shift_deg1" value="0.0" />
  <parameter name="gui_phase_shift_deg2" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg15" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg16" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg17" value="0.0" />
  <parameter name="gui_cascade_counter11" value="false" />
  <parameter name="gui_actual_phase_shift_deg11" value="0.0" />
  <parameter name="gui_cascade_counter10" value="false" />
  <parameter name="gui_actual_phase_shift_deg12" value="0.0" />
  <parameter name="gui_cascade_counter13" value="false" />
  <parameter name="gui_phase_shift_deg9" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg13" value="0.0" />
  <parameter name="gui_cascade_counter12" value="false" />
  <parameter name="gui_actual_phase_shift_deg14" value="0.0" />
  <parameter name="m_cnt_bypass_en" value="false" />
  <parameter name="set_dutycycle" value="SET_DUTYCYCLE_FRACTION" />
  <parameter name="gui_actual_phase_shift_deg_range5" value="0.0" />
  <parameter
     name="gui_actual_phase_shift_deg_range4"
     value="4.5,9.0,13.5,18.0,22.5,27.0" />
  <parameter
     name="gui_actual_phase_shift_deg_range3"
     value="310.5,315.0,319.5,324.0,328.5,333.0" />
  <parameter
     name="gui_actual_phase_shift_deg_range2"
     value="45.0,90.0,135.0,180.0,225.0,270.0" />
  <parameter
     name="gui_actual_phase_shift_deg_range1"
     value="310.5,315.0,319.5,324.0,328.5,333.0" />
  <parameter
     name="mifTable_names"
     value="The MIF file specified does not yet exist" />
  <parameter
     name="gui_actual_phase_shift_deg_range0"
     value="45.0,90.0,135.0,180.0,225.0,270.0" />
  <parameter name="out_clk_6_freq" value="1000000000" />
  <parameter name="gui_actual_phase_shift_deg_range9" value="0.0" />
  <parameter name="c_cnt_hi_div10" value="1" />
  <parameter name="gui_actual_phase_shift_deg_range8" value="0.0" />
  <parameter name="c_cnt_hi_div11" value="1" />
  <parameter name="gui_actual_phase_shift_deg_range7" value="0.0" />
  <parameter name="c_cnt_hi_div12" value="1" />
  <parameter name="gui_actual_phase_shift_deg_range6" value="0.0" />
  <parameter name="c_cnt_hi_div13" value="1" />
  <parameter name="c_cnt_hi_div14" value="1" />
  <parameter name="c_cnt_hi_div15" value="1" />
  <parameter name="c_cnt_hi_div16" value="1" />
  <parameter name="c_cnt_hi_div17" value="1" />
  <parameter name="out_clk_4_core_en" value="true" />
  <parameter name="out_clk_6_phase_ps" value="1000000000" />
  <parameter name="pll_bw_sel" value="hi_bw" />
  <parameter name="gui_clk_bad" value="false" />
  <parameter name="gui_output_clock_frequency0" value="1250.0" />
  <parameter name="gui_actual_phase_shift_range15" value="0.0" />
  <parameter name="output_clock_frequency10" value="0 MHz" />
  <parameter name="gui_actual_phase_shift_range14" value="0.0" />
  <parameter name="output_clock_frequency11" value="0 MHz" />
  <parameter name="gui_actual_phase_shift_range13" value="0.0" />
  <parameter name="pll_bwctrl" value="pll_bw_res_setting2" />
  <parameter name="output_clock_frequency12" value="0 MHz" />
  <parameter name="gui_actual_phase_shift_range12" value="0.0" />
  <parameter name="output_clock_frequency13" value="0 MHz" />
  <parameter name="mimic_fbclk_type" value="gclk" />
  <parameter name="gui_fixed_vco_frequency_ps" value="1667.0" />
  <parameter name="gui_actual_phase_shift_range17" value="0.0" />
  <parameter name="pll_clkin_0_src" value="ioclkin_0" />
  <parameter name="gui_actual_phase_shift_range16" value="0.0" />
  <parameter name="gui_multiply_factor" value="6" />
  <parameter name="gui_actual_phase_shift_range11" value="0.0" />
  <parameter name="output_clock_frequency14" value="0 MHz" />
  <parameter name="gui_actual_phase_shift_range10" value="0.0" />
  <parameter name="output_clock_frequency15" value="0 MHz" />
  <parameter name="output_clock_frequency16" value="0 MHz" />
  <parameter name="output_clock_frequency17" value="0 MHz" />
  <parameter name="gui_actual_duty_cycle17" value="50.0" />
  <parameter name="gui_output_clock_frequency9" value="100.0" />
  <parameter name="gui_output_clock_frequency7" value="100.0" />
  <parameter name="gui_actual_duty_cycle10" value="50.0" />
  <parameter name="gui_output_clock_frequency8" value="100.0" />
  <parameter name="gui_output_clock_frequency5" value="100.0" />
  <parameter name="gui_actual_duty_cycle12" value="50.0" />
  <parameter name="pll_tclk_sel" value="pll_tclk_m_src" />
  <parameter name="gui_output_clock_frequency6" value="100.0" />
  <parameter name="gui_actual_duty_cycle11" value="50.0" />
  <parameter name="gui_output_clock_frequency3" value="125.0" />
  <parameter name="gui_actual_duty_cycle14" value="50.0" />
  <parameter name="gui_output_clock_frequency4" value="125.0" />
  <parameter name="gui_actual_duty_cycle13" value="50.0" />
  <parameter name="gui_output_clock_frequency1" value="125.0" />
  <parameter name="gui_actual_duty_cycle16" value="50.0" />
  <parameter name="gui_output_clock_frequency2" value="1250.0" />
  <parameter name="gui_actual_duty_cycle15" value="50.0" />
  <parameter name="out_clk_1_core_en" value="true" />
  <parameter name="gui_output_clock_frequency_ps9" value="10000.0" />
  <parameter name="gui_en_phout_ports" value="true" />
  <parameter name="gui_output_clock_frequency_ps1" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps2" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps3" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps4" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps5" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps6" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps7" value="10000.0" />
  <parameter name="gui_output_clock_frequency_ps8" value="10000.0" />
  <parameter name="out_clk_2_phase_ps" value="1000000000" />
  <parameter name="gui_extclkout_0_source" value="C0" />
  <parameter name="system_info_device_component" value="AGFB014R24B2E2V" />
  <parameter name="refclk1_frequency" value="100.0 MHz" />
  <parameter name="clock_name_1" value="outclk1" />
  <parameter name="clock_name_2" value="outclk2" />
  <parameter name="clock_name_0" value="outclk0" />
  <parameter name="out_clk_6_dutycycle_den" value="2" />
  <parameter name="pll_ripplecap_ctrl" value="pll_ripplecap_setting1" />
  <parameter name="clock_name_5" value="" />
  <parameter name="clock_name_6" value="" />
  <parameter name="clock_name_3" value="outclk3" />
  <parameter name="clock_name_4" value="outclk4" />
  <parameter name="clock_name_7" value="" />
  <parameter name="clock_name_8" value="" />
  <parameter name="pll_m_cnt_in_src" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_divide_factor_n" value="1" />
  <parameter name="gui_output_clock_frequency12" value="100.0" />
  <parameter name="gui_en_lvds_ports" value="Enable LVDS_CLK/LOADEN 0 &amp; 1" />
  <parameter name="gui_output_clock_frequency13" value="100.0" />
  <parameter name="gui_existing_mif_file_path" value="~/pll.mif" />
  <parameter name="gui_output_clock_frequency10" value="100.0" />
  <parameter name="gui_output_clock_frequency11" value="100.0" />
  <parameter name="gui_output_clock_frequency16" value="100.0" />
  <parameter name="gui_output_clock_frequency17" value="100.0" />
  <parameter name="gui_output_clock_frequency14" value="100.0" />
  <parameter name="gui_output_clock_frequency15" value="100.0" />
  <parameter name="out_clk_0_phase_shifts" value="0" />
  <parameter name="c_cnt_hi_div0" value="256" />
  <parameter name="clock_name_global_0" value="false" />
  <parameter name="c_cnt_hi_div1" value="1" />
  <parameter name="c_cnt_hi_div2" value="256" />
  <parameter name="c_cnt_hi_div3" value="1" />
  <parameter name="c_cnt_hi_div4" value="5" />
  <parameter name="clock_name_global_5" value="false" />
  <parameter
     name="parameterTable_names"
     value="M-Counter Divide Setting,N-Counter Divide Setting,VCO Frequency,C-Counter-0 Divide Setting,C-Counter-1 Divide Setting,C-Counter-2 Divide Setting,C-Counter-3 Divide Setting,C-Counter-4 Divide Setting,C-Counter-5 Divide Setting,C-Counter-6 Divide Setting,C-Counter-7 Divide Setting,C-Counter-8 Divide Setting,PLL Auto Reset,M-Counter Hi Divide,M-Counter Lo Divide,M-Counter Even Duty Enable,M-Counter Bypass Enable,N-Counter Hi Divide,N-Counter Lo Divide,N-Counter Even Duty Enable,N-Counter Bypass Enable,C-Counter-0 Hi Divide,C-Counter-1 Hi Divide,C-Counter-2 Hi Divide,C-Counter-3 Hi Divide,C-Counter-4 Hi Divide,C-Counter-5 Hi Divide,C-Counter-6 Hi Divide,C-Counter-7 Hi Divide,C-Counter-8 Hi Divide,C-Counter-0 Lo Divide,C-Counter-1 Lo Divide,C-Counter-2 Lo Divide,C-Counter-3 Lo Divide,C-Counter-4 Lo Divide,C-Counter-5 Lo Divide,C-Counter-6 Lo Divide,C-Counter-7 Lo Divide,C-Counter-8 Lo Divide,C-Counter-0 Even Duty Enable,C-Counter-1 Even Duty Enable,C-Counter-2 Even Duty Enable,C-Counter-3 Even Duty Enable,C-Counter-4 Even Duty Enable,C-Counter-5 Even Duty Enable,C-Counter-6 Even Duty Enable,C-Counter-7 Even Duty Enable,C-Counter-8 Even Duty Enable,C-Counter-0 Bypass Enable,C-Counter-1 Bypass Enable,C-Counter-2 Bypass Enable,C-Counter-3 Bypass Enable,C-Counter-4 Bypass Enable,C-Counter-5 Bypass Enable,C-Counter-6 Bypass Enable,C-Counter-7 Bypass Enable,C-Counter-8 Bypass Enable,C-Counter-0 Preset,C-Counter-1 Preset,C-Counter-2 Preset,C-Counter-3 Preset,C-Counter-4 Preset,C-Counter-5 Preset,C-Counter-6 Preset,C-Counter-7 Preset,C-Counter-8 Preset,C-Counter-0 Phase Mux Preset,C-Counter-1 Phase Mux Preset,C-Counter-2 Phase Mux Preset,C-Counter-3 Phase Mux Preset,C-Counter-4 Phase Mux Preset,C-Counter-5 Phase Mux Preset,C-Counter-6 Phase Mux Preset,C-Counter-7 Phase Mux Preset,C-Counter-8 Phase Mux Preset,Charge Pump Current,Bandwidth Control" />
  <parameter name="clock_name_global_6" value="false" />
  <parameter name="clock_name_global_7" value="false" />
  <parameter name="clock_name_global_8" value="false" />
  <parameter name="clock_name_global_1" value="false" />
  <parameter name="clock_name_global_2" value="false" />
  <parameter name="clock_name_global_3" value="false" />
  <parameter name="clock_name_global_4" value="false" />
  <parameter name="c_cnt_hi_div5" value="256" />
  <parameter name="c_cnt_hi_div6" value="256" />
  <parameter name="c_cnt_hi_div7" value="256" />
  <parameter name="c_cnt_hi_div8" value="256" />
  <parameter name="c_cnt_hi_div9" value="1" />
  <parameter name="c_cnt_ph_mux_prst8" value="0" />
  <parameter name="c_cnt_ph_mux_prst7" value="0" />
  <parameter name="c_cnt_ph_mux_prst9" value="0" />
  <parameter name="c_cnt_ph_mux_prst0" value="4" />
  <parameter name="c_cnt_ph_mux_prst2" value="4" />
  <parameter name="c_cnt_ph_mux_prst1" value="0" />
  <parameter name="c_cnt_ph_mux_prst4" value="4" />
  <parameter name="c_cnt_ph_mux_prst3" value="0" />
  <parameter name="c_cnt_ph_mux_prst6" value="0" />
  <parameter name="c_cnt_ph_mux_prst5" value="0" />
  <parameter name="out_clk_3_freq" value="1000000000" />
  <parameter name="gui_switchover_mode" value="Automatic Switchover" />
  <parameter name="gui_enable_cascade_out" value="false" />
  <parameter name="out_clk_6_dutycycle_num" value="1" />
  <parameter name="c_cnt_in_src17" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="c_cnt_in_src16" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="c_cnt_in_src15" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_en_iossm_reconf" value="false" />
  <parameter name="hp_actual_vco_frequency_fp" value="1250.0" />
  <parameter name="compensation_mode" value="COMPENSATION_MODE_DIRECT" />
  <parameter name="out_clk_periph_0_en" value="true" />
  <parameter name="c_cnt_in_src14" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="c_cnt_in_src13" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="pll_freqcal_en" value="true" />
  <parameter name="c_cnt_in_src12" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="c_cnt_in_src11" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_pll_tclk_sel" value="pll_tclk_m_src" />
  <parameter name="c_cnt_in_src10" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_pll_tclk_mux_en" value="false" />
  <parameter name="pll_vco_div" value="1" />
  <parameter name="fb_clk_fractional_div_den" value="1" />
  <parameter name="gui_pll_freqcal_req_flag" value="true" />
  <parameter name="pll_dsm_out_sel" value="1st_order" />
  <parameter name="gui_enable_permit_cal" value="false" />
  <parameter name="c_cnt_lo_div9" value="1" />
  <parameter name="c_cnt_lo_div7" value="256" />
  <parameter name="c_cnt_lo_div8" value="256" />
  <parameter name="c_cnt_lo_div5" value="256" />
  <parameter name="hp_actual_phase_shift_fp14" value="0.0" />
  <parameter name="c_cnt_lo_div6" value="256" />
  <parameter name="hp_actual_phase_shift_fp15" value="0.0" />
  <parameter name="c_cnt_lo_div3" value="9" />
  <parameter name="hp_actual_phase_shift_fp16" value="0.0" />
  <parameter name="c_cnt_lo_div4" value="5" />
  <parameter name="hp_actual_phase_shift_fp17" value="0.0" />
  <parameter name="c_cnt_lo_div1" value="9" />
  <parameter name="c_cnt_lo_div2" value="256" />
  <parameter name="c_cnt_lo_div0" value="256" />
  <parameter name="hp_actual_phase_shift_fp10" value="0.0" />
  <parameter name="hp_actual_phase_shift_fp11" value="0.0" />
  <parameter name="gui_simulation_type" value="false" />
  <parameter name="hp_actual_phase_shift_fp12" value="0.0" />
  <parameter name="hp_actual_phase_shift_fp13" value="0.0" />
  <parameter name="pll_cp_current" value="pll_cp_setting11" />
  <parameter name="out_clk_0_dutycycle_den" value="2" />
  <parameter name="gui_usr_device_speed_grade" value="1" />
  <parameter name="dprio_interface_sel" value="3" />
  <parameter name="number_of_outclks" value="5" />
  <parameter name="pll_clkin_1_src" value="ioclkin_0" />
  <parameter name="out_clk_0_dutycycle_num" value="1" />
  <parameter name="gui_cal_error" value="cal_clean" />
  <parameter name="c_cnt_ph_mux_prst17" value="0" />
  <parameter name="c_cnt_ph_mux_prst16" value="0" />
  <parameter name="c_cnt_ph_mux_prst15" value="0" />
  <parameter name="c_cnt_ph_mux_prst14" value="0" />
  <parameter name="c_cnt_ph_mux_prst13" value="0" />
  <parameter name="c_cnt_ph_mux_prst12" value="0" />
  <parameter name="c_cnt_ph_mux_prst11" value="0" />
  <parameter name="c_cnt_ph_mux_prst10" value="0" />
  <parameter name="number_of_clocks" value="5" />
  <parameter name="fb_clk_fractional_div_num" value="1" />
  <parameter name="n_cnt_hi_div" value="256" />
  <parameter name="fb_clk_fractional_div_value" value="1" />
  <parameter name="cal_converge" value="false" />
  <parameter name="out_clk_2_dutycycle_num" value="1" />
  <parameter name="output_clock_frequency7" value="0 ps" />
  <parameter name="output_clock_frequency8" value="0 ps" />
  <parameter name="output_clock_frequency5" value="0 ps" />
  <parameter name="output_clock_frequency6" value="0 ps" />
  <parameter name="out_clk_0_freq" value="1000000000" />
  <parameter name="output_clock_frequency9" value="0 MHz" />
  <parameter name="operation_mode" value="direct" />
  <parameter name="output_clock_frequency0" value="1250.0 MHz" />
  <parameter name="bandwidth_mode" value="BANDWIDTH_MODE_AUTO" />
  <parameter name="output_clock_frequency3" value="125.0 MHz" />
  <parameter name="output_clock_frequency4" value="125.0 MHz" />
  <parameter name="output_clock_frequency1" value="125.0 MHz" />
  <parameter name="output_clock_frequency2" value="1250.0 MHz" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_iopll_1931/synth/eth_tse_0_altera_iopll_1931_c6qpzfa.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_iopll_1931/synth/eth_tse_0_altera_iopll_1931_c6qpzfa_all_ip_params.tcl"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_iopll_1931/synth/eth_tse_0_altera_iopll_1931_c6qpzfa_parameters.tcl"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_iopll_1931/synth/eth_tse_0_altera_iopll_1931_c6qpzfa.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_iopll_1931/synth/eth_tse_0_altera_iopll_1931_c6qpzfa_pin_map.tcl"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_iopll_1931/synth/agilex_iobank_pll.ipxact"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_iopll_1931/synth/eth_tse_0_altera_iopll_1931_c6qpzfa.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_iopll_1931/synth/eth_tse_0_altera_iopll_1931_c6qpzfa_all_ip_params.tcl"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_iopll_1931/synth/eth_tse_0_altera_iopll_1931_c6qpzfa_parameters.tcl"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_iopll_1931/synth/eth_tse_0_altera_iopll_1931_c6qpzfa.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_iopll_1931/synth/eth_tse_0_altera_iopll_1931_c6qpzfa_pin_map.tcl"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_iopll_1931/synth/agilex_iobank_pll.ipxact"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/altera_iopll/top/altera_iopll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth_tse_0_altera_eth_tse_2110_rbegixy" as="iopll" />
  <messages>
   <message level="Info" culprit="eth_tse_0">"Generating: eth_tse_0_altera_iopll_1931_c6qpzfa"</message>
  </messages>
 </entity>
 <entity
   kind="altera_lvds"
   version="20.0.1"
   name="eth_tse_0_altera_lvds_2001_f6avgwq">
  <parameter name="TX_OUTCLOCK_DIVISION" value="2" />
  <parameter name="gui_actual_outclk_frequency_0" value="N/A" />
  <parameter name="pll_loaden_frequency" value="125.000000 MHz" />
  <parameter name="pll_tx_outclock_loaden_frequency" value="0 ps" />
  <parameter name="gui_actual_outclk_frequency_7" value="100.0" />
  <parameter name="pll_fclk_frequency" value="1250.000000 MHz" />
  <parameter name="gui_actual_outclk_frequency_8" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_5" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_6" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_3" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_4" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_1" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_2" value="N/A" />
  <parameter name="mapped_sys_info_device" value="AGFB014R24B2E2V" />
  <parameter name="RX_INCLOCK_PHASE_SHIFT" value="0" />
  <parameter name="NUM_CHANNELS" value="1" />
  <parameter name="RX_CDR_SIMULATION_PPM_DRIFT" value="0" />
  <parameter name="hp_actual_outclk_frequency_0" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_1" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_2" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_3" value="1250.0" />
  <parameter name="GENERATE_SDC_FILE" value="true" />
  <parameter name="INCLOCK_FREQUENCY" value="125.0" />
  <parameter name="RX_USE_BITSLIP" value="false" />
  <parameter name="RX_BITSLIP_USE_RESET" value="false" />
  <parameter name="RX_BITSLIP_ASSERT_MAX" value="false" />
  <parameter name="DUPLEX_ENABLED" value="false" />
  <parameter name="TX_OUTCLOCK_PHASE_SHIFT_ACTUAL" value="0" />
  <parameter name="mapped_vco_frequency" value="1250.0 MHz" />
  <parameter name="gui_enable_advanced_mode" value="0" />
  <parameter name="RX_DPA_USE_RESET" value="false" />
  <parameter name="DUPLEX_MODE" value="RX_Non-DPA" />
  <parameter name="RX_DPA_LOCKED_USED" value="false" />
  <parameter name="pll_inclock_frequency" value="125.0 MHz" />
  <parameter name="gui_number_of_pll_output_clocks" value="0" />
  <parameter name="TX_EXPORT_CORECLOCK" value="true" />
  <parameter name="hp_outclk_actual_phase_shift_6" value="0.0" />
  <parameter name="PORT_MAP_FILE_NAME" value="port_map_tx.csv" />
  <parameter name="hp_outclk_actual_phase_shift_7" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_8" value="0.0" />
  <parameter name="pll_sclk_frequency" value="125.000000 MHz" />
  <parameter name="hp_outclk_actual_phase_shift_2" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="J_FACTOR" value="10" />
  <parameter name="hp_outclk_actual_phase_shift_3" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_4" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_5" value="0.0" />
  <parameter name="mapped_sys_info_device_speedgrade" value="2" />
  <parameter name="ENABLE_UFI_COUNTER_SIM" value="0" />
  <parameter name="hp_outclk_actual_phase_shift_0" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_1" value="0.0" />
  <parameter name="RX_FIFO_USE_RESET" value="false" />
  <parameter name="RX_BITSLIP_ROLLOVER" value="10" />
  <parameter name="GUI_CLOCK_PARAM_NAMES" value="" />
  <parameter name="hp_actual_outclk_frequency_8" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_4" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_5" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_6" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_7" value="100.0" />
  <parameter name="ENABLE_DIV_RECONFIG" value="false" />
  <parameter name="DATA_RATE" value="1250.0" />
  <parameter name="pll_tx_outclock_phase_shift" value="0 ps" />
  <parameter name="mapped_reference_clock_frequency" value="125.0 MHz" />
  <parameter name="SYS_INFO_UNIQUE_ID" value="altera_eth_tse_i_lvdsio_tx_0" />
  <parameter name="DERIVED_CPA_ENABLED" value="true" />
  <parameter name="mapped_sys_info_device_family" value="Agilex" />
  <parameter name="TX_USE_OUTCLOCK" value="false" />
  <parameter name="gui_outclk_desired_phase_shift_5" value="0.0" />
  <parameter name="TX_OUTCLOCK_NON_STD_PHASE_SHIFT" value="false" />
  <parameter name="gui_outclk_desired_phase_shift_6" value="0.0" />
  <parameter name="NUM_CHANNELS_TX" value="1" />
  <parameter name="gui_outclk_desired_phase_shift_7" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_8" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_1" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_2" value="0.0" />
  <parameter name="PLL_SPEED_GRADE" value="2" />
  <parameter name="gui_outclk_desired_phase_shift_3" value="0.0" />
  <parameter name="ENABLE_CPA_RECONFIG" value="false" />
  <parameter name="gui_outclk_desired_phase_shift_4" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_0" value="0.0" />
  <parameter name="REAL_MODE" value="TX" />
  <parameter name="pll_fclk_phase_shift" value="400 ps" />
  <parameter name="pll_tx_outclock_loaden_phase_shift" value="0 ps" />
  <parameter name="pll_tx_outclock_fclk_phase_shift" value="0 ps" />
  <parameter name="MODE" value="TX" />
  <parameter
     name="SYS_INFO_DEVICE_DIE_REVISIONS"
     value="HSSI_WHR_REVA,HSSI_CRETE3_REVA,MAIN_FM6_REVB" />
  <parameter name="TX_OUTCLOCK_PHASE_SHIFT" value="0" />
  <parameter name="GUI_CLOCK_PARAM_VALUES" value="" />
  <parameter name="PLL_EXPORT_LOCK" value="false" />
  <parameter name="CPA_ENABLED_SHADOW" value="false" />
  <parameter name="USE_CLOCK_PIN" value="false" />
  <parameter name="TX_REGISTER_CLOCK" value="tx_coreclock" />
  <parameter name="PLL_CORECLOCK_RESOURCE" value="Periphery" />
  <parameter name="RX_RCCS_VAL" value="0.0" />
  <parameter name="mapped_external_pll_mode" value="true" />
  <parameter name="SYS_INFO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="gui_outclk_actual_phase_shift_ps_2" value="N/A" />
  <parameter name="gui_desired_outclk_duty_cycle_3" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_1" value="N/A" />
  <parameter name="gui_desired_outclk_duty_cycle_2" value="0.0" />
  <parameter name="gui_compensation_mode" value="direct" />
  <parameter name="gui_desired_outclk_duty_cycle_1" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_4" value="N/A" />
  <parameter name="gui_desired_outclk_duty_cycle_0" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_3" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_ps_6" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_7" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_5" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_6" value="50.0" />
  <parameter name="gui_desired_outclk_duty_cycle_5" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_8" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_4" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_7" value="0.0" />
  <parameter name="USE_EXTERNAL_PLL" value="true" />
  <parameter name="pll_tx_outclock_frequency" value="0 MHz" />
  <parameter name="gui_desired_outclk_duty_cycle_8" value="50.0" />
  <parameter name="pll_loaden_duty_cycle" value="10" />
  <parameter name="pll_vco_frequency" value="1250.000000 MHz" />
  <parameter name="gui_actual_outclk_duty_cycle_1" value="N/A" />
  <parameter name="gui_actual_outclk_duty_cycle_0" value="N/A" />
  <parameter name="gui_actual_outclk_duty_cycle_3" value="N/A" />
  <parameter name="gui_actual_outclk_duty_cycle_2" value="N/A" />
  <parameter name="gui_outclk_phase_shift_unit_0" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_2" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_1" value="0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_3" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_2" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_ps_0" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_1" value="N/A" />
  <parameter name="CPA_ENABLED" value="false" />
  <parameter name="gui_outclk_actual_phase_shift_deg_0" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_7" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_6" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_5" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_4" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_8" value="0.0" />
  <parameter name="hp_actual_outclk_duty_cycle_2" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_5" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_1" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_4" value="N/A" />
  <parameter name="hp_actual_outclk_duty_cycle_4" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_7" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_3" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_6" value="50.0" />
  <parameter name="pll_loaden_phase_shift" value="7200 ps" />
  <parameter name="hp_actual_outclk_duty_cycle_6" value="50.0" />
  <parameter name="RX_DPA_ALIGN_TO_RISING_EDGE_ONLY" value="false" />
  <parameter name="hp_actual_outclk_duty_cycle_5" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_8" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_8" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_7" value="50.0" />
  <parameter name="RX_DPA_USE_HOLD" value="false" />
  <parameter name="hp_actual_outclk_duty_cycle_0" value="50.0" />
  <parameter name="REFCLK_FROM_CORE" value="false" />
  <parameter name="gui_desired_outclk_frequency_0" value="0.0" />
  <parameter name="ENABLE_MIGRATABLE_PORT_MAPPINGS" value="false" />
  <parameter name="pll_sclk_phase_shift" value="400 ps" />
  <parameter name="gui_desired_outclk_frequency_3" value="0.0" />
  <parameter name="gui_desired_outclk_frequency_4" value="0.0" />
  <parameter name="ACTUAL_INCLOCK_FREQUENCY" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_1" value="0.0" />
  <parameter name="gui_desired_outclk_frequency_2" value="0.0" />
  <parameter name="gui_desired_outclk_frequency_7" value="100.0" />
  <parameter name="gui_outclk_phase_shift_unit_8" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_7" value="0" />
  <parameter name="gui_desired_outclk_frequency_8" value="100.0" />
  <parameter name="gui_desired_outclk_frequency_5" value="100.0" />
  <parameter name="gui_desired_outclk_frequency_6" value="100.0" />
  <parameter name="pll_tx_outclock_fclk_frequency" value="0 ps" />
  <parameter name="gui_outclk_phase_shift_unit_4" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_3" value="0" />
  <parameter name="RX_DPA_LOSE_LOCK_ON_ONE_CHANGE" value="false" />
  <parameter name="PLL_USE_RESET" value="true" />
  <parameter name="gui_outclk_phase_shift_unit_6" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_5" value="0" />
  <parameter name="pll_dprio_clk_frequency" value="31.250000 MHz" />
  <parameter name="RX_INCLOCK_PHASE_SHIFT_ACTUAL" value="0" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_lvds_2001/synth/eth_tse_0_altera_lvds_2001_f6avgwq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_lvds_2001/synth/eth_tse_0_altera_lvds_2001_f6avgwq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/altera_lvds/top/altera_lvds_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/guava-30.1-jre.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcdocument.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/miglayout-swing-5.2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-text-1.10.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jline-3.11.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jfreechart-1.5.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jcommon-1.0.24.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/stax-ex.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/docking-frames-common.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/docking-frames-core.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/rngom.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.intel.shared.test.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/codemodel.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-lang3-3.9.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/istack-commons-tools.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-jxc.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.privateinterfaces.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.intel.shared.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/FastInfoset.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/relaxng-datatype.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/xsom.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/istack-commons-runtime.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/dtd-parser.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/javax.activation-api.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-runtime.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/failureaccess-1.0.1.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-api.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-xjc.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/txw2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/antlr-4.7.2-complete.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-collections4-4.3.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.hdlcomponent.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/altera_lvds/intel_lvds_core10/intel_lvds_core10_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/guava-30.1-jre.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcdocument.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/miglayout-swing-5.2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-text-1.10.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jline-3.11.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jfreechart-1.5.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jcommon-1.0.24.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/stax-ex.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/docking-frames-common.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/docking-frames-core.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/rngom.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.intel.shared.test.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/codemodel.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-lang3-3.9.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/istack-commons-tools.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-jxc.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.privateinterfaces.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.intel.shared.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/FastInfoset.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/relaxng-datatype.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/xsom.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/istack-commons-runtime.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/dtd-parser.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/javax.activation-api.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-runtime.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/failureaccess-1.0.1.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-api.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-xjc.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/txw2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/antlr-4.7.2-complete.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-collections4-4.3.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.hdlcomponent.jar" />
  </childSourceFiles>
  <instantiator
     instantiator="eth_tse_0_altera_eth_tse_2110_rbegixy"
     as="i_lvdsio_tx_0" />
  <messages>
   <message level="Info" culprit="eth_tse_0">"Generating: eth_tse_0_altera_lvds_2001_f6avgwq"</message>
   <message level="Info" culprit="eth_tse_0">"Generating: eth_tse_0_intel_lvds_core10_191_vvutosq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_lvds"
   version="20.0.1"
   name="eth_tse_0_altera_lvds_2001_2asfj3i">
  <parameter name="TX_OUTCLOCK_DIVISION" value="2" />
  <parameter name="gui_actual_outclk_frequency_0" value="N/A" />
  <parameter name="pll_loaden_frequency" value="125.000000 MHz" />
  <parameter name="pll_tx_outclock_loaden_frequency" value="0 ps" />
  <parameter name="gui_actual_outclk_frequency_7" value="100.0" />
  <parameter name="pll_fclk_frequency" value="1250.000000 MHz" />
  <parameter name="gui_actual_outclk_frequency_8" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_5" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_6" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_3" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_4" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_1" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_2" value="N/A" />
  <parameter name="mapped_sys_info_device" value="AGFB014R24B2E2V" />
  <parameter name="RX_INCLOCK_PHASE_SHIFT" value="0" />
  <parameter name="NUM_CHANNELS" value="1" />
  <parameter name="RX_CDR_SIMULATION_PPM_DRIFT" value="0" />
  <parameter name="hp_actual_outclk_frequency_0" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_1" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_2" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_3" value="1250.0" />
  <parameter name="GENERATE_SDC_FILE" value="true" />
  <parameter name="INCLOCK_FREQUENCY" value="125.0" />
  <parameter name="RX_USE_BITSLIP" value="false" />
  <parameter name="RX_BITSLIP_USE_RESET" value="false" />
  <parameter name="RX_BITSLIP_ASSERT_MAX" value="false" />
  <parameter name="DUPLEX_ENABLED" value="false" />
  <parameter name="TX_OUTCLOCK_PHASE_SHIFT_ACTUAL" value="0" />
  <parameter name="mapped_vco_frequency" value="1250.0 MHz" />
  <parameter name="gui_enable_advanced_mode" value="0" />
  <parameter name="RX_DPA_USE_RESET" value="true" />
  <parameter name="DUPLEX_MODE" value="RX_Non-DPA" />
  <parameter name="RX_DPA_LOCKED_USED" value="true" />
  <parameter name="pll_inclock_frequency" value="125.0 MHz" />
  <parameter name="gui_number_of_pll_output_clocks" value="0" />
  <parameter name="TX_EXPORT_CORECLOCK" value="true" />
  <parameter name="hp_outclk_actual_phase_shift_6" value="0.0" />
  <parameter name="PORT_MAP_FILE_NAME" value="port_map_rx.csv" />
  <parameter name="hp_outclk_actual_phase_shift_7" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_8" value="0.0" />
  <parameter name="pll_sclk_frequency" value="125.000000 MHz" />
  <parameter name="hp_outclk_actual_phase_shift_2" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="J_FACTOR" value="10" />
  <parameter name="hp_outclk_actual_phase_shift_3" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_4" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_5" value="0.0" />
  <parameter name="mapped_sys_info_device_speedgrade" value="2" />
  <parameter name="ENABLE_UFI_COUNTER_SIM" value="0" />
  <parameter name="hp_outclk_actual_phase_shift_0" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_1" value="0.0" />
  <parameter name="RX_FIFO_USE_RESET" value="false" />
  <parameter name="RX_BITSLIP_ROLLOVER" value="10" />
  <parameter name="GUI_CLOCK_PARAM_NAMES" value="" />
  <parameter name="hp_actual_outclk_frequency_8" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_4" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_5" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_6" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_7" value="100.0" />
  <parameter name="ENABLE_DIV_RECONFIG" value="false" />
  <parameter name="DATA_RATE" value="1250.0" />
  <parameter name="pll_tx_outclock_phase_shift" value="0 ps" />
  <parameter name="mapped_reference_clock_frequency" value="125.0 MHz" />
  <parameter name="SYS_INFO_UNIQUE_ID" value="altera_eth_tse_i_lvdsio_rx_0" />
  <parameter name="DERIVED_CPA_ENABLED" value="true" />
  <parameter name="mapped_sys_info_device_family" value="Agilex" />
  <parameter name="TX_USE_OUTCLOCK" value="true" />
  <parameter name="gui_outclk_desired_phase_shift_5" value="0.0" />
  <parameter name="TX_OUTCLOCK_NON_STD_PHASE_SHIFT" value="false" />
  <parameter name="gui_outclk_desired_phase_shift_6" value="0.0" />
  <parameter name="NUM_CHANNELS_TX" value="1" />
  <parameter name="gui_outclk_desired_phase_shift_7" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_8" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_1" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_2" value="0.0" />
  <parameter name="PLL_SPEED_GRADE" value="2" />
  <parameter name="gui_outclk_desired_phase_shift_3" value="0.0" />
  <parameter name="ENABLE_CPA_RECONFIG" value="false" />
  <parameter name="gui_outclk_desired_phase_shift_4" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_0" value="0.0" />
  <parameter name="REAL_MODE" value="RX_Soft-CDR" />
  <parameter name="pll_fclk_phase_shift" value="400 ps" />
  <parameter name="pll_tx_outclock_loaden_phase_shift" value="0 ps" />
  <parameter name="pll_tx_outclock_fclk_phase_shift" value="0 ps" />
  <parameter name="MODE" value="RX_Soft-CDR" />
  <parameter
     name="SYS_INFO_DEVICE_DIE_REVISIONS"
     value="HSSI_WHR_REVA,HSSI_CRETE3_REVA,MAIN_FM6_REVB" />
  <parameter name="TX_OUTCLOCK_PHASE_SHIFT" value="0" />
  <parameter name="GUI_CLOCK_PARAM_VALUES" value="" />
  <parameter name="PLL_EXPORT_LOCK" value="false" />
  <parameter name="CPA_ENABLED_SHADOW" value="false" />
  <parameter name="USE_CLOCK_PIN" value="false" />
  <parameter name="TX_REGISTER_CLOCK" value="tx_coreclock" />
  <parameter name="PLL_CORECLOCK_RESOURCE" value="Periphery" />
  <parameter name="RX_RCCS_VAL" value="0.0" />
  <parameter name="mapped_external_pll_mode" value="true" />
  <parameter name="SYS_INFO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="gui_outclk_actual_phase_shift_ps_2" value="N/A" />
  <parameter name="gui_desired_outclk_duty_cycle_3" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_1" value="N/A" />
  <parameter name="gui_desired_outclk_duty_cycle_2" value="0.0" />
  <parameter name="gui_compensation_mode" value="direct" />
  <parameter name="gui_desired_outclk_duty_cycle_1" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_4" value="N/A" />
  <parameter name="gui_desired_outclk_duty_cycle_0" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_3" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_ps_6" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_7" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_5" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_6" value="50.0" />
  <parameter name="gui_desired_outclk_duty_cycle_5" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_8" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_4" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_7" value="0.0" />
  <parameter name="USE_EXTERNAL_PLL" value="true" />
  <parameter name="pll_tx_outclock_frequency" value="0 MHz" />
  <parameter name="gui_desired_outclk_duty_cycle_8" value="50.0" />
  <parameter name="pll_loaden_duty_cycle" value="10" />
  <parameter name="pll_vco_frequency" value="1250.000000 MHz" />
  <parameter name="gui_actual_outclk_duty_cycle_1" value="N/A" />
  <parameter name="gui_actual_outclk_duty_cycle_0" value="N/A" />
  <parameter name="gui_actual_outclk_duty_cycle_3" value="N/A" />
  <parameter name="gui_actual_outclk_duty_cycle_2" value="N/A" />
  <parameter name="gui_outclk_phase_shift_unit_0" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_2" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_1" value="0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_3" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_2" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_ps_0" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_1" value="N/A" />
  <parameter name="CPA_ENABLED" value="false" />
  <parameter name="gui_outclk_actual_phase_shift_deg_0" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_7" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_6" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_5" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_4" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_8" value="0.0" />
  <parameter name="hp_actual_outclk_duty_cycle_2" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_5" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_1" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_4" value="N/A" />
  <parameter name="hp_actual_outclk_duty_cycle_4" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_7" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_3" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_6" value="50.0" />
  <parameter name="pll_loaden_phase_shift" value="7200 ps" />
  <parameter name="hp_actual_outclk_duty_cycle_6" value="50.0" />
  <parameter name="RX_DPA_ALIGN_TO_RISING_EDGE_ONLY" value="false" />
  <parameter name="hp_actual_outclk_duty_cycle_5" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_8" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_8" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_7" value="50.0" />
  <parameter name="RX_DPA_USE_HOLD" value="false" />
  <parameter name="hp_actual_outclk_duty_cycle_0" value="50.0" />
  <parameter name="REFCLK_FROM_CORE" value="false" />
  <parameter name="gui_desired_outclk_frequency_0" value="0.0" />
  <parameter name="ENABLE_MIGRATABLE_PORT_MAPPINGS" value="false" />
  <parameter name="pll_sclk_phase_shift" value="400 ps" />
  <parameter name="gui_desired_outclk_frequency_3" value="0.0" />
  <parameter name="gui_desired_outclk_frequency_4" value="0.0" />
  <parameter name="ACTUAL_INCLOCK_FREQUENCY" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_1" value="0.0" />
  <parameter name="gui_desired_outclk_frequency_2" value="0.0" />
  <parameter name="gui_desired_outclk_frequency_7" value="100.0" />
  <parameter name="gui_outclk_phase_shift_unit_8" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_7" value="0" />
  <parameter name="gui_desired_outclk_frequency_8" value="100.0" />
  <parameter name="gui_desired_outclk_frequency_5" value="100.0" />
  <parameter name="gui_desired_outclk_frequency_6" value="100.0" />
  <parameter name="pll_tx_outclock_fclk_frequency" value="0 ps" />
  <parameter name="gui_outclk_phase_shift_unit_4" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_3" value="0" />
  <parameter name="RX_DPA_LOSE_LOCK_ON_ONE_CHANGE" value="false" />
  <parameter name="PLL_USE_RESET" value="true" />
  <parameter name="gui_outclk_phase_shift_unit_6" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_5" value="0" />
  <parameter name="pll_dprio_clk_frequency" value="31.250000 MHz" />
  <parameter name="RX_INCLOCK_PHASE_SHIFT_ACTUAL" value="0" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_lvds_2001/synth/eth_tse_0_altera_lvds_2001_2asfj3i.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/altera_lvds_2001/synth/eth_tse_0_altera_lvds_2001_2asfj3i.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/altera_lvds/top/altera_lvds_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/guava-30.1-jre.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcdocument.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/miglayout-swing-5.2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-text-1.10.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jline-3.11.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jfreechart-1.5.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jcommon-1.0.24.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/stax-ex.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/docking-frames-common.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/docking-frames-core.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/rngom.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.intel.shared.test.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/codemodel.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-lang3-3.9.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/istack-commons-tools.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-jxc.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.privateinterfaces.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.intel.shared.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/FastInfoset.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/relaxng-datatype.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/xsom.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/istack-commons-runtime.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/dtd-parser.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/javax.activation-api.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-runtime.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/failureaccess-1.0.1.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-api.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-xjc.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/txw2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/antlr-4.7.2-complete.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-collections4-4.3.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.hdlcomponent.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/altera_lvds/intel_lvds_core10/intel_lvds_core10_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/guava-30.1-jre.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcdocument.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/miglayout-swing-5.2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-text-1.10.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jline-3.11.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jfreechart-1.5.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jcommon-1.0.24.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/stax-ex.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/docking-frames-common.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/docking-frames-core.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/rngom.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.intel.shared.test.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/codemodel.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-lang3-3.9.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/istack-commons-tools.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-jxc.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.privateinterfaces.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.intel.shared.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/FastInfoset.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/relaxng-datatype.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/xsom.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/istack-commons-runtime.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/dtd-parser.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/javax.activation-api.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-runtime.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/failureaccess-1.0.1.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-api.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-xjc.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/txw2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/antlr-4.7.2-complete.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-collections4-4.3.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.hdlcomponent.jar" />
  </childSourceFiles>
  <instantiator
     instantiator="eth_tse_0_altera_eth_tse_2110_rbegixy"
     as="i_lvdsio_rx_0" />
  <messages>
   <message level="Info" culprit="eth_tse_0">"Generating: eth_tse_0_altera_lvds_2001_2asfj3i"</message>
   <message level="Info" culprit="eth_tse_0">"Generating: eth_tse_0_intel_lvds_core10_191_4tqn4ji"</message>
  </messages>
 </entity>
 <entity
   kind="intel_lvds_core10"
   version="19.1"
   name="eth_tse_0_intel_lvds_core10_191_vvutosq">
  <parameter name="pll_loaden_frequency" value="125.000000 MHz" />
  <parameter name="pll_tx_outclock_loaden_frequency" value="0 ps" />
  <parameter name="pll_fclk_frequency" value="1250.000000 MHz" />
  <parameter name="CORE1_DIV_VAL" value="core_clk1_div4" />
  <parameter name="RX_INCLOCK_PHASE_SHIFT" value="0" />
  <parameter name="RX_USE_BITSLIP" value="false" />
  <parameter name="RX_BITSLIP_USE_RESET" value="false" />
  <parameter name="mapped_vco_frequency" value="1250.0 MHz" />
  <parameter name="gui_enable_advanced_mode" value="0" />
  <parameter name="DUPLEX_MODE" value="RX_Non-DPA" />
  <parameter name="pll_inclock_frequency" value="125.0 MHz" />
  <parameter name="UFI_CLK_SEL" value="pin_ufi_sel_clk0" />
  <parameter name="TX_EXPORT_CORECLOCK" value="true" />
  <parameter name="hp_outclk_actual_phase_shift_6" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_7" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_8" value="0.0" />
  <parameter name="RX_CHANNELS" value="1" />
  <parameter name="hp_outclk_actual_phase_shift_2" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_3" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_4" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_5" value="0.0" />
  <parameter name="mapped_sys_info_device_speedgrade" value="2" />
  <parameter name="ENABLE_UFI_COUNTER_SIM" value="0" />
  <parameter name="hp_outclk_actual_phase_shift_0" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_1" value="0.0" />
  <parameter name="RX_BITSLIP_ROLLOVER" value="10" />
  <parameter name="GUI_CLOCK_PARAM_NAMES" value="" />
  <parameter name="SILICON_REV" value="10nm8" />
  <parameter name="ENABLE_DIV_RECONFIG" value="false" />
  <parameter name="DATA_RATE" value="1250.0" />
  <parameter name="SYS_INFO_UNIQUE_ID" value="altera_eth_tse_i_lvdsio_tx_0" />
  <parameter name="BITSLIP_MAX" value="bslip_0" />
  <parameter name="ENABLE_CPA_RECONFIG" value="false" />
  <parameter name="REAL_MODE" value="TX" />
  <parameter name="pll_tx_outclock_fclk_phase_shift" value="0 ps" />
  <parameter name="USE_CPA" value="true" />
  <parameter name="TX_CHANNELS" value="1" />
  <parameter name="UFI_LOCK_COUNTER" value="19" />
  <parameter name="CPA_ENABLED_SHADOW" value="false" />
  <parameter name="SERDES_DPA_MODE" value="tx_mode" />
  <parameter name="PLL_CORECLOCK_RESOURCE" value="Periphery" />
  <parameter name="RX_RCCS_VAL" value="0.0" />
  <parameter name="gui_compensation_mode" value="direct" />
  <parameter name="SYNTH_FOR_SIM" value="0" />
  <parameter name="pll_tx_outclock_frequency" value="0 MHz" />
  <parameter name="pll_loaden_duty_cycle" value="10" />
  <parameter name="pll_vco_frequency" value="1250.000000 MHz" />
  <parameter name="gui_actual_outclk_duty_cycle_1" value="N/A" />
  <parameter name="gui_actual_outclk_duty_cycle_0" value="N/A" />
  <parameter name="gui_actual_outclk_duty_cycle_3" value="N/A" />
  <parameter name="gui_actual_outclk_duty_cycle_2" value="N/A" />
  <parameter name="EXTERNAL_PLL" value="true" />
  <parameter name="CPA_ENABLED" value="false" />
  <parameter name="gui_actual_outclk_duty_cycle_5" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_4" value="N/A" />
  <parameter name="gui_actual_outclk_duty_cycle_7" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_6" value="50.0" />
  <parameter name="pll_loaden_phase_shift" value="7200 ps" />
  <parameter name="RX_DPA_ALIGN_TO_RISING_EDGE_ONLY" value="false" />
  <parameter name="gui_actual_outclk_duty_cycle_8" value="50.0" />
  <parameter name="RX_DPA_USE_HOLD" value="false" />
  <parameter name="pll_sclk_phase_shift" value="400 ps" />
  <parameter name="NUM_CLOCKS" value="0" />
  <parameter name="pll_tx_outclock_fclk_frequency" value="0 ps" />
  <parameter name="RX_DPA_LOSE_LOCK_ON_ONE_CHANGE" value="false" />
  <parameter name="PLL_USE_RESET" value="true" />
  <parameter name="RX_INCLOCK_PHASE_SHIFT_ACTUAL" value="0" />
  <parameter name="UFI_MODE" value="pin_ufi_use_latch_out_direct" />
  <parameter name="TX_OUTCLOCK_DIVISION" value="2" />
  <parameter name="USE_DUPLEX" value="false" />
  <parameter name="gui_actual_outclk_frequency_0" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_7" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_8" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_5" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_6" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_3" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_4" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_1" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_2" value="N/A" />
  <parameter name="mapped_sys_info_device" value="AGFB014R24B2E2V" />
  <parameter name="NUM_CHANNELS" value="1" />
  <parameter name="RX_CDR_SIMULATION_PPM_DRIFT" value="0" />
  <parameter name="hp_actual_outclk_frequency_0" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_1" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_2" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_3" value="1250.0" />
  <parameter name="GENERATE_SDC_FILE" value="true" />
  <parameter name="INCLOCK_FREQUENCY" value="125.0" />
  <parameter name="RX_BITSLIP_ASSERT_MAX" value="false" />
  <parameter name="DUPLEX_ENABLED" value="false" />
  <parameter name="TX_OUTCLOCK_PHASE_SHIFT_ACTUAL" value="0" />
  <parameter name="RX_DPA_USE_RESET" value="false" />
  <parameter name="TX_OUTCLOCK_DIV_WORD" value="341" />
  <parameter name="RX_DPA_LOCKED_USED" value="false" />
  <parameter name="VCO_FREQUENCY" value="1250" />
  <parameter name="gui_number_of_pll_output_clocks" value="0" />
  <parameter name="PORT_MAP_FILE_NAME" value="port_map_tx.csv" />
  <parameter name="pll_sclk_frequency" value="125.000000 MHz" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="J_FACTOR" value="10" />
  <parameter name="CORE0_DIV_VAL" value="core_clk0_div10" />
  <parameter name="SER_CLK_FUNCTION" value="ser_txdat" />
  <parameter name="RX_FIFO_USE_RESET" value="false" />
  <parameter name="SERDES_FACTOR" value="factor10" />
  <parameter name="VCO_DIV_EXPONENT" value="0" />
  <parameter name="FILTER_CODE" value="freq_16ghz" />
  <parameter name="hp_actual_outclk_frequency_8" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_4" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_5" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_6" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_7" value="100.0" />
  <parameter name="pll_tx_outclock_phase_shift" value="0 ps" />
  <parameter name="mapped_reference_clock_frequency" value="125.0 MHz" />
  <parameter name="DPA_DIV_VAL" value="dpa_clk_div1" />
  <parameter name="DERIVED_CPA_ENABLED" value="true" />
  <parameter name="mapped_sys_info_device_family" value="Agilex" />
  <parameter name="TX_USE_OUTCLOCK" value="false" />
  <parameter name="gui_outclk_desired_phase_shift_5" value="0.0" />
  <parameter name="TX_OUTCLOCK_NON_STD_PHASE_SHIFT" value="false" />
  <parameter name="gui_outclk_desired_phase_shift_6" value="0.0" />
  <parameter name="NUM_CHANNELS_TX" value="1" />
  <parameter name="gui_outclk_desired_phase_shift_7" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_8" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_1" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_2" value="0.0" />
  <parameter name="PLL_SPEED_GRADE" value="2" />
  <parameter name="gui_outclk_desired_phase_shift_3" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_4" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_0" value="0.0" />
  <parameter name="USE_CPA_RECONFIG" value="false" />
  <parameter name="pll_fclk_phase_shift" value="400 ps" />
  <parameter name="pll_tx_outclock_loaden_phase_shift" value="0 ps" />
  <parameter name="MODE" value="TX" />
  <parameter
     name="SYS_INFO_DEVICE_DIE_REVISIONS"
     value="HSSI_WHR_REVA,HSSI_CRETE3_REVA,MAIN_FM6_REVB" />
  <parameter name="TX_OUTCLOCK_PHASE_SHIFT" value="0" />
  <parameter name="GUI_CLOCK_PARAM_VALUES" value="" />
  <parameter name="PLL_EXPORT_LOCK" value="false" />
  <parameter name="USE_BITSLIP" value="false" />
  <parameter name="USE_CLOCK_PIN" value="false" />
  <parameter name="TX_REGISTER_CLOCK" value="tx_coreclock" />
  <parameter name="mapped_external_pll_mode" value="true" />
  <parameter name="SYS_INFO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="gui_outclk_actual_phase_shift_ps_2" value="N/A" />
  <parameter name="gui_desired_outclk_duty_cycle_3" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_1" value="N/A" />
  <parameter name="gui_desired_outclk_duty_cycle_2" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_1" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_4" value="N/A" />
  <parameter name="gui_desired_outclk_duty_cycle_0" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_3" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_ps_6" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_7" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_5" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_6" value="50.0" />
  <parameter name="gui_desired_outclk_duty_cycle_5" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_8" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_4" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_7" value="0.0" />
  <parameter name="TX_OUTCLOCK_ENABLED" value="false" />
  <parameter name="BITSLIP_FUNC" value="off_mode" />
  <parameter name="USE_EXTERNAL_PLL" value="true" />
  <parameter name="gui_desired_outclk_duty_cycle_8" value="50.0" />
  <parameter name="DPRIO_ENABLED" value="false" />
  <parameter name="gui_outclk_phase_shift_unit_0" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_2" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_1" value="0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_3" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_2" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_ps_0" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_1" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_0" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_7" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_6" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_5" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_4" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_8" value="0.0" />
  <parameter name="hp_actual_outclk_duty_cycle_2" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_1" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_4" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_3" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_6" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_5" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_8" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_7" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_0" value="50.0" />
  <parameter name="REFCLK_FROM_CORE" value="false" />
  <parameter name="gui_desired_outclk_frequency_0" value="0.0" />
  <parameter name="ENABLE_MIGRATABLE_PORT_MAPPINGS" value="false" />
  <parameter name="gui_desired_outclk_frequency_3" value="0.0" />
  <parameter name="gui_desired_outclk_frequency_4" value="0.0" />
  <parameter name="ACTUAL_INCLOCK_FREQUENCY" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_1" value="0.0" />
  <parameter name="gui_desired_outclk_frequency_2" value="0.0" />
  <parameter name="gui_desired_outclk_frequency_7" value="100.0" />
  <parameter name="gui_outclk_phase_shift_unit_8" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_7" value="0" />
  <parameter name="gui_desired_outclk_frequency_8" value="100.0" />
  <parameter name="gui_desired_outclk_frequency_5" value="100.0" />
  <parameter name="gui_desired_outclk_frequency_6" value="100.0" />
  <parameter name="FILTER_CODE_CPA" value="freq_1600" />
  <parameter name="WIDE_CT" value="true" />
  <parameter name="gui_outclk_phase_shift_unit_4" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_3" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_6" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_5" value="0" />
  <parameter name="pll_dprio_clk_frequency" value="31.250000 MHz" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/intel_lvds_core10_191/synth/intel_lvds_core10_eth_tse_0_intel_lvds_core10_191_vvutosq.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/intel_lvds_core10_191/synth/eth_tse_0_intel_lvds_core10_191_vvutosq.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/intel_lvds_core10_191/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/intel_lvds_core10_191/synth/intel_lvds_common10.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/intel_lvds_core10_191/synth/eth_tse_0_intel_lvds_core10_191_vvutosq_ip_parameters.tcl"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/intel_lvds_core10_191/synth/sdc_util.tcl"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/intel_lvds_core10_191/synth/eth_tse_0_intel_lvds_core10_191_vvutosq.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/intel_lvds_core10_191/synth/intel_lvds_core10_eth_tse_0_intel_lvds_core10_191_vvutosq.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/intel_lvds_core10_191/synth/eth_tse_0_intel_lvds_core10_191_vvutosq.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/intel_lvds_core10_191/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/intel_lvds_core10_191/synth/intel_lvds_common10.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/intel_lvds_core10_191/synth/eth_tse_0_intel_lvds_core10_191_vvutosq_ip_parameters.tcl"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/intel_lvds_core10_191/synth/sdc_util.tcl"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/intel_lvds_core10_191/synth/eth_tse_0_intel_lvds_core10_191_vvutosq.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/altera_lvds/intel_lvds_core10/intel_lvds_core10_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/guava-30.1-jre.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcdocument.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/miglayout-swing-5.2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-text-1.10.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jline-3.11.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jfreechart-1.5.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jcommon-1.0.24.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/stax-ex.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/docking-frames-common.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/docking-frames-core.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/rngom.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.intel.shared.test.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/codemodel.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-lang3-3.9.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/istack-commons-tools.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-jxc.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.privateinterfaces.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.intel.shared.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/FastInfoset.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/relaxng-datatype.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/xsom.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/istack-commons-runtime.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/dtd-parser.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/javax.activation-api.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-runtime.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/failureaccess-1.0.1.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-api.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-xjc.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/txw2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/antlr-4.7.2-complete.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-collections4-4.3.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.hdlcomponent.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth_tse_0_altera_lvds_2001_f6avgwq" as="core" />
  <messages>
   <message level="Info" culprit="eth_tse_0">"Generating: eth_tse_0_intel_lvds_core10_191_vvutosq"</message>
  </messages>
 </entity>
 <entity
   kind="intel_lvds_core10"
   version="19.1"
   name="eth_tse_0_intel_lvds_core10_191_4tqn4ji">
  <parameter name="pll_loaden_frequency" value="125.000000 MHz" />
  <parameter name="pll_tx_outclock_loaden_frequency" value="0 ps" />
  <parameter name="pll_fclk_frequency" value="1250.000000 MHz" />
  <parameter name="CORE1_DIV_VAL" value="core_clk1_div4" />
  <parameter name="RX_INCLOCK_PHASE_SHIFT" value="0" />
  <parameter name="RX_USE_BITSLIP" value="false" />
  <parameter name="RX_BITSLIP_USE_RESET" value="false" />
  <parameter name="mapped_vco_frequency" value="1250.0 MHz" />
  <parameter name="gui_enable_advanced_mode" value="0" />
  <parameter name="DUPLEX_MODE" value="RX_Non-DPA" />
  <parameter name="pll_inclock_frequency" value="125.0 MHz" />
  <parameter name="UFI_CLK_SEL" value="pin_ufi_sel_clk0" />
  <parameter name="TX_EXPORT_CORECLOCK" value="true" />
  <parameter name="hp_outclk_actual_phase_shift_6" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_7" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_8" value="0.0" />
  <parameter name="RX_CHANNELS" value="1" />
  <parameter name="hp_outclk_actual_phase_shift_2" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_3" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_4" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_5" value="0.0" />
  <parameter name="mapped_sys_info_device_speedgrade" value="2" />
  <parameter name="ENABLE_UFI_COUNTER_SIM" value="0" />
  <parameter name="hp_outclk_actual_phase_shift_0" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_1" value="0.0" />
  <parameter name="RX_BITSLIP_ROLLOVER" value="10" />
  <parameter name="GUI_CLOCK_PARAM_NAMES" value="" />
  <parameter name="SILICON_REV" value="10nm8" />
  <parameter name="ENABLE_DIV_RECONFIG" value="false" />
  <parameter name="DATA_RATE" value="1250.0" />
  <parameter name="SYS_INFO_UNIQUE_ID" value="altera_eth_tse_i_lvdsio_rx_0" />
  <parameter name="BITSLIP_MAX" value="bslip_9" />
  <parameter name="ENABLE_CPA_RECONFIG" value="false" />
  <parameter name="REAL_MODE" value="RX_Soft-CDR" />
  <parameter name="pll_tx_outclock_fclk_phase_shift" value="0 ps" />
  <parameter name="USE_CPA" value="false" />
  <parameter name="TX_CHANNELS" value="1" />
  <parameter name="UFI_LOCK_COUNTER" value="19" />
  <parameter name="CPA_ENABLED_SHADOW" value="false" />
  <parameter name="SERDES_DPA_MODE" value="dpa_mode_cdr" />
  <parameter name="PLL_CORECLOCK_RESOURCE" value="Periphery" />
  <parameter name="RX_RCCS_VAL" value="0.0" />
  <parameter name="gui_compensation_mode" value="direct" />
  <parameter name="SYNTH_FOR_SIM" value="0" />
  <parameter name="pll_tx_outclock_frequency" value="0 MHz" />
  <parameter name="pll_loaden_duty_cycle" value="10" />
  <parameter name="pll_vco_frequency" value="1250.000000 MHz" />
  <parameter name="gui_actual_outclk_duty_cycle_1" value="N/A" />
  <parameter name="gui_actual_outclk_duty_cycle_0" value="N/A" />
  <parameter name="gui_actual_outclk_duty_cycle_3" value="N/A" />
  <parameter name="gui_actual_outclk_duty_cycle_2" value="N/A" />
  <parameter name="EXTERNAL_PLL" value="true" />
  <parameter name="CPA_ENABLED" value="false" />
  <parameter name="gui_actual_outclk_duty_cycle_5" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_4" value="N/A" />
  <parameter name="gui_actual_outclk_duty_cycle_7" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_6" value="50.0" />
  <parameter name="pll_loaden_phase_shift" value="7200 ps" />
  <parameter name="RX_DPA_ALIGN_TO_RISING_EDGE_ONLY" value="false" />
  <parameter name="gui_actual_outclk_duty_cycle_8" value="50.0" />
  <parameter name="RX_DPA_USE_HOLD" value="false" />
  <parameter name="pll_sclk_phase_shift" value="400 ps" />
  <parameter name="NUM_CLOCKS" value="0" />
  <parameter name="pll_tx_outclock_fclk_frequency" value="0 ps" />
  <parameter name="RX_DPA_LOSE_LOCK_ON_ONE_CHANGE" value="false" />
  <parameter name="PLL_USE_RESET" value="true" />
  <parameter name="RX_INCLOCK_PHASE_SHIFT_ACTUAL" value="0" />
  <parameter name="UFI_MODE" value="pin_ufi_use_latch_out_direct" />
  <parameter name="TX_OUTCLOCK_DIVISION" value="2" />
  <parameter name="USE_DUPLEX" value="false" />
  <parameter name="gui_actual_outclk_frequency_0" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_7" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_8" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_5" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_6" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_3" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_4" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_1" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_2" value="N/A" />
  <parameter name="mapped_sys_info_device" value="AGFB014R24B2E2V" />
  <parameter name="NUM_CHANNELS" value="1" />
  <parameter name="RX_CDR_SIMULATION_PPM_DRIFT" value="0" />
  <parameter name="hp_actual_outclk_frequency_0" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_1" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_2" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_3" value="1250.0" />
  <parameter name="GENERATE_SDC_FILE" value="true" />
  <parameter name="INCLOCK_FREQUENCY" value="125.0" />
  <parameter name="RX_BITSLIP_ASSERT_MAX" value="false" />
  <parameter name="DUPLEX_ENABLED" value="false" />
  <parameter name="TX_OUTCLOCK_PHASE_SHIFT_ACTUAL" value="0" />
  <parameter name="RX_DPA_USE_RESET" value="true" />
  <parameter name="TX_OUTCLOCK_DIV_WORD" value="0" />
  <parameter name="RX_DPA_LOCKED_USED" value="true" />
  <parameter name="VCO_FREQUENCY" value="1250" />
  <parameter name="gui_number_of_pll_output_clocks" value="0" />
  <parameter name="PORT_MAP_FILE_NAME" value="port_map_rx.csv" />
  <parameter name="pll_sclk_frequency" value="125.000000 MHz" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="J_FACTOR" value="10" />
  <parameter name="CORE0_DIV_VAL" value="core_clk0_div10" />
  <parameter name="SER_CLK_FUNCTION" value="txclk_out_pos_ph" />
  <parameter name="RX_FIFO_USE_RESET" value="false" />
  <parameter name="SERDES_FACTOR" value="factor10" />
  <parameter name="VCO_DIV_EXPONENT" value="0" />
  <parameter name="FILTER_CODE" value="freq_16ghz" />
  <parameter name="hp_actual_outclk_frequency_8" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_4" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_5" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_6" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_7" value="100.0" />
  <parameter name="pll_tx_outclock_phase_shift" value="0 ps" />
  <parameter name="mapped_reference_clock_frequency" value="125.0 MHz" />
  <parameter name="DPA_DIV_VAL" value="dpa_clk_div1" />
  <parameter name="DERIVED_CPA_ENABLED" value="true" />
  <parameter name="mapped_sys_info_device_family" value="Agilex" />
  <parameter name="TX_USE_OUTCLOCK" value="true" />
  <parameter name="gui_outclk_desired_phase_shift_5" value="0.0" />
  <parameter name="TX_OUTCLOCK_NON_STD_PHASE_SHIFT" value="false" />
  <parameter name="gui_outclk_desired_phase_shift_6" value="0.0" />
  <parameter name="NUM_CHANNELS_TX" value="1" />
  <parameter name="gui_outclk_desired_phase_shift_7" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_8" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_1" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_2" value="0.0" />
  <parameter name="PLL_SPEED_GRADE" value="2" />
  <parameter name="gui_outclk_desired_phase_shift_3" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_4" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_0" value="0.0" />
  <parameter name="USE_CPA_RECONFIG" value="false" />
  <parameter name="pll_fclk_phase_shift" value="400 ps" />
  <parameter name="pll_tx_outclock_loaden_phase_shift" value="0 ps" />
  <parameter name="MODE" value="RX_Soft-CDR" />
  <parameter
     name="SYS_INFO_DEVICE_DIE_REVISIONS"
     value="HSSI_WHR_REVA,HSSI_CRETE3_REVA,MAIN_FM6_REVB" />
  <parameter name="TX_OUTCLOCK_PHASE_SHIFT" value="0" />
  <parameter name="GUI_CLOCK_PARAM_VALUES" value="" />
  <parameter name="PLL_EXPORT_LOCK" value="false" />
  <parameter name="USE_BITSLIP" value="false" />
  <parameter name="USE_CLOCK_PIN" value="false" />
  <parameter name="TX_REGISTER_CLOCK" value="tx_coreclock" />
  <parameter name="mapped_external_pll_mode" value="true" />
  <parameter name="SYS_INFO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="gui_outclk_actual_phase_shift_ps_2" value="N/A" />
  <parameter name="gui_desired_outclk_duty_cycle_3" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_1" value="N/A" />
  <parameter name="gui_desired_outclk_duty_cycle_2" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_1" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_4" value="N/A" />
  <parameter name="gui_desired_outclk_duty_cycle_0" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_3" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_ps_6" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_7" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_5" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_6" value="50.0" />
  <parameter name="gui_desired_outclk_duty_cycle_5" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_8" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_4" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_7" value="0.0" />
  <parameter name="TX_OUTCLOCK_ENABLED" value="false" />
  <parameter name="BITSLIP_FUNC" value="dpa_mode_cdr" />
  <parameter name="USE_EXTERNAL_PLL" value="true" />
  <parameter name="gui_desired_outclk_duty_cycle_8" value="50.0" />
  <parameter name="DPRIO_ENABLED" value="false" />
  <parameter name="gui_outclk_phase_shift_unit_0" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_2" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_1" value="0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_3" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_2" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_ps_0" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_1" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_0" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_7" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_6" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_5" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_4" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_8" value="0.0" />
  <parameter name="hp_actual_outclk_duty_cycle_2" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_1" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_4" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_3" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_6" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_5" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_8" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_7" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_0" value="50.0" />
  <parameter name="REFCLK_FROM_CORE" value="false" />
  <parameter name="gui_desired_outclk_frequency_0" value="0.0" />
  <parameter name="ENABLE_MIGRATABLE_PORT_MAPPINGS" value="false" />
  <parameter name="gui_desired_outclk_frequency_3" value="0.0" />
  <parameter name="gui_desired_outclk_frequency_4" value="0.0" />
  <parameter name="ACTUAL_INCLOCK_FREQUENCY" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_1" value="0.0" />
  <parameter name="gui_desired_outclk_frequency_2" value="0.0" />
  <parameter name="gui_desired_outclk_frequency_7" value="100.0" />
  <parameter name="gui_outclk_phase_shift_unit_8" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_7" value="0" />
  <parameter name="gui_desired_outclk_frequency_8" value="100.0" />
  <parameter name="gui_desired_outclk_frequency_5" value="100.0" />
  <parameter name="gui_desired_outclk_frequency_6" value="100.0" />
  <parameter name="FILTER_CODE_CPA" value="freq_1600" />
  <parameter name="WIDE_CT" value="false" />
  <parameter name="gui_outclk_phase_shift_unit_4" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_3" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_6" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_5" value="0" />
  <parameter name="pll_dprio_clk_frequency" value="31.250000 MHz" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/intel_lvds_core10_191/synth/intel_lvds_core10_eth_tse_0_intel_lvds_core10_191_4tqn4ji.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/intel_lvds_core10_191/synth/eth_tse_0_intel_lvds_core10_191_4tqn4ji.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/intel_lvds_core10_191/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/intel_lvds_core10_191/synth/intel_lvds_common10.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/intel_lvds_core10_191/synth/eth_tse_0_intel_lvds_core10_191_4tqn4ji_ip_parameters.tcl"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/intel_lvds_core10_191/synth/sdc_util.tcl"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/intel_lvds_core10_191/synth/eth_tse_0_intel_lvds_core10_191_4tqn4ji.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/intel_lvds_core10_191/synth/intel_lvds_core10_eth_tse_0_intel_lvds_core10_191_4tqn4ji.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/intel_lvds_core10_191/synth/eth_tse_0_intel_lvds_core10_191_4tqn4ji.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/intel_lvds_core10_191/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/intel_lvds_core10_191/synth/intel_lvds_common10.sv"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/intel_lvds_core10_191/synth/eth_tse_0_intel_lvds_core10_191_4tqn4ji_ip_parameters.tcl"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/intel_lvds_core10_191/synth/sdc_util.tcl"
       attributes="" />
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0/intel_lvds_core10_191/synth/eth_tse_0_intel_lvds_core10_191_4tqn4ji.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/altera_lvds/intel_lvds_core10/intel_lvds_core10_hw.tcl" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/guava-30.1-jre.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcdocument.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/miglayout-swing-5.2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-text-1.10.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jline-3.11.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jfreechart-1.5.0.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jcommon-1.0.24.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/stax-ex.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/docking-frames-common.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/docking-frames-core.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/rngom.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.intel.shared.test.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/codemodel.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-lang3-3.9.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/istack-commons-tools.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-jxc.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.privateinterfaces.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.intel.shared.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/FastInfoset.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/relaxng-datatype.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/xsom.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/istack-commons-runtime.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/dtd-parser.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/javax.activation-api.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-runtime.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/failureaccess-1.0.1.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-api.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/jaxb-xjc.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/txw2.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/antlr-4.7.2-complete.jar" />
   <file path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/commons-collections4-4.3.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file
       path="/home/wisig/intelFPGA_pro/22.4/qsys/lib/com.altera.hdlcomponent.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="eth_tse_0_altera_lvds_2001_2asfj3i" as="core" />
  <messages>
   <message level="Info" culprit="eth_tse_0">"Generating: eth_tse_0_intel_lvds_core10_191_4tqn4ji"</message>
  </messages>
 </entity>
</deploy>
