<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `opcodes` mod in crate `cranelift_codegen_meta`."><meta name="keywords" content="rust, rustlang, rust-lang, opcodes"><title>cranelift_codegen_meta::isa::x86::opcodes - Rust</title><link rel="stylesheet" type="text/css" href="../../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../../dark.css"><link rel="stylesheet" type="text/css" href="../../../../light.css" id="themeStyle"><script src="../../../../storage.js"></script><noscript><link rel="stylesheet" href="../../../../noscript.css"></noscript><link rel="shortcut icon" href="../../../../favicon.ico"><style type="text/css">#crate-search{background-image:url("../../../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../../../cranelift_codegen_meta/index.html'><div class='logo-container'><img src='../../../../rust-logo.png' alt='logo'></div></a><p class='location'>Module opcodes</p><div class="sidebar-elems"><div class="block items"><ul><li><a href="#statics">Statics</a></li></ul></div><p class='location'><a href='../../../index.html'>cranelift_codegen_meta</a>::<wbr><a href='../../index.html'>isa</a>::<wbr><a href='../index.html'>x86</a></p><script>window.sidebarCurrent = {name: 'opcodes', ty: 'mod', relpath: '../'};</script><script defer src="../sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!"><img src="../../../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices"></div></div><script src="../../../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><a id="settings-menu" href="../../../../settings.html"><img src="../../../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class='fqn'><span class='out-of-band'><span id='render-detail'><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class='inner'>&#x2212;</span>]</a></span><a class='srclink' href='../../../../src/cranelift_codegen_meta/isa/x86/opcodes.rs.html#1-668' title='goto source code'>[src]</a></span><span class='in-band'>Module <a href='../../../index.html'>cranelift_codegen_meta</a>::<wbr><a href='../../index.html'>isa</a>::<wbr><a href='../index.html'>x86</a>::<wbr><a class="mod" href=''>opcodes</a></span></h1><div class='docblock'><p>Static, named definitions of instruction opcodes.</p>
</div><h2 id='statics' class='section-header'><a href="#statics">Statics</a></h2>
<table><tr class='module-item'><td><a class="static" href="static.ADC.html" title='cranelift_codegen_meta::isa::x86::opcodes::ADC static'>ADC</a></td><td class='docblock-short'><p>Add with carry flag r{16,32,64} to r/m of the same size.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.ADD.html" title='cranelift_codegen_meta::isa::x86::opcodes::ADD static'>ADD</a></td><td class='docblock-short'><p>Add r{16,32,64} to r/m of the same size.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.ADDPD.html" title='cranelift_codegen_meta::isa::x86::opcodes::ADDPD static'>ADDPD</a></td><td class='docblock-short'><p>Add packed double-precision floating-point values from xmm2/mem to xmm1 and store result in<br />
xmm1 (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.ADDPS.html" title='cranelift_codegen_meta::isa::x86::opcodes::ADDPS static'>ADDPS</a></td><td class='docblock-short'><p>Add packed single-precision floating-point values from xmm2/mem to xmm1 and store result in<br />
xmm1 (SSE).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.ADDSD.html" title='cranelift_codegen_meta::isa::x86::opcodes::ADDSD static'>ADDSD</a></td><td class='docblock-short'><p>Add the low double-precision floating-point value from xmm2/mem to xmm1
and store the result in xmm1.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.ADDSS.html" title='cranelift_codegen_meta::isa::x86::opcodes::ADDSS static'>ADDSS</a></td><td class='docblock-short'><p>Add the low single-precision floating-point value from xmm2/mem to xmm1
and store the result in xmm1.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.ADD_IMM.html" title='cranelift_codegen_meta::isa::x86::opcodes::ADD_IMM static'>ADD_IMM</a></td><td class='docblock-short'><p>Add imm{16,32} to r/m{16,32,64}, possibly sign-extended.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.ADD_IMM8_SIGN_EXTEND.html" title='cranelift_codegen_meta::isa::x86::opcodes::ADD_IMM8_SIGN_EXTEND static'>ADD_IMM8_SIGN_EXTEND</a></td><td class='docblock-short'><p>Add sign-extended imm8 to r/m{16,32,64}.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.AND.html" title='cranelift_codegen_meta::isa::x86::opcodes::AND static'>AND</a></td><td class='docblock-short'><p>r/m{16,32,64} AND register of the same size (Intel docs have a typo).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.ANDNPS.html" title='cranelift_codegen_meta::isa::x86::opcodes::ANDNPS static'>ANDNPS</a></td><td class='docblock-short'><p>Return the bitwise logical AND NOT of packed single-precision floating-point
values in xmm1 and xmm2/mem.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.ANDPS.html" title='cranelift_codegen_meta::isa::x86::opcodes::ANDPS static'>ANDPS</a></td><td class='docblock-short'><p>Return the bitwise logical AND of packed single-precision floating-point values
in xmm1 and xmm2/mem.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.AND_IMM.html" title='cranelift_codegen_meta::isa::x86::opcodes::AND_IMM static'>AND_IMM</a></td><td class='docblock-short'><p>imm{16,32} AND r/m{16,32,64}, possibly sign-extended.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.AND_IMM8_SIGN_EXTEND.html" title='cranelift_codegen_meta::isa::x86::opcodes::AND_IMM8_SIGN_EXTEND static'>AND_IMM8_SIGN_EXTEND</a></td><td class='docblock-short'><p>r/m{16,32,64} AND sign-extended imm8.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.BIT_SCAN_FORWARD.html" title='cranelift_codegen_meta::isa::x86::opcodes::BIT_SCAN_FORWARD static'>BIT_SCAN_FORWARD</a></td><td class='docblock-short'><p>Bit scan forward (stores index of first encountered 1 from the front).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.BIT_SCAN_REVERSE.html" title='cranelift_codegen_meta::isa::x86::opcodes::BIT_SCAN_REVERSE static'>BIT_SCAN_REVERSE</a></td><td class='docblock-short'><p>Bit scan reverse (stores index of first encountered 1 from the back).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.CALL_RELATIVE.html" title='cranelift_codegen_meta::isa::x86::opcodes::CALL_RELATIVE static'>CALL_RELATIVE</a></td><td class='docblock-short'><p>Call near, relative, displacement relative to next instruction (sign-extended).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.CMOV_OVERFLOW.html" title='cranelift_codegen_meta::isa::x86::opcodes::CMOV_OVERFLOW static'>CMOV_OVERFLOW</a></td><td class='docblock-short'><p>Move r/m{16,32,64} if overflow (OF=1).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.CMPPD.html" title='cranelift_codegen_meta::isa::x86::opcodes::CMPPD static'>CMPPD</a></td><td class='docblock-short'><p>Compare packed double-precision floating-point value in xmm2/m32 and xmm1 using bits 2:0 of
imm8 as comparison predicate (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.CMPPS.html" title='cranelift_codegen_meta::isa::x86::opcodes::CMPPS static'>CMPPS</a></td><td class='docblock-short'><p>Compare packed single-precision floating-point value in xmm2/m32 and xmm1 using bits 2:0 of
imm8 as comparison predicate (SSE).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.CMP_IMM.html" title='cranelift_codegen_meta::isa::x86::opcodes::CMP_IMM static'>CMP_IMM</a></td><td class='docblock-short'><p>Compare imm{16,32} with r/m{16,32,64} (sign-extended if 64).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.CMP_IMM8.html" title='cranelift_codegen_meta::isa::x86::opcodes::CMP_IMM8 static'>CMP_IMM8</a></td><td class='docblock-short'><p>Compare imm8 with r/m{16,32,64}.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.CMP_REG.html" title='cranelift_codegen_meta::isa::x86::opcodes::CMP_REG static'>CMP_REG</a></td><td class='docblock-short'><p>Compare r{16,32,64} with r/m of the same size.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.CVTDQ2PS.html" title='cranelift_codegen_meta::isa::x86::opcodes::CVTDQ2PS static'>CVTDQ2PS</a></td><td class='docblock-short'><p>Convert four packed signed doubleword integers from xmm2/mem to four packed single-precision
floating-point values in xmm1 (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.CVTSD2SS.html" title='cranelift_codegen_meta::isa::x86::opcodes::CVTSD2SS static'>CVTSD2SS</a></td><td class='docblock-short'><p>Convert scalar double-precision floating-point value to scalar single-precision
floating-point value.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.CVTSI2SD.html" title='cranelift_codegen_meta::isa::x86::opcodes::CVTSI2SD static'>CVTSI2SD</a></td><td class='docblock-short'><p>Convert doubleword integer to scalar double-precision floating-point value.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.CVTSI2SS.html" title='cranelift_codegen_meta::isa::x86::opcodes::CVTSI2SS static'>CVTSI2SS</a></td><td class='docblock-short'><p>Convert doubleword integer to scalar single-precision floating-point value.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.CVTSS2SD.html" title='cranelift_codegen_meta::isa::x86::opcodes::CVTSS2SD static'>CVTSS2SD</a></td><td class='docblock-short'><p>Convert scalar single-precision floating-point value to scalar double-precision
float-point value.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.CVTTSD2SI.html" title='cranelift_codegen_meta::isa::x86::opcodes::CVTTSD2SI static'>CVTTSD2SI</a></td><td class='docblock-short'><p>Convert with truncation scalar double-precision floating-point value to signed
integer.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.CVTTSS2SI.html" title='cranelift_codegen_meta::isa::x86::opcodes::CVTTSS2SI static'>CVTTSS2SI</a></td><td class='docblock-short'><p>Convert with truncation scalar single-precision floating-point value to integer.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.DIV.html" title='cranelift_codegen_meta::isa::x86::opcodes::DIV static'>DIV</a></td><td class='docblock-short'><p>Unsigned divide for {16,32,64}-bit.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.DIVPD.html" title='cranelift_codegen_meta::isa::x86::opcodes::DIVPD static'>DIVPD</a></td><td class='docblock-short'><p>Divide packed double-precision floating-point values in xmm1 by packed double-precision
floating-point values in xmm2/mem (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.DIVPS.html" title='cranelift_codegen_meta::isa::x86::opcodes::DIVPS static'>DIVPS</a></td><td class='docblock-short'><p>Divide packed single-precision floating-point values in xmm1 by packed single-precision
floating-point values in xmm2/mem (SSE).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.DIVSD.html" title='cranelift_codegen_meta::isa::x86::opcodes::DIVSD static'>DIVSD</a></td><td class='docblock-short'><p>Divide low double-precision floating-point value in xmm1 by low double-precision
floating-point value in xmm2/m64.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.DIVSS.html" title='cranelift_codegen_meta::isa::x86::opcodes::DIVSS static'>DIVSS</a></td><td class='docblock-short'><p>Divide low single-precision floating-point value in xmm1 by low single-precision
floating-point value in xmm2/m32.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.EMPTY.html" title='cranelift_codegen_meta::isa::x86::opcodes::EMPTY static'>EMPTY</a></td><td class='docblock-short'><p>Empty opcode for use as a default.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.IDIV.html" title='cranelift_codegen_meta::isa::x86::opcodes::IDIV static'>IDIV</a></td><td class='docblock-short'><p>Signed divide for {16,32,64}-bit.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.IMUL.html" title='cranelift_codegen_meta::isa::x86::opcodes::IMUL static'>IMUL</a></td><td class='docblock-short'><p>Signed multiply for {16,32,64}-bit, generic registers.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.IMUL_RDX_RAX.html" title='cranelift_codegen_meta::isa::x86::opcodes::IMUL_RDX_RAX static'>IMUL_RDX_RAX</a></td><td class='docblock-short'><p>Signed multiply for {16,32,64}-bit, storing into RDX:RAX.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.INSERTPS.html" title='cranelift_codegen_meta::isa::x86::opcodes::INSERTPS static'>INSERTPS</a></td><td class='docblock-short'><p>Insert scalar single-precision floating-point value.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.JUMP_ABSOLUTE.html" title='cranelift_codegen_meta::isa::x86::opcodes::JUMP_ABSOLUTE static'>JUMP_ABSOLUTE</a></td><td class='docblock-short'><p>Either:</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.JUMP_NEAR_IF_OVERFLOW.html" title='cranelift_codegen_meta::isa::x86::opcodes::JUMP_NEAR_IF_OVERFLOW static'>JUMP_NEAR_IF_OVERFLOW</a></td><td class='docblock-short'><p>Jump near (rel32) if overflow (OF=1).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.JUMP_NEAR_RELATIVE.html" title='cranelift_codegen_meta::isa::x86::opcodes::JUMP_NEAR_RELATIVE static'>JUMP_NEAR_RELATIVE</a></td><td class='docblock-short'><p>Jump near, relative, RIP = RIP + 32-bit displacement sign extended to 64 bits.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.JUMP_SHORT.html" title='cranelift_codegen_meta::isa::x86::opcodes::JUMP_SHORT static'>JUMP_SHORT</a></td><td class='docblock-short'><p>Jump short, relative, RIP = RIP + 8-bit displacement sign extended to 64 bits.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.JUMP_SHORT_IF_EQUAL.html" title='cranelift_codegen_meta::isa::x86::opcodes::JUMP_SHORT_IF_EQUAL static'>JUMP_SHORT_IF_EQUAL</a></td><td class='docblock-short'><p>Jump short (rel8) if equal (ZF=1).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.JUMP_SHORT_IF_NOT_EQUAL.html" title='cranelift_codegen_meta::isa::x86::opcodes::JUMP_SHORT_IF_NOT_EQUAL static'>JUMP_SHORT_IF_NOT_EQUAL</a></td><td class='docblock-short'><p>Jump short (rel8) if not equal (ZF=0).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.JUMP_SHORT_IF_OVERFLOW.html" title='cranelift_codegen_meta::isa::x86::opcodes::JUMP_SHORT_IF_OVERFLOW static'>JUMP_SHORT_IF_OVERFLOW</a></td><td class='docblock-short'><p>Jump short (rel8) if overflow (OF=1).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.LEA.html" title='cranelift_codegen_meta::isa::x86::opcodes::LEA static'>LEA</a></td><td class='docblock-short'><p>Store effective address for m in register r{16,32,64}.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.LZCNT.html" title='cranelift_codegen_meta::isa::x86::opcodes::LZCNT static'>LZCNT</a></td><td class='docblock-short'><p>Count the number of leading zero bits.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MAXPD.html" title='cranelift_codegen_meta::isa::x86::opcodes::MAXPD static'>MAXPD</a></td><td class='docblock-short'><p>Return the maximum packed double-precision floating-point values between xmm1 and xmm2/m128
(SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MAXPS.html" title='cranelift_codegen_meta::isa::x86::opcodes::MAXPS static'>MAXPS</a></td><td class='docblock-short'><p>Return the maximum packed single-precision floating-point values between  xmm1 and xmm2/m128
(SSE).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MAXSD.html" title='cranelift_codegen_meta::isa::x86::opcodes::MAXSD static'>MAXSD</a></td><td class='docblock-short'><p>Return the maximum scalar double-precision floating-point value between
xmm2/m64 and xmm1.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MAXSS.html" title='cranelift_codegen_meta::isa::x86::opcodes::MAXSS static'>MAXSS</a></td><td class='docblock-short'><p>Return the maximum scalar single-precision floating-point value between
xmm2/m32 and xmm1.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MINPD.html" title='cranelift_codegen_meta::isa::x86::opcodes::MINPD static'>MINPD</a></td><td class='docblock-short'><p>Return the minimum packed double-precision floating-point values between xmm1 and xmm2/m128
(SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MINPS.html" title='cranelift_codegen_meta::isa::x86::opcodes::MINPS static'>MINPS</a></td><td class='docblock-short'><p>Return the minimum packed single-precision floating-point values between xmm1 and xmm2/m128
(SSE).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MINSD.html" title='cranelift_codegen_meta::isa::x86::opcodes::MINSD static'>MINSD</a></td><td class='docblock-short'><p>Return the minimum scalar double-precision floating-point value between
xmm2/m64 and xmm1.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MINSS.html" title='cranelift_codegen_meta::isa::x86::opcodes::MINSS static'>MINSS</a></td><td class='docblock-short'><p>Return the minimum scalar single-precision floating-point value between
xmm2/m32 and xmm1.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MOVAPS_LOAD.html" title='cranelift_codegen_meta::isa::x86::opcodes::MOVAPS_LOAD static'>MOVAPS_LOAD</a></td><td class='docblock-short'><p>Move aligned packed single-precision floating-point values from x/m to xmm (SSE).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MOVD_LOAD_XMM.html" title='cranelift_codegen_meta::isa::x86::opcodes::MOVD_LOAD_XMM static'>MOVD_LOAD_XMM</a></td><td class='docblock-short'><p>Move doubleword from r/m32 to xmm (SSE2). Quadword with REX prefix.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MOVD_STORE_XMM.html" title='cranelift_codegen_meta::isa::x86::opcodes::MOVD_STORE_XMM static'>MOVD_STORE_XMM</a></td><td class='docblock-short'><p>Move doubleword from xmm to r/m32 (SSE2). Quadword with REX prefix.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MOVLHPS.html" title='cranelift_codegen_meta::isa::x86::opcodes::MOVLHPS static'>MOVLHPS</a></td><td class='docblock-short'><p>Move packed single-precision floating-point values low to high (SSE).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MOVSD_LOAD.html" title='cranelift_codegen_meta::isa::x86::opcodes::MOVSD_LOAD static'>MOVSD_LOAD</a></td><td class='docblock-short'><p>Move scalar double-precision floating-point value (from reg/mem to reg).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MOVSD_STORE.html" title='cranelift_codegen_meta::isa::x86::opcodes::MOVSD_STORE static'>MOVSD_STORE</a></td><td class='docblock-short'><p>Move scalar double-precision floating-point value (from reg to reg/mem).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MOVSS_LOAD.html" title='cranelift_codegen_meta::isa::x86::opcodes::MOVSS_LOAD static'>MOVSS_LOAD</a></td><td class='docblock-short'><p>Move scalar single-precision floating-point-value (from reg/mem to reg).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MOVSS_STORE.html" title='cranelift_codegen_meta::isa::x86::opcodes::MOVSS_STORE static'>MOVSS_STORE</a></td><td class='docblock-short'><p>Move scalar single-precision floating-point value (from reg to reg/mem).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MOVSXD.html" title='cranelift_codegen_meta::isa::x86::opcodes::MOVSXD static'>MOVSXD</a></td><td class='docblock-short'><p>Move doubleword to register with sign-extension.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MOVSX_BYTE.html" title='cranelift_codegen_meta::isa::x86::opcodes::MOVSX_BYTE static'>MOVSX_BYTE</a></td><td class='docblock-short'><p>Move byte to register with sign-extension.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MOVSX_WORD.html" title='cranelift_codegen_meta::isa::x86::opcodes::MOVSX_WORD static'>MOVSX_WORD</a></td><td class='docblock-short'><p>Move word to register with sign-extension.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MOVUPS_LOAD.html" title='cranelift_codegen_meta::isa::x86::opcodes::MOVUPS_LOAD static'>MOVUPS_LOAD</a></td><td class='docblock-short'><p>Move unaligned packed single-precision floating-point from x/m to xmm (SSE).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MOVUPS_STORE.html" title='cranelift_codegen_meta::isa::x86::opcodes::MOVUPS_STORE static'>MOVUPS_STORE</a></td><td class='docblock-short'><p>Move unaligned packed single-precision floating-point value from xmm to x/m (SSE).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MOVZX_BYTE.html" title='cranelift_codegen_meta::isa::x86::opcodes::MOVZX_BYTE static'>MOVZX_BYTE</a></td><td class='docblock-short'><p>Move byte to register with zero-extension.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MOVZX_WORD.html" title='cranelift_codegen_meta::isa::x86::opcodes::MOVZX_WORD static'>MOVZX_WORD</a></td><td class='docblock-short'><p>Move word to register with zero-extension.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MOV_BYTE_STORE.html" title='cranelift_codegen_meta::isa::x86::opcodes::MOV_BYTE_STORE static'>MOV_BYTE_STORE</a></td><td class='docblock-short'><p>Move r8 to r/m8.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MOV_IMM.html" title='cranelift_codegen_meta::isa::x86::opcodes::MOV_IMM static'>MOV_IMM</a></td><td class='docblock-short'><p>Move imm{16,32,64} to same-sized register.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MOV_IMM_SIGNEXTEND.html" title='cranelift_codegen_meta::isa::x86::opcodes::MOV_IMM_SIGNEXTEND static'>MOV_IMM_SIGNEXTEND</a></td><td class='docblock-short'><p>Move imm{16,32} to r{16,32,64}, sign-extended if 64-bit target.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MOV_LOAD.html" title='cranelift_codegen_meta::isa::x86::opcodes::MOV_LOAD static'>MOV_LOAD</a></td><td class='docblock-short'><p>Move {r/m16, r/m32, r/m64} to same-sized register.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MOV_STORE.html" title='cranelift_codegen_meta::isa::x86::opcodes::MOV_STORE static'>MOV_STORE</a></td><td class='docblock-short'><p>Move {r16, r32, r64} to same-sized register or memory.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MOV_STORE_16.html" title='cranelift_codegen_meta::isa::x86::opcodes::MOV_STORE_16 static'>MOV_STORE_16</a></td><td class='docblock-short'><p>Move r16 to r/m16.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MUL.html" title='cranelift_codegen_meta::isa::x86::opcodes::MUL static'>MUL</a></td><td class='docblock-short'><p>Unsigned multiply for {16,32,64}-bit.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MULPD.html" title='cranelift_codegen_meta::isa::x86::opcodes::MULPD static'>MULPD</a></td><td class='docblock-short'><p>Multiply packed double-precision floating-point values from xmm2/mem to xmm1 and store result
in xmm1 (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MULPS.html" title='cranelift_codegen_meta::isa::x86::opcodes::MULPS static'>MULPS</a></td><td class='docblock-short'><p>Multiply packed single-precision floating-point values from xmm2/mem to xmm1 and store result
in xmm1 (SSE).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MULSD.html" title='cranelift_codegen_meta::isa::x86::opcodes::MULSD static'>MULSD</a></td><td class='docblock-short'><p>Multiply the low double-precision floating-point value in xmm2/m64 by the
low double-precision floating-point value in xmm1.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.MULSS.html" title='cranelift_codegen_meta::isa::x86::opcodes::MULSS static'>MULSS</a></td><td class='docblock-short'><p>Multiply the low single-precision floating-point value in xmm2/m32 by the
low single-precision floating-point value in xmm1.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.NOT.html" title='cranelift_codegen_meta::isa::x86::opcodes::NOT static'>NOT</a></td><td class='docblock-short'><p>Reverse each bit of r/m{16,32,64}.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.OR.html" title='cranelift_codegen_meta::isa::x86::opcodes::OR static'>OR</a></td><td class='docblock-short'><p>r{16,32,64} OR register of same size.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.ORPS.html" title='cranelift_codegen_meta::isa::x86::opcodes::ORPS static'>ORPS</a></td><td class='docblock-short'><p>Return the bitwise logical OR of packed single-precision values in xmm and x/m (SSE).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.OR_IMM.html" title='cranelift_codegen_meta::isa::x86::opcodes::OR_IMM static'>OR_IMM</a></td><td class='docblock-short'><p>imm{16,32} OR r/m{16,32,64}, possibly sign-extended.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.OR_IMM8_SIGN_EXTEND.html" title='cranelift_codegen_meta::isa::x86::opcodes::OR_IMM8_SIGN_EXTEND static'>OR_IMM8_SIGN_EXTEND</a></td><td class='docblock-short'><p>r/m{16,32,64} OR sign-extended imm8.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PACKSSDW.html" title='cranelift_codegen_meta::isa::x86::opcodes::PACKSSDW static'>PACKSSDW</a></td><td class='docblock-short'><p>Converts 4 packed signed doubleword integers from xmm1 and from xmm2/m128 into 8 packed signed
word integers in xmm1 using signed saturation (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PACKSSWB.html" title='cranelift_codegen_meta::isa::x86::opcodes::PACKSSWB static'>PACKSSWB</a></td><td class='docblock-short'><p>Converts 8 packed signed word integers from xmm1 and from xxm2/m128 into 16 packed signed byte
integers in xmm1 using signed saturation (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PADDB.html" title='cranelift_codegen_meta::isa::x86::opcodes::PADDB static'>PADDB</a></td><td class='docblock-short'><p>Add packed byte integers from xmm2/m128 and xmm1 (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PADDD.html" title='cranelift_codegen_meta::isa::x86::opcodes::PADDD static'>PADDD</a></td><td class='docblock-short'><p>Add packed doubleword integers from xmm2/m128 and xmm1 (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PADDQ.html" title='cranelift_codegen_meta::isa::x86::opcodes::PADDQ static'>PADDQ</a></td><td class='docblock-short'><p>Add packed quadword integers from xmm2/m128 and xmm1 (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PADDSB.html" title='cranelift_codegen_meta::isa::x86::opcodes::PADDSB static'>PADDSB</a></td><td class='docblock-short'><p>Add packed signed byte integers from xmm2/m128 and xmm1 saturate the results (SSE).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PADDSW.html" title='cranelift_codegen_meta::isa::x86::opcodes::PADDSW static'>PADDSW</a></td><td class='docblock-short'><p>Add packed signed word integers from xmm2/m128 and xmm1 saturate the results (SSE).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PADDUSB.html" title='cranelift_codegen_meta::isa::x86::opcodes::PADDUSB static'>PADDUSB</a></td><td class='docblock-short'><p>Add packed unsigned byte integers from xmm2/m128 and xmm1 saturate the results (SSE).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PADDUSW.html" title='cranelift_codegen_meta::isa::x86::opcodes::PADDUSW static'>PADDUSW</a></td><td class='docblock-short'><p>Add packed unsigned word integers from xmm2/m128 and xmm1 saturate the results (SSE).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PADDW.html" title='cranelift_codegen_meta::isa::x86::opcodes::PADDW static'>PADDW</a></td><td class='docblock-short'><p>Add packed word integers from xmm2/m128 and xmm1 (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PAND.html" title='cranelift_codegen_meta::isa::x86::opcodes::PAND static'>PAND</a></td><td class='docblock-short'><p>Bitwise AND of xmm2/m128 and xmm1 (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PANDN.html" title='cranelift_codegen_meta::isa::x86::opcodes::PANDN static'>PANDN</a></td><td class='docblock-short'><p>Bitwise AND NOT of xmm2/m128 and xmm1 (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PAVGB.html" title='cranelift_codegen_meta::isa::x86::opcodes::PAVGB static'>PAVGB</a></td><td class='docblock-short'><p>Average packed unsigned byte integers from xmm2/m128 and xmm1 with rounding (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PAVGW.html" title='cranelift_codegen_meta::isa::x86::opcodes::PAVGW static'>PAVGW</a></td><td class='docblock-short'><p>Average packed unsigned word integers from xmm2/m128 and xmm1 with rounding (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PCMPEQB.html" title='cranelift_codegen_meta::isa::x86::opcodes::PCMPEQB static'>PCMPEQB</a></td><td class='docblock-short'><p>Compare packed data for equal (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PCMPEQD.html" title='cranelift_codegen_meta::isa::x86::opcodes::PCMPEQD static'>PCMPEQD</a></td><td class='docblock-short'><p>Compare packed data for equal (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PCMPEQQ.html" title='cranelift_codegen_meta::isa::x86::opcodes::PCMPEQQ static'>PCMPEQQ</a></td><td class='docblock-short'><p>Compare packed data for equal (SSE4.1).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PCMPEQW.html" title='cranelift_codegen_meta::isa::x86::opcodes::PCMPEQW static'>PCMPEQW</a></td><td class='docblock-short'><p>Compare packed data for equal (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PCMPGTB.html" title='cranelift_codegen_meta::isa::x86::opcodes::PCMPGTB static'>PCMPGTB</a></td><td class='docblock-short'><p>Compare packed signed byte integers for greater than (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PCMPGTD.html" title='cranelift_codegen_meta::isa::x86::opcodes::PCMPGTD static'>PCMPGTD</a></td><td class='docblock-short'><p>Compare packed signed doubleword integers for greater than (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PCMPGTQ.html" title='cranelift_codegen_meta::isa::x86::opcodes::PCMPGTQ static'>PCMPGTQ</a></td><td class='docblock-short'><p>Compare packed signed quadword integers for greater than (SSE4.2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PCMPGTW.html" title='cranelift_codegen_meta::isa::x86::opcodes::PCMPGTW static'>PCMPGTW</a></td><td class='docblock-short'><p>Compare packed signed word integers for greater than (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PEXTR.html" title='cranelift_codegen_meta::isa::x86::opcodes::PEXTR static'>PEXTR</a></td><td class='docblock-short'><p>Extract doubleword or quadword, depending on REX.W (SSE4.1).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PEXTRB.html" title='cranelift_codegen_meta::isa::x86::opcodes::PEXTRB static'>PEXTRB</a></td><td class='docblock-short'><p>Extract byte (SSE4.1).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PEXTRW.html" title='cranelift_codegen_meta::isa::x86::opcodes::PEXTRW static'>PEXTRW</a></td><td class='docblock-short'><p>Extract word (SSE4.1). There is a 3-byte SSE2 variant that can also move to m/16.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PINSR.html" title='cranelift_codegen_meta::isa::x86::opcodes::PINSR static'>PINSR</a></td><td class='docblock-short'><p>Insert doubleword or quadword, depending on REX.W (SSE4.1).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PINSRB.html" title='cranelift_codegen_meta::isa::x86::opcodes::PINSRB static'>PINSRB</a></td><td class='docblock-short'><p>Insert byte (SSE4.1).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PINSRW.html" title='cranelift_codegen_meta::isa::x86::opcodes::PINSRW static'>PINSRW</a></td><td class='docblock-short'><p>Insert word (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PMAXSB.html" title='cranelift_codegen_meta::isa::x86::opcodes::PMAXSB static'>PMAXSB</a></td><td class='docblock-short'><p>Compare packed signed byte integers in xmm1 and xmm2/m128 and store packed maximum values in
xmm1 (SSE4.1).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PMAXSD.html" title='cranelift_codegen_meta::isa::x86::opcodes::PMAXSD static'>PMAXSD</a></td><td class='docblock-short'><p>Compare packed signed doubleword integers in xmm1 and xmm2/m128 and store packed maximum
values in xmm1 (SSE4.1).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PMAXSW.html" title='cranelift_codegen_meta::isa::x86::opcodes::PMAXSW static'>PMAXSW</a></td><td class='docblock-short'><p>Compare packed signed word integers in xmm1 and xmm2/m128 and store packed maximum values in
xmm1 (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PMAXUB.html" title='cranelift_codegen_meta::isa::x86::opcodes::PMAXUB static'>PMAXUB</a></td><td class='docblock-short'><p>Compare packed unsigned byte integers in xmm1 and xmm2/m128 and store packed maximum values in
xmm1 (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PMAXUD.html" title='cranelift_codegen_meta::isa::x86::opcodes::PMAXUD static'>PMAXUD</a></td><td class='docblock-short'><p>Compare packed unsigned doubleword integers in xmm1 and xmm2/m128 and store packed maximum
values in xmm1 (SSE4.1).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PMAXUW.html" title='cranelift_codegen_meta::isa::x86::opcodes::PMAXUW static'>PMAXUW</a></td><td class='docblock-short'><p>Compare packed unsigned word integers in xmm1 and xmm2/m128 and store packed maximum values in
xmm1 (SSE4.1).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PMINSB.html" title='cranelift_codegen_meta::isa::x86::opcodes::PMINSB static'>PMINSB</a></td><td class='docblock-short'><p>Compare packed signed byte integers in xmm1 and xmm2/m128 and store packed minimum values in
xmm1 (SSE4.1).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PMINSD.html" title='cranelift_codegen_meta::isa::x86::opcodes::PMINSD static'>PMINSD</a></td><td class='docblock-short'><p>Compare packed signed doubleword integers in xmm1 and xmm2/m128 and store packed minimum
values in xmm1 (SSE4.1).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PMINSW.html" title='cranelift_codegen_meta::isa::x86::opcodes::PMINSW static'>PMINSW</a></td><td class='docblock-short'><p>Compare packed signed word integers in xmm1 and xmm2/m128 and store packed minimum values in
xmm1 (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PMINUB.html" title='cranelift_codegen_meta::isa::x86::opcodes::PMINUB static'>PMINUB</a></td><td class='docblock-short'><p>Compare packed unsigned byte integers in xmm1 and xmm2/m128 and store packed minimum values in
xmm1 (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PMINUD.html" title='cranelift_codegen_meta::isa::x86::opcodes::PMINUD static'>PMINUD</a></td><td class='docblock-short'><p>Compare packed unsigned doubleword integers in xmm1 and xmm2/m128 and store packed minimum
values in xmm1 (SSE4.1).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PMINUW.html" title='cranelift_codegen_meta::isa::x86::opcodes::PMINUW static'>PMINUW</a></td><td class='docblock-short'><p>Compare packed unsigned word integers in xmm1 and xmm2/m128 and store packed minimum values in
xmm1 (SSE4.1).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PMOVSXBW.html" title='cranelift_codegen_meta::isa::x86::opcodes::PMOVSXBW static'>PMOVSXBW</a></td><td class='docblock-short'><p>Sign extend 8 packed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed 16-bit
integers in xmm1 (SSE4.1).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PMOVSXDQ.html" title='cranelift_codegen_meta::isa::x86::opcodes::PMOVSXDQ static'>PMOVSXDQ</a></td><td class='docblock-short'><p>Sign extend 2 packed 32-bit integers in the low 8 bytes of xmm2/m64 to 2 packed 64-bit
integers in xmm1.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PMOVSXWD.html" title='cranelift_codegen_meta::isa::x86::opcodes::PMOVSXWD static'>PMOVSXWD</a></td><td class='docblock-short'><p>Sign extend 4 packed 16-bit integers in the low 8 bytes of xmm2/m64 to 4 packed 32-bit
integers in xmm1 (SSE4.1).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PMOVZXBW.html" title='cranelift_codegen_meta::isa::x86::opcodes::PMOVZXBW static'>PMOVZXBW</a></td><td class='docblock-short'><p>Zero extend 8 packed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed 16-bit
integers in xmm1 (SSE4.1).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PMOVZXDQ.html" title='cranelift_codegen_meta::isa::x86::opcodes::PMOVZXDQ static'>PMOVZXDQ</a></td><td class='docblock-short'><p>Zero extend 2 packed 32-bit integers in the low 8 bytes of xmm2/m64 to 2 packed 64-bit
integers in xmm1.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PMOVZXWD.html" title='cranelift_codegen_meta::isa::x86::opcodes::PMOVZXWD static'>PMOVZXWD</a></td><td class='docblock-short'><p>Zero extend 4 packed 16-bit integers in the low 8 bytes of xmm2/m64 to 4 packed 32-bit
integers in xmm1 (SSE4.1).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PMULLD.html" title='cranelift_codegen_meta::isa::x86::opcodes::PMULLD static'>PMULLD</a></td><td class='docblock-short'><p>Multiply the packed doubleword signed integers in xmm1 and xmm2/m128 and store the low 32
bits of each product in xmm1 (SSE4.1).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PMULLQ.html" title='cranelift_codegen_meta::isa::x86::opcodes::PMULLQ static'>PMULLQ</a></td><td class='docblock-short'><p>Multiply the packed quadword signed integers in xmm2 and xmm3/m128 and store the low 64
bits of each product in xmm1 (AVX512VL/DQ). Requires an EVEX encoding.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PMULLW.html" title='cranelift_codegen_meta::isa::x86::opcodes::PMULLW static'>PMULLW</a></td><td class='docblock-short'><p>Multiply the packed signed word integers in xmm1 and xmm2/m128, and store the low 16 bits of
the results in xmm1 (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.POPCNT.html" title='cranelift_codegen_meta::isa::x86::opcodes::POPCNT static'>POPCNT</a></td><td class='docblock-short'><p>Returns the count of number of bits set to 1.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.POP_REG.html" title='cranelift_codegen_meta::isa::x86::opcodes::POP_REG static'>POP_REG</a></td><td class='docblock-short'><p>Pop top of stack into r{16,32,64}; increment stack pointer.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.POR.html" title='cranelift_codegen_meta::isa::x86::opcodes::POR static'>POR</a></td><td class='docblock-short'><p>Bitwise OR of xmm2/m128 and xmm1 (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PSHUFB.html" title='cranelift_codegen_meta::isa::x86::opcodes::PSHUFB static'>PSHUFB</a></td><td class='docblock-short'><p>Shuffle bytes in xmm1 according to contents of xmm2/m128 (SSE3).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PSHUFD.html" title='cranelift_codegen_meta::isa::x86::opcodes::PSHUFD static'>PSHUFD</a></td><td class='docblock-short'><p>Shuffle the doublewords in xmm2/m128 based on the encoding in imm8 and
store the result in xmm1 (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PSLLD.html" title='cranelift_codegen_meta::isa::x86::opcodes::PSLLD static'>PSLLD</a></td><td class='docblock-short'><p>Shift doublewords in xmm1 left by xmm2/m128 while shifting in 0s (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PSLLQ.html" title='cranelift_codegen_meta::isa::x86::opcodes::PSLLQ static'>PSLLQ</a></td><td class='docblock-short'><p>Shift quadwords in xmm1 left by xmm2/m128 while shifting in 0s (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PSLLW.html" title='cranelift_codegen_meta::isa::x86::opcodes::PSLLW static'>PSLLW</a></td><td class='docblock-short'><p>Shift words in xmm1 left by xmm2/m128 while shifting in 0s (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PSRAD.html" title='cranelift_codegen_meta::isa::x86::opcodes::PSRAD static'>PSRAD</a></td><td class='docblock-short'><p>Shift doublewords in xmm1 right by xmm2/m128 while shifting in sign bits (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PSRAW.html" title='cranelift_codegen_meta::isa::x86::opcodes::PSRAW static'>PSRAW</a></td><td class='docblock-short'><p>Shift words in xmm1 right by xmm2/m128 while shifting in sign bits (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PSRLD.html" title='cranelift_codegen_meta::isa::x86::opcodes::PSRLD static'>PSRLD</a></td><td class='docblock-short'><p>Shift doublewords in xmm1 right by xmm2/m128 while shifting in 0s (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PSRLQ.html" title='cranelift_codegen_meta::isa::x86::opcodes::PSRLQ static'>PSRLQ</a></td><td class='docblock-short'><p>Shift quadwords in xmm1 right by xmm2/m128 while shifting in 0s (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PSRLW.html" title='cranelift_codegen_meta::isa::x86::opcodes::PSRLW static'>PSRLW</a></td><td class='docblock-short'><p>Shift words in xmm1 right by xmm2/m128 while shifting in 0s (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PSUBB.html" title='cranelift_codegen_meta::isa::x86::opcodes::PSUBB static'>PSUBB</a></td><td class='docblock-short'><p>Subtract packed byte integers in xmm2/m128 from packed byte integers in xmm1 (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PSUBD.html" title='cranelift_codegen_meta::isa::x86::opcodes::PSUBD static'>PSUBD</a></td><td class='docblock-short'><p>Subtract packed doubleword integers in xmm2/m128 from doubleword byte integers in xmm1 (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PSUBQ.html" title='cranelift_codegen_meta::isa::x86::opcodes::PSUBQ static'>PSUBQ</a></td><td class='docblock-short'><p>Subtract packed quadword integers in xmm2/m128 from xmm1 (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PSUBSB.html" title='cranelift_codegen_meta::isa::x86::opcodes::PSUBSB static'>PSUBSB</a></td><td class='docblock-short'><p>Subtract packed signed byte integers in xmm2/m128 from packed signed byte integers in xmm1
and saturate results (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PSUBSW.html" title='cranelift_codegen_meta::isa::x86::opcodes::PSUBSW static'>PSUBSW</a></td><td class='docblock-short'><p>Subtract packed signed word integers in xmm2/m128 from packed signed word integers in xmm1
and saturate results (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PSUBUSB.html" title='cranelift_codegen_meta::isa::x86::opcodes::PSUBUSB static'>PSUBUSB</a></td><td class='docblock-short'><p>Subtract packed unsigned byte integers in xmm2/m128 from packed unsigned byte integers in xmm1
and saturate results (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PSUBUSW.html" title='cranelift_codegen_meta::isa::x86::opcodes::PSUBUSW static'>PSUBUSW</a></td><td class='docblock-short'><p>Subtract packed unsigned word integers in xmm2/m128 from packed unsigned word integers in xmm1
and saturate results (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PSUBW.html" title='cranelift_codegen_meta::isa::x86::opcodes::PSUBW static'>PSUBW</a></td><td class='docblock-short'><p>Subtract packed word integers in xmm2/m128 from packed word integers in xmm1 (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PS_D_IMM.html" title='cranelift_codegen_meta::isa::x86::opcodes::PS_D_IMM static'>PS_D_IMM</a></td><td class='docblock-short'><p>Shift doublewords in xmm1 by imm8; the direction and sign-bit behavior is controlled by the RRR
digit used in the ModR/M byte (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PS_Q_IMM.html" title='cranelift_codegen_meta::isa::x86::opcodes::PS_Q_IMM static'>PS_Q_IMM</a></td><td class='docblock-short'><p>Shift quadwords in xmm1 by imm8; the direction and sign-bit behavior is controlled by the RRR
digit used in the ModR/M byte (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PS_W_IMM.html" title='cranelift_codegen_meta::isa::x86::opcodes::PS_W_IMM static'>PS_W_IMM</a></td><td class='docblock-short'><p>Shift words in xmm1 by imm8; the direction and sign-bit behavior is controlled by the RRR
digit used in the ModR/M byte (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PTEST.html" title='cranelift_codegen_meta::isa::x86::opcodes::PTEST static'>PTEST</a></td><td class='docblock-short'><p>Set ZF if xmm2/m128 AND xmm1 result is all 0s; set CF if xmm2/m128 AND NOT xmm1 result is all
0s (SSE4.1).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PUNPCKHBW.html" title='cranelift_codegen_meta::isa::x86::opcodes::PUNPCKHBW static'>PUNPCKHBW</a></td><td class='docblock-short'><p>Unpack and interleave high-order bytes from xmm1 and xmm2/m128 into xmm1 (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PUNPCKHDQ.html" title='cranelift_codegen_meta::isa::x86::opcodes::PUNPCKHDQ static'>PUNPCKHDQ</a></td><td class='docblock-short'><p>Unpack and interleave high-order doublewords from xmm1 and xmm2/m128 into xmm1 (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PUNPCKHQDQ.html" title='cranelift_codegen_meta::isa::x86::opcodes::PUNPCKHQDQ static'>PUNPCKHQDQ</a></td><td class='docblock-short'><p>Unpack and interleave high-order quadwords from xmm1 and xmm2/m128 into xmm1 (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PUNPCKHWD.html" title='cranelift_codegen_meta::isa::x86::opcodes::PUNPCKHWD static'>PUNPCKHWD</a></td><td class='docblock-short'><p>Unpack and interleave high-order words from xmm1 and xmm2/m128 into xmm1 (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PUNPCKLBW.html" title='cranelift_codegen_meta::isa::x86::opcodes::PUNPCKLBW static'>PUNPCKLBW</a></td><td class='docblock-short'><p>Unpack and interleave low-order bytes from xmm1 and xmm2/m128 into xmm1 (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PUNPCKLDQ.html" title='cranelift_codegen_meta::isa::x86::opcodes::PUNPCKLDQ static'>PUNPCKLDQ</a></td><td class='docblock-short'><p>Unpack and interleave low-order doublewords from xmm1 and xmm2/m128 into xmm1 (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PUNPCKLQDQ.html" title='cranelift_codegen_meta::isa::x86::opcodes::PUNPCKLQDQ static'>PUNPCKLQDQ</a></td><td class='docblock-short'><p>Unpack and interleave low-order quadwords from xmm1 and xmm2/m128 into xmm1 (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PUNPCKLWD.html" title='cranelift_codegen_meta::isa::x86::opcodes::PUNPCKLWD static'>PUNPCKLWD</a></td><td class='docblock-short'><p>Unpack and interleave low-order words from xmm1 and xmm2/m128 into xmm1 (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PUSH_REG.html" title='cranelift_codegen_meta::isa::x86::opcodes::PUSH_REG static'>PUSH_REG</a></td><td class='docblock-short'><p>Push r{16,32,64}.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.PXOR.html" title='cranelift_codegen_meta::isa::x86::opcodes::PXOR static'>PXOR</a></td><td class='docblock-short'><p>Logical exclusive OR (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.RET_NEAR.html" title='cranelift_codegen_meta::isa::x86::opcodes::RET_NEAR static'>RET_NEAR</a></td><td class='docblock-short'><p>Near return to calling procedure.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.ROTATE_CL.html" title='cranelift_codegen_meta::isa::x86::opcodes::ROTATE_CL static'>ROTATE_CL</a></td><td class='docblock-short'><p>General rotation opcode. Kind of rotation depends on encoding.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.ROTATE_IMM8.html" title='cranelift_codegen_meta::isa::x86::opcodes::ROTATE_IMM8 static'>ROTATE_IMM8</a></td><td class='docblock-short'><p>General rotation opcode. Kind of rotation depends on encoding.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.ROUNDSD.html" title='cranelift_codegen_meta::isa::x86::opcodes::ROUNDSD static'>ROUNDSD</a></td><td class='docblock-short'><p>Round scalar doubl-precision floating-point values.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.ROUNDSS.html" title='cranelift_codegen_meta::isa::x86::opcodes::ROUNDSS static'>ROUNDSS</a></td><td class='docblock-short'><p>Round scalar single-precision floating-point values.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.SBB.html" title='cranelift_codegen_meta::isa::x86::opcodes::SBB static'>SBB</a></td><td class='docblock-short'><p>Subtract with borrow r{16,32,64} from r/m of the same size.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.SET_BYTE_IF_OVERFLOW.html" title='cranelift_codegen_meta::isa::x86::opcodes::SET_BYTE_IF_OVERFLOW static'>SET_BYTE_IF_OVERFLOW</a></td><td class='docblock-short'><p>Set byte if overflow (OF=1).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.SQRTPD.html" title='cranelift_codegen_meta::isa::x86::opcodes::SQRTPD static'>SQRTPD</a></td><td class='docblock-short'><p>Compute the square root of the packed double-precision floating-point values and store the
result in xmm1 (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.SQRTPS.html" title='cranelift_codegen_meta::isa::x86::opcodes::SQRTPS static'>SQRTPS</a></td><td class='docblock-short'><p>Compute the square root of the packed double-precision floating-point values and store the
result in xmm1 (SSE).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.SQRTSD.html" title='cranelift_codegen_meta::isa::x86::opcodes::SQRTSD static'>SQRTSD</a></td><td class='docblock-short'><p>Compute square root of scalar double-precision floating-point value.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.SQRTSS.html" title='cranelift_codegen_meta::isa::x86::opcodes::SQRTSS static'>SQRTSS</a></td><td class='docblock-short'><p>Compute square root of scalar single-precision value.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.SUB.html" title='cranelift_codegen_meta::isa::x86::opcodes::SUB static'>SUB</a></td><td class='docblock-short'><p>Subtract r{16,32,64} from r/m of same size.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.SUBPD.html" title='cranelift_codegen_meta::isa::x86::opcodes::SUBPD static'>SUBPD</a></td><td class='docblock-short'><p>Subtract packed double-precision floating-point values in xmm2/mem from xmm1 and store result
in xmm1 (SSE2).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.SUBPS.html" title='cranelift_codegen_meta::isa::x86::opcodes::SUBPS static'>SUBPS</a></td><td class='docblock-short'><p>Subtract packed single-precision floating-point values in xmm2/mem from xmm1 and store result
in xmm1 (SSE).</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.SUBSD.html" title='cranelift_codegen_meta::isa::x86::opcodes::SUBSD static'>SUBSD</a></td><td class='docblock-short'><p>Subtract the low double-precision floating-point value in xmm2/m64 from xmm1
and store the result in xmm1.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.SUBSS.html" title='cranelift_codegen_meta::isa::x86::opcodes::SUBSS static'>SUBSS</a></td><td class='docblock-short'><p>Subtract the low single-precision floating-point value in xmm2/m32 from xmm1
and store the result in xmm1.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.TEST_BYTE_REG.html" title='cranelift_codegen_meta::isa::x86::opcodes::TEST_BYTE_REG static'>TEST_BYTE_REG</a></td><td class='docblock-short'><p>AND r8 with r/m8; set SF, ZF, PF according to result.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.TEST_REG.html" title='cranelift_codegen_meta::isa::x86::opcodes::TEST_REG static'>TEST_REG</a></td><td class='docblock-short'><p>AND {r16, r32, r64} with r/m of the same size; set SF, ZF, PF according to result.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.TZCNT.html" title='cranelift_codegen_meta::isa::x86::opcodes::TZCNT static'>TZCNT</a></td><td class='docblock-short'><p>Count the number of trailing zero bits.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.UCOMISD.html" title='cranelift_codegen_meta::isa::x86::opcodes::UCOMISD static'>UCOMISD</a></td><td class='docblock-short'><p>Compare low double-precision floating-point values in xmm1 and xmm2/mem64
and set the EFLAGS flags accordingly.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.UCOMISS.html" title='cranelift_codegen_meta::isa::x86::opcodes::UCOMISS static'>UCOMISS</a></td><td class='docblock-short'><p>Compare low single-precision floating-point values in xmm1 and xmm2/mem32
and set the EFLAGS flags accordingly.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.UNDEFINED2.html" title='cranelift_codegen_meta::isa::x86::opcodes::UNDEFINED2 static'>UNDEFINED2</a></td><td class='docblock-short'><p>Raise invalid opcode instruction.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.XOR.html" title='cranelift_codegen_meta::isa::x86::opcodes::XOR static'>XOR</a></td><td class='docblock-short'><p>r/m{16,32,64} XOR register of the same size.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.XORB.html" title='cranelift_codegen_meta::isa::x86::opcodes::XORB static'>XORB</a></td><td class='docblock-short'><p>r/m8 XOR r8.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.XORPD.html" title='cranelift_codegen_meta::isa::x86::opcodes::XORPD static'>XORPD</a></td><td class='docblock-short'><p>Bitwise logical XOR of packed double-precision floating-point values.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.XORPS.html" title='cranelift_codegen_meta::isa::x86::opcodes::XORPS static'>XORPS</a></td><td class='docblock-short'><p>Bitwise logical XOR of packed single-precision floating-point values.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.XOR_IMM.html" title='cranelift_codegen_meta::isa::x86::opcodes::XOR_IMM static'>XOR_IMM</a></td><td class='docblock-short'><p>imm{16,32} XOR r/m{16,32,64}, possibly sign-extended.</p>
</td></tr><tr class='module-item'><td><a class="static" href="static.XOR_IMM8_SIGN_EXTEND.html" title='cranelift_codegen_meta::isa::x86::opcodes::XOR_IMM8_SIGN_EXTEND static'>XOR_IMM8_SIGN_EXTEND</a></td><td class='docblock-short'><p>r/m{16,32,64} XOR sign-extended imm8.</p>
</td></tr></table></section><section id="search" class="content hidden"></section><section class="footer"></section><script>window.rootPath = "../../../../";window.currentCrate = "cranelift_codegen_meta";</script><script src="../../../../aliases.js"></script><script src="../../../../main.js"></script><script defer src="../../../../search-index.js"></script></body></html>