ISim log file
Running: C:\Users\pravinkumar\Documents\GitHub\AsyncARM\cpu_test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/pravinkumar/Documents/GitHub/AsyncARM/cpu_test_isim_beh.wdb 
ISim P.28xd (signature 0xa0883be4)
----------------------------------------------------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to 'C:/Flexlm_10.0c/LICENSE.DAT'.
INFO:Security:68a - user is pravinkumar, on host CALYPSO.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:14 - No feature was available for 'ISIM'.

No such feature exists.
Feature:       ISIM
License path:  C:/.Xilinx;C:\Xilinx\14.2\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\Xilinx\14.2\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.2\ISE_DS\EDK/data/core_licenses\Xilinx.lic;C:/Flexlm_10.0c/LICENSE.DAT;
FLEXnet Licensing error:-5,357
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
----------------------------------------------------------------------
WARNING: A full ISim License cannot be checked out due to the issues listed above. Please use Xilinx License Configuration Manager to fix these issues in order to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/cpu.v" Line 51.  For instance uut/regb/, width 4 of formal port addrw is not equal to width 32 of actual signal addr_wrg.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
In RGB, r1=         0, r2=         0, r3=         0, r4=         0, r5=         0 at time                    0
               105000   result   00000000000000000000000000011110 and cpsr   00000000000000000000000000000000 
In RGB, r1=        30, r2=         0, r3=         0, r4=         0, r5=         0 at time                  107
               115000   result   00000000000000000000000000000000 and cpsr   00000000000000000000000000000000 
               125000   result   00000000000000000000000000000001 and cpsr   00000000000000000000000000000000 
In RGB, r1=        30, r2=         0, r3=         1, r4=         0, r5=         0 at time                  127
               135000   result   00000000000000000000000000000001 and cpsr   00000000000000000000000000000000 
In RGB, r1=        30, r2=         1, r3=         1, r4=         0, r5=         0 at time                  137
               145000   result   00000000000000000000000000000001 and cpsr   00000000000000000000000000000000 
               157000   result   00000000000000000000000000001010 and cpsr   00000000000000000000000000000000 
               173000   result   00000000000000000000000000000010 and cpsr   00000000000000000000000000000000 
In RGB, r1=        30, r2=         2, r3=         1, r4=         0, r5=         0 at time                  175
               185000   result   00000000000000000000000000000010 and cpsr   00000000000000000000000000000000 
In RGB, r1=        30, r2=         2, r3=         1, r4=         2, r5=         0 at time                  187
               209000   result   00000000000000000000000000001010 and cpsr   00000000000000000000000000000000 
               225000   result   00000000000000000000000000000011 and cpsr   00000000000000000000000000000000 
In RGB, r1=        30, r2=         3, r3=         1, r4=         2, r5=         0 at time                  227
               237000   result   00000000000000000000000000000010 and cpsr   00000000000000000000000000000000 
               261000   result   00000000000000000000000000001010 and cpsr   00000000000000000000000000000000 
               277000   result   00000000000000000000000000000100 and cpsr   00000000000000000000000000000000 
In RGB, r1=        30, r2=         4, r3=         1, r4=         2, r5=         0 at time                  279
               289000   result   00000000000000000000000000000010 and cpsr   00000000000000000000000000000000 
               313000   result   00000000000000000000000000001010 and cpsr   00000000000000000000000000000000 
               329000   result   00000000000000000000000000000101 and cpsr   00000000000000000000000000000000 
In RGB, r1=        30, r2=         5, r3=         1, r4=         2, r5=         0 at time                  331
               341000   result   00000000000000000000000000000010 and cpsr   00000000000000000000000000000000 
               365000   result   00000000000000000000000000001010 and cpsr   00000000000000000000000000000000 
               381000   result   00000000000000000000000000000110 and cpsr   00000000000000000000000000000000 
In RGB, r1=        30, r2=         6, r3=         1, r4=         2, r5=         0 at time                  383
               393000   result   00000000000000000000000000000010 and cpsr   00000000000000000000000000000000 
               417000   result   00000000000000000000000000001010 and cpsr   00000000000000000000000000000000 
               433000   result   00000000000000000000000000000111 and cpsr   00000000000000000000000000000000 
In RGB, r1=        30, r2=         7, r3=         1, r4=         2, r5=         0 at time                  435
               445000   result   00000000000000000000000000000010 and cpsr   00000000000000000000000000000000 
               469000   result   00000000000000000000000000001010 and cpsr   00000000000000000000000000000000 
               485000   result   00000000000000000000000000001000 and cpsr   00000000000000000000000000000000 
In RGB, r1=        30, r2=         8, r3=         1, r4=         2, r5=         0 at time                  487
               497000   result   00000000000000000000000000000010 and cpsr   00000000000000000000000000000000 
               521000   result   00000000000000000000000000001010 and cpsr   00000000000000000000000000000000 
               537000   result   00000000000000000000000000001001 and cpsr   00000000000000000000000000000000 
In RGB, r1=        30, r2=         9, r3=         1, r4=         2, r5=         0 at time                  539
               549000   result   00000000000000000000000000000010 and cpsr   00000000000000000000000000000000 
               573000   result   00000000000000000000000000001010 and cpsr   00000000000000000000000000000000 
               589000   result   00000000000000000000000000001010 and cpsr   00000000000000000000000000000000 
In RGB, r1=        30, r2=        10, r3=         1, r4=         2, r5=         0 at time                  591
               601000   result   00000000000000000000000000000010 and cpsr   00000000000000000000000000000000 
               625000   result   00000000000000000000000000001010 and cpsr   00000000000000000000000000000000 
               641000   result   00000000000000000000000000001011 and cpsr   00000000000000000000000000000000 
In RGB, r1=        30, r2=        11, r3=         1, r4=         2, r5=         0 at time                  643
               653000   result   00000000000000000000000000000010 and cpsr   00000000000000000000000000000000 
               677000   result   00000000000000000000000000001010 and cpsr   00000000000000000000000000000000 
               693000   result   00000000000000000000000000001100 and cpsr   00000000000000000000000000000000 
In RGB, r1=        30, r2=        12, r3=         1, r4=         2, r5=         0 at time                  695
               705000   result   00000000000000000000000000000010 and cpsr   00000000000000000000000000000000 
               729000   result   00000000000000000000000000001010 and cpsr   00000000000000000000000000000000 
               745000   result   00000000000000000000000000001101 and cpsr   00000000000000000000000000000000 
In RGB, r1=        30, r2=        13, r3=         1, r4=         2, r5=         0 at time                  747
               757000   result   00000000000000000000000000000010 and cpsr   00000000000000000000000000000000 
               781000   result   00000000000000000000000000001010 and cpsr   00000000000000000000000000000000 
               797000   result   00000000000000000000000000001110 and cpsr   00000000000000000000000000000000 
In RGB, r1=        30, r2=        14, r3=         1, r4=         2, r5=         0 at time                  799
               809000   result   00000000000000000000000000000010 and cpsr   00000000000000000000000000000000 
               833000   result   00000000000000000000000000001010 and cpsr   00000000000000000000000000000000 
               849000   result   00000000000000000000000000001111 and cpsr   00000000000000000000000000000000 
In RGB, r1=        30, r2=        15, r3=         1, r4=         2, r5=         0 at time                  851
               861000   result   00000000000000000000000000000010 and cpsr   00000000000000000000000000000000 
               885000   result   00000000000000000000000000001010 and cpsr   00000000000000000000000000000000 
               901000   result   00000000000000000000000000010000 and cpsr   00000000000000000000000000000000 
In RGB, r1=        30, r2=        16, r3=         1, r4=         2, r5=         0 at time                  903
               913000   result   00000000000000000000000000000010 and cpsr   00000000000000000000000000000000 
               937000   result   00000000000000000000000000001010 and cpsr   00000000000000000000000000000000 
               953000   result   00000000000000000000000000010001 and cpsr   00000000000000000000000000000000 
In RGB, r1=        30, r2=        17, r3=         1, r4=         2, r5=         0 at time                  955
               965000   result   00000000000000000000000000000010 and cpsr   00000000000000000000000000000000 
               989000   result   00000000000000000000000000001010 and cpsr   00000000000000000000000000000000 
ISim P.28xd (signature 0xa0883be4)
----------------------------------------------------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to 'C:/Flexlm_10.0c/LICENSE.DAT'.
INFO:Security:68a - user is pravinkumar, on host CALYPSO.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:14 - No feature was available for 'ISIM'.

No such feature exists.
Feature:       ISIM
License path:  C:/.Xilinx;C:\Xilinx\14.2\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\Xilinx\14.2\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.2\ISE_DS\EDK/data/core_licenses\Xilinx.lic;C:/Flexlm_10.0c/LICENSE.DAT;
FLEXnet Licensing error:-5,357
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
----------------------------------------------------------------------
WARNING: A full ISim License cannot be checked out due to the issues listed above. Please use Xilinx License Configuration Manager to fix these issues in order to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/cpu.v" Line 51.  For instance uut/regb/, width 4 of formal port addrw is not equal to width 32 of actual signal addr_wrg.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
In RGB, r1=         0, r2=         0, r3=         0, r4=         0, r5=         0 at time                    0
In RGB, r1=        30, r2=         0, r3=         0, r4=         0, r5=         0 at time                  107
In RGB, r1=        30, r2=         0, r3=         1, r4=         0, r5=         0 at time                  127
In RGB, r1=        30, r2=         1, r3=         1, r4=         0, r5=         0 at time                  137
In RGB, r1=        30, r2=         2, r3=         1, r4=         0, r5=         0 at time                  175
In RGB, r1=        30, r2=         2, r3=         1, r4=         2, r5=         0 at time                  187
In RGB, r1=        30, r2=         3, r3=         1, r4=         2, r5=         0 at time                  227
In RGB, r1=        30, r2=         4, r3=         1, r4=         2, r5=         0 at time                  279
In RGB, r1=        30, r2=         5, r3=         1, r4=         2, r5=         0 at time                  331
In RGB, r1=        30, r2=         6, r3=         1, r4=         2, r5=         0 at time                  383
In RGB, r1=        30, r2=         7, r3=         1, r4=         2, r5=         0 at time                  435
In RGB, r1=        30, r2=         8, r3=         1, r4=         2, r5=         0 at time                  487
In RGB, r1=        30, r2=         9, r3=         1, r4=         2, r5=         0 at time                  539
In RGB, r1=        30, r2=        10, r3=         1, r4=         2, r5=         0 at time                  591
In RGB, r1=        30, r2=        11, r3=         1, r4=         2, r5=         0 at time                  643
In RGB, r1=        30, r2=        12, r3=         1, r4=         2, r5=         0 at time                  695
In RGB, r1=        30, r2=        13, r3=         1, r4=         2, r5=         0 at time                  747
In RGB, r1=        30, r2=        14, r3=         1, r4=         2, r5=         0 at time                  799
In RGB, r1=        30, r2=        15, r3=         1, r4=         2, r5=         0 at time                  851
In RGB, r1=        30, r2=        16, r3=         1, r4=         2, r5=         0 at time                  903
In RGB, r1=        30, r2=        17, r3=         1, r4=         2, r5=         0 at time                  955
ISim P.28xd (signature 0xa0883be4)
----------------------------------------------------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to 'C:/Flexlm_10.0c/LICENSE.DAT'.
INFO:Security:68a - user is pravinkumar, on host CALYPSO.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:14 - No feature was available for 'ISIM'.

No such feature exists.
Feature:       ISIM
License path:  C:/.Xilinx;C:\Xilinx\14.2\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\Xilinx\14.2\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.2\ISE_DS\EDK/data/core_licenses\Xilinx.lic;C:/Flexlm_10.0c/LICENSE.DAT;
FLEXnet Licensing error:-5,357
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
----------------------------------------------------------------------
WARNING: A full ISim License cannot be checked out due to the issues listed above. Please use Xilinx License Configuration Manager to fix these issues in order to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/cpu.v" Line 51.  For instance uut/regb/, width 4 of formal port addrw is not equal to width 32 of actual signal addr_wrg.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
In RGB, r1=         0, r2=         0, r3=         0, r4=         0, r5=         0 at time                    0
In MEM, ran main loop at time                  106
In RGB, r1=        30, r2=         0, r3=         0, r4=         0, r5=         0 at time                  107
In MEM, ran main loop at time                  108
In MEM, ran main loop at time                  118
In RGB, r1=        30, r2=         0, r3=         1, r4=         0, r5=         0 at time                  127
In MEM, ran main loop at time                  128
In RGB, r1=        30, r2=         1, r3=         1, r4=         0, r5=         0 at time                  137
In MEM, ran main loop at time                  138
In MEM, ran main loop at time                  148
In MEM, ran main loop at time                  160
In RGB, r1=        30, r2=         2, r3=         1, r4=         0, r5=         0 at time                  175
In MEM, ran main loop at time                  176
In RGB, r1=        30, r2=         2, r3=         1, r4=         2, r5=         0 at time                  187
In MEM, ran main loop at time                  188
In MEM, ran main loop at time                  200
In MEM, ran main loop at time                  212
In RGB, r1=        30, r2=         3, r3=         1, r4=         2, r5=         0 at time                  227
In MEM, ran main loop at time                  228
In MEM, ran main loop at time                  240
In MEM, ran main loop at time                  252
In MEM, ran main loop at time                  264
In RGB, r1=        30, r2=         4, r3=         1, r4=         2, r5=         0 at time                  279
In MEM, ran main loop at time                  280
In MEM, ran main loop at time                  292
In MEM, ran main loop at time                  304
In MEM, ran main loop at time                  316
In RGB, r1=        30, r2=         5, r3=         1, r4=         2, r5=         0 at time                  331
In MEM, ran main loop at time                  332
In MEM, ran main loop at time                  344
In MEM, ran main loop at time                  356
In MEM, ran main loop at time                  368
In RGB, r1=        30, r2=         6, r3=         1, r4=         2, r5=         0 at time                  383
In MEM, ran main loop at time                  384
In MEM, ran main loop at time                  396
In MEM, ran main loop at time                  408
In MEM, ran main loop at time                  420
In RGB, r1=        30, r2=         7, r3=         1, r4=         2, r5=         0 at time                  435
In MEM, ran main loop at time                  436
In MEM, ran main loop at time                  448
In MEM, ran main loop at time                  460
In MEM, ran main loop at time                  472
In RGB, r1=        30, r2=         8, r3=         1, r4=         2, r5=         0 at time                  487
In MEM, ran main loop at time                  488
In MEM, ran main loop at time                  500
In MEM, ran main loop at time                  512
In MEM, ran main loop at time                  524
In RGB, r1=        30, r2=         9, r3=         1, r4=         2, r5=         0 at time                  539
In MEM, ran main loop at time                  540
In MEM, ran main loop at time                  552
In MEM, ran main loop at time                  564
In MEM, ran main loop at time                  576
In RGB, r1=        30, r2=        10, r3=         1, r4=         2, r5=         0 at time                  591
In MEM, ran main loop at time                  592
In MEM, ran main loop at time                  604
In MEM, ran main loop at time                  616
In MEM, ran main loop at time                  628
In RGB, r1=        30, r2=        11, r3=         1, r4=         2, r5=         0 at time                  643
In MEM, ran main loop at time                  644
In MEM, ran main loop at time                  656
In MEM, ran main loop at time                  668
In MEM, ran main loop at time                  680
In RGB, r1=        30, r2=        12, r3=         1, r4=         2, r5=         0 at time                  695
In MEM, ran main loop at time                  696
In MEM, ran main loop at time                  708
In MEM, ran main loop at time                  720
In MEM, ran main loop at time                  732
In RGB, r1=        30, r2=        13, r3=         1, r4=         2, r5=         0 at time                  747
In MEM, ran main loop at time                  748
In MEM, ran main loop at time                  760
In MEM, ran main loop at time                  772
In MEM, ran main loop at time                  784
In RGB, r1=        30, r2=        14, r3=         1, r4=         2, r5=         0 at time                  799
In MEM, ran main loop at time                  800
In MEM, ran main loop at time                  812
In MEM, ran main loop at time                  824
In MEM, ran main loop at time                  836
In RGB, r1=        30, r2=        15, r3=         1, r4=         2, r5=         0 at time                  851
In MEM, ran main loop at time                  852
In MEM, ran main loop at time                  864
In MEM, ran main loop at time                  876
In MEM, ran main loop at time                  888
In RGB, r1=        30, r2=        16, r3=         1, r4=         2, r5=         0 at time                  903
In MEM, ran main loop at time                  904
In MEM, ran main loop at time                  916
In MEM, ran main loop at time                  928
In MEM, ran main loop at time                  940
In RGB, r1=        30, r2=        17, r3=         1, r4=         2, r5=         0 at time                  955
In MEM, ran main loop at time                  956
In MEM, ran main loop at time                  968
In MEM, ran main loop at time                  980
In MEM, ran main loop at time                  992
ISim P.28xd (signature 0xa0883be4)
----------------------------------------------------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to 'C:/Flexlm_10.0c/LICENSE.DAT'.
INFO:Security:68a - user is pravinkumar, on host CALYPSO.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:14 - No feature was available for 'ISIM'.

No such feature exists.
Feature:       ISIM
License path:  C:/.Xilinx;C:\Xilinx\14.2\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\Xilinx\14.2\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.2\ISE_DS\EDK/data/core_licenses\Xilinx.lic;C:/Flexlm_10.0c/LICENSE.DAT;
FLEXnet Licensing error:-5,357
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
----------------------------------------------------------------------
WARNING: A full ISim License cannot be checked out due to the issues listed above. Please use Xilinx License Configuration Manager to fix these issues in order to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/cpu.v" Line 51.  For instance uut/regb/, width 4 of formal port addrw is not equal to width 32 of actual signal addr_wrg.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
In RGB, r1=         0, r2=         0, r3=         0, r4=         0, r5=         0 at time                    0
In MEM, ran main loop at time                  106
In MEM, ran main loop at time                  108
In MEM, ran main loop at time                  118
In MEM, ran main loop at time                  132
In RGB, r1=        10, r2=         0, r3=         0, r4=         0, r5=         0 at time                  144
In MEM, ran main loop at time                  145
ISim P.28xd (signature 0xa0883be4)
----------------------------------------------------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to 'C:/Flexlm_10.0c/LICENSE.DAT'.
INFO:Security:68a - user is pravinkumar, on host CALYPSO.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:14 - No feature was available for 'ISIM'.

No such feature exists.
Feature:       ISIM
License path:  C:/.Xilinx;C:\Xilinx\14.2\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\Xilinx\14.2\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.2\ISE_DS\EDK/data/core_licenses\Xilinx.lic;C:/Flexlm_10.0c/LICENSE.DAT;
FLEXnet Licensing error:-5,357
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
----------------------------------------------------------------------
WARNING: A full ISim License cannot be checked out due to the issues listed above. Please use Xilinx License Configuration Manager to fix these issues in order to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/cpu.v" Line 51.  For instance uut/regb/, width 4 of formal port addrw is not equal to width 32 of actual signal addr_wrg.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
In RGB, r1=         0, r2=         0, r3=         0, r4=         0, r5=         0 at time                    0
In MEM, ran main loop at time                  106
In MEM, ran main loop at time                  108
In MEM, ran main loop at time                  118
In MEM, ran main loop at time                  132
In RGB, r1=        10, r2=         0, r3=         0, r4=         0, r5=         0 at time                  144
In MEM, ran main loop at time                  145
Stopped at time : 300 ns : File "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/cpu_test.v" Line 91
ISim P.28xd (signature 0xa0883be4)
----------------------------------------------------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to 'C:/Flexlm_10.0c/LICENSE.DAT'.
INFO:Security:68a - user is pravinkumar, on host CALYPSO.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:14 - No feature was available for 'ISIM'.

No such feature exists.
Feature:       ISIM
License path:  C:/.Xilinx;C:\Xilinx\14.2\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\Xilinx\14.2\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.2\ISE_DS\EDK/data/core_licenses\Xilinx.lic;C:/Flexlm_10.0c/LICENSE.DAT;
FLEXnet Licensing error:-5,357
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
----------------------------------------------------------------------
WARNING: A full ISim License cannot be checked out due to the issues listed above. Please use Xilinx License Configuration Manager to fix these issues in order to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/cpu.v" Line 51.  For instance uut/regb/, width 4 of formal port addrw is not equal to width 32 of actual signal addr_wrg.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
In RGB, r1=         0, r2=         0, r3=         0, r4=         0, r5=         0 at time                    0
 load/store attempted at time                  130
 load/store attempted at time                  142
In RGB, r1=        10, r2=         0, r3=         0, r4=         0, r5=         0 at time                  144
Stopped at time : 300 ns : File "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/cpu_test.v" Line 91
ISim P.28xd (signature 0xa0883be4)
----------------------------------------------------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to 'C:/Flexlm_10.0c/LICENSE.DAT'.
INFO:Security:68a - user is pravinkumar, on host CALYPSO.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:14 - No feature was available for 'ISIM'.

No such feature exists.
Feature:       ISIM
License path:  C:/.Xilinx;C:\Xilinx\14.2\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\Xilinx\14.2\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.2\ISE_DS\EDK/data/core_licenses\Xilinx.lic;C:/Flexlm_10.0c/LICENSE.DAT;
FLEXnet Licensing error:-5,357
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
----------------------------------------------------------------------
WARNING: A full ISim License cannot be checked out due to the issues listed above. Please use Xilinx License Configuration Manager to fix these issues in order to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/cpu.v" Line 51.  For instance uut/regb/, width 4 of formal port addrw is not equal to width 32 of actual signal addr_wrg.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
 load/store attempted at time                  130
 load/store attempted at time                  142
Stopped at time : 300 ns : File "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/cpu_test.v" Line 91
ISim P.28xd (signature 0xa0883be4)
----------------------------------------------------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to 'C:/Flexlm_10.0c/LICENSE.DAT'.
INFO:Security:68a - user is pravinkumar, on host CALYPSO.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:14 - No feature was available for 'ISIM'.

No such feature exists.
Feature:       ISIM
License path:  C:/.Xilinx;C:\Xilinx\14.2\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\Xilinx\14.2\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.2\ISE_DS\EDK/data/core_licenses\Xilinx.lic;C:/Flexlm_10.0c/LICENSE.DAT;
FLEXnet Licensing error:-5,357
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
----------------------------------------------------------------------
WARNING: A full ISim License cannot be checked out due to the issues listed above. Please use Xilinx License Configuration Manager to fix these issues in order to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/cpu.v" Line 51.  For instance uut/regb/, width 4 of formal port addrw is not equal to width 32 of actual signal addr_wrg.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
In RGB, r1=         0, r2=         0, r3=         0, r4=         0, r5=         0 at time                    0
In RGB, r1=         0, r2=         0, r3=         0, r4=        10, r5=         0 at time                  107
In RGB, r1=         0, r2=         0, r3=         0, r4=        10, r5=        15 at time                  117
 load/store attempted at time                  130
 load/store attempted at time                  142
In RGB, r1=        10, r2=         0, r3=         0, r4=        10, r5=        15 at time                  144
Stopped at time : 300 ns : File "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/cpu_test.v" Line 91
ISim P.28xd (signature 0xa0883be4)
----------------------------------------------------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to 'C:/Flexlm_10.0c/LICENSE.DAT'.
INFO:Security:68a - user is pravinkumar, on host CALYPSO.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:14 - No feature was available for 'ISIM'.

No such feature exists.
Feature:       ISIM
License path:  C:/.Xilinx;C:\Xilinx\14.2\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\Xilinx\14.2\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.2\ISE_DS\EDK/data/core_licenses\Xilinx.lic;C:/Flexlm_10.0c/LICENSE.DAT;
FLEXnet Licensing error:-5,357
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
----------------------------------------------------------------------
WARNING: A full ISim License cannot be checked out due to the issues listed above. Please use Xilinx License Configuration Manager to fix these issues in order to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/cpu.v" Line 51.  For instance uut/regb/, width 4 of formal port addrw is not equal to width 32 of actual signal addr_wrg.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
In RGB, r1=         0, r2=         0, r3=         0, r4=         0, r5=         0 at time                    0
In RGB, r1=         0, r2=         0, r3=         0, r4=        10, r5=         0 at time                  107
In RGB, r1=         0, r2=         0, r3=         0, r4=        10, r5=        15 at time                  117
In RGB, r1=        10, r2=         0, r3=         0, r4=        10, r5=        15 at time                  144
Stopped at time : 300 ns : File "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/cpu_test.v" Line 91
