

================================================================
== Vitis HLS Report for 'stencil3d_Pipeline_height_bound_col_height_bound_row'
================================================================
* Date:           Sat Apr  5 07:23:28 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.973 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1026|     1026|  5.130 us|  5.130 us|  1026|  1026|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- height_bound_col_height_bound_row  |     1024|     1024|         3|          2|          1|   512|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      109|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      132|    -|
|Register             |        -|     -|       87|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       87|      241|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln15_1_fu_163_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln15_fu_137_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln16_fu_241_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln17_fu_197_p2       |         +|   0|  0|  16|           9|           9|
    |add_ln18_fu_216_p2       |         +|   0|  0|  17|          10|          10|
    |icmp_ln15_fu_131_p2      |      icmp|   0|  0|  11|          10|          11|
    |icmp_ln16_fu_149_p2      |      icmp|   0|  0|  10|           5|           6|
    |select_ln15_1_fu_169_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln15_fu_155_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 109|          58|          48|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_j_load               |   9|          2|    6|         12|
    |ap_sig_allocacmp_k_load               |   9|          2|    5|         10|
    |indvar_flatten_fu_62                  |   9|          2|   10|         20|
    |j_fu_58                               |   9|          2|    6|         12|
    |k_fu_54                               |   9|          2|    5|         10|
    |sol_address0                          |  14|          3|   14|         42|
    |sol_d0                                |  14|          3|   32|         96|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 132|         29|   93|        233|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln15_reg_272            |   1|   0|    1|          0|
    |indvar_flatten_fu_62         |  10|   0|   10|          0|
    |j_fu_58                      |   6|   0|    6|          0|
    |k_fu_54                      |   5|   0|    5|          0|
    |orig_load_1_reg_301          |  32|   0|   32|          0|
    |select_ln15_reg_276          |   5|   0|    5|          0|
    |zext_ln17_reg_281            |   9|   0|   64|         55|
    |zext_ln18_reg_291            |  14|   0|   64|         50|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  87|   0|  192|        105|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+---------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_height_bound_col_height_bound_row|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_height_bound_col_height_bound_row|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_height_bound_col_height_bound_row|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_height_bound_col_height_bound_row|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_height_bound_col_height_bound_row|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_height_bound_col_height_bound_row|  return value|
|orig_address0  |  out|   14|   ap_memory|                                                  orig|         array|
|orig_ce0       |  out|    1|   ap_memory|                                                  orig|         array|
|orig_q0        |   in|   32|   ap_memory|                                                  orig|         array|
|orig_address1  |  out|   14|   ap_memory|                                                  orig|         array|
|orig_ce1       |  out|    1|   ap_memory|                                                  orig|         array|
|orig_q1        |   in|   32|   ap_memory|                                                  orig|         array|
|sol_address0   |  out|   14|   ap_memory|                                                   sol|         array|
|sol_ce0        |  out|    1|   ap_memory|                                                   sol|         array|
|sol_we0        |  out|    1|   ap_memory|                                                   sol|         array|
|sol_d0         |  out|   32|   ap_memory|                                                   sol|         array|
+---------------+-----+-----+------------+------------------------------------------------------+--------------+

