

================================================================
== Vitis HLS Report for 'ss_sort'
================================================================
* Date:           Tue Jan 16 03:00:52 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        sort_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.862 ns|        0 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   330001|   330001|  3.300 ms|  3.300 ms|  330002|  330002|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sort_1    |   330000|   330000|     20625|          -|          -|    16|        no|
        | + init_1   |     4096|     4096|         2|          2|          1|  2048|       yes|
        | + hist_1   |     4096|     4096|         9|          8|          1|   512|       yes|
        | + hist_1   |     4096|     4096|         9|          8|          1|   512|       yes|
        | + local_1  |     3968|     3968|        31|         31|          1|   128|       yes|
        | + sum_1    |      254|      254|         2|          2|          1|   127|       yes|
        | + last_1   |     4096|     4096|        32|         32|          1|   128|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 8, depth = 9
  * Pipeline-2: initiation interval (II) = 8, depth = 9
  * Pipeline-3: initiation interval (II) = 31, depth = 31
  * Pipeline-4: initiation interval (II) = 2, depth = 2
  * Pipeline-5: initiation interval (II) = 32, depth = 32


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 98
* Pipeline : 6
  Pipeline-0 : II = 2, D = 2, States = { 3 4 }
  Pipeline-1 : II = 8, D = 9, States = { 6 7 8 9 10 11 12 13 14 }
  Pipeline-2 : II = 8, D = 9, States = { 17 18 19 20 21 22 23 24 25 }
  Pipeline-3 : II = 31, D = 31, States = { 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 }
  Pipeline-4 : II = 2, D = 2, States = { 59 60 }
  Pipeline-5 : II = 32, D = 32, States = { 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 6 17 
6 --> 15 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 6 
15 --> 16 
16 --> 27 
17 --> 26 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 17 
26 --> 16 
27 --> 58 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 27 
58 --> 59 
59 --> 61 60 
60 --> 59 
61 --> 62 
62 --> 94 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 62 
94 --> 95 97 
95 --> 96 
96 --> 98 
97 --> 96 
98 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 99 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bucket, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bucket, i64 666, i64 207, i64 4294967295"   --->   Operation 105 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bucket"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sum"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %checkdata, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %checkdata"   --->   Operation 110 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %hercules_buffer_size"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hercules_buffer_size, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %checkdata"   --->   Operation 113 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%bucket_addr = getelementptr i32 %bucket, i64 0, i64 0" [sort.c:20]   --->   Operation 114 'getelementptr' 'bucket_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%sum_addr = getelementptr i32 %sum, i64 0, i64 0" [sort.c:38]   --->   Operation 115 'getelementptr' 'sum_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.42ns)   --->   "%br_ln142 = br void" [sort.c:142]   --->   Operation 116 'br' 'br_ln142' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.42>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%valid_buffer = phi i1 0, void, i1 %valid_buffer_1, void"   --->   Operation 117 'phi' 'valid_buffer' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%exp = phi i6 0, void, i6 %exp_1, void"   --->   Operation 118 'phi' 'exp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %exp, i32 5" [sort.c:142]   --->   Operation 119 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 120 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %tmp, void %.split20, void" [sort.c:142]   --->   Operation 121 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i6 %exp" [sort.c:79]   --->   Operation 122 'zext' 'zext_ln79' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i6 %exp" [sort.c:79]   --->   Operation 123 'trunc' 'trunc_ln79' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [sort.c:134]   --->   Operation 124 'specloopname' 'specloopname_ln134' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%global_time_1_load = load i32 %global_time_1" [../../common/hercules.c:13]   --->   Operation 125 'load' 'global_time_1_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i32 %global_time_1_load" [sort.c:71]   --->   Operation 126 'sext' 'sext_ln71' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.42ns)   --->   "%br_ln71 = br void" [sort.c:71]   --->   Operation 127 'br' 'br_ln71' <Predicate = (!tmp)> <Delay = 0.42>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%global_time_1_load_1 = load i32 %global_time_1" [sort.c:172]   --->   Operation 128 'load' 'global_time_1_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%write_ln172 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %hercules_buffer_size, i32 %global_time_1_load_1" [sort.c:172]   --->   Operation 129 'write' 'write_ln172' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%ret_ln173 = ret" [sort.c:173]   --->   Operation 130 'ret' 'ret_ln173' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.21>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%i = phi i12 %add_ln71, void %.split, i12 0, void %.split20" [sort.c:71]   --->   Operation 131 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%indvars_iv = phi i33 %add_ln13_2, void %.split, i33 %sext_ln71, void %.split20" [../../common/hercules.c:13]   --->   Operation 132 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.80ns)   --->   "%add_ln71 = add i12 %i, i12 1" [sort.c:71]   --->   Operation 133 'add' 'add_ln71' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 134 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.97ns)   --->   "%icmp_ln71 = icmp_eq  i12 %i, i12 2048" [sort.c:71]   --->   Operation 135 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%empty_18 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 136 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %.split, void %init.exit" [sort.c:71]   --->   Operation 137 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%indvars_iv_cast = zext i33 %indvars_iv" [../../common/hercules.c:13]   --->   Operation 138 'zext' 'indvars_iv_cast' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%i_cast = zext i12 %i" [sort.c:71]   --->   Operation 139 'zext' 'i_cast' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%bucket_addr_1 = getelementptr i32 %bucket, i64 0, i64 %i_cast" [sort.c:72]   --->   Operation 140 'getelementptr' 'bucket_addr_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (1.23ns)   --->   "%store_ln72 = store i32 0, i11 %bucket_addr_1" [sort.c:72]   --->   Operation 141 'store' 'store_ln72' <Predicate = (!icmp_ln71)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%checkdata_addr = getelementptr i128 %checkdata, i64 0, i64 %indvars_iv_cast" [../../common/hercules.c:9]   --->   Operation 142 'getelementptr' 'checkdata_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 143 'store' 'store_ln9' <Predicate = (!icmp_ln71)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i12 %i" [../../common/hercules.c:10]   --->   Operation 144 'trunc' 'trunc_ln10' <Predicate = (!icmp_ln71)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [sort.c:70]   --->   Operation 145 'specloopname' 'specloopname_ln70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln10_1 = trunc i33 %indvars_iv" [../../common/hercules.c:10]   --->   Operation 146 'trunc' 'trunc_ln10_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i21 %trunc_ln10_1" [../../common/hercules.c:10]   --->   Operation 147 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%checkdata_addr_3 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln10" [../../common/hercules.c:10]   --->   Operation 148 'getelementptr' 'checkdata_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i33 %indvars_iv" [../../common/hercules.c:12]   --->   Operation 149 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%or_ln12_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i53.i11.i32, i32 %trunc_ln12, i53 0, i11 %trunc_ln10, i32 0" [../../common/hercules.c:12]   --->   Operation 150 'bitconcatenate' 'or_ln12_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_3, i128 %or_ln12_s, i16 65520" [../../common/hercules.c:12]   --->   Operation 151 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_4 : Operation 152 [1/1] (1.01ns)   --->   "%add_ln13_2 = add i33 %indvars_iv, i33 1" [../../common/hercules.c:13]   --->   Operation 152 'add' 'add_ln13_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 153 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.01>
ST_5 : Operation 154 [1/1] (1.01ns)   --->   "%add_ln13 = add i32 %global_time_1_load, i32 2048" [../../common/hercules.c:13]   --->   Operation 154 'add' 'add_ln13' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %valid_buffer, void %.preheader1.preheader, void %.preheader.preheader" [sort.c:145]   --->   Operation 155 'br' 'br_ln145' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.42ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 156 'br' 'br_ln0' <Predicate = (!valid_buffer)> <Delay = 0.42>
ST_5 : Operation 157 [1/1] (0.42ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 157 'br' 'br_ln0' <Predicate = (valid_buffer)> <Delay = 0.42>

State 6 <SV = 4> <Delay = 1.23>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%blockID = phi i10 %add_ln83_1, void %.split8, i10 0, void %.preheader1.preheader" [sort.c:83]   --->   Operation 158 'phi' 'blockID' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%empty_19 = phi i32 %add_ln83, void %.split8, i32 %add_ln13, void %.preheader1.preheader" [sort.c:83]   --->   Operation 159 'phi' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.78ns)   --->   "%add_ln83_1 = add i10 %blockID, i10 1" [sort.c:83]   --->   Operation 160 'add' 'add_ln83_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 161 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.91ns)   --->   "%icmp_ln83 = icmp_eq  i10 %blockID, i10 512" [sort.c:83]   --->   Operation 162 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%empty_20 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 163 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %.split8, void %hist.exit" [sort.c:83]   --->   Operation 164 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%empty_21 = trunc i10 %blockID" [sort.c:83]   --->   Operation 165 'trunc' 'empty_21' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %empty_21, i2 0" [sort.c:83]   --->   Operation 166 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln84_2 = zext i11 %tmp_s" [sort.c:84]   --->   Operation 167 'zext' 'zext_ln84_2' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i32 %a, i64 0, i64 %zext_ln84_2" [sort.c:86]   --->   Operation 168 'getelementptr' 'a_addr' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_6 : Operation 169 [2/2] (1.23ns)   --->   "%a_load = load i11 %a_addr" [sort.c:86]   --->   Operation 169 'load' 'a_load' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%or_ln85 = or i11 %tmp_s, i11 1" [sort.c:85]   --->   Operation 170 'or' 'or_ln85' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln86_12 = zext i11 %or_ln85" [sort.c:86]   --->   Operation 171 'zext' 'zext_ln86_12' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i32 %a, i64 0, i64 %zext_ln86_12" [sort.c:86]   --->   Operation 172 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_6 : Operation 173 [2/2] (1.23ns)   --->   "%a_load_1 = load i11 %a_addr_1" [sort.c:86]   --->   Operation 173 'load' 'a_load_1' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 7 <SV = 5> <Delay = 3.86>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%empty_22 = trunc i32 %empty_19" [sort.c:83]   --->   Operation 174 'trunc' 'empty_22' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln86_9 = zext i9 %empty_21" [sort.c:86]   --->   Operation 175 'zext' 'zext_ln86_9' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_7 : Operation 176 [1/2] (1.23ns)   --->   "%a_load = load i11 %a_addr" [sort.c:86]   --->   Operation 176 'load' 'a_load' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_7 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_1)   --->   "%ashr_ln86 = ashr i32 %a_load, i32 %zext_ln79" [sort.c:86]   --->   Operation 177 'ashr' 'ashr_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_1)   --->   "%trunc_ln86_4 = trunc i32 %ashr_ln86" [sort.c:86]   --->   Operation 178 'trunc' 'trunc_ln86_4' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_1)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %trunc_ln86_4, i9 0" [sort.c:86]   --->   Operation 179 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_1)   --->   "%zext_ln86_10 = zext i11 %shl_ln" [sort.c:86]   --->   Operation 180 'zext' 'zext_ln86_10' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.77ns)   --->   "%add_ln86 = add i10 %zext_ln86_9, i10 1" [sort.c:86]   --->   Operation 181 'add' 'add_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln86_11 = zext i10 %add_ln86" [sort.c:86]   --->   Operation 182 'zext' 'zext_ln86_11' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (1.38ns) (out node of the LUT)   --->   "%add_ln86_1 = add i12 %zext_ln86_11, i12 %zext_ln86_10" [sort.c:86]   --->   Operation 183 'add' 'add_ln86_1' <Predicate = (!icmp_ln83)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i12 %add_ln86_1" [sort.c:87]   --->   Operation 184 'zext' 'zext_ln87' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%bucket_addr_6 = getelementptr i32 %bucket, i64 0, i64 %zext_ln87" [sort.c:87]   --->   Operation 185 'getelementptr' 'bucket_addr_6' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_7 : Operation 186 [2/2] (1.23ns)   --->   "%bucket_load_6 = load i11 %bucket_addr_6" [sort.c:87]   --->   Operation 186 'load' 'bucket_load_6' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_7 : Operation 187 [1/1] (0.90ns)   --->   "%add_ln13_7 = add i21 %empty_22, i21 1" [../../common/hercules.c:13]   --->   Operation 187 'add' 'add_ln13_7' <Predicate = (!icmp_ln83)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln85_3 = zext i21 %add_ln13_7" [sort.c:85]   --->   Operation 188 'zext' 'zext_ln85_3' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_7 : Operation 189 [1/2] (1.23ns)   --->   "%a_load_1 = load i11 %a_addr_1" [sort.c:86]   --->   Operation 189 'load' 'a_load_1' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%checkdata_addr_11 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln85_3" [../../common/hercules.c:9]   --->   Operation 190 'getelementptr' 'checkdata_addr_11' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_11, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 191 'store' 'store_ln9' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_7 : Operation 192 [1/1] (0.90ns)   --->   "%add_ln13_8 = add i21 %empty_22, i21 2" [../../common/hercules.c:13]   --->   Operation 192 'add' 'add_ln13_8' <Predicate = (!icmp_ln83)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln85_4 = zext i21 %add_ln13_8" [sort.c:85]   --->   Operation 193 'zext' 'zext_ln85_4' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%or_ln85_1 = or i11 %tmp_s, i11 2" [sort.c:85]   --->   Operation 194 'or' 'or_ln85_1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln86_14 = zext i11 %or_ln85_1" [sort.c:86]   --->   Operation 195 'zext' 'zext_ln86_14' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr i32 %a, i64 0, i64 %zext_ln86_14" [sort.c:86]   --->   Operation 196 'getelementptr' 'a_addr_2' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_7 : Operation 197 [2/2] (1.23ns)   --->   "%a_load_2 = load i11 %a_addr_2" [sort.c:86]   --->   Operation 197 'load' 'a_load_2' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%checkdata_addr_13 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln85_4" [../../common/hercules.c:9]   --->   Operation 198 'getelementptr' 'checkdata_addr_13' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_13, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 199 'store' 'store_ln9' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%or_ln85_2 = or i11 %tmp_s, i11 3" [sort.c:85]   --->   Operation 200 'or' 'or_ln85_2' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln86_16 = zext i11 %or_ln85_2" [sort.c:86]   --->   Operation 201 'zext' 'zext_ln86_16' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr i32 %a, i64 0, i64 %zext_ln86_16" [sort.c:86]   --->   Operation 202 'getelementptr' 'a_addr_3' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_7 : Operation 203 [2/2] (1.23ns)   --->   "%a_load_3 = load i11 %a_addr_3" [sort.c:86]   --->   Operation 203 'load' 'a_load_3' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 8 <SV = 6> <Delay = 3.49>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln84_3 = zext i32 %empty_19" [sort.c:84]   --->   Operation 204 'zext' 'zext_ln84_3' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_8 : Operation 205 [1/2] (1.23ns)   --->   "%bucket_load_6 = load i11 %bucket_addr_6" [sort.c:87]   --->   Operation 205 'load' 'bucket_load_6' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 206 [1/1] (1.01ns)   --->   "%add_ln87 = add i32 %bucket_load_6, i32 1" [sort.c:87]   --->   Operation 206 'add' 'add_ln87' <Predicate = (!icmp_ln83)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 207 [1/1] (1.23ns)   --->   "%store_ln87 = store i32 %add_ln87, i11 %bucket_addr_6" [sort.c:87]   --->   Operation 207 'store' 'store_ln87' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%checkdata_addr_10 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln84_3" [../../common/hercules.c:9]   --->   Operation 208 'getelementptr' 'checkdata_addr_10' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_8 : Operation 209 [1/1] (0.00ns)   --->   "%tmp7 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i20.i12.i32, i32 %empty_19, i32 %add_ln87, i20 0, i12 %add_ln86_1, i32 0" [../../common/hercules.c:12]   --->   Operation 209 'bitconcatenate' 'tmp7' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%or_ln12_4 = or i128 %tmp7, i128 2" [../../common/hercules.c:12]   --->   Operation 210 'or' 'or_ln12_4' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_10, i128 %or_ln12_4, i16 65535" [../../common/hercules.c:12]   --->   Operation 211 'store' 'store_ln12' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_8 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_2)   --->   "%ashr_ln86_1 = ashr i32 %a_load_1, i32 %zext_ln79" [sort.c:86]   --->   Operation 212 'ashr' 'ashr_ln86_1' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_2)   --->   "%trunc_ln86_5 = trunc i32 %ashr_ln86_1" [sort.c:86]   --->   Operation 213 'trunc' 'trunc_ln86_5' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_2)   --->   "%shl_ln86_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %trunc_ln86_5, i9 0" [sort.c:86]   --->   Operation 214 'bitconcatenate' 'shl_ln86_1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_2)   --->   "%zext_ln86_13 = zext i11 %shl_ln86_1" [sort.c:86]   --->   Operation 215 'zext' 'zext_ln86_13' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (1.38ns) (out node of the LUT)   --->   "%add_ln86_2 = add i12 %zext_ln86_11, i12 %zext_ln86_13" [sort.c:86]   --->   Operation 216 'add' 'add_ln86_2' <Predicate = (!icmp_ln83)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 217 [1/2] (1.23ns)   --->   "%a_load_2 = load i11 %a_addr_2" [sort.c:86]   --->   Operation 217 'load' 'a_load_2' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 218 [1/1] (0.90ns)   --->   "%add_ln13_9 = add i21 %empty_22, i21 3" [../../common/hercules.c:13]   --->   Operation 218 'add' 'add_ln13_9' <Predicate = (!icmp_ln83)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln85_5 = zext i21 %add_ln13_9" [sort.c:85]   --->   Operation 219 'zext' 'zext_ln85_5' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_8 : Operation 220 [1/2] (1.23ns)   --->   "%a_load_3 = load i11 %a_addr_3" [sort.c:86]   --->   Operation 220 'load' 'a_load_3' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%checkdata_addr_15 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln85_5" [../../common/hercules.c:9]   --->   Operation 221 'getelementptr' 'checkdata_addr_15' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_15, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 222 'store' 'store_ln9' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>

State 9 <SV = 7> <Delay = 1.38>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i12 %add_ln86_2" [sort.c:87]   --->   Operation 223 'zext' 'zext_ln87_1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%bucket_addr_7 = getelementptr i32 %bucket, i64 0, i64 %zext_ln87_1" [sort.c:87]   --->   Operation 224 'getelementptr' 'bucket_addr_7' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_9 : Operation 225 [2/2] (1.23ns)   --->   "%bucket_load_7 = load i11 %bucket_addr_7" [sort.c:87]   --->   Operation 225 'load' 'bucket_load_7' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_9 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_3)   --->   "%ashr_ln86_2 = ashr i32 %a_load_2, i32 %zext_ln79" [sort.c:86]   --->   Operation 226 'ashr' 'ashr_ln86_2' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_3)   --->   "%trunc_ln86_6 = trunc i32 %ashr_ln86_2" [sort.c:86]   --->   Operation 227 'trunc' 'trunc_ln86_6' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_9 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_3)   --->   "%shl_ln86_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %trunc_ln86_6, i9 0" [sort.c:86]   --->   Operation 228 'bitconcatenate' 'shl_ln86_2' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_9 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_3)   --->   "%zext_ln86_15 = zext i11 %shl_ln86_2" [sort.c:86]   --->   Operation 229 'zext' 'zext_ln86_15' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_9 : Operation 230 [1/1] (1.38ns) (out node of the LUT)   --->   "%add_ln86_3 = add i12 %zext_ln86_11, i12 %zext_ln86_15" [sort.c:86]   --->   Operation 230 'add' 'add_ln86_3' <Predicate = (!icmp_ln83)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 3.49>
ST_10 : Operation 231 [1/2] (1.23ns)   --->   "%bucket_load_7 = load i11 %bucket_addr_7" [sort.c:87]   --->   Operation 231 'load' 'bucket_load_7' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_10 : Operation 232 [1/1] (1.01ns)   --->   "%add_ln87_1 = add i32 %bucket_load_7, i32 1" [sort.c:87]   --->   Operation 232 'add' 'add_ln87_1' <Predicate = (!icmp_ln83)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 233 [1/1] (1.23ns)   --->   "%store_ln87 = store i32 %add_ln87_1, i11 %bucket_addr_7" [sort.c:87]   --->   Operation 233 'store' 'store_ln87' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_10 : Operation 234 [1/1] (1.01ns)   --->   "%add_ln12 = add i32 %empty_19, i32 1" [../../common/hercules.c:12]   --->   Operation 234 'add' 'add_ln12' <Predicate = (!icmp_ln83)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 235 [1/1] (0.00ns)   --->   "%or_ln12_5 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i20.i12.i32, i32 %add_ln12, i32 %add_ln87_1, i20 0, i12 %add_ln86_2, i32 0" [../../common/hercules.c:12]   --->   Operation 235 'bitconcatenate' 'or_ln12_5' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_11, i128 %or_ln12_5, i16 65520" [../../common/hercules.c:12]   --->   Operation 236 'store' 'store_ln12' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_10 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_4)   --->   "%ashr_ln86_3 = ashr i32 %a_load_3, i32 %zext_ln79" [sort.c:86]   --->   Operation 237 'ashr' 'ashr_ln86_3' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_4)   --->   "%trunc_ln86_7 = trunc i32 %ashr_ln86_3" [sort.c:86]   --->   Operation 238 'trunc' 'trunc_ln86_7' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_10 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_4)   --->   "%shl_ln86_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %trunc_ln86_7, i9 0" [sort.c:86]   --->   Operation 239 'bitconcatenate' 'shl_ln86_3' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_10 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_4)   --->   "%zext_ln86_17 = zext i11 %shl_ln86_3" [sort.c:86]   --->   Operation 240 'zext' 'zext_ln86_17' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_10 : Operation 241 [1/1] (1.38ns) (out node of the LUT)   --->   "%add_ln86_4 = add i12 %zext_ln86_11, i12 %zext_ln86_17" [sort.c:86]   --->   Operation 241 'add' 'add_ln86_4' <Predicate = (!icmp_ln83)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 1.23>
ST_11 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln87_2 = zext i12 %add_ln86_3" [sort.c:87]   --->   Operation 242 'zext' 'zext_ln87_2' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_11 : Operation 243 [1/1] (0.00ns)   --->   "%bucket_addr_8 = getelementptr i32 %bucket, i64 0, i64 %zext_ln87_2" [sort.c:87]   --->   Operation 243 'getelementptr' 'bucket_addr_8' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_11 : Operation 244 [2/2] (1.23ns)   --->   "%bucket_load_8 = load i11 %bucket_addr_8" [sort.c:87]   --->   Operation 244 'load' 'bucket_load_8' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 12 <SV = 10> <Delay = 3.49>
ST_12 : Operation 245 [1/2] (1.23ns)   --->   "%bucket_load_8 = load i11 %bucket_addr_8" [sort.c:87]   --->   Operation 245 'load' 'bucket_load_8' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_12 : Operation 246 [1/1] (1.01ns)   --->   "%add_ln87_2 = add i32 %bucket_load_8, i32 1" [sort.c:87]   --->   Operation 246 'add' 'add_ln87_2' <Predicate = (!icmp_ln83)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 247 [1/1] (1.23ns)   --->   "%store_ln87 = store i32 %add_ln87_2, i11 %bucket_addr_8" [sort.c:87]   --->   Operation 247 'store' 'store_ln87' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_12 : Operation 248 [1/1] (1.01ns)   --->   "%add_ln12_4 = add i32 %empty_19, i32 2" [../../common/hercules.c:12]   --->   Operation 248 'add' 'add_ln12_4' <Predicate = (!icmp_ln83)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 249 [1/1] (0.00ns)   --->   "%or_ln12_6 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i20.i12.i32, i32 %add_ln12_4, i32 %add_ln87_2, i20 0, i12 %add_ln86_3, i32 0" [../../common/hercules.c:12]   --->   Operation 249 'bitconcatenate' 'or_ln12_6' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_12 : Operation 250 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_13, i128 %or_ln12_6, i16 65520" [../../common/hercules.c:12]   --->   Operation 250 'store' 'store_ln12' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_12 : Operation 251 [1/1] (1.01ns)   --->   "%add_ln12_5 = add i32 %empty_19, i32 3" [../../common/hercules.c:12]   --->   Operation 251 'add' 'add_ln12_5' <Predicate = (!icmp_ln83)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 1.23>
ST_13 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln87_3 = zext i12 %add_ln86_4" [sort.c:87]   --->   Operation 252 'zext' 'zext_ln87_3' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_13 : Operation 253 [1/1] (0.00ns)   --->   "%bucket_addr_9 = getelementptr i32 %bucket, i64 0, i64 %zext_ln87_3" [sort.c:87]   --->   Operation 253 'getelementptr' 'bucket_addr_9' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_13 : Operation 254 [2/2] (1.23ns)   --->   "%bucket_load_9 = load i11 %bucket_addr_9" [sort.c:87]   --->   Operation 254 'load' 'bucket_load_9' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 14 <SV = 12> <Delay = 3.49>
ST_14 : Operation 255 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [sort.c:81]   --->   Operation 255 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_14 : Operation 256 [1/2] (1.23ns)   --->   "%bucket_load_9 = load i11 %bucket_addr_9" [sort.c:87]   --->   Operation 256 'load' 'bucket_load_9' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_14 : Operation 257 [1/1] (1.01ns)   --->   "%add_ln87_3 = add i32 %bucket_load_9, i32 1" [sort.c:87]   --->   Operation 257 'add' 'add_ln87_3' <Predicate = (!icmp_ln83)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 258 [1/1] (1.23ns)   --->   "%store_ln87 = store i32 %add_ln87_3, i11 %bucket_addr_9" [sort.c:87]   --->   Operation 258 'store' 'store_ln87' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_14 : Operation 259 [1/1] (0.00ns)   --->   "%or_ln12_7 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i20.i12.i32, i32 %add_ln12_5, i32 %add_ln87_3, i20 0, i12 %add_ln86_4, i32 0" [../../common/hercules.c:12]   --->   Operation 259 'bitconcatenate' 'or_ln12_7' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_14 : Operation 260 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_15, i128 %or_ln12_7, i16 65520" [../../common/hercules.c:12]   --->   Operation 260 'store' 'store_ln12' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_14 : Operation 261 [1/1] (1.01ns)   --->   "%add_ln83 = add i32 %empty_19, i32 4" [sort.c:83]   --->   Operation 261 'add' 'add_ln83' <Predicate = (!icmp_ln83)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 262 'br' 'br_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>

State 15 <SV = 5> <Delay = 1.23>
ST_15 : Operation 263 [2/2] (1.23ns)   --->   "%bucket_load = load i11 %bucket_addr" [sort.c:95]   --->   Operation 263 'load' 'bucket_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 16 <SV = 6> <Delay = 2.90>
ST_16 : Operation 264 [1/2] (1.23ns)   --->   "%bucket_load = load i11 %bucket_addr" [sort.c:95]   --->   Operation 264 'load' 'bucket_load' <Predicate = (!valid_buffer)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_16 : Operation 265 [1/1] (0.42ns)   --->   "%br_ln147 = br void" [sort.c:147]   --->   Operation 265 'br' 'br_ln147' <Predicate = (!valid_buffer)> <Delay = 0.42>
ST_16 : Operation 266 [1/2] (1.23ns)   --->   "%bucket_load_1 = load i11 %bucket_addr" [sort.c:95]   --->   Operation 266 'load' 'bucket_load_1' <Predicate = (valid_buffer)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_16 : Operation 267 [1/1] (0.42ns)   --->   "%br_ln0 = br void"   --->   Operation 267 'br' 'br_ln0' <Predicate = (valid_buffer)> <Delay = 0.42>
ST_16 : Operation 268 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %bucket_load_1, void %hist.exit38, i32 %bucket_load, void %hist.exit" [sort.c:95]   --->   Operation 268 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 269 [1/1] (1.01ns)   --->   "%add_ln83_4 = add i32 %global_time_1_load, i32 4096" [sort.c:83]   --->   Operation 269 'add' 'add_ln83_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 270 [1/1] (1.23ns)   --->   "%store_ln20 = store i32 %storemerge, i11 %bucket_addr" [sort.c:20]   --->   Operation 270 'store' 'store_ln20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_16 : Operation 271 [1/1] (0.42ns)   --->   "%br_ln21 = br void" [sort.c:21]   --->   Operation 271 'br' 'br_ln21' <Predicate = true> <Delay = 0.42>

State 17 <SV = 4> <Delay = 1.23>
ST_17 : Operation 272 [1/1] (0.00ns)   --->   "%blockID_1 = phi i10 %add_ln83_3, void %.split4, i10 0, void %.preheader.preheader" [sort.c:83]   --->   Operation 272 'phi' 'blockID_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 273 [1/1] (0.00ns)   --->   "%empty_23 = phi i32 %add_ln83_2, void %.split4, i32 %add_ln13, void %.preheader.preheader" [sort.c:83]   --->   Operation 273 'phi' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 274 [1/1] (0.78ns)   --->   "%add_ln83_3 = add i10 %blockID_1, i10 1" [sort.c:83]   --->   Operation 274 'add' 'add_ln83_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 275 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 275 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 276 [1/1] (0.91ns)   --->   "%icmp_ln83_1 = icmp_eq  i10 %blockID_1, i10 512" [sort.c:83]   --->   Operation 276 'icmp' 'icmp_ln83_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 277 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 277 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83_1, void %.split4, void %hist.exit38" [sort.c:83]   --->   Operation 278 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 279 [1/1] (0.00ns)   --->   "%empty_25 = trunc i10 %blockID_1" [sort.c:83]   --->   Operation 279 'trunc' 'empty_25' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_17 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %empty_25, i2 0" [sort.c:83]   --->   Operation 280 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_17 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i11 %tmp_7" [sort.c:84]   --->   Operation 281 'zext' 'zext_ln84' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_17 : Operation 282 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i32 %b, i64 0, i64 %zext_ln84" [sort.c:86]   --->   Operation 282 'getelementptr' 'b_addr' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_17 : Operation 283 [2/2] (1.23ns)   --->   "%b_load = load i11 %b_addr" [sort.c:86]   --->   Operation 283 'load' 'b_load' <Predicate = (!icmp_ln83_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_17 : Operation 284 [1/1] (0.00ns)   --->   "%or_ln85_3 = or i11 %tmp_7, i11 1" [sort.c:85]   --->   Operation 284 'or' 'or_ln85_3' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_17 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln86_3 = zext i11 %or_ln85_3" [sort.c:86]   --->   Operation 285 'zext' 'zext_ln86_3' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_17 : Operation 286 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i32 %b, i64 0, i64 %zext_ln86_3" [sort.c:86]   --->   Operation 286 'getelementptr' 'b_addr_1' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_17 : Operation 287 [2/2] (1.23ns)   --->   "%b_load_1 = load i11 %b_addr_1" [sort.c:86]   --->   Operation 287 'load' 'b_load_1' <Predicate = (!icmp_ln83_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 18 <SV = 5> <Delay = 3.86>
ST_18 : Operation 288 [1/1] (0.00ns)   --->   "%empty_26 = trunc i32 %empty_23" [sort.c:83]   --->   Operation 288 'trunc' 'empty_26' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_18 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i9 %empty_25" [sort.c:86]   --->   Operation 289 'zext' 'zext_ln86' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_18 : Operation 290 [1/2] (1.23ns)   --->   "%b_load = load i11 %b_addr" [sort.c:86]   --->   Operation 290 'load' 'b_load' <Predicate = (!icmp_ln83_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_18 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_6)   --->   "%ashr_ln86_4 = ashr i32 %b_load, i32 %zext_ln79" [sort.c:86]   --->   Operation 291 'ashr' 'ashr_ln86_4' <Predicate = (!icmp_ln83_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_6)   --->   "%trunc_ln86 = trunc i32 %ashr_ln86_4" [sort.c:86]   --->   Operation 292 'trunc' 'trunc_ln86' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_18 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_6)   --->   "%shl_ln86_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %trunc_ln86, i9 0" [sort.c:86]   --->   Operation 293 'bitconcatenate' 'shl_ln86_4' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_18 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_6)   --->   "%zext_ln86_1 = zext i11 %shl_ln86_4" [sort.c:86]   --->   Operation 294 'zext' 'zext_ln86_1' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_18 : Operation 295 [1/1] (0.77ns)   --->   "%add_ln86_5 = add i10 %zext_ln86, i10 1" [sort.c:86]   --->   Operation 295 'add' 'add_ln86_5' <Predicate = (!icmp_ln83_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln86_2 = zext i10 %add_ln86_5" [sort.c:86]   --->   Operation 296 'zext' 'zext_ln86_2' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_18 : Operation 297 [1/1] (1.38ns) (out node of the LUT)   --->   "%add_ln86_6 = add i12 %zext_ln86_2, i12 %zext_ln86_1" [sort.c:86]   --->   Operation 297 'add' 'add_ln86_6' <Predicate = (!icmp_ln83_1)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln87_4 = zext i12 %add_ln86_6" [sort.c:87]   --->   Operation 298 'zext' 'zext_ln87_4' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_18 : Operation 299 [1/1] (0.00ns)   --->   "%bucket_addr_10 = getelementptr i32 %bucket, i64 0, i64 %zext_ln87_4" [sort.c:87]   --->   Operation 299 'getelementptr' 'bucket_addr_10' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_18 : Operation 300 [2/2] (1.23ns)   --->   "%bucket_load_10 = load i11 %bucket_addr_10" [sort.c:87]   --->   Operation 300 'load' 'bucket_load_10' <Predicate = (!icmp_ln83_1)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_18 : Operation 301 [1/1] (0.90ns)   --->   "%add_ln13_10 = add i21 %empty_26, i21 1" [../../common/hercules.c:13]   --->   Operation 301 'add' 'add_ln13_10' <Predicate = (!icmp_ln83_1)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i21 %add_ln13_10" [sort.c:85]   --->   Operation 302 'zext' 'zext_ln85' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_18 : Operation 303 [1/2] (1.23ns)   --->   "%b_load_1 = load i11 %b_addr_1" [sort.c:86]   --->   Operation 303 'load' 'b_load_1' <Predicate = (!icmp_ln83_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_18 : Operation 304 [1/1] (0.00ns)   --->   "%checkdata_addr_14 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln85" [../../common/hercules.c:9]   --->   Operation 304 'getelementptr' 'checkdata_addr_14' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_18 : Operation 305 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_14, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 305 'store' 'store_ln9' <Predicate = (!icmp_ln83_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_18 : Operation 306 [1/1] (0.90ns)   --->   "%add_ln13_11 = add i21 %empty_26, i21 2" [../../common/hercules.c:13]   --->   Operation 306 'add' 'add_ln13_11' <Predicate = (!icmp_ln83_1)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i21 %add_ln13_11" [sort.c:85]   --->   Operation 307 'zext' 'zext_ln85_1' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_18 : Operation 308 [1/1] (0.00ns)   --->   "%or_ln85_4 = or i11 %tmp_7, i11 2" [sort.c:85]   --->   Operation 308 'or' 'or_ln85_4' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_18 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln86_5 = zext i11 %or_ln85_4" [sort.c:86]   --->   Operation 309 'zext' 'zext_ln86_5' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_18 : Operation 310 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr i32 %b, i64 0, i64 %zext_ln86_5" [sort.c:86]   --->   Operation 310 'getelementptr' 'b_addr_2' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_18 : Operation 311 [2/2] (1.23ns)   --->   "%b_load_2 = load i11 %b_addr_2" [sort.c:86]   --->   Operation 311 'load' 'b_load_2' <Predicate = (!icmp_ln83_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_18 : Operation 312 [1/1] (0.00ns)   --->   "%checkdata_addr_16 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln85_1" [../../common/hercules.c:9]   --->   Operation 312 'getelementptr' 'checkdata_addr_16' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_18 : Operation 313 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_16, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 313 'store' 'store_ln9' <Predicate = (!icmp_ln83_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_18 : Operation 314 [1/1] (0.00ns)   --->   "%or_ln85_5 = or i11 %tmp_7, i11 3" [sort.c:85]   --->   Operation 314 'or' 'or_ln85_5' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_18 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln86_7 = zext i11 %or_ln85_5" [sort.c:86]   --->   Operation 315 'zext' 'zext_ln86_7' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_18 : Operation 316 [1/1] (0.00ns)   --->   "%b_addr_3 = getelementptr i32 %b, i64 0, i64 %zext_ln86_7" [sort.c:86]   --->   Operation 316 'getelementptr' 'b_addr_3' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_18 : Operation 317 [2/2] (1.23ns)   --->   "%b_load_3 = load i11 %b_addr_3" [sort.c:86]   --->   Operation 317 'load' 'b_load_3' <Predicate = (!icmp_ln83_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 19 <SV = 6> <Delay = 3.49>
ST_19 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i32 %empty_23" [sort.c:84]   --->   Operation 318 'zext' 'zext_ln84_1' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_19 : Operation 319 [1/2] (1.23ns)   --->   "%bucket_load_10 = load i11 %bucket_addr_10" [sort.c:87]   --->   Operation 319 'load' 'bucket_load_10' <Predicate = (!icmp_ln83_1)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_19 : Operation 320 [1/1] (1.01ns)   --->   "%add_ln87_4 = add i32 %bucket_load_10, i32 1" [sort.c:87]   --->   Operation 320 'add' 'add_ln87_4' <Predicate = (!icmp_ln83_1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 321 [1/1] (1.23ns)   --->   "%store_ln87 = store i32 %add_ln87_4, i11 %bucket_addr_10" [sort.c:87]   --->   Operation 321 'store' 'store_ln87' <Predicate = (!icmp_ln83_1)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_19 : Operation 322 [1/1] (0.00ns)   --->   "%checkdata_addr_12 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln84_1" [../../common/hercules.c:9]   --->   Operation 322 'getelementptr' 'checkdata_addr_12' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_19 : Operation 323 [1/1] (0.00ns)   --->   "%tmp9 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i20.i12.i32, i32 %empty_23, i32 %add_ln87_4, i20 0, i12 %add_ln86_6, i32 0" [../../common/hercules.c:12]   --->   Operation 323 'bitconcatenate' 'tmp9' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_19 : Operation 324 [1/1] (0.00ns)   --->   "%or_ln12 = or i128 %tmp9, i128 2" [../../common/hercules.c:12]   --->   Operation 324 'or' 'or_ln12' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_19 : Operation 325 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_12, i128 %or_ln12, i16 65535" [../../common/hercules.c:12]   --->   Operation 325 'store' 'store_ln12' <Predicate = (!icmp_ln83_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_19 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_7)   --->   "%ashr_ln86_5 = ashr i32 %b_load_1, i32 %zext_ln79" [sort.c:86]   --->   Operation 326 'ashr' 'ashr_ln86_5' <Predicate = (!icmp_ln83_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_7)   --->   "%trunc_ln86_1 = trunc i32 %ashr_ln86_5" [sort.c:86]   --->   Operation 327 'trunc' 'trunc_ln86_1' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_19 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_7)   --->   "%shl_ln86_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %trunc_ln86_1, i9 0" [sort.c:86]   --->   Operation 328 'bitconcatenate' 'shl_ln86_5' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_19 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_7)   --->   "%zext_ln86_4 = zext i11 %shl_ln86_5" [sort.c:86]   --->   Operation 329 'zext' 'zext_ln86_4' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_19 : Operation 330 [1/1] (1.38ns) (out node of the LUT)   --->   "%add_ln86_7 = add i12 %zext_ln86_2, i12 %zext_ln86_4" [sort.c:86]   --->   Operation 330 'add' 'add_ln86_7' <Predicate = (!icmp_ln83_1)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 331 [1/2] (1.23ns)   --->   "%b_load_2 = load i11 %b_addr_2" [sort.c:86]   --->   Operation 331 'load' 'b_load_2' <Predicate = (!icmp_ln83_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_19 : Operation 332 [1/1] (0.90ns)   --->   "%add_ln13_12 = add i21 %empty_26, i21 3" [../../common/hercules.c:13]   --->   Operation 332 'add' 'add_ln13_12' <Predicate = (!icmp_ln83_1)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln85_2 = zext i21 %add_ln13_12" [sort.c:85]   --->   Operation 333 'zext' 'zext_ln85_2' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_19 : Operation 334 [1/2] (1.23ns)   --->   "%b_load_3 = load i11 %b_addr_3" [sort.c:86]   --->   Operation 334 'load' 'b_load_3' <Predicate = (!icmp_ln83_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_19 : Operation 335 [1/1] (0.00ns)   --->   "%checkdata_addr_17 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln85_2" [../../common/hercules.c:9]   --->   Operation 335 'getelementptr' 'checkdata_addr_17' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_19 : Operation 336 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_17, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 336 'store' 'store_ln9' <Predicate = (!icmp_ln83_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>

State 20 <SV = 7> <Delay = 1.38>
ST_20 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln87_5 = zext i12 %add_ln86_7" [sort.c:87]   --->   Operation 337 'zext' 'zext_ln87_5' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_20 : Operation 338 [1/1] (0.00ns)   --->   "%bucket_addr_11 = getelementptr i32 %bucket, i64 0, i64 %zext_ln87_5" [sort.c:87]   --->   Operation 338 'getelementptr' 'bucket_addr_11' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_20 : Operation 339 [2/2] (1.23ns)   --->   "%bucket_load_11 = load i11 %bucket_addr_11" [sort.c:87]   --->   Operation 339 'load' 'bucket_load_11' <Predicate = (!icmp_ln83_1)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_20 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_8)   --->   "%ashr_ln86_6 = ashr i32 %b_load_2, i32 %zext_ln79" [sort.c:86]   --->   Operation 340 'ashr' 'ashr_ln86_6' <Predicate = (!icmp_ln83_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_8)   --->   "%trunc_ln86_2 = trunc i32 %ashr_ln86_6" [sort.c:86]   --->   Operation 341 'trunc' 'trunc_ln86_2' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_20 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_8)   --->   "%shl_ln86_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %trunc_ln86_2, i9 0" [sort.c:86]   --->   Operation 342 'bitconcatenate' 'shl_ln86_6' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_20 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_8)   --->   "%zext_ln86_6 = zext i11 %shl_ln86_6" [sort.c:86]   --->   Operation 343 'zext' 'zext_ln86_6' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_20 : Operation 344 [1/1] (1.38ns) (out node of the LUT)   --->   "%add_ln86_8 = add i12 %zext_ln86_2, i12 %zext_ln86_6" [sort.c:86]   --->   Operation 344 'add' 'add_ln86_8' <Predicate = (!icmp_ln83_1)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 8> <Delay = 3.49>
ST_21 : Operation 345 [1/2] (1.23ns)   --->   "%bucket_load_11 = load i11 %bucket_addr_11" [sort.c:87]   --->   Operation 345 'load' 'bucket_load_11' <Predicate = (!icmp_ln83_1)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_21 : Operation 346 [1/1] (1.01ns)   --->   "%add_ln87_5 = add i32 %bucket_load_11, i32 1" [sort.c:87]   --->   Operation 346 'add' 'add_ln87_5' <Predicate = (!icmp_ln83_1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 347 [1/1] (1.23ns)   --->   "%store_ln87 = store i32 %add_ln87_5, i11 %bucket_addr_11" [sort.c:87]   --->   Operation 347 'store' 'store_ln87' <Predicate = (!icmp_ln83_1)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_21 : Operation 348 [1/1] (1.01ns)   --->   "%add_ln12_6 = add i32 %empty_23, i32 1" [../../common/hercules.c:12]   --->   Operation 348 'add' 'add_ln12_6' <Predicate = (!icmp_ln83_1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 349 [1/1] (0.00ns)   --->   "%or_ln12_1 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i20.i12.i32, i32 %add_ln12_6, i32 %add_ln87_5, i20 0, i12 %add_ln86_7, i32 0" [../../common/hercules.c:12]   --->   Operation 349 'bitconcatenate' 'or_ln12_1' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_21 : Operation 350 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_14, i128 %or_ln12_1, i16 65520" [../../common/hercules.c:12]   --->   Operation 350 'store' 'store_ln12' <Predicate = (!icmp_ln83_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_21 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_9)   --->   "%ashr_ln86_7 = ashr i32 %b_load_3, i32 %zext_ln79" [sort.c:86]   --->   Operation 351 'ashr' 'ashr_ln86_7' <Predicate = (!icmp_ln83_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_9)   --->   "%trunc_ln86_3 = trunc i32 %ashr_ln86_7" [sort.c:86]   --->   Operation 352 'trunc' 'trunc_ln86_3' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_21 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_9)   --->   "%shl_ln86_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %trunc_ln86_3, i9 0" [sort.c:86]   --->   Operation 353 'bitconcatenate' 'shl_ln86_7' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_21 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_9)   --->   "%zext_ln86_8 = zext i11 %shl_ln86_7" [sort.c:86]   --->   Operation 354 'zext' 'zext_ln86_8' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_21 : Operation 355 [1/1] (1.38ns) (out node of the LUT)   --->   "%add_ln86_9 = add i12 %zext_ln86_2, i12 %zext_ln86_8" [sort.c:86]   --->   Operation 355 'add' 'add_ln86_9' <Predicate = (!icmp_ln83_1)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 9> <Delay = 1.23>
ST_22 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln87_6 = zext i12 %add_ln86_8" [sort.c:87]   --->   Operation 356 'zext' 'zext_ln87_6' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_22 : Operation 357 [1/1] (0.00ns)   --->   "%bucket_addr_12 = getelementptr i32 %bucket, i64 0, i64 %zext_ln87_6" [sort.c:87]   --->   Operation 357 'getelementptr' 'bucket_addr_12' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_22 : Operation 358 [2/2] (1.23ns)   --->   "%bucket_load_12 = load i11 %bucket_addr_12" [sort.c:87]   --->   Operation 358 'load' 'bucket_load_12' <Predicate = (!icmp_ln83_1)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 23 <SV = 10> <Delay = 3.49>
ST_23 : Operation 359 [1/2] (1.23ns)   --->   "%bucket_load_12 = load i11 %bucket_addr_12" [sort.c:87]   --->   Operation 359 'load' 'bucket_load_12' <Predicate = (!icmp_ln83_1)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_23 : Operation 360 [1/1] (1.01ns)   --->   "%add_ln87_6 = add i32 %bucket_load_12, i32 1" [sort.c:87]   --->   Operation 360 'add' 'add_ln87_6' <Predicate = (!icmp_ln83_1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 361 [1/1] (1.23ns)   --->   "%store_ln87 = store i32 %add_ln87_6, i11 %bucket_addr_12" [sort.c:87]   --->   Operation 361 'store' 'store_ln87' <Predicate = (!icmp_ln83_1)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_23 : Operation 362 [1/1] (1.01ns)   --->   "%add_ln12_7 = add i32 %empty_23, i32 2" [../../common/hercules.c:12]   --->   Operation 362 'add' 'add_ln12_7' <Predicate = (!icmp_ln83_1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 363 [1/1] (0.00ns)   --->   "%or_ln12_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i20.i12.i32, i32 %add_ln12_7, i32 %add_ln87_6, i20 0, i12 %add_ln86_8, i32 0" [../../common/hercules.c:12]   --->   Operation 363 'bitconcatenate' 'or_ln12_2' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_23 : Operation 364 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_16, i128 %or_ln12_2, i16 65520" [../../common/hercules.c:12]   --->   Operation 364 'store' 'store_ln12' <Predicate = (!icmp_ln83_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_23 : Operation 365 [1/1] (1.01ns)   --->   "%add_ln12_8 = add i32 %empty_23, i32 3" [../../common/hercules.c:12]   --->   Operation 365 'add' 'add_ln12_8' <Predicate = (!icmp_ln83_1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 11> <Delay = 1.23>
ST_24 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln87_7 = zext i12 %add_ln86_9" [sort.c:87]   --->   Operation 366 'zext' 'zext_ln87_7' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_24 : Operation 367 [1/1] (0.00ns)   --->   "%bucket_addr_13 = getelementptr i32 %bucket, i64 0, i64 %zext_ln87_7" [sort.c:87]   --->   Operation 367 'getelementptr' 'bucket_addr_13' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_24 : Operation 368 [2/2] (1.23ns)   --->   "%bucket_load_13 = load i11 %bucket_addr_13" [sort.c:87]   --->   Operation 368 'load' 'bucket_load_13' <Predicate = (!icmp_ln83_1)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 25 <SV = 12> <Delay = 3.49>
ST_25 : Operation 369 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [sort.c:81]   --->   Operation 369 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_25 : Operation 370 [1/2] (1.23ns)   --->   "%bucket_load_13 = load i11 %bucket_addr_13" [sort.c:87]   --->   Operation 370 'load' 'bucket_load_13' <Predicate = (!icmp_ln83_1)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_25 : Operation 371 [1/1] (1.01ns)   --->   "%add_ln87_7 = add i32 %bucket_load_13, i32 1" [sort.c:87]   --->   Operation 371 'add' 'add_ln87_7' <Predicate = (!icmp_ln83_1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 372 [1/1] (1.23ns)   --->   "%store_ln87 = store i32 %add_ln87_7, i11 %bucket_addr_13" [sort.c:87]   --->   Operation 372 'store' 'store_ln87' <Predicate = (!icmp_ln83_1)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_25 : Operation 373 [1/1] (0.00ns)   --->   "%or_ln12_3 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i20.i12.i32, i32 %add_ln12_8, i32 %add_ln87_7, i20 0, i12 %add_ln86_9, i32 0" [../../common/hercules.c:12]   --->   Operation 373 'bitconcatenate' 'or_ln12_3' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_25 : Operation 374 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_17, i128 %or_ln12_3, i16 65520" [../../common/hercules.c:12]   --->   Operation 374 'store' 'store_ln12' <Predicate = (!icmp_ln83_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_25 : Operation 375 [1/1] (1.01ns)   --->   "%add_ln83_2 = add i32 %empty_23, i32 4" [sort.c:83]   --->   Operation 375 'add' 'add_ln83_2' <Predicate = (!icmp_ln83_1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 376 'br' 'br_ln0' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>

State 26 <SV = 5> <Delay = 1.23>
ST_26 : Operation 377 [2/2] (1.23ns)   --->   "%bucket_load_1 = load i11 %bucket_addr" [sort.c:95]   --->   Operation 377 'load' 'bucket_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 27 <SV = 7> <Delay = 2.14>
ST_27 : Operation 378 [1/1] (0.00ns)   --->   "%radixID = phi i8 %add_ln21_2, void %.split12, i8 0, void" [sort.c:21]   --->   Operation 378 'phi' 'radixID' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 379 [1/1] (0.00ns)   --->   "%empty_27 = phi i32 %add_ln21_1, void %.split12, i32 %add_ln83_4, void" [sort.c:21]   --->   Operation 379 'phi' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 380 [1/1] (0.76ns)   --->   "%add_ln21_2 = add i8 %radixID, i8 1" [sort.c:21]   --->   Operation 380 'add' 'add_ln21_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 381 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 381 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 382 [1/1] (0.84ns)   --->   "%icmp_ln21 = icmp_eq  i8 %radixID, i8 128" [sort.c:21]   --->   Operation 382 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 383 [1/1] (0.00ns)   --->   "%empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 383 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 384 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split12, void %local_scan.exit" [sort.c:21]   --->   Operation 384 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i8 %radixID" [sort.c:23]   --->   Operation 385 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_27 : Operation 386 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %trunc_ln23, i4 0" [sort.c:23]   --->   Operation 386 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_27 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i11 %shl_ln1" [sort.c:22]   --->   Operation 387 'zext' 'zext_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_27 : Operation 388 [1/1] (0.00ns)   --->   "%empty_29 = trunc i32 %empty_27" [sort.c:21]   --->   Operation 388 'trunc' 'empty_29' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_27 : Operation 389 [1/1] (0.00ns)   --->   "%bucket_addr_4 = getelementptr i32 %bucket, i64 0, i64 %zext_ln22" [sort.c:22]   --->   Operation 389 'getelementptr' 'bucket_addr_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_27 : Operation 390 [2/2] (1.23ns)   --->   "%bucket_load_4 = load i11 %bucket_addr_4" [sort.c:22]   --->   Operation 390 'load' 'bucket_load_4' <Predicate = (!icmp_ln21)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_27 : Operation 391 [1/1] (0.90ns)   --->   "%add_ln13_13 = add i21 %empty_29, i21 1" [../../common/hercules.c:13]   --->   Operation 391 'add' 'add_ln13_13' <Predicate = (!icmp_ln21)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i21 %add_ln13_13" [sort.c:23]   --->   Operation 392 'zext' 'zext_ln23' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_27 : Operation 393 [1/1] (0.00ns)   --->   "%checkdata_addr_19 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln23" [../../common/hercules.c:9]   --->   Operation 393 'getelementptr' 'checkdata_addr_19' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_27 : Operation 394 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_19, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 394 'store' 'store_ln9' <Predicate = (!icmp_ln21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_27 : Operation 395 [1/1] (0.90ns)   --->   "%add_ln13_14 = add i21 %empty_29, i21 2" [../../common/hercules.c:13]   --->   Operation 395 'add' 'add_ln13_14' <Predicate = (!icmp_ln21)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i21 %add_ln13_14" [sort.c:23]   --->   Operation 396 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_27 : Operation 397 [1/1] (0.00ns)   --->   "%checkdata_addr_20 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln23_1" [../../common/hercules.c:9]   --->   Operation 397 'getelementptr' 'checkdata_addr_20' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_27 : Operation 398 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_20, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 398 'store' 'store_ln9' <Predicate = (!icmp_ln21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>

State 28 <SV = 8> <Delay = 2.14>
ST_28 : Operation 399 [1/2] (1.23ns)   --->   "%bucket_load_4 = load i11 %bucket_addr_4" [sort.c:22]   --->   Operation 399 'load' 'bucket_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_28 : Operation 400 [1/1] (0.00ns)   --->   "%or_ln23 = or i11 %shl_ln1, i11 1" [sort.c:23]   --->   Operation 400 'or' 'or_ln23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i11 %or_ln23" [sort.c:24]   --->   Operation 401 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 402 [1/1] (0.00ns)   --->   "%bucket_addr_14 = getelementptr i32 %bucket, i64 0, i64 %zext_ln24" [sort.c:24]   --->   Operation 402 'getelementptr' 'bucket_addr_14' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 403 [2/2] (1.23ns)   --->   "%bucket_load_14 = load i11 %bucket_addr_14" [sort.c:24]   --->   Operation 403 'load' 'bucket_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_28 : Operation 404 [1/1] (0.90ns)   --->   "%add_ln13_15 = add i21 %empty_29, i21 3" [../../common/hercules.c:13]   --->   Operation 404 'add' 'add_ln13_15' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i21 %add_ln13_15" [sort.c:23]   --->   Operation 405 'zext' 'zext_ln23_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 406 [1/1] (0.00ns)   --->   "%checkdata_addr_21 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln23_2" [../../common/hercules.c:9]   --->   Operation 406 'getelementptr' 'checkdata_addr_21' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 407 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_21, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 407 'store' 'store_ln9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_28 : Operation 408 [1/1] (0.90ns)   --->   "%add_ln13_16 = add i21 %empty_29, i21 4" [../../common/hercules.c:13]   --->   Operation 408 'add' 'add_ln13_16' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i21 %add_ln13_16" [sort.c:23]   --->   Operation 409 'zext' 'zext_ln23_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 410 [1/1] (0.00ns)   --->   "%checkdata_addr_22 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln23_3" [../../common/hercules.c:9]   --->   Operation 410 'getelementptr' 'checkdata_addr_22' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 411 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_22, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 411 'store' 'store_ln9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>

State 29 <SV = 9> <Delay = 2.25>
ST_29 : Operation 412 [1/2] (1.23ns)   --->   "%bucket_load_14 = load i11 %bucket_addr_14" [sort.c:24]   --->   Operation 412 'load' 'bucket_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_29 : Operation 413 [1/1] (1.01ns)   --->   "%add_ln24 = add i32 %bucket_load_14, i32 %bucket_load_4" [sort.c:24]   --->   Operation 413 'add' 'add_ln24' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 414 [1/1] (0.00ns)   --->   "%or_ln23_1 = or i11 %shl_ln1, i11 2" [sort.c:23]   --->   Operation 414 'or' 'or_ln23_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i11 %or_ln23_1" [sort.c:24]   --->   Operation 415 'zext' 'zext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 416 [1/1] (0.00ns)   --->   "%bucket_addr_15 = getelementptr i32 %bucket, i64 0, i64 %zext_ln24_1" [sort.c:24]   --->   Operation 416 'getelementptr' 'bucket_addr_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 417 [2/2] (1.23ns)   --->   "%bucket_load_15 = load i11 %bucket_addr_15" [sort.c:24]   --->   Operation 417 'load' 'bucket_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_29 : Operation 418 [1/1] (0.90ns)   --->   "%add_ln13_17 = add i21 %empty_29, i21 5" [../../common/hercules.c:13]   --->   Operation 418 'add' 'add_ln13_17' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i21 %add_ln13_17" [sort.c:23]   --->   Operation 419 'zext' 'zext_ln23_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 420 [1/1] (0.00ns)   --->   "%checkdata_addr_23 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln23_4" [../../common/hercules.c:9]   --->   Operation 420 'getelementptr' 'checkdata_addr_23' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 421 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_23, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 421 'store' 'store_ln9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_29 : Operation 422 [1/1] (0.90ns)   --->   "%add_ln13_18 = add i21 %empty_29, i21 6" [../../common/hercules.c:13]   --->   Operation 422 'add' 'add_ln13_18' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i21 %add_ln13_18" [sort.c:23]   --->   Operation 423 'zext' 'zext_ln23_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 424 [1/1] (0.00ns)   --->   "%checkdata_addr_24 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln23_5" [../../common/hercules.c:9]   --->   Operation 424 'getelementptr' 'checkdata_addr_24' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 425 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_24, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 425 'store' 'store_ln9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>

State 30 <SV = 10> <Delay = 2.14>
ST_30 : Operation 426 [1/2] (1.23ns)   --->   "%bucket_load_15 = load i11 %bucket_addr_15" [sort.c:24]   --->   Operation 426 'load' 'bucket_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_30 : Operation 427 [1/1] (0.00ns)   --->   "%or_ln23_2 = or i11 %shl_ln1, i11 3" [sort.c:23]   --->   Operation 427 'or' 'or_ln23_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln24_2 = zext i11 %or_ln23_2" [sort.c:24]   --->   Operation 428 'zext' 'zext_ln24_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 429 [1/1] (0.00ns)   --->   "%bucket_addr_16 = getelementptr i32 %bucket, i64 0, i64 %zext_ln24_2" [sort.c:24]   --->   Operation 429 'getelementptr' 'bucket_addr_16' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 430 [2/2] (1.23ns)   --->   "%bucket_load_16 = load i11 %bucket_addr_16" [sort.c:24]   --->   Operation 430 'load' 'bucket_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_30 : Operation 431 [1/1] (0.90ns)   --->   "%add_ln13_19 = add i21 %empty_29, i21 7" [../../common/hercules.c:13]   --->   Operation 431 'add' 'add_ln13_19' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln23_6 = zext i21 %add_ln13_19" [sort.c:23]   --->   Operation 432 'zext' 'zext_ln23_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 433 [1/1] (0.00ns)   --->   "%checkdata_addr_25 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln23_6" [../../common/hercules.c:9]   --->   Operation 433 'getelementptr' 'checkdata_addr_25' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 434 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_25, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 434 'store' 'store_ln9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_30 : Operation 435 [1/1] (0.90ns)   --->   "%add_ln13_20 = add i21 %empty_29, i21 8" [../../common/hercules.c:13]   --->   Operation 435 'add' 'add_ln13_20' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln23_7 = zext i21 %add_ln13_20" [sort.c:23]   --->   Operation 436 'zext' 'zext_ln23_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 437 [1/1] (0.00ns)   --->   "%checkdata_addr_26 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln23_7" [../../common/hercules.c:9]   --->   Operation 437 'getelementptr' 'checkdata_addr_26' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 438 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_26, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 438 'store' 'store_ln9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>

State 31 <SV = 11> <Delay = 2.14>
ST_31 : Operation 439 [1/2] (1.23ns)   --->   "%bucket_load_16 = load i11 %bucket_addr_16" [sort.c:24]   --->   Operation 439 'load' 'bucket_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_31 : Operation 440 [1/1] (0.00ns)   --->   "%or_ln23_3 = or i11 %shl_ln1, i11 4" [sort.c:23]   --->   Operation 440 'or' 'or_ln23_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln24_3 = zext i11 %or_ln23_3" [sort.c:24]   --->   Operation 441 'zext' 'zext_ln24_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 442 [1/1] (0.00ns)   --->   "%bucket_addr_17 = getelementptr i32 %bucket, i64 0, i64 %zext_ln24_3" [sort.c:24]   --->   Operation 442 'getelementptr' 'bucket_addr_17' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 443 [2/2] (1.23ns)   --->   "%bucket_load_17 = load i11 %bucket_addr_17" [sort.c:24]   --->   Operation 443 'load' 'bucket_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_31 : Operation 444 [1/1] (0.90ns)   --->   "%add_ln13_21 = add i21 %empty_29, i21 9" [../../common/hercules.c:13]   --->   Operation 444 'add' 'add_ln13_21' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln23_8 = zext i21 %add_ln13_21" [sort.c:23]   --->   Operation 445 'zext' 'zext_ln23_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 446 [1/1] (0.00ns)   --->   "%checkdata_addr_27 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln23_8" [../../common/hercules.c:9]   --->   Operation 446 'getelementptr' 'checkdata_addr_27' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 447 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_27, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 447 'store' 'store_ln9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_31 : Operation 448 [1/1] (0.90ns)   --->   "%add_ln13_22 = add i21 %empty_29, i21 10" [../../common/hercules.c:13]   --->   Operation 448 'add' 'add_ln13_22' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln23_9 = zext i21 %add_ln13_22" [sort.c:23]   --->   Operation 449 'zext' 'zext_ln23_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 450 [1/1] (0.00ns)   --->   "%checkdata_addr_28 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln23_9" [../../common/hercules.c:9]   --->   Operation 450 'getelementptr' 'checkdata_addr_28' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 451 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_28, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 451 'store' 'store_ln9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>

State 32 <SV = 12> <Delay = 2.14>
ST_32 : Operation 452 [1/2] (1.23ns)   --->   "%bucket_load_17 = load i11 %bucket_addr_17" [sort.c:24]   --->   Operation 452 'load' 'bucket_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_32 : Operation 453 [1/1] (0.00ns)   --->   "%or_ln23_4 = or i11 %shl_ln1, i11 5" [sort.c:23]   --->   Operation 453 'or' 'or_ln23_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln24_4 = zext i11 %or_ln23_4" [sort.c:24]   --->   Operation 454 'zext' 'zext_ln24_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 455 [1/1] (0.00ns)   --->   "%bucket_addr_18 = getelementptr i32 %bucket, i64 0, i64 %zext_ln24_4" [sort.c:24]   --->   Operation 455 'getelementptr' 'bucket_addr_18' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 456 [2/2] (1.23ns)   --->   "%bucket_load_18 = load i11 %bucket_addr_18" [sort.c:24]   --->   Operation 456 'load' 'bucket_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_32 : Operation 457 [1/1] (0.90ns)   --->   "%add_ln13_23 = add i21 %empty_29, i21 11" [../../common/hercules.c:13]   --->   Operation 457 'add' 'add_ln13_23' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln23_10 = zext i21 %add_ln13_23" [sort.c:23]   --->   Operation 458 'zext' 'zext_ln23_10' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 459 [1/1] (0.00ns)   --->   "%checkdata_addr_29 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln23_10" [../../common/hercules.c:9]   --->   Operation 459 'getelementptr' 'checkdata_addr_29' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 460 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_29, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 460 'store' 'store_ln9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_32 : Operation 461 [1/1] (0.90ns)   --->   "%add_ln13_24 = add i21 %empty_29, i21 12" [../../common/hercules.c:13]   --->   Operation 461 'add' 'add_ln13_24' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln23_11 = zext i21 %add_ln13_24" [sort.c:23]   --->   Operation 462 'zext' 'zext_ln23_11' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 463 [1/1] (0.00ns)   --->   "%checkdata_addr_30 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln23_11" [../../common/hercules.c:9]   --->   Operation 463 'getelementptr' 'checkdata_addr_30' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 464 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_30, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 464 'store' 'store_ln9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>

State 33 <SV = 13> <Delay = 2.14>
ST_33 : Operation 465 [1/2] (1.23ns)   --->   "%bucket_load_18 = load i11 %bucket_addr_18" [sort.c:24]   --->   Operation 465 'load' 'bucket_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_33 : Operation 466 [1/1] (0.00ns)   --->   "%or_ln23_5 = or i11 %shl_ln1, i11 6" [sort.c:23]   --->   Operation 466 'or' 'or_ln23_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln24_5 = zext i11 %or_ln23_5" [sort.c:24]   --->   Operation 467 'zext' 'zext_ln24_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 468 [1/1] (0.00ns)   --->   "%bucket_addr_19 = getelementptr i32 %bucket, i64 0, i64 %zext_ln24_5" [sort.c:24]   --->   Operation 468 'getelementptr' 'bucket_addr_19' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 469 [2/2] (1.23ns)   --->   "%bucket_load_19 = load i11 %bucket_addr_19" [sort.c:24]   --->   Operation 469 'load' 'bucket_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_33 : Operation 470 [1/1] (0.90ns)   --->   "%add_ln13_25 = add i21 %empty_29, i21 13" [../../common/hercules.c:13]   --->   Operation 470 'add' 'add_ln13_25' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln23_12 = zext i21 %add_ln13_25" [sort.c:23]   --->   Operation 471 'zext' 'zext_ln23_12' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 472 [1/1] (0.00ns)   --->   "%checkdata_addr_31 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln23_12" [../../common/hercules.c:9]   --->   Operation 472 'getelementptr' 'checkdata_addr_31' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 473 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_31, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 473 'store' 'store_ln9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_33 : Operation 474 [1/1] (0.90ns)   --->   "%add_ln13_26 = add i21 %empty_29, i21 14" [../../common/hercules.c:13]   --->   Operation 474 'add' 'add_ln13_26' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln23_13 = zext i21 %add_ln13_26" [sort.c:23]   --->   Operation 475 'zext' 'zext_ln23_13' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 476 [1/1] (0.00ns)   --->   "%checkdata_addr_32 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln23_13" [../../common/hercules.c:9]   --->   Operation 476 'getelementptr' 'checkdata_addr_32' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 477 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_32, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 477 'store' 'store_ln9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>

State 34 <SV = 14> <Delay = 2.25>
ST_34 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i32 %empty_27" [sort.c:22]   --->   Operation 478 'zext' 'zext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 479 [1/1] (0.00ns)   --->   "%checkdata_addr_18 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln22_1" [../../common/hercules.c:9]   --->   Operation 479 'getelementptr' 'checkdata_addr_18' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 480 [1/1] (0.00ns)   --->   "%tmp1 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %empty_27, i32 %add_ln24, i21 0, i11 %or_ln23, i32 0" [../../common/hercules.c:12]   --->   Operation 480 'bitconcatenate' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 481 [1/1] (0.00ns)   --->   "%or_ln12_8 = or i128 %tmp1, i128 2" [../../common/hercules.c:12]   --->   Operation 481 'or' 'or_ln12_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 482 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_18, i128 %or_ln12_8, i16 65535" [../../common/hercules.c:12]   --->   Operation 482 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_34 : Operation 483 [1/1] (1.01ns)   --->   "%add_ln24_1 = add i32 %bucket_load_15, i32 %add_ln24" [sort.c:24]   --->   Operation 483 'add' 'add_ln24_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 484 [1/1] (1.01ns)   --->   "%add_ln12_9 = add i32 %empty_27, i32 1" [../../common/hercules.c:12]   --->   Operation 484 'add' 'add_ln12_9' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 485 [1/1] (0.00ns)   --->   "%or_ln12_9 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_9, i32 %add_ln24_1, i21 0, i11 %or_ln23_1, i32 0" [../../common/hercules.c:12]   --->   Operation 485 'bitconcatenate' 'or_ln12_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 486 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_19, i128 %or_ln12_9, i16 65520" [../../common/hercules.c:12]   --->   Operation 486 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_34 : Operation 487 [1/2] (1.23ns)   --->   "%bucket_load_19 = load i11 %bucket_addr_19" [sort.c:24]   --->   Operation 487 'load' 'bucket_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_34 : Operation 488 [1/1] (0.00ns)   --->   "%or_ln23_6 = or i11 %shl_ln1, i11 7" [sort.c:23]   --->   Operation 488 'or' 'or_ln23_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln24_6 = zext i11 %or_ln23_6" [sort.c:24]   --->   Operation 489 'zext' 'zext_ln24_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 490 [1/1] (0.00ns)   --->   "%bucket_addr_20 = getelementptr i32 %bucket, i64 0, i64 %zext_ln24_6" [sort.c:24]   --->   Operation 490 'getelementptr' 'bucket_addr_20' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 491 [2/2] (1.23ns)   --->   "%bucket_load_20 = load i11 %bucket_addr_20" [sort.c:24]   --->   Operation 491 'load' 'bucket_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 35 <SV = 15> <Delay = 3.26>
ST_35 : Operation 492 [1/1] (1.01ns)   --->   "%add_ln24_2 = add i32 %bucket_load_16, i32 %add_ln24_1" [sort.c:24]   --->   Operation 492 'add' 'add_ln24_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 493 [1/1] (1.01ns)   --->   "%add_ln12_10 = add i32 %empty_27, i32 2" [../../common/hercules.c:12]   --->   Operation 493 'add' 'add_ln12_10' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 494 [1/1] (0.00ns)   --->   "%or_ln12_10 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_10, i32 %add_ln24_2, i21 0, i11 %or_ln23_2, i32 0" [../../common/hercules.c:12]   --->   Operation 494 'bitconcatenate' 'or_ln12_10' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 495 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_20, i128 %or_ln12_10, i16 65520" [../../common/hercules.c:12]   --->   Operation 495 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_35 : Operation 496 [1/1] (1.01ns)   --->   "%add_ln24_3 = add i32 %bucket_load_17, i32 %add_ln24_2" [sort.c:24]   --->   Operation 496 'add' 'add_ln24_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 497 [1/1] (1.01ns)   --->   "%add_ln12_11 = add i32 %empty_27, i32 3" [../../common/hercules.c:12]   --->   Operation 497 'add' 'add_ln12_11' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 498 [1/1] (0.00ns)   --->   "%or_ln12_11 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_11, i32 %add_ln24_3, i21 0, i11 %or_ln23_3, i32 0" [../../common/hercules.c:12]   --->   Operation 498 'bitconcatenate' 'or_ln12_11' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 499 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_21, i128 %or_ln12_11, i16 65520" [../../common/hercules.c:12]   --->   Operation 499 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_35 : Operation 500 [1/2] (1.23ns)   --->   "%bucket_load_20 = load i11 %bucket_addr_20" [sort.c:24]   --->   Operation 500 'load' 'bucket_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_35 : Operation 501 [1/1] (0.00ns)   --->   "%or_ln23_7 = or i11 %shl_ln1, i11 8" [sort.c:23]   --->   Operation 501 'or' 'or_ln23_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln24_7 = zext i11 %or_ln23_7" [sort.c:24]   --->   Operation 502 'zext' 'zext_ln24_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 503 [1/1] (0.00ns)   --->   "%bucket_addr_21 = getelementptr i32 %bucket, i64 0, i64 %zext_ln24_7" [sort.c:24]   --->   Operation 503 'getelementptr' 'bucket_addr_21' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 504 [2/2] (1.23ns)   --->   "%bucket_load_21 = load i11 %bucket_addr_21" [sort.c:24]   --->   Operation 504 'load' 'bucket_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 36 <SV = 16> <Delay = 3.26>
ST_36 : Operation 505 [1/1] (1.01ns)   --->   "%add_ln24_4 = add i32 %bucket_load_18, i32 %add_ln24_3" [sort.c:24]   --->   Operation 505 'add' 'add_ln24_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 506 [1/1] (1.01ns)   --->   "%add_ln12_12 = add i32 %empty_27, i32 4" [../../common/hercules.c:12]   --->   Operation 506 'add' 'add_ln12_12' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 507 [1/1] (0.00ns)   --->   "%or_ln12_12 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_12, i32 %add_ln24_4, i21 0, i11 %or_ln23_4, i32 0" [../../common/hercules.c:12]   --->   Operation 507 'bitconcatenate' 'or_ln12_12' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 508 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_22, i128 %or_ln12_12, i16 65520" [../../common/hercules.c:12]   --->   Operation 508 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_36 : Operation 509 [1/1] (1.01ns)   --->   "%add_ln24_5 = add i32 %bucket_load_19, i32 %add_ln24_4" [sort.c:24]   --->   Operation 509 'add' 'add_ln24_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 510 [1/1] (1.01ns)   --->   "%add_ln12_13 = add i32 %empty_27, i32 5" [../../common/hercules.c:12]   --->   Operation 510 'add' 'add_ln12_13' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 511 [1/1] (0.00ns)   --->   "%or_ln12_13 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_13, i32 %add_ln24_5, i21 0, i11 %or_ln23_5, i32 0" [../../common/hercules.c:12]   --->   Operation 511 'bitconcatenate' 'or_ln12_13' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 512 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_23, i128 %or_ln12_13, i16 65520" [../../common/hercules.c:12]   --->   Operation 512 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_36 : Operation 513 [1/2] (1.23ns)   --->   "%bucket_load_21 = load i11 %bucket_addr_21" [sort.c:24]   --->   Operation 513 'load' 'bucket_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_36 : Operation 514 [1/1] (0.00ns)   --->   "%or_ln23_8 = or i11 %shl_ln1, i11 9" [sort.c:23]   --->   Operation 514 'or' 'or_ln23_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln24_8 = zext i11 %or_ln23_8" [sort.c:24]   --->   Operation 515 'zext' 'zext_ln24_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 516 [1/1] (0.00ns)   --->   "%bucket_addr_22 = getelementptr i32 %bucket, i64 0, i64 %zext_ln24_8" [sort.c:24]   --->   Operation 516 'getelementptr' 'bucket_addr_22' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 517 [2/2] (1.23ns)   --->   "%bucket_load_22 = load i11 %bucket_addr_22" [sort.c:24]   --->   Operation 517 'load' 'bucket_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 37 <SV = 17> <Delay = 3.26>
ST_37 : Operation 518 [1/1] (1.01ns)   --->   "%add_ln24_6 = add i32 %bucket_load_20, i32 %add_ln24_5" [sort.c:24]   --->   Operation 518 'add' 'add_ln24_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 519 [1/1] (1.01ns)   --->   "%add_ln12_14 = add i32 %empty_27, i32 6" [../../common/hercules.c:12]   --->   Operation 519 'add' 'add_ln12_14' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 520 [1/1] (0.00ns)   --->   "%or_ln12_14 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_14, i32 %add_ln24_6, i21 0, i11 %or_ln23_6, i32 0" [../../common/hercules.c:12]   --->   Operation 520 'bitconcatenate' 'or_ln12_14' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 521 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_24, i128 %or_ln12_14, i16 65520" [../../common/hercules.c:12]   --->   Operation 521 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_37 : Operation 522 [1/1] (1.01ns)   --->   "%add_ln24_7 = add i32 %bucket_load_21, i32 %add_ln24_6" [sort.c:24]   --->   Operation 522 'add' 'add_ln24_7' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 523 [1/1] (1.01ns)   --->   "%add_ln12_15 = add i32 %empty_27, i32 7" [../../common/hercules.c:12]   --->   Operation 523 'add' 'add_ln12_15' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 524 [1/1] (0.00ns)   --->   "%or_ln12_15 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_15, i32 %add_ln24_7, i21 0, i11 %or_ln23_7, i32 0" [../../common/hercules.c:12]   --->   Operation 524 'bitconcatenate' 'or_ln12_15' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 525 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_25, i128 %or_ln12_15, i16 65520" [../../common/hercules.c:12]   --->   Operation 525 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_37 : Operation 526 [1/2] (1.23ns)   --->   "%bucket_load_22 = load i11 %bucket_addr_22" [sort.c:24]   --->   Operation 526 'load' 'bucket_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_37 : Operation 527 [1/1] (0.00ns)   --->   "%or_ln23_9 = or i11 %shl_ln1, i11 10" [sort.c:23]   --->   Operation 527 'or' 'or_ln23_9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln24_9 = zext i11 %or_ln23_9" [sort.c:24]   --->   Operation 528 'zext' 'zext_ln24_9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 529 [1/1] (0.00ns)   --->   "%bucket_addr_23 = getelementptr i32 %bucket, i64 0, i64 %zext_ln24_9" [sort.c:24]   --->   Operation 529 'getelementptr' 'bucket_addr_23' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 530 [2/2] (1.23ns)   --->   "%bucket_load_23 = load i11 %bucket_addr_23" [sort.c:24]   --->   Operation 530 'load' 'bucket_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 38 <SV = 18> <Delay = 3.49>
ST_38 : Operation 531 [1/1] (1.01ns)   --->   "%add_ln24_8 = add i32 %bucket_load_22, i32 %add_ln24_7" [sort.c:24]   --->   Operation 531 'add' 'add_ln24_8' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 532 [1/1] (1.01ns)   --->   "%add_ln12_16 = add i32 %empty_27, i32 8" [../../common/hercules.c:12]   --->   Operation 532 'add' 'add_ln12_16' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 533 [1/1] (0.00ns)   --->   "%or_ln12_16 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_16, i32 %add_ln24_8, i21 0, i11 %or_ln23_8, i32 0" [../../common/hercules.c:12]   --->   Operation 533 'bitconcatenate' 'or_ln12_16' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 534 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_26, i128 %or_ln12_16, i16 65520" [../../common/hercules.c:12]   --->   Operation 534 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_38 : Operation 535 [1/2] (1.23ns)   --->   "%bucket_load_23 = load i11 %bucket_addr_23" [sort.c:24]   --->   Operation 535 'load' 'bucket_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_38 : Operation 536 [1/1] (1.01ns)   --->   "%add_ln24_9 = add i32 %bucket_load_23, i32 %add_ln24_8" [sort.c:24]   --->   Operation 536 'add' 'add_ln24_9' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 537 [1/1] (1.01ns)   --->   "%add_ln12_17 = add i32 %empty_27, i32 9" [../../common/hercules.c:12]   --->   Operation 537 'add' 'add_ln12_17' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 538 [1/1] (0.00ns)   --->   "%or_ln12_17 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_17, i32 %add_ln24_9, i21 0, i11 %or_ln23_9, i32 0" [../../common/hercules.c:12]   --->   Operation 538 'bitconcatenate' 'or_ln12_17' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 539 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_27, i128 %or_ln12_17, i16 65520" [../../common/hercules.c:12]   --->   Operation 539 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_38 : Operation 540 [1/1] (0.00ns)   --->   "%or_ln23_10 = or i11 %shl_ln1, i11 11" [sort.c:23]   --->   Operation 540 'or' 'or_ln23_10' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln24_10 = zext i11 %or_ln23_10" [sort.c:24]   --->   Operation 541 'zext' 'zext_ln24_10' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 542 [1/1] (0.00ns)   --->   "%bucket_addr_24 = getelementptr i32 %bucket, i64 0, i64 %zext_ln24_10" [sort.c:24]   --->   Operation 542 'getelementptr' 'bucket_addr_24' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 543 [2/2] (1.23ns)   --->   "%bucket_load_24 = load i11 %bucket_addr_24" [sort.c:24]   --->   Operation 543 'load' 'bucket_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 39 <SV = 19> <Delay = 3.49>
ST_39 : Operation 544 [1/2] (1.23ns)   --->   "%bucket_load_24 = load i11 %bucket_addr_24" [sort.c:24]   --->   Operation 544 'load' 'bucket_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_39 : Operation 545 [1/1] (1.01ns)   --->   "%add_ln24_10 = add i32 %bucket_load_24, i32 %add_ln24_9" [sort.c:24]   --->   Operation 545 'add' 'add_ln24_10' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 546 [1/1] (1.01ns)   --->   "%add_ln12_18 = add i32 %empty_27, i32 10" [../../common/hercules.c:12]   --->   Operation 546 'add' 'add_ln12_18' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 547 [1/1] (0.00ns)   --->   "%or_ln12_18 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_18, i32 %add_ln24_10, i21 0, i11 %or_ln23_10, i32 0" [../../common/hercules.c:12]   --->   Operation 547 'bitconcatenate' 'or_ln12_18' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 548 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_28, i128 %or_ln12_18, i16 65520" [../../common/hercules.c:12]   --->   Operation 548 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_39 : Operation 549 [1/1] (0.00ns)   --->   "%or_ln23_11 = or i11 %shl_ln1, i11 12" [sort.c:23]   --->   Operation 549 'or' 'or_ln23_11' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln24_11 = zext i11 %or_ln23_11" [sort.c:24]   --->   Operation 550 'zext' 'zext_ln24_11' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 551 [1/1] (0.00ns)   --->   "%bucket_addr_25 = getelementptr i32 %bucket, i64 0, i64 %zext_ln24_11" [sort.c:24]   --->   Operation 551 'getelementptr' 'bucket_addr_25' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 552 [2/2] (1.23ns)   --->   "%bucket_load_25 = load i11 %bucket_addr_25" [sort.c:24]   --->   Operation 552 'load' 'bucket_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 40 <SV = 20> <Delay = 3.49>
ST_40 : Operation 553 [1/2] (1.23ns)   --->   "%bucket_load_25 = load i11 %bucket_addr_25" [sort.c:24]   --->   Operation 553 'load' 'bucket_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_40 : Operation 554 [1/1] (1.01ns)   --->   "%add_ln24_11 = add i32 %bucket_load_25, i32 %add_ln24_10" [sort.c:24]   --->   Operation 554 'add' 'add_ln24_11' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 555 [1/1] (1.01ns)   --->   "%add_ln12_19 = add i32 %empty_27, i32 11" [../../common/hercules.c:12]   --->   Operation 555 'add' 'add_ln12_19' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 556 [1/1] (0.00ns)   --->   "%or_ln12_19 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_19, i32 %add_ln24_11, i21 0, i11 %or_ln23_11, i32 0" [../../common/hercules.c:12]   --->   Operation 556 'bitconcatenate' 'or_ln12_19' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 557 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_29, i128 %or_ln12_19, i16 65520" [../../common/hercules.c:12]   --->   Operation 557 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_40 : Operation 558 [1/1] (0.00ns)   --->   "%or_ln23_12 = or i11 %shl_ln1, i11 13" [sort.c:23]   --->   Operation 558 'or' 'or_ln23_12' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln24_12 = zext i11 %or_ln23_12" [sort.c:24]   --->   Operation 559 'zext' 'zext_ln24_12' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 560 [1/1] (0.00ns)   --->   "%bucket_addr_26 = getelementptr i32 %bucket, i64 0, i64 %zext_ln24_12" [sort.c:24]   --->   Operation 560 'getelementptr' 'bucket_addr_26' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 561 [2/2] (1.23ns)   --->   "%bucket_load_26 = load i11 %bucket_addr_26" [sort.c:24]   --->   Operation 561 'load' 'bucket_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 41 <SV = 21> <Delay = 3.49>
ST_41 : Operation 562 [1/2] (1.23ns)   --->   "%bucket_load_26 = load i11 %bucket_addr_26" [sort.c:24]   --->   Operation 562 'load' 'bucket_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_41 : Operation 563 [1/1] (1.01ns)   --->   "%add_ln24_12 = add i32 %bucket_load_26, i32 %add_ln24_11" [sort.c:24]   --->   Operation 563 'add' 'add_ln24_12' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 564 [1/1] (1.01ns)   --->   "%add_ln12_20 = add i32 %empty_27, i32 12" [../../common/hercules.c:12]   --->   Operation 564 'add' 'add_ln12_20' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 565 [1/1] (0.00ns)   --->   "%or_ln12_20 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_20, i32 %add_ln24_12, i21 0, i11 %or_ln23_12, i32 0" [../../common/hercules.c:12]   --->   Operation 565 'bitconcatenate' 'or_ln12_20' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 566 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_30, i128 %or_ln12_20, i16 65520" [../../common/hercules.c:12]   --->   Operation 566 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_41 : Operation 567 [1/1] (0.00ns)   --->   "%or_ln23_13 = or i11 %shl_ln1, i11 14" [sort.c:23]   --->   Operation 567 'or' 'or_ln23_13' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln24_13 = zext i11 %or_ln23_13" [sort.c:24]   --->   Operation 568 'zext' 'zext_ln24_13' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 569 [1/1] (0.00ns)   --->   "%bucket_addr_27 = getelementptr i32 %bucket, i64 0, i64 %zext_ln24_13" [sort.c:24]   --->   Operation 569 'getelementptr' 'bucket_addr_27' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 570 [2/2] (1.23ns)   --->   "%bucket_load_27 = load i11 %bucket_addr_27" [sort.c:24]   --->   Operation 570 'load' 'bucket_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 42 <SV = 22> <Delay = 3.49>
ST_42 : Operation 571 [1/2] (1.23ns)   --->   "%bucket_load_27 = load i11 %bucket_addr_27" [sort.c:24]   --->   Operation 571 'load' 'bucket_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_42 : Operation 572 [1/1] (1.01ns)   --->   "%add_ln24_13 = add i32 %bucket_load_27, i32 %add_ln24_12" [sort.c:24]   --->   Operation 572 'add' 'add_ln24_13' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 573 [1/1] (1.01ns)   --->   "%add_ln12_21 = add i32 %empty_27, i32 13" [../../common/hercules.c:12]   --->   Operation 573 'add' 'add_ln12_21' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 574 [1/1] (0.00ns)   --->   "%or_ln12_21 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_21, i32 %add_ln24_13, i21 0, i11 %or_ln23_13, i32 0" [../../common/hercules.c:12]   --->   Operation 574 'bitconcatenate' 'or_ln12_21' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 575 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_31, i128 %or_ln12_21, i16 65520" [../../common/hercules.c:12]   --->   Operation 575 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_42 : Operation 576 [1/1] (0.00ns)   --->   "%or_ln23_14 = or i11 %shl_ln1, i11 15" [sort.c:23]   --->   Operation 576 'or' 'or_ln23_14' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln24_14 = zext i11 %or_ln23_14" [sort.c:24]   --->   Operation 577 'zext' 'zext_ln24_14' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 578 [1/1] (0.00ns)   --->   "%bucket_addr_28 = getelementptr i32 %bucket, i64 0, i64 %zext_ln24_14" [sort.c:24]   --->   Operation 578 'getelementptr' 'bucket_addr_28' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 579 [2/2] (1.23ns)   --->   "%bucket_load_28 = load i11 %bucket_addr_28" [sort.c:24]   --->   Operation 579 'load' 'bucket_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_42 : Operation 580 [1/1] (1.01ns)   --->   "%add_ln12_22 = add i32 %empty_27, i32 14" [../../common/hercules.c:12]   --->   Operation 580 'add' 'add_ln12_22' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 23> <Delay = 3.49>
ST_43 : Operation 581 [1/1] (1.23ns)   --->   "%store_ln24 = store i32 %add_ln24, i11 %bucket_addr_14" [sort.c:24]   --->   Operation 581 'store' 'store_ln24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_43 : Operation 582 [1/2] (1.23ns)   --->   "%bucket_load_28 = load i11 %bucket_addr_28" [sort.c:24]   --->   Operation 582 'load' 'bucket_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_43 : Operation 583 [1/1] (1.01ns)   --->   "%add_ln24_14 = add i32 %bucket_load_28, i32 %add_ln24_13" [sort.c:24]   --->   Operation 583 'add' 'add_ln24_14' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 584 [1/1] (0.00ns)   --->   "%or_ln12_22 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_22, i32 %add_ln24_14, i21 0, i11 %or_ln23_14, i32 0" [../../common/hercules.c:12]   --->   Operation 584 'bitconcatenate' 'or_ln12_22' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 585 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_32, i128 %or_ln12_22, i16 65520" [../../common/hercules.c:12]   --->   Operation 585 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>

State 44 <SV = 24> <Delay = 1.23>
ST_44 : Operation 586 [1/1] (1.23ns)   --->   "%store_ln24 = store i32 %add_ln24_1, i11 %bucket_addr_15" [sort.c:24]   --->   Operation 586 'store' 'store_ln24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 45 <SV = 25> <Delay = 1.23>
ST_45 : Operation 587 [1/1] (1.23ns)   --->   "%store_ln24 = store i32 %add_ln24_2, i11 %bucket_addr_16" [sort.c:24]   --->   Operation 587 'store' 'store_ln24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 46 <SV = 26> <Delay = 1.23>
ST_46 : Operation 588 [1/1] (1.23ns)   --->   "%store_ln24 = store i32 %add_ln24_3, i11 %bucket_addr_17" [sort.c:24]   --->   Operation 588 'store' 'store_ln24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 47 <SV = 27> <Delay = 1.23>
ST_47 : Operation 589 [1/1] (1.23ns)   --->   "%store_ln24 = store i32 %add_ln24_4, i11 %bucket_addr_18" [sort.c:24]   --->   Operation 589 'store' 'store_ln24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 48 <SV = 28> <Delay = 1.23>
ST_48 : Operation 590 [1/1] (1.23ns)   --->   "%store_ln24 = store i32 %add_ln24_5, i11 %bucket_addr_19" [sort.c:24]   --->   Operation 590 'store' 'store_ln24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 49 <SV = 29> <Delay = 1.23>
ST_49 : Operation 591 [1/1] (1.23ns)   --->   "%store_ln24 = store i32 %add_ln24_6, i11 %bucket_addr_20" [sort.c:24]   --->   Operation 591 'store' 'store_ln24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 50 <SV = 30> <Delay = 1.23>
ST_50 : Operation 592 [1/1] (1.23ns)   --->   "%store_ln24 = store i32 %add_ln24_7, i11 %bucket_addr_21" [sort.c:24]   --->   Operation 592 'store' 'store_ln24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 51 <SV = 31> <Delay = 1.23>
ST_51 : Operation 593 [1/1] (1.23ns)   --->   "%store_ln24 = store i32 %add_ln24_8, i11 %bucket_addr_22" [sort.c:24]   --->   Operation 593 'store' 'store_ln24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 52 <SV = 32> <Delay = 1.23>
ST_52 : Operation 594 [1/1] (1.23ns)   --->   "%store_ln24 = store i32 %add_ln24_9, i11 %bucket_addr_23" [sort.c:24]   --->   Operation 594 'store' 'store_ln24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 53 <SV = 33> <Delay = 1.23>
ST_53 : Operation 595 [1/1] (1.23ns)   --->   "%store_ln24 = store i32 %add_ln24_10, i11 %bucket_addr_24" [sort.c:24]   --->   Operation 595 'store' 'store_ln24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 54 <SV = 34> <Delay = 1.23>
ST_54 : Operation 596 [1/1] (1.23ns)   --->   "%store_ln24 = store i32 %add_ln24_11, i11 %bucket_addr_25" [sort.c:24]   --->   Operation 596 'store' 'store_ln24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 55 <SV = 35> <Delay = 1.23>
ST_55 : Operation 597 [1/1] (1.23ns)   --->   "%store_ln24 = store i32 %add_ln24_12, i11 %bucket_addr_26" [sort.c:24]   --->   Operation 597 'store' 'store_ln24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 56 <SV = 36> <Delay = 1.23>
ST_56 : Operation 598 [1/1] (1.23ns)   --->   "%store_ln24 = store i32 %add_ln24_13, i11 %bucket_addr_27" [sort.c:24]   --->   Operation 598 'store' 'store_ln24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 57 <SV = 37> <Delay = 1.23>
ST_57 : Operation 599 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [sort.c:19]   --->   Operation 599 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 600 [1/1] (1.23ns)   --->   "%store_ln24 = store i32 %add_ln24_14, i11 %bucket_addr_28" [sort.c:24]   --->   Operation 600 'store' 'store_ln24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_57 : Operation 601 [1/1] (1.01ns)   --->   "%add_ln21_1 = add i32 %empty_27, i32 15" [sort.c:21]   --->   Operation 601 'add' 'add_ln21_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 602 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 602 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 58 <SV = 8> <Delay = 1.23>
ST_58 : Operation 603 [1/1] (1.01ns)   --->   "%add_ln21 = add i32 %global_time_1_load, i32 6016" [sort.c:21]   --->   Operation 603 'add' 'add_ln21' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 604 [1/1] (1.23ns)   --->   "%store_ln38 = store i32 0, i7 %sum_addr" [sort.c:38]   --->   Operation 604 'store' 'store_ln38' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_58 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i32 %add_ln21" [sort.c:39]   --->   Operation 605 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 606 [1/1] (0.42ns)   --->   "%br_ln39 = br void" [sort.c:39]   --->   Operation 606 'br' 'br_ln39' <Predicate = true> <Delay = 0.42>

State 59 <SV = 9> <Delay = 2.08>
ST_59 : Operation 607 [1/1] (0.00ns)   --->   "%store_forwarded154 = phi i32 0, void %local_scan.exit, i32 %add_ln41, void %.split14" [sort.c:41]   --->   Operation 607 'phi' 'store_forwarded154' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 608 [1/1] (0.00ns)   --->   "%radixID_1 = phi i8 1, void %local_scan.exit, i8 %add_ln39, void %.split14" [sort.c:39]   --->   Operation 608 'phi' 'radixID_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 609 [1/1] (0.00ns)   --->   "%indvars_iv135 = phi i33 %sext_ln39, void %local_scan.exit, i33 %add_ln13_6, void %.split14" [sort.c:39]   --->   Operation 609 'phi' 'indvars_iv135' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 610 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 610 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 611 [1/1] (0.84ns)   --->   "%icmp_ln39 = icmp_eq  i8 %radixID_1, i8 128" [sort.c:39]   --->   Operation 611 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 612 [1/1] (0.00ns)   --->   "%empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 127, i64 127, i64 127"   --->   Operation 612 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 613 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %.split14, void %sum_scan.exit" [sort.c:39]   --->   Operation 613 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 614 [1/1] (0.00ns)   --->   "%indvars_iv135_cast = zext i33 %indvars_iv135" [sort.c:39]   --->   Operation 614 'zext' 'indvars_iv135_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_59 : Operation 615 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i8 %radixID_1" [sort.c:40]   --->   Operation 615 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_59 : Operation 616 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %trunc_ln40, i4 0" [sort.c:40]   --->   Operation 616 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_59 : Operation 617 [1/1] (0.79ns)   --->   "%add_ln40 = add i11 %shl_ln2, i11 2047" [sort.c:40]   --->   Operation 617 'add' 'add_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i11 %add_ln40" [sort.c:41]   --->   Operation 618 'zext' 'zext_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_59 : Operation 619 [1/1] (0.00ns)   --->   "%bucket_addr_5 = getelementptr i32 %bucket, i64 0, i64 %zext_ln41" [sort.c:41]   --->   Operation 619 'getelementptr' 'bucket_addr_5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_59 : Operation 620 [2/2] (1.23ns)   --->   "%bucket_load_5 = load i11 %bucket_addr_5" [sort.c:41]   --->   Operation 620 'load' 'bucket_load_5' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_59 : Operation 621 [1/1] (0.00ns)   --->   "%checkdata_addr_8 = getelementptr i128 %checkdata, i64 0, i64 %indvars_iv135_cast" [../../common/hercules.c:9]   --->   Operation 621 'getelementptr' 'checkdata_addr_8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_59 : Operation 622 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_8, i128 3, i16 15" [../../common/hercules.c:9]   --->   Operation 622 'store' 'store_ln9' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>

State 60 <SV = 10> <Delay = 3.49>
ST_60 : Operation 623 [1/1] (0.76ns)   --->   "%add_ln39 = add i8 %radixID_1, i8 1" [sort.c:39]   --->   Operation 623 'add' 'add_ln39' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 624 [1/1] (0.00ns)   --->   "%radixID_3_cast351 = zext i8 %radixID_1" [sort.c:39]   --->   Operation 624 'zext' 'radixID_3_cast351' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 625 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [sort.c:37]   --->   Operation 625 'specloopname' 'specloopname_ln37' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 626 [1/2] (1.23ns)   --->   "%bucket_load_5 = load i11 %bucket_addr_5" [sort.c:41]   --->   Operation 626 'load' 'bucket_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_60 : Operation 627 [1/1] (1.01ns)   --->   "%add_ln41 = add i32 %bucket_load_5, i32 %store_forwarded154" [sort.c:41]   --->   Operation 627 'add' 'add_ln41' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 628 [1/1] (0.00ns)   --->   "%sum_addr_1 = getelementptr i32 %sum, i64 0, i64 %radixID_3_cast351" [sort.c:41]   --->   Operation 628 'getelementptr' 'sum_addr_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 629 [1/1] (1.23ns)   --->   "%store_ln41 = store i32 %add_ln41, i7 %sum_addr_1" [sort.c:41]   --->   Operation 629 'store' 'store_ln41' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_60 : Operation 630 [1/1] (0.00ns)   --->   "%trunc_ln10_2 = trunc i33 %indvars_iv135" [../../common/hercules.c:10]   --->   Operation 630 'trunc' 'trunc_ln10_2' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln10_4 = zext i21 %trunc_ln10_2" [../../common/hercules.c:10]   --->   Operation 631 'zext' 'zext_ln10_4' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 632 [1/1] (0.00ns)   --->   "%checkdata_addr_9 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln10_4" [../../common/hercules.c:10]   --->   Operation 632 'getelementptr' 'checkdata_addr_9' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 633 [1/1] (0.00ns)   --->   "%trunc_ln12_1 = trunc i33 %indvars_iv135" [../../common/hercules.c:12]   --->   Operation 633 'trunc' 'trunc_ln12_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 634 [1/1] (0.00ns)   --->   "%or_ln12_23 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i25.i7.i32, i32 %trunc_ln12_1, i32 %add_ln41, i25 0, i7 %trunc_ln40, i32 0" [../../common/hercules.c:12]   --->   Operation 634 'bitconcatenate' 'or_ln12_23' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 635 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_9, i128 %or_ln12_23, i16 65520" [../../common/hercules.c:12]   --->   Operation 635 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_60 : Operation 636 [1/1] (1.01ns)   --->   "%add_ln13_6 = add i33 %indvars_iv135, i33 1" [../../common/hercules.c:13]   --->   Operation 636 'add' 'add_ln13_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 637 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 637 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 61 <SV = 10> <Delay = 1.01>
ST_61 : Operation 638 [1/1] (1.01ns)   --->   "%add_ln13_5 = add i32 %global_time_1_load, i32 6143" [../../common/hercules.c:13]   --->   Operation 638 'add' 'add_ln13_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 639 [1/1] (0.42ns)   --->   "%br_ln54 = br void" [sort.c:54]   --->   Operation 639 'br' 'br_ln54' <Predicate = true> <Delay = 0.42>

State 62 <SV = 11> <Delay = 2.14>
ST_62 : Operation 640 [1/1] (0.00ns)   --->   "%radixID_2 = phi i8 %add_ln54_2, void %.split18, i8 0, void %sum_scan.exit" [sort.c:54]   --->   Operation 640 'phi' 'radixID_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 641 [1/1] (0.00ns)   --->   "%empty_31 = phi i32 %add_ln54_1, void %.split18, i32 %add_ln13_5, void %sum_scan.exit" [sort.c:54]   --->   Operation 641 'phi' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 642 [1/1] (0.76ns)   --->   "%add_ln54_2 = add i8 %radixID_2, i8 1" [sort.c:54]   --->   Operation 642 'add' 'add_ln54_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 643 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 643 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 644 [1/1] (0.84ns)   --->   "%icmp_ln54 = icmp_eq  i8 %radixID_2, i8 128" [sort.c:54]   --->   Operation 644 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 645 [1/1] (0.00ns)   --->   "%empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 645 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 646 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %.split18, void %last_step_scan.exit" [sort.c:54]   --->   Operation 646 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 647 [1/1] (0.00ns)   --->   "%radixID_2_cast352 = zext i8 %radixID_2" [sort.c:54]   --->   Operation 647 'zext' 'radixID_2_cast352' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_62 : Operation 648 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i8 %radixID_2" [sort.c:56]   --->   Operation 648 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_62 : Operation 649 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %trunc_ln56, i4 0" [sort.c:56]   --->   Operation 649 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_62 : Operation 650 [1/1] (0.00ns)   --->   "%trunc_ln56_cast353 = zext i11 %shl_ln3" [sort.c:56]   --->   Operation 650 'zext' 'trunc_ln56_cast353' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_62 : Operation 651 [1/1] (0.00ns)   --->   "%sum_addr_2 = getelementptr i32 %sum, i64 0, i64 %radixID_2_cast352" [sort.c:54]   --->   Operation 651 'getelementptr' 'sum_addr_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_62 : Operation 652 [2/2] (1.23ns)   --->   "%sum_load = load i7 %sum_addr_2" [sort.c:54]   --->   Operation 652 'load' 'sum_load' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_62 : Operation 653 [1/1] (0.00ns)   --->   "%trunc_ln56_1 = trunc i32 %empty_31" [sort.c:56]   --->   Operation 653 'trunc' 'trunc_ln56_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_62 : Operation 654 [1/1] (0.00ns)   --->   "%bucket_addr_29 = getelementptr i32 %bucket, i64 0, i64 %trunc_ln56_cast353" [sort.c:57]   --->   Operation 654 'getelementptr' 'bucket_addr_29' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_62 : Operation 655 [2/2] (1.23ns)   --->   "%bucket_load_29 = load i11 %bucket_addr_29" [sort.c:57]   --->   Operation 655 'load' 'bucket_load_29' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_62 : Operation 656 [1/1] (0.90ns)   --->   "%add_ln13_27 = add i21 %trunc_ln56_1, i21 1" [../../common/hercules.c:13]   --->   Operation 656 'add' 'add_ln13_27' <Predicate = (!icmp_ln54)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i21 %add_ln13_27" [sort.c:56]   --->   Operation 657 'zext' 'zext_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_62 : Operation 658 [1/1] (0.00ns)   --->   "%checkdata_addr_34 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln56" [../../common/hercules.c:9]   --->   Operation 658 'getelementptr' 'checkdata_addr_34' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_62 : Operation 659 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_34, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 659 'store' 'store_ln9' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_62 : Operation 660 [1/1] (0.90ns)   --->   "%add_ln13_28 = add i21 %trunc_ln56_1, i21 2" [../../common/hercules.c:13]   --->   Operation 660 'add' 'add_ln13_28' <Predicate = (!icmp_ln54)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i21 %add_ln13_28" [sort.c:56]   --->   Operation 661 'zext' 'zext_ln56_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_62 : Operation 662 [1/1] (0.00ns)   --->   "%checkdata_addr_35 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln56_1" [../../common/hercules.c:9]   --->   Operation 662 'getelementptr' 'checkdata_addr_35' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_62 : Operation 663 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_35, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 663 'store' 'store_ln9' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>

State 63 <SV = 12> <Delay = 2.14>
ST_63 : Operation 664 [1/2] (1.23ns)   --->   "%sum_load = load i7 %sum_addr_2" [sort.c:54]   --->   Operation 664 'load' 'sum_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_63 : Operation 665 [1/2] (1.23ns)   --->   "%bucket_load_29 = load i11 %bucket_addr_29" [sort.c:57]   --->   Operation 665 'load' 'bucket_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_63 : Operation 666 [1/1] (0.00ns)   --->   "%or_ln56 = or i11 %shl_ln3, i11 1" [sort.c:56]   --->   Operation 666 'or' 'or_ln56' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i11 %or_ln56" [sort.c:57]   --->   Operation 667 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 668 [1/1] (0.00ns)   --->   "%bucket_addr_30 = getelementptr i32 %bucket, i64 0, i64 %zext_ln57" [sort.c:57]   --->   Operation 668 'getelementptr' 'bucket_addr_30' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 669 [2/2] (1.23ns)   --->   "%bucket_load_30 = load i11 %bucket_addr_30" [sort.c:57]   --->   Operation 669 'load' 'bucket_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_63 : Operation 670 [1/1] (0.90ns)   --->   "%add_ln13_29 = add i21 %trunc_ln56_1, i21 3" [../../common/hercules.c:13]   --->   Operation 670 'add' 'add_ln13_29' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln56_2 = zext i21 %add_ln13_29" [sort.c:56]   --->   Operation 671 'zext' 'zext_ln56_2' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 672 [1/1] (0.00ns)   --->   "%checkdata_addr_36 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln56_2" [../../common/hercules.c:9]   --->   Operation 672 'getelementptr' 'checkdata_addr_36' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 673 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_36, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 673 'store' 'store_ln9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_63 : Operation 674 [1/1] (0.90ns)   --->   "%add_ln13_30 = add i21 %trunc_ln56_1, i21 4" [../../common/hercules.c:13]   --->   Operation 674 'add' 'add_ln13_30' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln56_3 = zext i21 %add_ln13_30" [sort.c:56]   --->   Operation 675 'zext' 'zext_ln56_3' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 676 [1/1] (0.00ns)   --->   "%checkdata_addr_37 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln56_3" [../../common/hercules.c:9]   --->   Operation 676 'getelementptr' 'checkdata_addr_37' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 677 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_37, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 677 'store' 'store_ln9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>

State 64 <SV = 13> <Delay = 2.14>
ST_64 : Operation 678 [1/2] (1.23ns)   --->   "%bucket_load_30 = load i11 %bucket_addr_30" [sort.c:57]   --->   Operation 678 'load' 'bucket_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_64 : Operation 679 [1/1] (0.00ns)   --->   "%or_ln56_1 = or i11 %shl_ln3, i11 2" [sort.c:56]   --->   Operation 679 'or' 'or_ln56_1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i11 %or_ln56_1" [sort.c:57]   --->   Operation 680 'zext' 'zext_ln57_1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 681 [1/1] (0.00ns)   --->   "%bucket_addr_31 = getelementptr i32 %bucket, i64 0, i64 %zext_ln57_1" [sort.c:57]   --->   Operation 681 'getelementptr' 'bucket_addr_31' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 682 [2/2] (1.23ns)   --->   "%bucket_load_31 = load i11 %bucket_addr_31" [sort.c:57]   --->   Operation 682 'load' 'bucket_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_64 : Operation 683 [1/1] (0.90ns)   --->   "%add_ln13_31 = add i21 %trunc_ln56_1, i21 5" [../../common/hercules.c:13]   --->   Operation 683 'add' 'add_ln13_31' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln56_4 = zext i21 %add_ln13_31" [sort.c:56]   --->   Operation 684 'zext' 'zext_ln56_4' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 685 [1/1] (0.00ns)   --->   "%checkdata_addr_38 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln56_4" [../../common/hercules.c:9]   --->   Operation 685 'getelementptr' 'checkdata_addr_38' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 686 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_38, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 686 'store' 'store_ln9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_64 : Operation 687 [1/1] (0.90ns)   --->   "%add_ln13_32 = add i21 %trunc_ln56_1, i21 6" [../../common/hercules.c:13]   --->   Operation 687 'add' 'add_ln13_32' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln56_5 = zext i21 %add_ln13_32" [sort.c:56]   --->   Operation 688 'zext' 'zext_ln56_5' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 689 [1/1] (0.00ns)   --->   "%checkdata_addr_39 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln56_5" [../../common/hercules.c:9]   --->   Operation 689 'getelementptr' 'checkdata_addr_39' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 690 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_39, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 690 'store' 'store_ln9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>

State 65 <SV = 14> <Delay = 2.14>
ST_65 : Operation 691 [1/2] (1.23ns)   --->   "%bucket_load_31 = load i11 %bucket_addr_31" [sort.c:57]   --->   Operation 691 'load' 'bucket_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_65 : Operation 692 [1/1] (0.00ns)   --->   "%or_ln56_2 = or i11 %shl_ln3, i11 3" [sort.c:56]   --->   Operation 692 'or' 'or_ln56_2' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i11 %or_ln56_2" [sort.c:57]   --->   Operation 693 'zext' 'zext_ln57_2' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 694 [1/1] (0.00ns)   --->   "%bucket_addr_32 = getelementptr i32 %bucket, i64 0, i64 %zext_ln57_2" [sort.c:57]   --->   Operation 694 'getelementptr' 'bucket_addr_32' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 695 [2/2] (1.23ns)   --->   "%bucket_load_32 = load i11 %bucket_addr_32" [sort.c:57]   --->   Operation 695 'load' 'bucket_load_32' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_65 : Operation 696 [1/1] (0.90ns)   --->   "%add_ln13_33 = add i21 %trunc_ln56_1, i21 7" [../../common/hercules.c:13]   --->   Operation 696 'add' 'add_ln13_33' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln56_6 = zext i21 %add_ln13_33" [sort.c:56]   --->   Operation 697 'zext' 'zext_ln56_6' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 698 [1/1] (0.00ns)   --->   "%checkdata_addr_40 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln56_6" [../../common/hercules.c:9]   --->   Operation 698 'getelementptr' 'checkdata_addr_40' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 699 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_40, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 699 'store' 'store_ln9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_65 : Operation 700 [1/1] (0.90ns)   --->   "%add_ln13_34 = add i21 %trunc_ln56_1, i21 8" [../../common/hercules.c:13]   --->   Operation 700 'add' 'add_ln13_34' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln56_7 = zext i21 %add_ln13_34" [sort.c:56]   --->   Operation 701 'zext' 'zext_ln56_7' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 702 [1/1] (0.00ns)   --->   "%checkdata_addr_41 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln56_7" [../../common/hercules.c:9]   --->   Operation 702 'getelementptr' 'checkdata_addr_41' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 703 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_41, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 703 'store' 'store_ln9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>

State 66 <SV = 15> <Delay = 2.14>
ST_66 : Operation 704 [1/2] (1.23ns)   --->   "%bucket_load_32 = load i11 %bucket_addr_32" [sort.c:57]   --->   Operation 704 'load' 'bucket_load_32' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_66 : Operation 705 [1/1] (0.00ns)   --->   "%or_ln56_3 = or i11 %shl_ln3, i11 4" [sort.c:56]   --->   Operation 705 'or' 'or_ln56_3' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln57_3 = zext i11 %or_ln56_3" [sort.c:57]   --->   Operation 706 'zext' 'zext_ln57_3' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 707 [1/1] (0.00ns)   --->   "%bucket_addr_33 = getelementptr i32 %bucket, i64 0, i64 %zext_ln57_3" [sort.c:57]   --->   Operation 707 'getelementptr' 'bucket_addr_33' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 708 [2/2] (1.23ns)   --->   "%bucket_load_33 = load i11 %bucket_addr_33" [sort.c:57]   --->   Operation 708 'load' 'bucket_load_33' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_66 : Operation 709 [1/1] (0.90ns)   --->   "%add_ln13_35 = add i21 %trunc_ln56_1, i21 9" [../../common/hercules.c:13]   --->   Operation 709 'add' 'add_ln13_35' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 710 [1/1] (0.00ns)   --->   "%zext_ln56_8 = zext i21 %add_ln13_35" [sort.c:56]   --->   Operation 710 'zext' 'zext_ln56_8' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 711 [1/1] (0.00ns)   --->   "%checkdata_addr_42 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln56_8" [../../common/hercules.c:9]   --->   Operation 711 'getelementptr' 'checkdata_addr_42' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 712 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_42, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 712 'store' 'store_ln9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_66 : Operation 713 [1/1] (0.90ns)   --->   "%add_ln13_36 = add i21 %trunc_ln56_1, i21 10" [../../common/hercules.c:13]   --->   Operation 713 'add' 'add_ln13_36' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln56_9 = zext i21 %add_ln13_36" [sort.c:56]   --->   Operation 714 'zext' 'zext_ln56_9' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 715 [1/1] (0.00ns)   --->   "%checkdata_addr_43 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln56_9" [../../common/hercules.c:9]   --->   Operation 715 'getelementptr' 'checkdata_addr_43' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 716 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_43, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 716 'store' 'store_ln9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>

State 67 <SV = 16> <Delay = 2.14>
ST_67 : Operation 717 [1/2] (1.23ns)   --->   "%bucket_load_33 = load i11 %bucket_addr_33" [sort.c:57]   --->   Operation 717 'load' 'bucket_load_33' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_67 : Operation 718 [1/1] (0.00ns)   --->   "%or_ln56_4 = or i11 %shl_ln3, i11 5" [sort.c:56]   --->   Operation 718 'or' 'or_ln56_4' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 719 [1/1] (0.00ns)   --->   "%zext_ln57_4 = zext i11 %or_ln56_4" [sort.c:57]   --->   Operation 719 'zext' 'zext_ln57_4' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 720 [1/1] (0.00ns)   --->   "%bucket_addr_34 = getelementptr i32 %bucket, i64 0, i64 %zext_ln57_4" [sort.c:57]   --->   Operation 720 'getelementptr' 'bucket_addr_34' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 721 [2/2] (1.23ns)   --->   "%bucket_load_34 = load i11 %bucket_addr_34" [sort.c:57]   --->   Operation 721 'load' 'bucket_load_34' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_67 : Operation 722 [1/1] (0.90ns)   --->   "%add_ln13_37 = add i21 %trunc_ln56_1, i21 11" [../../common/hercules.c:13]   --->   Operation 722 'add' 'add_ln13_37' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln56_10 = zext i21 %add_ln13_37" [sort.c:56]   --->   Operation 723 'zext' 'zext_ln56_10' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 724 [1/1] (0.00ns)   --->   "%checkdata_addr_44 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln56_10" [../../common/hercules.c:9]   --->   Operation 724 'getelementptr' 'checkdata_addr_44' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 725 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_44, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 725 'store' 'store_ln9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_67 : Operation 726 [1/1] (0.90ns)   --->   "%add_ln13_38 = add i21 %trunc_ln56_1, i21 12" [../../common/hercules.c:13]   --->   Operation 726 'add' 'add_ln13_38' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 727 [1/1] (0.00ns)   --->   "%zext_ln56_11 = zext i21 %add_ln13_38" [sort.c:56]   --->   Operation 727 'zext' 'zext_ln56_11' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 728 [1/1] (0.00ns)   --->   "%checkdata_addr_45 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln56_11" [../../common/hercules.c:9]   --->   Operation 728 'getelementptr' 'checkdata_addr_45' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 729 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_45, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 729 'store' 'store_ln9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>

State 68 <SV = 17> <Delay = 2.14>
ST_68 : Operation 730 [1/2] (1.23ns)   --->   "%bucket_load_34 = load i11 %bucket_addr_34" [sort.c:57]   --->   Operation 730 'load' 'bucket_load_34' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_68 : Operation 731 [1/1] (0.00ns)   --->   "%or_ln56_5 = or i11 %shl_ln3, i11 6" [sort.c:56]   --->   Operation 731 'or' 'or_ln56_5' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln57_5 = zext i11 %or_ln56_5" [sort.c:57]   --->   Operation 732 'zext' 'zext_ln57_5' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 733 [1/1] (0.00ns)   --->   "%bucket_addr_35 = getelementptr i32 %bucket, i64 0, i64 %zext_ln57_5" [sort.c:57]   --->   Operation 733 'getelementptr' 'bucket_addr_35' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 734 [2/2] (1.23ns)   --->   "%bucket_load_35 = load i11 %bucket_addr_35" [sort.c:57]   --->   Operation 734 'load' 'bucket_load_35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_68 : Operation 735 [1/1] (0.90ns)   --->   "%add_ln13_39 = add i21 %trunc_ln56_1, i21 13" [../../common/hercules.c:13]   --->   Operation 735 'add' 'add_ln13_39' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln56_12 = zext i21 %add_ln13_39" [sort.c:56]   --->   Operation 736 'zext' 'zext_ln56_12' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 737 [1/1] (0.00ns)   --->   "%checkdata_addr_46 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln56_12" [../../common/hercules.c:9]   --->   Operation 737 'getelementptr' 'checkdata_addr_46' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 738 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_46, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 738 'store' 'store_ln9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_68 : Operation 739 [1/1] (0.90ns)   --->   "%add_ln13_40 = add i21 %trunc_ln56_1, i21 14" [../../common/hercules.c:13]   --->   Operation 739 'add' 'add_ln13_40' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln56_13 = zext i21 %add_ln13_40" [sort.c:56]   --->   Operation 740 'zext' 'zext_ln56_13' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 741 [1/1] (0.00ns)   --->   "%checkdata_addr_47 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln56_13" [../../common/hercules.c:9]   --->   Operation 741 'getelementptr' 'checkdata_addr_47' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 742 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_47, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 742 'store' 'store_ln9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>

State 69 <SV = 18> <Delay = 2.25>
ST_69 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i32 %empty_31" [sort.c:55]   --->   Operation 743 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 744 [1/1] (1.01ns)   --->   "%add_ln57 = add i32 %bucket_load_29, i32 %sum_load" [sort.c:57]   --->   Operation 744 'add' 'add_ln57' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 745 [1/1] (0.00ns)   --->   "%checkdata_addr_33 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln55" [../../common/hercules.c:9]   --->   Operation 745 'getelementptr' 'checkdata_addr_33' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 746 [1/1] (0.00ns)   --->   "%tmp2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i7.i36, i32 %empty_31, i32 %add_ln57, i21 0, i7 %trunc_ln56, i36 0" [../../common/hercules.c:12]   --->   Operation 746 'bitconcatenate' 'tmp2' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 747 [1/1] (0.00ns)   --->   "%or_ln12_24 = or i128 %tmp2, i128 2" [../../common/hercules.c:12]   --->   Operation 747 'or' 'or_ln12_24' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 748 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_33, i128 %or_ln12_24, i16 65535" [../../common/hercules.c:12]   --->   Operation 748 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_69 : Operation 749 [1/2] (1.23ns)   --->   "%bucket_load_35 = load i11 %bucket_addr_35" [sort.c:57]   --->   Operation 749 'load' 'bucket_load_35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_69 : Operation 750 [1/1] (0.00ns)   --->   "%or_ln56_6 = or i11 %shl_ln3, i11 7" [sort.c:56]   --->   Operation 750 'or' 'or_ln56_6' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln57_6 = zext i11 %or_ln56_6" [sort.c:57]   --->   Operation 751 'zext' 'zext_ln57_6' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 752 [1/1] (0.00ns)   --->   "%bucket_addr_36 = getelementptr i32 %bucket, i64 0, i64 %zext_ln57_6" [sort.c:57]   --->   Operation 752 'getelementptr' 'bucket_addr_36' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 753 [2/2] (1.23ns)   --->   "%bucket_load_36 = load i11 %bucket_addr_36" [sort.c:57]   --->   Operation 753 'load' 'bucket_load_36' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_69 : Operation 754 [1/1] (0.90ns)   --->   "%add_ln13_41 = add i21 %trunc_ln56_1, i21 15" [../../common/hercules.c:13]   --->   Operation 754 'add' 'add_ln13_41' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln56_14 = zext i21 %add_ln13_41" [sort.c:56]   --->   Operation 755 'zext' 'zext_ln56_14' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 756 [1/1] (0.00ns)   --->   "%checkdata_addr_48 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln56_14" [../../common/hercules.c:9]   --->   Operation 756 'getelementptr' 'checkdata_addr_48' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 757 [1/1] (1.23ns)   --->   "%store_ln9 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_48, i128 2, i16 15" [../../common/hercules.c:9]   --->   Operation 757 'store' 'store_ln9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>

State 70 <SV = 19> <Delay = 2.25>
ST_70 : Operation 758 [1/1] (1.01ns)   --->   "%add_ln57_1 = add i32 %bucket_load_30, i32 %sum_load" [sort.c:57]   --->   Operation 758 'add' 'add_ln57_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 759 [1/1] (1.01ns)   --->   "%add_ln12_23 = add i32 %empty_31, i32 1" [../../common/hercules.c:12]   --->   Operation 759 'add' 'add_ln12_23' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 760 [1/1] (0.00ns)   --->   "%or_ln12_25 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_23, i32 %add_ln57_1, i21 0, i11 %or_ln56, i32 0" [../../common/hercules.c:12]   --->   Operation 760 'bitconcatenate' 'or_ln12_25' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 761 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_34, i128 %or_ln12_25, i16 65520" [../../common/hercules.c:12]   --->   Operation 761 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_70 : Operation 762 [1/1] (1.01ns)   --->   "%add_ln57_2 = add i32 %bucket_load_31, i32 %sum_load" [sort.c:57]   --->   Operation 762 'add' 'add_ln57_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 763 [1/1] (1.01ns)   --->   "%add_ln12_24 = add i32 %empty_31, i32 2" [../../common/hercules.c:12]   --->   Operation 763 'add' 'add_ln12_24' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 764 [1/1] (0.00ns)   --->   "%or_ln12_26 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_24, i32 %add_ln57_2, i21 0, i11 %or_ln56_1, i32 0" [../../common/hercules.c:12]   --->   Operation 764 'bitconcatenate' 'or_ln12_26' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 765 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_35, i128 %or_ln12_26, i16 65520" [../../common/hercules.c:12]   --->   Operation 765 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_70 : Operation 766 [1/2] (1.23ns)   --->   "%bucket_load_36 = load i11 %bucket_addr_36" [sort.c:57]   --->   Operation 766 'load' 'bucket_load_36' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_70 : Operation 767 [1/1] (0.00ns)   --->   "%or_ln56_7 = or i11 %shl_ln3, i11 8" [sort.c:56]   --->   Operation 767 'or' 'or_ln56_7' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln57_7 = zext i11 %or_ln56_7" [sort.c:57]   --->   Operation 768 'zext' 'zext_ln57_7' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 769 [1/1] (0.00ns)   --->   "%bucket_addr_37 = getelementptr i32 %bucket, i64 0, i64 %zext_ln57_7" [sort.c:57]   --->   Operation 769 'getelementptr' 'bucket_addr_37' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 770 [2/2] (1.23ns)   --->   "%bucket_load_37 = load i11 %bucket_addr_37" [sort.c:57]   --->   Operation 770 'load' 'bucket_load_37' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 71 <SV = 20> <Delay = 2.25>
ST_71 : Operation 771 [1/1] (1.01ns)   --->   "%add_ln57_3 = add i32 %bucket_load_32, i32 %sum_load" [sort.c:57]   --->   Operation 771 'add' 'add_ln57_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 772 [1/1] (1.01ns)   --->   "%add_ln12_25 = add i32 %empty_31, i32 3" [../../common/hercules.c:12]   --->   Operation 772 'add' 'add_ln12_25' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 773 [1/1] (0.00ns)   --->   "%or_ln12_27 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_25, i32 %add_ln57_3, i21 0, i11 %or_ln56_2, i32 0" [../../common/hercules.c:12]   --->   Operation 773 'bitconcatenate' 'or_ln12_27' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 774 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_36, i128 %or_ln12_27, i16 65520" [../../common/hercules.c:12]   --->   Operation 774 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_71 : Operation 775 [1/1] (1.01ns)   --->   "%add_ln57_4 = add i32 %bucket_load_33, i32 %sum_load" [sort.c:57]   --->   Operation 775 'add' 'add_ln57_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 776 [1/1] (1.01ns)   --->   "%add_ln12_26 = add i32 %empty_31, i32 4" [../../common/hercules.c:12]   --->   Operation 776 'add' 'add_ln12_26' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 777 [1/1] (0.00ns)   --->   "%or_ln12_28 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_26, i32 %add_ln57_4, i21 0, i11 %or_ln56_3, i32 0" [../../common/hercules.c:12]   --->   Operation 777 'bitconcatenate' 'or_ln12_28' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 778 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_37, i128 %or_ln12_28, i16 65520" [../../common/hercules.c:12]   --->   Operation 778 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_71 : Operation 779 [1/2] (1.23ns)   --->   "%bucket_load_37 = load i11 %bucket_addr_37" [sort.c:57]   --->   Operation 779 'load' 'bucket_load_37' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_71 : Operation 780 [1/1] (0.00ns)   --->   "%or_ln56_8 = or i11 %shl_ln3, i11 9" [sort.c:56]   --->   Operation 780 'or' 'or_ln56_8' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln57_8 = zext i11 %or_ln56_8" [sort.c:57]   --->   Operation 781 'zext' 'zext_ln57_8' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 782 [1/1] (0.00ns)   --->   "%bucket_addr_38 = getelementptr i32 %bucket, i64 0, i64 %zext_ln57_8" [sort.c:57]   --->   Operation 782 'getelementptr' 'bucket_addr_38' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 783 [2/2] (1.23ns)   --->   "%bucket_load_38 = load i11 %bucket_addr_38" [sort.c:57]   --->   Operation 783 'load' 'bucket_load_38' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 72 <SV = 21> <Delay = 2.25>
ST_72 : Operation 784 [1/1] (1.01ns)   --->   "%add_ln57_5 = add i32 %bucket_load_34, i32 %sum_load" [sort.c:57]   --->   Operation 784 'add' 'add_ln57_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 785 [1/1] (1.01ns)   --->   "%add_ln12_27 = add i32 %empty_31, i32 5" [../../common/hercules.c:12]   --->   Operation 785 'add' 'add_ln12_27' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 786 [1/1] (0.00ns)   --->   "%or_ln12_29 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_27, i32 %add_ln57_5, i21 0, i11 %or_ln56_4, i32 0" [../../common/hercules.c:12]   --->   Operation 786 'bitconcatenate' 'or_ln12_29' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 787 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_38, i128 %or_ln12_29, i16 65520" [../../common/hercules.c:12]   --->   Operation 787 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_72 : Operation 788 [1/1] (1.01ns)   --->   "%add_ln57_6 = add i32 %bucket_load_35, i32 %sum_load" [sort.c:57]   --->   Operation 788 'add' 'add_ln57_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 789 [1/1] (1.01ns)   --->   "%add_ln12_28 = add i32 %empty_31, i32 6" [../../common/hercules.c:12]   --->   Operation 789 'add' 'add_ln12_28' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 790 [1/1] (0.00ns)   --->   "%or_ln12_30 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_28, i32 %add_ln57_6, i21 0, i11 %or_ln56_5, i32 0" [../../common/hercules.c:12]   --->   Operation 790 'bitconcatenate' 'or_ln12_30' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 791 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_39, i128 %or_ln12_30, i16 65520" [../../common/hercules.c:12]   --->   Operation 791 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_72 : Operation 792 [1/2] (1.23ns)   --->   "%bucket_load_38 = load i11 %bucket_addr_38" [sort.c:57]   --->   Operation 792 'load' 'bucket_load_38' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_72 : Operation 793 [1/1] (0.00ns)   --->   "%or_ln56_9 = or i11 %shl_ln3, i11 10" [sort.c:56]   --->   Operation 793 'or' 'or_ln56_9' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 794 [1/1] (0.00ns)   --->   "%zext_ln57_9 = zext i11 %or_ln56_9" [sort.c:57]   --->   Operation 794 'zext' 'zext_ln57_9' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 795 [1/1] (0.00ns)   --->   "%bucket_addr_39 = getelementptr i32 %bucket, i64 0, i64 %zext_ln57_9" [sort.c:57]   --->   Operation 795 'getelementptr' 'bucket_addr_39' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 796 [2/2] (1.23ns)   --->   "%bucket_load_39 = load i11 %bucket_addr_39" [sort.c:57]   --->   Operation 796 'load' 'bucket_load_39' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 73 <SV = 22> <Delay = 2.25>
ST_73 : Operation 797 [1/1] (1.01ns)   --->   "%add_ln57_7 = add i32 %bucket_load_36, i32 %sum_load" [sort.c:57]   --->   Operation 797 'add' 'add_ln57_7' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 798 [1/1] (1.01ns)   --->   "%add_ln12_29 = add i32 %empty_31, i32 7" [../../common/hercules.c:12]   --->   Operation 798 'add' 'add_ln12_29' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 799 [1/1] (0.00ns)   --->   "%or_ln12_31 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_29, i32 %add_ln57_7, i21 0, i11 %or_ln56_6, i32 0" [../../common/hercules.c:12]   --->   Operation 799 'bitconcatenate' 'or_ln12_31' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 800 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_40, i128 %or_ln12_31, i16 65520" [../../common/hercules.c:12]   --->   Operation 800 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_73 : Operation 801 [1/1] (1.01ns)   --->   "%add_ln57_8 = add i32 %bucket_load_37, i32 %sum_load" [sort.c:57]   --->   Operation 801 'add' 'add_ln57_8' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 802 [1/1] (1.01ns)   --->   "%add_ln12_30 = add i32 %empty_31, i32 8" [../../common/hercules.c:12]   --->   Operation 802 'add' 'add_ln12_30' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 803 [1/1] (0.00ns)   --->   "%or_ln12_32 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_30, i32 %add_ln57_8, i21 0, i11 %or_ln56_7, i32 0" [../../common/hercules.c:12]   --->   Operation 803 'bitconcatenate' 'or_ln12_32' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 804 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_41, i128 %or_ln12_32, i16 65520" [../../common/hercules.c:12]   --->   Operation 804 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_73 : Operation 805 [1/2] (1.23ns)   --->   "%bucket_load_39 = load i11 %bucket_addr_39" [sort.c:57]   --->   Operation 805 'load' 'bucket_load_39' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_73 : Operation 806 [1/1] (0.00ns)   --->   "%or_ln56_10 = or i11 %shl_ln3, i11 11" [sort.c:56]   --->   Operation 806 'or' 'or_ln56_10' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln57_10 = zext i11 %or_ln56_10" [sort.c:57]   --->   Operation 807 'zext' 'zext_ln57_10' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 808 [1/1] (0.00ns)   --->   "%bucket_addr_40 = getelementptr i32 %bucket, i64 0, i64 %zext_ln57_10" [sort.c:57]   --->   Operation 808 'getelementptr' 'bucket_addr_40' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 809 [2/2] (1.23ns)   --->   "%bucket_load_40 = load i11 %bucket_addr_40" [sort.c:57]   --->   Operation 809 'load' 'bucket_load_40' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 74 <SV = 23> <Delay = 2.25>
ST_74 : Operation 810 [1/1] (1.01ns)   --->   "%add_ln57_9 = add i32 %bucket_load_38, i32 %sum_load" [sort.c:57]   --->   Operation 810 'add' 'add_ln57_9' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 811 [1/1] (1.01ns)   --->   "%add_ln12_31 = add i32 %empty_31, i32 9" [../../common/hercules.c:12]   --->   Operation 811 'add' 'add_ln12_31' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 812 [1/1] (0.00ns)   --->   "%or_ln12_33 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_31, i32 %add_ln57_9, i21 0, i11 %or_ln56_8, i32 0" [../../common/hercules.c:12]   --->   Operation 812 'bitconcatenate' 'or_ln12_33' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 813 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_42, i128 %or_ln12_33, i16 65520" [../../common/hercules.c:12]   --->   Operation 813 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_74 : Operation 814 [1/1] (1.01ns)   --->   "%add_ln57_10 = add i32 %bucket_load_39, i32 %sum_load" [sort.c:57]   --->   Operation 814 'add' 'add_ln57_10' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 815 [1/1] (1.01ns)   --->   "%add_ln12_32 = add i32 %empty_31, i32 10" [../../common/hercules.c:12]   --->   Operation 815 'add' 'add_ln12_32' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 816 [1/1] (0.00ns)   --->   "%or_ln12_34 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_32, i32 %add_ln57_10, i21 0, i11 %or_ln56_9, i32 0" [../../common/hercules.c:12]   --->   Operation 816 'bitconcatenate' 'or_ln12_34' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 817 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_43, i128 %or_ln12_34, i16 65520" [../../common/hercules.c:12]   --->   Operation 817 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_74 : Operation 818 [1/2] (1.23ns)   --->   "%bucket_load_40 = load i11 %bucket_addr_40" [sort.c:57]   --->   Operation 818 'load' 'bucket_load_40' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_74 : Operation 819 [1/1] (0.00ns)   --->   "%or_ln56_11 = or i11 %shl_ln3, i11 12" [sort.c:56]   --->   Operation 819 'or' 'or_ln56_11' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 820 [1/1] (0.00ns)   --->   "%zext_ln57_11 = zext i11 %or_ln56_11" [sort.c:57]   --->   Operation 820 'zext' 'zext_ln57_11' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 821 [1/1] (0.00ns)   --->   "%bucket_addr_41 = getelementptr i32 %bucket, i64 0, i64 %zext_ln57_11" [sort.c:57]   --->   Operation 821 'getelementptr' 'bucket_addr_41' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 822 [2/2] (1.23ns)   --->   "%bucket_load_41 = load i11 %bucket_addr_41" [sort.c:57]   --->   Operation 822 'load' 'bucket_load_41' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 75 <SV = 24> <Delay = 3.49>
ST_75 : Operation 823 [1/1] (1.01ns)   --->   "%add_ln57_11 = add i32 %bucket_load_40, i32 %sum_load" [sort.c:57]   --->   Operation 823 'add' 'add_ln57_11' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 824 [1/1] (1.01ns)   --->   "%add_ln12_33 = add i32 %empty_31, i32 11" [../../common/hercules.c:12]   --->   Operation 824 'add' 'add_ln12_33' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 825 [1/1] (0.00ns)   --->   "%or_ln12_35 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_33, i32 %add_ln57_11, i21 0, i11 %or_ln56_10, i32 0" [../../common/hercules.c:12]   --->   Operation 825 'bitconcatenate' 'or_ln12_35' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 826 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_44, i128 %or_ln12_35, i16 65520" [../../common/hercules.c:12]   --->   Operation 826 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_75 : Operation 827 [1/2] (1.23ns)   --->   "%bucket_load_41 = load i11 %bucket_addr_41" [sort.c:57]   --->   Operation 827 'load' 'bucket_load_41' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_75 : Operation 828 [1/1] (1.01ns)   --->   "%add_ln57_12 = add i32 %bucket_load_41, i32 %sum_load" [sort.c:57]   --->   Operation 828 'add' 'add_ln57_12' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 829 [1/1] (1.01ns)   --->   "%add_ln12_34 = add i32 %empty_31, i32 12" [../../common/hercules.c:12]   --->   Operation 829 'add' 'add_ln12_34' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 830 [1/1] (0.00ns)   --->   "%or_ln12_36 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_34, i32 %add_ln57_12, i21 0, i11 %or_ln56_11, i32 0" [../../common/hercules.c:12]   --->   Operation 830 'bitconcatenate' 'or_ln12_36' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 831 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_45, i128 %or_ln12_36, i16 65520" [../../common/hercules.c:12]   --->   Operation 831 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_75 : Operation 832 [1/1] (0.00ns)   --->   "%or_ln56_12 = or i11 %shl_ln3, i11 13" [sort.c:56]   --->   Operation 832 'or' 'or_ln56_12' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 833 [1/1] (0.00ns)   --->   "%zext_ln57_12 = zext i11 %or_ln56_12" [sort.c:57]   --->   Operation 833 'zext' 'zext_ln57_12' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 834 [1/1] (0.00ns)   --->   "%bucket_addr_42 = getelementptr i32 %bucket, i64 0, i64 %zext_ln57_12" [sort.c:57]   --->   Operation 834 'getelementptr' 'bucket_addr_42' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 835 [2/2] (1.23ns)   --->   "%bucket_load_42 = load i11 %bucket_addr_42" [sort.c:57]   --->   Operation 835 'load' 'bucket_load_42' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 76 <SV = 25> <Delay = 3.49>
ST_76 : Operation 836 [1/2] (1.23ns)   --->   "%bucket_load_42 = load i11 %bucket_addr_42" [sort.c:57]   --->   Operation 836 'load' 'bucket_load_42' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_76 : Operation 837 [1/1] (1.01ns)   --->   "%add_ln57_13 = add i32 %bucket_load_42, i32 %sum_load" [sort.c:57]   --->   Operation 837 'add' 'add_ln57_13' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 838 [1/1] (1.01ns)   --->   "%add_ln12_35 = add i32 %empty_31, i32 13" [../../common/hercules.c:12]   --->   Operation 838 'add' 'add_ln12_35' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 839 [1/1] (0.00ns)   --->   "%or_ln12_37 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_35, i32 %add_ln57_13, i21 0, i11 %or_ln56_12, i32 0" [../../common/hercules.c:12]   --->   Operation 839 'bitconcatenate' 'or_ln12_37' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 840 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_46, i128 %or_ln12_37, i16 65520" [../../common/hercules.c:12]   --->   Operation 840 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_76 : Operation 841 [1/1] (0.00ns)   --->   "%or_ln56_13 = or i11 %shl_ln3, i11 14" [sort.c:56]   --->   Operation 841 'or' 'or_ln56_13' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 842 [1/1] (0.00ns)   --->   "%zext_ln57_13 = zext i11 %or_ln56_13" [sort.c:57]   --->   Operation 842 'zext' 'zext_ln57_13' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 843 [1/1] (0.00ns)   --->   "%bucket_addr_43 = getelementptr i32 %bucket, i64 0, i64 %zext_ln57_13" [sort.c:57]   --->   Operation 843 'getelementptr' 'bucket_addr_43' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 844 [2/2] (1.23ns)   --->   "%bucket_load_43 = load i11 %bucket_addr_43" [sort.c:57]   --->   Operation 844 'load' 'bucket_load_43' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 77 <SV = 26> <Delay = 3.49>
ST_77 : Operation 845 [1/2] (1.23ns)   --->   "%bucket_load_43 = load i11 %bucket_addr_43" [sort.c:57]   --->   Operation 845 'load' 'bucket_load_43' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_77 : Operation 846 [1/1] (1.01ns)   --->   "%add_ln57_14 = add i32 %bucket_load_43, i32 %sum_load" [sort.c:57]   --->   Operation 846 'add' 'add_ln57_14' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 847 [1/1] (1.01ns)   --->   "%add_ln12_36 = add i32 %empty_31, i32 14" [../../common/hercules.c:12]   --->   Operation 847 'add' 'add_ln12_36' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 848 [1/1] (0.00ns)   --->   "%or_ln12_38 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_36, i32 %add_ln57_14, i21 0, i11 %or_ln56_13, i32 0" [../../common/hercules.c:12]   --->   Operation 848 'bitconcatenate' 'or_ln12_38' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 849 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_47, i128 %or_ln12_38, i16 65520" [../../common/hercules.c:12]   --->   Operation 849 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_77 : Operation 850 [1/1] (0.00ns)   --->   "%or_ln56_14 = or i11 %shl_ln3, i11 15" [sort.c:56]   --->   Operation 850 'or' 'or_ln56_14' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 851 [1/1] (0.00ns)   --->   "%zext_ln57_14 = zext i11 %or_ln56_14" [sort.c:57]   --->   Operation 851 'zext' 'zext_ln57_14' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 852 [1/1] (0.00ns)   --->   "%bucket_addr_44 = getelementptr i32 %bucket, i64 0, i64 %zext_ln57_14" [sort.c:57]   --->   Operation 852 'getelementptr' 'bucket_addr_44' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 853 [2/2] (1.23ns)   --->   "%bucket_load_44 = load i11 %bucket_addr_44" [sort.c:57]   --->   Operation 853 'load' 'bucket_load_44' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_77 : Operation 854 [1/1] (1.01ns)   --->   "%add_ln12_37 = add i32 %empty_31, i32 15" [../../common/hercules.c:12]   --->   Operation 854 'add' 'add_ln12_37' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 27> <Delay = 3.49>
ST_78 : Operation 855 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %add_ln57, i11 %bucket_addr_29" [sort.c:57]   --->   Operation 855 'store' 'store_ln57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_78 : Operation 856 [1/2] (1.23ns)   --->   "%bucket_load_44 = load i11 %bucket_addr_44" [sort.c:57]   --->   Operation 856 'load' 'bucket_load_44' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_78 : Operation 857 [1/1] (1.01ns)   --->   "%add_ln57_15 = add i32 %bucket_load_44, i32 %sum_load" [sort.c:57]   --->   Operation 857 'add' 'add_ln57_15' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 858 [1/1] (0.00ns)   --->   "%or_ln12_39 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %add_ln12_37, i32 %add_ln57_15, i21 0, i11 %or_ln56_14, i32 0" [../../common/hercules.c:12]   --->   Operation 858 'bitconcatenate' 'or_ln12_39' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 859 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.p0L_a4i32packedL, i21 %checkdata_addr_48, i128 %or_ln12_39, i16 65520" [../../common/hercules.c:12]   --->   Operation 859 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>

State 79 <SV = 28> <Delay = 1.23>
ST_79 : Operation 860 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %add_ln57_1, i11 %bucket_addr_30" [sort.c:57]   --->   Operation 860 'store' 'store_ln57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 80 <SV = 29> <Delay = 1.23>
ST_80 : Operation 861 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %add_ln57_2, i11 %bucket_addr_31" [sort.c:57]   --->   Operation 861 'store' 'store_ln57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 81 <SV = 30> <Delay = 1.23>
ST_81 : Operation 862 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %add_ln57_3, i11 %bucket_addr_32" [sort.c:57]   --->   Operation 862 'store' 'store_ln57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 82 <SV = 31> <Delay = 1.23>
ST_82 : Operation 863 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %add_ln57_4, i11 %bucket_addr_33" [sort.c:57]   --->   Operation 863 'store' 'store_ln57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 83 <SV = 32> <Delay = 1.23>
ST_83 : Operation 864 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %add_ln57_5, i11 %bucket_addr_34" [sort.c:57]   --->   Operation 864 'store' 'store_ln57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 84 <SV = 33> <Delay = 1.23>
ST_84 : Operation 865 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %add_ln57_6, i11 %bucket_addr_35" [sort.c:57]   --->   Operation 865 'store' 'store_ln57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 85 <SV = 34> <Delay = 1.23>
ST_85 : Operation 866 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %add_ln57_7, i11 %bucket_addr_36" [sort.c:57]   --->   Operation 866 'store' 'store_ln57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 86 <SV = 35> <Delay = 1.23>
ST_86 : Operation 867 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %add_ln57_8, i11 %bucket_addr_37" [sort.c:57]   --->   Operation 867 'store' 'store_ln57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 87 <SV = 36> <Delay = 1.23>
ST_87 : Operation 868 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %add_ln57_9, i11 %bucket_addr_38" [sort.c:57]   --->   Operation 868 'store' 'store_ln57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 88 <SV = 37> <Delay = 1.23>
ST_88 : Operation 869 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %add_ln57_10, i11 %bucket_addr_39" [sort.c:57]   --->   Operation 869 'store' 'store_ln57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 89 <SV = 38> <Delay = 1.23>
ST_89 : Operation 870 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %add_ln57_11, i11 %bucket_addr_40" [sort.c:57]   --->   Operation 870 'store' 'store_ln57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 90 <SV = 39> <Delay = 1.23>
ST_90 : Operation 871 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %add_ln57_12, i11 %bucket_addr_41" [sort.c:57]   --->   Operation 871 'store' 'store_ln57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 91 <SV = 40> <Delay = 1.23>
ST_91 : Operation 872 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %add_ln57_13, i11 %bucket_addr_42" [sort.c:57]   --->   Operation 872 'store' 'store_ln57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 92 <SV = 41> <Delay = 1.23>
ST_92 : Operation 873 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %add_ln57_14, i11 %bucket_addr_43" [sort.c:57]   --->   Operation 873 'store' 'store_ln57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 93 <SV = 42> <Delay = 1.23>
ST_93 : Operation 874 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [sort.c:53]   --->   Operation 874 'specloopname' 'specloopname_ln53' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 875 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %add_ln57_15, i11 %bucket_addr_44" [sort.c:57]   --->   Operation 875 'store' 'store_ln57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_93 : Operation 876 [1/1] (1.01ns)   --->   "%add_ln54_1 = add i32 %empty_31, i32 16" [sort.c:54]   --->   Operation 876 'add' 'add_ln54_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 877 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 877 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 94 <SV = 12> <Delay = 1.01>
ST_94 : Operation 878 [1/1] (1.01ns)   --->   "%add_ln54 = add i32 %global_time_1_load, i32 8191" [sort.c:54]   --->   Operation 878 'add' 'add_ln54' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 879 [1/1] (0.00ns)   --->   "%store_ln13 = store i32 %add_ln54, i32 %global_time_1" [../../common/hercules.c:13]   --->   Operation 879 'store' 'store_ln13' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 880 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %valid_buffer, void, void" [sort.c:158]   --->   Operation 880 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>

State 95 <SV = 13> <Delay = 0.71>
ST_95 : Operation 881 [2/2] (0.71ns)   --->   "%call_ln159 = call void @update.1, i32 %b, i32 %bucket, i32 %a, i128 %checkdata, i5 %trunc_ln79, i1 0, i32 %global_time_1" [sort.c:159]   --->   Operation 881 'call' 'call_ln159' <Predicate = true> <Delay = 0.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 96 <SV = 14> <Delay = 0.78>
ST_96 : Operation 882 [1/2] (0.00ns)   --->   "%call_ln159 = call void @update.1, i32 %b, i32 %bucket, i32 %a, i128 %checkdata, i5 %trunc_ln79, i1 0, i32 %global_time_1" [sort.c:159]   --->   Operation 882 'call' 'call_ln159' <Predicate = (!valid_buffer)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_96 : Operation 883 [1/1] (0.42ns)   --->   "%br_ln161 = br void" [sort.c:161]   --->   Operation 883 'br' 'br_ln161' <Predicate = (!valid_buffer)> <Delay = 0.42>
ST_96 : Operation 884 [1/2] (0.00ns)   --->   "%call_ln162 = call void @update.1, i32 %a, i32 %bucket, i32 %b, i128 %checkdata, i5 %trunc_ln79, i1 1, i32 %global_time_1" [sort.c:162]   --->   Operation 884 'call' 'call_ln162' <Predicate = (valid_buffer)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_96 : Operation 885 [1/1] (0.42ns)   --->   "%br_ln0 = br void"   --->   Operation 885 'br' 'br_ln0' <Predicate = (valid_buffer)> <Delay = 0.42>
ST_96 : Operation 886 [1/1] (0.78ns)   --->   "%exp_1 = add i6 %exp, i6 2" [sort.c:142]   --->   Operation 886 'add' 'exp_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 13> <Delay = 0.71>
ST_97 : Operation 887 [2/2] (0.71ns)   --->   "%call_ln162 = call void @update.1, i32 %a, i32 %bucket, i32 %b, i128 %checkdata, i5 %trunc_ln79, i1 1, i32 %global_time_1" [sort.c:162]   --->   Operation 887 'call' 'call_ln162' <Predicate = true> <Delay = 0.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 98 <SV = 15> <Delay = 0.00>
ST_98 : Operation 888 [1/1] (0.00ns)   --->   "%valid_buffer_1 = phi i1 1, void, i1 0, void"   --->   Operation 888 'phi' 'valid_buffer_1' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 889 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 889 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('valid_buffer') [28]  (0.427 ns)

 <State 2>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', sort.c:71) with incoming values : ('add_ln71', sort.c:71) [41]  (0.427 ns)

 <State 3>: 2.21ns
The critical path consists of the following:
	'phi' operation ('i', sort.c:71) with incoming values : ('add_ln71', sort.c:71) [41]  (0 ns)
	'getelementptr' operation ('bucket_addr_1', sort.c:72) [52]  (0 ns)
	'store' operation ('store_ln72', sort.c:72) of constant 0 on array 'bucket' [53]  (1.24 ns)
	blocking operation 0.976 ns on control path)

 <State 4>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('checkdata_addr_3', ../../common/hercules.c:10) [59]  (0 ns)
	'store' operation ('store_ln12', ../../common/hercules.c:12) of constant <constant:_ssdm_op_Write.bram.p0L_a4i32packedL> on array 'checkdata' [62]  (1.24 ns)

 <State 5>: 1.02ns
The critical path consists of the following:
	'add' operation ('add_ln13', ../../common/hercules.c:13) [66]  (1.02 ns)

 <State 6>: 1.24ns
The critical path consists of the following:
	'phi' operation ('blockID', sort.c:83) with incoming values : ('add_ln83_1', sort.c:83) [71]  (0 ns)
	'getelementptr' operation ('a_addr', sort.c:86) [86]  (0 ns)
	'load' operation ('a_load', sort.c:86) on array 'a' [87]  (1.24 ns)

 <State 7>: 3.86ns
The critical path consists of the following:
	'load' operation ('a_load', sort.c:86) on array 'a' [87]  (1.24 ns)
	'ashr' operation ('ashr_ln86', sort.c:86) [88]  (0 ns)
	'add' operation ('add_ln86_1', sort.c:86) [94]  (1.39 ns)
	'getelementptr' operation ('bucket_addr_6', sort.c:87) [96]  (0 ns)
	'load' operation ('bucket_load_6', sort.c:87) on array 'bucket' [97]  (1.24 ns)

 <State 8>: 3.49ns
The critical path consists of the following:
	'load' operation ('bucket_load_6', sort.c:87) on array 'bucket' [97]  (1.24 ns)
	'add' operation ('add_ln87', sort.c:87) [98]  (1.02 ns)
	'store' operation ('store_ln87', sort.c:87) of variable 'add_ln87', sort.c:87 on array 'bucket' [99]  (1.24 ns)

 <State 9>: 1.39ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln86_2', sort.c:86) [131]  (0 ns)
	'add' operation ('add_ln86_3', sort.c:86) [135]  (1.39 ns)

 <State 10>: 3.49ns
The critical path consists of the following:
	'load' operation ('bucket_load_7', sort.c:87) on array 'bucket' [117]  (1.24 ns)
	'add' operation ('add_ln87_1', sort.c:87) [118]  (1.02 ns)
	'store' operation ('store_ln87', sort.c:87) of variable 'add_ln87_1', sort.c:87 on array 'bucket' [119]  (1.24 ns)

 <State 11>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('bucket_addr_8', sort.c:87) [137]  (0 ns)
	'load' operation ('bucket_load_8', sort.c:87) on array 'bucket' [138]  (1.24 ns)

 <State 12>: 3.49ns
The critical path consists of the following:
	'load' operation ('bucket_load_8', sort.c:87) on array 'bucket' [138]  (1.24 ns)
	'add' operation ('add_ln87_2', sort.c:87) [139]  (1.02 ns)
	'store' operation ('store_ln87', sort.c:87) of variable 'add_ln87_2', sort.c:87 on array 'bucket' [140]  (1.24 ns)

 <State 13>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('bucket_addr_9', sort.c:87) [158]  (0 ns)
	'load' operation ('bucket_load_9', sort.c:87) on array 'bucket' [159]  (1.24 ns)

 <State 14>: 3.49ns
The critical path consists of the following:
	'load' operation ('bucket_load_9', sort.c:87) on array 'bucket' [159]  (1.24 ns)
	'add' operation ('add_ln87_3', sort.c:87) [160]  (1.02 ns)
	'store' operation ('store_ln87', sort.c:87) of variable 'add_ln87_3', sort.c:87 on array 'bucket' [161]  (1.24 ns)

 <State 15>: 1.24ns
The critical path consists of the following:
	'load' operation ('bucket_load', sort.c:95) on array 'bucket' [170]  (1.24 ns)

 <State 16>: 2.9ns
The critical path consists of the following:
	'load' operation ('bucket_load', sort.c:95) on array 'bucket' [170]  (1.24 ns)
	multiplexor before 'phi' operation ('storemerge', sort.c:95) with incoming values : ('bucket_load', sort.c:95) ('bucket_load_1', sort.c:95) [277]  (0.427 ns)
	'phi' operation ('storemerge', sort.c:95) with incoming values : ('bucket_load', sort.c:95) ('bucket_load_1', sort.c:95) [277]  (0 ns)
	'store' operation ('store_ln20', sort.c:20) of variable 'storemerge', sort.c:95 on array 'bucket' [279]  (1.24 ns)

 <State 17>: 1.24ns
The critical path consists of the following:
	'phi' operation ('blockID', sort.c:83) with incoming values : ('add_ln83_3', sort.c:83) [175]  (0 ns)
	'getelementptr' operation ('b_addr', sort.c:86) [190]  (0 ns)
	'load' operation ('b_load', sort.c:86) on array 'b' [191]  (1.24 ns)

 <State 18>: 3.86ns
The critical path consists of the following:
	'load' operation ('b_load', sort.c:86) on array 'b' [191]  (1.24 ns)
	'ashr' operation ('ashr_ln86_4', sort.c:86) [192]  (0 ns)
	'add' operation ('add_ln86_6', sort.c:86) [198]  (1.39 ns)
	'getelementptr' operation ('bucket_addr_10', sort.c:87) [200]  (0 ns)
	'load' operation ('bucket_load_10', sort.c:87) on array 'bucket' [201]  (1.24 ns)

 <State 19>: 3.49ns
The critical path consists of the following:
	'load' operation ('bucket_load_10', sort.c:87) on array 'bucket' [201]  (1.24 ns)
	'add' operation ('add_ln87_4', sort.c:87) [202]  (1.02 ns)
	'store' operation ('store_ln87', sort.c:87) of variable 'add_ln87_4', sort.c:87 on array 'bucket' [203]  (1.24 ns)

 <State 20>: 1.39ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln86_6', sort.c:86) [235]  (0 ns)
	'add' operation ('add_ln86_8', sort.c:86) [239]  (1.39 ns)

 <State 21>: 3.49ns
The critical path consists of the following:
	'load' operation ('bucket_load_11', sort.c:87) on array 'bucket' [221]  (1.24 ns)
	'add' operation ('add_ln87_5', sort.c:87) [222]  (1.02 ns)
	'store' operation ('store_ln87', sort.c:87) of variable 'add_ln87_5', sort.c:87 on array 'bucket' [223]  (1.24 ns)

 <State 22>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('bucket_addr_12', sort.c:87) [241]  (0 ns)
	'load' operation ('bucket_load_12', sort.c:87) on array 'bucket' [242]  (1.24 ns)

 <State 23>: 3.49ns
The critical path consists of the following:
	'load' operation ('bucket_load_12', sort.c:87) on array 'bucket' [242]  (1.24 ns)
	'add' operation ('add_ln87_6', sort.c:87) [243]  (1.02 ns)
	'store' operation ('store_ln87', sort.c:87) of variable 'add_ln87_6', sort.c:87 on array 'bucket' [244]  (1.24 ns)

 <State 24>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('bucket_addr_13', sort.c:87) [262]  (0 ns)
	'load' operation ('bucket_load_13', sort.c:87) on array 'bucket' [263]  (1.24 ns)

 <State 25>: 3.49ns
The critical path consists of the following:
	'load' operation ('bucket_load_13', sort.c:87) on array 'bucket' [263]  (1.24 ns)
	'add' operation ('add_ln87_7', sort.c:87) [264]  (1.02 ns)
	'store' operation ('store_ln87', sort.c:87) of variable 'add_ln87_7', sort.c:87 on array 'bucket' [265]  (1.24 ns)

 <State 26>: 1.24ns
The critical path consists of the following:
	'load' operation ('bucket_load_1', sort.c:95) on array 'bucket' [274]  (1.24 ns)

 <State 27>: 2.14ns
The critical path consists of the following:
	'phi' operation ('empty_27', sort.c:21) with incoming values : ('add_ln83_4', sort.c:83) ('add_ln21_1', sort.c:21) [283]  (0 ns)
	'add' operation ('add_ln13_13', ../../common/hercules.c:13) [308]  (0.904 ns)
	'getelementptr' operation ('checkdata_addr_19', ../../common/hercules.c:9) [316]  (0 ns)
	'store' operation ('store_ln9', ../../common/hercules.c:9) of constant <constant:_ssdm_op_Write.bram.p0L_a4i32packedL> on array 'checkdata' [317]  (1.24 ns)

 <State 28>: 2.14ns
The critical path consists of the following:
	'add' operation ('add_ln13_15', ../../common/hercules.c:13) [334]  (0.904 ns)
	'getelementptr' operation ('checkdata_addr_21', ../../common/hercules.c:9) [342]  (0 ns)
	'store' operation ('store_ln9', ../../common/hercules.c:9) of constant <constant:_ssdm_op_Write.bram.p0L_a4i32packedL> on array 'checkdata' [343]  (1.24 ns)

 <State 29>: 2.25ns
The critical path consists of the following:
	'load' operation ('bucket_load_14', sort.c:24) on array 'bucket' [301]  (1.24 ns)
	'add' operation ('add_ln24', sort.c:24) [302]  (1.02 ns)

 <State 30>: 2.14ns
The critical path consists of the following:
	'add' operation ('add_ln13_19', ../../common/hercules.c:13) [386]  (0.904 ns)
	'getelementptr' operation ('checkdata_addr_25', ../../common/hercules.c:9) [394]  (0 ns)
	'store' operation ('store_ln9', ../../common/hercules.c:9) of constant <constant:_ssdm_op_Write.bram.p0L_a4i32packedL> on array 'checkdata' [395]  (1.24 ns)

 <State 31>: 2.14ns
The critical path consists of the following:
	'add' operation ('add_ln13_21', ../../common/hercules.c:13) [412]  (0.904 ns)
	'getelementptr' operation ('checkdata_addr_27', ../../common/hercules.c:9) [420]  (0 ns)
	'store' operation ('store_ln9', ../../common/hercules.c:9) of constant <constant:_ssdm_op_Write.bram.p0L_a4i32packedL> on array 'checkdata' [421]  (1.24 ns)

 <State 32>: 2.14ns
The critical path consists of the following:
	'add' operation ('add_ln13_23', ../../common/hercules.c:13) [438]  (0.904 ns)
	'getelementptr' operation ('checkdata_addr_29', ../../common/hercules.c:9) [446]  (0 ns)
	'store' operation ('store_ln9', ../../common/hercules.c:9) of constant <constant:_ssdm_op_Write.bram.p0L_a4i32packedL> on array 'checkdata' [447]  (1.24 ns)

 <State 33>: 2.14ns
The critical path consists of the following:
	'add' operation ('add_ln13_25', ../../common/hercules.c:13) [464]  (0.904 ns)
	'getelementptr' operation ('checkdata_addr_31', ../../common/hercules.c:9) [472]  (0 ns)
	'store' operation ('store_ln9', ../../common/hercules.c:9) of constant <constant:_ssdm_op_Write.bram.p0L_a4i32packedL> on array 'checkdata' [473]  (1.24 ns)

 <State 34>: 2.25ns
The critical path consists of the following:
	'add' operation ('add_ln24_1', sort.c:24) [314]  (1.02 ns)
	'store' operation ('store_ln12', ../../common/hercules.c:12) of constant <constant:_ssdm_op_Write.bram.p0L_a4i32packedL> on array 'checkdata' [320]  (1.24 ns)

 <State 35>: 3.27ns
The critical path consists of the following:
	'add' operation ('add_ln24_2', sort.c:24) [327]  (1.02 ns)
	'add' operation ('add_ln24_3', sort.c:24) [340]  (1.02 ns)
	'store' operation ('store_ln12', ../../common/hercules.c:12) of constant <constant:_ssdm_op_Write.bram.p0L_a4i32packedL> on array 'checkdata' [346]  (1.24 ns)

 <State 36>: 3.27ns
The critical path consists of the following:
	'add' operation ('add_ln24_4', sort.c:24) [353]  (1.02 ns)
	'add' operation ('add_ln24_5', sort.c:24) [366]  (1.02 ns)
	'store' operation ('store_ln12', ../../common/hercules.c:12) of constant <constant:_ssdm_op_Write.bram.p0L_a4i32packedL> on array 'checkdata' [372]  (1.24 ns)

 <State 37>: 3.27ns
The critical path consists of the following:
	'add' operation ('add_ln24_6', sort.c:24) [379]  (1.02 ns)
	'add' operation ('add_ln24_7', sort.c:24) [392]  (1.02 ns)
	'store' operation ('store_ln12', ../../common/hercules.c:12) of constant <constant:_ssdm_op_Write.bram.p0L_a4i32packedL> on array 'checkdata' [398]  (1.24 ns)

 <State 38>: 3.49ns
The critical path consists of the following:
	'load' operation ('bucket_load_23', sort.c:24) on array 'bucket' [417]  (1.24 ns)
	'add' operation ('add_ln24_9', sort.c:24) [418]  (1.02 ns)
	'store' operation ('store_ln12', ../../common/hercules.c:12) of constant <constant:_ssdm_op_Write.bram.p0L_a4i32packedL> on array 'checkdata' [424]  (1.24 ns)

 <State 39>: 3.49ns
The critical path consists of the following:
	'load' operation ('bucket_load_24', sort.c:24) on array 'bucket' [430]  (1.24 ns)
	'add' operation ('add_ln24_10', sort.c:24) [431]  (1.02 ns)
	'store' operation ('store_ln12', ../../common/hercules.c:12) of constant <constant:_ssdm_op_Write.bram.p0L_a4i32packedL> on array 'checkdata' [437]  (1.24 ns)

 <State 40>: 3.49ns
The critical path consists of the following:
	'load' operation ('bucket_load_25', sort.c:24) on array 'bucket' [443]  (1.24 ns)
	'add' operation ('add_ln24_11', sort.c:24) [444]  (1.02 ns)
	'store' operation ('store_ln12', ../../common/hercules.c:12) of constant <constant:_ssdm_op_Write.bram.p0L_a4i32packedL> on array 'checkdata' [450]  (1.24 ns)

 <State 41>: 3.49ns
The critical path consists of the following:
	'load' operation ('bucket_load_26', sort.c:24) on array 'bucket' [456]  (1.24 ns)
	'add' operation ('add_ln24_12', sort.c:24) [457]  (1.02 ns)
	'store' operation ('store_ln12', ../../common/hercules.c:12) of constant <constant:_ssdm_op_Write.bram.p0L_a4i32packedL> on array 'checkdata' [463]  (1.24 ns)

 <State 42>: 3.49ns
The critical path consists of the following:
	'load' operation ('bucket_load_27', sort.c:24) on array 'bucket' [469]  (1.24 ns)
	'add' operation ('add_ln24_13', sort.c:24) [470]  (1.02 ns)
	'store' operation ('store_ln12', ../../common/hercules.c:12) of constant <constant:_ssdm_op_Write.bram.p0L_a4i32packedL> on array 'checkdata' [476]  (1.24 ns)

 <State 43>: 3.49ns
The critical path consists of the following:
	'load' operation ('bucket_load_28', sort.c:24) on array 'bucket' [482]  (1.24 ns)
	'add' operation ('add_ln24_14', sort.c:24) [483]  (1.02 ns)
	'store' operation ('store_ln12', ../../common/hercules.c:12) of constant <constant:_ssdm_op_Write.bram.p0L_a4i32packedL> on array 'checkdata' [489]  (1.24 ns)

 <State 44>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln24', sort.c:24) of variable 'add_ln24_1', sort.c:24 on array 'bucket' [315]  (1.24 ns)

 <State 45>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln24', sort.c:24) of variable 'add_ln24_2', sort.c:24 on array 'bucket' [328]  (1.24 ns)

 <State 46>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln24', sort.c:24) of variable 'add_ln24_3', sort.c:24 on array 'bucket' [341]  (1.24 ns)

 <State 47>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln24', sort.c:24) of variable 'add_ln24_4', sort.c:24 on array 'bucket' [354]  (1.24 ns)

 <State 48>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln24', sort.c:24) of variable 'add_ln24_5', sort.c:24 on array 'bucket' [367]  (1.24 ns)

 <State 49>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln24', sort.c:24) of variable 'add_ln24_6', sort.c:24 on array 'bucket' [380]  (1.24 ns)

 <State 50>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln24', sort.c:24) of variable 'add_ln24_7', sort.c:24 on array 'bucket' [393]  (1.24 ns)

 <State 51>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln24', sort.c:24) of variable 'add_ln24_8', sort.c:24 on array 'bucket' [406]  (1.24 ns)

 <State 52>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln24', sort.c:24) of variable 'add_ln24_9', sort.c:24 on array 'bucket' [419]  (1.24 ns)

 <State 53>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln24', sort.c:24) of variable 'add_ln24_10', sort.c:24 on array 'bucket' [432]  (1.24 ns)

 <State 54>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln24', sort.c:24) of variable 'add_ln24_11', sort.c:24 on array 'bucket' [445]  (1.24 ns)

 <State 55>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln24', sort.c:24) of variable 'add_ln24_12', sort.c:24 on array 'bucket' [458]  (1.24 ns)

 <State 56>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln24', sort.c:24) of variable 'add_ln24_13', sort.c:24 on array 'bucket' [471]  (1.24 ns)

 <State 57>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln24', sort.c:24) of variable 'add_ln24_14', sort.c:24 on array 'bucket' [484]  (1.24 ns)

 <State 58>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln38', sort.c:38) of constant 0 on array 'sum' [494]  (1.24 ns)

 <State 59>: 2.09ns
The critical path consists of the following:
	'phi' operation ('radixID', sort.c:39) with incoming values : ('add_ln39', sort.c:39) [499]  (0 ns)
	'add' operation ('add_ln40', sort.c:40) [512]  (0.798 ns)
	'getelementptr' operation ('bucket_addr_5', sort.c:41) [514]  (0 ns)
	'load' operation ('bucket_load_5', sort.c:41) on array 'bucket' [515]  (1.24 ns)
	blocking operation 0.051 ns on control path)

 <State 60>: 3.49ns
The critical path consists of the following:
	'load' operation ('bucket_load_5', sort.c:41) on array 'bucket' [515]  (1.24 ns)
	'add' operation ('data_in', sort.c:41) [516]  (1.02 ns)
	'store' operation ('store_ln41', sort.c:41) of variable 'data_in', sort.c:41 on array 'sum' [518]  (1.24 ns)

 <State 61>: 1.02ns
The critical path consists of the following:
	'add' operation ('add_ln13_5', ../../common/hercules.c:13) [530]  (1.02 ns)

 <State 62>: 2.14ns
The critical path consists of the following:
	'phi' operation ('empty_31', sort.c:54) with incoming values : ('add_ln13_5', ../../common/hercules.c:13) ('add_ln54_1', sort.c:54) [534]  (0 ns)
	'add' operation ('add_ln13_27', ../../common/hercules.c:13) [558]  (0.904 ns)
	'getelementptr' operation ('checkdata_addr_34', ../../common/hercules.c:9) [566]  (0 ns)
	'store' operation ('store_ln9', ../../common/hercules.c:9) of constant <constant:_ssdm_op_Write.bram.p0L_a4i32packedL> on array 'checkdata' [567]  (1.24 ns)

 <State 63>: 2.14ns
The critical path consists of the following:
	'add' operation ('add_ln13_29', ../../common/hercules.c:13) [584]  (0.904 ns)
	'getelementptr' operation ('checkdata_addr_36', ../../common/hercules.c:9) [592]  (0 ns)
	'store' operation ('store_ln9', ../../common/hercules.c:9) of constant <constant:_ssdm_op_Write.bram.p0L_a4i32packedL> on array 'checkdata' [593]  (1.24 ns)

 <State 64>: 2.14ns
The critical path consists of the following:
	'add' operation ('add_ln13_31', ../../common/hercules.c:13) [610]  (0.904 ns)
	'getelementptr' operation ('checkdata_addr_38', ../../common/hercules.c:9) [618]  (0 ns)
	'store' operation ('store_ln9', ../../common/hercules.c:9) of constant <constant:_ssdm_op_Write.bram.p0L_a4i32packedL> on array 'checkdata' [619]  (1.24 ns)

 <State 65>: 2.14ns
The critical path consists of the following:
	'add' operation ('add_ln13_33', ../../common/hercules.c:13) [636]  (0.904 ns)
	'getelementptr' operation ('checkdata_addr_40', ../../common/hercules.c:9) [644]  (0 ns)
	'store' operation ('store_ln9', ../../common/hercules.c:9) of constant <constant:_ssdm_op_Write.bram.p0L_a4i32packedL> on array 'checkdata' [645]  (1.24 ns)

 <State 66>: 2.14ns
The critical path consists of the following:
	'add' operation ('add_ln13_35', ../../common/hercules.c:13) [662]  (0.904 ns)
	'getelementptr' operation ('checkdata_addr_42', ../../common/hercules.c:9) [670]  (0 ns)
	'store' operation ('store_ln9', ../../common/hercules.c:9) of constant <constant:_ssdm_op_Write.bram.p0L_a4i32packedL> on array 'checkdata' [671]  (1.24 ns)

 <State 67>: 2.14ns
The critical path consists of the following:
	'add' operation ('add_ln13_37', ../../common/hercules.c:13) [688]  (0.904 ns)
	'getelementptr' operation ('checkdata_addr_44', ../../common/hercules.c:9) [696]  (0 ns)
	'store' operation ('store_ln9', ../../common/hercules.c:9) of constant <constant:_ssdm_op_Write.bram.p0L_a4i32packedL> on array 'checkdata' [697]  (1.24 ns)

 <State 68>: 2.14ns
The critical path consists of the following:
	'add' operation ('add_ln13_39', ../../common/hercules.c:13) [714]  (0.904 ns)
	'getelementptr' operation ('checkdata_addr_46', ../../common/hercules.c:9) [722]  (0 ns)
	'store' operation ('store_ln9', ../../common/hercules.c:9) of constant <constant:_ssdm_op_Write.bram.p0L_a4i32packedL> on array 'checkdata' [723]  (1.24 ns)

 <State 69>: 2.25ns
The critical path consists of the following:
	'add' operation ('add_ln57', sort.c:57) [552]  (1.02 ns)
	'or' operation ('or_ln12_24', ../../common/hercules.c:12) [556]  (0 ns)
	'store' operation ('store_ln12', ../../common/hercules.c:12) of constant <constant:_ssdm_op_Write.bram.i128> on array 'checkdata' [557]  (1.24 ns)

 <State 70>: 2.25ns
The critical path consists of the following:
	'add' operation ('add_ln57_1', sort.c:57) [564]  (1.02 ns)
	'store' operation ('store_ln12', ../../common/hercules.c:12) of constant <constant:_ssdm_op_Write.bram.p0L_a4i32packedL> on array 'checkdata' [570]  (1.24 ns)

 <State 71>: 2.25ns
The critical path consists of the following:
	'add' operation ('add_ln57_3', sort.c:57) [590]  (1.02 ns)
	'store' operation ('store_ln12', ../../common/hercules.c:12) of constant <constant:_ssdm_op_Write.bram.p0L_a4i32packedL> on array 'checkdata' [596]  (1.24 ns)

 <State 72>: 2.25ns
The critical path consists of the following:
	'add' operation ('add_ln57_5', sort.c:57) [616]  (1.02 ns)
	'store' operation ('store_ln12', ../../common/hercules.c:12) of constant <constant:_ssdm_op_Write.bram.p0L_a4i32packedL> on array 'checkdata' [622]  (1.24 ns)

 <State 73>: 2.25ns
The critical path consists of the following:
	'add' operation ('add_ln57_7', sort.c:57) [642]  (1.02 ns)
	'store' operation ('store_ln12', ../../common/hercules.c:12) of constant <constant:_ssdm_op_Write.bram.p0L_a4i32packedL> on array 'checkdata' [648]  (1.24 ns)

 <State 74>: 2.25ns
The critical path consists of the following:
	'add' operation ('add_ln57_9', sort.c:57) [668]  (1.02 ns)
	'store' operation ('store_ln12', ../../common/hercules.c:12) of constant <constant:_ssdm_op_Write.bram.p0L_a4i32packedL> on array 'checkdata' [674]  (1.24 ns)

 <State 75>: 3.49ns
The critical path consists of the following:
	'load' operation ('bucket_load_41', sort.c:57) on array 'bucket' [706]  (1.24 ns)
	'add' operation ('add_ln57_12', sort.c:57) [707]  (1.02 ns)
	'store' operation ('store_ln12', ../../common/hercules.c:12) of constant <constant:_ssdm_op_Write.bram.p0L_a4i32packedL> on array 'checkdata' [713]  (1.24 ns)

 <State 76>: 3.49ns
The critical path consists of the following:
	'load' operation ('bucket_load_42', sort.c:57) on array 'bucket' [719]  (1.24 ns)
	'add' operation ('add_ln57_13', sort.c:57) [720]  (1.02 ns)
	'store' operation ('store_ln12', ../../common/hercules.c:12) of constant <constant:_ssdm_op_Write.bram.p0L_a4i32packedL> on array 'checkdata' [726]  (1.24 ns)

 <State 77>: 3.49ns
The critical path consists of the following:
	'load' operation ('bucket_load_43', sort.c:57) on array 'bucket' [732]  (1.24 ns)
	'add' operation ('add_ln57_14', sort.c:57) [733]  (1.02 ns)
	'store' operation ('store_ln12', ../../common/hercules.c:12) of constant <constant:_ssdm_op_Write.bram.p0L_a4i32packedL> on array 'checkdata' [739]  (1.24 ns)

 <State 78>: 3.49ns
The critical path consists of the following:
	'load' operation ('bucket_load_44', sort.c:57) on array 'bucket' [745]  (1.24 ns)
	'add' operation ('add_ln57_15', sort.c:57) [746]  (1.02 ns)
	'store' operation ('store_ln12', ../../common/hercules.c:12) of constant <constant:_ssdm_op_Write.bram.p0L_a4i32packedL> on array 'checkdata' [752]  (1.24 ns)

 <State 79>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln57', sort.c:57) of variable 'add_ln57_1', sort.c:57 on array 'bucket' [565]  (1.24 ns)

 <State 80>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln57', sort.c:57) of variable 'add_ln57_2', sort.c:57 on array 'bucket' [578]  (1.24 ns)

 <State 81>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln57', sort.c:57) of variable 'add_ln57_3', sort.c:57 on array 'bucket' [591]  (1.24 ns)

 <State 82>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln57', sort.c:57) of variable 'add_ln57_4', sort.c:57 on array 'bucket' [604]  (1.24 ns)

 <State 83>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln57', sort.c:57) of variable 'add_ln57_5', sort.c:57 on array 'bucket' [617]  (1.24 ns)

 <State 84>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln57', sort.c:57) of variable 'add_ln57_6', sort.c:57 on array 'bucket' [630]  (1.24 ns)

 <State 85>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln57', sort.c:57) of variable 'add_ln57_7', sort.c:57 on array 'bucket' [643]  (1.24 ns)

 <State 86>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln57', sort.c:57) of variable 'add_ln57_8', sort.c:57 on array 'bucket' [656]  (1.24 ns)

 <State 87>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln57', sort.c:57) of variable 'add_ln57_9', sort.c:57 on array 'bucket' [669]  (1.24 ns)

 <State 88>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln57', sort.c:57) of variable 'add_ln57_10', sort.c:57 on array 'bucket' [682]  (1.24 ns)

 <State 89>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln57', sort.c:57) of variable 'add_ln57_11', sort.c:57 on array 'bucket' [695]  (1.24 ns)

 <State 90>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln57', sort.c:57) of variable 'add_ln57_12', sort.c:57 on array 'bucket' [708]  (1.24 ns)

 <State 91>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln57', sort.c:57) of variable 'add_ln57_13', sort.c:57 on array 'bucket' [721]  (1.24 ns)

 <State 92>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln57', sort.c:57) of variable 'add_ln57_14', sort.c:57 on array 'bucket' [734]  (1.24 ns)

 <State 93>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln57', sort.c:57) of variable 'add_ln57_15', sort.c:57 on array 'bucket' [747]  (1.24 ns)

 <State 94>: 1.02ns
The critical path consists of the following:
	'add' operation ('add_ln54', sort.c:54) [756]  (1.02 ns)

 <State 95>: 0.714ns
The critical path consists of the following:
	'call' operation ('call_ln159', sort.c:159) to 'update.1' [760]  (0.714 ns)

 <State 96>: 0.781ns
The critical path consists of the following:
	'add' operation ('exp', sort.c:142) [767]  (0.781 ns)

 <State 97>: 0.714ns
The critical path consists of the following:
	'call' operation ('call_ln162', sort.c:162) to 'update.1' [763]  (0.714 ns)

 <State 98>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
