Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Oct  3 16:36:18 2024
| Host         : binhkieudo-ASUS running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_drc -file Arty100TDDRHarness_drc_routed.rpt -pb Arty100TDDRHarness_drc_routed.pb -rpx Arty100TDDRHarness_drc_routed.rpx
| Design       : Arty100TDDRHarness
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 63
+-----------+----------+------------------------------------------------+------------+
| Rule      | Severity | Description                                    | Violations |
+-----------+----------+------------------------------------------------+------------+
| DPIP-1    | Warning  | Input pipelining                               | 3          |
| DPOP-1    | Warning  | PREG Output pipelining                         | 10         |
| DPOP-2    | Warning  | MREG Output pipelining                         | 10         |
| IOSR-1    | Warning  | IOB set reset sharing                          | 1          |
| PDRC-153  | Warning  | Gated clock check                              | 1          |
| PLIO-6    | Warning  | Placement Constraints Check for IO constraints | 16         |
| REQP-1617 | Warning  | use_IOB_register                               | 16         |
| RPBF-3    | Warning  | IO port buffering is incomplete                | 6          |
+-----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_b1 input chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_b1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_b1__0 input chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_b1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_b1__0 input chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_b1__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0 output chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__1 output chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__10 output chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__11 output chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__3 output chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__5 output chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__7 output chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8 output chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_b1 output chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_b1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_b1__0 output chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_b1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0 multiplier stage chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__1 multiplier stage chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__10 multiplier stage chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__11 multiplier stage chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__3 multiplier stage chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__5 multiplier stage chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__7 multiplier stage chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8 multiplier stage chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_b1 multiplier stage chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_b1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_b1__0 multiplier stage chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_postMul_io_mulAddResult_b1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

IOSR-1#1 Warning
IOB set reset sharing  
IO jtag_jtag_TDI connects to flops which have these chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]_2
chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture012_out set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC_i_1/O, cell chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLIO-6#1 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[0]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#2 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[1]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#3 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[2]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#4 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[3]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#5 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[4]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#6 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[5]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#7 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[6]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#8 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[7]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#9 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[0]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#10 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[1]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#11 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[2]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#12 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[3]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#13 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[4]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#14 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[5]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#15 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[6]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#16 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[7]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

REQP-1617#1 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[0] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#2 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[1] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#3 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[2] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#4 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[3] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#5 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[4] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#6 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[5] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#7 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[6] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#8 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[7] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#9 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[0] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#10 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[1] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#11 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[2] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#12 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[3] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#13 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[4] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#14 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[5] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#15 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[6] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#16 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[7] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

RPBF-3#1 Warning
IO port buffering is incomplete  
Device port flash_qspi_cs expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#2 Warning
IO port buffering is incomplete  
Device port flash_qspi_sck expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#3 Warning
IO port buffering is incomplete  
Device port sdio_spi_clk expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#4 Warning
IO port buffering is incomplete  
Device port sdio_spi_cs expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#5 Warning
IO port buffering is incomplete  
Device port sdio_spi_dat_0 expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#6 Warning
IO port buffering is incomplete  
Device port sdio_spi_dat_3 expects both input and output buffering but the buffers are incomplete.
Related violations: <none>


