#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jul  8 22:54:33 2020
# Process ID: 1372
# Current directory: D:/Files/ECBEncoder/ECBEncoder/stream
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6896 D:\Files\ECBEncoder\ECBEncoder\stream\stream.xpr
# Log file: D:/Files/ECBEncoder/ECBEncoder/stream/vivado.log
# Journal file: D:/Files/ECBEncoder/ECBEncoder/stream\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Files/ECBEncoder/ECBEncoder/stream/stream.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Files/ECBEncoder/ECBEncoder/ip_repo/CustomECBEncoder_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Files/ECBEncoder/ECBEncoder/ip_repo/CustomECBEncoder_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 781.480 ; gain = 139.070
update_compile_order -fileset sources_1
open_bd_design {D:/Files/ECBEncoder/ECBEncoder/stream/stream.srcs/sources_1/bd/mb_design/mb_design.bd}
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_buttons
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_switches
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_leds
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_display
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:fit_timer:2.0 - fit_timer_0
Successfully read diagram <mb_design> from BD file <D:/Files/ECBEncoder/ECBEncoder/stream/stream.srcs/sources_1/bd/mb_design/mb_design.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 913.590 ; gain = 113.375
startgroup
set_property -dict [list CONFIG.C_FSL_LINKS {1}] [get_bd_cells microblaze_0]
endgroup
create_peripheral xilinx.com user CustomECBEncoder 1.0 -dir D:/Files/ECBEncoder/ECBEncoder/stream/../ip_repo
add_peripheral_interface S00_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core xilinx.com:user:CustomECBEncoder:1.0]
add_peripheral_interface M00_AXIS -interface_mode master -axi_type stream [ipx::find_open_core xilinx.com:user:CustomECBEncoder:1.0]
generate_peripheral [ipx::find_open_core xilinx.com:user:CustomECBEncoder:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:CustomECBEncoder:1.0]
set_property  ip_repo_paths  {D:/Files/ECBEncoder/ECBEncoder/stream/../ip_repo/CustomECBEncoder_1.0 D:/Files/ECBEncoder/ECBEncoder/ip_repo/CustomECBEncoder_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Files/ECBEncoder/ECBEncoder/ip_repo/CustomECBEncoder_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/Files/ECBEncoder/ECBEncoder/ip_repo/CustomECBEncoder_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Files/ECBEncoder/ECBEncoder/ip_repo/CustomECBEncoder_1.0'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:CustomECBEncoder:1.0 CustomECBEncoder_0
endgroup
set_property location {6 1738 905} [get_bd_cells CustomECBEncoder_0]
ipx::edit_ip_in_project -upgrade true -name CustomECBEncoder_v1_0_project -directory D:/Files/ECBEncoder/ECBEncoder/stream/stream.tmp/CustomECBEncoder_v1_0_project d:/Files/ECBEncoder/ECBEncoder/ip_repo/CustomECBEncoder_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Files/ECBEncoder/ECBEncoder/ip_repo/CustomECBEncoder_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/Files/ECBEncoder/ECBEncoder/ip_repo/CustomECBEncoder_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Files/ECBEncoder/ECBEncoder/ip_repo/CustomECBEncoder_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 983.508 ; gain = 20.645
update_compile_order -fileset sources_1
ipx::unload_core d:/Files/ECBEncoder/ECBEncoder/ip_repo/CustomECBEncoder_1.0/component.xml
import_files -norecurse D:/Files/ECBEncoder/ECBEncoder/sim/simECBEncoder/simECBEncoder.srcs/sources_1/new/ECBEncoder.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::open_ipxact_file d:/Files/ECBEncoder/ECBEncoder/ip_repo/CustomECBEncoder_1.0/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'd:/Files/ECBEncoder/ECBEncoder/ip_repo/CustomECBEncoder_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'd:/Files/ECBEncoder/ECBEncoder/ip_repo/CustomECBEncoder_1.0/hdl/CustomECBEncoder_v1_0_S00_AXIS.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'd:/Files/ECBEncoder/ECBEncoder/ip_repo/CustomECBEncoder_1.0/hdl/CustomECBEncoder_v1_0_M00_AXIS.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'd:/Files/ECBEncoder/ECBEncoder/ip_repo/CustomECBEncoder_1.0/hdl/CustomECBEncoder_v1_0.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'd:/Files/ECBEncoder/ECBEncoder/stream/stream.tmp/customecbencoder_v1_0_project/CustomECBEncoder_v1_0_project.srcs/sources_1/imports/new/ECBEncoder.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Files/ECBEncoder/ECBEncoder/ip_repo/CustomECBEncoder_1.0/hdl/CustomECBEncoder_v1_0_S00_AXIS.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Files/ECBEncoder/ECBEncoder/ip_repo/CustomECBEncoder_1.0/hdl/CustomECBEncoder_v1_0_M00_AXIS.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Files/ECBEncoder/ECBEncoder/ip_repo/CustomECBEncoder_1.0/hdl/CustomECBEncoder_v1_0.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'd:/Files/ECBEncoder/ECBEncoder/stream/stream.tmp/customecbencoder_v1_0_project/CustomECBEncoder_v1_0_project.srcs/sources_1/imports/new/ECBEncoder.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Files/ECBEncoder/ECBEncoder/ip_repo/CustomECBEncoder_1.0/component.xml' ignored by IP packager.
launch_runs synth_1 -jobs 8
[Wed Jul  8 23:00:55 2020] Launched synth_1...
Run output will be captured here: d:/files/ecbencoder/ecbencoder/stream/stream.tmp/customecbencoder_v1_0_project/CustomECBEncoder_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Jul  8 23:03:32 2020] Launched synth_1...
Run output will be captured here: d:/files/ecbencoder/ecbencoder/stream/stream.tmp/customecbencoder_v1_0_project/CustomECBEncoder_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Jul  8 23:04:28 2020] Launched synth_1...
Run output will be captured here: d:/files/ecbencoder/ecbencoder/stream/stream.tmp/customecbencoder_v1_0_project/CustomECBEncoder_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Jul  8 23:07:15 2020] Launched synth_1...
Run output will be captured here: d:/files/ecbencoder/ecbencoder/stream/stream.tmp/customecbencoder_v1_0_project/CustomECBEncoder_v1_0_project.runs/synth_1/runme.log
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Files/ECBEncoder/ECBEncoder/ip_repo/CustomECBEncoder_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Files/ECBEncoder/ECBEncoder/ip_repo/CustomECBEncoder_1.0/component.xml' ignored by IP packager.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/Files/ECBEncoder/ECBEncoder/ip_repo/CustomECBEncoder_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Files/ECBEncoder/ECBEncoder/ip_repo/CustomECBEncoder_1.0'
close_project
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Files/ECBEncoder/ECBEncoder/ip_repo/CustomECBEncoder_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/Files/ECBEncoder/ECBEncoder/ip_repo/CustomECBEncoder_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Files/ECBEncoder/ECBEncoder/ip_repo/CustomECBEncoder_1.0'.
report_ip_status -name ip_status
upgrade_ip [get_ips  mb_design_CustomECBEncoder_0_0] -log ip_upgrade.log
Upgrading 'D:/Files/ECBEncoder/ECBEncoder/stream/stream.srcs/sources_1/bd/mb_design/mb_design.bd'
INFO: [IP_Flow 19-3422] Upgraded mb_design_CustomECBEncoder_0_0 (CustomECBEncoder_v1.0 1.0) from revision 1 to revision 2
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 's00_axis_aclk'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mb_design_CustomECBEncoder_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'mb_design_CustomECBEncoder_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/Files/ECBEncoder/ECBEncoder/stream/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:\Files\ECBEncoder\ECBEncoder\stream\stream.srcs\sources_1\bd\mb_design\mb_design.bd> 
Wrote  : <D:/Files/ECBEncoder/ECBEncoder/stream/stream.srcs/sources_1/bd/mb_design/ui/bd_db273ea8.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Files/ECBEncoder/ECBEncoder/stream/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips mb_design_CustomECBEncoder_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/Files/ECBEncoder/ECBEncoder/stream/stream.srcs/sources_1/bd/mb_design/mb_design.bd]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/CustomECBEncoder_0/s00_axis_aclk
/CustomECBEncoder_0/m00_axis_aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design D:/Files/ECBEncoder/ECBEncoder/stream/stream.srcs/sources_1/bd/mb_design/mb_design.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
connect_bd_intf_net [get_bd_intf_pins CustomECBEncoder_0/S00_AXIS] [get_bd_intf_pins microblaze_0/M0_AXIS]
delete_bd_objs [get_bd_intf_nets microblaze_0_M0_AXIS]
connect_bd_intf_net [get_bd_intf_pins microblaze_0/M0_AXIS] [get_bd_intf_pins CustomECBEncoder_0/S00_AXIS]
connect_bd_intf_net [get_bd_intf_pins CustomECBEncoder_0/M00_AXIS] [get_bd_intf_pins microblaze_0/S0_AXIS]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins CustomECBEncoder_0/m00_axis_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins CustomECBEncoder_0/s00_axis_aclk]
endgroup
report_ip_status -name ip_status 
save_bd_design
Wrote  : <D:\Files\ECBEncoder\ECBEncoder\stream\stream.srcs\sources_1\bd\mb_design\mb_design.bd> 
Wrote  : <D:/Files/ECBEncoder/ECBEncoder/stream/stream.srcs/sources_1/bd/mb_design/ui/bd_db273ea8.ui> 
make_wrapper -files [get_files D:/Files/ECBEncoder/ECBEncoder/stream/stream.srcs/sources_1/bd/mb_design/mb_design.bd] -top
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
Wrote  : <D:\Files\ECBEncoder\ECBEncoder\stream\stream.srcs\sources_1\bd\mb_design\mb_design.bd> 
VHDL Output written to : D:/Files/ECBEncoder/ECBEncoder/stream/stream.srcs/sources_1/bd/mb_design/synth/mb_design.vhd
VHDL Output written to : D:/Files/ECBEncoder/ECBEncoder/stream/stream.srcs/sources_1/bd/mb_design/sim/mb_design.vhd
VHDL Output written to : D:/Files/ECBEncoder/ECBEncoder/stream/stream.srcs/sources_1/bd/mb_design/hdl/mb_design_wrapper.vhd
add_files -norecurse D:/Files/ECBEncoder/ECBEncoder/stream/stream.srcs/sources_1/bd/mb_design/hdl/mb_design_wrapper.vhd
generate_target all [get_files  D:/Files/ECBEncoder/ECBEncoder/stream/stream.srcs/sources_1/bd/mb_design/mb_design.bd]
INFO: [BD 41-1662] The design 'mb_design.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\Files\ECBEncoder\ECBEncoder\stream\stream.srcs\sources_1\bd\mb_design\mb_design.bd> 
Wrote  : <D:/Files/ECBEncoder/ECBEncoder/stream/stream.srcs/sources_1/bd/mb_design/ui/bd_db273ea8.ui> 
VHDL Output written to : D:/Files/ECBEncoder/ECBEncoder/stream/stream.srcs/sources_1/bd/mb_design/synth/mb_design.vhd
VHDL Output written to : D:/Files/ECBEncoder/ECBEncoder/stream/stream.srcs/sources_1/bd/mb_design/sim/mb_design.vhd
VHDL Output written to : D:/Files/ECBEncoder/ECBEncoder/stream/stream.srcs/sources_1/bd/mb_design/hdl/mb_design_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_buttons .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_switches .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_leds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_display .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fit_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CustomECBEncoder_0 .
Exporting to file D:/Files/ECBEncoder/ECBEncoder/stream/stream.srcs/sources_1/bd/mb_design/hw_handoff/mb_design.hwh
Generated Block Design Tcl file D:/Files/ECBEncoder/ECBEncoder/stream/stream.srcs/sources_1/bd/mb_design/hw_handoff/mb_design_bd.tcl
Generated Hardware Definition File D:/Files/ECBEncoder/ECBEncoder/stream/stream.srcs/sources_1/bd/mb_design/synth/mb_design.hwdef
catch { config_ip_cache -export [get_ips -all mb_design_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_CustomECBEncoder_0_0] }
export_ip_user_files -of_objects [get_files D:/Files/ECBEncoder/ECBEncoder/stream/stream.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Files/ECBEncoder/ECBEncoder/stream/stream.srcs/sources_1/bd/mb_design/mb_design.bd]
launch_runs -jobs 8 {mb_design_microblaze_0_0_synth_1 mb_design_CustomECBEncoder_0_0_synth_1}
[Wed Jul  8 23:11:51 2020] Launched mb_design_microblaze_0_0_synth_1, mb_design_CustomECBEncoder_0_0_synth_1...
Run output will be captured here:
mb_design_microblaze_0_0_synth_1: D:/Files/ECBEncoder/ECBEncoder/stream/stream.runs/mb_design_microblaze_0_0_synth_1/runme.log
mb_design_CustomECBEncoder_0_0_synth_1: D:/Files/ECBEncoder/ECBEncoder/stream/stream.runs/mb_design_CustomECBEncoder_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/Files/ECBEncoder/ECBEncoder/stream/stream.srcs/sources_1/bd/mb_design/mb_design.bd] -directory D:/Files/ECBEncoder/ECBEncoder/stream/stream.ip_user_files/sim_scripts -ip_user_files_dir D:/Files/ECBEncoder/ECBEncoder/stream/stream.ip_user_files -ipstatic_source_dir D:/Files/ECBEncoder/ECBEncoder/stream/stream.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Files/ECBEncoder/ECBEncoder/stream/stream.cache/compile_simlib/modelsim} {questa=D:/Files/ECBEncoder/ECBEncoder/stream/stream.cache/compile_simlib/questa} {riviera=D:/Files/ECBEncoder/ECBEncoder/stream/stream.cache/compile_simlib/riviera} {activehdl=D:/Files/ECBEncoder/ECBEncoder/stream/stream.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jul  8 23:14:09 2020] Launched synth_1...
Run output will be captured here: D:/Files/ECBEncoder/ECBEncoder/stream/stream.runs/synth_1/runme.log
[Wed Jul  8 23:14:09 2020] Launched impl_1...
Run output will be captured here: D:/Files/ECBEncoder/ECBEncoder/stream/stream.runs/impl_1/runme.log
write_hw_platform -fixed -force  -include_bit -file D:/Files/ECBEncoder/ECBEncoder/stream/mb_design_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/Files/ECBEncoder/ECBEncoder/stream/mb_design_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2019.2/data\embeddedsw) loading 0 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/Files/ECBEncoder/ECBEncoder/stream/mb_design_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
set_property range 128K [get_bd_addr_segs {microblaze_0/Data/SEG_dlmb_bram_if_cntlr_Mem}]
set_property range 128K [get_bd_addr_segs {microblaze_0/Instruction/SEG_ilmb_bram_if_cntlr_Mem}]
set_property range 8K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_gpio_buttons_Reg}]
set_property range 8K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_gpio_display_Reg}]
set_property range 8K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_gpio_leds_Reg}]
set_property range 8K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_gpio_switches_Reg}]
set_property range 8K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_timer_0_Reg}]
set_property range 8K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_uartlite_0_Reg}]
set_property range 8K [get_bd_addr_segs {microblaze_0/Data/SEG_microblaze_0_axi_intc_Reg}]
save_bd_design
Wrote  : <D:\Files\ECBEncoder\ECBEncoder\stream\stream.srcs\sources_1\bd\mb_design\mb_design.bd> 
Wrote  : <D:/Files/ECBEncoder/ECBEncoder/stream/stream.srcs/sources_1/bd/mb_design/ui/bd_db273ea8.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
Wrote  : <D:\Files\ECBEncoder\ECBEncoder\stream\stream.srcs\sources_1\bd\mb_design\mb_design.bd> 
VHDL Output written to : D:/Files/ECBEncoder/ECBEncoder/stream/stream.srcs/sources_1/bd/mb_design/synth/mb_design.vhd
VHDL Output written to : D:/Files/ECBEncoder/ECBEncoder/stream/stream.srcs/sources_1/bd/mb_design/sim/mb_design.vhd
VHDL Output written to : D:/Files/ECBEncoder/ECBEncoder/stream/stream.srcs/sources_1/bd/mb_design/hdl/mb_design_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_buttons .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_switches .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_leds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_display .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fit_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CustomECBEncoder_0 .
Exporting to file D:/Files/ECBEncoder/ECBEncoder/stream/stream.srcs/sources_1/bd/mb_design/hw_handoff/mb_design.hwh
Generated Block Design Tcl file D:/Files/ECBEncoder/ECBEncoder/stream/stream.srcs/sources_1/bd/mb_design/hw_handoff/mb_design_bd.tcl
Generated Hardware Definition File D:/Files/ECBEncoder/ECBEncoder/stream/stream.srcs/sources_1/bd/mb_design/synth/mb_design.hwdef
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Wed Jul  8 23:53:02 2020] Launched mb_design_ilmb_bram_if_cntlr_0_synth_1, mb_design_dlmb_bram_if_cntlr_0_synth_1, mb_design_lmb_bram_0_synth_1, mb_design_xbar_0_synth_1, synth_1...
Run output will be captured here:
mb_design_ilmb_bram_if_cntlr_0_synth_1: D:/Files/ECBEncoder/ECBEncoder/stream/stream.runs/mb_design_ilmb_bram_if_cntlr_0_synth_1/runme.log
mb_design_dlmb_bram_if_cntlr_0_synth_1: D:/Files/ECBEncoder/ECBEncoder/stream/stream.runs/mb_design_dlmb_bram_if_cntlr_0_synth_1/runme.log
mb_design_lmb_bram_0_synth_1: D:/Files/ECBEncoder/ECBEncoder/stream/stream.runs/mb_design_lmb_bram_0_synth_1/runme.log
mb_design_xbar_0_synth_1: D:/Files/ECBEncoder/ECBEncoder/stream/stream.runs/mb_design_xbar_0_synth_1/runme.log
synth_1: D:/Files/ECBEncoder/ECBEncoder/stream/stream.runs/synth_1/runme.log
[Wed Jul  8 23:53:03 2020] Launched impl_1...
Run output will be captured here: D:/Files/ECBEncoder/ECBEncoder/stream/stream.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1835.465 ; gain = 0.000
write_hw_platform -fixed -force  -include_bit -file D:/Files/ECBEncoder/ECBEncoder/stream/mb_design_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/Files/ECBEncoder/ECBEncoder/stream/mb_design_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/Files/ECBEncoder/ECBEncoder/stream/mb_design_wrapper.xsa
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul  9 00:09:59 2020...
