Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Mar 22 22:37:13 2020
| Host         : patricknaughton01 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/counterQ_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_0/inst/state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_valid_2_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 16384 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -38.146    -3755.055                   3165                21885        0.032        0.000                      0                21885        3.750        0.000                       0                  5691  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -38.146    -3755.055                   3165                21885        0.032        0.000                      0                21885        3.750        0.000                       0                  5691  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         3165  Failing Endpoints,  Worst Slack      -38.146ns,  Total Violation    -3755.055ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.146ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.447ns  (logic 15.827ns (34.825%)  route 29.620ns (65.175%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        2.125     3.419    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.543 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.697    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.821 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.291     4.112    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.236 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     4.395    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.519 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.303     4.821    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.945 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     5.241    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.365 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.291     5.657    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.781 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.376     6.157    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X55Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.281 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.291     6.572    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     6.696 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289     6.985    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.109 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.151     7.260    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.384 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.538    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.662 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.298     7.960    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.084 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     8.233    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.357 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.512    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.636 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.430     9.065    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X58Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.189 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.301     9.490    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.614 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     9.763    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.887 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.300    10.187    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.311 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    10.606    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.730 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.305    11.035    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.159 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    11.318    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.442 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.161    11.603    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.727 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    12.067    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.191 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.345    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.469 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    12.732    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.856 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.295    13.151    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.275 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    13.578    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.702 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.002    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X56Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.126 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    14.287    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X56Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.411 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.306    14.717    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.841 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    15.149    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X56Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.273 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    15.574    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.698 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.852    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.976 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.351    16.327    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X58Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.451 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    16.622    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X58Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.746 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.296    17.042    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.166 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.320    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.444 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.263    17.707    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.831 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    18.128    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.252 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.407    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.531 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    18.834    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.958 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.325    19.283    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.407 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    19.566    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.690 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.851    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.975 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    20.270    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.394 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.296    20.691    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.815 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.966    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.090 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.244    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.368 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.453    21.821    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X54Y86         LUT1 (Prop_lut1_I0_O)        0.124    21.945 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.165    22.110    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X54Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.234 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    22.535    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.659 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.810    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.934 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    23.088    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.212 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.295    23.507    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X58Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.631 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    23.802    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X58Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.926 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.403    24.329    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.453 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    24.716    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.840 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.287    25.127    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    25.251 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    25.551    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.675 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.158    25.833    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.957 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.441    26.398    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    26.522 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.151    26.673    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    26.797 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.354    27.151    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X55Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.677 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.638    28.316    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X55Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.842 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.638    29.480    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X55Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.006 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.828    30.834    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X54Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.384 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.862    32.245    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X53Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.771 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.926    33.698    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X52Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.224 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.634    34.858    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X51Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.384 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.779    36.163    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.689 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.338    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X52Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.864 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.649    38.513    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.039 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.790    39.829    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X51Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.355 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.648    41.003    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X53Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.529 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.648    42.178    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X53Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.704 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.836    43.539    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X52Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.065 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.856    44.921    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X52Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.447 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    45.447    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X52Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        1.463     2.642    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X52Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.642    
                         clock uncertainty           -0.154     2.488    
                         time borrowed                4.813     7.301    
  -------------------------------------------------------------------
                         required time                          7.301    
                         arrival time                         -45.447    
  -------------------------------------------------------------------
                         slack                                -38.146    

Slack (VIOLATED) :        -37.916ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.461ns  (logic 15.841ns (34.845%)  route 29.620ns (65.155%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        2.125     3.419    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.543 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.697    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.821 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.291     4.112    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.236 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     4.395    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.519 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.303     4.821    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.945 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     5.241    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.365 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.291     5.657    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.781 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.376     6.157    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X55Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.281 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.291     6.572    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     6.696 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289     6.985    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.109 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.151     7.260    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.384 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.538    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.662 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.298     7.960    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.084 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     8.233    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.357 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.512    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.636 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.430     9.065    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X58Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.189 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.301     9.490    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.614 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     9.763    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.887 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.300    10.187    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.311 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    10.606    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.730 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.305    11.035    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.159 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    11.318    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.442 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.161    11.603    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.727 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    12.067    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.191 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.345    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.469 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    12.732    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.856 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.295    13.151    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.275 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    13.578    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.702 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.002    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X56Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.126 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    14.287    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X56Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.411 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.306    14.717    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.841 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    15.149    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X56Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.273 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    15.574    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.698 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.852    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.976 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.351    16.327    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X58Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.451 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    16.622    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X58Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.746 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.296    17.042    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.166 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.320    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.444 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.263    17.707    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.831 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    18.128    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.252 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.407    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.531 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    18.834    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.958 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.325    19.283    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.407 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    19.566    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.690 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.851    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.975 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    20.270    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.394 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.296    20.691    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.815 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.966    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.090 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.244    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.368 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.453    21.821    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X54Y86         LUT1 (Prop_lut1_I0_O)        0.124    21.945 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.165    22.110    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X54Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.234 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    22.535    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.659 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.810    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.934 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    23.088    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.212 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.295    23.507    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X58Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.631 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    23.802    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X58Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.926 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.403    24.329    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.453 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    24.716    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.840 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.287    25.127    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    25.251 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    25.551    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.675 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.158    25.833    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.957 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.441    26.398    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    26.522 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.151    26.673    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    26.797 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.354    27.151    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X55Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.677 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.638    28.316    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X55Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.842 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.638    29.480    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X55Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.006 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.828    30.834    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X54Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.384 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.862    32.245    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X53Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.771 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.926    33.698    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X52Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.224 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.634    34.858    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X51Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.384 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.779    36.163    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.689 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.338    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X52Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.864 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.649    38.513    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.039 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.790    39.829    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X51Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.355 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.648    41.003    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X53Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.529 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.648    42.178    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X53Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.704 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.836    43.539    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X52Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.065 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.856    44.921    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X52Y88         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    45.461 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    45.461    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X52Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        1.463     2.642    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X52Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.642    
                         clock uncertainty           -0.154     2.488    
                         time borrowed                5.057     7.545    
  -------------------------------------------------------------------
                         required time                          7.545    
                         arrival time                         -45.461    
  -------------------------------------------------------------------
                         slack                                -37.916    

Slack (VIOLATED) :        -37.841ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.386ns  (logic 15.766ns (34.737%)  route 29.620ns (65.262%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        2.125     3.419    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.543 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.697    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.821 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.291     4.112    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.236 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     4.395    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.519 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.303     4.821    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.945 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     5.241    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.365 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.291     5.657    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.781 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.376     6.157    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X55Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.281 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.291     6.572    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     6.696 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289     6.985    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.109 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.151     7.260    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.384 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.538    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.662 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.298     7.960    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.084 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     8.233    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.357 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.512    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.636 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.430     9.065    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X58Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.189 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.301     9.490    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.614 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     9.763    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.887 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.300    10.187    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.311 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    10.606    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.730 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.305    11.035    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.159 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    11.318    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.442 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.161    11.603    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.727 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    12.067    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.191 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.345    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.469 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    12.732    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.856 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.295    13.151    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.275 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    13.578    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.702 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.002    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X56Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.126 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    14.287    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X56Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.411 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.306    14.717    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.841 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    15.149    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X56Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.273 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    15.574    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.698 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.852    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.976 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.351    16.327    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X58Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.451 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    16.622    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X58Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.746 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.296    17.042    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.166 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.320    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.444 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.263    17.707    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.831 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    18.128    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.252 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.407    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.531 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    18.834    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.958 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.325    19.283    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.407 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    19.566    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.690 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.851    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.975 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    20.270    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.394 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.296    20.691    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.815 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.966    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.090 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.244    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.368 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.453    21.821    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X54Y86         LUT1 (Prop_lut1_I0_O)        0.124    21.945 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.165    22.110    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X54Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.234 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    22.535    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.659 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.810    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.934 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    23.088    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.212 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.295    23.507    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X58Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.631 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    23.802    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X58Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.926 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.403    24.329    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.453 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    24.716    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.840 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.287    25.127    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    25.251 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    25.551    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.675 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.158    25.833    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.957 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.441    26.398    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    26.522 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.151    26.673    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    26.797 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.354    27.151    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X55Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.677 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.638    28.316    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X55Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.842 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.638    29.480    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X55Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.006 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.828    30.834    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X54Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.384 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.862    32.245    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X53Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.771 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.926    33.698    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X52Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.224 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.634    34.858    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X51Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.384 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.779    36.163    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.689 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.338    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X52Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.864 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.649    38.513    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.039 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.790    39.829    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X51Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.355 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.648    41.003    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X53Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.529 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.648    42.178    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X53Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.704 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.836    43.539    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X52Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.065 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.856    44.921    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X52Y88         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    45.386 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    45.386    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X52Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        1.463     2.642    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X52Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.642    
                         clock uncertainty           -0.154     2.488    
                         time borrowed                5.057     7.545    
  -------------------------------------------------------------------
                         required time                          7.545    
                         arrival time                         -45.386    
  -------------------------------------------------------------------
                         slack                                -37.841    

Slack (VIOLATED) :        -37.755ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.300ns  (logic 15.680ns (34.614%)  route 29.620ns (65.386%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        2.125     3.419    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.543 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.697    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.821 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.291     4.112    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.236 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     4.395    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.519 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.303     4.821    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.945 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     5.241    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.365 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.291     5.657    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.781 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.376     6.157    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X55Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.281 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.291     6.572    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     6.696 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289     6.985    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.109 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.151     7.260    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.384 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.538    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.662 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.298     7.960    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.084 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     8.233    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.357 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.512    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.636 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.430     9.065    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X58Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.189 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.301     9.490    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.614 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     9.763    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.887 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.300    10.187    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.311 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    10.606    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.730 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.305    11.035    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.159 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    11.318    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.442 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.161    11.603    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.727 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    12.067    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.191 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.345    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.469 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    12.732    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.856 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.295    13.151    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.275 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    13.578    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.702 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.002    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X56Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.126 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    14.287    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X56Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.411 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.306    14.717    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.841 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    15.149    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X56Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.273 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    15.574    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.698 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.852    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.976 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.351    16.327    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X58Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.451 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    16.622    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X58Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.746 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.296    17.042    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.166 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.320    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.444 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.263    17.707    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.831 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    18.128    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.252 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.407    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.531 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    18.834    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.958 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.325    19.283    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.407 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    19.566    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.690 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.851    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.975 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    20.270    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.394 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.296    20.691    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.815 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.966    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.090 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.244    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.368 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.453    21.821    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X54Y86         LUT1 (Prop_lut1_I0_O)        0.124    21.945 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.165    22.110    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X54Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.234 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    22.535    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.659 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.810    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.934 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    23.088    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.212 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.295    23.507    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X58Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.631 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    23.802    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X58Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.926 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.403    24.329    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.453 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    24.716    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.840 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.287    25.127    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    25.251 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    25.551    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.675 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.158    25.833    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.957 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.441    26.398    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    26.522 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.151    26.673    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    26.797 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.354    27.151    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X55Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.677 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.638    28.316    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X55Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.842 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.638    29.480    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X55Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.006 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.828    30.834    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X54Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.384 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.862    32.245    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X53Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.771 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.926    33.698    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X52Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.224 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.634    34.858    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X51Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.384 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.779    36.163    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.689 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.338    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X52Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.864 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.649    38.513    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.039 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.790    39.829    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X51Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.355 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.648    41.003    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X53Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.529 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.648    42.178    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X53Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.704 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.836    43.539    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X52Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.065 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.856    44.921    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X52Y88         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    45.300 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    45.300    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X52Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        1.463     2.642    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X52Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.642    
                         clock uncertainty           -0.154     2.488    
                         time borrowed                5.057     7.545    
  -------------------------------------------------------------------
                         required time                          7.545    
                         arrival time                         -45.300    
  -------------------------------------------------------------------
                         slack                                -37.755    

Slack (VIOLATED) :        -37.441ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.676ns  (logic 15.315ns (34.280%)  route 29.361ns (65.720%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.253ns
    Computed max time borrow:         4.747ns
    Time borrowed from endpoint:      4.747ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        2.125     3.419    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.543 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.697    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.821 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.291     4.112    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.236 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     4.395    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.519 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.303     4.821    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.945 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     5.241    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.365 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.291     5.657    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.781 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.376     6.157    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X55Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.281 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.291     6.572    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     6.696 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289     6.985    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.109 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.151     7.260    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.384 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.538    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.662 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.298     7.960    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.084 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     8.233    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.357 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.512    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.636 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.430     9.065    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X58Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.189 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.301     9.490    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.614 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     9.763    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.887 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.300    10.187    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.311 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    10.606    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.730 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.305    11.035    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.159 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    11.318    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.442 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.161    11.603    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.727 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    12.067    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.191 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.345    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.469 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    12.732    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.856 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.295    13.151    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.275 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    13.578    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.702 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.002    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X56Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.126 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    14.287    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X56Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.411 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.306    14.717    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.841 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    15.149    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X56Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.273 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    15.574    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.698 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.852    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.976 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.351    16.327    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X58Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.451 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    16.622    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X58Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.746 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.296    17.042    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.166 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.320    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.444 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.263    17.707    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.831 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    18.128    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.252 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.407    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.531 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    18.834    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.958 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.325    19.283    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.407 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    19.566    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.690 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.851    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.975 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    20.270    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.394 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.296    20.691    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.815 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.966    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.090 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.244    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.368 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.453    21.821    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X54Y86         LUT1 (Prop_lut1_I0_O)        0.124    21.945 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.165    22.110    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X54Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.234 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    22.535    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.659 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.810    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.934 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    23.088    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.212 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.295    23.507    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X58Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.631 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    23.802    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X58Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.926 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.403    24.329    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.453 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    24.716    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.840 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.287    25.127    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    25.251 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    25.551    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.675 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.158    25.833    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.957 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.441    26.398    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    26.522 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.151    26.673    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    26.797 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.354    27.151    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X55Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.677 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.638    28.316    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X55Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.842 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.638    29.480    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X55Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.006 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.828    30.834    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X54Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.384 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.862    32.245    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X53Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.771 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.926    33.698    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X52Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.224 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.634    34.858    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X51Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.384 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.779    36.163    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.689 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.338    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X52Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.864 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.649    38.513    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.039 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.790    39.829    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X51Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.355 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.648    41.003    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X53Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.529 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.648    42.178    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X53Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.704 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.836    43.539    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X52Y90         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    44.079 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.597    44.676    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X53Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        1.463     2.642    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X53Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.642    
                         clock uncertainty           -0.154     2.488    
                         time borrowed                4.747     7.235    
  -------------------------------------------------------------------
                         required time                          7.235    
                         arrival time                         -44.676    
  -------------------------------------------------------------------
                         slack                                -37.441    

Slack (VIOLATED) :        -37.339ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.561ns  (logic 15.240ns (34.200%)  route 29.321ns (65.800%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.266ns
    Computed max time borrow:         4.734ns
    Time borrowed from endpoint:      4.734ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        2.125     3.419    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.543 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.697    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.821 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.291     4.112    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.236 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     4.395    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.519 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.303     4.821    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.945 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     5.241    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.365 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.291     5.657    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.781 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.376     6.157    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X55Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.281 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.291     6.572    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     6.696 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289     6.985    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.109 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.151     7.260    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.384 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.538    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.662 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.298     7.960    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.084 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     8.233    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.357 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.512    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.636 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.430     9.065    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X58Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.189 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.301     9.490    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.614 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     9.763    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.887 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.300    10.187    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.311 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    10.606    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.730 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.305    11.035    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.159 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    11.318    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.442 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.161    11.603    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.727 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    12.067    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.191 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.345    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.469 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    12.732    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.856 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.295    13.151    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.275 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    13.578    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.702 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.002    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X56Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.126 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    14.287    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X56Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.411 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.306    14.717    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.841 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    15.149    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X56Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.273 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    15.574    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.698 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.852    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.976 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.351    16.327    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X58Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.451 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    16.622    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X58Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.746 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.296    17.042    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.166 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.320    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.444 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.263    17.707    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.831 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    18.128    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.252 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.407    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.531 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    18.834    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.958 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.325    19.283    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.407 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    19.566    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.690 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.851    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.975 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    20.270    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.394 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.296    20.691    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.815 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.966    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.090 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.244    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.368 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.453    21.821    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X54Y86         LUT1 (Prop_lut1_I0_O)        0.124    21.945 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.165    22.110    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X54Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.234 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    22.535    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.659 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.810    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.934 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    23.088    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.212 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.295    23.507    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X58Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.631 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    23.802    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X58Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.926 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.403    24.329    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.453 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    24.716    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.840 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.287    25.127    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    25.251 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    25.551    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.675 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.158    25.833    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.957 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.441    26.398    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    26.522 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.151    26.673    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    26.797 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.354    27.151    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X55Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.677 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.638    28.316    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X55Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.842 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.638    29.480    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X55Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.006 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.828    30.834    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X54Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.384 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.862    32.245    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X53Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.771 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.926    33.698    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X52Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.224 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.634    34.858    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X51Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.384 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.779    36.163    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.689 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.338    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X52Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.864 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.649    38.513    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.039 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.790    39.829    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X51Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.355 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.648    41.003    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X53Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.529 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.648    42.178    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X53Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.704 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.836    43.539    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X52Y90         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    44.004 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.557    44.561    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X53Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        1.463     2.642    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X53Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.642    
                         clock uncertainty           -0.154     2.488    
                         time borrowed                4.734     7.222    
  -------------------------------------------------------------------
                         required time                          7.222    
                         arrival time                         -44.561    
  -------------------------------------------------------------------
                         slack                                -37.339    

Slack (VIOLATED) :        -37.335ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.514ns  (logic 15.154ns (34.044%)  route 29.360ns (65.956%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.309ns
    Computed max time borrow:         4.691ns
    Time borrowed from endpoint:      4.691ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        2.125     3.419    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.543 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.697    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.821 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.291     4.112    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.236 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     4.395    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.519 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.303     4.821    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.945 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     5.241    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.365 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.291     5.657    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.781 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.376     6.157    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X55Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.281 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.291     6.572    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     6.696 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289     6.985    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.109 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.151     7.260    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.384 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.538    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.662 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.298     7.960    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.084 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     8.233    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.357 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.512    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.636 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.430     9.065    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X58Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.189 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.301     9.490    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.614 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     9.763    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.887 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.300    10.187    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.311 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    10.606    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.730 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.305    11.035    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.159 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    11.318    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.442 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.161    11.603    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.727 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    12.067    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.191 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.345    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.469 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    12.732    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.856 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.295    13.151    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.275 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    13.578    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.702 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.002    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X56Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.126 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    14.287    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X56Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.411 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.306    14.717    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.841 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    15.149    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X56Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.273 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    15.574    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.698 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.852    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.976 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.351    16.327    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X58Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.451 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    16.622    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X58Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.746 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.296    17.042    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.166 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.320    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.444 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.263    17.707    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.831 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    18.128    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.252 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.407    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.531 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    18.834    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.958 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.325    19.283    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.407 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    19.566    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.690 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.851    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.975 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    20.270    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.394 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.296    20.691    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.815 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.966    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.090 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.244    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.368 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.453    21.821    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X54Y86         LUT1 (Prop_lut1_I0_O)        0.124    21.945 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.165    22.110    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X54Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.234 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    22.535    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.659 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.810    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.934 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    23.088    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.212 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.295    23.507    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X58Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.631 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    23.802    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X58Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.926 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.403    24.329    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.453 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    24.716    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.840 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.287    25.127    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    25.251 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    25.551    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.675 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.158    25.833    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.957 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.441    26.398    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    26.522 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.151    26.673    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    26.797 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.354    27.151    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X55Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.677 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.638    28.316    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X55Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.842 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.638    29.480    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X55Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.006 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.828    30.834    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X54Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.384 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.862    32.245    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X53Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.771 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.926    33.698    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X52Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.224 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.634    34.858    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X51Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.384 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.779    36.163    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.689 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.338    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X52Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.864 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.649    38.513    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.039 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.790    39.829    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X51Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.355 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.648    41.003    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X53Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.529 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.648    42.178    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X53Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.704 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.836    43.539    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X52Y90         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    43.918 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.595    44.514    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X53Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        1.463     2.642    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X53Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.642    
                         clock uncertainty           -0.154     2.488    
                         time borrowed                4.691     7.179    
  -------------------------------------------------------------------
                         required time                          7.179    
                         arrival time                         -44.514    
  -------------------------------------------------------------------
                         slack                                -37.335    

Slack (VIOLATED) :        -37.308ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.945ns  (logic 15.301ns (34.044%)  route 29.644ns (65.956%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.149ns
    Computed max time borrow:         5.149ns
    Time borrowed from endpoint:      5.149ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.995ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        2.125     3.419    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.543 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.697    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.821 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.291     4.112    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.236 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     4.395    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.519 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.303     4.821    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.945 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     5.241    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.365 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.291     5.657    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.781 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.376     6.157    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X55Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.281 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.291     6.572    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     6.696 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289     6.985    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.109 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.151     7.260    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.384 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.538    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.662 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.298     7.960    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.084 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     8.233    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.357 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.512    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.636 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.430     9.065    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X58Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.189 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.301     9.490    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.614 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     9.763    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.887 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.300    10.187    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.311 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    10.606    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.730 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.305    11.035    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.159 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    11.318    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.442 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.161    11.603    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.727 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    12.067    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.191 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.345    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.469 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    12.732    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.856 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.295    13.151    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.275 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    13.578    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.702 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.002    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X56Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.126 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    14.287    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X56Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.411 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.306    14.717    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.841 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    15.149    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X56Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.273 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    15.574    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.698 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.852    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.976 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.351    16.327    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X58Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.451 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    16.622    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X58Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.746 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.296    17.042    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.166 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.320    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.444 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.263    17.707    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.831 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    18.128    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.252 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.407    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.531 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    18.834    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.958 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.325    19.283    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.407 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    19.566    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.690 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.851    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.975 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    20.270    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.394 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.296    20.691    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.815 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.966    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.090 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.244    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.368 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.453    21.821    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X54Y86         LUT1 (Prop_lut1_I0_O)        0.124    21.945 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.165    22.110    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X54Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.234 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    22.535    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.659 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.810    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.934 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    23.088    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.212 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.295    23.507    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X58Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.631 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    23.802    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X58Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.926 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.403    24.329    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.453 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    24.716    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.840 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.287    25.127    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    25.251 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    25.551    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.675 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.158    25.833    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.957 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.441    26.398    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    26.522 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.151    26.673    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    26.797 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.354    27.151    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X55Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.677 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.638    28.316    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X55Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.842 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.638    29.480    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X55Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.006 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.828    30.834    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X54Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.384 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.862    32.245    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X53Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.771 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.926    33.698    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X52Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.224 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.634    34.858    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X51Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.384 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.779    36.163    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.689 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.338    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X52Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.864 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.649    38.513    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.039 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.790    39.829    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X51Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.355 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.648    41.003    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X53Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.529 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.648    42.178    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X53Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.704 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.836    43.539    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X52Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.065 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.880    44.945    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X53Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        1.463     2.642    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X53Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.642    
                         clock uncertainty           -0.154     2.488    
                         time borrowed                5.149     7.637    
  -------------------------------------------------------------------
                         required time                          7.637    
                         arrival time                         -44.945    
  -------------------------------------------------------------------
                         slack                                -37.308    

Slack (VIOLATED) :        -35.172ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        42.718ns  (logic 14.789ns (34.620%)  route 27.929ns (65.380%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        2.125     3.419    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.543 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.697    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.821 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.291     4.112    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.236 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     4.395    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.519 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.303     4.821    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.945 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     5.241    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.365 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.291     5.657    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.781 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.376     6.157    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X55Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.281 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.291     6.572    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     6.696 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289     6.985    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.109 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.151     7.260    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.384 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.538    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.662 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.298     7.960    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.084 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     8.233    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.357 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.512    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.636 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.430     9.065    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X58Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.189 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.301     9.490    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.614 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     9.763    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.887 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.300    10.187    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.311 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    10.606    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.730 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.305    11.035    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.159 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    11.318    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.442 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.161    11.603    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.727 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    12.067    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.191 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.345    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.469 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    12.732    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.856 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.295    13.151    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.275 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    13.578    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.702 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.002    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X56Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.126 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    14.287    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X56Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.411 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.306    14.717    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.841 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    15.149    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X56Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.273 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    15.574    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.698 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.852    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.976 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.351    16.327    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X58Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.451 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    16.622    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X58Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.746 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.296    17.042    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.166 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.320    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.444 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.263    17.707    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.831 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    18.128    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.252 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.407    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.531 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    18.834    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.958 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.325    19.283    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.407 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    19.566    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.690 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.851    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.975 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    20.270    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.394 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.296    20.691    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.815 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.966    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.090 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.244    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.368 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.453    21.821    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X54Y86         LUT1 (Prop_lut1_I0_O)        0.124    21.945 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.165    22.110    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X54Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.234 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    22.535    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.659 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.810    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.934 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    23.088    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.212 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.295    23.507    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X58Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.631 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    23.802    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X58Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.926 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.403    24.329    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.453 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    24.716    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.840 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.287    25.127    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    25.251 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    25.551    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.675 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.158    25.833    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.957 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.441    26.398    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    26.522 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.151    26.673    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    26.797 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.354    27.151    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X55Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.677 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.638    28.316    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X55Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.842 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.638    29.480    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X55Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.006 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.828    30.834    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X54Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.384 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.862    32.245    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X53Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.771 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.926    33.698    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X52Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.224 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.634    34.858    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X51Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.384 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.779    36.163    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.689 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.338    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X52Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.864 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.649    38.513    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.039 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.790    39.829    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X51Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.355 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.648    41.003    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X53Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.529 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.648    42.178    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X53Y89         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    42.718 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    42.718    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X53Y89         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        1.464     2.643    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X53Y89         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.643    
                         clock uncertainty           -0.154     2.489    
                         time borrowed                5.057     7.546    
  -------------------------------------------------------------------
                         required time                          7.546    
                         arrival time                         -42.718    
  -------------------------------------------------------------------
                         slack                                -35.172    

Slack (VIOLATED) :        -35.097ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        42.643ns  (logic 14.714ns (34.505%)  route 27.929ns (65.495%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        2.125     3.419    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.543 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.697    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.821 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.291     4.112    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.236 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     4.395    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X52Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.519 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.303     4.821    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.945 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     5.241    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.365 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.291     5.657    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.781 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.376     6.157    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X55Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.281 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.291     6.572    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     6.696 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289     6.985    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.109 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.151     7.260    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.384 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.538    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.662 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.298     7.960    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.084 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     8.233    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.357 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.512    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124     8.636 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.430     9.065    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X58Y81         LUT1 (Prop_lut1_I0_O)        0.124     9.189 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.301     9.490    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.614 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     9.763    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124     9.887 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.300    10.187    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.311 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    10.606    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.730 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.305    11.035    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.159 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    11.318    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.442 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.161    11.603    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    11.727 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    12.067    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.191 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.345    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.469 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    12.732    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    12.856 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.295    13.151    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.275 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    13.578    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.702 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.300    14.002    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X56Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.126 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    14.287    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X56Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.411 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.306    14.717    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.841 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    15.149    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X56Y82         LUT1 (Prop_lut1_I0_O)        0.124    15.273 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    15.574    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.698 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    15.852    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    15.976 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.351    16.327    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X58Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.451 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    16.622    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X58Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.746 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.296    17.042    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.166 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.320    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.444 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.263    17.707    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.124    17.831 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    18.128    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.252 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.407    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.531 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    18.834    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.124    18.958 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.325    19.283    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.407 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    19.566    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.690 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.851    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    19.975 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    20.270    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    20.394 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.296    20.691    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.815 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.966    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.090 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.244    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.368 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.453    21.821    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X54Y86         LUT1 (Prop_lut1_I0_O)        0.124    21.945 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.165    22.110    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X54Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.234 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    22.535    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.659 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.151    22.810    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.934 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    23.088    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X57Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.212 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.295    23.507    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X58Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.631 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    23.802    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X58Y86         LUT1 (Prop_lut1_I0_O)        0.124    23.926 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.403    24.329    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.453 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    24.716    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124    24.840 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.287    25.127    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    25.251 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    25.551    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.675 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.158    25.833    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    25.957 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.441    26.398    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    26.522 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.151    26.673    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    26.797 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.354    27.151    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X55Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.677 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.638    28.316    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X55Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.842 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.638    29.480    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X55Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.006 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.828    30.834    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X54Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.384 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.862    32.245    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X53Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.771 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.926    33.698    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X52Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.224 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.634    34.858    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X51Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.384 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.779    36.163    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.689 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.338    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X52Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.864 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.649    38.513    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.039 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.790    39.829    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X51Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.355 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.648    41.003    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X53Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.529 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.648    42.178    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X53Y89         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    42.643 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    42.643    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X53Y89         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        1.464     2.643    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X53Y89         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.643    
                         clock uncertainty           -0.154     2.489    
                         time borrowed                5.057     7.546    
  -------------------------------------------------------------------
                         required time                          7.546    
                         arrival time                         -42.643    
  -------------------------------------------------------------------
                         slack                                -35.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_3/logic_butterfly.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_im/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.338%)  route 0.198ns (48.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        0.577     0.913    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_3/logic_butterfly.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X30Y51         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_3/logic_butterfly.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_3/logic_butterfly.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/Q
                         net (fo=4, routed)           0.198     1.275    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_im/o0_gen/MB[12]
    SLICE_X27Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.320 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_im/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].mux41/O
                         net (fo=1, routed)           0.000     1.320    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_im/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].mux41_n_8193
    SLICE_X27Y49         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_im/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        0.860     1.226    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_im/o0_gen/aclk
    SLICE_X27Y49         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_im/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg/C
                         clock pessimism             -0.030     1.196    
    SLICE_X27Y49         FDRE (Hold_fdre_C_D)         0.092     1.288    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_im/o0_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[12].latency1.reg
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_0/add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_2/logic_butterfly.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.256ns (59.464%)  route 0.175ns (40.536%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        0.563     0.899    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_0/add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X44Y49         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_0/add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_0/add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/Q
                         net (fo=4, routed)           0.175     1.214    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_2/logic_butterfly.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X42Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.259 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_2/logic_butterfly.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.259    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_2/logic_butterfly.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_i_1_n_8193
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.329 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_2/logic_butterfly.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.329    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_2/logic_butterfly.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
    SLICE_X42Y50         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_2/logic_butterfly.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        0.825     1.191    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_2/logic_butterfly.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X42Y50         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_2/logic_butterfly.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.295    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_2/logic_butterfly.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/NFFT_4096_or_8192.mux1/eight_to_one.use_lut6.eight_to_one_mux[0].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/addr_base_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.165%)  route 0.249ns (63.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        0.553     0.889    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/NFFT_4096_or_8192.mux1/aclk
    SLICE_X52Y50         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/NFFT_4096_or_8192.mux1/eight_to_one.use_lut6.eight_to_one_mux[0].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/NFFT_4096_or_8192.mux1/eight_to_one.use_lut6.eight_to_one_mux[0].latency1.reg/Q
                         net (fo=1, routed)           0.249     1.278    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/addr_tmp[0]
    SLICE_X47Y46         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/addr_base_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        0.829     1.195    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/aclk
    SLICE_X47Y46         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/addr_base_reg[0]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X47Y46         FDRE (Hold_fdre_C_D)         0.076     1.241    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/addr_base_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/NFFT_4096_or_8192.mux1/eight_to_one.use_lut6.eight_to_one_mux[3].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/addr_base_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.664%)  route 0.244ns (63.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        0.553     0.889    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/NFFT_4096_or_8192.mux1/aclk
    SLICE_X53Y51         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/NFFT_4096_or_8192.mux1/eight_to_one.use_lut6.eight_to_one_mux[3].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/NFFT_4096_or_8192.mux1/eight_to_one.use_lut6.eight_to_one_mux[3].latency1.reg/Q
                         net (fo=1, routed)           0.244     1.273    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/addr_tmp[3]
    SLICE_X52Y45         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/addr_base_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        0.825     1.191    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/aclk
    SLICE_X52Y45         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/addr_base_reg[3]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X52Y45         FDRE (Hold_fdre_C_D)         0.070     1.231    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/addr_base_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/pre_tw2_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/TW2_ADDR_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.148ns (45.991%)  route 0.174ns (54.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        0.550     0.886    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/aclk
    SLICE_X50Y61         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/pre_tw2_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.148     1.034 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/pre_tw2_d_reg[4]/Q
                         net (fo=2, routed)           0.174     1.207    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/pre_tw2_d[4]
    SLICE_X48Y61         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/TW2_ADDR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        0.822     1.188    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/aclk
    SLICE_X48Y61         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/TW2_ADDR_reg[4]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y61         FDRE (Hold_fdre_C_D)         0.012     1.165    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/TW2_ADDR_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[4].gen_fdre[3].ff_ai/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][19]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.806%)  route 0.229ns (64.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        0.556     0.892    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X47Y55         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[4].gen_fdre[3].ff_ai/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[4].gen_fdre[3].ff_ai/Q
                         net (fo=1, routed)           0.229     1.249    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/ai_tmp[19]
    SLICE_X50Y55         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][19]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        0.820     1.186    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X50Y55         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][19]_srl1/CLK
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.206    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][19]_srl1
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/cnt_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/N_MAX_8192_MUX_FOR_P2.mux/eight_to_one.use_lut6.eight_to_one_mux[10].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.248ns (56.817%)  route 0.188ns (43.183%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        0.552     0.888    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/aclk
    SLICE_X48Y62         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/cnt_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/cnt_reg2_reg[3]/Q
                         net (fo=4, routed)           0.188     1.217    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/N_MAX_8192_MUX_FOR_P2.mux/MG[3]
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.045     1.262 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/N_MAX_8192_MUX_FOR_P2.mux/eight_to_one.use_lut6.eight_to_one_mux[10].mux4_0/O
                         net (fo=1, routed)           0.000     1.262    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/N_MAX_8192_MUX_FOR_P2.mux/eight_to_one.use_lut6.eight_to_one_mux[10].mux4_0_n_8193
    SLICE_X50Y62         MUXF7 (Prop_muxf7_I0_O)      0.062     1.324 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/N_MAX_8192_MUX_FOR_P2.mux/eight_to_one.use_lut6.eight_to_one_mux[10].f7/O
                         net (fo=1, routed)           0.000     1.324    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/N_MAX_8192_MUX_FOR_P2.mux/eight_to_one.use_lut6.eight_to_one_mux[10].f7_n_8193
    SLICE_X50Y62         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/N_MAX_8192_MUX_FOR_P2.mux/eight_to_one.use_lut6.eight_to_one_mux[10].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        0.816     1.182    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/N_MAX_8192_MUX_FOR_P2.mux/aclk
    SLICE_X50Y62         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/N_MAX_8192_MUX_FOR_P2.mux/eight_to_one.use_lut6.eight_to_one_mux[10].latency1.reg/C
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y62         FDRE (Hold_fdre_C_D)         0.134     1.281    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/N_MAX_8192_MUX_FOR_P2.mux/eight_to_one.use_lut6.eight_to_one_mux[10].latency1.reg
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/output_selector_re/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][16]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.362%)  route 0.264ns (61.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        0.557     0.893    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/output_selector_re/aclk
    SLICE_X46Y50         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/output_selector_re/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/output_selector_re/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/Q
                         net (fo=1, routed)           0.264     1.320    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[16]
    SLICE_X38Y49         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][16]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        0.830     1.196    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X38Y49         SRL16E                                       r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][16]_srl16/CLK
                         clock pessimism             -0.030     1.166    
    SLICE_X38Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.268    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][16]_srl16
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_2/logic_butterfly.sub_r/subtracter/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_re/o1_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.494%)  route 0.232ns (55.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        0.557     0.893    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_2/logic_butterfly.sub_r/subtracter/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X41Y52         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_2/logic_butterfly.sub_r/subtracter/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.logic_dragonfly.dragonfly_inst/BF_2/logic_butterfly.sub_r/subtracter/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/Q
                         net (fo=4, routed)           0.232     1.266    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_re/o1_gen/MC[15]
    SLICE_X47Y48         LUT6 (Prop_lut6_I2_O)        0.045     1.311 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_re/o1_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].mux41/O
                         net (fo=1, routed)           0.000     1.311    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_re/o1_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].mux41_n_8193
    SLICE_X47Y48         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_re/o1_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        0.830     1.196    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_re/o1_gen/aclk
    SLICE_X47Y48         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_re/o1_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg/C
                         clock pessimism             -0.030     1.166    
    SLICE_X47Y48         FDRE (Hold_fdre_C_D)         0.092     1.258    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/o_switch_re/o1_gen/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[15].latency1.reg
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/N_MAX_8192_MUX_FOR_P2.pre_tw1_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/TW1_ADDR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.834%)  route 0.210ns (62.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        0.550     0.886    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/aclk
    SLICE_X51Y60         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/N_MAX_8192_MUX_FOR_P2.pre_tw1_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/N_MAX_8192_MUX_FOR_P2.pre_tw1_d_reg[2]/Q
                         net (fo=3, routed)           0.210     1.224    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/pre_tw1_d[2]
    SLICE_X43Y59         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/TW1_ADDR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5694, routed)        0.823     1.189    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/aclk
    SLICE_X43Y59         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/TW1_ADDR_reg[2]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X43Y59         FDRE (Hold_fdre_C_D)         0.017     1.171    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P2.p2/TW1_ADDR_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y16  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y16  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y20  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[1].use_RAMB18.SDP_RAMB18_9x2048/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y20  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[1].use_RAMB18.SDP_RAMB18_9x2048/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y21  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[2].use_RAMB18.SDP_RAMB18_9x2048/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y21  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[2].use_RAMB18.SDP_RAMB18_9x2048/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y18  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[3].use_RAMB18.SDP_RAMB18_9x2048/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y18  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[3].use_RAMB18.SDP_RAMB18_9x2048/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y19  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[4].use_RAMB18.SDP_RAMB18_9x2048/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y19  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_11.ram_loop[4].use_RAMB18.SDP_RAMB18_9x2048/CLKBWRCLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y81  design_1_i/top_0/inst/ram1/ram_reg_4096_4351_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y81  design_1_i/top_0/inst/ram1/ram_reg_4096_4351_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y81  design_1_i/top_0/inst/ram1/ram_reg_4096_4351_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y81  design_1_i/top_0/inst/ram1/ram_reg_4096_4351_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y81  design_1_i/top_0/inst/ram1/ram_reg_4096_4351_15_15/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y81  design_1_i/top_0/inst/ram1/ram_reg_4096_4351_15_15/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y81  design_1_i/top_0/inst/ram1/ram_reg_4096_4351_15_15/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y81  design_1_i/top_0/inst/ram1/ram_reg_4096_4351_15_15/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y81  design_1_i/top_0/inst/ram1/ram_reg_4352_4607_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y81  design_1_i/top_0/inst/ram1/ram_reg_4352_4607_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y78  design_1_i/top_0/inst/ram1/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y76  design_1_i/top_0/inst/ram1/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y77  design_1_i/top_0/inst/ram1/ram_reg_0_15_0_0__4/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y88  design_1_i/top_0/inst/ram1/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y88  design_1_i/top_0/inst/ram1/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y88  design_1_i/top_0/inst/ram1/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y88  design_1_i/top_0/inst/ram1/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y95  design_1_i/top_0/inst/ram1/ram_reg_0_255_15_15/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y95  design_1_i/top_0/inst/ram1/ram_reg_0_255_15_15/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y95  design_1_i/top_0/inst/ram1/ram_reg_0_255_15_15/RAMS64E_C/CLK



