<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAM3S Software Package: Registers Access Definitions</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">SAM3S Software Package 2.1</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<h1>Registers Access Definitions<br/>
<small>
[<a class="el" href="group___s_a_m3_s__definitions.html">SAM3S definitions</a>]</small>
</h1>  </div>
</div>
<div class="contents">

<p><div class="dynheader">
Collaboration diagram for Registers Access Definitions:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___s_a_m3_s__reg.gif" border="0" alt="" usemap="#group______s__a__m3__s____reg"/>
<map name="group______s__a__m3__s____reg" id="group______s__a__m3__s____reg">
<area shape="rect" id="node1" href="group___s_a_m3_s__definitions.html" title="SAM3S definitions" alt="" coords="7,5,135,35"/></map>
</td></tr></table></center>
</div>
</p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d2f08ea8d1959662e396e6fe3ba737f"></a><!-- doxytag: member="SAM3S_reg::REG_HSMCI_CR" ref="ga3d2f08ea8d1959662e396e6fe3ba737f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga3d2f08ea8d1959662e396e6fe3ba737f">REG_HSMCI_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40000000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga483043ae08f53d0248c886b93ea5061b"></a><!-- doxytag: member="SAM3S_reg::REG_HSMCI_MR" ref="ga483043ae08f53d0248c886b93ea5061b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga483043ae08f53d0248c886b93ea5061b">REG_HSMCI_MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40000004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI) Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga05aba20efcfc604a1c0dbc4a0ae59fdd"></a><!-- doxytag: member="SAM3S_reg::REG_HSMCI_DTOR" ref="ga05aba20efcfc604a1c0dbc4a0ae59fdd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga05aba20efcfc604a1c0dbc4a0ae59fdd">REG_HSMCI_DTOR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40000008U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI) Data Timeout Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga032fea5b07f17d020ac38fc910cee206"></a><!-- doxytag: member="SAM3S_reg::REG_HSMCI_SDCR" ref="ga032fea5b07f17d020ac38fc910cee206" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga032fea5b07f17d020ac38fc910cee206">REG_HSMCI_SDCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4000000CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI) SD/SDIO Card Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf7f7f0125328691422f3ae3c40cf7e38"></a><!-- doxytag: member="SAM3S_reg::REG_HSMCI_ARGR" ref="gaf7f7f0125328691422f3ae3c40cf7e38" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaf7f7f0125328691422f3ae3c40cf7e38">REG_HSMCI_ARGR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40000010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI) Argument Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga124fe5449e72ad30393dac59dc966e04"></a><!-- doxytag: member="SAM3S_reg::REG_HSMCI_CMDR" ref="ga124fe5449e72ad30393dac59dc966e04" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga124fe5449e72ad30393dac59dc966e04">REG_HSMCI_CMDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40000014U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI) Command Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb8e4559fcea87f8805e76ac7c5d91ba"></a><!-- doxytag: member="SAM3S_reg::REG_HSMCI_BLKR" ref="gafb8e4559fcea87f8805e76ac7c5d91ba" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gafb8e4559fcea87f8805e76ac7c5d91ba">REG_HSMCI_BLKR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40000018U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI) Block Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaff044ffb8ae69870626eac4cb486b1d0"></a><!-- doxytag: member="SAM3S_reg::REG_HSMCI_CSTOR" ref="gaff044ffb8ae69870626eac4cb486b1d0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaff044ffb8ae69870626eac4cb486b1d0">REG_HSMCI_CSTOR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4000001CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI) Completion Signal Timeout Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b310441008a4e8d3783a71003cfb05a"></a><!-- doxytag: member="SAM3S_reg::REG_HSMCI_RSPR" ref="ga1b310441008a4e8d3783a71003cfb05a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga1b310441008a4e8d3783a71003cfb05a">REG_HSMCI_RSPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40000020U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI) Response Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8153dba26c632b4602287c951005322a"></a><!-- doxytag: member="SAM3S_reg::REG_HSMCI_RDR" ref="ga8153dba26c632b4602287c951005322a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga8153dba26c632b4602287c951005322a">REG_HSMCI_RDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40000030U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI) Receive Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadf5f9cd968a69a81651a2bcbb37abc27"></a><!-- doxytag: member="SAM3S_reg::REG_HSMCI_TDR" ref="gadf5f9cd968a69a81651a2bcbb37abc27" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gadf5f9cd968a69a81651a2bcbb37abc27">REG_HSMCI_TDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40000034U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI) Transmit Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga540a4fd3a762293cc2c426ad2c0af21a"></a><!-- doxytag: member="SAM3S_reg::REG_HSMCI_SR" ref="ga540a4fd3a762293cc2c426ad2c0af21a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga540a4fd3a762293cc2c426ad2c0af21a">REG_HSMCI_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40000040U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI) Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8361b1663c3b97be199c5c42237e436b"></a><!-- doxytag: member="SAM3S_reg::REG_HSMCI_IER" ref="ga8361b1663c3b97be199c5c42237e436b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga8361b1663c3b97be199c5c42237e436b">REG_HSMCI_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40000044U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab68e039e1d6678576ca094b4797515dc"></a><!-- doxytag: member="SAM3S_reg::REG_HSMCI_IDR" ref="gab68e039e1d6678576ca094b4797515dc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab68e039e1d6678576ca094b4797515dc">REG_HSMCI_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40000048U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga28e006821f3eac27482bb10e043b23ba"></a><!-- doxytag: member="SAM3S_reg::REG_HSMCI_IMR" ref="ga28e006821f3eac27482bb10e043b23ba" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga28e006821f3eac27482bb10e043b23ba">REG_HSMCI_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x4000004CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga80e1236f88feeb3f5fcd91411b9bf2bc"></a><!-- doxytag: member="SAM3S_reg::REG_HSMCI_CFG" ref="ga80e1236f88feeb3f5fcd91411b9bf2bc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga80e1236f88feeb3f5fcd91411b9bf2bc">REG_HSMCI_CFG</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40000054U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI) Configuration Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga08ecac36e5b9aded17b3e84d71dbc7f4"></a><!-- doxytag: member="SAM3S_reg::REG_HSMCI_WPMR" ref="ga08ecac36e5b9aded17b3e84d71dbc7f4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga08ecac36e5b9aded17b3e84d71dbc7f4">REG_HSMCI_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400000E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI) Write Protection Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac80a2f7840d370d4e36f3f35440eeea3"></a><!-- doxytag: member="SAM3S_reg::REG_HSMCI_WPSR" ref="gac80a2f7840d370d4e36f3f35440eeea3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gac80a2f7840d370d4e36f3f35440eeea3">REG_HSMCI_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400000E8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI) Write Protection Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga052807c91af660517e40d1ff871253f0"></a><!-- doxytag: member="SAM3S_reg::REG_HSMCI_RPR" ref="ga052807c91af660517e40d1ff871253f0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga052807c91af660517e40d1ff871253f0">REG_HSMCI_RPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40000100U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI) Receive Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad55d623db2a76995233154055f9c6119"></a><!-- doxytag: member="SAM3S_reg::REG_HSMCI_RCR" ref="gad55d623db2a76995233154055f9c6119" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gad55d623db2a76995233154055f9c6119">REG_HSMCI_RCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40000104U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI) Receive Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa516ee9bddce2b51eba1c3e9411af616"></a><!-- doxytag: member="SAM3S_reg::REG_HSMCI_TPR" ref="gaa516ee9bddce2b51eba1c3e9411af616" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaa516ee9bddce2b51eba1c3e9411af616">REG_HSMCI_TPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40000108U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI) Transmit Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga508079d3d1840ef351f6e2a9a4442711"></a><!-- doxytag: member="SAM3S_reg::REG_HSMCI_TCR" ref="ga508079d3d1840ef351f6e2a9a4442711" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga508079d3d1840ef351f6e2a9a4442711">REG_HSMCI_TCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4000010CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI) Transmit Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab03cc8c81588630667b2543a94159399"></a><!-- doxytag: member="SAM3S_reg::REG_HSMCI_RNPR" ref="gab03cc8c81588630667b2543a94159399" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab03cc8c81588630667b2543a94159399">REG_HSMCI_RNPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40000110U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI) Receive Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga60a232c821f8b813799f1e42e362e57e"></a><!-- doxytag: member="SAM3S_reg::REG_HSMCI_RNCR" ref="ga60a232c821f8b813799f1e42e362e57e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga60a232c821f8b813799f1e42e362e57e">REG_HSMCI_RNCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40000114U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI) Receive Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8363d2f602022c828ddf1c67ec4f67f0"></a><!-- doxytag: member="SAM3S_reg::REG_HSMCI_TNPR" ref="ga8363d2f602022c828ddf1c67ec4f67f0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga8363d2f602022c828ddf1c67ec4f67f0">REG_HSMCI_TNPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40000118U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI) Transmit Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa253ebb0979e41b18536829c45898a70"></a><!-- doxytag: member="SAM3S_reg::REG_HSMCI_TNCR" ref="gaa253ebb0979e41b18536829c45898a70" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaa253ebb0979e41b18536829c45898a70">REG_HSMCI_TNCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4000011CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI) Transmit Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4ed4105edd7e4bf3c4655a5a2819768"></a><!-- doxytag: member="SAM3S_reg::REG_HSMCI_PTCR" ref="gad4ed4105edd7e4bf3c4655a5a2819768" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gad4ed4105edd7e4bf3c4655a5a2819768">REG_HSMCI_PTCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40000120U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI) <a class="el" href="struct_transfer.html">Transfer</a> Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2186595b3a8be1759026e00f5e54783a"></a><!-- doxytag: member="SAM3S_reg::REG_HSMCI_PTSR" ref="ga2186595b3a8be1759026e00f5e54783a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga2186595b3a8be1759026e00f5e54783a">REG_HSMCI_PTSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40000124U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI) <a class="el" href="struct_transfer.html">Transfer</a> Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f40c96669b595052076d1b3d547f5e1"></a><!-- doxytag: member="SAM3S_reg::REG_HSMCI_FIFO" ref="ga9f40c96669b595052076d1b3d547f5e1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga9f40c96669b595052076d1b3d547f5e1">REG_HSMCI_FIFO</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40000200U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(HSMCI) FIFO Memory Aperture0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b41044069b18dbaece9c26a2651f8f1"></a><!-- doxytag: member="SAM3S_reg::REG_SSC_CR" ref="ga6b41044069b18dbaece9c26a2651f8f1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga6b41044069b18dbaece9c26a2651f8f1">REG_SSC_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40004000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1285d7f9962cccdfd5abcd2a995f3164"></a><!-- doxytag: member="SAM3S_reg::REG_SSC_CMR" ref="ga1285d7f9962cccdfd5abcd2a995f3164" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga1285d7f9962cccdfd5abcd2a995f3164">REG_SSC_CMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40004004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Clock Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb459d10663171ae24df3af9edae51ab"></a><!-- doxytag: member="SAM3S_reg::REG_SSC_RCMR" ref="gadb459d10663171ae24df3af9edae51ab" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gadb459d10663171ae24df3af9edae51ab">REG_SSC_RCMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40004010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Receive Clock Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0785e2f47504baede1a5cc833a4fd695"></a><!-- doxytag: member="SAM3S_reg::REG_SSC_RFMR" ref="ga0785e2f47504baede1a5cc833a4fd695" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga0785e2f47504baede1a5cc833a4fd695">REG_SSC_RFMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40004014U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Receive Frame Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b9f2eb9687700c0b0d141e42d5ebe41"></a><!-- doxytag: member="SAM3S_reg::REG_SSC_TCMR" ref="ga4b9f2eb9687700c0b0d141e42d5ebe41" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga4b9f2eb9687700c0b0d141e42d5ebe41">REG_SSC_TCMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40004018U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Transmit Clock Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab3f4ab406848c1a963a56649ebd0b95b"></a><!-- doxytag: member="SAM3S_reg::REG_SSC_TFMR" ref="gab3f4ab406848c1a963a56649ebd0b95b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab3f4ab406848c1a963a56649ebd0b95b">REG_SSC_TFMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4000401CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Transmit Frame Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8df5028a8d0c76896683ddee97f1ed51"></a><!-- doxytag: member="SAM3S_reg::REG_SSC_RHR" ref="ga8df5028a8d0c76896683ddee97f1ed51" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga8df5028a8d0c76896683ddee97f1ed51">REG_SSC_RHR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40004020U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Receive Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga61092875b49382e1625a47e1d4bb8d89"></a><!-- doxytag: member="SAM3S_reg::REG_SSC_THR" ref="ga61092875b49382e1625a47e1d4bb8d89" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga61092875b49382e1625a47e1d4bb8d89">REG_SSC_THR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40004024U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Transmit Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a151c28c382a383e9d39a65eb565482"></a><!-- doxytag: member="SAM3S_reg::REG_SSC_RSHR" ref="ga7a151c28c382a383e9d39a65eb565482" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga7a151c28c382a383e9d39a65eb565482">REG_SSC_RSHR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40004030U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Receive Sync. Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6eb4864e34440120d2be1bf0697af0ac"></a><!-- doxytag: member="SAM3S_reg::REG_SSC_TSHR" ref="ga6eb4864e34440120d2be1bf0697af0ac" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga6eb4864e34440120d2be1bf0697af0ac">REG_SSC_TSHR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40004034U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Transmit Sync. Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga74c9599c84ff65f48b28c3e982b6826f"></a><!-- doxytag: member="SAM3S_reg::REG_SSC_RC0R" ref="ga74c9599c84ff65f48b28c3e982b6826f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga74c9599c84ff65f48b28c3e982b6826f">REG_SSC_RC0R</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40004038U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Receive Compare 0 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab3a10fc72352b60216d2513fe26260f4"></a><!-- doxytag: member="SAM3S_reg::REG_SSC_RC1R" ref="gab3a10fc72352b60216d2513fe26260f4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab3a10fc72352b60216d2513fe26260f4">REG_SSC_RC1R</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4000403CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Receive Compare 1 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadadc1255877d3331f775ad3560fea001"></a><!-- doxytag: member="SAM3S_reg::REG_SSC_SR" ref="gadadc1255877d3331f775ad3560fea001" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gadadc1255877d3331f775ad3560fea001">REG_SSC_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40004040U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga491e34460b474d117bdeaa8cd321137c"></a><!-- doxytag: member="SAM3S_reg::REG_SSC_IER" ref="ga491e34460b474d117bdeaa8cd321137c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga491e34460b474d117bdeaa8cd321137c">REG_SSC_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40004044U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaad73d6b717fd15bf7ef261e533b6a412"></a><!-- doxytag: member="SAM3S_reg::REG_SSC_IDR" ref="gaad73d6b717fd15bf7ef261e533b6a412" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaad73d6b717fd15bf7ef261e533b6a412">REG_SSC_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40004048U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4297e02770aa47a094f3a55f9a7293f"></a><!-- doxytag: member="SAM3S_reg::REG_SSC_IMR" ref="gad4297e02770aa47a094f3a55f9a7293f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gad4297e02770aa47a094f3a55f9a7293f">REG_SSC_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x4000404CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b2aa2beb4e232b2cdb22c1951d67c29"></a><!-- doxytag: member="SAM3S_reg::REG_SSC_WPMR" ref="ga7b2aa2beb4e232b2cdb22c1951d67c29" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga7b2aa2beb4e232b2cdb22c1951d67c29">REG_SSC_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400040E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Write Protect Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ef35aa64df86a3420e8fd9d09ea1c2d"></a><!-- doxytag: member="SAM3S_reg::REG_SSC_WPSR" ref="ga3ef35aa64df86a3420e8fd9d09ea1c2d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga3ef35aa64df86a3420e8fd9d09ea1c2d">REG_SSC_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400040E8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Write Protect Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0381e7a73a091f7f2783e19805e8025a"></a><!-- doxytag: member="SAM3S_reg::REG_SSC_RPR" ref="ga0381e7a73a091f7f2783e19805e8025a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga0381e7a73a091f7f2783e19805e8025a">REG_SSC_RPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40004100U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Receive Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabeb2ca4c9370188ab5016f802a209e81"></a><!-- doxytag: member="SAM3S_reg::REG_SSC_RCR" ref="gabeb2ca4c9370188ab5016f802a209e81" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gabeb2ca4c9370188ab5016f802a209e81">REG_SSC_RCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40004104U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Receive Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga16538b13c8e5c6330584c21397577685"></a><!-- doxytag: member="SAM3S_reg::REG_SSC_TPR" ref="ga16538b13c8e5c6330584c21397577685" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga16538b13c8e5c6330584c21397577685">REG_SSC_TPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40004108U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Transmit Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0c2153d9406af6a03461c000c545fdb4"></a><!-- doxytag: member="SAM3S_reg::REG_SSC_TCR" ref="ga0c2153d9406af6a03461c000c545fdb4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga0c2153d9406af6a03461c000c545fdb4">REG_SSC_TCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4000410CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Transmit Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a04e23a85e8ab9fe252df0713d22d10"></a><!-- doxytag: member="SAM3S_reg::REG_SSC_RNPR" ref="ga1a04e23a85e8ab9fe252df0713d22d10" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga1a04e23a85e8ab9fe252df0713d22d10">REG_SSC_RNPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40004110U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Receive Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga250c3d192806911e6dd0e06a39266d68"></a><!-- doxytag: member="SAM3S_reg::REG_SSC_RNCR" ref="ga250c3d192806911e6dd0e06a39266d68" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga250c3d192806911e6dd0e06a39266d68">REG_SSC_RNCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40004114U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Receive Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad788660c097f40fc798e353ed31be618"></a><!-- doxytag: member="SAM3S_reg::REG_SSC_TNPR" ref="gad788660c097f40fc798e353ed31be618" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gad788660c097f40fc798e353ed31be618">REG_SSC_TNPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40004118U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Transmit Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab47c739d9047a7fc0d1a5c844f627f82"></a><!-- doxytag: member="SAM3S_reg::REG_SSC_TNCR" ref="gab47c739d9047a7fc0d1a5c844f627f82" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab47c739d9047a7fc0d1a5c844f627f82">REG_SSC_TNCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4000411CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) Transmit Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7abf72e0779ecd9830904cd8bcfd86e0"></a><!-- doxytag: member="SAM3S_reg::REG_SSC_PTCR" ref="ga7abf72e0779ecd9830904cd8bcfd86e0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga7abf72e0779ecd9830904cd8bcfd86e0">REG_SSC_PTCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40004120U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) <a class="el" href="struct_transfer.html">Transfer</a> Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab09a66187d6a3d27cd1feec5b3565ec4"></a><!-- doxytag: member="SAM3S_reg::REG_SSC_PTSR" ref="gab09a66187d6a3d27cd1feec5b3565ec4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab09a66187d6a3d27cd1feec5b3565ec4">REG_SSC_PTSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40004124U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SSC) <a class="el" href="struct_transfer.html">Transfer</a> Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaff88c0169417bb2368751666d4efb4b3"></a><!-- doxytag: member="SAM3S_reg::REG_SPI_CR" ref="gaff88c0169417bb2368751666d4efb4b3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaff88c0169417bb2368751666d4efb4b3">REG_SPI_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40008000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9955802ba9d778bcf413859a89980011"></a><!-- doxytag: member="SAM3S_reg::REG_SPI_MR" ref="ga9955802ba9d778bcf413859a89980011" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga9955802ba9d778bcf413859a89980011">REG_SPI_MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40008004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI) Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga369f80d9350a8105eb325586b345d97f"></a><!-- doxytag: member="SAM3S_reg::REG_SPI_RDR" ref="ga369f80d9350a8105eb325586b345d97f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga369f80d9350a8105eb325586b345d97f">REG_SPI_RDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40008008U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI) Receive Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5fb5471db3bbfcf14627976e962c81c7"></a><!-- doxytag: member="SAM3S_reg::REG_SPI_TDR" ref="ga5fb5471db3bbfcf14627976e962c81c7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga5fb5471db3bbfcf14627976e962c81c7">REG_SPI_TDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x4000800CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI) Transmit Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad5d359c28db44a049eaa0d029832dd20"></a><!-- doxytag: member="SAM3S_reg::REG_SPI_SR" ref="gad5d359c28db44a049eaa0d029832dd20" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gad5d359c28db44a049eaa0d029832dd20">REG_SPI_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40008010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI) Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga95245b2f232b7c7bd70b7658cdc134b8"></a><!-- doxytag: member="SAM3S_reg::REG_SPI_IER" ref="ga95245b2f232b7c7bd70b7658cdc134b8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga95245b2f232b7c7bd70b7658cdc134b8">REG_SPI_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40008014U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab51470000d6e975f8d1bb954af4f8e74"></a><!-- doxytag: member="SAM3S_reg::REG_SPI_IDR" ref="gab51470000d6e975f8d1bb954af4f8e74" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab51470000d6e975f8d1bb954af4f8e74">REG_SPI_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40008018U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1c9bd035021421ca5f5b253ae25c5a8a"></a><!-- doxytag: member="SAM3S_reg::REG_SPI_IMR" ref="ga1c9bd035021421ca5f5b253ae25c5a8a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga1c9bd035021421ca5f5b253ae25c5a8a">REG_SPI_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x4000801CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6276c8083eeb1a7ce6b6fe4b7a54243c"></a><!-- doxytag: member="SAM3S_reg::REG_SPI_CSR" ref="ga6276c8083eeb1a7ce6b6fe4b7a54243c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga6276c8083eeb1a7ce6b6fe4b7a54243c">REG_SPI_CSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40008030U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI) Chip Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2d74d1b9e3ae65b564bd02e3819a97ac"></a><!-- doxytag: member="SAM3S_reg::REG_SPI_WPMR" ref="ga2d74d1b9e3ae65b564bd02e3819a97ac" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga2d74d1b9e3ae65b564bd02e3819a97ac">REG_SPI_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400080E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI) Write Protection Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23c4d39f6569b79e053d8fc6f1b31955"></a><!-- doxytag: member="SAM3S_reg::REG_SPI_WPSR" ref="ga23c4d39f6569b79e053d8fc6f1b31955" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga23c4d39f6569b79e053d8fc6f1b31955">REG_SPI_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400080E8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI) Write Protection Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59ef8b98a2876648e03d6b8274af2ec0"></a><!-- doxytag: member="SAM3S_reg::REG_SPI_RPR" ref="ga59ef8b98a2876648e03d6b8274af2ec0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga59ef8b98a2876648e03d6b8274af2ec0">REG_SPI_RPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40008100U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI) Receive Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga004c7ed56a64c3364f8479a65ce396ba"></a><!-- doxytag: member="SAM3S_reg::REG_SPI_RCR" ref="ga004c7ed56a64c3364f8479a65ce396ba" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga004c7ed56a64c3364f8479a65ce396ba">REG_SPI_RCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40008104U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI) Receive Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7f156a2bab0b53f27bf99d4bd9b99c88"></a><!-- doxytag: member="SAM3S_reg::REG_SPI_TPR" ref="ga7f156a2bab0b53f27bf99d4bd9b99c88" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga7f156a2bab0b53f27bf99d4bd9b99c88">REG_SPI_TPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40008108U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI) Transmit Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaebcd8cf66629630104696a021679e0d3"></a><!-- doxytag: member="SAM3S_reg::REG_SPI_TCR" ref="gaebcd8cf66629630104696a021679e0d3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaebcd8cf66629630104696a021679e0d3">REG_SPI_TCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4000810CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI) Transmit Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaebc99c03d17bf79871f728f7d4fa5207"></a><!-- doxytag: member="SAM3S_reg::REG_SPI_RNPR" ref="gaebc99c03d17bf79871f728f7d4fa5207" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaebc99c03d17bf79871f728f7d4fa5207">REG_SPI_RNPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40008110U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI) Receive Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2568919f332804869549a0359fbf97a4"></a><!-- doxytag: member="SAM3S_reg::REG_SPI_RNCR" ref="ga2568919f332804869549a0359fbf97a4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga2568919f332804869549a0359fbf97a4">REG_SPI_RNCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40008114U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI) Receive Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga41758507f1fe65b088c1583d5599618d"></a><!-- doxytag: member="SAM3S_reg::REG_SPI_TNPR" ref="ga41758507f1fe65b088c1583d5599618d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga41758507f1fe65b088c1583d5599618d">REG_SPI_TNPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40008118U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI) Transmit Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaec79281f88cd0d8264aa04bc13c3a0d1"></a><!-- doxytag: member="SAM3S_reg::REG_SPI_TNCR" ref="gaec79281f88cd0d8264aa04bc13c3a0d1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaec79281f88cd0d8264aa04bc13c3a0d1">REG_SPI_TNCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4000811CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI) Transmit Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga46a63288f0a129cb8e1c92da7119d10d"></a><!-- doxytag: member="SAM3S_reg::REG_SPI_PTCR" ref="ga46a63288f0a129cb8e1c92da7119d10d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga46a63288f0a129cb8e1c92da7119d10d">REG_SPI_PTCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40008120U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI) <a class="el" href="struct_transfer.html">Transfer</a> Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga50da75c2c7f68a029aba59d8e3481c28"></a><!-- doxytag: member="SAM3S_reg::REG_SPI_PTSR" ref="ga50da75c2c7f68a029aba59d8e3481c28" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga50da75c2c7f68a029aba59d8e3481c28">REG_SPI_PTSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40008124U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI) <a class="el" href="struct_transfer.html">Transfer</a> Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd77da2a7fe53873029d604f2bce750f"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_CCR0" ref="gafd77da2a7fe53873029d604f2bce750f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gafd77da2a7fe53873029d604f2bce750f">REG_TC0_CCR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40010000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Channel Control Register (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6097c49c51989e4006fea9db06c77d43"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_CMR0" ref="ga6097c49c51989e4006fea9db06c77d43" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga6097c49c51989e4006fea9db06c77d43">REG_TC0_CMR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40010004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Channel Mode Register (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaff547360bdb413f6448c20bb17e29a72"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_SMMR0" ref="gaff547360bdb413f6448c20bb17e29a72" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaff547360bdb413f6448c20bb17e29a72">REG_TC0_SMMR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40010008U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Stepper Motor Mode Register (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaba93fe0a91746d0ec97e6c1679d301ae"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_CV0" ref="gaba93fe0a91746d0ec97e6c1679d301ae" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaba93fe0a91746d0ec97e6c1679d301ae">REG_TC0_CV0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40010010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Counter Value (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd0383e08e1f5bc43aa4552caf14fb6d"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_RA0" ref="gafd0383e08e1f5bc43aa4552caf14fb6d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gafd0383e08e1f5bc43aa4552caf14fb6d">REG_TC0_RA0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40010014U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Register A (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2e91f2a08eeec3c0c50925efb9f36287"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_RB0" ref="ga2e91f2a08eeec3c0c50925efb9f36287" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga2e91f2a08eeec3c0c50925efb9f36287">REG_TC0_RB0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40010018U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Register B (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad705c1a1bd6a595d6499e018b32d5872"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_RC0" ref="gad705c1a1bd6a595d6499e018b32d5872" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gad705c1a1bd6a595d6499e018b32d5872">REG_TC0_RC0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4001001CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Register C (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3525b72ad9cd473c4ad5284755af937a"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_SR0" ref="ga3525b72ad9cd473c4ad5284755af937a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga3525b72ad9cd473c4ad5284755af937a">REG_TC0_SR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40010020U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Status Register (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87df9a1ef7999299d3447e7d47db2840"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_IER0" ref="ga87df9a1ef7999299d3447e7d47db2840" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga87df9a1ef7999299d3447e7d47db2840">REG_TC0_IER0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40010024U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Interrupt Enable Register (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b658605e9b79b26189054daecf64d34"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_IDR0" ref="ga4b658605e9b79b26189054daecf64d34" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga4b658605e9b79b26189054daecf64d34">REG_TC0_IDR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40010028U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Interrupt Disable Register (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga32c790cdec966a9844b6812eb5e4a70d"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_IMR0" ref="ga32c790cdec966a9844b6812eb5e4a70d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga32c790cdec966a9844b6812eb5e4a70d">REG_TC0_IMR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x4001002CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Interrupt Mask Register (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga570541fc30f4a018a21c43b635f25aed"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_CCR1" ref="ga570541fc30f4a018a21c43b635f25aed" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga570541fc30f4a018a21c43b635f25aed">REG_TC0_CCR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40010040U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Channel Control Register (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga90c7936ccd72c85a08b753e5933f7371"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_CMR1" ref="ga90c7936ccd72c85a08b753e5933f7371" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga90c7936ccd72c85a08b753e5933f7371">REG_TC0_CMR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40010044U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Channel Mode Register (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6dba3854aab3e8b393c5fe1eff5a67bd"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_SMMR1" ref="ga6dba3854aab3e8b393c5fe1eff5a67bd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga6dba3854aab3e8b393c5fe1eff5a67bd">REG_TC0_SMMR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40010048U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Stepper Motor Mode Register (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ba2a9ac7c0692e915bf376caf4d8df0"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_CV1" ref="ga2ba2a9ac7c0692e915bf376caf4d8df0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga2ba2a9ac7c0692e915bf376caf4d8df0">REG_TC0_CV1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40010050U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Counter Value (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabd01690a3873f91858f3383753bddd3a"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_RA1" ref="gabd01690a3873f91858f3383753bddd3a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gabd01690a3873f91858f3383753bddd3a">REG_TC0_RA1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40010054U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Register A (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5074b14e0bb997bb4461cb1af7137137"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_RB1" ref="ga5074b14e0bb997bb4461cb1af7137137" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga5074b14e0bb997bb4461cb1af7137137">REG_TC0_RB1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40010058U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Register B (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1553cce384fdcc7c77807dc08190f3a0"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_RC1" ref="ga1553cce384fdcc7c77807dc08190f3a0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga1553cce384fdcc7c77807dc08190f3a0">REG_TC0_RC1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4001005CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Register C (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab30834e48b04d22ce3572c8ffd64ab58"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_SR1" ref="gab30834e48b04d22ce3572c8ffd64ab58" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab30834e48b04d22ce3572c8ffd64ab58">REG_TC0_SR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40010060U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Status Register (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacbfe2cf8ce8b47ee0878f08c39407d89"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_IER1" ref="gacbfe2cf8ce8b47ee0878f08c39407d89" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gacbfe2cf8ce8b47ee0878f08c39407d89">REG_TC0_IER1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40010064U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Interrupt Enable Register (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ff1121136dbff5ad2183eee1962c59f"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_IDR1" ref="ga9ff1121136dbff5ad2183eee1962c59f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga9ff1121136dbff5ad2183eee1962c59f">REG_TC0_IDR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40010068U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Interrupt Disable Register (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga10a5a1a6ab961618f78bf6310efebc56"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_IMR1" ref="ga10a5a1a6ab961618f78bf6310efebc56" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga10a5a1a6ab961618f78bf6310efebc56">REG_TC0_IMR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x4001006CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Interrupt Mask Register (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga20ac375d4bbd9ccbd7dfba8b92e8abf3"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_CCR2" ref="ga20ac375d4bbd9ccbd7dfba8b92e8abf3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga20ac375d4bbd9ccbd7dfba8b92e8abf3">REG_TC0_CCR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40010080U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Channel Control Register (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga395faad4889d75ac19567ecbea27b99b"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_CMR2" ref="ga395faad4889d75ac19567ecbea27b99b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga395faad4889d75ac19567ecbea27b99b">REG_TC0_CMR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40010084U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Channel Mode Register (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2cca920e670c39a8cce9cfffacbe4d4b"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_SMMR2" ref="ga2cca920e670c39a8cce9cfffacbe4d4b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga2cca920e670c39a8cce9cfffacbe4d4b">REG_TC0_SMMR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40010088U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Stepper Motor Mode Register (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23bd9b928da08edc64a5525eb350730a"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_CV2" ref="ga23bd9b928da08edc64a5525eb350730a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga23bd9b928da08edc64a5525eb350730a">REG_TC0_CV2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40010090U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Counter Value (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga469cbc924a77485694872c178b8c32c3"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_RA2" ref="ga469cbc924a77485694872c178b8c32c3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga469cbc924a77485694872c178b8c32c3">REG_TC0_RA2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40010094U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Register A (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab78067296969a5d0d7c02cf287873890"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_RB2" ref="gab78067296969a5d0d7c02cf287873890" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab78067296969a5d0d7c02cf287873890">REG_TC0_RB2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40010098U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Register B (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3abfcdfcc1430b84a83dd3b57cb91040"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_RC2" ref="ga3abfcdfcc1430b84a83dd3b57cb91040" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga3abfcdfcc1430b84a83dd3b57cb91040">REG_TC0_RC2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4001009CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Register C (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1556c20cf09830000cd9efca327850bf"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_SR2" ref="ga1556c20cf09830000cd9efca327850bf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga1556c20cf09830000cd9efca327850bf">REG_TC0_SR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400100A0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Status Register (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga77a933171746e6d262f68b559379619a"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_IER2" ref="ga77a933171746e6d262f68b559379619a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga77a933171746e6d262f68b559379619a">REG_TC0_IER2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400100A4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Interrupt Enable Register (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2f779a5cd4b66111d5b096438173a3d0"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_IDR2" ref="ga2f779a5cd4b66111d5b096438173a3d0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga2f779a5cd4b66111d5b096438173a3d0">REG_TC0_IDR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400100A8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Interrupt Disable Register (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga75f2d365547ede943662ed5a001cede3"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_IMR2" ref="ga75f2d365547ede943662ed5a001cede3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga75f2d365547ede943662ed5a001cede3">REG_TC0_IMR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400100ACU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Interrupt Mask Register (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf096caa1d4bec9dbcd766f11cf6c0e8b"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_BCR" ref="gaf096caa1d4bec9dbcd766f11cf6c0e8b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaf096caa1d4bec9dbcd766f11cf6c0e8b">REG_TC0_BCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400100C0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Block Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3fb353a6df3727703a168f2dbca0f58a"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_BMR" ref="ga3fb353a6df3727703a168f2dbca0f58a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga3fb353a6df3727703a168f2dbca0f58a">REG_TC0_BMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400100C4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Block Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab1482a6684e5b8530e81b1499ad1b2af"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_QIER" ref="gab1482a6684e5b8530e81b1499ad1b2af" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab1482a6684e5b8530e81b1499ad1b2af">REG_TC0_QIER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400100C8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) QDEC Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gade4323ff3d675a18d5615b89174b9b1c"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_QIDR" ref="gade4323ff3d675a18d5615b89174b9b1c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gade4323ff3d675a18d5615b89174b9b1c">REG_TC0_QIDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400100CCU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) QDEC Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga17f9786b735b3ff7264846b0e39af535"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_QIMR" ref="ga17f9786b735b3ff7264846b0e39af535" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga17f9786b735b3ff7264846b0e39af535">REG_TC0_QIMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400100D0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) QDEC Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0c77fd250529ce211a9fb42e99dcea36"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_QISR" ref="ga0c77fd250529ce211a9fb42e99dcea36" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga0c77fd250529ce211a9fb42e99dcea36">REG_TC0_QISR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400100D4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) QDEC Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae4c25a74458622a09c16a172769fd301"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_FMR" ref="gae4c25a74458622a09c16a172769fd301" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gae4c25a74458622a09c16a172769fd301">REG_TC0_FMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400100D8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Fault Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6c2c432a4595a3c53a8c8f8003bf50cd"></a><!-- doxytag: member="SAM3S_reg::REG_TC0_WPMR" ref="ga6c2c432a4595a3c53a8c8f8003bf50cd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga6c2c432a4595a3c53a8c8f8003bf50cd">REG_TC0_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400100E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC0) Write Protect Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a93729d5a56e338ea1bebb720feec99"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_CCR0" ref="ga1a93729d5a56e338ea1bebb720feec99" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga1a93729d5a56e338ea1bebb720feec99">REG_TC1_CCR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40014000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Channel Control Register (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae1019d4d033bd3ad6de9c0e9b8c2e523"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_CMR0" ref="gae1019d4d033bd3ad6de9c0e9b8c2e523" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gae1019d4d033bd3ad6de9c0e9b8c2e523">REG_TC1_CMR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40014004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Channel Mode Register (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad898f4f94f40c4f1924cbaa4dca4b74a"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_SMMR0" ref="gad898f4f94f40c4f1924cbaa4dca4b74a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gad898f4f94f40c4f1924cbaa4dca4b74a">REG_TC1_SMMR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40014008U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Stepper Motor Mode Register (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac1ab1cd5289852c841f0722504faacb7"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_CV0" ref="gac1ab1cd5289852c841f0722504faacb7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gac1ab1cd5289852c841f0722504faacb7">REG_TC1_CV0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40014010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Counter Value (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga848465d4f679356adb292eb0987e760e"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_RA0" ref="ga848465d4f679356adb292eb0987e760e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga848465d4f679356adb292eb0987e760e">REG_TC1_RA0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40014014U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Register A (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga193b187323c5089397b8ad158f7e4ad8"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_RB0" ref="ga193b187323c5089397b8ad158f7e4ad8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga193b187323c5089397b8ad158f7e4ad8">REG_TC1_RB0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40014018U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Register B (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae0997e0a0c6757a4a7cc9fa37bbea9cf"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_RC0" ref="gae0997e0a0c6757a4a7cc9fa37bbea9cf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gae0997e0a0c6757a4a7cc9fa37bbea9cf">REG_TC1_RC0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4001401CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Register C (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga935eb8f87892a1104b47550cd90f869a"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_SR0" ref="ga935eb8f87892a1104b47550cd90f869a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga935eb8f87892a1104b47550cd90f869a">REG_TC1_SR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40014020U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Status Register (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga03dd33773f32104f2e0cf249cb9f5bb2"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_IER0" ref="ga03dd33773f32104f2e0cf249cb9f5bb2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga03dd33773f32104f2e0cf249cb9f5bb2">REG_TC1_IER0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40014024U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Interrupt Enable Register (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga24348251ba37c9dd47c36969895ac2ed"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_IDR0" ref="ga24348251ba37c9dd47c36969895ac2ed" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga24348251ba37c9dd47c36969895ac2ed">REG_TC1_IDR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40014028U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Interrupt Disable Register (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac7d093ed8b165524aac10b595fd3f533"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_IMR0" ref="gac7d093ed8b165524aac10b595fd3f533" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gac7d093ed8b165524aac10b595fd3f533">REG_TC1_IMR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x4001402CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Interrupt Mask Register (channel = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab2e8743b8b7da57f9025043100ff759f"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_CCR1" ref="gab2e8743b8b7da57f9025043100ff759f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab2e8743b8b7da57f9025043100ff759f">REG_TC1_CCR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40014040U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Channel Control Register (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f2d5eff2d32fb28e5698c8317d704dc"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_CMR1" ref="ga9f2d5eff2d32fb28e5698c8317d704dc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga9f2d5eff2d32fb28e5698c8317d704dc">REG_TC1_CMR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40014044U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Channel Mode Register (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa4d8b8cf0b31aa09b8fa5e4bd9de685"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_SMMR1" ref="gafa4d8b8cf0b31aa09b8fa5e4bd9de685" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gafa4d8b8cf0b31aa09b8fa5e4bd9de685">REG_TC1_SMMR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40014048U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Stepper Motor Mode Register (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga888be47a2921b9f8630354fb70c517d6"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_CV1" ref="ga888be47a2921b9f8630354fb70c517d6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga888be47a2921b9f8630354fb70c517d6">REG_TC1_CV1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40014050U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Counter Value (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1de01fc17117df52d13686240bce5548"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_RA1" ref="ga1de01fc17117df52d13686240bce5548" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga1de01fc17117df52d13686240bce5548">REG_TC1_RA1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40014054U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Register A (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8f79416d7d5c0cbbf227e081f576bd43"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_RB1" ref="ga8f79416d7d5c0cbbf227e081f576bd43" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga8f79416d7d5c0cbbf227e081f576bd43">REG_TC1_RB1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40014058U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Register B (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaafe30889d4a6bfc70eafd8483e1afe28"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_RC1" ref="gaafe30889d4a6bfc70eafd8483e1afe28" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaafe30889d4a6bfc70eafd8483e1afe28">REG_TC1_RC1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4001405CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Register C (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeca34baaced2078bf2fa0992c76f8d37"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_SR1" ref="gaeca34baaced2078bf2fa0992c76f8d37" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaeca34baaced2078bf2fa0992c76f8d37">REG_TC1_SR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40014060U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Status Register (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac5f9be56aa41be407aa7a2ce374acd15"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_IER1" ref="gac5f9be56aa41be407aa7a2ce374acd15" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gac5f9be56aa41be407aa7a2ce374acd15">REG_TC1_IER1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40014064U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Interrupt Enable Register (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad5a2058863d10887d4a3630c29d3c434"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_IDR1" ref="gad5a2058863d10887d4a3630c29d3c434" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gad5a2058863d10887d4a3630c29d3c434">REG_TC1_IDR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40014068U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Interrupt Disable Register (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga96952d44f697f9d2a9e45595a447f624"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_IMR1" ref="ga96952d44f697f9d2a9e45595a447f624" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga96952d44f697f9d2a9e45595a447f624">REG_TC1_IMR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x4001406CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Interrupt Mask Register (channel = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga77f89550ca23289c16f20cf1399d0501"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_CCR2" ref="ga77f89550ca23289c16f20cf1399d0501" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga77f89550ca23289c16f20cf1399d0501">REG_TC1_CCR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40014080U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Channel Control Register (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa654ced5d4436a03a3c010d42ba35f82"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_CMR2" ref="gaa654ced5d4436a03a3c010d42ba35f82" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaa654ced5d4436a03a3c010d42ba35f82">REG_TC1_CMR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40014084U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Channel Mode Register (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8434dfe0d7c8993ca4d2f166ff62e28a"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_SMMR2" ref="ga8434dfe0d7c8993ca4d2f166ff62e28a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga8434dfe0d7c8993ca4d2f166ff62e28a">REG_TC1_SMMR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40014088U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Stepper Motor Mode Register (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ad2dc55a122e8ee76d5ff1d0f454bac"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_CV2" ref="ga4ad2dc55a122e8ee76d5ff1d0f454bac" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga4ad2dc55a122e8ee76d5ff1d0f454bac">REG_TC1_CV2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40014090U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Counter Value (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga78f4f20030ee0084744dcfa455bf65dc"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_RA2" ref="ga78f4f20030ee0084744dcfa455bf65dc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga78f4f20030ee0084744dcfa455bf65dc">REG_TC1_RA2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40014094U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Register A (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad548bb344ae81930954c2ff1dc84e567"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_RB2" ref="gad548bb344ae81930954c2ff1dc84e567" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gad548bb344ae81930954c2ff1dc84e567">REG_TC1_RB2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40014098U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Register B (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d375e430df9b27a2ee47c4e70a244a1"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_RC2" ref="ga4d375e430df9b27a2ee47c4e70a244a1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga4d375e430df9b27a2ee47c4e70a244a1">REG_TC1_RC2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4001409CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Register C (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga62a161c34345cbc0e78f040d3c83948a"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_SR2" ref="ga62a161c34345cbc0e78f040d3c83948a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga62a161c34345cbc0e78f040d3c83948a">REG_TC1_SR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400140A0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Status Register (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22a818b2b4f2f72bd6493503bfda7c51"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_IER2" ref="ga22a818b2b4f2f72bd6493503bfda7c51" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga22a818b2b4f2f72bd6493503bfda7c51">REG_TC1_IER2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400140A4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Interrupt Enable Register (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae2f161243b82761caa3188ef33c9a9c"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_IDR2" ref="gaae2f161243b82761caa3188ef33c9a9c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaae2f161243b82761caa3188ef33c9a9c">REG_TC1_IDR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400140A8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Interrupt Disable Register (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87b6f07f63b6475d07aa28ea3a743aa6"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_IMR2" ref="ga87b6f07f63b6475d07aa28ea3a743aa6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga87b6f07f63b6475d07aa28ea3a743aa6">REG_TC1_IMR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400140ACU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Interrupt Mask Register (channel = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga92a5a9db00bee43f20f84c1394eb43c8"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_BCR" ref="ga92a5a9db00bee43f20f84c1394eb43c8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga92a5a9db00bee43f20f84c1394eb43c8">REG_TC1_BCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400140C0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Block Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaadf331041d336e4e8e376ab2ae53a58a"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_BMR" ref="gaadf331041d336e4e8e376ab2ae53a58a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaadf331041d336e4e8e376ab2ae53a58a">REG_TC1_BMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400140C4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Block Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaafa62c67e6bd198adfd9e95c8d86f0ef"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_QIER" ref="gaafa62c67e6bd198adfd9e95c8d86f0ef" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaafa62c67e6bd198adfd9e95c8d86f0ef">REG_TC1_QIER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400140C8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) QDEC Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga77db5099a17d4506d0c657c0a83fe56c"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_QIDR" ref="ga77db5099a17d4506d0c657c0a83fe56c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga77db5099a17d4506d0c657c0a83fe56c">REG_TC1_QIDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400140CCU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) QDEC Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab6cbfacc3ba7337217381020940e73f4"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_QIMR" ref="gab6cbfacc3ba7337217381020940e73f4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab6cbfacc3ba7337217381020940e73f4">REG_TC1_QIMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400140D0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) QDEC Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga566fdbc9928a81b03de9f1b0942d144c"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_QISR" ref="ga566fdbc9928a81b03de9f1b0942d144c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga566fdbc9928a81b03de9f1b0942d144c">REG_TC1_QISR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400140D4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) QDEC Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b1d19c2b5e0c5393851b779448d1cb7"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_FMR" ref="ga1b1d19c2b5e0c5393851b779448d1cb7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga1b1d19c2b5e0c5393851b779448d1cb7">REG_TC1_FMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400140D8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Fault Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga60bbd23ce97c1f8fe1a74d749c789783"></a><!-- doxytag: member="SAM3S_reg::REG_TC1_WPMR" ref="ga60bbd23ce97c1f8fe1a74d749c789783" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga60bbd23ce97c1f8fe1a74d749c789783">REG_TC1_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400140E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TC1) Write Protect Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4a8a36dd894b71eacb7f38dabe11d5da"></a><!-- doxytag: member="SAM3S_reg::REG_TWI0_CR" ref="ga4a8a36dd894b71eacb7f38dabe11d5da" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga4a8a36dd894b71eacb7f38dabe11d5da">REG_TWI0_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40018000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI0) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae85e9f3548443e6a79a50f15fc4c14b5"></a><!-- doxytag: member="SAM3S_reg::REG_TWI0_MMR" ref="gae85e9f3548443e6a79a50f15fc4c14b5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gae85e9f3548443e6a79a50f15fc4c14b5">REG_TWI0_MMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40018004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI0) Master Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef483338ad187e52acfde26325ebaf8e"></a><!-- doxytag: member="SAM3S_reg::REG_TWI0_SMR" ref="gaef483338ad187e52acfde26325ebaf8e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaef483338ad187e52acfde26325ebaf8e">REG_TWI0_SMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40018008U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI0) Slave Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab165be18221cdd37b629635d1f007098"></a><!-- doxytag: member="SAM3S_reg::REG_TWI0_IADR" ref="gab165be18221cdd37b629635d1f007098" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab165be18221cdd37b629635d1f007098">REG_TWI0_IADR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4001800CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI0) Internal Address Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac6f19258673e46756b64c956704b6f17"></a><!-- doxytag: member="SAM3S_reg::REG_TWI0_CWGR" ref="gac6f19258673e46756b64c956704b6f17" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gac6f19258673e46756b64c956704b6f17">REG_TWI0_CWGR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40018010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI0) Clock Waveform Generator Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1aab1f5188ce55040b5c92f274b47246"></a><!-- doxytag: member="SAM3S_reg::REG_TWI0_SR" ref="ga1aab1f5188ce55040b5c92f274b47246" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga1aab1f5188ce55040b5c92f274b47246">REG_TWI0_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40018020U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI0) Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22e39292e4e71f86d8dbb549d0ff6012"></a><!-- doxytag: member="SAM3S_reg::REG_TWI0_IER" ref="ga22e39292e4e71f86d8dbb549d0ff6012" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga22e39292e4e71f86d8dbb549d0ff6012">REG_TWI0_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40018024U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI0) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5439137e6dfddbe77c0e49c9f08048cb"></a><!-- doxytag: member="SAM3S_reg::REG_TWI0_IDR" ref="ga5439137e6dfddbe77c0e49c9f08048cb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga5439137e6dfddbe77c0e49c9f08048cb">REG_TWI0_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40018028U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI0) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga98147c6587d672dc10d7bd94235bbb9a"></a><!-- doxytag: member="SAM3S_reg::REG_TWI0_IMR" ref="ga98147c6587d672dc10d7bd94235bbb9a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga98147c6587d672dc10d7bd94235bbb9a">REG_TWI0_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x4001802CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI0) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga72d2b3048d3cee96e38d48f0b8778ef1"></a><!-- doxytag: member="SAM3S_reg::REG_TWI0_RHR" ref="ga72d2b3048d3cee96e38d48f0b8778ef1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga72d2b3048d3cee96e38d48f0b8778ef1">REG_TWI0_RHR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40018030U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI0) Receive Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5b72380b81f52fb444a2382f7edfa42"></a><!-- doxytag: member="SAM3S_reg::REG_TWI0_THR" ref="gaa5b72380b81f52fb444a2382f7edfa42" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaa5b72380b81f52fb444a2382f7edfa42">REG_TWI0_THR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40018034U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI0) Transmit Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa0a5083b0973b416896327ef4d049c7b"></a><!-- doxytag: member="SAM3S_reg::REG_TWI0_RPR" ref="gaa0a5083b0973b416896327ef4d049c7b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaa0a5083b0973b416896327ef4d049c7b">REG_TWI0_RPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40018100U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI0) Receive Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf017154d309be7c2e3e0e7033d1ba93d"></a><!-- doxytag: member="SAM3S_reg::REG_TWI0_RCR" ref="gaf017154d309be7c2e3e0e7033d1ba93d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaf017154d309be7c2e3e0e7033d1ba93d">REG_TWI0_RCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40018104U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI0) Receive Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga21a91abed9169a37c9f5a17b163d78af"></a><!-- doxytag: member="SAM3S_reg::REG_TWI0_TPR" ref="ga21a91abed9169a37c9f5a17b163d78af" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga21a91abed9169a37c9f5a17b163d78af">REG_TWI0_TPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40018108U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI0) Transmit Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac35344dc7a551ac6dbac735bcc014e04"></a><!-- doxytag: member="SAM3S_reg::REG_TWI0_TCR" ref="gac35344dc7a551ac6dbac735bcc014e04" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gac35344dc7a551ac6dbac735bcc014e04">REG_TWI0_TCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4001810CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI0) Transmit Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ea8ae488e0622e9c89ae014c51c24cf"></a><!-- doxytag: member="SAM3S_reg::REG_TWI0_RNPR" ref="ga2ea8ae488e0622e9c89ae014c51c24cf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga2ea8ae488e0622e9c89ae014c51c24cf">REG_TWI0_RNPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40018110U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI0) Receive Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf9730d4a58f002f699711d690e6b4974"></a><!-- doxytag: member="SAM3S_reg::REG_TWI0_RNCR" ref="gaf9730d4a58f002f699711d690e6b4974" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaf9730d4a58f002f699711d690e6b4974">REG_TWI0_RNCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40018114U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI0) Receive Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82c6cf50b72104829c5f1f696f95cb7a"></a><!-- doxytag: member="SAM3S_reg::REG_TWI0_TNPR" ref="ga82c6cf50b72104829c5f1f696f95cb7a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga82c6cf50b72104829c5f1f696f95cb7a">REG_TWI0_TNPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40018118U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI0) Transmit Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf0acec88709ae867a9b3a94a062f25dd"></a><!-- doxytag: member="SAM3S_reg::REG_TWI0_TNCR" ref="gaf0acec88709ae867a9b3a94a062f25dd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaf0acec88709ae867a9b3a94a062f25dd">REG_TWI0_TNCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4001811CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI0) Transmit Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf8c3cd2dfae59810c57904db7b8deb1"></a><!-- doxytag: member="SAM3S_reg::REG_TWI0_PTCR" ref="gabf8c3cd2dfae59810c57904db7b8deb1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gabf8c3cd2dfae59810c57904db7b8deb1">REG_TWI0_PTCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40018120U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI0) <a class="el" href="struct_transfer.html">Transfer</a> Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3eac3b5cd4cbf2e6c39a4bf74879662b"></a><!-- doxytag: member="SAM3S_reg::REG_TWI0_PTSR" ref="ga3eac3b5cd4cbf2e6c39a4bf74879662b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga3eac3b5cd4cbf2e6c39a4bf74879662b">REG_TWI0_PTSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40018124U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI0) <a class="el" href="struct_transfer.html">Transfer</a> Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga42b84aaceceeff8042d49a1f46806a1b"></a><!-- doxytag: member="SAM3S_reg::REG_TWI1_CR" ref="ga42b84aaceceeff8042d49a1f46806a1b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga42b84aaceceeff8042d49a1f46806a1b">REG_TWI1_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x4001C000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI1) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga62534651ce9cafed5c8b54b877a09b82"></a><!-- doxytag: member="SAM3S_reg::REG_TWI1_MMR" ref="ga62534651ce9cafed5c8b54b877a09b82" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga62534651ce9cafed5c8b54b877a09b82">REG_TWI1_MMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4001C004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI1) Master Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae11aa107a517dce0a8525648ef266af"></a><!-- doxytag: member="SAM3S_reg::REG_TWI1_SMR" ref="gaae11aa107a517dce0a8525648ef266af" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaae11aa107a517dce0a8525648ef266af">REG_TWI1_SMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4001C008U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI1) Slave Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9fbb5a1b146444101673bc6f30f23261"></a><!-- doxytag: member="SAM3S_reg::REG_TWI1_IADR" ref="ga9fbb5a1b146444101673bc6f30f23261" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga9fbb5a1b146444101673bc6f30f23261">REG_TWI1_IADR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4001C00CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI1) Internal Address Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab4880f55806a4cd191afe519deb2e4f1"></a><!-- doxytag: member="SAM3S_reg::REG_TWI1_CWGR" ref="gab4880f55806a4cd191afe519deb2e4f1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab4880f55806a4cd191afe519deb2e4f1">REG_TWI1_CWGR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4001C010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI1) Clock Waveform Generator Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa96e6430df4a8db7b65dd810d2f1668"></a><!-- doxytag: member="SAM3S_reg::REG_TWI1_SR" ref="gaaa96e6430df4a8db7b65dd810d2f1668" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaaa96e6430df4a8db7b65dd810d2f1668">REG_TWI1_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x4001C020U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI1) Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga668b2c8284d862be929546fbad8227c4"></a><!-- doxytag: member="SAM3S_reg::REG_TWI1_IER" ref="ga668b2c8284d862be929546fbad8227c4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga668b2c8284d862be929546fbad8227c4">REG_TWI1_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x4001C024U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI1) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac844e7f41e25d464af9d07e0d158a73a"></a><!-- doxytag: member="SAM3S_reg::REG_TWI1_IDR" ref="gac844e7f41e25d464af9d07e0d158a73a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gac844e7f41e25d464af9d07e0d158a73a">REG_TWI1_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x4001C028U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI1) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf3f93eab6ba3d9309b23d086da11674f"></a><!-- doxytag: member="SAM3S_reg::REG_TWI1_IMR" ref="gaf3f93eab6ba3d9309b23d086da11674f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaf3f93eab6ba3d9309b23d086da11674f">REG_TWI1_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x4001C02CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI1) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5421293151077ae9b7f70b27fa03a386"></a><!-- doxytag: member="SAM3S_reg::REG_TWI1_RHR" ref="ga5421293151077ae9b7f70b27fa03a386" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga5421293151077ae9b7f70b27fa03a386">REG_TWI1_RHR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x4001C030U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI1) Receive Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab3d37b092caf36757cb324de80310bd0"></a><!-- doxytag: member="SAM3S_reg::REG_TWI1_THR" ref="gab3d37b092caf36757cb324de80310bd0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab3d37b092caf36757cb324de80310bd0">REG_TWI1_THR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x4001C034U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI1) Transmit Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga19de1468ea76d30c441acec016e224e5"></a><!-- doxytag: member="SAM3S_reg::REG_TWI1_RPR" ref="ga19de1468ea76d30c441acec016e224e5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga19de1468ea76d30c441acec016e224e5">REG_TWI1_RPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4001C100U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI1) Receive Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab9d5b28e790897fa5515be78b76afc8d"></a><!-- doxytag: member="SAM3S_reg::REG_TWI1_RCR" ref="gab9d5b28e790897fa5515be78b76afc8d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab9d5b28e790897fa5515be78b76afc8d">REG_TWI1_RCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4001C104U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI1) Receive Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae01a70f9a2dd6d0d27004781a1a3449f"></a><!-- doxytag: member="SAM3S_reg::REG_TWI1_TPR" ref="gae01a70f9a2dd6d0d27004781a1a3449f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gae01a70f9a2dd6d0d27004781a1a3449f">REG_TWI1_TPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4001C108U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI1) Transmit Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae9213f47f08a5dfc6e7ebc102e0ce9b1"></a><!-- doxytag: member="SAM3S_reg::REG_TWI1_TCR" ref="gae9213f47f08a5dfc6e7ebc102e0ce9b1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gae9213f47f08a5dfc6e7ebc102e0ce9b1">REG_TWI1_TCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4001C10CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI1) Transmit Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf7f6972ca7510b34d559c6ad6ac86406"></a><!-- doxytag: member="SAM3S_reg::REG_TWI1_RNPR" ref="gaf7f6972ca7510b34d559c6ad6ac86406" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaf7f6972ca7510b34d559c6ad6ac86406">REG_TWI1_RNPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4001C110U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI1) Receive Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23fc6201bec0d94e194d9783a78ea71a"></a><!-- doxytag: member="SAM3S_reg::REG_TWI1_RNCR" ref="ga23fc6201bec0d94e194d9783a78ea71a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga23fc6201bec0d94e194d9783a78ea71a">REG_TWI1_RNCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4001C114U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI1) Receive Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2fbc9258db6b846107dd6014095b41ab"></a><!-- doxytag: member="SAM3S_reg::REG_TWI1_TNPR" ref="ga2fbc9258db6b846107dd6014095b41ab" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga2fbc9258db6b846107dd6014095b41ab">REG_TWI1_TNPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4001C118U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI1) Transmit Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9dd84a89241a2519bd8e131b7fae405c"></a><!-- doxytag: member="SAM3S_reg::REG_TWI1_TNCR" ref="ga9dd84a89241a2519bd8e131b7fae405c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga9dd84a89241a2519bd8e131b7fae405c">REG_TWI1_TNCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4001C11CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI1) Transmit Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5195f31d54cec1d2085515c4239aff4e"></a><!-- doxytag: member="SAM3S_reg::REG_TWI1_PTCR" ref="ga5195f31d54cec1d2085515c4239aff4e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga5195f31d54cec1d2085515c4239aff4e">REG_TWI1_PTCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x4001C120U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI1) <a class="el" href="struct_transfer.html">Transfer</a> Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8d701fac1ee8a13a0f3500bd685d8ac3"></a><!-- doxytag: member="SAM3S_reg::REG_TWI1_PTSR" ref="ga8d701fac1ee8a13a0f3500bd685d8ac3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga8d701fac1ee8a13a0f3500bd685d8ac3">REG_TWI1_PTSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x4001C124U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(TWI1) <a class="el" href="struct_transfer.html">Transfer</a> Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6dbcff23eb95f5df5ca4641bde34d115"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CLK" ref="ga6dbcff23eb95f5df5ca4641bde34d115" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga6dbcff23eb95f5df5ca4641bde34d115">REG_PWM_CLK</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Clock Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga489e33fea31d81ddeb9c85e3e689889b"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_ENA" ref="ga489e33fea31d81ddeb9c85e3e689889b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga489e33fea31d81ddeb9c85e3e689889b">REG_PWM_ENA</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40020004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5356507920b8aea9acffe1fdd3af29fd"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_DIS" ref="ga5356507920b8aea9acffe1fdd3af29fd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga5356507920b8aea9acffe1fdd3af29fd">REG_PWM_DIS</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40020008U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga96509d1b92209a9fcbce185dc0000b1a"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_SR" ref="ga96509d1b92209a9fcbce185dc0000b1a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga96509d1b92209a9fcbce185dc0000b1a">REG_PWM_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x4002000CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac82fd4e966f0329ad64bf44141f19736"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_IER1" ref="gac82fd4e966f0329ad64bf44141f19736" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gac82fd4e966f0329ad64bf44141f19736">REG_PWM_IER1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40020010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Interrupt Enable Register 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac024052664f8fd9d24a4661dc8787922"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_IDR1" ref="gac024052664f8fd9d24a4661dc8787922" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gac024052664f8fd9d24a4661dc8787922">REG_PWM_IDR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40020014U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Interrupt Disable Register 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadfa3a8358097949d6becef5f527f8ea0"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_IMR1" ref="gadfa3a8358097949d6becef5f527f8ea0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gadfa3a8358097949d6becef5f527f8ea0">REG_PWM_IMR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40020018U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Interrupt Mask Register 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeb8331de628e866414de191eb8718d9a"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_ISR1" ref="gaeb8331de628e866414de191eb8718d9a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaeb8331de628e866414de191eb8718d9a">REG_PWM_ISR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x4002001CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Interrupt Status Register 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7aff0c2f8ca62fed210a5dbc58310cf8"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_SCM" ref="ga7aff0c2f8ca62fed210a5dbc58310cf8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga7aff0c2f8ca62fed210a5dbc58310cf8">REG_PWM_SCM</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020020U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Sync Channels Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9079d3d27c53d2dabea963742ab28100"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_SCUC" ref="ga9079d3d27c53d2dabea963742ab28100" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga9079d3d27c53d2dabea963742ab28100">REG_PWM_SCUC</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020028U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Sync Channels Update Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5f353472a4e648dfdb3981590280a4ba"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_SCUP" ref="ga5f353472a4e648dfdb3981590280a4ba" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga5f353472a4e648dfdb3981590280a4ba">REG_PWM_SCUP</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4002002CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Sync Channels Update Period Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d63c311f15d2ec7455b3ee52c8c6570"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_SCUPUPD" ref="ga5d63c311f15d2ec7455b3ee52c8c6570" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga5d63c311f15d2ec7455b3ee52c8c6570">REG_PWM_SCUPUPD</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40020030U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Sync Channels Update Period Update Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacd3060864af3597f534b0ea43bd25423"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_IER2" ref="gacd3060864af3597f534b0ea43bd25423" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gacd3060864af3597f534b0ea43bd25423">REG_PWM_IER2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40020034U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Interrupt Enable Register 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac166e43cdab5e7e4e81c9e1b5524b577"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_IDR2" ref="gac166e43cdab5e7e4e81c9e1b5524b577" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gac166e43cdab5e7e4e81c9e1b5524b577">REG_PWM_IDR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40020038U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Interrupt Disable Register 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a6f1633494e37d6f0fe0b991d61a308"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_IMR2" ref="ga2a6f1633494e37d6f0fe0b991d61a308" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga2a6f1633494e37d6f0fe0b991d61a308">REG_PWM_IMR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x4002003CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Interrupt Mask Register 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5ffa27d517d7c479064c1735809384a6"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_ISR2" ref="ga5ffa27d517d7c479064c1735809384a6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga5ffa27d517d7c479064c1735809384a6">REG_PWM_ISR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40020040U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Interrupt Status Register 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4919491678fded0776798cf6646b5a87"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_OOV" ref="ga4919491678fded0776798cf6646b5a87" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga4919491678fded0776798cf6646b5a87">REG_PWM_OOV</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020044U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Output Override Value Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga00a2b93fd31129f1df8b5d334de53ad2"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_OS" ref="ga00a2b93fd31129f1df8b5d334de53ad2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga00a2b93fd31129f1df8b5d334de53ad2">REG_PWM_OS</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020048U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Output Selection Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8f6ea09d8cfd5ae1f88b3d6b5a2cddc9"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_OSS" ref="ga8f6ea09d8cfd5ae1f88b3d6b5a2cddc9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga8f6ea09d8cfd5ae1f88b3d6b5a2cddc9">REG_PWM_OSS</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x4002004CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Output Selection Set Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b1fbb3e602585e08c598e72bc1b1e1b"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_OSC" ref="ga9b1fbb3e602585e08c598e72bc1b1e1b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga9b1fbb3e602585e08c598e72bc1b1e1b">REG_PWM_OSC</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40020050U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Output Selection Clear Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafae81f9e20e8f680e44c376c778c7ea1"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_OSSUPD" ref="gafae81f9e20e8f680e44c376c778c7ea1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gafae81f9e20e8f680e44c376c778c7ea1">REG_PWM_OSSUPD</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40020054U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Output Selection Set Update Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga09c3d30ba424510b0478faea18646e6f"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_OSCUPD" ref="ga09c3d30ba424510b0478faea18646e6f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga09c3d30ba424510b0478faea18646e6f">REG_PWM_OSCUPD</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40020058U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Output Selection Clear Update Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef6260ce3b8af77c3bcbc4a009f4eed0"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_FMR" ref="gaef6260ce3b8af77c3bcbc4a009f4eed0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaef6260ce3b8af77c3bcbc4a009f4eed0">REG_PWM_FMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4002005CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Fault Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaabebd03ca53cc74597e4ad24c2d8e2f3"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_FSR" ref="gaabebd03ca53cc74597e4ad24c2d8e2f3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaabebd03ca53cc74597e4ad24c2d8e2f3">REG_PWM_FSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40020060U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Fault Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa08d3605927a7f8bfdc6e3c982742538"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_FCR" ref="gaa08d3605927a7f8bfdc6e3c982742538" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaa08d3605927a7f8bfdc6e3c982742538">REG_PWM_FCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40020064U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Fault Clear Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa00e5b68c942fec4003b92120d42e1a4"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_FPV" ref="gaa00e5b68c942fec4003b92120d42e1a4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaa00e5b68c942fec4003b92120d42e1a4">REG_PWM_FPV</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020068U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Fault Protection Value Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2acccd0ccfa8f322894c6d9dd49dd342"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_FPE" ref="ga2acccd0ccfa8f322894c6d9dd49dd342" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga2acccd0ccfa8f322894c6d9dd49dd342">REG_PWM_FPE</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4002006CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Fault Protection Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6a4b25d52f0bd7b7281596aa4326781f"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_EL0MR" ref="ga6a4b25d52f0bd7b7281596aa4326781f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga6a4b25d52f0bd7b7281596aa4326781f">REG_PWM_EL0MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4002007CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Event Line 0 Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabcd285eb1268492fae527a03dff8270a"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_EL1MR" ref="gabcd285eb1268492fae527a03dff8270a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gabcd285eb1268492fae527a03dff8270a">REG_PWM_EL1MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020080U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Event Line 1 Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga469fbdf1b9aadb901f4f3d18b952cc96"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_SMMR" ref="ga469fbdf1b9aadb901f4f3d18b952cc96" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga469fbdf1b9aadb901f4f3d18b952cc96">REG_PWM_SMMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400200B0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Stepper Motor Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad5457871b2daab275009b2e8936d919a"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_WPCR" ref="gad5457871b2daab275009b2e8936d919a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gad5457871b2daab275009b2e8936d919a">REG_PWM_WPCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400200E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Write Protect Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga858a684b91b610463b7b7c2f0df3ada3"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_WPSR" ref="ga858a684b91b610463b7b7c2f0df3ada3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga858a684b91b610463b7b7c2f0df3ada3">REG_PWM_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400200E8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Write Protect Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8c6ddb4872fe4d16ecb64538ba703f01"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_RPR" ref="ga8c6ddb4872fe4d16ecb64538ba703f01" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga8c6ddb4872fe4d16ecb64538ba703f01">REG_PWM_RPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020100U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) Receive Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga26377447e986d850bbcf1080f8534d9b"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_RCR" ref="ga26377447e986d850bbcf1080f8534d9b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga26377447e986d850bbcf1080f8534d9b">REG_PWM_RCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020104U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) Receive Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga824c439221e5e3ca6e4d88a2ac1f278b"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_TPR" ref="ga824c439221e5e3ca6e4d88a2ac1f278b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga824c439221e5e3ca6e4d88a2ac1f278b">REG_PWM_TPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020108U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) Transmit Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe16230c4c2645e8d501aebd300e8f28"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_TCR" ref="gabe16230c4c2645e8d501aebd300e8f28" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gabe16230c4c2645e8d501aebd300e8f28">REG_PWM_TCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4002010CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) Transmit Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafe79eac99cd7d78c3c07bca251fa2875"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_RNPR" ref="gafe79eac99cd7d78c3c07bca251fa2875" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gafe79eac99cd7d78c3c07bca251fa2875">REG_PWM_RNPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020110U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) Receive Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga14866254926bfa226ce97d97103c09a2"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_RNCR" ref="ga14866254926bfa226ce97d97103c09a2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga14866254926bfa226ce97d97103c09a2">REG_PWM_RNCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020114U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) Receive Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga326927cbad10e70acc04225485aabbfe"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_TNPR" ref="ga326927cbad10e70acc04225485aabbfe" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga326927cbad10e70acc04225485aabbfe">REG_PWM_TNPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020118U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) Transmit Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa7693351a3086af5b255e9272fe4b7de"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_TNCR" ref="gaa7693351a3086af5b255e9272fe4b7de" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaa7693351a3086af5b255e9272fe4b7de">REG_PWM_TNCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4002011CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) Transmit Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2791c10bfb545edb29a524e45dd7bad4"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_PTCR" ref="ga2791c10bfb545edb29a524e45dd7bad4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga2791c10bfb545edb29a524e45dd7bad4">REG_PWM_PTCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40020120U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) <a class="el" href="struct_transfer.html">Transfer</a> Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga147c69c08a63b13a4740813b8d004e81"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_PTSR" ref="ga147c69c08a63b13a4740813b8d004e81" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga147c69c08a63b13a4740813b8d004e81">REG_PWM_PTSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40020124U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) <a class="el" href="struct_transfer.html">Transfer</a> Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad57d20127287f7a78c45273a7c73cf5d"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMP0V" ref="gad57d20127287f7a78c45273a7c73cf5d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gad57d20127287f7a78c45273a7c73cf5d">REG_PWM_CMP0V</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020130U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Comparison 0 Value Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga01a24a05a8c776de3beabe9f0432c631"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMP0VUPD" ref="ga01a24a05a8c776de3beabe9f0432c631" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga01a24a05a8c776de3beabe9f0432c631">REG_PWM_CMP0VUPD</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40020134U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Comparison 0 Value Update Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad9201a3962eb58a3e4ffff290c6b46eb"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMP0M" ref="gad9201a3962eb58a3e4ffff290c6b46eb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gad9201a3962eb58a3e4ffff290c6b46eb">REG_PWM_CMP0M</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020138U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Comparison 0 Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga54fdec569fbc96e93761df466bd60965"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMP0MUPD" ref="ga54fdec569fbc96e93761df466bd60965" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga54fdec569fbc96e93761df466bd60965">REG_PWM_CMP0MUPD</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x4002013CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Comparison 0 Mode Update Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4af0ca79e5f91e8c69c8c4e6a7629ad0"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMP1V" ref="ga4af0ca79e5f91e8c69c8c4e6a7629ad0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga4af0ca79e5f91e8c69c8c4e6a7629ad0">REG_PWM_CMP1V</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020140U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Comparison 1 Value Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga13cc0a43c72c6acb8ea3c2262cd89849"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMP1VUPD" ref="ga13cc0a43c72c6acb8ea3c2262cd89849" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga13cc0a43c72c6acb8ea3c2262cd89849">REG_PWM_CMP1VUPD</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40020144U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Comparison 1 Value Update Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabab40001191f6073a6f997d335bfa9e5"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMP1M" ref="gabab40001191f6073a6f997d335bfa9e5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gabab40001191f6073a6f997d335bfa9e5">REG_PWM_CMP1M</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020148U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Comparison 1 Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga857c279c3183b973acc54a056b79b3fc"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMP1MUPD" ref="ga857c279c3183b973acc54a056b79b3fc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga857c279c3183b973acc54a056b79b3fc">REG_PWM_CMP1MUPD</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x4002014CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Comparison 1 Mode Update Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c68ddbd1d4a34f374a9275e402ac19c"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMP2V" ref="ga7c68ddbd1d4a34f374a9275e402ac19c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga7c68ddbd1d4a34f374a9275e402ac19c">REG_PWM_CMP2V</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020150U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Comparison 2 Value Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb1d44544b2edd154fe430897dab8bf6"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMP2VUPD" ref="gafb1d44544b2edd154fe430897dab8bf6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gafb1d44544b2edd154fe430897dab8bf6">REG_PWM_CMP2VUPD</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40020154U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Comparison 2 Value Update Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga040e1572940cec1f28a32020b2d3116d"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMP2M" ref="ga040e1572940cec1f28a32020b2d3116d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga040e1572940cec1f28a32020b2d3116d">REG_PWM_CMP2M</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020158U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Comparison 2 Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa0502ced737e4cd196c66637152f3760"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMP2MUPD" ref="gaa0502ced737e4cd196c66637152f3760" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaa0502ced737e4cd196c66637152f3760">REG_PWM_CMP2MUPD</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x4002015CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Comparison 2 Mode Update Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga835d999087de69d9f522c57cd3983b5e"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMP3V" ref="ga835d999087de69d9f522c57cd3983b5e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga835d999087de69d9f522c57cd3983b5e">REG_PWM_CMP3V</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020160U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Comparison 3 Value Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b1df881f9a94b99c9dc5de3856c5482"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMP3VUPD" ref="ga1b1df881f9a94b99c9dc5de3856c5482" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga1b1df881f9a94b99c9dc5de3856c5482">REG_PWM_CMP3VUPD</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40020164U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Comparison 3 Value Update Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa26d313ca3c5331c74113733b4c7eaaf"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMP3M" ref="gaa26d313ca3c5331c74113733b4c7eaaf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaa26d313ca3c5331c74113733b4c7eaaf">REG_PWM_CMP3M</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020168U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Comparison 3 Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3967e8a5d448190bc10fb50dce15c51a"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMP3MUPD" ref="ga3967e8a5d448190bc10fb50dce15c51a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga3967e8a5d448190bc10fb50dce15c51a">REG_PWM_CMP3MUPD</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x4002016CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Comparison 3 Mode Update Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab9df3eb210d820bbf6edeafb2461259a"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMP4V" ref="gab9df3eb210d820bbf6edeafb2461259a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab9df3eb210d820bbf6edeafb2461259a">REG_PWM_CMP4V</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020170U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Comparison 4 Value Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8c50832ecc40f8824e3ffdd6ef160fe0"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMP4VUPD" ref="ga8c50832ecc40f8824e3ffdd6ef160fe0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga8c50832ecc40f8824e3ffdd6ef160fe0">REG_PWM_CMP4VUPD</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40020174U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Comparison 4 Value Update Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga36a413ccc92f36f2b65bfb7d2d16c06a"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMP4M" ref="ga36a413ccc92f36f2b65bfb7d2d16c06a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga36a413ccc92f36f2b65bfb7d2d16c06a">REG_PWM_CMP4M</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020178U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Comparison 4 Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga877f9bd4ff270e001bd602daa045a187"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMP4MUPD" ref="ga877f9bd4ff270e001bd602daa045a187" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga877f9bd4ff270e001bd602daa045a187">REG_PWM_CMP4MUPD</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x4002017CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Comparison 4 Mode Update Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga09560fb22c92e573e013120669bc0e2c"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMP5V" ref="ga09560fb22c92e573e013120669bc0e2c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga09560fb22c92e573e013120669bc0e2c">REG_PWM_CMP5V</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020180U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Comparison 5 Value Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab71b308f51b545d264029eee959e1cd1"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMP5VUPD" ref="gab71b308f51b545d264029eee959e1cd1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab71b308f51b545d264029eee959e1cd1">REG_PWM_CMP5VUPD</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40020184U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Comparison 5 Value Update Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8515992ca957d924fd9655859c75fd9a"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMP5M" ref="ga8515992ca957d924fd9655859c75fd9a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga8515992ca957d924fd9655859c75fd9a">REG_PWM_CMP5M</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020188U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Comparison 5 Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga38dfc4686bc943d27d0344cdd07263a6"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMP5MUPD" ref="ga38dfc4686bc943d27d0344cdd07263a6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga38dfc4686bc943d27d0344cdd07263a6">REG_PWM_CMP5MUPD</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x4002018CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Comparison 5 Mode Update Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga891bb01da3ff7af1469bcdae08196618"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMP6V" ref="ga891bb01da3ff7af1469bcdae08196618" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga891bb01da3ff7af1469bcdae08196618">REG_PWM_CMP6V</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020190U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Comparison 6 Value Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafccf1080fcdb6a481e3ba62c3c95f0d7"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMP6VUPD" ref="gafccf1080fcdb6a481e3ba62c3c95f0d7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gafccf1080fcdb6a481e3ba62c3c95f0d7">REG_PWM_CMP6VUPD</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40020194U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Comparison 6 Value Update Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e791e4cb0a7532690ef574ed6e7f6fa"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMP6M" ref="ga6e791e4cb0a7532690ef574ed6e7f6fa" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga6e791e4cb0a7532690ef574ed6e7f6fa">REG_PWM_CMP6M</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020198U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Comparison 6 Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4085529b4053a729605825dbfd9fd2ce"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMP6MUPD" ref="ga4085529b4053a729605825dbfd9fd2ce" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga4085529b4053a729605825dbfd9fd2ce">REG_PWM_CMP6MUPD</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x4002019CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Comparison 6 Mode Update Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac6b451f9dd5a901f71d4288d8218b7d"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMP7V" ref="gaac6b451f9dd5a901f71d4288d8218b7d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaac6b451f9dd5a901f71d4288d8218b7d">REG_PWM_CMP7V</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400201A0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Comparison 7 Value Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga173593ba4a34a1b2ad740b88297254a8"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMP7VUPD" ref="ga173593ba4a34a1b2ad740b88297254a8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga173593ba4a34a1b2ad740b88297254a8">REG_PWM_CMP7VUPD</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400201A4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Comparison 7 Value Update Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacc9d31954380070ddd4e89720e19c9fe"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMP7M" ref="gacc9d31954380070ddd4e89720e19c9fe" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gacc9d31954380070ddd4e89720e19c9fe">REG_PWM_CMP7M</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400201A8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Comparison 7 Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga517de4e13401fac55dd750889e897047"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMP7MUPD" ref="ga517de4e13401fac55dd750889e897047" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga517de4e13401fac55dd750889e897047">REG_PWM_CMP7MUPD</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400201ACU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Comparison 7 Mode Update Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7aaa552c64a470947c22322a1597fc34"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMR0" ref="ga7aaa552c64a470947c22322a1597fc34" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga7aaa552c64a470947c22322a1597fc34">REG_PWM_CMR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020200U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Mode Register (ch_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef3f5dda35dcfc437e250680fbfa5991"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CDTY0" ref="gaef3f5dda35dcfc437e250680fbfa5991" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaef3f5dda35dcfc437e250680fbfa5991">REG_PWM_CDTY0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020204U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Duty Cycle Register (ch_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae83afd0b16878159cbb0bc1edf949f6f"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CDTYUPD0" ref="gae83afd0b16878159cbb0bc1edf949f6f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gae83afd0b16878159cbb0bc1edf949f6f">REG_PWM_CDTYUPD0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40020208U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Duty Cycle Update Register (ch_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad214b38dd1be3d1540b71bf61b5e5ecd"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CPRD0" ref="gad214b38dd1be3d1540b71bf61b5e5ecd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gad214b38dd1be3d1540b71bf61b5e5ecd">REG_PWM_CPRD0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4002020CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Period Register (ch_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabc513976b4b167c94ca6e0c6b44f13bf"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CPRDUPD0" ref="gabc513976b4b167c94ca6e0c6b44f13bf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gabc513976b4b167c94ca6e0c6b44f13bf">REG_PWM_CPRDUPD0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40020210U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Period Update Register (ch_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga295a485173f14b96fc38d638a35b145f"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CCNT0" ref="ga295a485173f14b96fc38d638a35b145f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga295a485173f14b96fc38d638a35b145f">REG_PWM_CCNT0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40020214U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Counter Register (ch_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga251537f6dc7d8a5462ca6ce2cf098c84"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_DT0" ref="ga251537f6dc7d8a5462ca6ce2cf098c84" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga251537f6dc7d8a5462ca6ce2cf098c84">REG_PWM_DT0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020218U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Dead Time Register (ch_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a845df0a995831d9a04b34fa8953585"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_DTUPD0" ref="ga7a845df0a995831d9a04b34fa8953585" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga7a845df0a995831d9a04b34fa8953585">REG_PWM_DTUPD0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x4002021CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Dead Time Update Register (ch_num = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a631749a0ab2532f2994a07d792455c"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMR1" ref="ga5a631749a0ab2532f2994a07d792455c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga5a631749a0ab2532f2994a07d792455c">REG_PWM_CMR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020220U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Mode Register (ch_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29325b797c9f6efa7d8d991a536e60f6"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CDTY1" ref="ga29325b797c9f6efa7d8d991a536e60f6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga29325b797c9f6efa7d8d991a536e60f6">REG_PWM_CDTY1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020224U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Duty Cycle Register (ch_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf1f0cc160e6652c5565ed1c0cf32a099"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CDTYUPD1" ref="gaf1f0cc160e6652c5565ed1c0cf32a099" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaf1f0cc160e6652c5565ed1c0cf32a099">REG_PWM_CDTYUPD1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40020228U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Duty Cycle Update Register (ch_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga71e4cf068ba0800bf7698d298c145690"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CPRD1" ref="ga71e4cf068ba0800bf7698d298c145690" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga71e4cf068ba0800bf7698d298c145690">REG_PWM_CPRD1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4002022CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Period Register (ch_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga062a3c923010c2fbbfb3bd59ccc1d912"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CPRDUPD1" ref="ga062a3c923010c2fbbfb3bd59ccc1d912" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga062a3c923010c2fbbfb3bd59ccc1d912">REG_PWM_CPRDUPD1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40020230U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Period Update Register (ch_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga283ac3b7795e8b56d1d280be8fe16ffb"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CCNT1" ref="ga283ac3b7795e8b56d1d280be8fe16ffb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga283ac3b7795e8b56d1d280be8fe16ffb">REG_PWM_CCNT1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40020234U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Counter Register (ch_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga124cd52d93b88f10980d27d61ab4ec5e"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_DT1" ref="ga124cd52d93b88f10980d27d61ab4ec5e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga124cd52d93b88f10980d27d61ab4ec5e">REG_PWM_DT1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020238U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Dead Time Register (ch_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b00d533c30bd2244686d92285a03471"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_DTUPD1" ref="ga6b00d533c30bd2244686d92285a03471" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga6b00d533c30bd2244686d92285a03471">REG_PWM_DTUPD1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x4002023CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Dead Time Update Register (ch_num = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6c4b25de7f588597245bf3f3288da2f9"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMR2" ref="ga6c4b25de7f588597245bf3f3288da2f9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga6c4b25de7f588597245bf3f3288da2f9">REG_PWM_CMR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020240U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Mode Register (ch_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb2e8483d8431d091f02435ba1baab40"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CDTY2" ref="gafb2e8483d8431d091f02435ba1baab40" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gafb2e8483d8431d091f02435ba1baab40">REG_PWM_CDTY2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020244U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Duty Cycle Register (ch_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga98dc5ca97d96db675e4fd79f6e885bfc"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CDTYUPD2" ref="ga98dc5ca97d96db675e4fd79f6e885bfc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga98dc5ca97d96db675e4fd79f6e885bfc">REG_PWM_CDTYUPD2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40020248U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Duty Cycle Update Register (ch_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6012eed5d06bbfc77b469fa8b18f944a"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CPRD2" ref="ga6012eed5d06bbfc77b469fa8b18f944a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga6012eed5d06bbfc77b469fa8b18f944a">REG_PWM_CPRD2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4002024CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Period Register (ch_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a8a96eb0327c889b25094d22c573b5f"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CPRDUPD2" ref="ga2a8a96eb0327c889b25094d22c573b5f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga2a8a96eb0327c889b25094d22c573b5f">REG_PWM_CPRDUPD2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40020250U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Period Update Register (ch_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7f05970ca555b4875c2bc213cc2b5e65"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CCNT2" ref="ga7f05970ca555b4875c2bc213cc2b5e65" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga7f05970ca555b4875c2bc213cc2b5e65">REG_PWM_CCNT2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40020254U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Counter Register (ch_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga398165ef2fed57dbc426526fd9d376e0"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_DT2" ref="ga398165ef2fed57dbc426526fd9d376e0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga398165ef2fed57dbc426526fd9d376e0">REG_PWM_DT2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020258U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Dead Time Register (ch_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac85491d7c1cd485b43ab33f23e4ad8ed"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_DTUPD2" ref="gac85491d7c1cd485b43ab33f23e4ad8ed" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gac85491d7c1cd485b43ab33f23e4ad8ed">REG_PWM_DTUPD2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x4002025CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Dead Time Update Register (ch_num = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga80b2c7fa544ce41a4725922908f52226"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CMR3" ref="ga80b2c7fa544ce41a4725922908f52226" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga80b2c7fa544ce41a4725922908f52226">REG_PWM_CMR3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020260U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Mode Register (ch_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga08e319f831c5096eea585e9bc099764d"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CDTY3" ref="ga08e319f831c5096eea585e9bc099764d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga08e319f831c5096eea585e9bc099764d">REG_PWM_CDTY3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020264U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Duty Cycle Register (ch_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac651578e267b0ee73b38ead403738de3"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CDTYUPD3" ref="gac651578e267b0ee73b38ead403738de3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gac651578e267b0ee73b38ead403738de3">REG_PWM_CDTYUPD3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40020268U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Duty Cycle Update Register (ch_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8305b3987b3b505f1ea590490e30c92d"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CPRD3" ref="ga8305b3987b3b505f1ea590490e30c92d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga8305b3987b3b505f1ea590490e30c92d">REG_PWM_CPRD3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4002026CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Period Register (ch_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga197c279e620ec8af8e7138e82681ac07"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CPRDUPD3" ref="ga197c279e620ec8af8e7138e82681ac07" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga197c279e620ec8af8e7138e82681ac07">REG_PWM_CPRDUPD3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40020270U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Period Update Register (ch_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5aca346e704ef25a251f5dc775b7fc7"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_CCNT3" ref="gaa5aca346e704ef25a251f5dc775b7fc7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaa5aca346e704ef25a251f5dc775b7fc7">REG_PWM_CCNT3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40020274U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Counter Register (ch_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga716538f835e515be21a41ac2511a23c8"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_DT3" ref="ga716538f835e515be21a41ac2511a23c8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga716538f835e515be21a41ac2511a23c8">REG_PWM_DT3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40020278U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Dead Time Register (ch_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca1b5f3e7d7f6af8eb161017590aa6c7"></a><!-- doxytag: member="SAM3S_reg::REG_PWM_DTUPD3" ref="gaca1b5f3e7d7f6af8eb161017590aa6c7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaca1b5f3e7d7f6af8eb161017590aa6c7">REG_PWM_DTUPD3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x4002027CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PWM) PWM Channel Dead Time Update Register (ch_num = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada147ade37266f9a0fc9f84e6c3b5df5"></a><!-- doxytag: member="SAM3S_reg::REG_USART0_CR" ref="gada147ade37266f9a0fc9f84e6c3b5df5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gada147ade37266f9a0fc9f84e6c3b5df5">REG_USART0_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40024000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacd12dedbcc2b20a6c17d4eccbcc8b915"></a><!-- doxytag: member="SAM3S_reg::REG_USART0_MR" ref="gacd12dedbcc2b20a6c17d4eccbcc8b915" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gacd12dedbcc2b20a6c17d4eccbcc8b915">REG_USART0_MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40024004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab0d103319b8e7cb97109fabf6e74a64d"></a><!-- doxytag: member="SAM3S_reg::REG_USART0_IER" ref="gab0d103319b8e7cb97109fabf6e74a64d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab0d103319b8e7cb97109fabf6e74a64d">REG_USART0_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40024008U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9a2891d797c3626b5eae492aa34cf07b"></a><!-- doxytag: member="SAM3S_reg::REG_USART0_IDR" ref="ga9a2891d797c3626b5eae492aa34cf07b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga9a2891d797c3626b5eae492aa34cf07b">REG_USART0_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x4002400CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1281c2157839ae280b1687dd8f3d7924"></a><!-- doxytag: member="SAM3S_reg::REG_USART0_IMR" ref="ga1281c2157839ae280b1687dd8f3d7924" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga1281c2157839ae280b1687dd8f3d7924">REG_USART0_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40024010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3afd1d3c8c37c11e4258ce915e8d5c22"></a><!-- doxytag: member="SAM3S_reg::REG_USART0_CSR" ref="ga3afd1d3c8c37c11e4258ce915e8d5c22" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga3afd1d3c8c37c11e4258ce915e8d5c22">REG_USART0_CSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40024014U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Channel Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae3074301be31119b62dfd4cb69aa46a3"></a><!-- doxytag: member="SAM3S_reg::REG_USART0_RHR" ref="gae3074301be31119b62dfd4cb69aa46a3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gae3074301be31119b62dfd4cb69aa46a3">REG_USART0_RHR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40024018U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Receiver Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae8ee15e0c2bfef889c6913896aa955c3"></a><!-- doxytag: member="SAM3S_reg::REG_USART0_THR" ref="gae8ee15e0c2bfef889c6913896aa955c3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gae8ee15e0c2bfef889c6913896aa955c3">REG_USART0_THR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x4002401CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Transmitter Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga55df9019f1745aff84d2383b186769f3"></a><!-- doxytag: member="SAM3S_reg::REG_USART0_BRGR" ref="ga55df9019f1745aff84d2383b186769f3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga55df9019f1745aff84d2383b186769f3">REG_USART0_BRGR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40024020U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Baud Rate Generator Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga46a123e8a7713d61aae093502ee0a20e"></a><!-- doxytag: member="SAM3S_reg::REG_USART0_RTOR" ref="ga46a123e8a7713d61aae093502ee0a20e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga46a123e8a7713d61aae093502ee0a20e">REG_USART0_RTOR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40024024U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Receiver Time-out Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga43d4805521b8c4f73fd73ad56466d880"></a><!-- doxytag: member="SAM3S_reg::REG_USART0_TTGR" ref="ga43d4805521b8c4f73fd73ad56466d880" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga43d4805521b8c4f73fd73ad56466d880">REG_USART0_TTGR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40024028U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Transmitter Timeguard Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae20a137cd812296cd1e756dd50c5c96c"></a><!-- doxytag: member="SAM3S_reg::REG_USART0_FIDI" ref="gae20a137cd812296cd1e756dd50c5c96c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gae20a137cd812296cd1e756dd50c5c96c">REG_USART0_FIDI</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40024040U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) FI DI Ratio Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab94791baa16bbff4d08c2d2699b04151"></a><!-- doxytag: member="SAM3S_reg::REG_USART0_NER" ref="gab94791baa16bbff4d08c2d2699b04151" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab94791baa16bbff4d08c2d2699b04151">REG_USART0_NER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40024044U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Number of Errors Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga710b6bb7e6130b8dc234c2eda47ccbdd"></a><!-- doxytag: member="SAM3S_reg::REG_USART0_IF" ref="ga710b6bb7e6130b8dc234c2eda47ccbdd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga710b6bb7e6130b8dc234c2eda47ccbdd">REG_USART0_IF</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4002404CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) IrDA Filter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga27a0113a18f5cac55899128b8b21de75"></a><!-- doxytag: member="SAM3S_reg::REG_USART0_MAN" ref="ga27a0113a18f5cac55899128b8b21de75" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga27a0113a18f5cac55899128b8b21de75">REG_USART0_MAN</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40024050U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Manchester Encoder Decoder Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga33523548f4bce97d9e57df7cd8e8c7da"></a><!-- doxytag: member="SAM3S_reg::REG_USART0_WPMR" ref="ga33523548f4bce97d9e57df7cd8e8c7da" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga33523548f4bce97d9e57df7cd8e8c7da">REG_USART0_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400240E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Write Protect Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaad2810357a88537d91063a73000efb30"></a><!-- doxytag: member="SAM3S_reg::REG_USART0_WPSR" ref="gaad2810357a88537d91063a73000efb30" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaad2810357a88537d91063a73000efb30">REG_USART0_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400240E8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Write Protect Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a85cd70686d89505d9e687b28f93476"></a><!-- doxytag: member="SAM3S_reg::REG_USART0_RPR" ref="ga2a85cd70686d89505d9e687b28f93476" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga2a85cd70686d89505d9e687b28f93476">REG_USART0_RPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40024100U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Receive Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga434ae9dc2d654846e459b6cc944d5078"></a><!-- doxytag: member="SAM3S_reg::REG_USART0_RCR" ref="ga434ae9dc2d654846e459b6cc944d5078" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga434ae9dc2d654846e459b6cc944d5078">REG_USART0_RCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40024104U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Receive Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29b77a1b8f913100947fc958136e9b6a"></a><!-- doxytag: member="SAM3S_reg::REG_USART0_TPR" ref="ga29b77a1b8f913100947fc958136e9b6a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga29b77a1b8f913100947fc958136e9b6a">REG_USART0_TPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40024108U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Transmit Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7aa1dd299522de1c44ca8adec60e7c41"></a><!-- doxytag: member="SAM3S_reg::REG_USART0_TCR" ref="ga7aa1dd299522de1c44ca8adec60e7c41" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga7aa1dd299522de1c44ca8adec60e7c41">REG_USART0_TCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4002410CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Transmit Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacd250cff595b8db09484529c24945f79"></a><!-- doxytag: member="SAM3S_reg::REG_USART0_RNPR" ref="gacd250cff595b8db09484529c24945f79" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gacd250cff595b8db09484529c24945f79">REG_USART0_RNPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40024110U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Receive Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1c8bad3b9efafecbf05b5797977bc37a"></a><!-- doxytag: member="SAM3S_reg::REG_USART0_RNCR" ref="ga1c8bad3b9efafecbf05b5797977bc37a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga1c8bad3b9efafecbf05b5797977bc37a">REG_USART0_RNCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40024114U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Receive Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga939d5a59dace820aed80f27a34971835"></a><!-- doxytag: member="SAM3S_reg::REG_USART0_TNPR" ref="ga939d5a59dace820aed80f27a34971835" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga939d5a59dace820aed80f27a34971835">REG_USART0_TNPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40024118U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Transmit Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga920a8643bf855d07ca13801d57b1a7bc"></a><!-- doxytag: member="SAM3S_reg::REG_USART0_TNCR" ref="ga920a8643bf855d07ca13801d57b1a7bc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga920a8643bf855d07ca13801d57b1a7bc">REG_USART0_TNCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4002411CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) Transmit Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac79297e3d6bb673ac26af75152a9ecd4"></a><!-- doxytag: member="SAM3S_reg::REG_USART0_PTCR" ref="gac79297e3d6bb673ac26af75152a9ecd4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gac79297e3d6bb673ac26af75152a9ecd4">REG_USART0_PTCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40024120U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) <a class="el" href="struct_transfer.html">Transfer</a> Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5f978474ab115553903fe8d97a3eae52"></a><!-- doxytag: member="SAM3S_reg::REG_USART0_PTSR" ref="ga5f978474ab115553903fe8d97a3eae52" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga5f978474ab115553903fe8d97a3eae52">REG_USART0_PTSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40024124U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART0) <a class="el" href="struct_transfer.html">Transfer</a> Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad285b4117cba43b601bb3a6f5acb6847"></a><!-- doxytag: member="SAM3S_reg::REG_USART1_CR" ref="gad285b4117cba43b601bb3a6f5acb6847" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gad285b4117cba43b601bb3a6f5acb6847">REG_USART1_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40028000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga11cf3c4d9367e3dbc4527eb24e0d2627"></a><!-- doxytag: member="SAM3S_reg::REG_USART1_MR" ref="ga11cf3c4d9367e3dbc4527eb24e0d2627" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga11cf3c4d9367e3dbc4527eb24e0d2627">REG_USART1_MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40028004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadce9e0fff7bec58a6574fb559b9b7995"></a><!-- doxytag: member="SAM3S_reg::REG_USART1_IER" ref="gadce9e0fff7bec58a6574fb559b9b7995" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gadce9e0fff7bec58a6574fb559b9b7995">REG_USART1_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40028008U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga19f162611f7b590c6ff4f6b96f61a044"></a><!-- doxytag: member="SAM3S_reg::REG_USART1_IDR" ref="ga19f162611f7b590c6ff4f6b96f61a044" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga19f162611f7b590c6ff4f6b96f61a044">REG_USART1_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x4002800CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf2f0c27f08424d32da7023c9d0ce3a32"></a><!-- doxytag: member="SAM3S_reg::REG_USART1_IMR" ref="gaf2f0c27f08424d32da7023c9d0ce3a32" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaf2f0c27f08424d32da7023c9d0ce3a32">REG_USART1_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40028010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5346076f114b8cc662433fef7874ed02"></a><!-- doxytag: member="SAM3S_reg::REG_USART1_CSR" ref="ga5346076f114b8cc662433fef7874ed02" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga5346076f114b8cc662433fef7874ed02">REG_USART1_CSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40028014U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Channel Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe2995d1f65294acdeffa4f009c435c9"></a><!-- doxytag: member="SAM3S_reg::REG_USART1_RHR" ref="gabe2995d1f65294acdeffa4f009c435c9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gabe2995d1f65294acdeffa4f009c435c9">REG_USART1_RHR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40028018U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Receiver Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga84a1b062b199991247602ad2677abdd4"></a><!-- doxytag: member="SAM3S_reg::REG_USART1_THR" ref="ga84a1b062b199991247602ad2677abdd4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga84a1b062b199991247602ad2677abdd4">REG_USART1_THR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x4002801CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Transmitter Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0885aca4709a3a630bbd5a88c45ace6f"></a><!-- doxytag: member="SAM3S_reg::REG_USART1_BRGR" ref="ga0885aca4709a3a630bbd5a88c45ace6f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga0885aca4709a3a630bbd5a88c45ace6f">REG_USART1_BRGR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40028020U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Baud Rate Generator Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga355bac1d7f9ccc64cc91eeb5045b3068"></a><!-- doxytag: member="SAM3S_reg::REG_USART1_RTOR" ref="ga355bac1d7f9ccc64cc91eeb5045b3068" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga355bac1d7f9ccc64cc91eeb5045b3068">REG_USART1_RTOR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40028024U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Receiver Time-out Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga58fe05f4dc068815edf64f8486254694"></a><!-- doxytag: member="SAM3S_reg::REG_USART1_TTGR" ref="ga58fe05f4dc068815edf64f8486254694" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga58fe05f4dc068815edf64f8486254694">REG_USART1_TTGR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40028028U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Transmitter Timeguard Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5dbd2aef30d4bcd9d3093ff8d4e3bf84"></a><!-- doxytag: member="SAM3S_reg::REG_USART1_FIDI" ref="ga5dbd2aef30d4bcd9d3093ff8d4e3bf84" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga5dbd2aef30d4bcd9d3093ff8d4e3bf84">REG_USART1_FIDI</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40028040U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) FI DI Ratio Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac1a65cc0273800916de6e7139b04ae66"></a><!-- doxytag: member="SAM3S_reg::REG_USART1_NER" ref="gac1a65cc0273800916de6e7139b04ae66" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gac1a65cc0273800916de6e7139b04ae66">REG_USART1_NER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40028044U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Number of Errors Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga60e00cf3ee5a171720d1c7a118c0afa1"></a><!-- doxytag: member="SAM3S_reg::REG_USART1_IF" ref="ga60e00cf3ee5a171720d1c7a118c0afa1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga60e00cf3ee5a171720d1c7a118c0afa1">REG_USART1_IF</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4002804CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) IrDA Filter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga190a7ce19c5c92efaf1a0260792c3ff9"></a><!-- doxytag: member="SAM3S_reg::REG_USART1_MAN" ref="ga190a7ce19c5c92efaf1a0260792c3ff9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga190a7ce19c5c92efaf1a0260792c3ff9">REG_USART1_MAN</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40028050U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Manchester Encoder Decoder Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaddb1c5dd3dc1cdfefd14aa585964e216"></a><!-- doxytag: member="SAM3S_reg::REG_USART1_WPMR" ref="gaddb1c5dd3dc1cdfefd14aa585964e216" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaddb1c5dd3dc1cdfefd14aa585964e216">REG_USART1_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400280E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Write Protect Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2e11ef8628ae303ba8a8157c0b614b1b"></a><!-- doxytag: member="SAM3S_reg::REG_USART1_WPSR" ref="ga2e11ef8628ae303ba8a8157c0b614b1b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga2e11ef8628ae303ba8a8157c0b614b1b">REG_USART1_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400280E8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Write Protect Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39c191a9ef9c20f9fa3d945f9d26c1ac"></a><!-- doxytag: member="SAM3S_reg::REG_USART1_RPR" ref="ga39c191a9ef9c20f9fa3d945f9d26c1ac" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga39c191a9ef9c20f9fa3d945f9d26c1ac">REG_USART1_RPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40028100U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Receive Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab53a638a33465971132ed1c841ced738"></a><!-- doxytag: member="SAM3S_reg::REG_USART1_RCR" ref="gab53a638a33465971132ed1c841ced738" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab53a638a33465971132ed1c841ced738">REG_USART1_RCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40028104U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Receive Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga96aa25cc7130cb6903271fda138b9698"></a><!-- doxytag: member="SAM3S_reg::REG_USART1_TPR" ref="ga96aa25cc7130cb6903271fda138b9698" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga96aa25cc7130cb6903271fda138b9698">REG_USART1_TPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40028108U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Transmit Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb6a706292e9bfcd45a53a72f2a0fa43"></a><!-- doxytag: member="SAM3S_reg::REG_USART1_TCR" ref="gafb6a706292e9bfcd45a53a72f2a0fa43" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gafb6a706292e9bfcd45a53a72f2a0fa43">REG_USART1_TCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4002810CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Transmit Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga27a130565d1f7d88cce5073fb1a970a7"></a><!-- doxytag: member="SAM3S_reg::REG_USART1_RNPR" ref="ga27a130565d1f7d88cce5073fb1a970a7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga27a130565d1f7d88cce5073fb1a970a7">REG_USART1_RNPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40028110U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Receive Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad5594cf2f75c997919c87f0ada81d169"></a><!-- doxytag: member="SAM3S_reg::REG_USART1_RNCR" ref="gad5594cf2f75c997919c87f0ada81d169" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gad5594cf2f75c997919c87f0ada81d169">REG_USART1_RNCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40028114U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Receive Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga378528d672e36ad1933c25669a3d554f"></a><!-- doxytag: member="SAM3S_reg::REG_USART1_TNPR" ref="ga378528d672e36ad1933c25669a3d554f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga378528d672e36ad1933c25669a3d554f">REG_USART1_TNPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40028118U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Transmit Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga793d82b2d2295d0801201d638d34a40a"></a><!-- doxytag: member="SAM3S_reg::REG_USART1_TNCR" ref="ga793d82b2d2295d0801201d638d34a40a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga793d82b2d2295d0801201d638d34a40a">REG_USART1_TNCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4002811CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) Transmit Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2fda6ff34043ddafd6120cd0f5aa625a"></a><!-- doxytag: member="SAM3S_reg::REG_USART1_PTCR" ref="ga2fda6ff34043ddafd6120cd0f5aa625a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga2fda6ff34043ddafd6120cd0f5aa625a">REG_USART1_PTCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40028120U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) <a class="el" href="struct_transfer.html">Transfer</a> Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa205db943400a7adbba901e044b8d283"></a><!-- doxytag: member="SAM3S_reg::REG_USART1_PTSR" ref="gaa205db943400a7adbba901e044b8d283" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaa205db943400a7adbba901e044b8d283">REG_USART1_PTSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40028124U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(USART1) <a class="el" href="struct_transfer.html">Transfer</a> Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa0bb43ca308f34cb518749ae3923fbd4"></a><!-- doxytag: member="SAM3S_reg::REG_UDP_FRM_NUM" ref="gaa0bb43ca308f34cb518749ae3923fbd4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaa0bb43ca308f34cb518749ae3923fbd4">REG_UDP_FRM_NUM</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40034000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDP) Frame Number Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa4bdf0518ebb64ef65fff66efc99f5fc"></a><!-- doxytag: member="SAM3S_reg::REG_UDP_GLB_STAT" ref="gaa4bdf0518ebb64ef65fff66efc99f5fc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaa4bdf0518ebb64ef65fff66efc99f5fc">REG_UDP_GLB_STAT</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40034004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDP) Global State Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ee30933a46b848b62742747b1ef560e"></a><!-- doxytag: member="SAM3S_reg::REG_UDP_FADDR" ref="ga3ee30933a46b848b62742747b1ef560e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga3ee30933a46b848b62742747b1ef560e">REG_UDP_FADDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40034008U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDP) Function Address Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gace586316e202928c571acf92307142cc"></a><!-- doxytag: member="SAM3S_reg::REG_UDP_IER" ref="gace586316e202928c571acf92307142cc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gace586316e202928c571acf92307142cc">REG_UDP_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40034010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDP) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa18d4cea6694100d0db5dfbe9c9c4a43"></a><!-- doxytag: member="SAM3S_reg::REG_UDP_IDR" ref="gaa18d4cea6694100d0db5dfbe9c9c4a43" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaa18d4cea6694100d0db5dfbe9c9c4a43">REG_UDP_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40034014U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDP) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8bcbcf1c4a041419d48d6ba9ec7b92a1"></a><!-- doxytag: member="SAM3S_reg::REG_UDP_IMR" ref="ga8bcbcf1c4a041419d48d6ba9ec7b92a1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga8bcbcf1c4a041419d48d6ba9ec7b92a1">REG_UDP_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40034018U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDP) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae4519d235262d961a9713db9b406f463"></a><!-- doxytag: member="SAM3S_reg::REG_UDP_ISR" ref="gae4519d235262d961a9713db9b406f463" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gae4519d235262d961a9713db9b406f463">REG_UDP_ISR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x4003401CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDP) Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9fe37710b230e27ab8dbafac926277a9"></a><!-- doxytag: member="SAM3S_reg::REG_UDP_ICR" ref="ga9fe37710b230e27ab8dbafac926277a9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga9fe37710b230e27ab8dbafac926277a9">REG_UDP_ICR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40034020U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDP) Interrupt Clear Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0cb85e088a20d1a19ce11ff0c640a0d8"></a><!-- doxytag: member="SAM3S_reg::REG_UDP_RST_EP" ref="ga0cb85e088a20d1a19ce11ff0c640a0d8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga0cb85e088a20d1a19ce11ff0c640a0d8">REG_UDP_RST_EP</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40034028U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDP) Reset <a class="el" href="struct_endpoint.html">Endpoint</a> Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5bc0cf4adb259ec3dec2dba50ee3b5e5"></a><!-- doxytag: member="SAM3S_reg::REG_UDP_CSR" ref="ga5bc0cf4adb259ec3dec2dba50ee3b5e5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga5bc0cf4adb259ec3dec2dba50ee3b5e5">REG_UDP_CSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40034030U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDP) <a class="el" href="struct_endpoint.html">Endpoint</a> Control and Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga282d20c2dd982399bedd70c8296ad10b"></a><!-- doxytag: member="SAM3S_reg::REG_UDP_FDR" ref="ga282d20c2dd982399bedd70c8296ad10b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga282d20c2dd982399bedd70c8296ad10b">REG_UDP_FDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40034050U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDP) <a class="el" href="struct_endpoint.html">Endpoint</a> FIFO Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga24bbf4462a5e4704155d891e27c9d1fe"></a><!-- doxytag: member="SAM3S_reg::REG_UDP_TXVC" ref="ga24bbf4462a5e4704155d891e27c9d1fe" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga24bbf4462a5e4704155d891e27c9d1fe">REG_UDP_TXVC</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40034074U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UDP) Transceiver Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga06132fc9629bcf0ac46cec661b73452f"></a><!-- doxytag: member="SAM3S_reg::REG_ADC_CR" ref="ga06132fc9629bcf0ac46cec661b73452f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga06132fc9629bcf0ac46cec661b73452f">REG_ADC_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40038000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3eda1acb468833b43216b7807d13d002"></a><!-- doxytag: member="SAM3S_reg::REG_ADC_MR" ref="ga3eda1acb468833b43216b7807d13d002" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga3eda1acb468833b43216b7807d13d002">REG_ADC_MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40038004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga30f97cb19ae9d98d1e778c3ba9790b0a"></a><!-- doxytag: member="SAM3S_reg::REG_ADC_SEQR1" ref="ga30f97cb19ae9d98d1e778c3ba9790b0a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga30f97cb19ae9d98d1e778c3ba9790b0a">REG_ADC_SEQR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40038008U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Channel Sequence Register 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa090c56a05ef43e7b02c5461687d493e"></a><!-- doxytag: member="SAM3S_reg::REG_ADC_SEQR2" ref="gaa090c56a05ef43e7b02c5461687d493e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaa090c56a05ef43e7b02c5461687d493e">REG_ADC_SEQR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4003800CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Channel Sequence Register 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaea677c7b67347f68f831f073f20a5bb9"></a><!-- doxytag: member="SAM3S_reg::REG_ADC_CHER" ref="gaea677c7b67347f68f831f073f20a5bb9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaea677c7b67347f68f831f073f20a5bb9">REG_ADC_CHER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40038010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Channel Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e391d8cd7f912683342b25e8046ac2e"></a><!-- doxytag: member="SAM3S_reg::REG_ADC_CHDR" ref="ga1e391d8cd7f912683342b25e8046ac2e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga1e391d8cd7f912683342b25e8046ac2e">REG_ADC_CHDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40038014U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Channel Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82e4f794f9f6e785001fa7c69d014836"></a><!-- doxytag: member="SAM3S_reg::REG_ADC_CHSR" ref="ga82e4f794f9f6e785001fa7c69d014836" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga82e4f794f9f6e785001fa7c69d014836">REG_ADC_CHSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40038018U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Channel Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab150e82eb2768a7c68ba9536c578f145"></a><!-- doxytag: member="SAM3S_reg::REG_ADC_LCDR" ref="gab150e82eb2768a7c68ba9536c578f145" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab150e82eb2768a7c68ba9536c578f145">REG_ADC_LCDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40038020U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Last Converted Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef0b0b74969367efb94cbab6a80b482d"></a><!-- doxytag: member="SAM3S_reg::REG_ADC_IER" ref="gaef0b0b74969367efb94cbab6a80b482d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaef0b0b74969367efb94cbab6a80b482d">REG_ADC_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40038024U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga04c7e6bf1812cbd101b23bc597620563"></a><!-- doxytag: member="SAM3S_reg::REG_ADC_IDR" ref="ga04c7e6bf1812cbd101b23bc597620563" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga04c7e6bf1812cbd101b23bc597620563">REG_ADC_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40038028U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab190f8e7b96510d26e088e3404ca4bea"></a><!-- doxytag: member="SAM3S_reg::REG_ADC_IMR" ref="gab190f8e7b96510d26e088e3404ca4bea" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab190f8e7b96510d26e088e3404ca4bea">REG_ADC_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x4003802CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7d52326ec7d2085a6d8063b30652a9f4"></a><!-- doxytag: member="SAM3S_reg::REG_ADC_ISR" ref="ga7d52326ec7d2085a6d8063b30652a9f4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga7d52326ec7d2085a6d8063b30652a9f4">REG_ADC_ISR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40038030U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf15f8aec99da3b304f680ccfaf6fff5b"></a><!-- doxytag: member="SAM3S_reg::REG_ADC_OVER" ref="gaf15f8aec99da3b304f680ccfaf6fff5b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaf15f8aec99da3b304f680ccfaf6fff5b">REG_ADC_OVER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x4003803CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Overrun Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaed228f47a47183bd8477145a59fbb96f"></a><!-- doxytag: member="SAM3S_reg::REG_ADC_EMR" ref="gaed228f47a47183bd8477145a59fbb96f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaed228f47a47183bd8477145a59fbb96f">REG_ADC_EMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40038040U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Extended Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5259af8c25e4a85dbeea5bd5a187f132"></a><!-- doxytag: member="SAM3S_reg::REG_ADC_CWR" ref="ga5259af8c25e4a85dbeea5bd5a187f132" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga5259af8c25e4a85dbeea5bd5a187f132">REG_ADC_CWR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40038044U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Compare Window Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad8c94c3285d9eead92f778c053daa3fc"></a><!-- doxytag: member="SAM3S_reg::REG_ADC_CGR" ref="gad8c94c3285d9eead92f778c053daa3fc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gad8c94c3285d9eead92f778c053daa3fc">REG_ADC_CGR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40038048U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Channel Gain Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga03798ce154fa714b823aff2b4f4eecd5"></a><!-- doxytag: member="SAM3S_reg::REG_ADC_COR" ref="ga03798ce154fa714b823aff2b4f4eecd5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga03798ce154fa714b823aff2b4f4eecd5">REG_ADC_COR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4003804CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Channel Offset Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf05d788c19721d4d00c3d11f27fa79c"></a><!-- doxytag: member="SAM3S_reg::REG_ADC_CDR" ref="gabf05d788c19721d4d00c3d11f27fa79c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gabf05d788c19721d4d00c3d11f27fa79c">REG_ADC_CDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40038050U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Channel Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2d180865b6ef4814561c2f03f74b1b50"></a><!-- doxytag: member="SAM3S_reg::REG_ADC_ACR" ref="ga2d180865b6ef4814561c2f03f74b1b50" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga2d180865b6ef4814561c2f03f74b1b50">REG_ADC_ACR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40038094U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Analog Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga374fbf1755c652e2c94b8bcdcd401f29"></a><!-- doxytag: member="SAM3S_reg::REG_ADC_WPMR" ref="ga374fbf1755c652e2c94b8bcdcd401f29" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga374fbf1755c652e2c94b8bcdcd401f29">REG_ADC_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400380E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Write Protect Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga40f1758ed47fa56380250b7acad5c20c"></a><!-- doxytag: member="SAM3S_reg::REG_ADC_WPSR" ref="ga40f1758ed47fa56380250b7acad5c20c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga40f1758ed47fa56380250b7acad5c20c">REG_ADC_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400380E8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Write Protect Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac93657af816747bd53c3c94c865167db"></a><!-- doxytag: member="SAM3S_reg::REG_ADC_RPR" ref="gac93657af816747bd53c3c94c865167db" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gac93657af816747bd53c3c94c865167db">REG_ADC_RPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40038100U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Receive Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad9906fc83d61a380f48d680813e75d68"></a><!-- doxytag: member="SAM3S_reg::REG_ADC_RCR" ref="gad9906fc83d61a380f48d680813e75d68" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gad9906fc83d61a380f48d680813e75d68">REG_ADC_RCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40038104U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Receive Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacaafed68f26631556477ec5f33b20e35"></a><!-- doxytag: member="SAM3S_reg::REG_ADC_TPR" ref="gacaafed68f26631556477ec5f33b20e35" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gacaafed68f26631556477ec5f33b20e35">REG_ADC_TPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40038108U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Transmit Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga28ef70d454d6cedb9eb420c68a4e7018"></a><!-- doxytag: member="SAM3S_reg::REG_ADC_TCR" ref="ga28ef70d454d6cedb9eb420c68a4e7018" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga28ef70d454d6cedb9eb420c68a4e7018">REG_ADC_TCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4003810CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Transmit Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga47a94c9424d522341a29a5cd36b939a0"></a><!-- doxytag: member="SAM3S_reg::REG_ADC_RNPR" ref="ga47a94c9424d522341a29a5cd36b939a0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga47a94c9424d522341a29a5cd36b939a0">REG_ADC_RNPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40038110U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Receive Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6ab87142a7f1336a6f996ed510428f49"></a><!-- doxytag: member="SAM3S_reg::REG_ADC_RNCR" ref="ga6ab87142a7f1336a6f996ed510428f49" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga6ab87142a7f1336a6f996ed510428f49">REG_ADC_RNCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40038114U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Receive Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f869d781390f4d706fd987bf5c4599b"></a><!-- doxytag: member="SAM3S_reg::REG_ADC_TNPR" ref="ga9f869d781390f4d706fd987bf5c4599b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga9f869d781390f4d706fd987bf5c4599b">REG_ADC_TNPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40038118U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Transmit Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga67f838982743ecbf2686c72f20adc6b8"></a><!-- doxytag: member="SAM3S_reg::REG_ADC_TNCR" ref="ga67f838982743ecbf2686c72f20adc6b8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga67f838982743ecbf2686c72f20adc6b8">REG_ADC_TNCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4003811CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) Transmit Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82c903c675d56b345e541c9b10179682"></a><!-- doxytag: member="SAM3S_reg::REG_ADC_PTCR" ref="ga82c903c675d56b345e541c9b10179682" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga82c903c675d56b345e541c9b10179682">REG_ADC_PTCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40038120U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) <a class="el" href="struct_transfer.html">Transfer</a> Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga520aedfae12ee35fe5be541e6e6f116c"></a><!-- doxytag: member="SAM3S_reg::REG_ADC_PTSR" ref="ga520aedfae12ee35fe5be541e6e6f116c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga520aedfae12ee35fe5be541e6e6f116c">REG_ADC_PTSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40038124U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ADC) <a class="el" href="struct_transfer.html">Transfer</a> Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga55de928943198b18a2ef335fe9cafa81"></a><!-- doxytag: member="SAM3S_reg::REG_DACC_CR" ref="ga55de928943198b18a2ef335fe9cafa81" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga55de928943198b18a2ef335fe9cafa81">REG_DACC_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x4003C000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DACC) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3fce91b37537d1ae5a6c34ad403e7955"></a><!-- doxytag: member="SAM3S_reg::REG_DACC_MR" ref="ga3fce91b37537d1ae5a6c34ad403e7955" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga3fce91b37537d1ae5a6c34ad403e7955">REG_DACC_MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4003C004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DACC) Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga34a4fd353f0d4a3667be0c4e878edfe0"></a><!-- doxytag: member="SAM3S_reg::REG_DACC_CHER" ref="ga34a4fd353f0d4a3667be0c4e878edfe0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga34a4fd353f0d4a3667be0c4e878edfe0">REG_DACC_CHER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x4003C010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DACC) Channel Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8268f8b4ffba23db50392fa5b3b5cd5d"></a><!-- doxytag: member="SAM3S_reg::REG_DACC_CHDR" ref="ga8268f8b4ffba23db50392fa5b3b5cd5d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga8268f8b4ffba23db50392fa5b3b5cd5d">REG_DACC_CHDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x4003C014U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DACC) Channel Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga61c0f6afaa6da868235bfdebc195c85c"></a><!-- doxytag: member="SAM3S_reg::REG_DACC_CHSR" ref="ga61c0f6afaa6da868235bfdebc195c85c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga61c0f6afaa6da868235bfdebc195c85c">REG_DACC_CHSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x4003C018U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DACC) Channel Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9c25835b91854a067932b8ae2d385b79"></a><!-- doxytag: member="SAM3S_reg::REG_DACC_CDR" ref="ga9c25835b91854a067932b8ae2d385b79" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga9c25835b91854a067932b8ae2d385b79">REG_DACC_CDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x4003C020U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DACC) Conversion Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga01d35ea834560562b4ca73d04bed20d5"></a><!-- doxytag: member="SAM3S_reg::REG_DACC_IER" ref="ga01d35ea834560562b4ca73d04bed20d5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga01d35ea834560562b4ca73d04bed20d5">REG_DACC_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x4003C024U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DACC) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6238e26c1b91ddf2e7726cfc1d2b7e6a"></a><!-- doxytag: member="SAM3S_reg::REG_DACC_IDR" ref="ga6238e26c1b91ddf2e7726cfc1d2b7e6a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga6238e26c1b91ddf2e7726cfc1d2b7e6a">REG_DACC_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x4003C028U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DACC) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab32a1900ccbd7d0ea0ce3a9d96bddcb0"></a><!-- doxytag: member="SAM3S_reg::REG_DACC_IMR" ref="gab32a1900ccbd7d0ea0ce3a9d96bddcb0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab32a1900ccbd7d0ea0ce3a9d96bddcb0">REG_DACC_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x4003C02CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DACC) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9527715d50c4c52d7044231c9d3d96b1"></a><!-- doxytag: member="SAM3S_reg::REG_DACC_ISR" ref="ga9527715d50c4c52d7044231c9d3d96b1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga9527715d50c4c52d7044231c9d3d96b1">REG_DACC_ISR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x4003C030U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DACC) Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6479988100f0cd85e477903b6034156f"></a><!-- doxytag: member="SAM3S_reg::REG_DACC_ACR" ref="ga6479988100f0cd85e477903b6034156f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga6479988100f0cd85e477903b6034156f">REG_DACC_ACR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4003C094U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DACC) Analog Current Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5bff6dc2451adfd0a93327e8775b5255"></a><!-- doxytag: member="SAM3S_reg::REG_DACC_WPMR" ref="ga5bff6dc2451adfd0a93327e8775b5255" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga5bff6dc2451adfd0a93327e8775b5255">REG_DACC_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4003C0E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DACC) Write Protect Mode register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9c60fe2c68ac079e8c7f54216c5e78fe"></a><!-- doxytag: member="SAM3S_reg::REG_DACC_WPSR" ref="ga9c60fe2c68ac079e8c7f54216c5e78fe" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga9c60fe2c68ac079e8c7f54216c5e78fe">REG_DACC_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x4003C0E8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DACC) Write Protect Status register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7ed23e90b153741f4ac6209afe9f5d87"></a><!-- doxytag: member="SAM3S_reg::REG_DACC_RPR" ref="ga7ed23e90b153741f4ac6209afe9f5d87" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga7ed23e90b153741f4ac6209afe9f5d87">REG_DACC_RPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4003C100U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DACC) Receive Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga98d2947034d833acbdcb6ffa4de34705"></a><!-- doxytag: member="SAM3S_reg::REG_DACC_RCR" ref="ga98d2947034d833acbdcb6ffa4de34705" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga98d2947034d833acbdcb6ffa4de34705">REG_DACC_RCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4003C104U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DACC) Receive Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga94ea3e96b7d7cd7c511da342be3ef4c6"></a><!-- doxytag: member="SAM3S_reg::REG_DACC_TPR" ref="ga94ea3e96b7d7cd7c511da342be3ef4c6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga94ea3e96b7d7cd7c511da342be3ef4c6">REG_DACC_TPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4003C108U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DACC) Transmit Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad3df3b6a0fbf23070a6b8b2c112133ec"></a><!-- doxytag: member="SAM3S_reg::REG_DACC_TCR" ref="gad3df3b6a0fbf23070a6b8b2c112133ec" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gad3df3b6a0fbf23070a6b8b2c112133ec">REG_DACC_TCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4003C10CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DACC) Transmit Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3fa6469ef72c0235f08f95b437222c37"></a><!-- doxytag: member="SAM3S_reg::REG_DACC_RNPR" ref="ga3fa6469ef72c0235f08f95b437222c37" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga3fa6469ef72c0235f08f95b437222c37">REG_DACC_RNPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4003C110U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DACC) Receive Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga495b0bf8b112563c635d4eba491bbe48"></a><!-- doxytag: member="SAM3S_reg::REG_DACC_RNCR" ref="ga495b0bf8b112563c635d4eba491bbe48" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga495b0bf8b112563c635d4eba491bbe48">REG_DACC_RNCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4003C114U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DACC) Receive Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac3d2d2780e2bb2d696e4b805fa691ea9"></a><!-- doxytag: member="SAM3S_reg::REG_DACC_TNPR" ref="gac3d2d2780e2bb2d696e4b805fa691ea9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gac3d2d2780e2bb2d696e4b805fa691ea9">REG_DACC_TNPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4003C118U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DACC) Transmit Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga902eeb9d846c9e1e52b9ce20bf48df46"></a><!-- doxytag: member="SAM3S_reg::REG_DACC_TNCR" ref="ga902eeb9d846c9e1e52b9ce20bf48df46" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga902eeb9d846c9e1e52b9ce20bf48df46">REG_DACC_TNCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x4003C11CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DACC) Transmit Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga053a76460064e4cb5e362aa0c98c246c"></a><!-- doxytag: member="SAM3S_reg::REG_DACC_PTCR" ref="ga053a76460064e4cb5e362aa0c98c246c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga053a76460064e4cb5e362aa0c98c246c">REG_DACC_PTCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x4003C120U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DACC) <a class="el" href="struct_transfer.html">Transfer</a> Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6d921bcdb8ebdfaaf2eea9eb0c07910d"></a><!-- doxytag: member="SAM3S_reg::REG_DACC_PTSR" ref="ga6d921bcdb8ebdfaaf2eea9eb0c07910d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga6d921bcdb8ebdfaaf2eea9eb0c07910d">REG_DACC_PTSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x4003C124U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DACC) <a class="el" href="struct_transfer.html">Transfer</a> Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5c053b6b43c36f8ed949fbedec3ec14"></a><!-- doxytag: member="SAM3S_reg::REG_ACC_CR" ref="gaa5c053b6b43c36f8ed949fbedec3ec14" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaa5c053b6b43c36f8ed949fbedec3ec14">REG_ACC_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40040000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ACC) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6bdc4d997bbc2968e2a7f168d0cad4f4"></a><!-- doxytag: member="SAM3S_reg::REG_ACC_MR" ref="ga6bdc4d997bbc2968e2a7f168d0cad4f4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga6bdc4d997bbc2968e2a7f168d0cad4f4">REG_ACC_MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40040004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ACC) Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9dc74288eb282d430987d3de5e8b304e"></a><!-- doxytag: member="SAM3S_reg::REG_ACC_IER" ref="ga9dc74288eb282d430987d3de5e8b304e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga9dc74288eb282d430987d3de5e8b304e">REG_ACC_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40040024U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ACC) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad04d14af213e25f8b6493a28ef40af08"></a><!-- doxytag: member="SAM3S_reg::REG_ACC_IDR" ref="gad04d14af213e25f8b6493a28ef40af08" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gad04d14af213e25f8b6493a28ef40af08">REG_ACC_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40040028U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ACC) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga96ac82144255b53019bec8c4aa81c248"></a><!-- doxytag: member="SAM3S_reg::REG_ACC_IMR" ref="ga96ac82144255b53019bec8c4aa81c248" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga96ac82144255b53019bec8c4aa81c248">REG_ACC_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x4004002CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ACC) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac3cf68a93b40536b368f02716b1d514e"></a><!-- doxytag: member="SAM3S_reg::REG_ACC_ISR" ref="gac3cf68a93b40536b368f02716b1d514e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gac3cf68a93b40536b368f02716b1d514e">REG_ACC_ISR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40040030U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ACC) Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf70aedf6a2e889286a4ae7325a064264"></a><!-- doxytag: member="SAM3S_reg::REG_ACC_ACR" ref="gaf70aedf6a2e889286a4ae7325a064264" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaf70aedf6a2e889286a4ae7325a064264">REG_ACC_ACR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40040094U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ACC) Analog Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga98cbbc083eb44f8eded3dab01b556e65"></a><!-- doxytag: member="SAM3S_reg::REG_ACC_WPMR" ref="ga98cbbc083eb44f8eded3dab01b556e65" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga98cbbc083eb44f8eded3dab01b556e65">REG_ACC_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400400E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ACC) Write Protect Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a5b564567607810c82ce71ed3ef2238"></a><!-- doxytag: member="SAM3S_reg::REG_ACC_WPSR" ref="ga7a5b564567607810c82ce71ed3ef2238" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga7a5b564567607810c82ce71ed3ef2238">REG_ACC_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400400E8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(ACC) Write Protect Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2cb2124890478f355c57c27eea7bd1a4"></a><!-- doxytag: member="SAM3S_reg::REG_CRCCU_DSCR" ref="ga2cb2124890478f355c57c27eea7bd1a4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga2cb2124890478f355c57c27eea7bd1a4">REG_CRCCU_DSCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40044000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CRCCU) CRCCU Descriptor Base Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5bb24ecf64516af4d050ea822d460fa4"></a><!-- doxytag: member="SAM3S_reg::REG_CRCCU_DMA_EN" ref="ga5bb24ecf64516af4d050ea822d460fa4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga5bb24ecf64516af4d050ea822d460fa4">REG_CRCCU_DMA_EN</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40044008U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CRCCU) CRCCU DMA Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga51c1360619566aa73a79af57896671ed"></a><!-- doxytag: member="SAM3S_reg::REG_CRCCU_DMA_DIS" ref="ga51c1360619566aa73a79af57896671ed" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga51c1360619566aa73a79af57896671ed">REG_CRCCU_DMA_DIS</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x4004400CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CRCCU) CRCCU DMA Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8dd7c513d4788147b0680d7659ef7afc"></a><!-- doxytag: member="SAM3S_reg::REG_CRCCU_DMA_SR" ref="ga8dd7c513d4788147b0680d7659ef7afc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga8dd7c513d4788147b0680d7659ef7afc">REG_CRCCU_DMA_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40044010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CRCCU) CRCCU DMA Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga19672e2f4ce877d0533e3b74185eb4b3"></a><!-- doxytag: member="SAM3S_reg::REG_CRCCU_DMA_IER" ref="ga19672e2f4ce877d0533e3b74185eb4b3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga19672e2f4ce877d0533e3b74185eb4b3">REG_CRCCU_DMA_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40044014U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CRCCU) CRCCU DMA Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ad779abff1fb0e3702949f1729cccf6"></a><!-- doxytag: member="SAM3S_reg::REG_CRCCU_DMA_IDR" ref="ga9ad779abff1fb0e3702949f1729cccf6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga9ad779abff1fb0e3702949f1729cccf6">REG_CRCCU_DMA_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40044018U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CRCCU) CRCCU DMA Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacc41efd630c0106ebc3a6a622638cbd9"></a><!-- doxytag: member="SAM3S_reg::REG_CRCCU_DMA_IMR" ref="gacc41efd630c0106ebc3a6a622638cbd9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gacc41efd630c0106ebc3a6a622638cbd9">REG_CRCCU_DMA_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x4004401CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CRCCU) CRCCU DMA Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga817b6e5c30fe73481fe7b98eefe6a54e"></a><!-- doxytag: member="SAM3S_reg::REG_CRCCU_DMA_ISR" ref="ga817b6e5c30fe73481fe7b98eefe6a54e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga817b6e5c30fe73481fe7b98eefe6a54e">REG_CRCCU_DMA_ISR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40044020U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CRCCU) CRCCU DMA Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa9d8b9258197b2429680bceacddf4bbf"></a><!-- doxytag: member="SAM3S_reg::REG_CRCCU_CR" ref="gaa9d8b9258197b2429680bceacddf4bbf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaa9d8b9258197b2429680bceacddf4bbf">REG_CRCCU_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40044034U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CRCCU) CRCCU Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga17236fde3d7c0f2a45a983c2d765dc81"></a><!-- doxytag: member="SAM3S_reg::REG_CRCCU_MR" ref="ga17236fde3d7c0f2a45a983c2d765dc81" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga17236fde3d7c0f2a45a983c2d765dc81">REG_CRCCU_MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x40044038U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CRCCU) CRCCU Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9291fffdf928ab491c2ad4b2a5550397"></a><!-- doxytag: member="SAM3S_reg::REG_CRCCU_SR" ref="ga9291fffdf928ab491c2ad4b2a5550397" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga9291fffdf928ab491c2ad4b2a5550397">REG_CRCCU_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x4004403CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CRCCU) CRCCU Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f0cccb0ca4c2deb620bc6259e2e2c8a"></a><!-- doxytag: member="SAM3S_reg::REG_CRCCU_IER" ref="ga0f0cccb0ca4c2deb620bc6259e2e2c8a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga0f0cccb0ca4c2deb620bc6259e2e2c8a">REG_CRCCU_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40044040U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CRCCU) CRCCU Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5407183ed74dc635c516672039ad74d9"></a><!-- doxytag: member="SAM3S_reg::REG_CRCCU_IDR" ref="ga5407183ed74dc635c516672039ad74d9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga5407183ed74dc635c516672039ad74d9">REG_CRCCU_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x40044044U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CRCCU) CRCCU Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafdfba802d6f561306b0e07a8ede596f8"></a><!-- doxytag: member="SAM3S_reg::REG_CRCCU_IMR" ref="gafdfba802d6f561306b0e07a8ede596f8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gafdfba802d6f561306b0e07a8ede596f8">REG_CRCCU_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x40044048U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CRCCU) CRCCU Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5eb8ccbe99aa13c3476df9f79b3aeb87"></a><!-- doxytag: member="SAM3S_reg::REG_CRCCU_ISR" ref="ga5eb8ccbe99aa13c3476df9f79b3aeb87" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga5eb8ccbe99aa13c3476df9f79b3aeb87">REG_CRCCU_ISR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x4004404CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CRCCU) CRCCU Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef0fcca631a62c4560459354372b7372"></a><!-- doxytag: member="SAM3S_reg::REG_SMC_SETUP0" ref="gaef0fcca631a62c4560459354372b7372" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaef0fcca631a62c4560459354372b7372">REG_SMC_SETUP0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Setup Register (CS_number = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga14dc5cc49a30611132b53a8b4f7ce856"></a><!-- doxytag: member="SAM3S_reg::REG_SMC_PULSE0" ref="ga14dc5cc49a30611132b53a8b4f7ce856" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga14dc5cc49a30611132b53a8b4f7ce856">REG_SMC_PULSE0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Pulse Register (CS_number = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6dc4cb8414626d53e9363d5173a5011c"></a><!-- doxytag: member="SAM3S_reg::REG_SMC_CYCLE0" ref="ga6dc4cb8414626d53e9363d5173a5011c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga6dc4cb8414626d53e9363d5173a5011c">REG_SMC_CYCLE0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0008U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Cycle Register (CS_number = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga46a0efcddbd445742a22bdea229d9508"></a><!-- doxytag: member="SAM3S_reg::REG_SMC_MODE0" ref="ga46a0efcddbd445742a22bdea229d9508" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga46a0efcddbd445742a22bdea229d9508">REG_SMC_MODE0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E000CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Mode Register (CS_number = 0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga69959d343f602369d297e75e595685c8"></a><!-- doxytag: member="SAM3S_reg::REG_SMC_SETUP1" ref="ga69959d343f602369d297e75e595685c8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga69959d343f602369d297e75e595685c8">REG_SMC_SETUP1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Setup Register (CS_number = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga91479b248880a049fd5fef8259f038f2"></a><!-- doxytag: member="SAM3S_reg::REG_SMC_PULSE1" ref="ga91479b248880a049fd5fef8259f038f2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga91479b248880a049fd5fef8259f038f2">REG_SMC_PULSE1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0014U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Pulse Register (CS_number = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gade93e59127bcc42bb89fa6e155ba67a6"></a><!-- doxytag: member="SAM3S_reg::REG_SMC_CYCLE1" ref="gade93e59127bcc42bb89fa6e155ba67a6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gade93e59127bcc42bb89fa6e155ba67a6">REG_SMC_CYCLE1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0018U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Cycle Register (CS_number = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac4f2062d159c92d609d309dedf0ba143"></a><!-- doxytag: member="SAM3S_reg::REG_SMC_MODE1" ref="gac4f2062d159c92d609d309dedf0ba143" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gac4f2062d159c92d609d309dedf0ba143">REG_SMC_MODE1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E001CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Mode Register (CS_number = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad8e86dbf9e3b9934f151f91dd17195cc"></a><!-- doxytag: member="SAM3S_reg::REG_SMC_SETUP2" ref="gad8e86dbf9e3b9934f151f91dd17195cc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gad8e86dbf9e3b9934f151f91dd17195cc">REG_SMC_SETUP2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0020U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Setup Register (CS_number = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4603b3006c6fb4b2eb07092bd1f019d0"></a><!-- doxytag: member="SAM3S_reg::REG_SMC_PULSE2" ref="ga4603b3006c6fb4b2eb07092bd1f019d0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga4603b3006c6fb4b2eb07092bd1f019d0">REG_SMC_PULSE2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0024U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Pulse Register (CS_number = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4686eb8107a5017cce8050c43a828e28"></a><!-- doxytag: member="SAM3S_reg::REG_SMC_CYCLE2" ref="ga4686eb8107a5017cce8050c43a828e28" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga4686eb8107a5017cce8050c43a828e28">REG_SMC_CYCLE2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0028U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Cycle Register (CS_number = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e16a158dccd635797b97e8c182b66e9"></a><!-- doxytag: member="SAM3S_reg::REG_SMC_MODE2" ref="ga7e16a158dccd635797b97e8c182b66e9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga7e16a158dccd635797b97e8c182b66e9">REG_SMC_MODE2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E002CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Mode Register (CS_number = 2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga00f31a57dceea892024aa12921088f6a"></a><!-- doxytag: member="SAM3S_reg::REG_SMC_SETUP3" ref="ga00f31a57dceea892024aa12921088f6a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga00f31a57dceea892024aa12921088f6a">REG_SMC_SETUP3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0030U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Setup Register (CS_number = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9edf285da417eae7a57d8a15f47d2c92"></a><!-- doxytag: member="SAM3S_reg::REG_SMC_PULSE3" ref="ga9edf285da417eae7a57d8a15f47d2c92" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga9edf285da417eae7a57d8a15f47d2c92">REG_SMC_PULSE3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0034U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Pulse Register (CS_number = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga72bf1f2ba872ccf5fc6b585144b03e87"></a><!-- doxytag: member="SAM3S_reg::REG_SMC_CYCLE3" ref="ga72bf1f2ba872ccf5fc6b585144b03e87" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga72bf1f2ba872ccf5fc6b585144b03e87">REG_SMC_CYCLE3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0038U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Cycle Register (CS_number = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae5bdf0f49426a7fc69b0e3cd2fc554ae"></a><!-- doxytag: member="SAM3S_reg::REG_SMC_MODE3" ref="gae5bdf0f49426a7fc69b0e3cd2fc554ae" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gae5bdf0f49426a7fc69b0e3cd2fc554ae">REG_SMC_MODE3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E003CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Mode Register (CS_number = 3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ee230fe243eb7ffdcadf1b679adbf68"></a><!-- doxytag: member="SAM3S_reg::REG_SMC_SETUP4" ref="ga2ee230fe243eb7ffdcadf1b679adbf68" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga2ee230fe243eb7ffdcadf1b679adbf68">REG_SMC_SETUP4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0040U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Setup Register (CS_number = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a6b45aa5318e24ebc094824736a7562"></a><!-- doxytag: member="SAM3S_reg::REG_SMC_PULSE4" ref="ga2a6b45aa5318e24ebc094824736a7562" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga2a6b45aa5318e24ebc094824736a7562">REG_SMC_PULSE4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0044U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Pulse Register (CS_number = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadbd08220a7716f14050c04cd47beb096"></a><!-- doxytag: member="SAM3S_reg::REG_SMC_CYCLE4" ref="gadbd08220a7716f14050c04cd47beb096" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gadbd08220a7716f14050c04cd47beb096">REG_SMC_CYCLE4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0048U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Cycle Register (CS_number = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7416c0f6c9d445538418d084d23e90ad"></a><!-- doxytag: member="SAM3S_reg::REG_SMC_MODE4" ref="ga7416c0f6c9d445538418d084d23e90ad" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga7416c0f6c9d445538418d084d23e90ad">REG_SMC_MODE4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E004CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Mode Register (CS_number = 4) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaba3ab0ac87acef540f9e808e232e56d9"></a><!-- doxytag: member="SAM3S_reg::REG_SMC_OCMS" ref="gaba3ab0ac87acef540f9e808e232e56d9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaba3ab0ac87acef540f9e808e232e56d9">REG_SMC_OCMS</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0080U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC OCMS MODE Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6abc4bf96663b0fcb7f641b778cfccea"></a><!-- doxytag: member="SAM3S_reg::REG_SMC_KEY1" ref="ga6abc4bf96663b0fcb7f641b778cfccea" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga6abc4bf96663b0fcb7f641b778cfccea">REG_SMC_KEY1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0084U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC OCMS KEY1 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae4f52b7ca43f3bd039e57e317680b28d"></a><!-- doxytag: member="SAM3S_reg::REG_SMC_KEY2" ref="gae4f52b7ca43f3bd039e57e317680b28d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gae4f52b7ca43f3bd039e57e317680b28d">REG_SMC_KEY2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0088U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC OCMS KEY2 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab0d9a8ca640bf499938442f657b588f5"></a><!-- doxytag: member="SAM3S_reg::REG_SMC_WPMR" ref="gab0d9a8ca640bf499938442f657b588f5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab0d9a8ca640bf499938442f657b588f5">REG_SMC_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E00E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Write Protect Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c2159504e2b295df553873848319206"></a><!-- doxytag: member="SAM3S_reg::REG_SMC_WPSR" ref="ga4c2159504e2b295df553873848319206" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga4c2159504e2b295df553873848319206">REG_SMC_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E00E8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SMC) SMC Write Protect Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7977d29b6e71f36c98a85ee1154d7a9e"></a><!-- doxytag: member="SAM3S_reg::REG_MATRIX_MCFG" ref="ga7977d29b6e71f36c98a85ee1154d7a9e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga7977d29b6e71f36c98a85ee1154d7a9e">REG_MATRIX_MCFG</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0200U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Master Configuration Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga440d3b98390d06df9c5f2ced0d73d2db"></a><!-- doxytag: member="SAM3S_reg::REG_MATRIX_SCFG" ref="ga440d3b98390d06df9c5f2ced0d73d2db" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga440d3b98390d06df9c5f2ced0d73d2db">REG_MATRIX_SCFG</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0240U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Slave Configuration Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga71bd6850f2ca692fb04d2c67978aac62"></a><!-- doxytag: member="SAM3S_reg::REG_MATRIX_PRAS0" ref="ga71bd6850f2ca692fb04d2c67978aac62" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga71bd6850f2ca692fb04d2c67978aac62">REG_MATRIX_PRAS0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0280U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Priority Register A for Slave 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadde2fd365885e62ab277d12b33dffe96"></a><!-- doxytag: member="SAM3S_reg::REG_MATRIX_PRAS1" ref="gadde2fd365885e62ab277d12b33dffe96" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gadde2fd365885e62ab277d12b33dffe96">REG_MATRIX_PRAS1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0288U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Priority Register A for Slave 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga942eae58779e2b1117344a2dc78080c2"></a><!-- doxytag: member="SAM3S_reg::REG_MATRIX_PRAS2" ref="ga942eae58779e2b1117344a2dc78080c2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga942eae58779e2b1117344a2dc78080c2">REG_MATRIX_PRAS2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0290U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Priority Register A for Slave 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d048d1fc7aa9b531bd9e7f9a1612b03"></a><!-- doxytag: member="SAM3S_reg::REG_MATRIX_PRAS3" ref="ga3d048d1fc7aa9b531bd9e7f9a1612b03" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga3d048d1fc7aa9b531bd9e7f9a1612b03">REG_MATRIX_PRAS3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0298U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Priority Register A for Slave 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab12765c576e368bc63997e84498eee8d"></a><!-- doxytag: member="SAM3S_reg::REG_MATRIX_PRAS4" ref="gab12765c576e368bc63997e84498eee8d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab12765c576e368bc63997e84498eee8d">REG_MATRIX_PRAS4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E02A0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Priority Register A for Slave 4 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga267ce2f8a00c043815a519174b0ec5bf"></a><!-- doxytag: member="SAM3S_reg::REG_MATRIX_SYSIO" ref="ga267ce2f8a00c043815a519174b0ec5bf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga267ce2f8a00c043815a519174b0ec5bf">REG_MATRIX_SYSIO</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0314U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) System I/O Configuration register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa8e725089f1daeb182acd3c9cc1ad185"></a><!-- doxytag: member="SAM3S_reg::REG_MATRIX_SMCNFCS" ref="gaa8e725089f1daeb182acd3c9cc1ad185" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaa8e725089f1daeb182acd3c9cc1ad185">REG_MATRIX_SMCNFCS</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E031CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) SMC Chip Select NAND Flash Assignment Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44a30c0a211fcb06c9c4e198751d2434"></a><!-- doxytag: member="SAM3S_reg::REG_MATRIX_WPMR" ref="ga44a30c0a211fcb06c9c4e198751d2434" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga44a30c0a211fcb06c9c4e198751d2434">REG_MATRIX_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E03E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Write Protect Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44109d2990d45960d8cdd7fb93d763a2"></a><!-- doxytag: member="SAM3S_reg::REG_MATRIX_WPSR" ref="ga44109d2990d45960d8cdd7fb93d763a2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga44109d2990d45960d8cdd7fb93d763a2">REG_MATRIX_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E03E8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(MATRIX) Write Protect Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa0a1dcdc898d1f50f5df247c177b21fe"></a><!-- doxytag: member="SAM3S_reg::REG_PMC_SCER" ref="gaa0a1dcdc898d1f50f5df247c177b21fe" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaa0a1dcdc898d1f50f5df247c177b21fe">REG_PMC_SCER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0400U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) System Clock Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga42bf5f0dc7e1028a1af789741d00611b"></a><!-- doxytag: member="SAM3S_reg::REG_PMC_SCDR" ref="ga42bf5f0dc7e1028a1af789741d00611b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga42bf5f0dc7e1028a1af789741d00611b">REG_PMC_SCDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0404U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) System Clock Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3a1f253a89f0e5e66543006b0e5a1a14"></a><!-- doxytag: member="SAM3S_reg::REG_PMC_SCSR" ref="ga3a1f253a89f0e5e66543006b0e5a1a14" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga3a1f253a89f0e5e66543006b0e5a1a14">REG_PMC_SCSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0408U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) System Clock Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae95627a3ddab1b9119ee06de9d43de30"></a><!-- doxytag: member="SAM3S_reg::REG_PMC_PCER0" ref="gae95627a3ddab1b9119ee06de9d43de30" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gae95627a3ddab1b9119ee06de9d43de30">REG_PMC_PCER0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0410U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Peripheral Clock Enable Register 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaadd7ce1ddef2b80d60a2dc5c6b82fd3f"></a><!-- doxytag: member="SAM3S_reg::REG_PMC_PCDR0" ref="gaadd7ce1ddef2b80d60a2dc5c6b82fd3f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaadd7ce1ddef2b80d60a2dc5c6b82fd3f">REG_PMC_PCDR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0414U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Peripheral Clock Disable Register 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacefa1dd622267e9e7dc7f35eeec437c3"></a><!-- doxytag: member="SAM3S_reg::REG_PMC_PCSR0" ref="gacefa1dd622267e9e7dc7f35eeec437c3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gacefa1dd622267e9e7dc7f35eeec437c3">REG_PMC_PCSR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0418U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Peripheral Clock Status Register 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8789024a0b6ca3e230d4766b70c9d6b5"></a><!-- doxytag: member="SAM3S_reg::REG_PMC_MOR" ref="ga8789024a0b6ca3e230d4766b70c9d6b5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga8789024a0b6ca3e230d4766b70c9d6b5">REG_PMC_MOR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0420U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Main Oscillator Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa72fdc6a7d739a77ad3ddde68c478c10"></a><!-- doxytag: member="SAM3S_reg::REG_PMC_MCFR" ref="gaa72fdc6a7d739a77ad3ddde68c478c10" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaa72fdc6a7d739a77ad3ddde68c478c10">REG_PMC_MCFR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0424U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Main Clock Frequency Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf3aa6ee9a030778d779de42332c7f546"></a><!-- doxytag: member="SAM3S_reg::REG_PMC_PLLAR" ref="gaf3aa6ee9a030778d779de42332c7f546" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaf3aa6ee9a030778d779de42332c7f546">REG_PMC_PLLAR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0428U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) PLLA Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a5740cb77476aba77d2663039aa1462"></a><!-- doxytag: member="SAM3S_reg::REG_PMC_PLLBR" ref="ga2a5740cb77476aba77d2663039aa1462" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga2a5740cb77476aba77d2663039aa1462">REG_PMC_PLLBR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E042CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) PLLB Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf05efed319a2a84bea5a0a57bfea2e69"></a><!-- doxytag: member="SAM3S_reg::REG_PMC_MCKR" ref="gaf05efed319a2a84bea5a0a57bfea2e69" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaf05efed319a2a84bea5a0a57bfea2e69">REG_PMC_MCKR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0430U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Master Clock Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1dccb339abf256077de56ff94df2290d"></a><!-- doxytag: member="SAM3S_reg::REG_PMC_USB" ref="ga1dccb339abf256077de56ff94df2290d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga1dccb339abf256077de56ff94df2290d">REG_PMC_USB</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0438U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) USB Clock Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d51b710f6bf094ef1395dd490d17965"></a><!-- doxytag: member="SAM3S_reg::REG_PMC_PCK" ref="ga0d51b710f6bf094ef1395dd490d17965" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga0d51b710f6bf094ef1395dd490d17965">REG_PMC_PCK</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0440U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Programmable Clock 0 Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1d870c6758de876e261b07465c340bac"></a><!-- doxytag: member="SAM3S_reg::REG_PMC_IER" ref="ga1d870c6758de876e261b07465c340bac" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga1d870c6758de876e261b07465c340bac">REG_PMC_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0460U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa523bcba8136bd726bd850fe5e04e3b"></a><!-- doxytag: member="SAM3S_reg::REG_PMC_IDR" ref="gafa523bcba8136bd726bd850fe5e04e3b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gafa523bcba8136bd726bd850fe5e04e3b">REG_PMC_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0464U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f151dd4ccf7e866a61f963e6bd5bef8"></a><!-- doxytag: member="SAM3S_reg::REG_PMC_SR" ref="ga9f151dd4ccf7e866a61f963e6bd5bef8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga9f151dd4ccf7e866a61f963e6bd5bef8">REG_PMC_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0468U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad66bd047d35846ebd6c6589c7dda432d"></a><!-- doxytag: member="SAM3S_reg::REG_PMC_IMR" ref="gad66bd047d35846ebd6c6589c7dda432d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gad66bd047d35846ebd6c6589c7dda432d">REG_PMC_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E046CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga806151fd73cfc3937c6c1d52dfc2f2ad"></a><!-- doxytag: member="SAM3S_reg::REG_PMC_FSMR" ref="ga806151fd73cfc3937c6c1d52dfc2f2ad" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga806151fd73cfc3937c6c1d52dfc2f2ad">REG_PMC_FSMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0470U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Fast Startup Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac2d33c7fbd19f6d0a1efe34d5b369455"></a><!-- doxytag: member="SAM3S_reg::REG_PMC_FSPR" ref="gac2d33c7fbd19f6d0a1efe34d5b369455" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gac2d33c7fbd19f6d0a1efe34d5b369455">REG_PMC_FSPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0474U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Fast Startup Polarity Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b08ce83985c654c8f80effc9cf91ac0"></a><!-- doxytag: member="SAM3S_reg::REG_PMC_FOCR" ref="ga5b08ce83985c654c8f80effc9cf91ac0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga5b08ce83985c654c8f80effc9cf91ac0">REG_PMC_FOCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0478U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Fault Output Clear Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga20b43473efe2ea5612bd0d1fc429b9b1"></a><!-- doxytag: member="SAM3S_reg::REG_PMC_WPMR" ref="ga20b43473efe2ea5612bd0d1fc429b9b1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga20b43473efe2ea5612bd0d1fc429b9b1">REG_PMC_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E04E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Write Protect Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga35c636f1957cde234e5aee236ebcd886"></a><!-- doxytag: member="SAM3S_reg::REG_PMC_WPSR" ref="ga35c636f1957cde234e5aee236ebcd886" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga35c636f1957cde234e5aee236ebcd886">REG_PMC_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E04E8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Write Protect Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac98c5b97092d01187115dc18b40a70c2"></a><!-- doxytag: member="SAM3S_reg::REG_PMC_PCER1" ref="gac98c5b97092d01187115dc18b40a70c2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gac98c5b97092d01187115dc18b40a70c2">REG_PMC_PCER1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0500U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Peripheral Clock Enable Register 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga58739937e87c258794fd373837cae280"></a><!-- doxytag: member="SAM3S_reg::REG_PMC_PCDR1" ref="ga58739937e87c258794fd373837cae280" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga58739937e87c258794fd373837cae280">REG_PMC_PCDR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0504U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Peripheral Clock Disable Register 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga80acde9e2f560ad695c25e11843639a7"></a><!-- doxytag: member="SAM3S_reg::REG_PMC_PCSR1" ref="ga80acde9e2f560ad695c25e11843639a7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga80acde9e2f560ad695c25e11843639a7">REG_PMC_PCSR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0508U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Peripheral Clock Status Register 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga521348072237c830ca8ddc72fee4e28c"></a><!-- doxytag: member="SAM3S_reg::REG_PMC_OCR" ref="ga521348072237c830ca8ddc72fee4e28c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga521348072237c830ca8ddc72fee4e28c">REG_PMC_OCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0510U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC) Oscillator Calibration Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga71e10fa083d51fc0b46758c4238bd19a"></a><!-- doxytag: member="SAM3S_reg::REG_UART0_CR" ref="ga71e10fa083d51fc0b46758c4238bd19a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga71e10fa083d51fc0b46758c4238bd19a">REG_UART0_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0600U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART0) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5b8d2e113232b2248e9b3818a0d4cf4"></a><!-- doxytag: member="SAM3S_reg::REG_UART0_MR" ref="gaa5b8d2e113232b2248e9b3818a0d4cf4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaa5b8d2e113232b2248e9b3818a0d4cf4">REG_UART0_MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0604U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART0) Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae20f576d1cdc68cd1237a29d112d0429"></a><!-- doxytag: member="SAM3S_reg::REG_UART0_IER" ref="gae20f576d1cdc68cd1237a29d112d0429" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gae20f576d1cdc68cd1237a29d112d0429">REG_UART0_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0608U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART0) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabed421a2cc6012cde64ff5e078504344"></a><!-- doxytag: member="SAM3S_reg::REG_UART0_IDR" ref="gabed421a2cc6012cde64ff5e078504344" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gabed421a2cc6012cde64ff5e078504344">REG_UART0_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E060CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART0) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4472667a40bef2541fff2362a8ef586"></a><!-- doxytag: member="SAM3S_reg::REG_UART0_IMR" ref="gad4472667a40bef2541fff2362a8ef586" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gad4472667a40bef2541fff2362a8ef586">REG_UART0_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0610U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART0) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab906cfaf383a08e24d40032282addd9d"></a><!-- doxytag: member="SAM3S_reg::REG_UART0_SR" ref="gab906cfaf383a08e24d40032282addd9d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab906cfaf383a08e24d40032282addd9d">REG_UART0_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0614U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART0) Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga21c9af3ce7efb48026e4ac98220551c3"></a><!-- doxytag: member="SAM3S_reg::REG_UART0_RHR" ref="ga21c9af3ce7efb48026e4ac98220551c3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga21c9af3ce7efb48026e4ac98220551c3">REG_UART0_RHR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0618U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART0) Receive Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6f77835e201e8286aca21475f67af17e"></a><!-- doxytag: member="SAM3S_reg::REG_UART0_THR" ref="ga6f77835e201e8286aca21475f67af17e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga6f77835e201e8286aca21475f67af17e">REG_UART0_THR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E061CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART0) Transmit Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga61c37295696b5145a1d477a3ea68157c"></a><!-- doxytag: member="SAM3S_reg::REG_UART0_BRGR" ref="ga61c37295696b5145a1d477a3ea68157c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga61c37295696b5145a1d477a3ea68157c">REG_UART0_BRGR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0620U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART0) Baud Rate Generator Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a862af9ffc295318cd9d05f02c4983f"></a><!-- doxytag: member="SAM3S_reg::REG_UART0_RPR" ref="ga1a862af9ffc295318cd9d05f02c4983f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga1a862af9ffc295318cd9d05f02c4983f">REG_UART0_RPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0700U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART0) Receive Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaed5f7814b71ba34144cd4f3ce5d723a1"></a><!-- doxytag: member="SAM3S_reg::REG_UART0_RCR" ref="gaed5f7814b71ba34144cd4f3ce5d723a1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaed5f7814b71ba34144cd4f3ce5d723a1">REG_UART0_RCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0704U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART0) Receive Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5ba1af3d251883b82dbd35535250bb2"></a><!-- doxytag: member="SAM3S_reg::REG_UART0_TPR" ref="gaa5ba1af3d251883b82dbd35535250bb2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaa5ba1af3d251883b82dbd35535250bb2">REG_UART0_TPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0708U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART0) Transmit Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ac10a198d5d9f95659b69a3420379dc"></a><!-- doxytag: member="SAM3S_reg::REG_UART0_TCR" ref="ga3ac10a198d5d9f95659b69a3420379dc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga3ac10a198d5d9f95659b69a3420379dc">REG_UART0_TCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E070CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART0) Transmit Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae6ba70092e2d11748ba2729787456535"></a><!-- doxytag: member="SAM3S_reg::REG_UART0_RNPR" ref="gae6ba70092e2d11748ba2729787456535" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gae6ba70092e2d11748ba2729787456535">REG_UART0_RNPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0710U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART0) Receive Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9bdef2e4c58e1f3c8b2789bc390ea04b"></a><!-- doxytag: member="SAM3S_reg::REG_UART0_RNCR" ref="ga9bdef2e4c58e1f3c8b2789bc390ea04b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga9bdef2e4c58e1f3c8b2789bc390ea04b">REG_UART0_RNCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0714U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART0) Receive Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaed6c7420c05cdf59c0ec2d1fe93d616e"></a><!-- doxytag: member="SAM3S_reg::REG_UART0_TNPR" ref="gaed6c7420c05cdf59c0ec2d1fe93d616e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaed6c7420c05cdf59c0ec2d1fe93d616e">REG_UART0_TNPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0718U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART0) Transmit Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadd42d5133bff06ed03a2fbb4b1f483c3"></a><!-- doxytag: member="SAM3S_reg::REG_UART0_TNCR" ref="gadd42d5133bff06ed03a2fbb4b1f483c3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gadd42d5133bff06ed03a2fbb4b1f483c3">REG_UART0_TNCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E071CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART0) Transmit Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf113f7f489c379bebe9da9336b16bbe4"></a><!-- doxytag: member="SAM3S_reg::REG_UART0_PTCR" ref="gaf113f7f489c379bebe9da9336b16bbe4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaf113f7f489c379bebe9da9336b16bbe4">REG_UART0_PTCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0720U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART0) <a class="el" href="struct_transfer.html">Transfer</a> Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7818ed8fdebb683b5b1c8e14f17553db"></a><!-- doxytag: member="SAM3S_reg::REG_UART0_PTSR" ref="ga7818ed8fdebb683b5b1c8e14f17553db" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga7818ed8fdebb683b5b1c8e14f17553db">REG_UART0_PTSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0724U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART0) <a class="el" href="struct_transfer.html">Transfer</a> Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e1e6512168a6cfff6432c7699cb610a"></a><!-- doxytag: member="SAM3S_reg::REG_CHIPID_CIDR" ref="ga6e1e6512168a6cfff6432c7699cb610a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga6e1e6512168a6cfff6432c7699cb610a">REG_CHIPID_CIDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0740U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CHIPID) Chip ID Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f904cd8196fd9193405e9c779e6cf85"></a><!-- doxytag: member="SAM3S_reg::REG_CHIPID_EXID" ref="ga9f904cd8196fd9193405e9c779e6cf85" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga9f904cd8196fd9193405e9c779e6cf85">REG_CHIPID_EXID</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0744U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CHIPID) Chip ID Extension Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ecd346e3a81d8d023fd85248fe065b8"></a><!-- doxytag: member="SAM3S_reg::REG_UART1_CR" ref="ga2ecd346e3a81d8d023fd85248fe065b8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga2ecd346e3a81d8d023fd85248fe065b8">REG_UART1_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0800U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART1) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga989c937631583599cf74ec5459c0a221"></a><!-- doxytag: member="SAM3S_reg::REG_UART1_MR" ref="ga989c937631583599cf74ec5459c0a221" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga989c937631583599cf74ec5459c0a221">REG_UART1_MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0804U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART1) Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e9a596dc3c096cedc93092f4118b4ef"></a><!-- doxytag: member="SAM3S_reg::REG_UART1_IER" ref="ga7e9a596dc3c096cedc93092f4118b4ef" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga7e9a596dc3c096cedc93092f4118b4ef">REG_UART1_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0808U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART1) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1170b1012543e53a6c17a552aa2692d4"></a><!-- doxytag: member="SAM3S_reg::REG_UART1_IDR" ref="ga1170b1012543e53a6c17a552aa2692d4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga1170b1012543e53a6c17a552aa2692d4">REG_UART1_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E080CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART1) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga497b50becf052e59f61443a990ece1b6"></a><!-- doxytag: member="SAM3S_reg::REG_UART1_IMR" ref="ga497b50becf052e59f61443a990ece1b6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga497b50becf052e59f61443a990ece1b6">REG_UART1_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0810U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART1) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabcc8eae986c2f41bddf7417f7a807a70"></a><!-- doxytag: member="SAM3S_reg::REG_UART1_SR" ref="gabcc8eae986c2f41bddf7417f7a807a70" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gabcc8eae986c2f41bddf7417f7a807a70">REG_UART1_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0814U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART1) Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga734bf64b8edfe0ec0768f09841bd8b48"></a><!-- doxytag: member="SAM3S_reg::REG_UART1_RHR" ref="ga734bf64b8edfe0ec0768f09841bd8b48" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga734bf64b8edfe0ec0768f09841bd8b48">REG_UART1_RHR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0818U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART1) Receive Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e91fb793e33b7c996c0e9ae81612fea"></a><!-- doxytag: member="SAM3S_reg::REG_UART1_THR" ref="ga9e91fb793e33b7c996c0e9ae81612fea" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga9e91fb793e33b7c996c0e9ae81612fea">REG_UART1_THR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E081CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART1) Transmit Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa56cab56ec44777642f596f2c82e331d"></a><!-- doxytag: member="SAM3S_reg::REG_UART1_BRGR" ref="gaa56cab56ec44777642f596f2c82e331d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaa56cab56ec44777642f596f2c82e331d">REG_UART1_BRGR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0820U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART1) Baud Rate Generator Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1dde01656c56cd9c8a6a3c8d5fb6e2a1"></a><!-- doxytag: member="SAM3S_reg::REG_UART1_RPR" ref="ga1dde01656c56cd9c8a6a3c8d5fb6e2a1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga1dde01656c56cd9c8a6a3c8d5fb6e2a1">REG_UART1_RPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0900U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART1) Receive Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae4c443724efc81ff09058fd6f72e639f"></a><!-- doxytag: member="SAM3S_reg::REG_UART1_RCR" ref="gae4c443724efc81ff09058fd6f72e639f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gae4c443724efc81ff09058fd6f72e639f">REG_UART1_RCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0904U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART1) Receive Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca6e88f536b25485e0d236ee9007825d"></a><!-- doxytag: member="SAM3S_reg::REG_UART1_TPR" ref="gaca6e88f536b25485e0d236ee9007825d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaca6e88f536b25485e0d236ee9007825d">REG_UART1_TPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0908U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART1) Transmit Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa6baaf13222439bda0a31322ebc54165"></a><!-- doxytag: member="SAM3S_reg::REG_UART1_TCR" ref="gaa6baaf13222439bda0a31322ebc54165" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaa6baaf13222439bda0a31322ebc54165">REG_UART1_TCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E090CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART1) Transmit Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ffcfc682dfe4f2f600404816725a296"></a><!-- doxytag: member="SAM3S_reg::REG_UART1_RNPR" ref="ga9ffcfc682dfe4f2f600404816725a296" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga9ffcfc682dfe4f2f600404816725a296">REG_UART1_RNPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0910U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART1) Receive Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga512b0fa3fd43b14067a9d5eaca7fe5a0"></a><!-- doxytag: member="SAM3S_reg::REG_UART1_RNCR" ref="ga512b0fa3fd43b14067a9d5eaca7fe5a0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga512b0fa3fd43b14067a9d5eaca7fe5a0">REG_UART1_RNCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0914U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART1) Receive Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c139118ba58cf6a8f56a9428d4c82dc"></a><!-- doxytag: member="SAM3S_reg::REG_UART1_TNPR" ref="ga7c139118ba58cf6a8f56a9428d4c82dc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga7c139118ba58cf6a8f56a9428d4c82dc">REG_UART1_TNPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0918U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART1) Transmit Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa0e74d75d16e2737f381222dddd8e7f1"></a><!-- doxytag: member="SAM3S_reg::REG_UART1_TNCR" ref="gaa0e74d75d16e2737f381222dddd8e7f1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaa0e74d75d16e2737f381222dddd8e7f1">REG_UART1_TNCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E091CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART1) Transmit Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b9001b39f7fe28ab6ad037ad41f37b0"></a><!-- doxytag: member="SAM3S_reg::REG_UART1_PTCR" ref="ga7b9001b39f7fe28ab6ad037ad41f37b0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga7b9001b39f7fe28ab6ad037ad41f37b0">REG_UART1_PTCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0920U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART1) <a class="el" href="struct_transfer.html">Transfer</a> Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa8327d6190b6d67cbabd3ddb46841f2"></a><!-- doxytag: member="SAM3S_reg::REG_UART1_PTSR" ref="gafa8327d6190b6d67cbabd3ddb46841f2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gafa8327d6190b6d67cbabd3ddb46841f2">REG_UART1_PTSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0924U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(UART1) <a class="el" href="struct_transfer.html">Transfer</a> Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacec26f98e0f82dd8e0278e1c65080ac7"></a><!-- doxytag: member="SAM3S_reg::REG_EFC_FMR" ref="gacec26f98e0f82dd8e0278e1c65080ac7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gacec26f98e0f82dd8e0278e1c65080ac7">REG_EFC_FMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0A00U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(EFC) EEFC Flash Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacda3a7592a5422c18933c8a42c504d8e"></a><!-- doxytag: member="SAM3S_reg::REG_EFC_FCR" ref="gacda3a7592a5422c18933c8a42c504d8e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gacda3a7592a5422c18933c8a42c504d8e">REG_EFC_FCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0A04U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(EFC) EEFC Flash Command Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga20661b2ad1d549d575e664eb6c345db3"></a><!-- doxytag: member="SAM3S_reg::REG_EFC_FSR" ref="ga20661b2ad1d549d575e664eb6c345db3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga20661b2ad1d549d575e664eb6c345db3">REG_EFC_FSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0A08U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(EFC) EEFC Flash Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1fedd1c84913f02e331336e85847b11b"></a><!-- doxytag: member="SAM3S_reg::REG_EFC_FRR" ref="ga1fedd1c84913f02e331336e85847b11b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga1fedd1c84913f02e331336e85847b11b">REG_EFC_FRR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0A0CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(EFC) EEFC Flash Result Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29df63fac008d6cdb307cc28ed139528"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_PER" ref="ga29df63fac008d6cdb307cc28ed139528" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga29df63fac008d6cdb307cc28ed139528">REG_PIOA_PER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0E00U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) PIO Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga66dcd7866ff968a9ab33430466c5cb83"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_PDR" ref="ga66dcd7866ff968a9ab33430466c5cb83" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga66dcd7866ff968a9ab33430466c5cb83">REG_PIOA_PDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0E04U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) PIO Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad31f5cd07219c34f558e52745a7589a2"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_PSR" ref="gad31f5cd07219c34f558e52745a7589a2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gad31f5cd07219c34f558e52745a7589a2">REG_PIOA_PSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0E08U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) PIO Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b5951cd90c64ae28353b0920713e196"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_OER" ref="ga5b5951cd90c64ae28353b0920713e196" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga5b5951cd90c64ae28353b0920713e196">REG_PIOA_OER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0E10U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Output Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac91aa98d8480fae9f9fe29afb170d66c"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_ODR" ref="gac91aa98d8480fae9f9fe29afb170d66c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gac91aa98d8480fae9f9fe29afb170d66c">REG_PIOA_ODR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0E14U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Output Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga75e8d5648a4885ac8a564349ac005cff"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_OSR" ref="ga75e8d5648a4885ac8a564349ac005cff" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga75e8d5648a4885ac8a564349ac005cff">REG_PIOA_OSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0E18U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Output Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7ee51c6b95eac62a2a84ee3e3fce6d27"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_IFER" ref="ga7ee51c6b95eac62a2a84ee3e3fce6d27" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga7ee51c6b95eac62a2a84ee3e3fce6d27">REG_PIOA_IFER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0E20U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Glitch Input Filter Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga86f55c6151be9dacd146e2d8f245e4ee"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_IFDR" ref="ga86f55c6151be9dacd146e2d8f245e4ee" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga86f55c6151be9dacd146e2d8f245e4ee">REG_PIOA_IFDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0E24U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Glitch Input Filter Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac700c87311ff554e5b2d2bc064eb91c"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_IFSR" ref="gaac700c87311ff554e5b2d2bc064eb91c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaac700c87311ff554e5b2d2bc064eb91c">REG_PIOA_IFSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0E28U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Glitch Input Filter Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1c0a446482ca2af3ef10ca6bdc386bcd"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_SODR" ref="ga1c0a446482ca2af3ef10ca6bdc386bcd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga1c0a446482ca2af3ef10ca6bdc386bcd">REG_PIOA_SODR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0E30U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Set Output Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga19930949bc77b515e06b47725acc013f"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_CODR" ref="ga19930949bc77b515e06b47725acc013f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga19930949bc77b515e06b47725acc013f">REG_PIOA_CODR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0E34U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Clear Output Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5bc740572cfad38d3da44869c4a283bd"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_ODSR" ref="ga5bc740572cfad38d3da44869c4a283bd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga5bc740572cfad38d3da44869c4a283bd">REG_PIOA_ODSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0E38U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Output Data Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e17ed745a781534f5c1eeda6f66c15c"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_PDSR" ref="ga5e17ed745a781534f5c1eeda6f66c15c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga5e17ed745a781534f5c1eeda6f66c15c">REG_PIOA_PDSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0E3CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) <a class="el" href="struct_pin.html">Pin</a> Data Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga93fe852122116839c9c042eddc4e27c3"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_IER" ref="ga93fe852122116839c9c042eddc4e27c3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga93fe852122116839c9c042eddc4e27c3">REG_PIOA_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0E40U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf2b7d2db7ccf9b599a7291fa9db34c79"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_IDR" ref="gaf2b7d2db7ccf9b599a7291fa9db34c79" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaf2b7d2db7ccf9b599a7291fa9db34c79">REG_PIOA_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0E44U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0cc5c5c106299ca03ccefc81fd84afa3"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_IMR" ref="ga0cc5c5c106299ca03ccefc81fd84afa3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga0cc5c5c106299ca03ccefc81fd84afa3">REG_PIOA_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0E48U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga28cd43933d49c4bf14248a8877814519"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_ISR" ref="ga28cd43933d49c4bf14248a8877814519" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga28cd43933d49c4bf14248a8877814519">REG_PIOA_ISR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0E4CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac8d7d76986e2248e808310623aa334d7"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_MDER" ref="gac8d7d76986e2248e808310623aa334d7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gac8d7d76986e2248e808310623aa334d7">REG_PIOA_MDER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0E50U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Multi-driver Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8e72e08bacc83333c883fa99c255d246"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_MDDR" ref="ga8e72e08bacc83333c883fa99c255d246" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga8e72e08bacc83333c883fa99c255d246">REG_PIOA_MDDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0E54U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Multi-driver Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacc6f97ae9d0315969732fade2354cf33"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_MDSR" ref="gacc6f97ae9d0315969732fade2354cf33" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gacc6f97ae9d0315969732fade2354cf33">REG_PIOA_MDSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0E58U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Multi-driver Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3072b876fdff5a77c1d0a66d985dc510"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_PUDR" ref="ga3072b876fdff5a77c1d0a66d985dc510" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga3072b876fdff5a77c1d0a66d985dc510">REG_PIOA_PUDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0E60U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Pull-up Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab3ba3478ec8e296589e528ce04b1931b"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_PUER" ref="gab3ba3478ec8e296589e528ce04b1931b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab3ba3478ec8e296589e528ce04b1931b">REG_PIOA_PUER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0E64U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Pull-up Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a29df2592d5c429f13be58837bcead3"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_PUSR" ref="ga5a29df2592d5c429f13be58837bcead3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga5a29df2592d5c429f13be58837bcead3">REG_PIOA_PUSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0E68U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Pad Pull-up Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a9504706f1b9ee1424458bdf2c8a896"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_ABCDSR" ref="ga7a9504706f1b9ee1424458bdf2c8a896" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga7a9504706f1b9ee1424458bdf2c8a896">REG_PIOA_ABCDSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0E70U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Peripheral Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga021abf77f6853c10459d0bdd9766ec9b"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_IFSCDR" ref="ga021abf77f6853c10459d0bdd9766ec9b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga021abf77f6853c10459d0bdd9766ec9b">REG_PIOA_IFSCDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0E80U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Input Filter Slow Clock Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9859afee8a0c8c14b0a5296e29c067f7"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_IFSCER" ref="ga9859afee8a0c8c14b0a5296e29c067f7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga9859afee8a0c8c14b0a5296e29c067f7">REG_PIOA_IFSCER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0E84U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Input Filter Slow Clock Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ace79592ef7ca795b3bf35929552cf1"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_IFSCSR" ref="ga2ace79592ef7ca795b3bf35929552cf1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga2ace79592ef7ca795b3bf35929552cf1">REG_PIOA_IFSCSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0E88U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Input Filter Slow Clock Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga34e050dd5d50837ab98ddb904c77759b"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_SCDR" ref="ga34e050dd5d50837ab98ddb904c77759b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga34e050dd5d50837ab98ddb904c77759b">REG_PIOA_SCDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0E8CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Slow Clock Divider Debouncing Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59147daa6fc700081dbe55f9eb4f82d7"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_PPDDR" ref="ga59147daa6fc700081dbe55f9eb4f82d7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga59147daa6fc700081dbe55f9eb4f82d7">REG_PIOA_PPDDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0E90U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Pad Pull-down Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5550080402814020ff6826913702459b"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_PPDER" ref="ga5550080402814020ff6826913702459b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga5550080402814020ff6826913702459b">REG_PIOA_PPDER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0E94U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Pad Pull-down Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga55fa4be11e905875d78ea980ec2567c9"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_PPDSR" ref="ga55fa4be11e905875d78ea980ec2567c9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga55fa4be11e905875d78ea980ec2567c9">REG_PIOA_PPDSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0E98U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Pad Pull-down Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2607db0912af611727ea85e5992c01a9"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_OWER" ref="ga2607db0912af611727ea85e5992c01a9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga2607db0912af611727ea85e5992c01a9">REG_PIOA_OWER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0EA0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Output Write Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2bb21c50445379d98920979839745f5a"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_OWDR" ref="ga2bb21c50445379d98920979839745f5a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga2bb21c50445379d98920979839745f5a">REG_PIOA_OWDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0EA4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Output Write Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf25cbaea551f8596ebd73e124ac74959"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_OWSR" ref="gaf25cbaea551f8596ebd73e124ac74959" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaf25cbaea551f8596ebd73e124ac74959">REG_PIOA_OWSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0EA8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Output Write Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga91b5d7b5152e3856b821f7599eb6809d"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_AIMER" ref="ga91b5d7b5152e3856b821f7599eb6809d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga91b5d7b5152e3856b821f7599eb6809d">REG_PIOA_AIMER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0EB0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Additional Interrupt Modes Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9abc3f3dea6f8e95ef88913d21687597"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_AIMDR" ref="ga9abc3f3dea6f8e95ef88913d21687597" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga9abc3f3dea6f8e95ef88913d21687597">REG_PIOA_AIMDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0EB4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Additional Interrupt Modes Disables Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8d33e18c3adffc9cc4720535402084b9"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_AIMMR" ref="ga8d33e18c3adffc9cc4720535402084b9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga8d33e18c3adffc9cc4720535402084b9">REG_PIOA_AIMMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0EB8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Additional Interrupt Modes Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1225463ab180d106f522872806940d7d"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_ESR" ref="ga1225463ab180d106f522872806940d7d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga1225463ab180d106f522872806940d7d">REG_PIOA_ESR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0EC0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Edge Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga09b49b3e419d53b92ad39bbb3db96f49"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_LSR" ref="ga09b49b3e419d53b92ad39bbb3db96f49" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga09b49b3e419d53b92ad39bbb3db96f49">REG_PIOA_LSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0EC4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Level Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad6427b31190fd53f446fc7f5f4ccca31"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_ELSR" ref="gad6427b31190fd53f446fc7f5f4ccca31" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gad6427b31190fd53f446fc7f5f4ccca31">REG_PIOA_ELSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0EC8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Edge/Level Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44b976917eda8f93bf4bf04c328c76a6"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_FELLSR" ref="ga44b976917eda8f93bf4bf04c328c76a6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga44b976917eda8f93bf4bf04c328c76a6">REG_PIOA_FELLSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0ED0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Falling Edge/Low Level Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga06202ed035fd662cd9eb1c7644441ae0"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_REHLSR" ref="ga06202ed035fd662cd9eb1c7644441ae0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga06202ed035fd662cd9eb1c7644441ae0">REG_PIOA_REHLSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0ED4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Rising Edge/ High Level Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6cacb1272ae7e33a833b754858a17177"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_FRLHSR" ref="ga6cacb1272ae7e33a833b754858a17177" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga6cacb1272ae7e33a833b754858a17177">REG_PIOA_FRLHSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0ED8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Fall/Rise - Low/High Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga442ce5057deac7ff3c36334d93ef94f6"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_LOCKSR" ref="ga442ce5057deac7ff3c36334d93ef94f6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga442ce5057deac7ff3c36334d93ef94f6">REG_PIOA_LOCKSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0EE0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Lock Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8144de5fb1de55a19e0f07de4cc5381f"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_WPMR" ref="ga8144de5fb1de55a19e0f07de4cc5381f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga8144de5fb1de55a19e0f07de4cc5381f">REG_PIOA_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0EE4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Write Protect Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa1500e348876ad0f2f2f516e9acdf81"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_WPSR" ref="gafa1500e348876ad0f2f2f516e9acdf81" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gafa1500e348876ad0f2f2f516e9acdf81">REG_PIOA_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0EE8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Write Protect Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6c3654158a7da558062ea1141a2dae2f"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_SCHMITT" ref="ga6c3654158a7da558062ea1141a2dae2f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga6c3654158a7da558062ea1141a2dae2f">REG_PIOA_SCHMITT</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0F00U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Schmitt Trigger Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa4e2e552952c953136e36df1b33a9692"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_PCMR" ref="gaa4e2e552952c953136e36df1b33a9692" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaa4e2e552952c953136e36df1b33a9692">REG_PIOA_PCMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0F50U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Parallel Capture Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8f528083b0f1404a17a2cb2367edd55b"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_PCIER" ref="ga8f528083b0f1404a17a2cb2367edd55b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga8f528083b0f1404a17a2cb2367edd55b">REG_PIOA_PCIER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0F54U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Parallel Capture Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga113c3fff89cf258246109d012ab30844"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_PCIDR" ref="ga113c3fff89cf258246109d012ab30844" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga113c3fff89cf258246109d012ab30844">REG_PIOA_PCIDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0F58U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Parallel Capture Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga253da2f74497e16f87835501e5fb360a"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_PCIMR" ref="ga253da2f74497e16f87835501e5fb360a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga253da2f74497e16f87835501e5fb360a">REG_PIOA_PCIMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0F5CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Parallel Capture Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c06eba45fe925595ce31f6494ec3411"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_PCISR" ref="ga7c06eba45fe925595ce31f6494ec3411" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga7c06eba45fe925595ce31f6494ec3411">REG_PIOA_PCISR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0F60U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Parallel Capture Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga539d0f1dac9310b9ab4afc800d3cd69b"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_PCRHR" ref="ga539d0f1dac9310b9ab4afc800d3cd69b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga539d0f1dac9310b9ab4afc800d3cd69b">REG_PIOA_PCRHR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0F64U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Parallel Capture Reception Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab26b558b6f93b760ee68b97c4b0ff34e"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_RPR" ref="gab26b558b6f93b760ee68b97c4b0ff34e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab26b558b6f93b760ee68b97c4b0ff34e">REG_PIOA_RPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0F68U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Receive Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga53ae5815162cd9453dc378e997d73d83"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_RCR" ref="ga53ae5815162cd9453dc378e997d73d83" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga53ae5815162cd9453dc378e997d73d83">REG_PIOA_RCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0F6CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Receive Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae21e8c7c16eff3f366d459ff0d6a89ba"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_TPR" ref="gae21e8c7c16eff3f366d459ff0d6a89ba" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gae21e8c7c16eff3f366d459ff0d6a89ba">REG_PIOA_TPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0F70U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Transmit Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaea44b24671372744b41b53c606368538"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_TCR" ref="gaea44b24671372744b41b53c606368538" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaea44b24671372744b41b53c606368538">REG_PIOA_TCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0F74U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Transmit Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf1cb59d019a2007fbf35f877652a956a"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_RNPR" ref="gaf1cb59d019a2007fbf35f877652a956a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaf1cb59d019a2007fbf35f877652a956a">REG_PIOA_RNPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0F78U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Receive Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga51b5055a7ec60691cd2a3d1d5c5745dc"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_RNCR" ref="ga51b5055a7ec60691cd2a3d1d5c5745dc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga51b5055a7ec60691cd2a3d1d5c5745dc">REG_PIOA_RNCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0F7CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Receive Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7dd5e9d7e1d946d49cdfc91fc61f01a4"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_TNPR" ref="ga7dd5e9d7e1d946d49cdfc91fc61f01a4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga7dd5e9d7e1d946d49cdfc91fc61f01a4">REG_PIOA_TNPR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0F80U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Transmit Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga74767673bed2ae6f7f1cfc3460f82b8f"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_TNCR" ref="ga74767673bed2ae6f7f1cfc3460f82b8f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga74767673bed2ae6f7f1cfc3460f82b8f">REG_PIOA_TNCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E0F84U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) Transmit Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79de166b9f9be5c259e89d6bc09eb0ce"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_PTCR" ref="ga79de166b9f9be5c259e89d6bc09eb0ce" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga79de166b9f9be5c259e89d6bc09eb0ce">REG_PIOA_PTCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E0F88U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) <a class="el" href="struct_transfer.html">Transfer</a> Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga09882b30dbaea7548ddbc51551e34593"></a><!-- doxytag: member="SAM3S_reg::REG_PIOA_PTSR" ref="ga09882b30dbaea7548ddbc51551e34593" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga09882b30dbaea7548ddbc51551e34593">REG_PIOA_PTSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E0F8CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOA) <a class="el" href="struct_transfer.html">Transfer</a> Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7d57d2cbb3e647dbd20f5e50cd3f762e"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_PER" ref="ga7d57d2cbb3e647dbd20f5e50cd3f762e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga7d57d2cbb3e647dbd20f5e50cd3f762e">REG_PIOB_PER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1000U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) PIO Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadac717f63b590f3e1e52d857b265eafe"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_PDR" ref="gadac717f63b590f3e1e52d857b265eafe" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gadac717f63b590f3e1e52d857b265eafe">REG_PIOB_PDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1004U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) PIO Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4fb64fd011b55d679cbbba77029f4ef9"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_PSR" ref="ga4fb64fd011b55d679cbbba77029f4ef9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga4fb64fd011b55d679cbbba77029f4ef9">REG_PIOB_PSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E1008U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) PIO Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga91dda095528075b967c200f458d448a1"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_OER" ref="ga91dda095528075b967c200f458d448a1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga91dda095528075b967c200f458d448a1">REG_PIOB_OER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1010U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Output Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e3471a28cbc902fb2136bbce8368a0b"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_ODR" ref="ga9e3471a28cbc902fb2136bbce8368a0b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga9e3471a28cbc902fb2136bbce8368a0b">REG_PIOB_ODR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1014U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Output Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga298e33af749205d97dca0296c3092854"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_OSR" ref="ga298e33af749205d97dca0296c3092854" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga298e33af749205d97dca0296c3092854">REG_PIOB_OSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E1018U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Output Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga677f0e07eabe6b81224d59b820da7d47"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_IFER" ref="ga677f0e07eabe6b81224d59b820da7d47" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga677f0e07eabe6b81224d59b820da7d47">REG_PIOB_IFER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1020U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Glitch Input Filter Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac325b833920f13678285414db2780ff4"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_IFDR" ref="gac325b833920f13678285414db2780ff4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gac325b833920f13678285414db2780ff4">REG_PIOB_IFDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1024U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Glitch Input Filter Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaed84ee401d5c38f4a4541d769558a7b6"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_IFSR" ref="gaed84ee401d5c38f4a4541d769558a7b6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaed84ee401d5c38f4a4541d769558a7b6">REG_PIOB_IFSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E1028U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Glitch Input Filter Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb405c4e2aed48ee487d03f7627af04b"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_SODR" ref="gabb405c4e2aed48ee487d03f7627af04b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gabb405c4e2aed48ee487d03f7627af04b">REG_PIOB_SODR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1030U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Set Output Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf12d1879d87b805c70fd38eecc8f3e0a"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_CODR" ref="gaf12d1879d87b805c70fd38eecc8f3e0a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaf12d1879d87b805c70fd38eecc8f3e0a">REG_PIOB_CODR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1034U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Clear Output Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae85adf61b135f33ae3d812a854ea8b57"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_ODSR" ref="gae85adf61b135f33ae3d812a854ea8b57" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gae85adf61b135f33ae3d812a854ea8b57">REG_PIOB_ODSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E1038U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Output Data Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga77c595f86452ac9c95b93aac6cd47dc6"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_PDSR" ref="ga77c595f86452ac9c95b93aac6cd47dc6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga77c595f86452ac9c95b93aac6cd47dc6">REG_PIOB_PDSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E103CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) <a class="el" href="struct_pin.html">Pin</a> Data Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd8b4d8839775658da8ab487d1e070a0"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_IER" ref="gafd8b4d8839775658da8ab487d1e070a0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gafd8b4d8839775658da8ab487d1e070a0">REG_PIOB_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1040U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad22c8170e0ffcf02fd2c439f84126b53"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_IDR" ref="gad22c8170e0ffcf02fd2c439f84126b53" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gad22c8170e0ffcf02fd2c439f84126b53">REG_PIOB_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1044U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadf29a2b7588831711555bf630f448c8c"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_IMR" ref="gadf29a2b7588831711555bf630f448c8c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gadf29a2b7588831711555bf630f448c8c">REG_PIOB_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E1048U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3e532becfdf72f7c052d33bd18c601c2"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_ISR" ref="ga3e532becfdf72f7c052d33bd18c601c2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga3e532becfdf72f7c052d33bd18c601c2">REG_PIOB_ISR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E104CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac01e8d7306f06240470580e09dbe12da"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_MDER" ref="gac01e8d7306f06240470580e09dbe12da" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gac01e8d7306f06240470580e09dbe12da">REG_PIOB_MDER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1050U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Multi-driver Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad253e20bcf0b747fcee0b32b156de312"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_MDDR" ref="gad253e20bcf0b747fcee0b32b156de312" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gad253e20bcf0b747fcee0b32b156de312">REG_PIOB_MDDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1054U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Multi-driver Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa63dc0ebb690c0b410951baa315e735f"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_MDSR" ref="gaa63dc0ebb690c0b410951baa315e735f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaa63dc0ebb690c0b410951baa315e735f">REG_PIOB_MDSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E1058U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Multi-driver Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23165b73069bce8091b65fba2f11282f"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_PUDR" ref="ga23165b73069bce8091b65fba2f11282f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga23165b73069bce8091b65fba2f11282f">REG_PIOB_PUDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1060U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Pull-up Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e153843e798be037df83a326bf8f2b4"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_PUER" ref="ga7e153843e798be037df83a326bf8f2b4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga7e153843e798be037df83a326bf8f2b4">REG_PIOB_PUER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1064U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Pull-up Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39a5f70c9bb70ffe8d9626c905c909a6"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_PUSR" ref="ga39a5f70c9bb70ffe8d9626c905c909a6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga39a5f70c9bb70ffe8d9626c905c909a6">REG_PIOB_PUSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E1068U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Pad Pull-up Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23117704d3d17c42f65053a9f546c72d"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_ABCDSR" ref="ga23117704d3d17c42f65053a9f546c72d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga23117704d3d17c42f65053a9f546c72d">REG_PIOB_ABCDSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E1070U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Peripheral Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa48cd5f2e3c8554a2aebcda6d4a8ed7"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_IFSCDR" ref="gaaa48cd5f2e3c8554a2aebcda6d4a8ed7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaaa48cd5f2e3c8554a2aebcda6d4a8ed7">REG_PIOB_IFSCDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1080U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Input Filter Slow Clock Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac61982a74e9903041bf3f4a25dfb1cde"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_IFSCER" ref="gac61982a74e9903041bf3f4a25dfb1cde" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gac61982a74e9903041bf3f4a25dfb1cde">REG_PIOB_IFSCER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1084U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Input Filter Slow Clock Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a181a1ae914b534cfe2e88ad7dd33ed"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_IFSCSR" ref="ga1a181a1ae914b534cfe2e88ad7dd33ed" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga1a181a1ae914b534cfe2e88ad7dd33ed">REG_PIOB_IFSCSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E1088U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Input Filter Slow Clock Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf5e720eb6495373974a1f6b3142afdde"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_SCDR" ref="gaf5e720eb6495373974a1f6b3142afdde" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaf5e720eb6495373974a1f6b3142afdde">REG_PIOB_SCDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E108CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Slow Clock Divider Debouncing Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafc5b44909f9fb2975a3448f6fa7dd59a"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_PPDDR" ref="gafc5b44909f9fb2975a3448f6fa7dd59a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gafc5b44909f9fb2975a3448f6fa7dd59a">REG_PIOB_PPDDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1090U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Pad Pull-down Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga955bdb04b8ec81c66ae706d76a39f427"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_PPDER" ref="ga955bdb04b8ec81c66ae706d76a39f427" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga955bdb04b8ec81c66ae706d76a39f427">REG_PIOB_PPDER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1094U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Pad Pull-down Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad6aba267de346c39cff26fe6eac29a13"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_PPDSR" ref="gad6aba267de346c39cff26fe6eac29a13" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gad6aba267de346c39cff26fe6eac29a13">REG_PIOB_PPDSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E1098U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Pad Pull-down Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac48cb652096be6a4e18388760b3f993f"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_OWER" ref="gac48cb652096be6a4e18388760b3f993f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gac48cb652096be6a4e18388760b3f993f">REG_PIOB_OWER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E10A0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Output Write Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe95bbc2c91c7b2ee38134fe7991e1ce"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_OWDR" ref="gabe95bbc2c91c7b2ee38134fe7991e1ce" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gabe95bbc2c91c7b2ee38134fe7991e1ce">REG_PIOB_OWDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E10A4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Output Write Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga69153f7ef016e8fe1dc6a55d84d1b894"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_OWSR" ref="ga69153f7ef016e8fe1dc6a55d84d1b894" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga69153f7ef016e8fe1dc6a55d84d1b894">REG_PIOB_OWSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E10A8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Output Write Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga92152ebd62b3f0c83258deb7c58a40cd"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_AIMER" ref="ga92152ebd62b3f0c83258deb7c58a40cd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga92152ebd62b3f0c83258deb7c58a40cd">REG_PIOB_AIMER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E10B0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Additional Interrupt Modes Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa84bf996945cf2bd2ffbaa9c569f8ce2"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_AIMDR" ref="gaa84bf996945cf2bd2ffbaa9c569f8ce2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaa84bf996945cf2bd2ffbaa9c569f8ce2">REG_PIOB_AIMDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E10B4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Additional Interrupt Modes Disables Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa1df744f17f93885112540e1ff66f5a"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_AIMMR" ref="gaaa1df744f17f93885112540e1ff66f5a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaaa1df744f17f93885112540e1ff66f5a">REG_PIOB_AIMMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E10B8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Additional Interrupt Modes Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga074702735630ed26262ccce84423192b"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_ESR" ref="ga074702735630ed26262ccce84423192b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga074702735630ed26262ccce84423192b">REG_PIOB_ESR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E10C0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Edge Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7d2365f3278126d19b8e9f4a5f934203"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_LSR" ref="ga7d2365f3278126d19b8e9f4a5f934203" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga7d2365f3278126d19b8e9f4a5f934203">REG_PIOB_LSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E10C4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Level Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga151f48eb391f06055719bb5502253272"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_ELSR" ref="ga151f48eb391f06055719bb5502253272" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga151f48eb391f06055719bb5502253272">REG_PIOB_ELSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E10C8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Edge/Level Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga91e2ccd6995bd822abaa391c4ca80340"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_FELLSR" ref="ga91e2ccd6995bd822abaa391c4ca80340" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga91e2ccd6995bd822abaa391c4ca80340">REG_PIOB_FELLSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E10D0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Falling Edge/Low Level Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab66df35c0878a4d05b1e957f876dd4f3"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_REHLSR" ref="gab66df35c0878a4d05b1e957f876dd4f3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab66df35c0878a4d05b1e957f876dd4f3">REG_PIOB_REHLSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E10D4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Rising Edge/ High Level Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga55d7b2ff26d8cbaaecc61bd5a63619b9"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_FRLHSR" ref="ga55d7b2ff26d8cbaaecc61bd5a63619b9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga55d7b2ff26d8cbaaecc61bd5a63619b9">REG_PIOB_FRLHSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E10D8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Fall/Rise - Low/High Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab3728163a9e52258fe536bab6dda2716"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_LOCKSR" ref="gab3728163a9e52258fe536bab6dda2716" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab3728163a9e52258fe536bab6dda2716">REG_PIOB_LOCKSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E10E0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Lock Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf54e97eed9decfbbced22bf7cd9d1305"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_WPMR" ref="gaf54e97eed9decfbbced22bf7cd9d1305" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaf54e97eed9decfbbced22bf7cd9d1305">REG_PIOB_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E10E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Write Protect Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf8798ca42299793280804ce8f2dfe32c"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_WPSR" ref="gaf8798ca42299793280804ce8f2dfe32c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaf8798ca42299793280804ce8f2dfe32c">REG_PIOB_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E10E8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Write Protect Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab47d4f81029261dd2ccc151948562322"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_SCHMITT" ref="gab47d4f81029261dd2ccc151948562322" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab47d4f81029261dd2ccc151948562322">REG_PIOB_SCHMITT</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E1100U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Schmitt Trigger Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga52d4eb26814d4bc1ec908368a020794c"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_PCMR" ref="ga52d4eb26814d4bc1ec908368a020794c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga52d4eb26814d4bc1ec908368a020794c">REG_PIOB_PCMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E1150U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Parallel Capture Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga35e59649f8fb993cec2dfae7050758bd"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_PCIER" ref="ga35e59649f8fb993cec2dfae7050758bd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga35e59649f8fb993cec2dfae7050758bd">REG_PIOB_PCIER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1154U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Parallel Capture Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac71dc02b3830b98a127af8d01a2814b"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_PCIDR" ref="gaac71dc02b3830b98a127af8d01a2814b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaac71dc02b3830b98a127af8d01a2814b">REG_PIOB_PCIDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1158U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Parallel Capture Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga81c40a28a1099f141c0358f23b6fb2d5"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_PCIMR" ref="ga81c40a28a1099f141c0358f23b6fb2d5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga81c40a28a1099f141c0358f23b6fb2d5">REG_PIOB_PCIMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E115CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Parallel Capture Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0e87a398fc3eb44a8b6d15d6dee76aba"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_PCISR" ref="ga0e87a398fc3eb44a8b6d15d6dee76aba" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga0e87a398fc3eb44a8b6d15d6dee76aba">REG_PIOB_PCISR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E1160U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Parallel Capture Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga381fd8846287a6c72b6edb59f513cf24"></a><!-- doxytag: member="SAM3S_reg::REG_PIOB_PCRHR" ref="ga381fd8846287a6c72b6edb59f513cf24" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga381fd8846287a6c72b6edb59f513cf24">REG_PIOB_PCRHR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E1164U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOB) Parallel Capture Reception Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e03248d744f70fd258f5e400af8114f"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_PER" ref="ga5e03248d744f70fd258f5e400af8114f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga5e03248d744f70fd258f5e400af8114f">REG_PIOC_PER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1200U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) PIO Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga106aa363d1502ea19fb52f783b37bc2d"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_PDR" ref="ga106aa363d1502ea19fb52f783b37bc2d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga106aa363d1502ea19fb52f783b37bc2d">REG_PIOC_PDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1204U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) PIO Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5353f1ef343fc23335ace86a5b40bfdb"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_PSR" ref="ga5353f1ef343fc23335ace86a5b40bfdb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga5353f1ef343fc23335ace86a5b40bfdb">REG_PIOC_PSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E1208U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) PIO Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab15ce5a7b3a9bdb1fa2ce5e0c359a521"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_OER" ref="gab15ce5a7b3a9bdb1fa2ce5e0c359a521" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab15ce5a7b3a9bdb1fa2ce5e0c359a521">REG_PIOC_OER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1210U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Output Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga529953892e8a52f64349378ffc6ca14b"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_ODR" ref="ga529953892e8a52f64349378ffc6ca14b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga529953892e8a52f64349378ffc6ca14b">REG_PIOC_ODR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1214U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Output Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada0a7710746db02bf01e02a233d1f721"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_OSR" ref="gada0a7710746db02bf01e02a233d1f721" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gada0a7710746db02bf01e02a233d1f721">REG_PIOC_OSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E1218U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Output Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaee5d14d56b5cb3e570ef5ee5fdab8137"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_IFER" ref="gaee5d14d56b5cb3e570ef5ee5fdab8137" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaee5d14d56b5cb3e570ef5ee5fdab8137">REG_PIOC_IFER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1220U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Glitch Input Filter Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9366f7110327f74031369b7e01c796c8"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_IFDR" ref="ga9366f7110327f74031369b7e01c796c8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga9366f7110327f74031369b7e01c796c8">REG_PIOC_IFDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1224U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Glitch Input Filter Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5ab746dcd90461d9925d26a7a05ee80"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_IFSR" ref="gaa5ab746dcd90461d9925d26a7a05ee80" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaa5ab746dcd90461d9925d26a7a05ee80">REG_PIOC_IFSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E1228U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Glitch Input Filter Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82bcf64a297ea5a730c84a42e4ad1845"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_SODR" ref="ga82bcf64a297ea5a730c84a42e4ad1845" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga82bcf64a297ea5a730c84a42e4ad1845">REG_PIOC_SODR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1230U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Set Output Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabd334123b5fee715e62344825356debf"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_CODR" ref="gabd334123b5fee715e62344825356debf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gabd334123b5fee715e62344825356debf">REG_PIOC_CODR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1234U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Clear Output Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa29ae65141df48fd5f5139c90c182640"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_ODSR" ref="gaa29ae65141df48fd5f5139c90c182640" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaa29ae65141df48fd5f5139c90c182640">REG_PIOC_ODSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E1238U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Output Data Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8de1ff31f5c725b802821d4e557874f2"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_PDSR" ref="ga8de1ff31f5c725b802821d4e557874f2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga8de1ff31f5c725b802821d4e557874f2">REG_PIOC_PDSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E123CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) <a class="el" href="struct_pin.html">Pin</a> Data Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada50d93680fe7a784dbedd07cf5fea34"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_IER" ref="gada50d93680fe7a784dbedd07cf5fea34" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gada50d93680fe7a784dbedd07cf5fea34">REG_PIOC_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1240U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga841265b1a13349be829a98482fde2b14"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_IDR" ref="ga841265b1a13349be829a98482fde2b14" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga841265b1a13349be829a98482fde2b14">REG_PIOC_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1244U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c9c06e66665886b1830ac33b7a67aa3"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_IMR" ref="ga4c9c06e66665886b1830ac33b7a67aa3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga4c9c06e66665886b1830ac33b7a67aa3">REG_PIOC_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E1248U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga62e4a6456fd77ef639ca3273ac2289cb"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_ISR" ref="ga62e4a6456fd77ef639ca3273ac2289cb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga62e4a6456fd77ef639ca3273ac2289cb">REG_PIOC_ISR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E124CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ec442b232638fe54d6ee7df550e2e5c"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_MDER" ref="ga0ec442b232638fe54d6ee7df550e2e5c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga0ec442b232638fe54d6ee7df550e2e5c">REG_PIOC_MDER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1250U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Multi-driver Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa524ff4779d97e2f46ff4f2b4e295b9b"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_MDDR" ref="gaa524ff4779d97e2f46ff4f2b4e295b9b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaa524ff4779d97e2f46ff4f2b4e295b9b">REG_PIOC_MDDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1254U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Multi-driver Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga31e7f4860896acca839c46d96b1e84ce"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_MDSR" ref="ga31e7f4860896acca839c46d96b1e84ce" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga31e7f4860896acca839c46d96b1e84ce">REG_PIOC_MDSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E1258U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Multi-driver Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2652c1b03576a384c17724d7bd6bd2e3"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_PUDR" ref="ga2652c1b03576a384c17724d7bd6bd2e3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga2652c1b03576a384c17724d7bd6bd2e3">REG_PIOC_PUDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1260U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Pull-up Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae61805699bea48dc7a58bc95143666a1"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_PUER" ref="gae61805699bea48dc7a58bc95143666a1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gae61805699bea48dc7a58bc95143666a1">REG_PIOC_PUER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1264U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Pull-up Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e3546151af6c2db8d4d39896dbf4278"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_PUSR" ref="ga9e3546151af6c2db8d4d39896dbf4278" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga9e3546151af6c2db8d4d39896dbf4278">REG_PIOC_PUSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E1268U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Pad Pull-up Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga341f89466de3b4fe90da9378374d77de"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_ABCDSR" ref="ga341f89466de3b4fe90da9378374d77de" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga341f89466de3b4fe90da9378374d77de">REG_PIOC_ABCDSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E1270U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Peripheral Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga24a9b79f7dd015a1fe1ed487a1e86d80"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_IFSCDR" ref="ga24a9b79f7dd015a1fe1ed487a1e86d80" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga24a9b79f7dd015a1fe1ed487a1e86d80">REG_PIOC_IFSCDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1280U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Input Filter Slow Clock Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5abea903d5813bc2d05a91a64ce7159a"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_IFSCER" ref="ga5abea903d5813bc2d05a91a64ce7159a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga5abea903d5813bc2d05a91a64ce7159a">REG_PIOC_IFSCER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1284U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Input Filter Slow Clock Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9821f5494169c5e56c7d4efc10c128ea"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_IFSCSR" ref="ga9821f5494169c5e56c7d4efc10c128ea" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga9821f5494169c5e56c7d4efc10c128ea">REG_PIOC_IFSCSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E1288U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Input Filter Slow Clock Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59f215bd19a38b1cb9ce71e70885c0ba"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_SCDR" ref="ga59f215bd19a38b1cb9ce71e70885c0ba" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga59f215bd19a38b1cb9ce71e70885c0ba">REG_PIOC_SCDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E128CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Slow Clock Divider Debouncing Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga456bdcb08bd8c71633aef630c89655af"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_PPDDR" ref="ga456bdcb08bd8c71633aef630c89655af" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga456bdcb08bd8c71633aef630c89655af">REG_PIOC_PPDDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1290U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Pad Pull-down Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga49130cb2b0fd2e1e249ff72783d6438e"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_PPDER" ref="ga49130cb2b0fd2e1e249ff72783d6438e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga49130cb2b0fd2e1e249ff72783d6438e">REG_PIOC_PPDER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1294U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Pad Pull-down Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2143ad3cc140fc0bf5bca89f56182b73"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_PPDSR" ref="ga2143ad3cc140fc0bf5bca89f56182b73" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga2143ad3cc140fc0bf5bca89f56182b73">REG_PIOC_PPDSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E1298U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Pad Pull-down Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ee065eabe774ee640006db04cd17421"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_OWER" ref="ga4ee065eabe774ee640006db04cd17421" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga4ee065eabe774ee640006db04cd17421">REG_PIOC_OWER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E12A0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Output Write Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39a0715d8034146c26be225c9c755bac"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_OWDR" ref="ga39a0715d8034146c26be225c9c755bac" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga39a0715d8034146c26be225c9c755bac">REG_PIOC_OWDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E12A4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Output Write Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga477aa0fc6c24d1d8d597eb8fa272245b"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_OWSR" ref="ga477aa0fc6c24d1d8d597eb8fa272245b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga477aa0fc6c24d1d8d597eb8fa272245b">REG_PIOC_OWSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E12A8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Output Write Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae516a4b22ffe262b01f5fc09f688aad4"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_AIMER" ref="gae516a4b22ffe262b01f5fc09f688aad4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gae516a4b22ffe262b01f5fc09f688aad4">REG_PIOC_AIMER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E12B0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Additional Interrupt Modes Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga732d331101ed7852730002f350701f35"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_AIMDR" ref="ga732d331101ed7852730002f350701f35" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga732d331101ed7852730002f350701f35">REG_PIOC_AIMDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E12B4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Additional Interrupt Modes Disables Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac128989868cfefd6d7ca1ab4171584c1"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_AIMMR" ref="gac128989868cfefd6d7ca1ab4171584c1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gac128989868cfefd6d7ca1ab4171584c1">REG_PIOC_AIMMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E12B8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Additional Interrupt Modes Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4acf3d55e48631bdfac0b134cf7962cf"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_ESR" ref="ga4acf3d55e48631bdfac0b134cf7962cf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga4acf3d55e48631bdfac0b134cf7962cf">REG_PIOC_ESR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E12C0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Edge Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacda8e08648e8d4791f6e29b3e9881c81"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_LSR" ref="gacda8e08648e8d4791f6e29b3e9881c81" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gacda8e08648e8d4791f6e29b3e9881c81">REG_PIOC_LSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E12C4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Level Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5f305243b60fe50604f22b22734c9dab"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_ELSR" ref="ga5f305243b60fe50604f22b22734c9dab" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga5f305243b60fe50604f22b22734c9dab">REG_PIOC_ELSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E12C8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Edge/Level Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82159dd9b522dcb883eb3b2c6f57a2b4"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_FELLSR" ref="ga82159dd9b522dcb883eb3b2c6f57a2b4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga82159dd9b522dcb883eb3b2c6f57a2b4">REG_PIOC_FELLSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E12D0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Falling Edge/Low Level Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad255cdf0ec711823521b5b8199b93419"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_REHLSR" ref="gad255cdf0ec711823521b5b8199b93419" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gad255cdf0ec711823521b5b8199b93419">REG_PIOC_REHLSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E12D4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Rising Edge/ High Level Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab45111f6ebfb1f4f149850019e8ea10a"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_FRLHSR" ref="gab45111f6ebfb1f4f149850019e8ea10a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab45111f6ebfb1f4f149850019e8ea10a">REG_PIOC_FRLHSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E12D8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Fall/Rise - Low/High Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga615d15e41a1153512c48fedae5daf010"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_LOCKSR" ref="ga615d15e41a1153512c48fedae5daf010" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga615d15e41a1153512c48fedae5daf010">REG_PIOC_LOCKSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E12E0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Lock Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga96f9196378642d70eb0cc11a2a44eff1"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_WPMR" ref="ga96f9196378642d70eb0cc11a2a44eff1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga96f9196378642d70eb0cc11a2a44eff1">REG_PIOC_WPMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E12E4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Write Protect Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4a16225380d6ccf758fab0d661ab577e"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_WPSR" ref="ga4a16225380d6ccf758fab0d661ab577e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga4a16225380d6ccf758fab0d661ab577e">REG_PIOC_WPSR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E12E8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Write Protect Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c25038b7888cbf18865a2be9098db82"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_SCHMITT" ref="ga4c25038b7888cbf18865a2be9098db82" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga4c25038b7888cbf18865a2be9098db82">REG_PIOC_SCHMITT</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E1300U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Schmitt Trigger Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1851d5407c70ec64eb7fce390ac10551"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_PCMR" ref="ga1851d5407c70ec64eb7fce390ac10551" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga1851d5407c70ec64eb7fce390ac10551">REG_PIOC_PCMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E1350U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Parallel Capture Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4af897cf6aacf41a93cecd02a232bf1c"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_PCIER" ref="ga4af897cf6aacf41a93cecd02a232bf1c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga4af897cf6aacf41a93cecd02a232bf1c">REG_PIOC_PCIER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1354U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Parallel Capture Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a0802cf1e3b0afeb41f7261720b0782"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_PCIDR" ref="ga5a0802cf1e3b0afeb41f7261720b0782" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga5a0802cf1e3b0afeb41f7261720b0782">REG_PIOC_PCIDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1358U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Parallel Capture Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga88d2fa9450a0980807bde1fa3b409a1f"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_PCIMR" ref="ga88d2fa9450a0980807bde1fa3b409a1f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga88d2fa9450a0980807bde1fa3b409a1f">REG_PIOC_PCIMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E135CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Parallel Capture Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gade19294cd57e89739118f4c897b5c0ed"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_PCISR" ref="gade19294cd57e89739118f4c897b5c0ed" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gade19294cd57e89739118f4c897b5c0ed">REG_PIOC_PCISR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E1360U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Parallel Capture Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga25e6a03a1b5007b43c29bc3ef909b5b9"></a><!-- doxytag: member="SAM3S_reg::REG_PIOC_PCRHR" ref="ga25e6a03a1b5007b43c29bc3ef909b5b9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga25e6a03a1b5007b43c29bc3ef909b5b9">REG_PIOC_PCRHR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E1364U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PIOC) Parallel Capture Reception Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga66da09ed8ac4fa67884d73ef0cea5aa9"></a><!-- doxytag: member="SAM3S_reg::REG_RSTC_CR" ref="ga66da09ed8ac4fa67884d73ef0cea5aa9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga66da09ed8ac4fa67884d73ef0cea5aa9">REG_RSTC_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1400U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RSTC) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga51651e4026644d8ed656dd09a4cae7ad"></a><!-- doxytag: member="SAM3S_reg::REG_RSTC_SR" ref="ga51651e4026644d8ed656dd09a4cae7ad" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga51651e4026644d8ed656dd09a4cae7ad">REG_RSTC_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E1404U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RSTC) Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9aa67bec4bd5499051db9784e84d54fa"></a><!-- doxytag: member="SAM3S_reg::REG_RSTC_MR" ref="ga9aa67bec4bd5499051db9784e84d54fa" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga9aa67bec4bd5499051db9784e84d54fa">REG_RSTC_MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E1408U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RSTC) Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaafba80e28e037338e7d33bcbfb150930"></a><!-- doxytag: member="SAM3S_reg::REG_SUPC_CR" ref="gaafba80e28e037338e7d33bcbfb150930" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaafba80e28e037338e7d33bcbfb150930">REG_SUPC_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1410U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC) Supply Controller Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaee11ff7e127eda71f21fcd443e08ba08"></a><!-- doxytag: member="SAM3S_reg::REG_SUPC_SMMR" ref="gaee11ff7e127eda71f21fcd443e08ba08" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaee11ff7e127eda71f21fcd443e08ba08">REG_SUPC_SMMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E1414U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC) Supply Controller Supply Monitor Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga57cc41e977a332f8a90411d136b7817c"></a><!-- doxytag: member="SAM3S_reg::REG_SUPC_MR" ref="ga57cc41e977a332f8a90411d136b7817c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga57cc41e977a332f8a90411d136b7817c">REG_SUPC_MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E1418U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC) Supply Controller Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab1903b65e975d9df650bf0694f49ade0"></a><!-- doxytag: member="SAM3S_reg::REG_SUPC_WUMR" ref="gab1903b65e975d9df650bf0694f49ade0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab1903b65e975d9df650bf0694f49ade0">REG_SUPC_WUMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E141CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC) Supply Controller Wake Up Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf5a2eabd2ef28991419c6a1f21b8b9ea"></a><!-- doxytag: member="SAM3S_reg::REG_SUPC_WUIR" ref="gaf5a2eabd2ef28991419c6a1f21b8b9ea" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaf5a2eabd2ef28991419c6a1f21b8b9ea">REG_SUPC_WUIR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E1420U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC) Supply Controller Wake Up Inputs Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabbb86f80e201eef29627a38069c49d62"></a><!-- doxytag: member="SAM3S_reg::REG_SUPC_SR" ref="gabbb86f80e201eef29627a38069c49d62" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gabbb86f80e201eef29627a38069c49d62">REG_SUPC_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E1424U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC) Supply Controller Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga467ef904cf71fc2652eb9a91f53bfacb"></a><!-- doxytag: member="SAM3S_reg::REG_RTT_MR" ref="ga467ef904cf71fc2652eb9a91f53bfacb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga467ef904cf71fc2652eb9a91f53bfacb">REG_RTT_MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E1430U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RTT) Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga00f8d56b8b4df64f21a611731190742c"></a><!-- doxytag: member="SAM3S_reg::REG_RTT_AR" ref="ga00f8d56b8b4df64f21a611731190742c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga00f8d56b8b4df64f21a611731190742c">REG_RTT_AR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E1434U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RTT) Alarm Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab2eb57361de439660863ef198e464194"></a><!-- doxytag: member="SAM3S_reg::REG_RTT_VR" ref="gab2eb57361de439660863ef198e464194" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gab2eb57361de439660863ef198e464194">REG_RTT_VR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E1438U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RTT) Value Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacaf55c131bf44bc24b982e69f8bf8c48"></a><!-- doxytag: member="SAM3S_reg::REG_RTT_SR" ref="gacaf55c131bf44bc24b982e69f8bf8c48" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gacaf55c131bf44bc24b982e69f8bf8c48">REG_RTT_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E143CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RTT) Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad19bc71a0887f37359ba3f2dde29a45c"></a><!-- doxytag: member="SAM3S_reg::REG_WDT_CR" ref="gad19bc71a0887f37359ba3f2dde29a45c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gad19bc71a0887f37359ba3f2dde29a45c">REG_WDT_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1450U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(WDT) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c70139e62ee4e8b42a1e303ff90573e"></a><!-- doxytag: member="SAM3S_reg::REG_WDT_MR" ref="ga3c70139e62ee4e8b42a1e303ff90573e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga3c70139e62ee4e8b42a1e303ff90573e">REG_WDT_MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E1454U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(WDT) Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad54db5db1a04d234ee787c6f36bbc887"></a><!-- doxytag: member="SAM3S_reg::REG_WDT_SR" ref="gad54db5db1a04d234ee787c6f36bbc887" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gad54db5db1a04d234ee787c6f36bbc887">REG_WDT_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E1458U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(WDT) Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaceb5ff1a3780e4d8bc887a0ea4f7bab0"></a><!-- doxytag: member="SAM3S_reg::REG_RTC_CR" ref="gaceb5ff1a3780e4d8bc887a0ea4f7bab0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaceb5ff1a3780e4d8bc887a0ea4f7bab0">REG_RTC_CR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E1460U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RTC) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga855bd55d0acbc50051a73986ddb1e165"></a><!-- doxytag: member="SAM3S_reg::REG_RTC_MR" ref="ga855bd55d0acbc50051a73986ddb1e165" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga855bd55d0acbc50051a73986ddb1e165">REG_RTC_MR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E1464U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RTC) Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2b199be6ef1042455336c08f3aa4d3e4"></a><!-- doxytag: member="SAM3S_reg::REG_RTC_TIMR" ref="ga2b199be6ef1042455336c08f3aa4d3e4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga2b199be6ef1042455336c08f3aa4d3e4">REG_RTC_TIMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E1468U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RTC) Time Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22b1efdf3c8a6eea40caf69024f744ec"></a><!-- doxytag: member="SAM3S_reg::REG_RTC_CALR" ref="ga22b1efdf3c8a6eea40caf69024f744ec" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga22b1efdf3c8a6eea40caf69024f744ec">REG_RTC_CALR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E146CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RTC) Calendar Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga767f1ac344783bc1f3048c25815b9f7a"></a><!-- doxytag: member="SAM3S_reg::REG_RTC_TIMALR" ref="ga767f1ac344783bc1f3048c25815b9f7a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga767f1ac344783bc1f3048c25815b9f7a">REG_RTC_TIMALR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E1470U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RTC) Time Alarm Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga95f9c3770f239cbf110090f91c9006f3"></a><!-- doxytag: member="SAM3S_reg::REG_RTC_CALALR" ref="ga95f9c3770f239cbf110090f91c9006f3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga95f9c3770f239cbf110090f91c9006f3">REG_RTC_CALALR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E1474U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RTC) Calendar Alarm Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8f9ed85dcf00d0a4ae64c78a2053719c"></a><!-- doxytag: member="SAM3S_reg::REG_RTC_SR" ref="ga8f9ed85dcf00d0a4ae64c78a2053719c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga8f9ed85dcf00d0a4ae64c78a2053719c">REG_RTC_SR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E1478U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RTC) Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0a82cb2152d2786c811b54597ff13f51"></a><!-- doxytag: member="SAM3S_reg::REG_RTC_SCCR" ref="ga0a82cb2152d2786c811b54597ff13f51" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga0a82cb2152d2786c811b54597ff13f51">REG_RTC_SCCR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E147CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RTC) Status Clear Command Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaacd42ca3cfbfe1e72d769bf91c111e14"></a><!-- doxytag: member="SAM3S_reg::REG_RTC_IER" ref="gaacd42ca3cfbfe1e72d769bf91c111e14" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaacd42ca3cfbfe1e72d769bf91c111e14">REG_RTC_IER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1480U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RTC) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3b0a549c53aad80a359e37f5f324fcfa"></a><!-- doxytag: member="SAM3S_reg::REG_RTC_IDR" ref="ga3b0a549c53aad80a359e37f5f324fcfa" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga3b0a549c53aad80a359e37f5f324fcfa">REG_RTC_IDR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>, 0x400E1484U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RTC) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga78b16ebd043d64a0847d7e47b5aabea4"></a><!-- doxytag: member="SAM3S_reg::REG_RTC_IMR" ref="ga78b16ebd043d64a0847d7e47b5aabea4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga78b16ebd043d64a0847d7e47b5aabea4">REG_RTC_IMR</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E1488U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RTC) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0bde81532dc401beb2b41df9fdac48e1"></a><!-- doxytag: member="SAM3S_reg::REG_RTC_VER" ref="ga0bde81532dc401beb2b41df9fdac48e1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga0bde81532dc401beb2b41df9fdac48e1">REG_RTC_VER</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>, 0x400E148CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(RTC) Valid Entry Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga52cfee23b7dd7e3c9a6a36e0f2de0b75"></a><!-- doxytag: member="SAM3S_reg::REG_GPBR_GPBR0" ref="ga52cfee23b7dd7e3c9a6a36e0f2de0b75" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga52cfee23b7dd7e3c9a6a36e0f2de0b75">REG_GPBR_GPBR0</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E1490U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(GPBR) General Purpose Backup Register 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87ad7648b9633078b6155609c4430d47"></a><!-- doxytag: member="SAM3S_reg::REG_GPBR_GPBR1" ref="ga87ad7648b9633078b6155609c4430d47" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga87ad7648b9633078b6155609c4430d47">REG_GPBR_GPBR1</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E1494U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(GPBR) General Purpose Backup Register 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca78fff463b05f8a6b14ed5e74de6c15"></a><!-- doxytag: member="SAM3S_reg::REG_GPBR_GPBR2" ref="gaca78fff463b05f8a6b14ed5e74de6c15" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gaca78fff463b05f8a6b14ed5e74de6c15">REG_GPBR_GPBR2</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E1498U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(GPBR) General Purpose Backup Register 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad6e4bab2cd2ccf4c54c9b44fdee15519"></a><!-- doxytag: member="SAM3S_reg::REG_GPBR_GPBR3" ref="gad6e4bab2cd2ccf4c54c9b44fdee15519" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gad6e4bab2cd2ccf4c54c9b44fdee15519">REG_GPBR_GPBR3</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E149CU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(GPBR) General Purpose Backup Register 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3dd8d0b17feb30f25ac6f2d4437f8b52"></a><!-- doxytag: member="SAM3S_reg::REG_GPBR_GPBR4" ref="ga3dd8d0b17feb30f25ac6f2d4437f8b52" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga3dd8d0b17feb30f25ac6f2d4437f8b52">REG_GPBR_GPBR4</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E14A0U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(GPBR) General Purpose Backup Register 4 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae23c028648d2058cc4fccc80f1992805"></a><!-- doxytag: member="SAM3S_reg::REG_GPBR_GPBR5" ref="gae23c028648d2058cc4fccc80f1992805" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#gae23c028648d2058cc4fccc80f1992805">REG_GPBR_GPBR5</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E14A4U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(GPBR) General Purpose Backup Register 5 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga878b53643a2cc98df09e59d5647b293c"></a><!-- doxytag: member="SAM3S_reg::REG_GPBR_GPBR6" ref="ga878b53643a2cc98df09e59d5647b293c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga878b53643a2cc98df09e59d5647b293c">REG_GPBR_GPBR6</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E14A8U)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(GPBR) General Purpose Backup Register 6 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d96873a22165cbc03de9bd9ad6162e4"></a><!-- doxytag: member="SAM3S_reg::REG_GPBR_GPBR7" ref="ga0d96873a22165cbc03de9bd9ad6162e4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s__reg.html#ga0d96873a22165cbc03de9bd9ad6162e4">REG_GPBR_GPBR7</a>&nbsp;&nbsp;&nbsp;REG_ACCESS(<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>, 0x400E14ACU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(GPBR) General Purpose Backup Register 7 <br/></td></tr>
</table>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
