$date
	Wed Aug 20 23:54:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! y_out $end
$var reg 3 " myData [2:0] $end
$scope module mySR $end
$var wire 1 # clock $end
$var wire 1 $ r $end
$var wire 1 % s $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
1$
1#
b11 "
0!
$end
#5
1%
0$
0#
b100 "
#10
1!
1#
b101 "
#15
1$
0#
b110 "
#20
x!
1#
b111 "
#25
0%
0$
0#
b0 "
#30
1#
b1 "
#35
1$
0#
b10 "
#40
0!
1#
b11 "
#45
1%
0$
0#
b100 "
#50
1!
1#
b101 "
#55
1$
0#
b110 "
#60
x!
1#
b111 "
#65
0%
0$
0#
b0 "
#70
1#
b1 "
#75
1$
0#
b10 "
#80
0!
1#
b11 "
#85
1%
0$
0#
b100 "
#90
1!
1#
b101 "
#95
1$
0#
b110 "
#100
x!
1#
b111 "
