// Seed: 4012313022
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    output supply0 id_2,
    output uwire id_3,
    input tri1 id_4,
    output supply1 id_5,
    output tri1 id_6,
    input supply0 id_7,
    output wire id_8,
    input tri1 id_9,
    output wand id_10
);
  assign id_10 = 1;
endmodule
program module_1 (
    input tri1 id_0,
    input tri0 id_1,
    output wand id_2,
    output wire id_3,
    input tri1 id_4,
    output logic id_5,
    input tri0 id_6,
    input supply0 id_7,
    input supply1 id_8
);
  always begin
    id_5 <= 1;
  end
  module_0(
      id_3, id_1, id_2, id_3, id_4, id_3, id_3, id_1, id_3, id_0, id_3
  );
endprogram
