{"platformName":"pr_led","sprVersion":"2.0","mode":"gui","dsaType":"Fixed","platformDesc":"pr_led","platHandOff":"C:/GitHub/ReconHardware/FPGA_Files/Projects/pr_shifter/generated_files/top.xsa","platIntHandOff":"<platformDir>/hw/top.xsa","deviceType":"zynq","platIsPrebuiltAutogen":"false","platIsNoBootBsp":"false","hasFsblMakeHasChanges":"false","hasPmufwMakeHasChanges":"false","fsblExtraCompilerFlags":"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ","platPreBuiltFlag":false,"platformSamplesDir":"","platActiveSys":"pr_led","systems":[{"systemName":"pr_led","systemDesc":"pr_led","sysIsBootAutoGen":"true","systemDispName":"pr_led","sysActiveDom":"standalone_domain","sysDefaultDom":"standalone_domain","domains":[{"domainName":"zynq_fsbl","domainDispName":"zynq_fsbl","domainDesc":"FSBL Application BSP - Auto Generated.","processors":"ps7_cortexa9_0","os":"standalone","sdxOs":"standalone","debugEnable":"","domRuntimes":["cpp"],"swRepo":"","mssOsVer":"7.2","mssFile":"","md5Digest":"dd22da211caaf0b2866929aaa4d65d88","compatibleApp":"zynq_fsbl","domType":"bootDomain","appSettings":{"appCompilerFlags":"","appLinkerFlags":""},"addedLibs":["xilrsa:1.6","xilffs:4.3"],"libOptions":{"libsContainingOptions":[]},"prebuiltLibs":{"prebuiltIncPath":[],"prebuiltLibPath":[]},"isolation":{}},{"domainName":"standalone_domain","domainDispName":"standalone on ps7_cortexa9_0","domainDesc":"standalone_domain","processors":"ps7_cortexa9_0","os":"standalone","sdxOs":"standalone","qemuArgs":"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt","qemuData":"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/","debugEnable":"False","domRuntimes":["cpp"],"swRepo":"","mssOsVer":"7.2","mssFile":"","md5Digest":"6cd77658be1f89c8522e942d71ee203a","compatibleApp":"","domType":"mssDomain","appSettings":{"appCompilerFlags":"","appLinkerFlags":""},"addedLibs":["xilffs:4.3"],"libOptions":{"libsContainingOptions":[]},"prebuiltLibs":{"prebuiltIncPath":[],"prebuiltLibPath":[]},"isolation":{}}]}]}
