0.6
2019.2
Nov  6 2019
21:57:16
C:/Workplace/EE332-Digital-System-Designing-Laboratory/Lab02/ex1_full_adder/ex1_full_adder.sim/sim_1/impl/timing/xsim/full_adder_1bit_tb_time_impl.v,1677515893,verilog,,,,full_adder_1bit;glbl,,,,,,,,
C:/Workplace/EE332-Digital-System-Designing-Laboratory/Lab02/ex1_full_adder/ex1_full_adder.srcs/sim_1/new/full_adder_1bit_tb.vhd,1677514825,vhdl,,,,full_adder_1bit_tb,,,,,,,,
