{"Source Block": ["hdl/library/axi_fan_control/axi_fan_control.v@188:198@HdlIdDef", "wire  [15:0]  drp_do;\nwire          drp_drdy;\nwire          drp_eoc;\nwire          drp_eos;\n\nwire          pwm_change_done_int;\nwire          pulse_gen_out;\nwire          up_clk;\nwire          up_rreq_s;\nwire  [7:0]   up_raddr_s;\nwire          up_wreq_s;\n"], "Clone Blocks": [["hdl/library/axi_fan_control/axi_fan_control.v@186:196", "\nwire          counter_resetn;\nwire  [15:0]  drp_do;\nwire          drp_drdy;\nwire          drp_eoc;\nwire          drp_eos;\n\nwire          pwm_change_done_int;\nwire          pulse_gen_out;\nwire          up_clk;\nwire          up_rreq_s;\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@192:202", "\nwire          pwm_change_done_int;\nwire          pulse_gen_out;\nwire          up_clk;\nwire          up_rreq_s;\nwire  [7:0]   up_raddr_s;\nwire          up_wreq_s;\nwire  [7:0]   up_waddr_s;\nwire  [31:0]  up_wdata_s;\nwire  [3:0]   up_irq_pending;\nwire  [3:0]   up_irq_trigger;\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@185:195", "reg   [3:0]   up_irq_source = 4'h0;\n\nwire          counter_resetn;\nwire  [15:0]  drp_do;\nwire          drp_drdy;\nwire          drp_eoc;\nwire          drp_eos;\n\nwire          pwm_change_done_int;\nwire          pulse_gen_out;\nwire          up_clk;\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@189:199", "wire          drp_drdy;\nwire          drp_eoc;\nwire          drp_eos;\n\nwire          pwm_change_done_int;\nwire          pulse_gen_out;\nwire          up_clk;\nwire          up_rreq_s;\nwire  [7:0]   up_raddr_s;\nwire          up_wreq_s;\nwire  [7:0]   up_waddr_s;\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@190:200", "wire          drp_eoc;\nwire          drp_eos;\n\nwire          pwm_change_done_int;\nwire          pulse_gen_out;\nwire          up_clk;\nwire          up_rreq_s;\nwire  [7:0]   up_raddr_s;\nwire          up_wreq_s;\nwire  [7:0]   up_waddr_s;\nwire  [31:0]  up_wdata_s;\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@191:201", "wire          drp_eos;\n\nwire          pwm_change_done_int;\nwire          pulse_gen_out;\nwire          up_clk;\nwire          up_rreq_s;\nwire  [7:0]   up_raddr_s;\nwire          up_wreq_s;\nwire  [7:0]   up_waddr_s;\nwire  [31:0]  up_wdata_s;\nwire  [3:0]   up_irq_pending;\n"]], "Diff Content": {"Delete": [[193, "wire          pwm_change_done_int;\n"]], "Add": []}}