Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Dec  2 21:57:53 2025
| Host         : Shlab17 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tetris_top_timing_summary_routed.rpt -pb tetris_top_timing_summary_routed.pb -rpx tetris_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tetris_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 947         
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  26          
TIMING-18  Warning           Missing input or output delay               1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (947)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2676)
5. checking no_input_delay (6)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (947)
--------------------------
 There are 947 register/latch pins with no clock driven by root clock pin: cd0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2676)
---------------------------------------------------
 There are 2676 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.779        0.000                      0                   17        0.224        0.000                      0                   17        4.500        0.000                       0                    10  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.779        0.000                      0                   17        0.224        0.000                      0                   17        4.500        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.779ns  (required time - arrival time)
  Source:                 cd0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.842ns (30.823%)  route 1.890ns (69.177%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.554     5.105    cd0/clk
    SLICE_X44Y51         FDRE                                         r  cd0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.419     5.524 f  cd0/counter_reg[4]/Q
                         net (fo=5, routed)           0.919     6.444    cd0/counter_reg[4]
    SLICE_X44Y52         LUT4 (Prop_lut4_I1_O)        0.299     6.743 f  cd0/counter[7]_i_3/O
                         net (fo=2, routed)           0.426     7.169    cd0/counter[7]_i_3_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.124     7.293 r  cd0/counter[7]_i_1__3/O
                         net (fo=8, routed)           0.545     7.837    cd0/counter[7]_i_1__3_n_0
    SLICE_X44Y52         FDRE                                         r  cd0/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.436    14.807    cd0/clk
    SLICE_X44Y52         FDRE                                         r  cd0/counter_reg[0]/C
                         clock pessimism              0.273    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X44Y52         FDRE (Setup_fdre_C_R)       -0.429    14.616    cd0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -7.837    
  -------------------------------------------------------------------
                         slack                                  6.779    

Slack (MET) :             6.779ns  (required time - arrival time)
  Source:                 cd0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.842ns (30.823%)  route 1.890ns (69.177%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.554     5.105    cd0/clk
    SLICE_X44Y51         FDRE                                         r  cd0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.419     5.524 f  cd0/counter_reg[4]/Q
                         net (fo=5, routed)           0.919     6.444    cd0/counter_reg[4]
    SLICE_X44Y52         LUT4 (Prop_lut4_I1_O)        0.299     6.743 f  cd0/counter[7]_i_3/O
                         net (fo=2, routed)           0.426     7.169    cd0/counter[7]_i_3_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.124     7.293 r  cd0/counter[7]_i_1__3/O
                         net (fo=8, routed)           0.545     7.837    cd0/counter[7]_i_1__3_n_0
    SLICE_X44Y52         FDRE                                         r  cd0/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.436    14.807    cd0/clk
    SLICE_X44Y52         FDRE                                         r  cd0/counter_reg[1]/C
                         clock pessimism              0.273    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X44Y52         FDRE (Setup_fdre_C_R)       -0.429    14.616    cd0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -7.837    
  -------------------------------------------------------------------
                         slack                                  6.779    

Slack (MET) :             6.779ns  (required time - arrival time)
  Source:                 cd0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.842ns (30.823%)  route 1.890ns (69.177%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.554     5.105    cd0/clk
    SLICE_X44Y51         FDRE                                         r  cd0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.419     5.524 f  cd0/counter_reg[4]/Q
                         net (fo=5, routed)           0.919     6.444    cd0/counter_reg[4]
    SLICE_X44Y52         LUT4 (Prop_lut4_I1_O)        0.299     6.743 f  cd0/counter[7]_i_3/O
                         net (fo=2, routed)           0.426     7.169    cd0/counter[7]_i_3_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.124     7.293 r  cd0/counter[7]_i_1__3/O
                         net (fo=8, routed)           0.545     7.837    cd0/counter[7]_i_1__3_n_0
    SLICE_X44Y52         FDRE                                         r  cd0/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.436    14.807    cd0/clk
    SLICE_X44Y52         FDRE                                         r  cd0/counter_reg[6]/C
                         clock pessimism              0.273    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X44Y52         FDRE (Setup_fdre_C_R)       -0.429    14.616    cd0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -7.837    
  -------------------------------------------------------------------
                         slack                                  6.779    

Slack (MET) :             6.779ns  (required time - arrival time)
  Source:                 cd0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.842ns (30.823%)  route 1.890ns (69.177%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.554     5.105    cd0/clk
    SLICE_X44Y51         FDRE                                         r  cd0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.419     5.524 f  cd0/counter_reg[4]/Q
                         net (fo=5, routed)           0.919     6.444    cd0/counter_reg[4]
    SLICE_X44Y52         LUT4 (Prop_lut4_I1_O)        0.299     6.743 f  cd0/counter[7]_i_3/O
                         net (fo=2, routed)           0.426     7.169    cd0/counter[7]_i_3_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.124     7.293 r  cd0/counter[7]_i_1__3/O
                         net (fo=8, routed)           0.545     7.837    cd0/counter[7]_i_1__3_n_0
    SLICE_X44Y52         FDRE                                         r  cd0/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.436    14.807    cd0/clk
    SLICE_X44Y52         FDRE                                         r  cd0/counter_reg[7]/C
                         clock pessimism              0.273    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X44Y52         FDRE (Setup_fdre_C_R)       -0.429    14.616    cd0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -7.837    
  -------------------------------------------------------------------
                         slack                                  6.779    

Slack (MET) :             6.803ns  (required time - arrival time)
  Source:                 cd0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.842ns (30.811%)  route 1.891ns (69.189%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.554     5.105    cd0/clk
    SLICE_X44Y51         FDRE                                         r  cd0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.419     5.524 f  cd0/counter_reg[4]/Q
                         net (fo=5, routed)           0.919     6.444    cd0/counter_reg[4]
    SLICE_X44Y52         LUT4 (Prop_lut4_I1_O)        0.299     6.743 f  cd0/counter[7]_i_3/O
                         net (fo=2, routed)           0.426     7.169    cd0/counter[7]_i_3_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.124     7.293 r  cd0/counter[7]_i_1__3/O
                         net (fo=8, routed)           0.546     7.838    cd0/counter[7]_i_1__3_n_0
    SLICE_X44Y51         FDRE                                         r  cd0/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.436    14.807    cd0/clk
    SLICE_X44Y51         FDRE                                         r  cd0/counter_reg[2]/C
                         clock pessimism              0.298    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X44Y51         FDRE (Setup_fdre_C_R)       -0.429    14.641    cd0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                  6.803    

Slack (MET) :             6.803ns  (required time - arrival time)
  Source:                 cd0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.842ns (30.811%)  route 1.891ns (69.189%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.554     5.105    cd0/clk
    SLICE_X44Y51         FDRE                                         r  cd0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.419     5.524 f  cd0/counter_reg[4]/Q
                         net (fo=5, routed)           0.919     6.444    cd0/counter_reg[4]
    SLICE_X44Y52         LUT4 (Prop_lut4_I1_O)        0.299     6.743 f  cd0/counter[7]_i_3/O
                         net (fo=2, routed)           0.426     7.169    cd0/counter[7]_i_3_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.124     7.293 r  cd0/counter[7]_i_1__3/O
                         net (fo=8, routed)           0.546     7.838    cd0/counter[7]_i_1__3_n_0
    SLICE_X44Y51         FDRE                                         r  cd0/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.436    14.807    cd0/clk
    SLICE_X44Y51         FDRE                                         r  cd0/counter_reg[3]/C
                         clock pessimism              0.298    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X44Y51         FDRE (Setup_fdre_C_R)       -0.429    14.641    cd0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                  6.803    

Slack (MET) :             6.803ns  (required time - arrival time)
  Source:                 cd0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.842ns (30.811%)  route 1.891ns (69.189%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.554     5.105    cd0/clk
    SLICE_X44Y51         FDRE                                         r  cd0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.419     5.524 f  cd0/counter_reg[4]/Q
                         net (fo=5, routed)           0.919     6.444    cd0/counter_reg[4]
    SLICE_X44Y52         LUT4 (Prop_lut4_I1_O)        0.299     6.743 f  cd0/counter[7]_i_3/O
                         net (fo=2, routed)           0.426     7.169    cd0/counter[7]_i_3_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.124     7.293 r  cd0/counter[7]_i_1__3/O
                         net (fo=8, routed)           0.546     7.838    cd0/counter[7]_i_1__3_n_0
    SLICE_X44Y51         FDRE                                         r  cd0/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.436    14.807    cd0/clk
    SLICE_X44Y51         FDRE                                         r  cd0/counter_reg[4]/C
                         clock pessimism              0.298    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X44Y51         FDRE (Setup_fdre_C_R)       -0.429    14.641    cd0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                  6.803    

Slack (MET) :             6.803ns  (required time - arrival time)
  Source:                 cd0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.842ns (30.811%)  route 1.891ns (69.189%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.554     5.105    cd0/clk
    SLICE_X44Y51         FDRE                                         r  cd0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.419     5.524 f  cd0/counter_reg[4]/Q
                         net (fo=5, routed)           0.919     6.444    cd0/counter_reg[4]
    SLICE_X44Y52         LUT4 (Prop_lut4_I1_O)        0.299     6.743 f  cd0/counter[7]_i_3/O
                         net (fo=2, routed)           0.426     7.169    cd0/counter[7]_i_3_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.124     7.293 r  cd0/counter[7]_i_1__3/O
                         net (fo=8, routed)           0.546     7.838    cd0/counter[7]_i_1__3_n_0
    SLICE_X44Y51         FDRE                                         r  cd0/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.436    14.807    cd0/clk
    SLICE_X44Y51         FDRE                                         r  cd0/counter_reg[5]/C
                         clock pessimism              0.298    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X44Y51         FDRE (Setup_fdre_C_R)       -0.429    14.641    cd0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                  6.803    

Slack (MET) :             7.228ns  (required time - arrival time)
  Source:                 cd0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.842ns (30.890%)  route 1.884ns (69.110%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.554     5.105    cd0/clk
    SLICE_X44Y51         FDRE                                         r  cd0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.419     5.524 f  cd0/counter_reg[4]/Q
                         net (fo=5, routed)           0.919     6.444    cd0/counter_reg[4]
    SLICE_X44Y52         LUT4 (Prop_lut4_I1_O)        0.299     6.743 f  cd0/counter[7]_i_3/O
                         net (fo=2, routed)           0.964     7.707    cd0/counter[7]_i_3_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I0_O)        0.124     7.831 r  cd0/clk_out_i_1/O
                         net (fo=1, routed)           0.000     7.831    cd0/clk_out_i_1_n_0
    SLICE_X43Y51         FDRE                                         r  cd0/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.435    14.806    cd0/clk
    SLICE_X43Y51         FDRE                                         r  cd0/clk_out_reg/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X43Y51         FDRE (Setup_fdre_C_D)        0.029    15.059    cd0/clk_out_reg
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                  7.228    

Slack (MET) :             7.694ns  (required time - arrival time)
  Source:                 cd0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.842ns (36.586%)  route 1.459ns (63.414%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.554     5.105    cd0/clk
    SLICE_X44Y52         FDRE                                         r  cd0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.419     5.524 r  cd0/counter_reg[1]/Q
                         net (fo=8, routed)           0.876     6.400    cd0/counter_reg[1]
    SLICE_X44Y51         LUT3 (Prop_lut3_I1_O)        0.299     6.699 r  cd0/counter[7]_i_4/O
                         net (fo=2, routed)           0.584     7.283    cd0/counter[7]_i_4_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.407 r  cd0/counter[7]_i_2/O
                         net (fo=1, routed)           0.000     7.407    cd0/counter[7]_i_2_n_0
    SLICE_X44Y52         FDRE                                         r  cd0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.436    14.807    cd0/clk
    SLICE_X44Y52         FDRE                                         r  cd0/counter_reg[7]/C
                         clock pessimism              0.298    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X44Y52         FDRE (Setup_fdre_C_D)        0.031    15.101    cd0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -7.407    
  -------------------------------------------------------------------
                         slack                                  7.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 cd0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.095%)  route 0.146ns (43.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.561     1.474    cd0/clk
    SLICE_X44Y51         FDRE                                         r  cd0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  cd0/counter_reg[5]/Q
                         net (fo=4, routed)           0.146     1.761    cd0/counter_reg[5]
    SLICE_X44Y52         LUT6 (Prop_lut6_I1_O)        0.045     1.806 r  cd0/counter[7]_i_2/O
                         net (fo=1, routed)           0.000     1.806    cd0/counter[7]_i_2_n_0
    SLICE_X44Y52         FDRE                                         r  cd0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.831     1.989    cd0/clk
    SLICE_X44Y52         FDRE                                         r  cd0/counter_reg[7]/C
                         clock pessimism             -0.498     1.490    
    SLICE_X44Y52         FDRE (Hold_fdre_C_D)         0.092     1.582    cd0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 cd0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.384%)  route 0.169ns (47.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.561     1.474    cd0/clk
    SLICE_X44Y52         FDRE                                         r  cd0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  cd0/counter_reg[0]/Q
                         net (fo=9, routed)           0.169     1.785    cd0/counter_reg[0]
    SLICE_X43Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.830 r  cd0/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.830    cd0/clk_out_i_1_n_0
    SLICE_X43Y51         FDRE                                         r  cd0/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.830     1.988    cd0/clk
    SLICE_X43Y51         FDRE                                         r  cd0/clk_out_reg/C
                         clock pessimism             -0.478     1.509    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.091     1.600    cd0/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 cd0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.190ns (47.763%)  route 0.208ns (52.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.561     1.474    cd0/clk
    SLICE_X44Y52         FDRE                                         r  cd0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  cd0/counter_reg[0]/Q
                         net (fo=9, routed)           0.208     1.823    cd0/counter_reg[0]
    SLICE_X44Y51         LUT3 (Prop_lut3_I0_O)        0.049     1.872 r  cd0/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000     1.872    cd0/counter[2]_i_1__3_n_0
    SLICE_X44Y51         FDRE                                         r  cd0/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.831     1.989    cd0/clk
    SLICE_X44Y51         FDRE                                         r  cd0/counter_reg[2]/C
                         clock pessimism             -0.498     1.490    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.104     1.594    cd0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 cd0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.460%)  route 0.198ns (51.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.561     1.474    cd0/clk
    SLICE_X44Y51         FDRE                                         r  cd0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  cd0/counter_reg[2]/Q
                         net (fo=7, routed)           0.198     1.813    cd0/counter_reg[2]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.858 r  cd0/counter[5]_i_1__3/O
                         net (fo=1, routed)           0.000     1.858    cd0/counter[5]_i_1__3_n_0
    SLICE_X44Y51         FDRE                                         r  cd0/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.831     1.989    cd0/clk
    SLICE_X44Y51         FDRE                                         r  cd0/counter_reg[5]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.092     1.566    cd0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 cd0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.187ns (44.828%)  route 0.230ns (55.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.561     1.474    cd0/clk
    SLICE_X44Y52         FDRE                                         r  cd0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  cd0/counter_reg[0]/Q
                         net (fo=9, routed)           0.230     1.846    cd0/counter_reg[0]
    SLICE_X44Y51         LUT5 (Prop_lut5_I3_O)        0.046     1.892 r  cd0/counter[4]_i_1__3/O
                         net (fo=1, routed)           0.000     1.892    cd0/counter[4]_i_1__3_n_0
    SLICE_X44Y51         FDRE                                         r  cd0/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.831     1.989    cd0/clk
    SLICE_X44Y51         FDRE                                         r  cd0/counter_reg[4]/C
                         clock pessimism             -0.498     1.490    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.107     1.597    cd0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 cd0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.695%)  route 0.230ns (55.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.561     1.474    cd0/clk
    SLICE_X44Y52         FDRE                                         r  cd0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  cd0/counter_reg[0]/Q
                         net (fo=9, routed)           0.230     1.846    cd0/counter_reg[0]
    SLICE_X44Y51         LUT4 (Prop_lut4_I1_O)        0.045     1.891 r  cd0/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000     1.891    cd0/counter[3]_i_1__3_n_0
    SLICE_X44Y51         FDRE                                         r  cd0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.831     1.989    cd0/clk
    SLICE_X44Y51         FDRE                                         r  cd0/counter_reg[3]/C
                         clock pessimism             -0.498     1.490    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.091     1.581    cd0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 cd0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.542%)  route 0.232ns (55.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.561     1.474    cd0/clk
    SLICE_X44Y51         FDRE                                         r  cd0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  cd0/counter_reg[5]/Q
                         net (fo=4, routed)           0.232     1.847    cd0/counter_reg[5]
    SLICE_X44Y52         LUT5 (Prop_lut5_I4_O)        0.045     1.892 r  cd0/counter[6]_i_1__3/O
                         net (fo=1, routed)           0.000     1.892    cd0/counter[6]_i_1__3_n_0
    SLICE_X44Y52         FDRE                                         r  cd0/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.831     1.989    cd0/clk
    SLICE_X44Y52         FDRE                                         r  cd0/counter_reg[6]/C
                         clock pessimism             -0.498     1.490    
    SLICE_X44Y52         FDRE (Hold_fdre_C_D)         0.092     1.582    cd0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 cd0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.226ns (40.651%)  route 0.330ns (59.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.561     1.474    cd0/clk
    SLICE_X44Y52         FDRE                                         r  cd0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.128     1.602 r  cd0/counter_reg[1]/Q
                         net (fo=8, routed)           0.330     1.932    cd0/counter_reg[1]
    SLICE_X44Y52         LUT2 (Prop_lut2_I1_O)        0.098     2.030 r  cd0/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000     2.030    cd0/counter[1]_i_1__3_n_0
    SLICE_X44Y52         FDRE                                         r  cd0/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.831     1.989    cd0/clk
    SLICE_X44Y52         FDRE                                         r  cd0/counter_reg[1]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X44Y52         FDRE (Hold_fdre_C_D)         0.107     1.581    cd0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 cd0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.175%)  route 0.411ns (68.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.561     1.474    cd0/clk
    SLICE_X44Y51         FDRE                                         r  cd0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  cd0/counter_reg[2]/Q
                         net (fo=7, routed)           0.219     1.835    cd0/counter_reg[2]
    SLICE_X44Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.880 r  cd0/counter[7]_i_1__3/O
                         net (fo=8, routed)           0.192     2.071    cd0/counter[7]_i_1__3_n_0
    SLICE_X44Y52         FDRE                                         r  cd0/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.831     1.989    cd0/clk
    SLICE_X44Y52         FDRE                                         r  cd0/counter_reg[0]/C
                         clock pessimism             -0.498     1.490    
    SLICE_X44Y52         FDRE (Hold_fdre_C_R)        -0.018     1.472    cd0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 cd0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.175%)  route 0.411ns (68.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.561     1.474    cd0/clk
    SLICE_X44Y51         FDRE                                         r  cd0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  cd0/counter_reg[2]/Q
                         net (fo=7, routed)           0.219     1.835    cd0/counter_reg[2]
    SLICE_X44Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.880 r  cd0/counter[7]_i_1__3/O
                         net (fo=8, routed)           0.192     2.071    cd0/counter[7]_i_1__3_n_0
    SLICE_X44Y52         FDRE                                         r  cd0/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.831     1.989    cd0/clk
    SLICE_X44Y52         FDRE                                         r  cd0/counter_reg[1]/C
                         clock pessimism             -0.498     1.490    
    SLICE_X44Y52         FDRE (Hold_fdre_C_R)        -0.018     1.472    cd0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.599    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y51    cd0/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y52    cd0/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y52    cd0/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y51    cd0/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y51    cd0/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y51    cd0/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y51    cd0/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y52    cd0/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y52    cd0/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y51    cd0/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y51    cd0/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y52    cd0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y52    cd0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y52    cd0/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y52    cd0/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y51    cd0/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y51    cd0/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y51    cd0/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y51    cd0/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y51    cd0/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y51    cd0/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y52    cd0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y52    cd0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y52    cd0/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y52    cd0/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y51    cd0/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y51    cd0/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y51    cd0/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y51    cd0/counter_reg[3]/C



