
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: reset (input port clocked by clk0)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_
          (removal check against rising-edge clock clk0)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ reset (in)
     2    0.03                           reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.20    0.66    0.16 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     2    0.02                           net369 (net)
                  0.20    0.00    0.16 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.06    0.29    0.45 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net367 (net)
                  0.06    0.00    0.45 ^ hold4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.28    0.25    0.70 ^ hold4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     2    0.03                           net370 (net)
                  0.28    0.00    0.70 ^ input100/A (sky130_fd_sc_hd__clkbuf_1)
                  0.11    0.16    0.86 ^ input100/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net100 (net)
                  0.11    0.00    0.86 ^ hold5/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.11    0.51    1.38 ^ hold5/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net371 (net)
                  0.11    0.00    1.38 ^ hold2/A (sky130_fd_sc_hd__buf_8)
                  0.21    0.21    1.59 ^ hold2/X (sky130_fd_sc_hd__buf_8)
    32    0.13                           net368 (net)
                  0.21    0.02    1.61 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/RESET_B (sky130_fd_sc_hd__sdfrtp_1)
                                  1.61   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.04                           clk0 (net)
                  0.51    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.26    0.26 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk0 (net)
                  0.05    0.00    0.26 ^ clkbuf_1_1__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.16    0.42 ^ clkbuf_1_1__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.05                           clknet_1_1__leaf_clk0 (net)
                  0.07    0.00    0.43 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    0.53   clock uncertainty
                          0.00    0.53   clock reconvergence pessimism
                          0.35    0.87   library removal time
                                  0.87   data required time
-----------------------------------------------------------------------------
                                  0.87   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                  0.74   slack (MET)


Startpoint: reset (input port clocked by clk0)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_
          (removal check against rising-edge clock clk0)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ reset (in)
     2    0.03                           reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.20    0.66    0.16 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     2    0.02                           net369 (net)
                  0.20    0.00    0.16 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.06    0.29    0.45 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net367 (net)
                  0.06    0.00    0.45 ^ hold4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.28    0.25    0.70 ^ hold4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     2    0.03                           net370 (net)
                  0.28    0.00    0.70 ^ input100/A (sky130_fd_sc_hd__clkbuf_1)
                  0.11    0.16    0.86 ^ input100/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net100 (net)
                  0.11    0.00    0.86 ^ hold5/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.11    0.51    1.38 ^ hold5/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net371 (net)
                  0.11    0.00    1.38 ^ hold2/A (sky130_fd_sc_hd__buf_8)
                  0.21    0.21    1.59 ^ hold2/X (sky130_fd_sc_hd__buf_8)
    32    0.13                           net368 (net)
                  0.21    0.02    1.61 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/RESET_B (sky130_fd_sc_hd__sdfrtp_1)
                                  1.61   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.04                           clk0 (net)
                  0.51    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.26    0.26 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk0 (net)
                  0.05    0.00    0.26 ^ clkbuf_1_1__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.16    0.42 ^ clkbuf_1_1__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.05                           clknet_1_1__leaf_clk0 (net)
                  0.07    0.00    0.43 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    0.53   clock uncertainty
                          0.00    0.53   clock reconvergence pessimism
                          0.35    0.88   library removal time
                                  0.88   data required time
-----------------------------------------------------------------------------
                                  0.88   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                  0.74   slack (MET)


Startpoint: reset (input port clocked by clk0)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_
          (removal check against rising-edge clock clk0)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ reset (in)
     2    0.03                           reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.20    0.66    0.16 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     2    0.02                           net369 (net)
                  0.20    0.00    0.16 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.06    0.29    0.45 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net367 (net)
                  0.06    0.00    0.45 ^ hold4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.28    0.25    0.70 ^ hold4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     2    0.03                           net370 (net)
                  0.28    0.00    0.70 ^ input100/A (sky130_fd_sc_hd__clkbuf_1)
                  0.11    0.16    0.86 ^ input100/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net100 (net)
                  0.11    0.00    0.86 ^ hold5/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.11    0.51    1.38 ^ hold5/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net371 (net)
                  0.11    0.00    1.38 ^ hold2/A (sky130_fd_sc_hd__buf_8)
                  0.21    0.21    1.59 ^ hold2/X (sky130_fd_sc_hd__buf_8)
    32    0.13                           net368 (net)
                  0.21    0.02    1.61 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/RESET_B (sky130_fd_sc_hd__sdfrtp_1)
                                  1.61   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.04                           clk0 (net)
                  0.51    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.26    0.26 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk0 (net)
                  0.05    0.00    0.26 ^ clkbuf_1_1__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.16    0.42 ^ clkbuf_1_1__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.05                           clknet_1_1__leaf_clk0 (net)
                  0.07    0.00    0.43 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    0.53   clock uncertainty
                          0.00    0.53   clock reconvergence pessimism
                          0.35    0.88   library removal time
                                  0.88   data required time
-----------------------------------------------------------------------------
                                  0.88   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                  0.74   slack (MET)


Startpoint: reset (input port clocked by clk0)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_
          (removal check against rising-edge clock clk0)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ reset (in)
     2    0.03                           reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.20    0.66    0.16 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     2    0.02                           net369 (net)
                  0.20    0.00    0.16 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.06    0.29    0.45 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net367 (net)
                  0.06    0.00    0.45 ^ hold4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.28    0.25    0.70 ^ hold4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     2    0.03                           net370 (net)
                  0.28    0.00    0.70 ^ input100/A (sky130_fd_sc_hd__clkbuf_1)
                  0.11    0.16    0.86 ^ input100/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net100 (net)
                  0.11    0.00    0.86 ^ hold5/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.11    0.51    1.38 ^ hold5/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net371 (net)
                  0.11    0.00    1.38 ^ hold2/A (sky130_fd_sc_hd__buf_8)
                  0.21    0.21    1.59 ^ hold2/X (sky130_fd_sc_hd__buf_8)
    32    0.13                           net368 (net)
                  0.21    0.02    1.61 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/RESET_B (sky130_fd_sc_hd__sdfrtp_1)
                                  1.61   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.04                           clk0 (net)
                  0.51    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.26    0.26 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk0 (net)
                  0.05    0.00    0.26 ^ clkbuf_1_1__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.16    0.42 ^ clkbuf_1_1__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.05                           clknet_1_1__leaf_clk0 (net)
                  0.07    0.00    0.43 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    0.53   clock uncertainty
                          0.00    0.53   clock reconvergence pessimism
                          0.35    0.87   library removal time
                                  0.87   data required time
-----------------------------------------------------------------------------
                                  0.87   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                  0.74   slack (MET)


Startpoint: reset (input port clocked by clk0)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_
          (removal check against rising-edge clock clk0)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ reset (in)
     2    0.03                           reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.20    0.66    0.16 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     2    0.02                           net369 (net)
                  0.20    0.00    0.16 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.06    0.29    0.45 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net367 (net)
                  0.06    0.00    0.45 ^ hold4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.28    0.25    0.70 ^ hold4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     2    0.03                           net370 (net)
                  0.28    0.00    0.70 ^ input100/A (sky130_fd_sc_hd__clkbuf_1)
                  0.11    0.16    0.86 ^ input100/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net100 (net)
                  0.11    0.00    0.86 ^ hold5/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.11    0.51    1.38 ^ hold5/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net371 (net)
                  0.11    0.00    1.38 ^ hold2/A (sky130_fd_sc_hd__buf_8)
                  0.21    0.21    1.59 ^ hold2/X (sky130_fd_sc_hd__buf_8)
    32    0.13                           net368 (net)
                  0.22    0.02    1.61 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/RESET_B (sky130_fd_sc_hd__sdfrtp_1)
                                  1.61   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.04                           clk0 (net)
                  0.51    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.26    0.26 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk0 (net)
                  0.05    0.00    0.26 ^ clkbuf_1_1__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.16    0.42 ^ clkbuf_1_1__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.05                           clknet_1_1__leaf_clk0 (net)
                  0.07    0.00    0.43 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    0.53   clock uncertainty
                          0.00    0.53   clock reconvergence pessimism
                          0.35    0.88   library removal time
                                  0.88   data required time
-----------------------------------------------------------------------------
                                  0.88   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                  0.74   slack (MET)


Startpoint: test_enable (input port clocked by clk0)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_
          (rising edge-triggered flip-flop clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v test_enable (in)
     2    0.03                           test_enable (net)
                  0.50    0.00   -0.50 v hold14/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.36   -0.13 v hold14/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net380 (net)
                  0.04    0.00   -0.13 v hold12/A (sky130_fd_sc_hd__clkbuf_1)
                  0.16    0.18    0.05 v hold12/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.03                           net378 (net)
                  0.16    0.00    0.05 v input102/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.16    0.21 v input102/X (sky130_fd_sc_hd__buf_6)
     1    0.01                           net102 (net)
                  0.03    0.00    0.21 v hold13/A (sky130_fd_sc_hd__buf_8)
                  0.11    0.17    0.37 v hold13/X (sky130_fd_sc_hd__buf_8)
    32    0.15                           net379 (net)
                  0.11    0.01    0.38 v grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/SCE (sky130_fd_sc_hd__sdfrtp_2)
                                  0.38   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.04                           clk0 (net)
                  0.51    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.26    0.26 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk0 (net)
                  0.05    0.00    0.26 ^ clkbuf_1_0__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.15    0.41 ^ clkbuf_1_0__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.04                           clknet_1_0__leaf_clk0 (net)
                  0.06    0.00    0.41 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_2)
                          0.10    0.51   clock uncertainty
                          0.00    0.51   clock reconvergence pessimism
                         -0.24    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)


Startpoint: test_enable (input port clocked by clk0)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_
          (rising edge-triggered flip-flop clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v test_enable (in)
     2    0.03                           test_enable (net)
                  0.50    0.00   -0.50 v hold14/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.36   -0.13 v hold14/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net380 (net)
                  0.04    0.00   -0.13 v hold12/A (sky130_fd_sc_hd__clkbuf_1)
                  0.16    0.18    0.05 v hold12/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.03                           net378 (net)
                  0.16    0.00    0.05 v input102/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.16    0.21 v input102/X (sky130_fd_sc_hd__buf_6)
     1    0.01                           net102 (net)
                  0.03    0.00    0.21 v hold13/A (sky130_fd_sc_hd__buf_8)
                  0.11    0.17    0.37 v hold13/X (sky130_fd_sc_hd__buf_8)
    32    0.15                           net379 (net)
                  0.12    0.02    0.39 v grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/SCE (sky130_fd_sc_hd__sdfrtp_1)
                                  0.39   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.04                           clk0 (net)
                  0.51    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.26    0.26 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk0 (net)
                  0.05    0.00    0.26 ^ clkbuf_1_1__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.16    0.42 ^ clkbuf_1_1__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.05                           clknet_1_1__leaf_clk0 (net)
                  0.07    0.00    0.43 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    0.53   clock uncertainty
                          0.00    0.53   clock reconvergence pessimism
                         -0.24    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)


Startpoint: test_enable (input port clocked by clk0)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_
          (rising edge-triggered flip-flop clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v test_enable (in)
     2    0.03                           test_enable (net)
                  0.50    0.00   -0.50 v hold14/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.36   -0.13 v hold14/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net380 (net)
                  0.04    0.00   -0.13 v hold12/A (sky130_fd_sc_hd__clkbuf_1)
                  0.16    0.18    0.05 v hold12/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.03                           net378 (net)
                  0.16    0.00    0.05 v input102/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.16    0.21 v input102/X (sky130_fd_sc_hd__buf_6)
     1    0.01                           net102 (net)
                  0.03    0.00    0.21 v hold13/A (sky130_fd_sc_hd__buf_8)
                  0.11    0.17    0.37 v hold13/X (sky130_fd_sc_hd__buf_8)
    32    0.15                           net379 (net)
                  0.12    0.02    0.39 v grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/SCE (sky130_fd_sc_hd__sdfrtp_1)
                                  0.39   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.04                           clk0 (net)
                  0.51    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.26    0.26 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk0 (net)
                  0.05    0.00    0.26 ^ clkbuf_1_1__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.16    0.42 ^ clkbuf_1_1__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.05                           clknet_1_1__leaf_clk0 (net)
                  0.07    0.00    0.43 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    0.53   clock uncertainty
                          0.00    0.53   clock reconvergence pessimism
                         -0.24    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)


Startpoint: test_enable (input port clocked by clk0)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_
          (rising edge-triggered flip-flop clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v test_enable (in)
     2    0.03                           test_enable (net)
                  0.50    0.00   -0.50 v hold14/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.36   -0.13 v hold14/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net380 (net)
                  0.04    0.00   -0.13 v hold12/A (sky130_fd_sc_hd__clkbuf_1)
                  0.16    0.18    0.05 v hold12/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.03                           net378 (net)
                  0.16    0.00    0.05 v input102/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.16    0.21 v input102/X (sky130_fd_sc_hd__buf_6)
     1    0.01                           net102 (net)
                  0.03    0.00    0.21 v hold13/A (sky130_fd_sc_hd__buf_8)
                  0.11    0.17    0.37 v hold13/X (sky130_fd_sc_hd__buf_8)
    32    0.15                           net379 (net)
                  0.12    0.02    0.39 v grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/SCE (sky130_fd_sc_hd__sdfrtp_1)
                                  0.39   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.04                           clk0 (net)
                  0.51    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.26    0.26 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk0 (net)
                  0.05    0.00    0.26 ^ clkbuf_1_1__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.16    0.42 ^ clkbuf_1_1__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.05                           clknet_1_1__leaf_clk0 (net)
                  0.07    0.00    0.43 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    0.53   clock uncertainty
                          0.00    0.53   clock reconvergence pessimism
                         -0.24    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)


Startpoint: test_enable (input port clocked by clk0)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_
          (rising edge-triggered flip-flop clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v test_enable (in)
     2    0.03                           test_enable (net)
                  0.50    0.00   -0.50 v hold14/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.36   -0.13 v hold14/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net380 (net)
                  0.04    0.00   -0.13 v hold12/A (sky130_fd_sc_hd__clkbuf_1)
                  0.16    0.18    0.05 v hold12/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.03                           net378 (net)
                  0.16    0.00    0.05 v input102/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.16    0.21 v input102/X (sky130_fd_sc_hd__buf_6)
     1    0.01                           net102 (net)
                  0.03    0.00    0.21 v hold13/A (sky130_fd_sc_hd__buf_8)
                  0.11    0.17    0.37 v hold13/X (sky130_fd_sc_hd__buf_8)
    32    0.15                           net379 (net)
                  0.12    0.02    0.39 v grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/SCE (sky130_fd_sc_hd__sdfrtp_1)
                                  0.39   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.04                           clk0 (net)
                  0.51    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.26    0.26 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk0 (net)
                  0.05    0.00    0.26 ^ clkbuf_1_1__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.16    0.42 ^ clkbuf_1_1__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.05                           clknet_1_1__leaf_clk0 (net)
                  0.07    0.00    0.43 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    0.53   clock uncertainty
                          0.00    0.53   clock reconvergence pessimism
                         -0.24    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)


Startpoint: cbx_8__1_.mem_top_ipin_9.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: cbx_8__1_.mem_top_ipin_9.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.05                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.29    0.29 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.10                           clknet_0_prog_clk (net)
                  0.12    0.00    0.29 ^ clkbuf_2_2__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.22    0.27    0.57 ^ clkbuf_2_2__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    30    0.21                           clknet_2_2__leaf_prog_clk (net)
                  0.22    0.01    0.57 ^ clkbuf_leaf_11_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.17    0.74 ^ clkbuf_leaf_11_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.01                           clknet_leaf_11_prog_clk (net)
                  0.04    0.00    0.74 ^ cbx_8__1_.mem_top_ipin_9.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.14    0.40    1.14 ^ cbx_8__1_.mem_top_ipin_9.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_2)
     4    0.03                           cbx_8__1_.mem_top_ipin_9.mem_out[0] (net)
                  0.14    0.00    1.14 ^ cbx_8__1_.mem_top_ipin_9.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_2)
                                  1.14   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.05                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.32    0.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.10                           clknet_0_prog_clk (net)
                  0.12    0.01    0.32 ^ clkbuf_2_2__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.22    0.30    0.63 ^ clkbuf_2_2__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    30    0.21                           clknet_2_2__leaf_prog_clk (net)
                  0.22    0.01    0.63 ^ clkbuf_leaf_13_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.83 ^ clkbuf_leaf_13_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.03                           clknet_leaf_13_prog_clk (net)
                  0.05    0.00    0.83 ^ cbx_8__1_.mem_top_ipin_9.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.10    0.93   clock uncertainty
                         -0.06    0.87   clock reconvergence pessimism
                         -0.05    0.82   library hold time
                                  0.82   data required time
-----------------------------------------------------------------------------
                                  0.82   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.sky130_fd_sc_hd__dfrtp_1_1_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_ff_0_D_0.sky130_fd_sc_hd__dfrtp_1_0_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.05                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.29    0.29 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.10                           clknet_0_prog_clk (net)
                  0.12    0.00    0.29 ^ clkbuf_2_3__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.20    0.26    0.55 ^ clkbuf_2_3__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    26    0.19                           clknet_2_3__leaf_prog_clk (net)
                  0.20    0.01    0.55 ^ clkbuf_leaf_24_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.18    0.74 ^ clkbuf_leaf_24_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    12    0.04                           clknet_leaf_24_prog_clk (net)
                  0.06    0.00    0.74 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.14    0.38    1.12 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.sky130_fd_sc_hd__dfrtp_1_1_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.02                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.ccff_tail (net)
                  0.14    0.00    1.12 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_ff_0_D_0.sky130_fd_sc_hd__dfrtp_1_0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.12   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.05                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.32    0.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.10                           clknet_0_prog_clk (net)
                  0.12    0.00    0.32 ^ clkbuf_2_3__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.20    0.28    0.61 ^ clkbuf_2_3__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    26    0.19                           clknet_2_3__leaf_prog_clk (net)
                  0.20    0.01    0.61 ^ clkbuf_leaf_24_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.20    0.82 ^ clkbuf_leaf_24_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    12    0.04                           clknet_leaf_24_prog_clk (net)
                  0.06    0.00    0.82 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_ff_0_D_0.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.92   clock uncertainty
                         -0.08    0.84   clock reconvergence pessimism
                         -0.05    0.79   library hold time
                                  0.79   data required time
-----------------------------------------------------------------------------
                                  0.79   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: sb_8__1_.mem_left_track_13.sky130_fd_sc_hd__dfrtp_1_1_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_8__1_.mem_left_track_13.sky130_fd_sc_hd__dfrtp_1_2_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.05                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.29    0.29 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.10                           clknet_0_prog_clk (net)
                  0.12    0.00    0.29 ^ clkbuf_2_0__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.20    0.26    0.55 ^ clkbuf_2_0__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    24    0.19                           clknet_2_0__leaf_prog_clk (net)
                  0.20    0.00    0.56 ^ clkbuf_leaf_5_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    0.75 ^ clkbuf_leaf_5_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.05                           clknet_leaf_5_prog_clk (net)
                  0.07    0.00    0.75 ^ sb_8__1_.mem_left_track_13.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.15    0.39    1.13 ^ sb_8__1_.mem_left_track_13.sky130_fd_sc_hd__dfrtp_1_1_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.02                           sb_8__1_.mem_left_track_13.mem_out[1] (net)
                  0.15    0.00    1.13 ^ sb_8__1_.mem_left_track_13.sky130_fd_sc_hd__dfrtp_1_2_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.13   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.05                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.32    0.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.10                           clknet_0_prog_clk (net)
                  0.12    0.00    0.32 ^ clkbuf_2_0__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.20    0.29    0.61 ^ clkbuf_2_0__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    24    0.19                           clknet_2_0__leaf_prog_clk (net)
                  0.20    0.00    0.62 ^ clkbuf_leaf_5_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.21    0.83 ^ clkbuf_leaf_5_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.05                           clknet_leaf_5_prog_clk (net)
                  0.07    0.00    0.83 ^ sb_8__1_.mem_left_track_13.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.93   clock uncertainty
                         -0.08    0.85   clock reconvergence pessimism
                         -0.05    0.80   library hold time
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: cby_8__1_.cby_8__8_.mem_right_ipin_12.sky130_fd_sc_hd__dfrtp_1_2_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: cby_8__1_.cby_8__8_.mem_right_ipin_12.sky130_fd_sc_hd__dfrtp_1_3_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.05                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.29    0.29 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.10                           clknet_0_prog_clk (net)
                  0.12    0.00    0.29 ^ clkbuf_2_0__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.20    0.26    0.55 ^ clkbuf_2_0__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    24    0.19                           clknet_2_0__leaf_prog_clk (net)
                  0.20    0.01    0.56 ^ clkbuf_leaf_53_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    0.75 ^ clkbuf_leaf_53_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.04                           clknet_leaf_53_prog_clk (net)
                  0.07    0.00    0.75 ^ cby_8__1_.cby_8__8_.mem_right_ipin_12.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.15    0.39    1.13 ^ cby_8__1_.cby_8__8_.mem_right_ipin_12.sky130_fd_sc_hd__dfrtp_1_2_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.02                           cby_8__1_.cby_8__8_.mem_right_ipin_12.mem_out[2] (net)
                  0.15    0.00    1.13 ^ cby_8__1_.cby_8__8_.mem_right_ipin_12.sky130_fd_sc_hd__dfrtp_1_3_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.13   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.05                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.32    0.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.10                           clknet_0_prog_clk (net)
                  0.12    0.00    0.32 ^ clkbuf_2_0__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.20    0.29    0.61 ^ clkbuf_2_0__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    24    0.19                           clknet_2_0__leaf_prog_clk (net)
                  0.20    0.01    0.62 ^ clkbuf_leaf_53_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.21    0.83 ^ clkbuf_leaf_53_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.04                           clknet_leaf_53_prog_clk (net)
                  0.07    0.00    0.83 ^ cby_8__1_.cby_8__8_.mem_right_ipin_12.sky130_fd_sc_hd__dfrtp_1_3_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.93   clock uncertainty
                         -0.08    0.85   clock reconvergence pessimism
                         -0.05    0.80   library hold time
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: cbx_8__1_.mem_top_ipin_0.sky130_fd_sc_hd__dfrtp_1_1_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: cbx_8__1_.mem_top_ipin_0.sky130_fd_sc_hd__dfrtp_1_2_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.05                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.29    0.29 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.10                           clknet_0_prog_clk (net)
                  0.12    0.00    0.29 ^ clkbuf_2_2__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.22    0.27    0.57 ^ clkbuf_2_2__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    30    0.21                           clknet_2_2__leaf_prog_clk (net)
                  0.22    0.00    0.57 ^ clkbuf_leaf_12_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18    0.76 ^ clkbuf_leaf_12_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.03                           clknet_leaf_12_prog_clk (net)
                  0.05    0.00    0.76 ^ cbx_8__1_.mem_top_ipin_0.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.13    0.40    1.15 ^ cbx_8__1_.mem_top_ipin_0.sky130_fd_sc_hd__dfrtp_1_1_/Q (sky130_fd_sc_hd__dfrtp_2)
     5    0.02                           cbx_8__1_.mem_top_ipin_0.mem_out[1] (net)
                  0.13    0.00    1.15 ^ cbx_8__1_.mem_top_ipin_0.sky130_fd_sc_hd__dfrtp_1_2_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.15   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.05                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.32    0.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.10                           clknet_0_prog_clk (net)
                  0.12    0.01    0.32 ^ clkbuf_2_2__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.22    0.30    0.63 ^ clkbuf_2_2__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    30    0.21                           clknet_2_2__leaf_prog_clk (net)
                  0.22    0.00    0.63 ^ clkbuf_leaf_15_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.19    0.83 ^ clkbuf_leaf_15_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     5    0.02                           clknet_leaf_15_prog_clk (net)
                  0.04    0.00    0.83 ^ cbx_8__1_.mem_top_ipin_0.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.93   clock uncertainty
                         -0.06    0.87   clock reconvergence pessimism
                         -0.05    0.81   library hold time
                                  0.81   data required time
-----------------------------------------------------------------------------
                                  0.81   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


