<stg><name>tpgPatternCheckerBoard</name>


<trans_list>

<trans id="105" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:0 %color_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %color

]]></Node>
<StgValue><ssdm name="color_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:1 %height_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %height

]]></Node>
<StgValue><ssdm name="height_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:2 %width_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %width

]]></Node>
<StgValue><ssdm name="width_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3 %x_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4 %y_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %y

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="16">
<![CDATA[
entry:5 %trunc_ln1506 = trunc i16 %x_read

]]></Node>
<StgValue><ssdm name="trunc_ln1506"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:6 %add_ln1510 = add i14 %width_read, i14 15

]]></Node>
<StgValue><ssdm name="add_ln1510"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:7 %trunc_ln5 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add_ln1510, i32 4, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:8 %barWidthMinSamples = add i10 %trunc_ln5, i10 1023

]]></Node>
<StgValue><ssdm name="barWidthMinSamples"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:9 %add_ln1511 = add i14 %height_read, i14 15

]]></Node>
<StgValue><ssdm name="add_ln1511"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:10 %icmp_ln1518 = icmp_eq  i16 %x_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1518"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:11 %or_ln1518 = or i16 %x_read, i16 %y_read

]]></Node>
<StgValue><ssdm name="or_ln1518"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:12 %icmp_ln1518_1 = icmp_eq  i16 %or_ln1518, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1518_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8">
<![CDATA[
entry:13 %vBarSel_2_load = load i8 %vBarSel_2

]]></Node>
<StgValue><ssdm name="vBarSel_2_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="8">
<![CDATA[
entry:14 %trunc_ln1073 = trunc i8 %vBarSel_2_load

]]></Node>
<StgValue><ssdm name="trunc_ln1073"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="10">
<![CDATA[
entry:15 %yCount_V_3_load = load i10 %yCount_V_3

]]></Node>
<StgValue><ssdm name="yCount_V_3_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:16 %br_ln1518 = br i1 %icmp_ln1518_1, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln1518"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1518_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else:0 %tmp = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add_ln1511, i32 4, i32 13

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1518_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="10">
<![CDATA[
if.else:1 %zext_ln1542 = zext i10 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln1542"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1518_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.else:2 %ret_V = add i11 %zext_ln1542, i11 2047

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1518_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="10">
<![CDATA[
if.else:3 %zext_ln1073 = zext i10 %yCount_V_3_load

]]></Node>
<StgValue><ssdm name="zext_ln1073"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1518_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.else:4 %icmp_ln1073 = icmp_slt  i11 %zext_ln1073, i11 %ret_V

]]></Node>
<StgValue><ssdm name="icmp_ln1073"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1518_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:5 %and_ln1523 = and i1 %icmp_ln1073, i1 %icmp_ln1518

]]></Node>
<StgValue><ssdm name="and_ln1523"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1518_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else:6 %br_ln1523 = br i1 %and_ln1523, void %if.else19, void %if.then18

]]></Node>
<StgValue><ssdm name="br_ln1523"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1518_1" val="0"/>
<literal name="and_ln1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else19:0 %br_ln1527 = br i1 %icmp_ln1518, void %VITIS_LOOP_1533_1, void %if.then22

]]></Node>
<StgValue><ssdm name="br_ln1527"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1518_1" val="0"/>
<literal name="and_ln1523" val="0"/>
<literal name="icmp_ln1518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then22:0 %store_ln1529 = store i10 0, i10 %yCount_V_3

]]></Node>
<StgValue><ssdm name="store_ln1529"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1518_1" val="0"/>
<literal name="and_ln1523" val="0"/>
<literal name="icmp_ln1518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then22:1 %add_ln1530 = add i8 %vBarSel_2_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln1530"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1518_1" val="0"/>
<literal name="and_ln1523" val="0"/>
<literal name="icmp_ln1518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then22:2 %xor_ln1530 = xor i1 %trunc_ln1073, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1530"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1518_1" val="0"/>
<literal name="and_ln1523" val="0"/>
<literal name="icmp_ln1518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then22:3 %store_ln1530 = store i8 %add_ln1530, i8 %vBarSel_2

]]></Node>
<StgValue><ssdm name="store_ln1530"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1518_1" val="0"/>
<literal name="and_ln1523" val="0"/>
<literal name="icmp_ln1518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
if.then22:4 %br_ln1531 = br void %VITIS_LOOP_1533_1

]]></Node>
<StgValue><ssdm name="br_ln1531"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1518_1" val="0"/>
<literal name="and_ln1523" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then18:0 %add_ln886 = add i10 %yCount_V_3_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln886"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1518_1" val="0"/>
<literal name="and_ln1523" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then18:1 %store_ln886 = store i10 %add_ln886, i10 %yCount_V_3

]]></Node>
<StgValue><ssdm name="store_ln886"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1518_1" val="0"/>
<literal name="and_ln1523" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
if.then18:2 %br_ln1526 = br void %VITIS_LOOP_1533_1

]]></Node>
<StgValue><ssdm name="br_ln1526"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1518_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then:0 %store_ln1520 = store i10 0, i10 %yCount_V_3

]]></Node>
<StgValue><ssdm name="store_ln1520"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1518_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then:1 %store_ln1521 = store i8 0, i8 %vBarSel_2

]]></Node>
<StgValue><ssdm name="store_ln1521"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1518_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
if.then:2 %br_ln1522 = br void %VITIS_LOOP_1533_1

]]></Node>
<StgValue><ssdm name="br_ln1522"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
VITIS_LOOP_1533_1:0 %vBarSel_2_loc_2 = phi i1 0, void %if.then, i1 %trunc_ln1073, void %if.then18, i1 %xor_ln1530, void %if.then22, i1 %trunc_ln1073, void %if.else19

]]></Node>
<StgValue><ssdm name="vBarSel_2_loc_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1533_1:1 %cmp61 = icmp_eq  i8 %color_read, i8 0

]]></Node>
<StgValue><ssdm name="cmp61"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_1533_1:2 %cmp84 = icmp_ne  i8 %color_read, i8 1

]]></Node>
<StgValue><ssdm name="cmp84"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="3">
<![CDATA[
VITIS_LOOP_1533_1:3 %hBarSel_3_load = load i3 %hBarSel_3

]]></Node>
<StgValue><ssdm name="hBarSel_3_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_1533_1:4 %xCount_V_3_load = load i10 %xCount_V_3

]]></Node>
<StgValue><ssdm name="xCount_V_3_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1533_1:5 %br_ln1536 = br i1 %icmp_ln1518, void %if.else33, void %if.then29

]]></Node>
<StgValue><ssdm name="br_ln1536"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else33:0 %icmp_ln1073_3 = icmp_ult  i10 %xCount_V_3_load, i10 %barWidthMinSamples

]]></Node>
<StgValue><ssdm name="icmp_ln1073_3"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else33:1 %br_ln1541 = br i1 %icmp_ln1073_3, void %if.else41, void %if.then37

]]></Node>
<StgValue><ssdm name="br_ln1541"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1518" val="0"/>
<literal name="icmp_ln1073_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.else41:0 %sub_ln887 = sub i10 %xCount_V_3_load, i10 %barWidthMinSamples

]]></Node>
<StgValue><ssdm name="sub_ln887"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1518" val="0"/>
<literal name="icmp_ln1073_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.else41:1 %store_ln887 = store i10 %sub_ln887, i10 %xCount_V_3

]]></Node>
<StgValue><ssdm name="store_ln887"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1518" val="0"/>
<literal name="icmp_ln1073_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else41:2 %add_ln1548 = add i3 %hBarSel_3_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1548"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1518" val="0"/>
<literal name="icmp_ln1073_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.else41:3 %store_ln1548 = store i3 %add_ln1548, i3 %hBarSel_3

]]></Node>
<StgValue><ssdm name="store_ln1548"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1518" val="0"/>
<literal name="icmp_ln1073_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
if.else41:4 %br_ln0 = br void %if.end53_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1518" val="0"/>
<literal name="icmp_ln1073_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then37:0 %add_ln886_4 = add i10 %xCount_V_3_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln886_4"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1518" val="0"/>
<literal name="icmp_ln1073_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then37:1 %store_ln886 = store i10 %add_ln886_4, i10 %xCount_V_3

]]></Node>
<StgValue><ssdm name="store_ln886"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1518" val="0"/>
<literal name="icmp_ln1073_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
if.then37:2 %br_ln1544 = br void %if.end53_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1544"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then29:0 %store_ln1538 = store i3 0, i3 %hBarSel_3

]]></Node>
<StgValue><ssdm name="store_ln1538"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.then29:1 %store_ln1539 = store i10 0, i10 %xCount_V_3

]]></Node>
<StgValue><ssdm name="store_ln1539"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
if.then29:2 %br_ln1540 = br void %if.end53_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1540"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
if.end53_ifconv:0 %hBarSel_3_loc_1 = phi i3 0, void %if.then29, i3 %hBarSel_3_load, void %if.then37, i3 %add_ln1548, void %if.else41

]]></Node>
<StgValue><ssdm name="hBarSel_3_loc_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="1" op_3_bw="3">
<![CDATA[
if.end53_ifconv:1 %tBarSel = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i3, i1 %vBarSel_2_loc_2, i1 0, i3 %hBarSel_3_loc_1

]]></Node>
<StgValue><ssdm name="tBarSel"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="5">
<![CDATA[
if.end53_ifconv:2 %zext_ln1555 = zext i5 %tBarSel

]]></Node>
<StgValue><ssdm name="zext_ln1555"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end53_ifconv:3 %tpgCheckerBoardArray_addr = getelementptr i2 %tpgCheckerBoardArray, i64 0, i64 %zext_ln1555

]]></Node>
<StgValue><ssdm name="tpgCheckerBoardArray_addr"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="5">
<![CDATA[
if.end53_ifconv:4 %tpgCheckerBoardArray_load = load i5 %tpgCheckerBoardArray_addr

]]></Node>
<StgValue><ssdm name="tpgCheckerBoardArray_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end53_ifconv:23 %sel_tmp1 = xor i1 %cmp61, i1 1

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end53_ifconv:24 %and_ln1560 = and i1 %trunc_ln1506, i1 %sel_tmp1

]]></Node>
<StgValue><ssdm name="and_ln1560"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end53_ifconv:25 %and_ln1560_1 = and i1 %and_ln1560, i1 %cmp84

]]></Node>
<StgValue><ssdm name="and_ln1560_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="67" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="5">
<![CDATA[
if.end53_ifconv:4 %tpgCheckerBoardArray_load = load i5 %tpgCheckerBoardArray_addr

]]></Node>
<StgValue><ssdm name="tpgCheckerBoardArray_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="2">
<![CDATA[
if.end53_ifconv:5 %sext_ln1555 = sext i2 %tpgCheckerBoardArray_load

]]></Node>
<StgValue><ssdm name="sext_ln1555"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="3">
<![CDATA[
if.end53_ifconv:6 %zext_ln1555_1 = zext i3 %sext_ln1555

]]></Node>
<StgValue><ssdm name="zext_ln1555_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end53_ifconv:7 %tpgBarSelRgb_r15_addr = getelementptr i2 %tpgBarSelRgb_r15, i64 0, i64 %zext_ln1555_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r15_addr"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="3">
<![CDATA[
if.end53_ifconv:8 %tpgBarSelRgb_r15_load = load i3 %tpgBarSelRgb_r15_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r15_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp61" val="1"/>
<literal name="and_ln1560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end53_ifconv:10 %tpgBarSelRgb_g13_addr = getelementptr i2 %tpgBarSelRgb_g13, i64 0, i64 %zext_ln1555_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g13_addr"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp61" val="1"/>
<literal name="and_ln1560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="3">
<![CDATA[
if.end53_ifconv:11 %tpgBarSelRgb_g13_load = load i3 %tpgBarSelRgb_g13_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g13_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end53_ifconv:13 %tpgBarSelRgb_b11_addr = getelementptr i2 %tpgBarSelRgb_b11, i64 0, i64 %zext_ln1555_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b11_addr"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="3">
<![CDATA[
if.end53_ifconv:14 %tpgBarSelRgb_b11_load = load i3 %tpgBarSelRgb_b11_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b11_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end53_ifconv:16 %tpgBarSelYuv_y21_addr = getelementptr i8 %tpgBarSelYuv_y21, i64 0, i64 %zext_ln1555_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y21_addr"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="3">
<![CDATA[
if.end53_ifconv:17 %tpgBarSelYuv_y21_load = load i3 %tpgBarSelYuv_y21_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y21_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end53_ifconv:18 %tpgBarSelYuv_v19_addr = getelementptr i8 %tpgBarSelYuv_v19, i64 0, i64 %zext_ln1555_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v19_addr"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="3">
<![CDATA[
if.end53_ifconv:19 %tpgBarSelYuv_v19_load = load i3 %tpgBarSelYuv_v19_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v19_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp61" val="0"/>
<literal name="and_ln1560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end53_ifconv:20 %tpgBarSelYuv_u17_addr = getelementptr i8 %tpgBarSelYuv_u17, i64 0, i64 %zext_ln1555_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u17_addr"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp61" val="0"/>
<literal name="and_ln1560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="3">
<![CDATA[
if.end53_ifconv:21 %tpgBarSelYuv_u17_load = load i3 %tpgBarSelYuv_u17_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u17_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="82" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="3">
<![CDATA[
if.end53_ifconv:8 %tpgBarSelRgb_r15_load = load i3 %tpgBarSelRgb_r15_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r15_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="2">
<![CDATA[
if.end53_ifconv:9 %tpgBarSelRgb_r_load_cast = sext i2 %tpgBarSelRgb_r15_load

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load_cast"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp61" val="1"/>
<literal name="and_ln1560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="3">
<![CDATA[
if.end53_ifconv:11 %tpgBarSelRgb_g13_load = load i3 %tpgBarSelRgb_g13_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g13_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp61" val="1"/>
<literal name="and_ln1560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="2">
<![CDATA[
if.end53_ifconv:12 %sext_ln259 = sext i2 %tpgBarSelRgb_g13_load

]]></Node>
<StgValue><ssdm name="sext_ln259"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="3">
<![CDATA[
if.end53_ifconv:14 %tpgBarSelRgb_b11_load = load i3 %tpgBarSelRgb_b11_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b11_load"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="2">
<![CDATA[
if.end53_ifconv:15 %tpgBarSelRgb_b_load_cast = sext i2 %tpgBarSelRgb_b11_load

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load_cast"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="3">
<![CDATA[
if.end53_ifconv:17 %tpgBarSelYuv_y21_load = load i3 %tpgBarSelYuv_y21_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y21_load"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="3">
<![CDATA[
if.end53_ifconv:19 %tpgBarSelYuv_v19_load = load i3 %tpgBarSelYuv_v19_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v19_load"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp61" val="0"/>
<literal name="and_ln1560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="3">
<![CDATA[
if.end53_ifconv:21 %tpgBarSelYuv_u17_load = load i3 %tpgBarSelYuv_u17_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u17_load"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end53_ifconv:22 %sel_tmp = select i1 %cmp61, i8 %sext_ln259, i8 %tpgBarSelYuv_u17_load

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end53_ifconv:26 %pix_val_V_9 = select i1 %and_ln1560_1, i8 %tpgBarSelYuv_v19_load, i8 %sel_tmp

]]></Node>
<StgValue><ssdm name="pix_val_V_9"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end53_ifconv:27 %pix_val_V = select i1 %cmp61, i8 %tpgBarSelRgb_r_load_cast, i8 %tpgBarSelYuv_y21_load

]]></Node>
<StgValue><ssdm name="pix_val_V"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end53_ifconv:28 %pix_val_V_10 = select i1 %cmp61, i8 %tpgBarSelRgb_b_load_cast, i8 %tpgBarSelYuv_v19_load

]]></Node>
<StgValue><ssdm name="pix_val_V_10"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="24" op_1_bw="8">
<![CDATA[
if.end53_ifconv:29 %mrv = insertvalue i24 <undef>, i8 %pix_val_V

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="24" op_0_bw="24" op_1_bw="8">
<![CDATA[
if.end53_ifconv:30 %mrv_1 = insertvalue i24 %mrv, i8 %pix_val_V_9

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="24" op_0_bw="24" op_1_bw="8">
<![CDATA[
if.end53_ifconv:31 %mrv_2 = insertvalue i24 %mrv_1, i8 %pix_val_V_10

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="24">
<![CDATA[
if.end53_ifconv:32 %ret_ln1571 = ret i24 %mrv_2

]]></Node>
<StgValue><ssdm name="ret_ln1571"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
