<dec f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='61' type='const bool'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='215' u='r' c='_ZNK4llvm19MachineRegisterInfo25shouldTrackSubRegLivenessERKNS_19TargetRegisterClassE'/>
<offset>264</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='60'>/// Whether the class supports two (or more) disjunct subregister indices.</doc>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='373' u='r' c='_ZNK4llvm17ScheduleDAGInstrs16getLaneMaskForMOERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='1301' u='r' c='_ZL16canRenameUpToDefRN4llvm12MachineInstrERNS_12LiveRegUnitsERNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoE'/>
