/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/tra_mes_bufTMR.v                                                              *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 05/12/2022 13:28:37                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Documents/GitHub/mopshub_triplicated/triplicated/mopshub_top_board_16/hdl *
 * cmd     : /mnt/c/Users/Lucas/Documents/GitHub/mopshub_triplicated/tmrg-master/bin/tmrg -vv -c    *
 *           tmrg.cfg                                                                               *
 * tmrg rev: b25f042058e4e97751df2a0933c24aeadd5a78a5                                               *
 *                                                                                                  *
 * src file: tra_mes_buf.v                                                                          *
 *           Git SHA           : b25f042058e4e97751df2a0933c24aeadd5a78a5 (?? tra_mes_buf.v)        *
 *           Modification time : 2022-12-04 13:14:07                                                *
 *           File Size         : 1305                                                               *
 *           MD5 hash          : 015afb688ae0b9b81145410100272b7f                                   *
 *                                                                                                  *
 ****************************************************************************************************/

`resetall 
`timescale  1ns/10ps
module buffer_tra_dataTMR(
  input wire  clk ,
  input wire [75:0] data_tra_in ,
  input wire  buffer_en ,
  input wire  rst ,
  input wire  debug_mode ,
  output wire [4:0] data_tra_select ,
  output wire [75:0] data_tra_out 
);
wire rstC;
wire rstB;
wire rstA;
wire [75:0] data_tra_inC;
wire [75:0] data_tra_inB;
wire [75:0] data_tra_inA;
wire clkC;
wire clkB;
wire clkA;
wire [4:0] bus_idC;
wire [4:0] bus_idB;
wire [4:0] bus_idA;
wire buffer_enC;
wire buffer_enB;
wire buffer_enA;
wor data_tra_select_regTmrError;
wire [4:0] data_tra_select_reg;
wor data_tra_regTmrError;
wire [75:0] data_tra_reg;
reg  [75:0] data_tra_regA ;
reg  [75:0] data_tra_regB ;
reg  [75:0] data_tra_regC ;
reg  [4:0] data_tra_select_regA ;
reg  [4:0] data_tra_select_regB ;
reg  [4:0] data_tra_select_regC ;
wire [4:0] bus_id;
initial
  data_tra_regA =  76'd0;
initial
  data_tra_regB =  76'd0;
initial
  data_tra_regC =  76'd0;
initial
  data_tra_select_regA =  5'd0;
initial
  data_tra_select_regB =  5'd0;
initial
  data_tra_select_regC =  5'd0;
assign bus_id =  (debug_mode==0) ? data_tra_in[28:24]  : 5'd0;
wire [4:0] data_tra_select_regV =  data_tra_select_reg;
wire [75:0] data_tra_regV =  data_tra_reg;

always @( posedge clkA )
  begin
    if (!rstA)
      data_tra_select_regA <= 5'd0;
    else
      if (buffer_enA)
        data_tra_select_regA <= bus_idA;
      else
        data_tra_select_regA <= data_tra_select_regA;
  end

always @( posedge clkB )
  begin
    if (!rstB)
      data_tra_select_regB <= 5'd0;
    else
      if (buffer_enB)
        data_tra_select_regB <= bus_idB;
      else
        data_tra_select_regB <= data_tra_select_regB;
  end

always @( posedge clkC )
  begin
    if (!rstC)
      data_tra_select_regC <= 5'd0;
    else
      if (buffer_enC)
        data_tra_select_regC <= bus_idC;
      else
        data_tra_select_regC <= data_tra_select_regC;
  end

always @( posedge clkA )
  begin
    if (!rstA)
      data_tra_regA <= 76'd0;
    else
      if (buffer_enA)
        data_tra_regA <= data_tra_inA;
      else
        data_tra_regA <= data_tra_regA;
  end

always @( posedge clkB )
  begin
    if (!rstB)
      data_tra_regB <= 76'd0;
    else
      if (buffer_enB)
        data_tra_regB <= data_tra_inB;
      else
        data_tra_regB <= data_tra_regB;
  end

always @( posedge clkC )
  begin
    if (!rstC)
      data_tra_regC <= 76'd0;
    else
      if (buffer_enC)
        data_tra_regC <= data_tra_inC;
      else
        data_tra_regC <= data_tra_regC;
  end
assign data_tra_out =  data_tra_reg;
assign data_tra_select =  data_tra_select_reg;

majorityVoter #(.WIDTH(76)) data_tra_regVoter (
    .inA(data_tra_regA),
    .inB(data_tra_regB),
    .inC(data_tra_regC),
    .out(data_tra_reg),
    .tmrErr(data_tra_regTmrError)
    );

majorityVoter #(.WIDTH(5)) data_tra_select_regVoter (
    .inA(data_tra_select_regA),
    .inB(data_tra_select_regB),
    .inC(data_tra_select_regC),
    .out(data_tra_select_reg),
    .tmrErr(data_tra_select_regTmrError)
    );

fanout buffer_enFanout (
    .in(buffer_en),
    .outA(buffer_enA),
    .outB(buffer_enB),
    .outC(buffer_enC)
    );

fanout #(.WIDTH(5)) bus_idFanout (
    .in(bus_id),
    .outA(bus_idA),
    .outB(bus_idB),
    .outC(bus_idC)
    );

fanout clkFanout (
    .in(clk),
    .outA(clkA),
    .outB(clkB),
    .outC(clkC)
    );

fanout #(.WIDTH(76)) data_tra_inFanout (
    .in(data_tra_in),
    .outA(data_tra_inA),
    .outB(data_tra_inB),
    .outC(data_tra_inC)
    );

fanout rstFanout (
    .in(rst),
    .outA(rstA),
    .outB(rstB),
    .outC(rstC)
    );
endmodule

