$date
	Sat Aug 01 21:40:38 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module gates $end
$var wire 1 ! F $end
$var wire 1 " a10 $end
$var wire 1 # a11 $end
$var wire 1 $ a3 $end
$var wire 1 % a4 $end
$var wire 1 & a5 $end
$var wire 1 ' a6 $end
$var wire 1 ( a7 $end
$var wire 1 ) a8 $end
$var wire 1 * a9 $end
$var wire 1 + n0 $end
$var wire 1 , n1 $end
$var wire 1 - n2 $end
$var wire 1 . n3 $end
$var reg 1 / inA $end
$var reg 1 0 inB $end
$var reg 1 1 inC $end
$var reg 1 2 inD $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
02
01
00
0/
1.
1-
1,
1+
1*
1)
1(
1'
1&
1%
1$
1#
1"
1!
$end
#1
0!
0$
0.
12
#2
1!
1.
1$
0-
02
11
#3
0.
12
#4
0!
1.
1&
0%
1-
0,
02
01
10
#5
0&
1%
0.
12
#6
1!
1.
1&
0-
02
11
#7
0.
12
#8
1!
1.
1-
1(
1'
1,
0+
02
01
00
1/
#9
0!
0'
0.
12
#10
1!
1.
1'
0-
02
11
#11
0!
0(
0.
12
#12
1.
1*
0)
1-
1(
0,
02
01
10
#13
0*
1)
0.
12
#14
0"
1.
1*
0-
02
11
#15
0#
1"
0.
12
#16
