package frontend

import chisel3._
import chisel3.util._
import freechips.rocketchip.config._
class FetchIO extends Bundle {
  // val 
}
class IFU()(implicit p: Parameters) extends Module{





  val pc = RegInit(0.U)


}