# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../src/add_pipe/add_pipe.vhd" \
"../../../../src/add_pipe/add_pipe_tb.vhd" \

# Do not sort compile order
nosort
