#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Dec 11 04:21:54 2019
# Process ID: 10264
# Current directory: D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17048 D:\K7_FMC_PCIE\K7FMC_PCIEDMA_DEMO\xilinx\kc705\KC705_Gen2x8If128\axi_spi_xcross\axi_spi.xpr
# Log file: D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/vivado.log
# Journal file: D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.srcs/sources_1/bd/axi_spi_top/axi_spi_top.bd}
add_files -scan_for_includes {D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/hdl/KC705_Gen2x8If128.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/rxc_engine_ultrascale.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/fifo_packer_128.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/shiftreg.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/async_fifo.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/cross_domain_signal.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/sync_fifo.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/chnl_tester.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/tx_data_pipeline.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/engine_layer.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/rx_port_reader.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/translation_altera.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/rxc_engine_classic.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/tx_port_32.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/scsdpram.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/interrupt.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/offset_flag_to_one_hot.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/ram_1clk_1w_1r.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/tx_port_buffer_32.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/interrupt_controller.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/tx_multiplexer.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/fifo_packer_32.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/ultrascale.vh D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/counter.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/ram_2clk_1w_1r.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/txc_engine_ultrascale.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/tlp.vh D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/txr_engine_classic.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/widths.vh D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/tx_port_buffer_64.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/tx_hdr_fifo.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/tx_port_128.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/tx_port_buffer_128.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/tx_multiplexer_128.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/one_hot_mux.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/xilinx.vh D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/riffa.vh D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/ff.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/sg_list_requester.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/channel_32.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/rxc_engine_128.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/reorder_queue_output.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/channel_128.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/sg_list_reader_32.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/translation_xilinx.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/reset_extender.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/functions.vh D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/register.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/tx_port_channel_gate_64.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/recv_credit_flow_ctrl.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/rx_port_requester_mux.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/rx_port_128.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/sg_list_reader_128.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/fifo.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/mux.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/rx_engine_classic.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/tx_multiplexer_32.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/tx_engine.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/tx_engine_ultrascale.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/rxr_engine_128.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/tx_port_writer.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/fifo_packer_64.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/offset_to_mask.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/tx_engine_selector.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/async_fifo_fwft.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/txc_engine_classic.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/schedules.vh D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/tx_alignment_pipeline.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/rxr_engine_ultrascale.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/rx_port_64.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/riffa.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/tx_port_channel_gate_128.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/txr_engine_ultrascale.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/types.vh D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/reset_controller.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/rx_port_channel_gate.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/tx_port_monitor_32.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/rxr_engine_classic.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/pipeline.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/tx_port_64.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/rx_engine_ultrascale.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/channel_64.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/registers.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/syncff.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/demux.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/tx_data_shift.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/sg_list_reader_64.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/tx_engine_classic.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/tx_port_channel_gate_32.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/tx_port_monitor_64.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/altera.vh D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/tx_data_fifo.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/tx_multiplexer_64.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/trellis.vh D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/channel.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/tx_port_monitor_128.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/reorder_queue.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/reorder_queue_input.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/rx_port_32.v D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/rotate.v}
update_compile_order -fileset sources_1
add_files -scan_for_includes D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/ip/PCIeGen2x8If128.xci
export_ip_user_files -of_objects  [get_files  D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/ip/PCIeGen2x8If128.xci] -lib_map_path [list {modelsim=D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.cache/compile_simlib/modelsim} {questa=D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.cache/compile_simlib/questa} {riviera=D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.cache/compile_simlib/riviera} {activehdl=D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/riffa_wrapper_kc705.v
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/translation_altera.v]
set_property is_enabled false [get_files  D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/riffa_hdl/altera.vh]
create_bd_cell -type module -reference KC705_Gen2x8If128 KC705_Gen2x8If128_0
create_bd_cell -type module -reference KC705_Gen2x8If128 KC705_Gen2x8If128_0
create_bd_cell -type module -reference KC705_Gen2x8If128 KC705_Gen2x8If128_0
set_property generate_synth_checkpoint 0 [get_files PCIeGen2x8If128.xci]
create_bd_cell -type module -reference KC705_Gen2x8If128 KC705_Gen2x8If128_0
update_compile_order -fileset sources_1
set_property GENERATE_SYNTH_CHECKPOINT 1 [get_files D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/ip/PCIeGen2x8If128.xci]
open_bd_design {D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.srcs/sources_1/bd/axi_spi_top/axi_spi_top.bd}
open_bd_design {D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.srcs/sources_1/bd/axi_spi_top/axi_spi_top.bd}
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
update_ip_catalog
add_files -fileset constrs_1 -norecurse D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/constr/KC705_Gen2x8If128.xdc
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
update_compile_order -fileset sources_1
open_bd_design {D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.srcs/sources_1/bd/axi_spi_top/axi_spi_top.bd}
update_compile_order -fileset sources_1
close_design
open_run synth_1 -name synth_1
open_bd_design {D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.srcs/sources_1/bd/axi_spi_top/axi_spi_top.bd}
open_bd_design {D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.srcs/sources_1/bd/axi_spi_top/axi_spi_top.bd}
close [ open D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.srcs/sources_1/new/BridgeToPCIE.v w ]
add_files D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.srcs/sources_1/new/BridgeToPCIE.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference KC705_Gen2x8If128 KC705_Gen2x8If128_0
create_bd_cell -type module -reference BridgeToPCIE BridgeToPCIE_0
set_property location {9 3048 -911} [get_bd_cells BridgeToPCIE_0]
open_bd_design {D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.srcs/sources_1/bd/axi_spi_top/axi_spi_top.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_0
endgroup
set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Input_Data_Width {14} CONFIG.Output_Data_Width {14} CONFIG.Reset_Pin {true} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Use_Dout_Reset {true} CONFIG.Full_Threshold_Assert_Value {1021} CONFIG.Full_Threshold_Negate_Value {1020} CONFIG.Enable_Safety_Circuit {true}] [get_bd_cells fifo_generator_0]
set_property location {8 2626 -891} [get_bd_cells fifo_generator_0]
set_property location {9 3009 -1447} [get_bd_cells fifo_generator_0]
connect_bd_net [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins jesd204_0/rx_core_clk_out]
connect_bd_net [get_bd_pins fifo_generator_0/rst] [get_bd_pins inv_0/O]
connect_bd_net [get_bd_pins fifo_generator_0/din] [get_bd_pins data_rearrange_0/adc0_sample0]
startgroup
create_bd_port -dir I -type clk riffa_rd_clk
connect_bd_net [get_bd_pins /fifo_generator_0/rd_clk] [get_bd_ports riffa_rd_clk]
set_property CONFIG.FREQ_HZ 100000000 [get_bd_ports riffa_rd_clk]
endgroup
update_module_reference axi_spi_top_BridgeToPCIE_0_0
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins BridgeToPCIE_0/i_data0] [get_bd_pins data_rearrange_0/adc0_sample0]
undo
connect_bd_net [get_bd_pins fifo_generator_0/dout] [get_bd_pins BridgeToPCIE_0/i_data0]
set_property location {9 3005 -1641} [get_bd_cells BridgeToPCIE_0]
startgroup
create_bd_port -dir O -from 127 -to 0 o_data_to_pcie
connect_bd_net [get_bd_pins /BridgeToPCIE_0/o_data] [get_bd_ports o_data_to_pcie]
endgroup
open_bd_design {D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.srcs/sources_1/bd/axi_spi_top/axi_spi_top.bd}
open_bd_design {D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.srcs/sources_1/bd/axi_spi_top/axi_spi_top.bd}
make_wrapper -files [get_files D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.srcs/sources_1/bd/axi_spi_top/axi_spi_top.bd] -fileset [get_filesets sources_1] -inst_template
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.srcs/sources_1/bd/axi_spi_top/axi_spi_top.bd]
refresh_design
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_design
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.runs/impl_1/axi_spi_top_wrapper.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.runs/impl_1/axi_spi_top_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.runs/impl_1/axi_spi_top_wrapper.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {mt25ql128-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.FILES [list "D:/K7_FMC_PCIE/K7FMC_PCIEDMA_DEMO/xilinx/kc705/KC705_Gen2x8If128/axi_spi_xcross/axi_spi.runs/impl_1/axi_spi_top_wrapper.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
startgroup 
if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices xc7k325t_0] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices xc7k325t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7k325t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7k325t_0] 0]; }; 
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7k325t_0] 0]]
endgroup
