#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Nov 13 21:05:02 2024
# Process ID: 34996
# Current directory: C:/Xilinx/Vivado/EE415/projectTest19vga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25656 C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.xpr
# Log file: C:/Xilinx/Vivado/EE415/projectTest19vga/vivado.log
# Journal file: C:/Xilinx/Vivado/EE415/projectTest19vga\vivado.jou
# Running On        :Marlofst
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 9 5900HS with Radeon Graphics        
# CPU Frequency     :3294 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16542 MB
# Swap memory       :25769 MB
# Total Virtual     :42312 MB
# Available Virtual :28610 MB
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.xpr
update_compile_order -fileset sources_1
close [ open C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.srcs/sources_1/new/textPlacement.v w ]
add_files C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.srcs/sources_1/new/textPlacement.v
update_compile_order -fileset sources_1
open_bd_design {C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
export_ip_user_files -of_objects  [get_files C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.srcs/sources_1/new/textPlacement.v] -no_script -reset -force -quiet
remove_files  C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.srcs/sources_1/new/textPlacement.v
close [ open C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.srcs/sources_1/new/textMem.v w ]
add_files C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.srcs/sources_1/new/textMem.v
update_compile_order -fileset sources_1
open_bd_design {C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {252.027} \
  CONFIG.CLKOUT1_PHASE_ERROR {277.428} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25.000} \
  CONFIG.CLKOUT2_JITTER {202.568} \
  CONFIG.CLKOUT2_PHASE_ERROR {277.428} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {125.000} \
  CONFIG.CLKOUT3_JITTER {202.568} \
  CONFIG.CLKOUT3_PHASE_ERROR {277.428} \
  CONFIG.CLKOUT3_USED {false} \
  CONFIG.CLK_OUT1_PORT {clk25MHz} \
  CONFIG.CLK_OUT2_PORT {clk125MHz} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {53.875} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {44.875} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {9} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {1} \
  CONFIG.MMCM_DIVCLK_DIVIDE {4} \
  CONFIG.NUM_OUT_CLKS {2} \
] [get_bd_cells clk_wiz_0]
endgroup
create_bd_cell -type module -reference displayModule displayModule_0
set_property location {5 1534 289} [get_bd_cells displayModule_0]
report_ip_status -name ip_status 
update_module_reference [get_ips  design_1_displayModule_0_0]
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
set_property location {5 1554 728} [get_bd_cells axi_vga_0]
set_property location {5 1545 463} [get_bd_cells axi_vga_0]
connect_bd_net [get_bd_pins axi_vga_0/data] [get_bd_pins displayModule_0/asciiValue]
connect_bd_net [get_bd_pins axi_vga_0/addr] [get_bd_pins displayModule_0/gridLoc]
connect_bd_net [get_bd_pins axi_vga_0/we] [get_bd_pins displayModule_0/we]
startgroup
set_property -dict [list \
  CONFIG.C_BLUE_WIDTH {8} \
  CONFIG.C_GREEN_WIDTH {8} \
  CONFIG.C_RED_WIDTH {8} \
] [get_bd_cells hdmi_tx_0]
endgroup
delete_bd_objs [get_bd_nets VGA_0_pixel]
connect_bd_net [get_bd_pins displayModule_0/red] [get_bd_pins hdmi_tx_0/red]
connect_bd_net [get_bd_pins displayModule_0/green] [get_bd_pins hdmi_tx_0/green]
connect_bd_net [get_bd_pins displayModule_0/blue] [get_bd_pins hdmi_tx_0/blue]
connect_bd_net [get_bd_pins displayModule_0/hsync] [get_bd_pins hdmi_tx_0/hsync]
connect_bd_net [get_bd_pins displayModule_0/vsync] [get_bd_pins hdmi_tx_0/vsync]
connect_bd_net [get_bd_pins displayModule_0/vde] [get_bd_pins hdmi_tx_0/vde]
connect_bd_net [get_bd_pins clk_wiz_0/clk25MHz] [get_bd_pins displayModule_0/pix_clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk125MHz] [get_bd_pins displayModule_0/pix_clkx5]
connect_bd_net [get_bd_pins rst_clk_wiz_1_100M/peripheral_reset] [get_bd_pins displayModule_0/rst]
save_bd_design
open_bd_design {C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
reset_run design_1_hdmi_tx_0_0_synth_1
reset_run design_1_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
report_ip_status -name ip_status 
regenerate_bd_layout
validate_bd_design -force
report_ip_status -name ip_status 
save_bd_design
reset_run design_1_mig_7series_0_0_synth_1
reset_run design_1_smartconnect_1_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
reset_run synth_1
reset_run design_1_rst_clk_wiz_1_100M_0_synth_1
reset_run design_1_axi_gpio_0_0_synth_1
reset_run design_1_axi_gpio_1_0_synth_1
reset_run design_1_axi_uartlite_0_0_synth_1
reset_run design_1_axi_vga_0_1_synth_1
reset_run design_1_displayModule_0_0_synth_1
reset_run design_1_mig_7series_0_0_synth_1
reset_run design_1_hdmi_tx_0_0_synth_1
reset_run design_1_smartconnect_1_0_synth_1
reset_run design_1_clk_wiz_0_0_synth_1
reset_run design_1_microblaze_riscv_0_axi_intc_0_synth_1
reset_run design_1_microblaze_riscv_0_0_synth_1
reset_run design_1_util_vector_logic_0_0_synth_1
reset_run design_1_mdm_2_0_synth_1
