;redcode
;assert 1
	SPL -9, @-12
	ADD 312, @410
	CMP -207, <-120
	MOV -1, <-20
	MOV -27, <-10
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @0, 13
	SUB 12, @10
	SUB 12, @10
	SLT 121, 130
	SPL 0, <-742
	DJN @30, 220
	SUB 1, <-1
	SUB #72, @200
	SUB #72, @200
	SUB @0, 13
	SUB @0, 13
	CMP #0, 13
	SPL 0, <-742
	ADD -330, 9
	CMP #0, 13
	JMN -39, 26
	ADD -93, @20
	SUB #12, @-2
	SUB @0, 13
	SUB @0, 13
	SPL @30, 20
	SUB @0, 13
	SPL @30, 220
	SPL @30, 220
	MOV -109, <-20
	SPL @30, 20
	SUB @-127, 100
	SUB @613, 702
	MOV -1, <-20
	ADD 312, @410
	MOV -1, <-20
	SUB @129, -706
	SLT 272, 60
	SLT 272, 60
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	SUB @129, -706
	ADD 312, @410
