# Vending-Machine

Verilog based Vending machine implementation using Finite State Machine with test bench verification

ğŸ“Œ**Project Overview**

This project implements a Vending Machine Controller using Finite State Machine (FSM) in Verilog HDL. The machine accepts coins of different denominations (â‚¹1, â‚¹2, â‚¹5) and dispenses a product once the minimum cost (â‚¹5) is reached. It also calculates and returns change (if required).

This design demonstrates RTL coding, FSM-based control logic, and testbench-driven verification of a real-world digital system.

âš™ï¸**Features**

Supports coin denominations:

000 â†’ No coin

001 â†’ â‚¹1

010 â†’ â‚¹2

101 â†’ â‚¹5

Product cost is set to â‚¹5.

Dispenses product (out = 1) when the total inserted coins â‰¥ 5.

Returns change (ch) in binary-coded form:

000 â†’ â‚¹0

001 â†’ â‚¹1

010 â†’ â‚¹2

011 â†’ â‚¹3

100 â†’ â‚¹4

Implements Moore FSM with 5 states:

s0 â†’ â‚¹0

s1 â†’ â‚¹1

s2 â†’ â‚¹2

s3 â†’ â‚¹3

s4 â†’ â‚¹4

Fully synthesizable Verilog code, suitable for FPGA/ASIC implementation.

Modular design with reset functionality.

ğŸ—ï¸ **FSM Design**

The vending machine is modeled as a Finite State Machine where each state represents the accumulated balance.

Inputs:

in[2:0] â†’ Coin input

clk â†’ Clock signal

rst â†’ Reset signal

Outputs:

out â†’ Dispense signal (1 = product dispensed, 0 = no product)

ch[2:0] â†’ Change returned

State Transition Example:

Insert â‚¹1 â†’ Move from s0 â†’ s1

Insert â‚¹2 â†’ Move from s1 â†’ s3

Insert â‚¹5 directly â†’ Product dispensed at once, return change if any

ğŸ”„**Working Example**

Insert â‚¹2 (010) â†’ State goes from s0 â†’ s2, no output.

Insert â‚¹2 again (010) â†’ State goes to s4, total = â‚¹4.

Insert â‚¹2 again (010) â†’ Now total = â‚¹6 â†’ Product is dispensed, and change = â‚¹1 (001).

ğŸ§ª Simulation & Verification

Verified using a testbench that applies different coin sequences.

Checked:

Correct product dispense when total â‰¥ 5.

Correct change return for extra coins.

Reset functionality brings FSM back to s0.

ğŸ“– **Learning Outcomes**

âœ… FSM design in Verilog

âœ… Handling multiple coin denominations

âœ… Change calculation in digital systems

âœ… Writing synthesizable RTL code

âœ… Testbench-driven design verification

ğŸ”® **Future Improvements**

Support for more coin denominations.

Configurable product cost via input switches.

Multiple product selection (snacks, drinks, etc.).

FPGA-based real hardware demo with coin sensors & actuators.
