 
****************************************
Report : area
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:28:10 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    saed32rvt_ss0p95v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db)

Number of ports:                          199
Number of nets:                          1734
Number of cells:                         1560
Number of combinational cells:           1359
Number of sequential cells:               195
Number of macros/black boxes:               0
Number of buf/inv:                        168
Number of references:                      34

Combinational area:               3041.087099
Buf/Inv area:                      229.492033
Noncombinational area:            1290.543274
Macro/Black Box area:                0.000000
Net Interconnect area:            1056.598868

Total cell area:                  4331.630373
Total area:                       5388.229241
1
