
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001062                       # Number of seconds simulated
sim_ticks                                  1062389500                       # Number of ticks simulated
final_tick                                 1062389500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  84196                       # Simulator instruction rate (inst/s)
host_op_rate                                   157976                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              109153344                       # Simulator tick rate (ticks/s)
host_mem_usage                                 707368                       # Number of bytes of host memory used
host_seconds                                     9.73                       # Real time elapsed on the host
sim_insts                                      819475                       # Number of instructions simulated
sim_ops                                       1537583                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1062389500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          101248                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           36096                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              137344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       101248                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         101248                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1582                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              564                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2146                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           95302147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           33976239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              129278386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      95302147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          95302147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          95302147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          33976239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             129278386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1582.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       564.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001103250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4395                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2146                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2146                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  137344                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   137344                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 65                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                249                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                229                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                303                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                120                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                131                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 81                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                133                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                145                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                109                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               107                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               158                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               117                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                18                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                54                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     1062296500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2146                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1581                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      472                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       77                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       14                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          529                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     255.516068                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    163.567360                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    268.569739                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           196     37.05%     37.05% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          149     28.17%     65.22% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           70     13.23%     78.45% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           28      5.29%     83.74% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           23      4.35%     88.09% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           13      2.46%     90.55% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           14      2.65%     93.19% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            9      1.70%     94.90% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           27      5.10%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           529                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       101248                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        36096                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 95302146.717376261950                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 33976239.411251716316                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1582                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          564                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     66287500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     26256000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     41901.07                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     46553.19                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      52306000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 92543500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    10730000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      24373.72                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 43123.72                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        129.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     129.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.01                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.01                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.13                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1607                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  74.88                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      495012.35                       # Average gap between requests
system.mem_ctrl.pageHitRate                     74.88                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2334780                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1218195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  9360540                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          43024800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              24107580                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               2692800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        141843930                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         70432320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         131867820                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               426882765                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             401.813803                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            1002329500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       5280500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       18200000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     508028750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    183414750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       36418750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    311046750                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1513680                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    789360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  5961900                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          44868720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              19427880                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2993280                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        144498990                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         81275520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         126520860                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               427850190                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             402.724415                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            1011951750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       5993000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       18980000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     483452000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    211650750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       25415000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    316898750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1062389500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  313428                       # Number of BP lookups
system.cpu.branchPred.condPredicted            313428                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             46140                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               188720                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  118474                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              20549                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          188720                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              60411                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           128309                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        23953                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1062389500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      310893                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      233247                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1198                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           288                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1062389500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1062389500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      274534                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           283                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1062389500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2124780                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             159849                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1589605                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      313428                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             178885                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1839135                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   93840                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  127                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1618                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    274378                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1408                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2047673                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.534289                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.798133                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   397445     19.41%     19.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   158733      7.75%     27.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1491495     72.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2047673                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.147511                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.748127                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   283855                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                226020                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1392819                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 98059                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  46920                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                2746805                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                160779                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  46920                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   460812                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   62666                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1751                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1309857                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                165667                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                2580806                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 79904                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   110                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  63377                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    122                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  61506                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             1002                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             2381987                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               6140511                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4492899                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              5169                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1402356                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   979631                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 35                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             33                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    143805                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               450110                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              278453                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             59736                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            21882                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2419126                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 644                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1857434                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             90472                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          882186                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1536242                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            628                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2047673                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.907095                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.759782                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              694985     33.94%     33.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              847942     41.41%     75.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              504746     24.65%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2047673                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  573328     80.39%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    276      0.04%     80.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     28      0.00%     80.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    20      0.00%     80.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     80.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  95668     13.41%     93.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 43850      6.15%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             11397      0.61%      0.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1266022     68.16%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1768      0.10%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    67      0.00%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  880      0.05%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  316      0.02%     68.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 292      0.02%     68.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               336205     18.10%     87.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              238077     12.82%     99.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1653      0.09%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            739      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1857434                       # Type of FU issued
system.cpu.iq.rate                           0.874177                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      713170                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.383954                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            6557830                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           3295496                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1740180                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                8353                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               7276                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         3250                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2554977                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4230                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           111400                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       186528                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          846                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          824                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        57749                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           72                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           201                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  46920                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   33373                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5308                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2419770                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             42025                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                450110                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               278453                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                235                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    471                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4353                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            824                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          21665                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        27030                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                48695                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1761565                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                310746                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             95869                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       543953                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   154852                       # Number of branches executed
system.cpu.iew.exec_stores                     233207                       # Number of stores executed
system.cpu.iew.exec_rate                     0.829058                       # Inst execution rate
system.cpu.iew.wb_sent                        1747544                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1743430                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1195133                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2101353                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.820523                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.568745                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          801014                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             46237                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1973054                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.779291                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.882227                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1033630     52.39%     52.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       341265     17.30%     69.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       598159     30.32%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1973054                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               819475                       # Number of instructions committed
system.cpu.commit.committedOps                1537583                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         484286                       # Number of memory references committed
system.cpu.commit.loads                        263582                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     145863                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2820                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1523290                       # Number of committed integer instructions.
system.cpu.commit.function_calls                51163                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4969      0.32%      0.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1045227     67.98%     68.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1697      0.11%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               56      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             764      0.05%     68.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             284      0.02%     68.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            282      0.02%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          262774     17.09%     85.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         220048     14.31%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          808      0.05%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          656      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1537583                       # Class of committed instruction
system.cpu.commit.bw_lim_events                598159                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      3713492                       # The number of ROB reads
system.cpu.rob.rob_writes                     4751949                       # The number of ROB writes
system.cpu.timesIdled                             910                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           77107                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      819475                       # Number of Instructions Simulated
system.cpu.committedOps                       1537583                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.592855                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.592855                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.385675                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.385675                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3054553                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1327705                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3729                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2273                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    297106                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   267282                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  821092                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1062389500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.990512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              412127                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             12514                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.933275                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.990512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999407                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999407                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3362922                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3362922                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1062389500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       182251                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          182251                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       217350                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         217350                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       399601                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           399601                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       399601                       # number of overall hits
system.cpu.dcache.overall_hits::total          399601                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15824                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15824                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         3376                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3376                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        19200                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          19200                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        19200                       # number of overall misses
system.cpu.dcache.overall_misses::total         19200                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    217451500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    217451500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     73662500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     73662500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    291114000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    291114000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    291114000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    291114000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       198075                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       198075                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       220726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       220726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       418801                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       418801                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       418801                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       418801                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.079889                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.079889                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015295                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015295                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.045845                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045845                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.045845                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045845                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13741.879424                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13741.879424                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 21819.460900                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21819.460900                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 15162.187500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15162.187500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 15162.187500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15162.187500                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2169                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               197                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.010152                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            1                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        11643                       # number of writebacks
system.cpu.dcache.writebacks::total             11643                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6464                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6464                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          210                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          210                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         6674                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6674                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6674                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6674                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         9360                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9360                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3166                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3166                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        12526                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12526                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12526                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        12526                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    128324000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    128324000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     67803500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     67803500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    196127500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    196127500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    196127500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    196127500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047255                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047255                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014344                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014344                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029909                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029909                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029909                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029909                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13709.829060                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13709.829060                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 21416.140240                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21416.140240                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 15657.632125                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15657.632125                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15657.632125                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15657.632125                       # average overall mshr miss latency
system.cpu.dcache.replacements                  12498                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1062389500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           494.341165                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              273887                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2503                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            109.423492                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   494.341165                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.965510                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.965510                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          302                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2197527                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2197527                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1062389500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       271384                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          271384                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       271384                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           271384                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       271384                       # number of overall hits
system.cpu.icache.overall_hits::total          271384                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2994                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2994                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2994                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2994                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2994                       # number of overall misses
system.cpu.icache.overall_misses::total          2994                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    185508500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    185508500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    185508500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    185508500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    185508500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    185508500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       274378                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       274378                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       274378                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       274378                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       274378                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       274378                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010912                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010912                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010912                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010912                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010912                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010912                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61960.086840                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61960.086840                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61960.086840                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61960.086840                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61960.086840                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61960.086840                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           26                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           26                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          490                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          490                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          490                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          490                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          490                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          490                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2504                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2504                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2504                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2504                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2504                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2504                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    155748500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    155748500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    155748500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    155748500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    155748500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    155748500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009126                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009126                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009126                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009126                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009126                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009126                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62199.880192                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62199.880192                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62199.880192                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62199.880192                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62199.880192                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62199.880192                       # average overall mshr miss latency
system.cpu.icache.replacements                   1973                       # number of replacements
system.l2bus.snoop_filter.tot_requests          29501                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        14485                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          408                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1062389500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               11856                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         11643                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2835                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                12                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp               10                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               3161                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              3161                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          11857                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         6974                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        37458                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   44432                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       159808                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1540928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1700736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               103                       # Total snoops (count)
system.l2bus.snoopTraffic                        5504                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              15037                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.028064                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.165162                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    14615     97.19%     97.19% # Request fanout histogram
system.l2bus.snoop_fanout::1                      422      2.81%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                15037                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             38036500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                3.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             6272969                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.6                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            31290499                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.9                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1062389500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1782.754012                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26574                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2146                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                12.383038                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1294.841139                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   487.912874                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.316123                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.119119                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.435243                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2139                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1213                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          801                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.522217                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               214746                       # Number of tag accesses
system.l2cache.tags.data_accesses              214746                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1062389500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        11643                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        11643                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         2802                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             2802                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          915                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         9068                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         9983                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             915                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           11870                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               12785                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            915                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          11870                       # number of overall hits
system.l2cache.overall_hits::total              12785                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          355                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            355                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1583                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          209                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1792                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1583                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           564                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2147                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1583                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          564                       # number of overall misses
system.l2cache.overall_misses::total             2147                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     34470000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     34470000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    142560000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     18970500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    161530500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    142560000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     53440500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    196000500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    142560000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     53440500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    196000500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        11643                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        11643                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         3157                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         3157                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2498                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         9277                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        11775                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         2498                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12434                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           14932                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2498                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12434                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          14932                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.112449                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.112449                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.633707                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.022529                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.152187                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.633707                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.045359                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.143785                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.633707                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.045359                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.143785                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 97098.591549                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 97098.591549                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 90056.854075                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 90767.942584                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 90139.787946                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 90056.854075                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 94752.659574                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 91290.405217                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 90056.854075                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 94752.659574                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 91290.405217                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          355                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          355                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1583                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          209                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1792                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1583                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          564                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2147                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1583                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          564                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2147                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     33760000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     33760000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    139396000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     18552500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    157948500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    139396000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     52312500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    191708500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    139396000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     52312500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    191708500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.112449                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.112449                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.633707                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.022529                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.152187                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.633707                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.045359                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.143785                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.633707                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.045359                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.143785                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 95098.591549                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 95098.591549                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 88058.117498                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88767.942584                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 88140.904018                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 88058.117498                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 92752.659574                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 89291.336749                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 88058.117498                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 92752.659574                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 89291.336749                       # average overall mshr miss latency
system.l2cache.replacements                         7                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2153                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            7                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   1062389500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1791                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                 7                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                355                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               355                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1791                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         4299                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       137344                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2146                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2146    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2146                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1076500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             5365000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   1062389500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1784.770696                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2146                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2146                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1296.133837                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   488.636859                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.039555                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.014912                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.054467                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2146                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         1213                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3          808                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.065491                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                36482                       # Number of tag accesses
system.l3cache.tags.data_accesses               36482                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   1062389500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          355                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            355                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1582                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          209                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1791                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1582                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           564                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2146                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1582                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          564                       # number of overall misses
system.l3cache.overall_misses::total             2146                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     30565000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     30565000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    125158000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     16671500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    141829500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    125158000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     47236500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    172394500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    125158000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     47236500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    172394500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          355                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          355                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1582                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          209                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1791                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1582                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          564                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2146                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1582                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          564                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2146                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 86098.591549                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 86098.591549                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 79113.780025                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 79767.942584                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 79190.117253                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 79113.780025                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 83752.659574                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 80332.945014                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 79113.780025                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 83752.659574                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 80332.945014                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          355                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          355                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1582                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          209                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1791                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1582                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          564                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2146                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1582                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          564                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2146                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     29855000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     29855000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    121994000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     16253500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    138247500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    121994000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     46108500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    168102500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    121994000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     46108500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    168102500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 84098.591549                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 84098.591549                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 77113.780025                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77767.942584                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 77190.117253                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 77113.780025                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 81752.659574                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 78332.945014                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 77113.780025                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 81752.659574                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 78332.945014                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2146                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1062389500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1791                       # Transaction distribution
system.membus.trans_dist::ReadExReq               355                       # Transaction distribution
system.membus.trans_dist::ReadExResp              355                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1791                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       137344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       137344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  137344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2146                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2146    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2146                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1073000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            5814000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
